TimeQuest Timing Analyzer report for lights
Tue Feb 14 16:33:36 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Max Skew Summary
 13. Slow Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 14. Slow Model Setup: 'clock50Mhz'
 15. Slow Model Setup: 'inst13'
 16. Slow Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 17. Slow Model Hold: 'clock50Mhz'
 18. Slow Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 19. Slow Model Hold: 'inst13'
 20. Slow Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 22. Slow Model Recovery: 'clock50Mhz'
 23. Slow Model Removal: 'clock50Mhz'
 24. Slow Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clock50Mhz'
 26. Slow Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 27. Slow Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 28. Slow Model Minimum Pulse Width: 'inst13'
 29. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Max Skew Summary
 44. Fast Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 45. Fast Model Setup: 'clock50Mhz'
 46. Fast Model Setup: 'inst13'
 47. Fast Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 48. Fast Model Hold: 'clock50Mhz'
 49. Fast Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 50. Fast Model Hold: 'inst13'
 51. Fast Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 52. Fast Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 53. Fast Model Recovery: 'clock50Mhz'
 54. Fast Model Removal: 'clock50Mhz'
 55. Fast Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 56. Fast Model Minimum Pulse Width: 'clock50Mhz'
 57. Fast Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 58. Fast Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 59. Fast Model Minimum Pulse Width: 'inst13'
 60. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Multicorner Timing Analysis Summary
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lights                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; NIOS_II_System.sdc ; OK     ; Tue Feb 14 16:33:33 2017 ;
+--------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                          ; Targets                                                                    ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+
; altera_reserved_tck                                                    ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { altera_reserved_tck }                                                    ;
; clock50Mhz                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { CLOCK_50 }                                                               ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clock50Mhz ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] }          ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; clock50Mhz ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] }          ;
; inst13                                                                 ; Base      ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { inst13 }                                                                 ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Base      ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock } ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                      ;
+------------+-----------------+------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note ;
+------------+-----------------+------------------------------------------------------------------------+------+
; 79.03 MHz  ; 79.03 MHz       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;      ;
; 109.0 MHz  ; 109.0 MHz       ; clock50Mhz                                                             ;      ;
; 169.98 MHz ; 169.98 MHz      ; inst13                                                                 ;      ;
; 216.4 MHz  ; 216.4 MHz       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;      ;
+------------+-----------------+------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 3.750  ; 0.000         ;
; clock50Mhz                                                             ; 5.312  ; 0.000         ;
; inst13                                                                 ; 34.117 ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 35.379 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; -2.549 ; -40.257       ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.391  ; 0.000         ;
; inst13                                                                 ; 0.391  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.391  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                            ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 16.187 ; 0.000         ;
; clock50Mhz                                                    ; 17.649 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                            ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; clock50Mhz                                                    ; 1.038 ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1.288 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; 7.873  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 7.873  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 19.000 ; 0.000         ;
; inst13                                                                 ; 19.000 ; 0.000         ;
; altera_reserved_tck                                                    ; 97.778 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Max Skew Summary                                                                                                                                                                     ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; set_max_skew ; 0.131 ; 0.500         ; 0.369       ;           ; [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] ;              ;             ;         ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                  ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 3.750 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.385     ; 3.901      ;
; 3.761 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.387     ; 3.888      ;
; 3.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.397     ; 3.871      ;
; 3.787 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.379     ; 3.870      ;
; 3.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.360     ; 3.741      ;
; 4.134 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 3.503      ;
; 4.152 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[0]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.405     ; 3.479      ;
; 4.173 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.409     ; 3.454      ;
; 4.179 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.351     ; 3.506      ;
; 4.196 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.388     ; 3.452      ;
; 4.232 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 3.405      ;
; 4.242 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.385     ; 3.409      ;
; 4.265 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.381     ; 3.390      ;
; 4.324 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.393     ; 3.319      ;
; 4.338 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.376     ; 3.322      ;
; 4.359 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 3.297      ;
; 4.379 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.388     ; 3.269      ;
; 4.393 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.381     ; 3.262      ;
; 4.406 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.391     ; 3.239      ;
; 4.447 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.413     ; 3.176      ;
; 4.449 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 3.188      ;
; 4.476 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[1]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.405     ; 3.155      ;
; 4.488 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.408     ; 3.140      ;
; 4.508 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.391     ; 3.137      ;
; 4.510 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.392     ; 3.134      ;
; 4.556 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.413     ; 3.067      ;
; 4.562 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.396     ; 3.078      ;
; 4.566 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.393     ; 3.077      ;
; 4.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.400     ; 3.049      ;
; 4.626 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.400     ; 3.010      ;
; 4.626 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[4]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.408     ; 3.002      ;
; 4.637 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.392     ; 3.007      ;
; 4.661 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.393     ; 2.982      ;
; 4.663 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.393     ; 2.980      ;
; 4.691 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.400     ; 2.945      ;
; 4.711 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.400     ; 2.925      ;
; 4.730 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.381     ; 2.925      ;
; 4.756 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.408     ; 2.872      ;
; 4.764 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[5]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.408     ; 2.864      ;
; 4.775 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.393     ; 2.868      ;
; 4.781 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 2.875      ;
; 4.803 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.405     ; 2.828      ;
; 4.844 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.372     ; 2.820      ;
; 4.850 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.400     ; 2.786      ;
; 4.858 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.381     ; 2.797      ;
; 4.858 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.381     ; 2.797      ;
; 4.867 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 2.789      ;
; 4.873 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.381     ; 2.782      ;
; 4.881 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.392     ; 2.763      ;
; 4.895 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.408     ; 2.733      ;
; 4.899 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 2.738      ;
; 4.907 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 2.730      ;
; 4.945 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.381     ; 2.710      ;
; 4.945 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.392     ; 2.699      ;
; 4.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.408     ; 2.671      ;
; 4.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.393     ; 2.673      ;
; 4.975 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 2.681      ;
; 4.985 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.392     ; 2.659      ;
; 4.987 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.381     ; 2.668      ;
; 5.002 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.381     ; 2.653      ;
; 5.007 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 2.630      ;
; 5.017 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.376     ; 2.643      ;
; 5.068 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.400     ; 2.568      ;
; 5.068 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.391     ; 2.577      ;
; 5.087 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.392     ; 2.557      ;
; 5.090 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 2.566      ;
; 5.207 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.391     ; 2.438      ;
; 5.210 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.390     ; 2.436      ;
; 5.226 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.391     ; 2.419      ;
; 5.233 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 2.423      ;
; 5.290 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 2.347      ;
; 5.344 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.390     ; 2.302      ;
; 5.461 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.391     ; 2.184      ;
; 5.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.393     ; 1.974      ;
; 5.860 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.400     ; 1.776      ;
; 7.347 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.019      ; 12.708     ;
; 7.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.019      ; 12.566     ;
; 7.513 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 12.547     ;
; 7.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[16]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 12.520     ;
; 7.534 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 12.526     ;
; 7.570 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[18]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 12.477     ;
; 7.578 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 12.472     ;
; 7.598 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 12.448     ;
; 7.629 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 12.431     ;
; 7.655 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 12.405     ;
; 7.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[19]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 12.385     ;
; 7.665 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 12.368     ;
; 7.669 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[16]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 12.378     ;
; 7.676 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 12.384     ;
; 7.681 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 12.369     ;
; 7.712 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[18]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 12.335     ;
; 7.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[23]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.009      ; 12.326     ;
; 7.720 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 12.330     ;
; 7.723 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[24]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.009      ; 12.322     ;
; 7.740 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[21]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.009      ; 12.305     ;
; 7.740 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 12.306     ;
; 7.769 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[3]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 12.264     ;
; 7.771 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 12.289     ;
; 7.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[17]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 12.249     ;
; 7.804 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[19]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 12.243     ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock50Mhz'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                         ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.312 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 7.083      ;
; 5.312 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 7.083      ;
; 5.312 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 7.083      ;
; 5.312 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 7.083      ;
; 5.312 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 7.083      ;
; 5.312 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 7.083      ;
; 5.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 7.041      ;
; 5.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 7.041      ;
; 5.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 7.041      ;
; 5.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 7.041      ;
; 5.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 7.041      ;
; 5.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 7.041      ;
; 5.358 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 7.040      ;
; 5.358 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 7.040      ;
; 5.358 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 7.040      ;
; 5.358 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 7.040      ;
; 5.358 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 7.040      ;
; 5.358 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 7.040      ;
; 5.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 7.013      ;
; 5.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 7.013      ;
; 5.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 7.013      ;
; 5.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 7.013      ;
; 5.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 7.013      ;
; 5.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 7.013      ;
; 5.446 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.949      ;
; 5.446 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.949      ;
; 5.446 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.949      ;
; 5.446 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.949      ;
; 5.446 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.949      ;
; 5.446 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.949      ;
; 5.492 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 6.906      ;
; 5.492 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 6.906      ;
; 5.492 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 6.906      ;
; 5.492 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 6.906      ;
; 5.492 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 6.906      ;
; 5.492 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 6.906      ;
; 5.514 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 6.891      ;
; 5.514 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 6.891      ;
; 5.556 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 6.849      ;
; 5.556 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 6.849      ;
; 5.560 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.372      ; 6.848      ;
; 5.560 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.372      ; 6.848      ;
; 5.582 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.813      ;
; 5.582 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.813      ;
; 5.582 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.813      ;
; 5.582 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.813      ;
; 5.582 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.813      ;
; 5.582 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.813      ;
; 5.587 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.372      ; 6.821      ;
; 5.587 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.372      ; 6.821      ;
; 5.609 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.786      ;
; 5.609 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.786      ;
; 5.609 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.786      ;
; 5.609 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.786      ;
; 5.609 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.786      ;
; 5.609 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.359      ; 6.786      ;
; 5.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 6.773      ;
; 5.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 6.773      ;
; 5.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 6.773      ;
; 5.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 6.773      ;
; 5.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 6.773      ;
; 5.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.362      ; 6.773      ;
; 5.648 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 6.757      ;
; 5.648 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 6.757      ;
; 5.694 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.372      ; 6.714      ;
; 5.694 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.372      ; 6.714      ;
; 5.769 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.647      ;
; 5.769 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.647      ;
; 5.769 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.647      ;
; 5.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.635      ;
; 5.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.635      ;
; 5.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.635      ;
; 5.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.635      ;
; 5.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.635      ;
; 5.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.635      ;
; 5.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.635      ;
; 5.784 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 6.621      ;
; 5.784 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 6.621      ;
; 5.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 6.594      ;
; 5.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 6.594      ;
; 5.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.605      ;
; 5.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.605      ;
; 5.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.605      ;
; 5.815 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.383      ; 6.604      ;
; 5.815 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.383      ; 6.604      ;
; 5.815 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.383      ; 6.604      ;
; 5.823 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.593      ;
; 5.823 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.593      ;
; 5.823 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.593      ;
; 5.823 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.593      ;
; 5.823 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.593      ;
; 5.823 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.593      ;
; 5.823 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.380      ; 6.593      ;
; 5.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.372      ; 6.581      ;
; 5.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.372      ; 6.581      ;
; 5.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.383      ; 6.592      ;
; 5.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.383      ; 6.592      ;
; 5.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.383      ; 6.592      ;
; 5.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.383      ; 6.592      ;
; 5.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.383      ; 6.592      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst13'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 34.117 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 5.904      ;
; 34.783 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.018     ; 5.235      ;
; 34.812 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.012     ; 5.212      ;
; 35.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 4.957      ;
; 35.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.012     ; 4.960      ;
; 35.233 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.017     ; 4.786      ;
; 35.341 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.010      ; 4.705      ;
; 35.423 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.010      ; 4.623      ;
; 35.492 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.017     ; 4.527      ;
; 35.600 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.010      ; 4.446      ;
; 35.652 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.017     ; 4.367      ;
; 35.705 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 4.336      ;
; 35.724 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 4.319      ;
; 35.754 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.012     ; 4.270      ;
; 36.024 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.018     ; 3.994      ;
; 36.028 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 4.008      ;
; 36.091 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.144     ; 3.801      ;
; 36.112 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.927      ;
; 36.235 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.805      ;
; 36.326 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.710      ;
; 36.397 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.643      ;
; 36.469 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.567      ;
; 36.547 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.489      ;
; 36.688 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 3.354      ;
; 36.691 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.348      ;
; 36.694 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.339      ;
; 36.694 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.339      ;
; 36.697 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.341      ;
; 36.698 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.340      ;
; 36.704 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.335      ;
; 36.709 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 3.322      ;
; 36.712 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 3.319      ;
; 36.720 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.313      ;
; 36.723 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.316      ;
; 36.750 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.144     ; 3.142      ;
; 36.768 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.268      ;
; 36.778 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.258      ;
; 36.807 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 3.235      ;
; 36.837 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.146     ; 3.053      ;
; 36.869 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.164      ;
; 36.905 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.131      ;
; 36.909 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 3.133      ;
; 36.912 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.127      ;
; 36.925 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.114      ;
; 36.954 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 3.087      ;
; 36.958 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.081      ;
; 36.971 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.068      ;
; 36.975 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.061      ;
; 36.975 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.064      ;
; 37.000 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.144     ; 2.892      ;
; 37.010 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.144     ; 2.882      ;
; 37.024 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.012      ;
; 37.027 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.006      ;
; 37.040 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.993      ;
; 37.059 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 2.983      ;
; 37.071 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 2.966      ;
; 37.074 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 2.963      ;
; 37.074 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.960      ;
; 37.077 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.957      ;
; 37.087 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.947      ;
; 37.090 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.944      ;
; 37.108 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.925      ;
; 37.121 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.912      ;
; 37.129 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.907      ;
; 37.135 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.904      ;
; 37.144 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.890      ;
; 37.175 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.866      ;
; 37.178 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.858      ;
; 37.200 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.841      ;
; 37.209 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.827      ;
; 37.221 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.820      ;
; 37.280 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 2.762      ;
; 37.290 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.745      ;
; 37.298 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.736      ;
; 37.303 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.733      ;
; 37.307 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.145     ; 2.584      ;
; 37.326 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 2.716      ;
; 37.337 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.699      ;
; 37.338 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 2.692      ;
; 37.340 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.696      ;
; 37.340 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 2.690      ;
; 37.351 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.690      ;
; 37.360 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 2.670      ;
; 37.363 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.672      ;
; 37.364 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.671      ;
; 37.386 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 2.644      ;
; 37.393 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.648      ;
; 37.400 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 2.631      ;
; 37.403 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.631      ;
; 37.410 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.629      ;
; 37.414 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.625      ;
; 37.415 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.621      ;
; 37.418 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 2.625      ;
; 37.442 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 2.595      ;
; 37.445 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 2.592      ;
; 37.480 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 2.550      ;
; 37.522 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.517      ;
; 37.529 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.145     ; 2.362      ;
; 37.531 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.508      ;
; 37.535 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 2.495      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 35.379 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.658      ;
; 35.433 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 4.602      ;
; 35.514 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 4.521      ;
; 35.556 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.481      ;
; 35.569 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.468      ;
; 35.589 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.448      ;
; 35.650 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.387      ;
; 35.685 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.351      ;
; 35.800 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.236      ;
; 35.801 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.235      ;
; 35.845 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.192      ;
; 35.881 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.156      ;
; 35.887 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 4.148      ;
; 35.894 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.142      ;
; 35.903 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.133      ;
; 35.926 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.111      ;
; 35.962 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.075      ;
; 35.975 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.062      ;
; 35.984 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.052      ;
; 36.023 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.014      ;
; 36.056 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.981      ;
; 36.125 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.911      ;
; 36.134 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.904      ;
; 36.261 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.775      ;
; 36.292 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.744      ;
; 36.299 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.738      ;
; 36.320 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.714      ;
; 36.321 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.713      ;
; 36.335 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.702      ;
; 36.342 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.694      ;
; 36.357 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.679      ;
; 36.372 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.664      ;
; 36.429 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.608      ;
; 36.456 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.580      ;
; 36.457 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.579      ;
; 36.459 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.575      ;
; 36.555 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.482      ;
; 36.564 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.472      ;
; 36.571 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.467      ;
; 36.595 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.441      ;
; 36.615 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.421      ;
; 36.620 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.416      ;
; 36.653 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.383      ;
; 36.680 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.356      ;
; 36.715 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.321      ;
; 36.732 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.304      ;
; 36.733 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.303      ;
; 36.756 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.282      ;
; 36.769 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.267      ;
; 36.776 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.261      ;
; 36.785 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.251      ;
; 36.790 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.245      ;
; 36.791 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.244      ;
; 36.842 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.195      ;
; 36.848 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.188      ;
; 36.862 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.174      ;
; 36.871 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.165      ;
; 36.907 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.129      ;
; 36.929 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.106      ;
; 37.001 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.035      ;
; 37.012 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.023      ;
; 37.013 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.025      ;
; 37.013 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.022      ;
; 37.018 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.018      ;
; 37.025 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.011      ;
; 37.032 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.006      ;
; 37.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.973      ;
; 37.068 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.970      ;
; 37.085 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.951      ;
; 37.090 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.947      ;
; 37.144 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.892      ;
; 37.148 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.887      ;
; 37.149 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.886      ;
; 37.151 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.884      ;
; 37.195 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.843      ;
; 37.197 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.839      ;
; 37.200 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.837      ;
; 37.217 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.821      ;
; 37.287 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.748      ;
; 37.448 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.589      ;
; 37.459 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.578      ;
; 37.471 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.567      ;
; 37.488 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.549      ;
; 37.507 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.531      ;
; 37.601 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.437      ;
; 37.603 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.434      ;
; 37.655 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.382      ;
; 37.672 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.363      ;
; 37.673 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.362      ;
; 37.710 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.327      ;
; 37.724 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.313      ;
; 37.744 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.293      ;
; 37.754 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.284      ;
; 37.800 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.236      ;
; 37.811 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.224      ;
; 37.846 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.191      ;
; 37.997 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.040      ;
; 38.105 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.932      ;
; 38.121 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.917      ;
; 38.135 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.903      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock50Mhz'                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                  ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.549 ; inst13                                                                                                               ; inst13                                                                   ; inst13                                                        ; clock50Mhz  ; 0.000        ; 2.690      ; 0.657      ;
; -2.549 ; inst13                                                                                                               ; inst13                                                                   ; inst13                                                        ; clock50Mhz  ; 0.000        ; 2.690      ; 0.657      ;
; -1.065 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[8]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 1.604      ;
; -1.058 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[13]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 1.611      ;
; -1.016 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; inst14                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.366      ; 1.616      ;
; -1.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.389      ; 1.648      ;
; -1.001 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.370      ; 1.635      ;
; -0.925 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.389      ; 1.730      ;
; -0.924 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.389      ; 1.731      ;
; -0.923 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.389      ; 1.732      ;
; -0.919 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[4]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.391      ; 1.738      ;
; -0.856 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 1.813      ;
; -0.844 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[11]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 1.825      ;
; -0.830 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[14]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 1.845      ;
; -0.828 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[10]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 1.847      ;
; -0.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[13]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 1.878      ;
; -0.772 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[9]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 1.897      ;
; -0.755 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 1.914      ;
; -0.752 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 1.915      ;
; -0.752 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 1.917      ;
; -0.750 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[9]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 1.925      ;
; -0.748 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 1.919      ;
; -0.743 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[8]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 1.932      ;
; -0.742 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 1.925      ;
; -0.741 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 1.926      ;
; -0.741 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 1.926      ;
; -0.714 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 1.961      ;
; -0.707 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 1.968      ;
; -0.696 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[13]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 1.979      ;
; -0.688 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[15]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 1.978      ;
; -0.682 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[10]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 1.993      ;
; -0.673 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[14]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 2.002      ;
; -0.646 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[15]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 2.020      ;
; -0.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[12]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 2.044      ;
; -0.593 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[12]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 2.082      ;
; -0.582 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[5]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.391      ; 2.075      ;
; -0.582 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.389      ; 2.073      ;
; -0.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.389      ; 2.080      ;
; -0.558 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.404      ; 2.112      ;
; -0.558 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.404      ; 2.112      ;
; -0.554 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.404      ; 2.116      ;
; -0.552 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.404      ; 2.118      ;
; -0.549 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.404      ; 2.121      ;
; -0.548 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.404      ; 2.122      ;
; -0.530 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 2.137      ;
; -0.505 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 2.162      ;
; -0.494 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 2.175      ;
; -0.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 2.188      ;
; -0.473 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 2.194      ;
; -0.427 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.380      ; 2.219      ;
; -0.355 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.389      ; 2.300      ;
; -0.343 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[11]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 2.332      ;
; -0.331 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.405      ; 2.340      ;
; -0.328 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.405      ; 2.343      ;
; -0.307 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.404      ; 2.363      ;
; -0.304 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[11]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 2.371      ;
; -0.263 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.405      ; 2.408      ;
; -0.260 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.405      ; 2.411      ;
; -0.235 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[12]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 2.434      ;
; -0.214 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 2.455      ;
; -0.209 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[14]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 2.460      ;
; -0.196 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 2.471      ;
; -0.192 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.395      ; 2.469      ;
; -0.191 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 2.476      ;
; -0.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 2.479      ;
; -0.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.405      ; 2.484      ;
; -0.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 2.480      ;
; -0.186 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.405      ; 2.485      ;
; -0.182 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 2.484      ;
; -0.166 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[10]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 2.503      ;
; -0.164 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[5]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.395      ; 2.497      ;
; -0.135 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.405      ; 2.536      ;
; -0.131 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.405      ; 2.540      ;
; -0.127 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.395      ; 2.534      ;
; -0.112 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.404      ; 2.558      ;
; -0.100 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.378      ; 2.544      ;
; -0.090 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.394      ; 2.570      ;
; -0.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[15]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.394      ; 2.575      ;
; -0.074 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[3]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.391      ; 2.583      ;
; -0.061 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 2.606      ;
; -0.053 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[4]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.395      ; 2.608      ;
; -0.049 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 2.618      ;
; -0.045 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 2.622      ;
; -0.045 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 2.622      ;
; -0.035 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.398      ; 2.629      ;
; -0.021 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[3]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.395      ; 2.640      ;
; -0.017 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.395      ; 2.644      ;
; -0.003 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 2.663      ;
; 0.002  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 2.668      ;
; 0.004  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 2.673      ;
; 0.021  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.395      ; 2.682      ;
; 0.021  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.382      ; 2.669      ;
; 0.030  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.396      ; 2.692      ;
; 0.031  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.396      ; 2.693      ;
; 0.071  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 2.740      ;
; 0.097  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 2.763      ;
; 0.101  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 2.767      ;
; 0.106  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[2]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.382      ; 2.754      ;
; 0.171  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[0]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.391      ; 2.828      ;
; 0.203  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[3]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.389      ; 2.858      ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.789      ;
; 1.256 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.522      ;
; 1.287 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.555      ;
; 1.359 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.626      ;
; 1.525 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.791      ;
; 1.629 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.894      ;
; 1.635 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.903      ;
; 1.649 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.917      ;
; 1.665 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.932      ;
; 1.757 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.025      ;
; 1.773 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.040      ;
; 1.798 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.065      ;
; 1.822 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.088      ;
; 1.845 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.113      ;
; 1.883 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.150      ;
; 1.898 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.165      ;
; 1.924 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.191      ;
; 1.956 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.222      ;
; 1.959 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.224      ;
; 1.970 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.236      ;
; 2.016 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.284      ;
; 2.019 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.286      ;
; 2.026 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.293      ;
; 2.046 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.313      ;
; 2.060 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.327      ;
; 2.097 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.362      ;
; 2.098 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.363      ;
; 2.115 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.382      ;
; 2.143 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.411      ;
; 2.241 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.508      ;
; 2.281 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.549      ;
; 2.282 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.549      ;
; 2.341 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.607      ;
; 2.389 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.655      ;
; 2.415 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.683      ;
; 2.433 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.699      ;
; 2.458 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.725      ;
; 2.483 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.748      ;
; 2.531 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.797      ;
; 2.553 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.821      ;
; 2.555 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.823      ;
; 2.573 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.839      ;
; 2.608 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.876      ;
; 2.619 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.884      ;
; 2.621 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.886      ;
; 2.622 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.887      ;
; 2.626 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.892      ;
; 2.668 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.936      ;
; 2.680 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.947      ;
; 2.685 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.951      ;
; 2.688 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.956      ;
; 2.711 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.977      ;
; 2.752 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.018      ;
; 2.757 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.022      ;
; 2.758 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.023      ;
; 2.769 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.035      ;
; 2.825 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.091      ;
; 2.841 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.106      ;
; 2.899 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.165      ;
; 2.904 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.170      ;
; 2.907 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.173      ;
; 2.908 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.174      ;
; 2.908 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.174      ;
; 2.954 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.221      ;
; 2.979 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.244      ;
; 2.980 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.245      ;
; 2.993 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.260      ;
; 2.994 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.262      ;
; 2.994 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.261      ;
; 3.001 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.267      ;
; 3.002 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.268      ;
; 3.021 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.287      ;
; 3.038 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.304      ;
; 3.055 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.321      ;
; 3.155 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.421      ;
; 3.170 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.437      ;
; 3.175 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.441      ;
; 3.191 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.457      ;
; 3.207 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.474      ;
; 3.227 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.494      ;
; 3.246 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.513      ;
; 3.266 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.533      ;
; 3.293 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.559      ;
; 3.294 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.560      ;
; 3.296 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.563      ;
; 3.311 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.575      ;
; 3.335 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.602      ;
; 3.413 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.679      ;
; 3.423 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.690      ;
; 3.443 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.710      ;
; 3.449 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.713      ;
; 3.450 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.714      ;
; 3.509 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.775      ;
; 3.512 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.779      ;
; 3.564 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.830      ;
; 3.645 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.911      ;
; 3.727 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.994      ;
; 3.786 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.052      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst13'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.657      ;
; 1.070 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.336      ;
; 1.093 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.359      ;
; 1.280 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 1.541      ;
; 1.280 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 1.541      ;
; 1.369 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.635      ;
; 1.381 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.645      ;
; 1.440 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 1.701      ;
; 1.440 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 1.701      ;
; 1.489 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.755      ;
; 1.520 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.786      ;
; 1.522 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 1.783      ;
; 1.529 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.795      ;
; 1.537 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.800      ;
; 1.541 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.805      ;
; 1.554 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.818      ;
; 1.556 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.820      ;
; 1.643 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.144     ; 1.765      ;
; 1.651 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.918      ;
; 1.654 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.917      ;
; 1.656 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.925      ;
; 1.658 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.921      ;
; 1.658 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.926      ;
; 1.682 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 1.943      ;
; 1.699 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.962      ;
; 1.699 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 1.960      ;
; 1.699 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 1.960      ;
; 1.714 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.978      ;
; 1.716 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.980      ;
; 1.718 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.984      ;
; 1.763 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.032      ;
; 1.770 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.144     ; 1.892      ;
; 1.800 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.064      ;
; 1.811 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 2.078      ;
; 1.837 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.102      ;
; 1.838 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.103      ;
; 1.868 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.131      ;
; 1.868 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.131      ;
; 1.875 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.141      ;
; 1.891 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.162      ;
; 1.908 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.177      ;
; 1.937 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.200      ;
; 1.941 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 2.202      ;
; 1.954 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.220      ;
; 1.957 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.225      ;
; 1.966 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.237      ;
; 1.967 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.238      ;
; 1.973 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.237      ;
; 1.975 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.239      ;
; 2.010 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.279      ;
; 2.036 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.302      ;
; 2.050 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.144     ; 2.172      ;
; 2.057 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.321      ;
; 2.059 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.325      ;
; 2.060 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.326      ;
; 2.070 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 2.337      ;
; 2.105 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.374      ;
; 2.105 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.145     ; 2.226      ;
; 2.110 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.373      ;
; 2.119 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.388      ;
; 2.121 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.145     ; 2.242      ;
; 2.125 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.396      ;
; 2.126 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.397      ;
; 2.129 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.395      ;
; 2.142 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.408      ;
; 2.144 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.410      ;
; 2.170 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.433      ;
; 2.170 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.433      ;
; 2.206 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.472      ;
; 2.217 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.481      ;
; 2.235 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 2.495      ;
; 2.239 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.508      ;
; 2.241 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.145     ; 2.362      ;
; 2.252 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.521      ;
; 2.290 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 2.550      ;
; 2.299 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.568      ;
; 2.299 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.568      ;
; 2.322 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.588      ;
; 2.325 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 2.592      ;
; 2.328 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 2.595      ;
; 2.333 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.602      ;
; 2.348 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.614      ;
; 2.352 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.007      ; 2.625      ;
; 2.355 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.621      ;
; 2.371 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.640      ;
; 2.377 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.648      ;
; 2.378 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.649      ;
; 2.381 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.647      ;
; 2.384 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 2.644      ;
; 2.399 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.664      ;
; 2.400 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.663      ;
; 2.406 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.671      ;
; 2.410 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 2.670      ;
; 2.419 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.690      ;
; 2.419 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.685      ;
; 2.420 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.686      ;
; 2.430 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 2.690      ;
; 2.432 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 2.692      ;
; 2.438 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.704      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                              ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[3]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[3]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[4]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[4]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetlatch             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetlatch             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[12]                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[12]                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[6]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[6]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|data_reg[22]                                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|data_reg[22]                                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                        ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 3.587      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 3.587      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 3.587      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 3.582      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 3.582      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 3.582      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 3.587      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 3.582      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.591      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.597      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.591      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.591      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.591      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.179     ; 3.558      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.179     ; 3.558      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.179     ; 3.558      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.179     ; 3.558      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.190     ; 3.547      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.190     ; 3.547      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.190     ; 3.547      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.190     ; 3.547      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 3.557      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 3.557      ;
; 16.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 3.557      ;
; 16.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 3.575      ;
; 16.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 3.575      ;
; 16.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 3.575      ;
; 16.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 3.575      ;
; 16.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 3.567      ;
; 16.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 3.567      ;
; 16.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 3.567      ;
; 16.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 3.594      ;
; 16.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 3.594      ;
; 16.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 3.594      ;
; 16.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 3.594      ;
; 16.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 3.567      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.585      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.565      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.585      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.565      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.585      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.565      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 3.580      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 3.560      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 3.580      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 3.560      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 3.580      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 3.560      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.585      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.565      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 3.580      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 3.560      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 3.589      ;
; 16.193 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 3.569      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 3.573      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.177     ; 3.553      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 3.573      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.177     ; 3.553      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 3.573      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.177     ; 3.553      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 3.573      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.177     ; 3.553      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 3.565      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.185     ; 3.545      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 3.565      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.185     ; 3.545      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 3.565      ;
; 16.194 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.185     ; 3.545      ;
; 16.307 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 3.724      ;
; 16.307 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 3.724      ;
; 16.307 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 3.724      ;
; 16.307 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 3.724      ;
; 16.307 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 3.724      ;
; 16.307 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 3.724      ;
; 16.307 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 3.724      ;
; 16.307 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 3.724      ;
; 16.323 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 3.707      ;
; 16.538 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[7]                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.017     ; 3.481      ;
; 16.538 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[7]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.017     ; 3.481      ;
; 16.538 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[6]                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.017     ; 3.481      ;
; 16.538 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[6]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.017     ; 3.481      ;
; 16.538 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[5]                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.017     ; 3.481      ;
; 16.538 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[4]                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.017     ; 3.481      ;
; 16.538 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[4]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.017     ; 3.481      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.002     ; 3.399      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.411      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_008|packet_in_progress                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 3.416      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_009|packet_in_progress                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.411      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.411      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.411      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[0]                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.002     ; 3.399      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_007|packet_in_progress                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.004      ; 3.405      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.038     ; 3.363      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.038     ; 3.363      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 3.375      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.027     ; 3.374      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 3.375      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 3.375      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.027     ; 3.374      ;
; 16.635 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.027     ; 3.374      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock50Mhz'                                                                                                                                                                     ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.649 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxFErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 2.381      ;
; 17.649 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 2.381      ;
; 17.651 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.389      ;
; 17.651 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.389      ;
; 17.651 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.389      ;
; 17.651 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxData_state    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.389      ;
; 17.651 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxParity_state  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.389      ;
; 17.651 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.389      ;
; 17.651 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStop_state    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.389      ;
; 17.651 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxParity                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.389      ;
; 17.651 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxAck                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.389      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[7]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[6]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[5]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[4]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[3]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxOErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.664 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.367      ;
; 17.666 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxPErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.375      ;
; 17.765 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.280      ;
; 17.765 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.280      ;
; 17.765 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.280      ;
; 17.765 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxData_State    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.280      ;
; 17.765 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxParity_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.280      ;
; 17.765 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx2Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.280      ;
; 17.765 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx1Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.280      ;
; 17.765 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.280      ;
; 17.765 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[7]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.280      ;
; 17.765 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxParity                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.280      ;
; 17.765 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxDat                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.280      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.200      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.916 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.002     ; 2.118      ;
; 17.933 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 2.092      ;
; 17.933 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 2.092      ;
; 17.933 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 2.092      ;
; 17.933 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxData_State    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 2.092      ;
; 17.933 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxParity_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 2.092      ;
; 17.933 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.Tx2Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 2.092      ;
; 17.933 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.Tx1Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 2.092      ;
; 17.933 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxAck                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 2.092      ;
; 17.933 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[7]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 2.092      ;
; 17.933 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxParity                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 2.092      ;
; 17.933 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxDat                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 2.092      ;
; 17.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 2.074      ;
; 17.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 2.074      ;
; 17.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 2.074      ;
; 17.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 2.074      ;
; 17.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxFErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 2.057      ;
; 17.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 2.057      ;
; 17.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 2.057      ;
; 17.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 2.057      ;
; 17.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxOErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 2.057      ;
; 17.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 2.057      ;
; 17.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 2.057      ;
; 17.996 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.015     ; 2.025      ;
; 17.996 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.015     ; 2.025      ;
; 17.996 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.015     ; 2.025      ;
; 17.996 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.015     ; 2.025      ;
; 17.996 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.015     ; 2.025      ;
; 17.996 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.015     ; 2.025      ;
; 17.996 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.015     ; 2.025      ;
; 17.996 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.015     ; 2.025      ;
; 17.996 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.015     ; 2.025      ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock50Mhz'                                                                                                                                                           ;
+-------+--------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel2     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReq         ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReady       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[0]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[1]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkDel     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.077 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.343      ;
; 1.077 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.343      ;
; 1.077 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkDel     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.343      ;
; 1.077 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.343      ;
; 1.077 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.343      ;
; 1.077 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.343      ;
; 1.077 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatDel2    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.343      ;
; 1.077 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.343      ;
; 1.077 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.343      ;
; 1.077 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.343      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkDel     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.491      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[7] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[6] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[5] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[4] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[3] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[2] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[1] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[0] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.502      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|WriteTR                    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxReq        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxEmp        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ReadRR                     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReq        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReady      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[1]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.010     ; 1.492      ;
; 1.244 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.509      ;
; 1.244 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.509      ;
; 1.244 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.509      ;
; 1.244 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.509      ;
; 1.244 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.509      ;
; 1.244 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.509      ;
; 1.244 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.509      ;
; 1.244 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkCnt[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.509      ;
; 1.244 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkCnt[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.509      ;
; 1.244 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkCnt[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.509      ;
; 1.244 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkCnt[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.509      ;
; 1.244 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkCnt[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.509      ;
; 1.277 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxFErr       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 1.534      ;
; 1.277 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[4]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 1.534      ;
; 1.277 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxPErr       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 1.534      ;
; 1.277 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[6]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 1.534      ;
; 1.277 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxOErr       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 1.534      ;
; 1.277 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[5]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 1.534      ;
; 1.277 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[0]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 1.534      ;
; 1.447 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.713      ;
; 1.447 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.713      ;
; 1.447 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.713      ;
; 1.447 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.713      ;
+-------+--------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.288 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.476 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.743      ;
; 1.476 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.743      ;
; 1.476 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.743      ;
; 1.476 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.743      ;
; 1.476 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.743      ;
; 1.476 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.743      ;
; 1.476 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.743      ;
; 1.505 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.743      ;
; 1.505 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.743      ;
; 1.505 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.743      ;
; 1.505 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.743      ;
; 1.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|waitrequest_reset_override                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.808      ;
; 1.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.808      ;
; 1.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.808      ;
; 1.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.808      ;
; 1.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.808      ;
; 1.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.808      ;
; 1.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.808      ;
; 1.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.808      ;
; 1.548 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.813      ;
; 1.548 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.813      ;
; 1.548 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.813      ;
; 1.548 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.813      ;
; 1.548 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.813      ;
; 1.548 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.813      ;
; 1.548 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.813      ;
; 1.548 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.813      ;
; 1.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.046      ;
; 1.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.046      ;
; 1.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.046      ;
; 1.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.046      ;
; 1.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.046      ;
; 1.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.046      ;
; 1.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.046      ;
; 1.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.046      ;
; 1.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.046      ;
; 1.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.046      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.061      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.061      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.061      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.061      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.061      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.061      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.061      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.061      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.061      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.061      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.061      ;
; 1.803 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.063      ;
; 1.803 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.063      ;
; 1.803 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.063      ;
; 1.803 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.063      ;
; 1.808 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.072      ;
; 1.808 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.072      ;
; 1.808 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.072      ;
; 1.808 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.072      ;
; 1.808 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.072      ;
; 1.808 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.072      ;
; 1.808 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.072      ;
; 1.808 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.072      ;
; 1.833 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.071      ;
; 1.833 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.071      ;
; 1.833 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.071      ;
; 1.833 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.071      ;
; 1.834 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 2.070      ;
; 1.834 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 2.070      ;
; 1.834 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 2.070      ;
; 1.834 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 2.070      ;
; 2.043 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.281      ;
; 2.043 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.281      ;
; 2.043 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.281      ;
; 2.043 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.281      ;
; 2.043 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.281      ;
; 2.043 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.281      ;
; 2.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.373      ;
; 2.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.373      ;
; 2.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.373      ;
; 2.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.373      ;
; 2.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.373      ;
; 2.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.373      ;
; 2.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.373      ;
; 2.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.373      ;
; 2.117 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.377      ;
; 2.117 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.377      ;
; 2.125 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.385      ;
; 2.125 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.385      ;
; 2.125 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.385      ;
; 2.125 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.385      ;
; 2.340 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.600      ;
; 2.340 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.600      ;
; 2.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.592      ;
; 2.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.592      ;
; 2.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.592      ;
; 2.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.782      ;
; 2.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.782      ;
; 2.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.782      ;
; 2.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.782      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock50Mhz'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst13'                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 7.249 ; 7.249 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 7.249 ; 7.249 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 3.760 ; 3.760 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 3.760 ; 3.760 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 3.553 ; 3.553 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 3.536 ; 3.536 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 3.513 ; 3.513 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 3.291 ; 3.291 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 3.316 ; 3.316 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 3.276 ; 3.276 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 3.475 ; 3.475 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 3.531 ; 3.531 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 3.498 ; 3.498 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 3.384 ; 3.384 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 3.389 ; 3.389 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 3.382 ; 3.382 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 3.401 ; 3.401 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 3.622 ; 3.622 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 3.748 ; 3.748 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 4.060 ; 4.060 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 4.231 ; 4.231 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 5.102 ; 5.102 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 5.086 ; 5.086 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 4.963 ; 4.963 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 4.934 ; 4.934 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 4.839 ; 4.839 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 4.623 ; 4.623 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 4.878 ; 4.878 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 4.902 ; 4.902 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 4.346 ; 4.346 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 4.567 ; 4.567 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 4.618 ; 4.618 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 4.604 ; 4.604 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 4.566 ; 4.566 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 4.538 ; 4.538 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 4.819 ; 4.819 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 5.102 ; 5.102 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 4.922 ; 4.922 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 4.883 ; 4.883 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 5.163 ; 5.163 ; Fall       ; clock50Mhz                                                    ;
; Wifi_RXD        ; clock50Mhz ; 4.058 ; 4.058 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 6.197 ; 6.197 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 6.197 ; 6.197 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 1.162 ; 1.162 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 1.158 ; 1.158 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 1.149 ; 1.149 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 7.049 ; 7.049 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 6.392 ; 6.392 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 6.539 ; 6.539 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 7.049 ; 7.049 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 6.292 ; 6.292 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 6.122 ; 6.122 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 6.211 ; 6.211 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 6.155 ; 6.155 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 6.086 ; 6.086 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 6.176 ; 6.176 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 6.001 ; 6.001 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 6.010 ; 6.010 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 6.292 ; 6.292 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 6.653 ; 6.653 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 2.699 ; 2.699 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 2.316 ; 2.316 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 2.395 ; 2.395 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 2.277 ; 2.277 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 2.238 ; 2.238 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 2.227 ; 2.227 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 1.948 ; 1.948 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 2.294 ; 2.294 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 2.338 ; 2.338 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 2.371 ; 2.371 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 2.517 ; 2.517 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 2.091 ; 2.091 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 2.311 ; 2.311 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 6.426 ; 6.426 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 6.469 ; 6.469 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 6.638 ; 6.638 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 6.205 ; 6.205 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 6.653 ; 6.653 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; -5.741 ; -5.741 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -5.741 ; -5.741 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -3.046 ; -3.046 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -3.530 ; -3.530 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -3.323 ; -3.323 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -3.306 ; -3.306 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -3.283 ; -3.283 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -3.061 ; -3.061 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -3.086 ; -3.086 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -3.046 ; -3.046 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -3.245 ; -3.245 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -3.301 ; -3.301 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -3.268 ; -3.268 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -3.154 ; -3.154 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -3.159 ; -3.159 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -3.152 ; -3.152 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -3.171 ; -3.171 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -3.392 ; -3.392 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -3.518 ; -3.518 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -3.825 ; -3.825 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -3.906 ; -3.906 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -4.055 ; -4.055 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -4.789 ; -4.789 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -4.666 ; -4.666 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -4.664 ; -4.664 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -4.560 ; -4.560 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -4.345 ; -4.345 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -4.378 ; -4.378 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -4.381 ; -4.381 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -4.055 ; -4.055 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -4.270 ; -4.270 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -4.321 ; -4.321 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -4.334 ; -4.334 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -4.287 ; -4.287 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -4.260 ; -4.260 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -4.319 ; -4.319 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -4.581 ; -4.581 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -4.631 ; -4.631 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -4.651 ; -4.651 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -4.929 ; -4.929 ; Fall       ; clock50Mhz                                                    ;
; Wifi_RXD        ; clock50Mhz ; -3.827 ; -3.827 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -5.967 ; -5.967 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -5.967 ; -5.967 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; -0.985 ; -0.985 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.998 ; -0.998 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -1.028 ; -1.028 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -1.028 ; -1.028 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.994 ; -0.994 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -1.009 ; -1.009 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -1.009 ; -1.009 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -1.019 ; -1.019 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -1.019 ; -1.019 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.985 ; -0.985 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; -6.162 ; -6.162 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -6.162 ; -6.162 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -6.309 ; -6.309 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -6.819 ; -6.819 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -5.771 ; -5.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -5.892 ; -5.892 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -5.981 ; -5.981 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -5.925 ; -5.925 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -5.856 ; -5.856 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -5.946 ; -5.946 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -5.771 ; -5.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -5.780 ; -5.780 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -6.062 ; -6.062 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -1.718 ; -1.718 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -2.469 ; -2.469 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -2.086 ; -2.086 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -2.165 ; -2.165 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -2.047 ; -2.047 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -2.008 ; -2.008 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.997 ; -1.997 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -1.718 ; -1.718 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -2.064 ; -2.064 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -2.108 ; -2.108 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -2.141 ; -2.141 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -2.287 ; -2.287 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -1.861 ; -1.861 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -2.081 ; -2.081 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -6.196 ; -6.196 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -6.239 ; -6.239 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -6.408 ; -6.408 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -5.975 ; -5.975 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -6.423 ; -6.423 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.480  ; 8.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.338  ; 8.338  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.434  ; 8.434  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.432  ; 8.432  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.435  ; 8.435  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.306  ; 8.306  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.449  ; 8.449  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.389  ; 8.389  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.480  ; 8.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.364  ; 8.364  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.113 ; 11.113 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.936 ; 10.936 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.613 ; 10.613 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.998 ; 10.998 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.139 ; 10.139 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.314 ; 10.314 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.000 ; 11.000 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.799 ; 10.799 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.113 ; 11.113 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.713 ; 10.713 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.162  ; 9.162  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.717  ; 9.717  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.521 ; 10.521 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.464 ; 10.464 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.655 ; 10.655 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.647 ; 10.647 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.713 ; 10.713 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.375  ; 9.375  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.457 ; 10.457 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.996  ; 9.996  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.205 ; 10.205 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.248 ; 10.248 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.388 ; 10.388 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.581  ; 9.581  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.767  ; 9.767  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.404 ; 10.404 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.457 ; 10.457 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.818  ; 8.818  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.565  ; 8.565  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.502  ; 8.502  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.473  ; 8.473  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.525  ; 8.525  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.529  ; 8.529  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.462  ; 8.462  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.379  ; 8.379  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.467  ; 8.467  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.419  ; 8.419  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.529  ; 8.529  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.482  ; 8.482  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.565  ; 8.565  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.537  ; 8.537  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.506  ; 8.506  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.434  ; 8.434  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.521  ; 8.521  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.524  ; 8.524  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.559  ; 8.559  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.443  ; 8.443  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.475  ; 8.475  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.653  ; 8.653  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.397  ; 8.397  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.490  ; 8.490  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.489  ; 8.489  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.546  ; 8.546  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.467  ; 8.467  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.653  ; 8.653  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.593  ; 8.593  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.586  ; 8.586  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.521  ; 8.521  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.468  ; 8.468  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.284  ; 8.284  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.428  ; 8.428  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.460  ; 8.460  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.488  ; 8.488  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.435  ; 8.435  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.377  ; 8.377  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.443  ; 8.443  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.475  ; 8.475  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.454  ; 8.454  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.484  ; 8.484  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 9.685  ; 9.685  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 8.792  ; 8.792  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 9.022  ; 9.022  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 10.386 ; 10.386 ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 13.649 ; 13.649 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 13.554 ; 13.554 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 13.098 ; 13.098 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 13.613 ; 13.613 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 12.749 ; 12.749 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 12.937 ; 12.937 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 13.622 ; 13.622 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 13.649 ; 13.649 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 13.605 ; 13.605 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 13.289 ; 13.289 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 11.616 ; 11.616 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.065 ; 12.065 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 12.880 ; 12.880 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 12.821 ; 12.821 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 13.257 ; 13.257 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 13.089 ; 13.089 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 13.289 ; 13.289 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 11.820 ; 11.820 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 13.295 ; 13.295 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 12.912 ; 12.912 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 12.988 ; 12.988 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 13.027 ; 13.027 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 13.295 ; 13.295 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 12.470 ; 12.470 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 12.536 ; 12.536 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 12.879 ; 12.879 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 13.281 ; 13.281 ; Fall       ; clock50Mhz                                                             ;
; WiFi_TXD        ; clock50Mhz                                                             ; 8.182  ; 8.182  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.500  ; 8.500  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.469  ; 8.469  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.438  ; 8.438  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.461  ; 8.461  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.453  ; 8.453  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.500  ; 8.500  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.386  ; 8.386  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.441  ; 8.441  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.367  ; 8.367  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.473  ; 8.473  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 11.321 ; 11.321 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 11.131 ; 11.131 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 10.820 ; 10.820 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 11.194 ; 11.194 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 10.317 ; 10.317 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 10.489 ; 10.489 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 11.183 ; 11.183 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 10.995 ; 10.995 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 11.321 ; 11.321 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 8.656  ; 8.656  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 10.910 ; 10.910 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 9.367  ; 9.367  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 9.914  ; 9.914  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 10.717 ; 10.717 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.655 ; 10.655 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.820 ; 10.820 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 10.855 ; 10.855 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.910 ; 10.910 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 9.582  ; 9.582  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 7.627  ; 7.627  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 10.628 ; 10.628 ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 10.192 ; 10.192 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.413 ; 10.413 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.456 ; 10.456 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.584 ; 10.584 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 9.761  ; 9.761  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 9.974  ; 9.974  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.612 ; 10.612 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.628 ; 10.628 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 5.135  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 5.135  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 6.373  ; 6.373  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 6.286  ; 6.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 6.139  ; 6.139  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 6.373  ; 6.373  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 6.049  ; 6.049  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.313  ; 5.313  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 6.128  ; 6.128  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 6.036  ; 6.036  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 7.111  ; 7.111  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 6.952  ; 6.952  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.960  ; 6.960  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 6.851  ; 6.851  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 6.865  ; 6.865  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 7.111  ; 7.111  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 6.448  ; 6.448  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 7.058  ; 7.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 7.423  ; 7.423  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.936  ; 6.936  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 7.423  ; 7.423  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 6.571  ; 6.571  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 7.384  ; 7.384  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 7.166  ; 7.166  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.433  ; 6.433  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 6.922  ; 6.922  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 7.421  ; 7.421  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 7.421  ; 7.421  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 7.162  ; 7.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 7.171  ; 7.171  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 7.157  ; 7.157  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 7.190  ; 7.190  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 7.401  ; 7.401  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 7.414  ; 7.414  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 5.997  ; 5.997  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 5.991  ; 5.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 5.985  ; 5.985  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 5.997  ; 5.997  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.683  ; 5.683  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.696  ; 5.696  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 5.795  ; 5.795  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 5.696  ; 5.696  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 5.655  ; 5.655  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.382  ; 5.382  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.655  ; 5.655  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.348  ; 5.348  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 5.385  ; 5.385  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.420  ; 5.420  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 5.091  ; 5.091  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 5.090  ; 5.090  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 5.761  ; 5.761  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 5.689  ; 5.689  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 5.680  ; 5.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 5.677  ; 5.677  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 5.761  ; 5.761  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 5.690  ; 5.690  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 5.671  ; 5.671  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 5.656  ; 5.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 5.710  ; 5.710  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 5.584  ; 5.584  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 5.668  ; 5.668  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 5.603  ; 5.603  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.384  ; 5.384  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 5.656  ; 5.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 5.710  ; 5.710  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 5.396  ; 5.396  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 3.860  ; 3.860  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 4.429  ; 4.429  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 4.402  ; 4.402  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 4.409  ; 4.409  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 4.413  ; 4.413  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 4.408  ; 4.408  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 4.403  ; 4.403  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 4.409  ; 4.409  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 4.429  ; 4.429  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 4.428  ; 4.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 3.947  ; 3.947  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 3.840  ; 3.840  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 3.892  ; 3.892  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 3.882  ; 3.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 7.218  ; 7.218  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 6.786  ; 6.786  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 6.060  ; 6.060  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 6.664  ; 6.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 5.541  ; 5.541  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 7.094  ; 7.094  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 7.218  ; 7.218  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 6.929  ; 6.929  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 6.039  ; 6.039  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 7.550  ; 7.550  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.324  ; 6.324  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 7.550  ; 7.550  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 5.718  ; 5.718  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 7.504  ; 7.504  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 6.387  ; 6.387  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 7.075  ; 7.075  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 5.935  ; 5.935  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 6.604  ; 6.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 5.647  ; 5.647  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 5.474  ; 5.474  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 6.279  ; 6.279  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 5.748  ; 5.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 5.417  ; 5.417  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 5.406  ; 5.406  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 5.482  ; 5.482  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 5.181  ; 5.181  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 5.229  ; 5.229  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 5.674  ; 5.674  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.306  ; 8.306  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.338  ; 8.338  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.434  ; 8.434  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.432  ; 8.432  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.435  ; 8.435  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.306  ; 8.306  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.449  ; 8.449  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.389  ; 8.389  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.480  ; 8.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.364  ; 8.364  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.139 ; 10.139 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.936 ; 10.936 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.613 ; 10.613 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.998 ; 10.998 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.139 ; 10.139 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.314 ; 10.314 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.000 ; 11.000 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.799 ; 10.799 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.113 ; 11.113 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.162  ; 9.162  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.162  ; 9.162  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.717  ; 9.717  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.521 ; 10.521 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.464 ; 10.464 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.655 ; 10.655 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.647 ; 10.647 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.713 ; 10.713 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.375  ; 9.375  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.581  ; 9.581  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.996  ; 9.996  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.205 ; 10.205 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.248 ; 10.248 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.388 ; 10.388 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.581  ; 9.581  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.767  ; 9.767  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.404 ; 10.404 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.457 ; 10.457 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.818  ; 8.818  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.376  ; 8.376  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.460  ; 8.460  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.462  ; 8.462  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.466  ; 8.466  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.455  ; 8.455  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.457  ; 8.457  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.377  ; 8.377  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.405  ; 8.405  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.411  ; 8.411  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.511  ; 8.511  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.453  ; 8.453  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.505  ; 8.505  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.519  ; 8.519  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.453  ; 8.453  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.376  ; 8.376  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.503  ; 8.503  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.509  ; 8.509  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.535  ; 8.535  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.405  ; 8.405  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.408  ; 8.408  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.284  ; 8.284  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.397  ; 8.397  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.490  ; 8.490  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.489  ; 8.489  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.546  ; 8.546  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.467  ; 8.467  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.653  ; 8.653  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.593  ; 8.593  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.586  ; 8.586  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.521  ; 8.521  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.468  ; 8.468  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.284  ; 8.284  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.428  ; 8.428  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.460  ; 8.460  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.488  ; 8.488  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.435  ; 8.435  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.377  ; 8.377  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.425  ; 8.425  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.408  ; 8.408  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.435  ; 8.435  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.433  ; 8.433  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 9.423  ; 9.423  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 8.532  ; 8.532  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 8.977  ; 8.977  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 10.207 ; 10.207 ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 12.749 ; 12.749 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 13.554 ; 13.554 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 13.098 ; 13.098 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 13.613 ; 13.613 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 12.749 ; 12.749 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 12.937 ; 12.937 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 13.622 ; 13.622 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 13.649 ; 13.649 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 13.605 ; 13.605 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 11.616 ; 11.616 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 11.616 ; 11.616 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.065 ; 12.065 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 12.880 ; 12.880 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 12.821 ; 12.821 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 13.257 ; 13.257 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 13.089 ; 13.089 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 13.289 ; 13.289 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 11.820 ; 11.820 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 12.470 ; 12.470 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 12.912 ; 12.912 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 12.988 ; 12.988 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 13.027 ; 13.027 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 13.295 ; 13.295 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 12.470 ; 12.470 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 12.536 ; 12.536 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 12.879 ; 12.879 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 13.281 ; 13.281 ; Fall       ; clock50Mhz                                                             ;
; WiFi_TXD        ; clock50Mhz                                                             ; 7.853  ; 7.853  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.367  ; 8.367  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.469  ; 8.469  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.438  ; 8.438  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.461  ; 8.461  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.453  ; 8.453  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.500  ; 8.500  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.386  ; 8.386  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.441  ; 8.441  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.367  ; 8.367  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.473  ; 8.473  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 10.317 ; 10.317 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 11.131 ; 11.131 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 10.820 ; 10.820 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 11.194 ; 11.194 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 10.317 ; 10.317 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 10.489 ; 10.489 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 11.183 ; 11.183 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 10.995 ; 10.995 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 11.321 ; 11.321 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 8.656  ; 8.656  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 9.367  ; 9.367  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 9.367  ; 9.367  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 9.914  ; 9.914  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 10.717 ; 10.717 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.655 ; 10.655 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.820 ; 10.820 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 10.855 ; 10.855 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.910 ; 10.910 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 9.582  ; 9.582  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 7.627  ; 7.627  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 9.761  ; 9.761  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 10.192 ; 10.192 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.413 ; 10.413 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.456 ; 10.456 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.584 ; 10.584 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 9.761  ; 9.761  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 9.974  ; 9.974  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.612 ; 10.612 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.628 ; 10.628 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 5.135  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 5.135  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.604  ; 2.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.604  ; 2.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.634  ; 2.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.634  ; 2.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.628  ; 2.628  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.653  ; 2.653  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.653  ; 2.653  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 5.033  ; 5.033  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 5.806  ; 5.806  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 5.532  ; 5.532  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 5.892  ; 5.892  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 5.745  ; 5.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.033  ; 5.033  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.828  ; 5.828  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.725  ; 5.725  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 6.095  ; 6.095  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 6.595  ; 6.595  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.597  ; 6.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 6.497  ; 6.497  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 6.498  ; 6.498  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 6.744  ; 6.744  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 6.095  ; 6.095  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 6.692  ; 6.692  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 6.137  ; 6.137  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.471  ; 6.471  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 7.116  ; 7.116  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 6.268  ; 6.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 6.932  ; 6.932  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 6.871  ; 6.871  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.137  ; 6.137  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 6.623  ; 6.623  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 6.103  ; 6.103  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 6.360  ; 6.360  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 6.103  ; 6.103  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 6.146  ; 6.146  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 6.103  ; 6.103  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 6.144  ; 6.144  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 6.352  ; 6.352  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 6.348  ; 6.348  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 5.413  ; 5.413  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 5.705  ; 5.705  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 5.717  ; 5.717  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 5.726  ; 5.726  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.413  ; 5.413  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.428  ; 5.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 5.522  ; 5.522  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 5.427  ; 5.427  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 4.817  ; 4.817  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.112  ; 5.112  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.380  ; 5.380  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.090  ; 5.090  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 5.114  ; 5.114  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.147  ; 5.147  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 4.819  ; 4.819  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 4.817  ; 4.817  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 5.344  ; 5.344  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 5.381  ; 5.381  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 5.368  ; 5.368  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 5.365  ; 5.365  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 5.453  ; 5.453  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 5.377  ; 5.377  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 5.367  ; 5.367  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 5.344  ; 5.344  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 5.072  ; 5.072  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 5.272  ; 5.272  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 5.361  ; 5.361  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 5.319  ; 5.319  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.072  ; 5.072  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 5.345  ; 5.345  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 5.399  ; 5.399  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 5.087  ; 5.087  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 3.860  ; 3.860  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 4.402  ; 4.402  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 4.402  ; 4.402  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 4.409  ; 4.409  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 4.413  ; 4.413  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 4.408  ; 4.408  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 4.403  ; 4.403  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 4.409  ; 4.409  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 4.429  ; 4.429  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 4.428  ; 4.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 3.947  ; 3.947  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 3.840  ; 3.840  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 3.892  ; 3.892  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 3.882  ; 3.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 5.541  ; 5.541  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 6.786  ; 6.786  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 6.060  ; 6.060  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 6.664  ; 6.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 5.541  ; 5.541  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 7.094  ; 7.094  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 7.218  ; 7.218  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 6.929  ; 6.929  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 6.039  ; 6.039  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 5.181  ; 5.181  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.324  ; 6.324  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 7.550  ; 7.550  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 5.718  ; 5.718  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 7.504  ; 7.504  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 6.387  ; 6.387  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 7.075  ; 7.075  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 5.935  ; 5.935  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 6.604  ; 6.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 5.647  ; 5.647  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 5.474  ; 5.474  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 6.279  ; 6.279  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 5.748  ; 5.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 5.417  ; 5.417  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 5.406  ; 5.406  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 5.482  ; 5.482  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 5.181  ; 5.181  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 5.229  ; 5.229  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 5.674  ; 5.674  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.428 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.476 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.486 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.465 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.445 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.428 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.438 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.438 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.428 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.436 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.436 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.463 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.463 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.476 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.476 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.433 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.458 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 4.850 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 4.850 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 4.850 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 4.876 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 4.876 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 4.856 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 4.866 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 4.876 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 4.886 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.428 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.476 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.486 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.465 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.445 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.428 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.438 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.438 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.428 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.436 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.436 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.463 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.463 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.476 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.476 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.433 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.458 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 4.624 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 4.624 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 4.624 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 4.650 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 4.650 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 4.630 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 4.640 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 4.650 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 4.660 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.428     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.476     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.486     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.465     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.445     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.428     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.438     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.438     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.428     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.436     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.436     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.463     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.463     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.476     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.476     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.433     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.458     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 4.850     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 4.850     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 4.850     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 4.876     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 4.876     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 4.856     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 4.866     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 4.876     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 4.886     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.428     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.476     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.486     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.465     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.445     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.428     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.438     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.438     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.428     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.436     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.436     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.463     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.463     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.476     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.476     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.433     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.458     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 4.624     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 4.624     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 4.624     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 4.650     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 4.650     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 4.630     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 4.640     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 4.650     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 4.660     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 6.640  ; 0.000         ;
; clock50Mhz                                                             ; 8.184  ; 0.000         ;
; inst13                                                                 ; 37.289 ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 37.902 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; -1.592 ; -61.342       ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.215  ; 0.000         ;
; inst13                                                                 ; 0.215  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.215  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                            ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 17.717 ; 0.000         ;
; clock50Mhz                                                    ; 18.789 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                            ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; clock50Mhz                                                    ; 0.586 ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.719 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; 7.873  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 7.873  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 19.000 ; 0.000         ;
; inst13                                                                 ; 19.000 ; 0.000         ;
; altera_reserved_tck                                                    ; 97.778 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Max Skew Summary                                                                                                                                                                     ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; set_max_skew ; 0.218 ; 0.500         ; 0.282       ;           ; [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] ;              ;             ;         ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 6.640  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.794      ;
; 6.643  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                                                                                                                               ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.584     ; 1.805      ;
; 6.656  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.606     ; 1.770      ;
; 6.659  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.756      ;
; 6.665  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.606     ; 1.761      ;
; 6.742  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                                                                                                                               ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.609     ; 1.681      ;
; 6.752  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                                                                                                                               ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.574     ; 1.706      ;
; 6.817  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[0]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.624     ; 1.591      ;
; 6.832  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.628     ; 1.572      ;
; 6.843  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.618     ; 1.571      ;
; 6.880  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.553      ;
; 6.889  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.606     ; 1.537      ;
; 6.891  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 1.534      ;
; 6.896  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.535      ;
; 6.901  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.618     ; 1.513      ;
; 6.920  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.511      ;
; 6.929  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.596     ; 1.507      ;
; 6.933  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.612     ; 1.487      ;
; 6.941  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.465      ;
; 6.971  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.610     ; 1.451      ;
; 6.973  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.631     ; 1.428      ;
; 6.987  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[1]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.624     ; 1.421      ;
; 6.988  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.610     ; 1.434      ;
; 6.989  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.618     ; 1.425      ;
; 7.018  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.611     ; 1.403      ;
; 7.018  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.631     ; 1.383      ;
; 7.024  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.389      ;
; 7.033  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.616     ; 1.383      ;
; 7.037  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                                                                                                                               ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.602     ; 1.393      ;
; 7.039  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.612     ; 1.381      ;
; 7.040  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.611     ; 1.381      ;
; 7.042  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.371      ;
; 7.050  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[4]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.356      ;
; 7.051  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.612     ; 1.369      ;
; 7.067  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.346      ;
; 7.075  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.331      ;
; 7.093  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.612     ; 1.327      ;
; 7.094  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.319      ;
; 7.097  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                                                                                                                               ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.595     ; 1.340      ;
; 7.102  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[5]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.304      ;
; 7.110  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.612     ; 1.310      ;
; 7.125  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.618     ; 1.289      ;
; 7.128  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.278      ;
; 7.129  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.302      ;
; 7.130  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.600     ; 1.302      ;
; 7.135  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.278      ;
; 7.139  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.267      ;
; 7.141  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.611     ; 1.280      ;
; 7.142  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.624     ; 1.266      ;
; 7.143  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.600     ; 1.289      ;
; 7.148  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.618     ; 1.266      ;
; 7.153  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.278      ;
; 7.159  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.611     ; 1.262      ;
; 7.160  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.271      ;
; 7.168  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.600     ; 1.264      ;
; 7.184  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.247      ;
; 7.184  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.247      ;
; 7.191  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.612     ; 1.229      ;
; 7.203  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.618     ; 1.211      ;
; 7.205  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.611     ; 1.216      ;
; 7.207  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.610     ; 1.215      ;
; 7.208  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.223      ;
; 7.221  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.192      ;
; 7.232  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.611     ; 1.189      ;
; 7.238  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.596     ; 1.198      ;
; 7.253  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.600     ; 1.179      ;
; 7.292  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.610     ; 1.130      ;
; 7.299  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.610     ; 1.123      ;
; 7.301  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.609     ; 1.122      ;
; 7.308  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.600     ; 1.124      ;
; 7.336  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.618     ; 1.078      ;
; 7.362  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.609     ; 1.061      ;
; 7.405  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.610     ; 1.017      ;
; 7.479  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.612     ; 0.941      ;
; 7.555  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 0.858      ;
; 14.330 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.018      ; 5.720      ;
; 14.351 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 5.704      ;
; 14.352 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 5.703      ;
; 14.377 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 5.669      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.009      ; 5.656      ;
; 14.388 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 5.661      ;
; 14.388 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[15] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 5.661      ;
; 14.395 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.018      ; 5.655      ;
; 14.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 5.639      ;
; 14.417 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 5.638      ;
; 14.418 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 5.640      ;
; 14.418 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 5.640      ;
; 14.418 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 5.640      ;
; 14.420 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[16]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 5.623      ;
; 14.431 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 5.624      ;
; 14.433 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[18]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 5.610      ;
; 14.442 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 5.604      ;
; 14.450 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.009      ; 5.591      ;
; 14.453 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[16]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 5.589      ;
; 14.453 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[16]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[15] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 5.589      ;
; 14.454 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 5.592      ;
; 14.466 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[18]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 5.576      ;
; 14.466 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[18]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[15] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 5.576      ;
; 14.471 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.022      ; 5.583      ;
; 14.471 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[15] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.022      ; 5.583      ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock50Mhz'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                     ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; 8.184 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdDel  ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.003      ; 1.851      ;
; 8.207 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdEdge  ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.006      ; 1.831      ;
; 8.240 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.378      ;
; 8.240 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.378      ;
; 8.240 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.378      ;
; 8.240 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.378      ;
; 8.240 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.378      ;
; 8.240 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.378      ;
; 8.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.375      ;
; 8.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.375      ;
; 8.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.375      ;
; 8.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.375      ;
; 8.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.375      ;
; 8.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.375      ;
; 8.271 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.343      ;
; 8.271 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.343      ;
; 8.271 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.343      ;
; 8.271 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.343      ;
; 8.271 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.343      ;
; 8.271 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.343      ;
; 8.285 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.329      ;
; 8.285 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.329      ;
; 8.285 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.329      ;
; 8.285 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.329      ;
; 8.285 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.329      ;
; 8.285 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.329      ;
; 8.294 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdDel   ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.004      ; 1.742      ;
; 8.322 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.296      ;
; 8.322 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.296      ;
; 8.322 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.296      ;
; 8.322 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.296      ;
; 8.322 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.296      ;
; 8.322 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.296      ;
; 8.337 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.290      ;
; 8.337 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.290      ;
; 8.340 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.287      ;
; 8.340 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.287      ;
; 8.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.260      ;
; 8.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.260      ;
; 8.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.260      ;
; 8.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.260      ;
; 8.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.260      ;
; 8.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.260      ;
; 8.358 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel  ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.003      ; 1.677      ;
; 8.359 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.003      ; 1.676      ;
; 8.368 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.591      ; 3.255      ;
; 8.368 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.591      ; 3.255      ;
; 8.374 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdEdge ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.003      ; 1.661      ;
; 8.375 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.243      ;
; 8.375 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.243      ;
; 8.375 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.243      ;
; 8.375 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.243      ;
; 8.375 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.243      ;
; 8.375 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 3.243      ;
; 8.382 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.591      ; 3.241      ;
; 8.382 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.591      ; 3.241      ;
; 8.408 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.206      ;
; 8.408 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.206      ;
; 8.408 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.206      ;
; 8.408 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.206      ;
; 8.408 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.206      ;
; 8.408 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.206      ;
; 8.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.198      ;
; 8.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.198      ;
; 8.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.198      ;
; 8.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.198      ;
; 8.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.198      ;
; 8.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 3.198      ;
; 8.419 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.208      ;
; 8.419 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.208      ;
; 8.451 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.591      ; 3.172      ;
; 8.451 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.591      ; 3.172      ;
; 8.461 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdDel   ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.006      ; 1.577      ;
; 8.467 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.171      ;
; 8.467 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.171      ;
; 8.467 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.171      ;
; 8.470 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.168      ;
; 8.470 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.168      ;
; 8.470 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.168      ;
; 8.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.155      ;
; 8.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.155      ;
; 8.475 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.162      ;
; 8.475 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.162      ;
; 8.475 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.162      ;
; 8.475 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.162      ;
; 8.475 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.162      ;
; 8.475 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.162      ;
; 8.475 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.162      ;
; 8.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.159      ;
; 8.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.159      ;
; 8.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.159      ;
; 8.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.159      ;
; 8.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.159      ;
; 8.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.159      ;
; 8.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 3.159      ;
; 8.498 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.136      ;
; 8.498 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.136      ;
; 8.498 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.136      ;
; 8.501 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.587      ; 3.118      ;
; 8.501 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.587      ; 3.118      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst13'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 37.289 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 2.732      ;
; 37.605 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.013     ; 2.414      ;
; 37.618 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 2.407      ;
; 37.718 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 2.303      ;
; 37.743 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 2.282      ;
; 37.805 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.012     ; 2.215      ;
; 37.903 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.011      ; 2.140      ;
; 37.927 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.012     ; 2.093      ;
; 37.965 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.011      ; 2.078      ;
; 37.969 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.012     ; 2.051      ;
; 38.045 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.011      ; 1.998      ;
; 38.057 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 1.968      ;
; 38.059 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 1.980      ;
; 38.093 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.945      ;
; 38.180 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.013     ; 1.839      ;
; 38.193 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.839      ;
; 38.242 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.792      ;
; 38.269 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.053     ; 1.710      ;
; 38.309 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.723      ;
; 38.330 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.707      ;
; 38.412 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.625      ;
; 38.420 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.612      ;
; 38.433 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.599      ;
; 38.483 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 1.544      ;
; 38.484 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.544      ;
; 38.484 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.544      ;
; 38.484 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 1.543      ;
; 38.489 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.544      ;
; 38.490 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.546      ;
; 38.491 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.542      ;
; 38.509 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.521      ;
; 38.510 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.526      ;
; 38.516 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.516      ;
; 38.522 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.514      ;
; 38.525 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.513      ;
; 38.541 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.491      ;
; 38.553 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.053     ; 1.426      ;
; 38.558 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.474      ;
; 38.562 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.466      ;
; 38.571 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.467      ;
; 38.571 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.055     ; 1.406      ;
; 38.597 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.440      ;
; 38.601 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.435      ;
; 38.619 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.417      ;
; 38.621 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.415      ;
; 38.622 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.410      ;
; 38.636 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.402      ;
; 38.639 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.397      ;
; 38.647 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.389      ;
; 38.662 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.368      ;
; 38.664 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.367      ;
; 38.665 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.366      ;
; 38.666 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.366      ;
; 38.677 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.053     ; 1.302      ;
; 38.679 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.053     ; 1.300      ;
; 38.682 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.348      ;
; 38.684 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.347      ;
; 38.685 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.346      ;
; 38.686 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.352      ;
; 38.697 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.335      ;
; 38.699 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.334      ;
; 38.700 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.333      ;
; 38.708 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.329      ;
; 38.709 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.321      ;
; 38.709 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.322      ;
; 38.726 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.311      ;
; 38.728 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.308      ;
; 38.729 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.301      ;
; 38.733 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.299      ;
; 38.744 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.294      ;
; 38.752 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.280      ;
; 38.753 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.278      ;
; 38.769 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.262      ;
; 38.769 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 1.257      ;
; 38.769 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.054     ; 1.209      ;
; 38.770 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.262      ;
; 38.771 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.261      ;
; 38.772 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.260      ;
; 38.772 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 1.254      ;
; 38.797 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.241      ;
; 38.800 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 1.226      ;
; 38.800 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 1.226      ;
; 38.805 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.226      ;
; 38.807 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.224      ;
; 38.812 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.225      ;
; 38.813 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.219      ;
; 38.815 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.223      ;
; 38.818 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.219      ;
; 38.818 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.218      ;
; 38.821 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.215      ;
; 38.831 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.200      ;
; 38.840 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 1.186      ;
; 38.842 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 1.197      ;
; 38.860 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.173      ;
; 38.861 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.172      ;
; 38.864 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 1.163      ;
; 38.873 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.158      ;
; 38.875 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.156      ;
; 38.878 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 1.148      ;
; 38.882 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.152      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 37.902 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.129      ;
; 37.911 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.122      ;
; 37.962 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.071      ;
; 37.963 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.068      ;
; 37.980 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.053      ;
; 37.991 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.042      ;
; 38.023 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.010      ;
; 38.085 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.947      ;
; 38.094 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.939      ;
; 38.096 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.937      ;
; 38.100 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.932      ;
; 38.123 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.908      ;
; 38.127 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.905      ;
; 38.143 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.889      ;
; 38.155 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.878      ;
; 38.157 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.876      ;
; 38.160 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.872      ;
; 38.161 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.871      ;
; 38.163 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.870      ;
; 38.183 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.850      ;
; 38.221 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.811      ;
; 38.224 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.809      ;
; 38.239 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.795      ;
; 38.247 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.785      ;
; 38.308 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.724      ;
; 38.311 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.719      ;
; 38.312 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.718      ;
; 38.315 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.718      ;
; 38.317 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.716      ;
; 38.321 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.711      ;
; 38.328 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.704      ;
; 38.370 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.663      ;
; 38.371 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.661      ;
; 38.372 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.660      ;
; 38.384 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.649      ;
; 38.395 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.635      ;
; 38.452 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.583      ;
; 38.455 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.577      ;
; 38.466 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.566      ;
; 38.468 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.564      ;
; 38.471 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.562      ;
; 38.473 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.559      ;
; 38.485 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.547      ;
; 38.503 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.529      ;
; 38.504 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.528      ;
; 38.505 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.527      ;
; 38.506 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.526      ;
; 38.509 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.522      ;
; 38.510 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.521      ;
; 38.520 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.512      ;
; 38.526 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.508      ;
; 38.527 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.506      ;
; 38.527 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.505      ;
; 38.568 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.466      ;
; 38.581 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.451      ;
; 38.587 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.445      ;
; 38.589 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.443      ;
; 38.593 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.438      ;
; 38.594 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.438      ;
; 38.630 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.401      ;
; 38.631 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.400      ;
; 38.639 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.395      ;
; 38.654 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.379      ;
; 38.656 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.375      ;
; 38.656 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.376      ;
; 38.657 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.374      ;
; 38.658 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.376      ;
; 38.660 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.374      ;
; 38.663 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.369      ;
; 38.664 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.369      ;
; 38.674 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.358      ;
; 38.689 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.345      ;
; 38.710 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.322      ;
; 38.714 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.317      ;
; 38.715 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.319      ;
; 38.722 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.313      ;
; 38.736 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.299      ;
; 38.740 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.291      ;
; 38.759 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.273      ;
; 38.811 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.222      ;
; 38.852 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.182      ;
; 38.854 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.181      ;
; 38.856 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.179      ;
; 38.859 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.175      ;
; 38.922 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.111      ;
; 38.923 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.112      ;
; 38.927 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.106      ;
; 38.929 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.102      ;
; 38.930 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.101      ;
; 38.961 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.072      ;
; 38.962 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.071      ;
; 38.973 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.061      ;
; 38.999 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.036      ;
; 38.999 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.035      ;
; 39.013 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.018      ;
; 39.041 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.991      ;
; 39.089 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 0.944      ;
; 39.143 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 0.891      ;
; 39.147 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 0.888      ;
; 39.152 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 0.883      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock50Mhz'                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                  ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.592 ; inst13                                                                                                               ; inst13                                                                   ; inst13                                                        ; clock50Mhz  ; 0.000        ; 1.666      ; 0.367      ;
; -1.592 ; inst13                                                                                                               ; inst13                                                                   ; inst13                                                        ; clock50Mhz  ; 0.000        ; 1.666      ; 0.367      ;
; -0.992 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[8]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 0.782      ;
; -0.986 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[13]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 0.788      ;
; -0.958 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.591      ; 0.785      ;
; -0.952 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 0.809      ;
; -0.940 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; inst14                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.587      ; 0.799      ;
; -0.902 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 0.859      ;
; -0.902 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 0.859      ;
; -0.902 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 0.859      ;
; -0.899 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[4]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 0.864      ;
; -0.890 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[14]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 0.891      ;
; -0.889 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 0.885      ;
; -0.887 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[10]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 0.894      ;
; -0.869 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[13]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 0.912      ;
; -0.862 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 0.912      ;
; -0.859 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 0.915      ;
; -0.857 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[9]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 0.917      ;
; -0.853 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[11]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 0.921      ;
; -0.841 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 0.930      ;
; -0.837 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 0.934      ;
; -0.833 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 0.938      ;
; -0.832 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 0.939      ;
; -0.831 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 0.940      ;
; -0.829 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[9]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 0.952      ;
; -0.820 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 0.961      ;
; -0.807 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[8]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 0.974      ;
; -0.805 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[13]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 0.976      ;
; -0.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 0.983      ;
; -0.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[10]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 0.983      ;
; -0.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[14]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 0.990      ;
; -0.788 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[15]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.620      ; 0.984      ;
; -0.772 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[5]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 0.991      ;
; -0.771 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[15]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.620      ; 1.001      ;
; -0.769 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 0.992      ;
; -0.765 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 0.996      ;
; -0.762 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.623      ; 1.013      ;
; -0.761 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.623      ; 1.014      ;
; -0.757 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.623      ; 1.018      ;
; -0.757 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.623      ; 1.018      ;
; -0.755 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.623      ; 1.020      ;
; -0.753 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.623      ; 1.022      ;
; -0.752 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[12]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.029      ;
; -0.743 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[12]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.038      ;
; -0.737 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 1.034      ;
; -0.732 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.042      ;
; -0.723 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 1.048      ;
; -0.722 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 1.049      ;
; -0.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 1.053      ;
; -0.670 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 1.082      ;
; -0.638 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.623      ; 1.137      ;
; -0.628 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 1.133      ;
; -0.620 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.154      ;
; -0.619 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[11]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.162      ;
; -0.617 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.157      ;
; -0.616 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.158      ;
; -0.615 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.159      ;
; -0.613 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.161      ;
; -0.607 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[12]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.167      ;
; -0.607 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[11]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.174      ;
; -0.607 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.620      ; 1.165      ;
; -0.602 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.620      ; 1.170      ;
; -0.600 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.620      ; 1.172      ;
; -0.598 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.620      ; 1.174      ;
; -0.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[14]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.194      ;
; -0.577 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.618      ; 1.193      ;
; -0.576 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.623      ; 1.199      ;
; -0.568 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.613      ; 1.197      ;
; -0.563 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.211      ;
; -0.563 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.211      ;
; -0.556 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[10]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.218      ;
; -0.549 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.599      ; 1.202      ;
; -0.547 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[3]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.216      ;
; -0.543 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.613      ; 1.222      ;
; -0.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.233      ;
; -0.538 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.236      ;
; -0.536 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.620      ; 1.236      ;
; -0.531 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[5]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.613      ; 1.234      ;
; -0.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.620      ; 1.245      ;
; -0.526 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.620      ; 1.246      ;
; -0.524 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.620      ; 1.248      ;
; -0.521 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.613      ; 1.244      ;
; -0.514 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.618      ; 1.256      ;
; -0.512 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.262      ;
; -0.510 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.618      ; 1.260      ;
; -0.510 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.258      ;
; -0.508 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[15]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.613      ; 1.257      ;
; -0.488 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[3]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.613      ; 1.277      ;
; -0.486 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[4]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.613      ; 1.279      ;
; -0.480 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.613      ; 1.285      ;
; -0.480 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y2[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.613      ; 1.285      ;
; -0.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.295      ;
; -0.477 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.613      ; 1.288      ;
; -0.474 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.613      ; 1.291      ;
; -0.465 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.602      ; 1.289      ;
; -0.440 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.618      ; 1.330      ;
; -0.437 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.618      ; 1.333      ;
; -0.413 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[2]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.602      ; 1.341      ;
; -0.398 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 1.363      ;
; -0.390 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[0]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.373      ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.392      ;
; 0.532 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.684      ;
; 0.585 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 0.740      ;
; 0.600 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 0.754      ;
; 0.670 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.822      ;
; 0.691 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 0.842      ;
; 0.728 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 0.883      ;
; 0.733 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 0.888      ;
; 0.737 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 0.891      ;
; 0.787 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 0.942      ;
; 0.791 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 0.944      ;
; 0.796 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 0.949      ;
; 0.803 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.955      ;
; 0.820 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 0.973      ;
; 0.839 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.991      ;
; 0.845 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.000      ;
; 0.867 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.018      ;
; 0.873 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.027      ;
; 0.874 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.026      ;
; 0.881 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.036      ;
; 0.881 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.035      ;
; 0.899 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.053      ;
; 0.907 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.061      ;
; 0.918 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.071      ;
; 0.919 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.072      ;
; 0.950 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.101      ;
; 0.951 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.102      ;
; 0.953 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.106      ;
; 0.971 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.126      ;
; 1.017 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.172      ;
; 1.020 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.174      ;
; 1.028 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.182      ;
; 1.045 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.197      ;
; 1.065 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.217      ;
; 1.079 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.233      ;
; 1.086 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.238      ;
; 1.095 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.248      ;
; 1.121 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.273      ;
; 1.139 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.291      ;
; 1.140 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.295      ;
; 1.140 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.291      ;
; 1.144 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.299      ;
; 1.153 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.307      ;
; 1.166 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.317      ;
; 1.170 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.322      ;
; 1.206 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.360      ;
; 1.207 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.361      ;
; 1.216 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.369      ;
; 1.217 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.369      ;
; 1.218 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.371      ;
; 1.223 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.374      ;
; 1.224 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.376      ;
; 1.224 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.375      ;
; 1.226 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.379      ;
; 1.249 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.400      ;
; 1.250 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.401      ;
; 1.257 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.409      ;
; 1.286 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.438      ;
; 1.286 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.439      ;
; 1.286 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.438      ;
; 1.287 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.438      ;
; 1.293 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.445      ;
; 1.307 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.459      ;
; 1.308 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.460      ;
; 1.318 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.470      ;
; 1.319 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.471      ;
; 1.327 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.480      ;
; 1.336 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.490      ;
; 1.353 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.506      ;
; 1.361 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.513      ;
; 1.370 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.521      ;
; 1.371 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.522      ;
; 1.377 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.529      ;
; 1.407 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.559      ;
; 1.407 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.560      ;
; 1.412 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.564      ;
; 1.413 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.566      ;
; 1.414 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.567      ;
; 1.425 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.577      ;
; 1.438 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.590      ;
; 1.448 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.601      ;
; 1.454 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.607      ;
; 1.455 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.608      ;
; 1.485 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.635      ;
; 1.489 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.642      ;
; 1.490 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.642      ;
; 1.491 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.643      ;
; 1.534 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.687      ;
; 1.535 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.688      ;
; 1.559 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.711      ;
; 1.568 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.718      ;
; 1.569 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.719      ;
; 1.569 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.722      ;
; 1.598 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.750      ;
; 1.633 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.785      ;
; 1.659 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.811      ;
; 1.679 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.832      ;
; 1.719 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.871      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst13'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.501 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.653      ;
; 0.507 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.659      ;
; 0.611 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 0.758      ;
; 0.612 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 0.759      ;
; 0.631 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.783      ;
; 0.651 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.802      ;
; 0.653 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 0.800      ;
; 0.654 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 0.801      ;
; 0.665 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.817      ;
; 0.668 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.820      ;
; 0.673 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.825      ;
; 0.682 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 0.832      ;
; 0.693 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.844      ;
; 0.717 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.053     ; 0.816      ;
; 0.729 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 0.876      ;
; 0.730 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.881      ;
; 0.731 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 0.881      ;
; 0.731 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 0.887      ;
; 0.732 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.883      ;
; 0.734 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 0.884      ;
; 0.747 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.900      ;
; 0.752 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.905      ;
; 0.759 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 0.909      ;
; 0.771 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 0.918      ;
; 0.772 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.923      ;
; 0.773 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 0.929      ;
; 0.774 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.925      ;
; 0.775 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 0.922      ;
; 0.776 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 0.923      ;
; 0.781 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.053     ; 0.880      ;
; 0.788 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.940      ;
; 0.789 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.942      ;
; 0.815 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.966      ;
; 0.831 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.983      ;
; 0.844 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.995      ;
; 0.845 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.996      ;
; 0.855 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 1.013      ;
; 0.856 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.012      ;
; 0.862 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 1.010      ;
; 0.863 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 1.011      ;
; 0.864 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.016      ;
; 0.869 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.019      ;
; 0.880 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 1.037      ;
; 0.881 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 1.038      ;
; 0.882 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.035      ;
; 0.893 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 1.040      ;
; 0.894 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.045      ;
; 0.894 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.046      ;
; 0.896 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.047      ;
; 0.901 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.057      ;
; 0.906 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.053     ; 1.005      ;
; 0.911 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.064      ;
; 0.914 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.066      ;
; 0.914 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.054     ; 1.012      ;
; 0.917 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.069      ;
; 0.919 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.075      ;
; 0.934 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.090      ;
; 0.935 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 1.092      ;
; 0.937 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 1.094      ;
; 0.942 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.094      ;
; 0.964 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.054     ; 1.062      ;
; 0.966 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.117      ;
; 0.980 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 1.128      ;
; 0.981 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.133      ;
; 0.983 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.135      ;
; 0.983 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.139      ;
; 0.989 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.141      ;
; 0.990 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.054     ; 1.088      ;
; 0.994 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.144      ;
; 0.994 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.144      ;
; 0.998 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.152      ;
; 1.002 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 1.148      ;
; 1.008 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.159      ;
; 1.015 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.171      ;
; 1.019 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.172      ;
; 1.020 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.173      ;
; 1.030 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.186      ;
; 1.030 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.186      ;
; 1.036 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.188      ;
; 1.038 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.007      ; 1.197      ;
; 1.040 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 1.186      ;
; 1.041 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.193      ;
; 1.059 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.215      ;
; 1.060 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 1.217      ;
; 1.062 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 1.219      ;
; 1.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.215      ;
; 1.065 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 1.223      ;
; 1.067 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.219      ;
; 1.067 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.219      ;
; 1.068 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 1.225      ;
; 1.072 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.222      ;
; 1.075 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.226      ;
; 1.076 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.228      ;
; 1.080 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 1.226      ;
; 1.080 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 1.226      ;
; 1.083 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 1.241      ;
; 1.085 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.237      ;
; 1.092 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.244      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                              ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[3]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[3]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[4]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[4]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetlatch             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetlatch             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[12]                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[12]                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[6]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[6]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|data_reg[22]                                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|data_reg[22]                                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                                                                        ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 17.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 2.100      ;
; 17.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 2.100      ;
; 17.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 2.100      ;
; 17.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 2.095      ;
; 17.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 2.095      ;
; 17.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 2.095      ;
; 17.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 2.100      ;
; 17.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 2.095      ;
; 17.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 2.107      ;
; 17.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 2.107      ;
; 17.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 2.107      ;
; 17.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 2.107      ;
; 17.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 2.088      ;
; 17.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 2.088      ;
; 17.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 2.088      ;
; 17.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 2.088      ;
; 17.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 2.081      ;
; 17.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 2.081      ;
; 17.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 2.081      ;
; 17.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 2.103      ;
; 17.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 2.109      ;
; 17.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 2.103      ;
; 17.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 2.103      ;
; 17.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 2.103      ;
; 17.718 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 2.081      ;
; 17.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 2.071      ;
; 17.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 2.071      ;
; 17.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 2.071      ;
; 17.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 2.071      ;
; 17.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.185     ; 2.061      ;
; 17.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.185     ; 2.061      ;
; 17.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.185     ; 2.061      ;
; 17.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.185     ; 2.061      ;
; 17.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.176     ; 2.070      ;
; 17.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.176     ; 2.070      ;
; 17.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.176     ; 2.070      ;
; 17.727 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 2.098      ;
; 17.727 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 2.098      ;
; 17.727 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 2.098      ;
; 17.727 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 2.093      ;
; 17.727 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 2.093      ;
; 17.727 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 2.093      ;
; 17.727 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 2.098      ;
; 17.727 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 2.093      ;
; 17.728 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 2.086      ;
; 17.728 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 2.086      ;
; 17.728 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 2.086      ;
; 17.728 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 2.086      ;
; 17.728 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 2.079      ;
; 17.728 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 2.079      ;
; 17.728 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 2.079      ;
; 17.728 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 2.101      ;
; 17.731 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 2.084      ;
; 17.731 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 2.084      ;
; 17.731 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 2.084      ;
; 17.731 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 2.079      ;
; 17.731 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 2.079      ;
; 17.731 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 2.079      ;
; 17.731 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 2.084      ;
; 17.731 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 2.079      ;
; 17.732 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 2.072      ;
; 17.732 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 2.072      ;
; 17.732 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 2.072      ;
; 17.732 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 2.072      ;
; 17.732 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 2.065      ;
; 17.732 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 2.065      ;
; 17.732 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 2.065      ;
; 17.732 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 2.087      ;
; 17.882 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 2.143      ;
; 17.882 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 2.143      ;
; 17.882 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 2.143      ;
; 17.882 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 2.143      ;
; 17.882 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 2.143      ;
; 17.882 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 2.143      ;
; 17.882 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 2.143      ;
; 17.882 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 2.143      ;
; 17.889 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 2.135      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 1.994      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.009      ; 2.007      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_008|packet_in_progress                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.013      ; 2.011      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_009|packet_in_progress                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.009      ; 2.007      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 2.006      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 2.006      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[0]                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 1.994      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_007|packet_in_progress                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.002      ; 2.000      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.038     ; 1.960      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.038     ; 1.960      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 1.972      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 1.970      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 1.972      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 1.972      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 1.970      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 1.970      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 1.970      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 1.970      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 1.970      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 1.972      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 1.970      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 1.970      ;
; 18.034 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 1.970      ;
+--------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock50Mhz'                                                                                                                                                                     ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.789 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.246      ;
; 18.789 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.246      ;
; 18.789 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.246      ;
; 18.789 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxData_state    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.246      ;
; 18.789 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxParity_state  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.246      ;
; 18.789 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.246      ;
; 18.789 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStop_state    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.246      ;
; 18.789 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxFErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.236      ;
; 18.789 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.236      ;
; 18.789 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxParity                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.246      ;
; 18.789 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxAck                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.246      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[7]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[6]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[5]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[4]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[3]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxOErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.797 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.229      ;
; 18.799 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxPErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.237      ;
; 18.864 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.177      ;
; 18.864 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.177      ;
; 18.864 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.177      ;
; 18.864 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxData_State    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.177      ;
; 18.864 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxParity_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.177      ;
; 18.864 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx2Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.177      ;
; 18.864 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx1Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.177      ;
; 18.864 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.177      ;
; 18.864 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[7]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.177      ;
; 18.864 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxParity                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.177      ;
; 18.864 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxDat                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.177      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.890 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 1.138      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.904 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.125      ;
; 18.915 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 1.107      ;
; 18.915 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 1.107      ;
; 18.915 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 1.107      ;
; 18.915 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxData_State    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 1.107      ;
; 18.915 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxParity_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 1.107      ;
; 18.915 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.Tx2Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 1.107      ;
; 18.915 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.Tx1Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 1.107      ;
; 18.915 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxAck                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 1.107      ;
; 18.915 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[7]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 1.107      ;
; 18.915 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxParity                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 1.107      ;
; 18.915 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxDat                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 1.107      ;
; 18.917 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 1.099      ;
; 18.917 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 1.099      ;
; 18.917 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 1.099      ;
; 18.917 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 1.099      ;
; 18.924 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxFErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 1.094      ;
; 18.924 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 1.094      ;
; 18.924 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 1.094      ;
; 18.924 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 1.094      ;
; 18.924 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxOErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 1.094      ;
; 18.924 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 1.094      ;
; 18.924 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.014     ; 1.094      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.073      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.073      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.073      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.073      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.073      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.073      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.073      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.073      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.073      ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock50Mhz'                                                                                                                                                           ;
+-------+--------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[0]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[1]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkDel     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel2     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReq         ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReady       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.607 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.759      ;
; 0.607 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.759      ;
; 0.607 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkDel     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.759      ;
; 0.607 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.759      ;
; 0.607 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.759      ;
; 0.607 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.759      ;
; 0.607 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatDel2    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.759      ;
; 0.607 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.759      ;
; 0.607 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.759      ;
; 0.607 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.759      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkDel     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.821      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[7] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[6] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[5] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[4] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[3] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[2] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[1] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[0] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.830      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|WriteTR                    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxReq        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxEmp        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ReadRR                     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReq        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReady      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[1]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.820      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.832      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.832      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.832      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.832      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.832      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.832      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.832      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkCnt[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.832      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkCnt[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.832      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkCnt[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.832      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkCnt[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.832      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxClkCnt[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.832      ;
; 0.703 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxFErr       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.846      ;
; 0.703 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[4]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.846      ;
; 0.703 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxPErr       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.846      ;
; 0.703 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[6]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.846      ;
; 0.703 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxOErr       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.846      ;
; 0.703 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[5]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.846      ;
; 0.703 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[0]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.009     ; 0.846      ;
; 0.766 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatDel1     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.009      ; 0.927      ;
; 0.767 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.919      ;
+-------+--------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.871      ;
; 0.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.871      ;
; 0.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.871      ;
; 0.787 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.939      ;
; 0.787 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.939      ;
; 0.787 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.939      ;
; 0.787 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.939      ;
; 0.787 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.939      ;
; 0.787 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.939      ;
; 0.787 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.939      ;
; 0.812 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 0.940      ;
; 0.812 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 0.940      ;
; 0.812 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 0.940      ;
; 0.812 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 0.940      ;
; 0.816 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|waitrequest_reset_override                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 0.969      ;
; 0.816 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 0.969      ;
; 0.816 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 0.969      ;
; 0.816 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 0.969      ;
; 0.816 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 0.969      ;
; 0.816 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 0.969      ;
; 0.816 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 0.969      ;
; 0.816 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 0.969      ;
; 0.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 0.978      ;
; 0.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 0.978      ;
; 0.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 0.978      ;
; 0.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 0.978      ;
; 0.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 0.978      ;
; 0.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 0.978      ;
; 0.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 0.978      ;
; 0.827 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 0.978      ;
; 0.934 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.085      ;
; 0.934 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.085      ;
; 0.934 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.085      ;
; 0.934 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.085      ;
; 0.934 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.085      ;
; 0.934 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.085      ;
; 0.934 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.085      ;
; 0.934 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.085      ;
; 0.934 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.085      ;
; 0.934 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.085      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 1.095      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 1.095      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 1.095      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 1.095      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 1.095      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 1.095      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.097      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.097      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 1.095      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 1.095      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 1.095      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.097      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.097      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.097      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.097      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.097      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.097      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 1.095      ;
; 0.946 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 1.095      ;
; 0.951 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 1.098      ;
; 0.951 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 1.098      ;
; 0.951 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 1.098      ;
; 0.951 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 1.098      ;
; 0.966 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.095      ;
; 0.966 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.095      ;
; 0.966 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.095      ;
; 0.966 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.095      ;
; 0.971 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 1.098      ;
; 0.971 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 1.098      ;
; 0.971 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 1.098      ;
; 0.971 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 1.098      ;
; 1.059 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.188      ;
; 1.059 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.188      ;
; 1.059 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.188      ;
; 1.059 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.188      ;
; 1.059 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.188      ;
; 1.059 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.188      ;
; 1.093 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.239      ;
; 1.093 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.239      ;
; 1.093 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.239      ;
; 1.093 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.239      ;
; 1.093 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.239      ;
; 1.093 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.239      ;
; 1.093 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.239      ;
; 1.093 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.239      ;
; 1.096 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.242      ;
; 1.096 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.242      ;
; 1.100 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.246      ;
; 1.100 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.246      ;
; 1.100 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.246      ;
; 1.100 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.246      ;
; 1.196 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.342      ;
; 1.196 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 1.342      ;
; 1.204 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 1.332      ;
; 1.204 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 1.332      ;
; 1.204 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 1.332      ;
; 1.278 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 1.425      ;
; 1.278 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 1.425      ;
; 1.278 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 1.425      ;
; 1.278 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 1.425      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock50Mhz'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst13'                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 3.919 ; 3.919 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 3.919 ; 3.919 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 1.974 ; 1.974 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 1.974 ; 1.974 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 1.887 ; 1.887 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 1.875 ; 1.875 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 1.867 ; 1.867 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 1.748 ; 1.748 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 1.762 ; 1.762 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 1.736 ; 1.736 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 1.831 ; 1.831 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 1.890 ; 1.890 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 1.867 ; 1.867 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 1.806 ; 1.806 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 1.811 ; 1.811 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 1.802 ; 1.802 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 1.828 ; 1.828 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 1.905 ; 1.905 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 1.957 ; 1.957 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 2.224 ; 2.224 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 2.305 ; 2.305 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 2.557 ; 2.557 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 2.549 ; 2.549 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 2.516 ; 2.516 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 2.488 ; 2.488 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 2.440 ; 2.440 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 2.314 ; 2.314 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 2.435 ; 2.435 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 2.457 ; 2.457 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 2.202 ; 2.202 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 2.329 ; 2.329 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 2.361 ; 2.361 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 2.340 ; 2.340 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 2.312 ; 2.312 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 2.291 ; 2.291 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 2.434 ; 2.434 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 2.557 ; 2.557 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 2.462 ; 2.462 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 2.670 ; 2.670 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 2.867 ; 2.867 ; Fall       ; clock50Mhz                                                    ;
; Wifi_RXD        ; clock50Mhz ; 2.230 ; 2.230 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 3.459 ; 3.459 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 3.459 ; 3.459 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 0.830 ; 0.830 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 0.827 ; 0.827 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 0.842 ; 0.842 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 0.842 ; 0.842 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 0.852 ; 0.852 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 0.852 ; 0.852 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 0.818 ; 0.818 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 4.167 ; 4.167 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 3.789 ; 3.789 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 3.873 ; 3.873 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 4.167 ; 4.167 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 3.725 ; 3.725 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 3.633 ; 3.633 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 3.684 ; 3.684 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 3.660 ; 3.660 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 3.648 ; 3.648 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 3.670 ; 3.670 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 3.588 ; 3.588 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 3.614 ; 3.614 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 3.725 ; 3.725 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 3.901 ; 3.901 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 1.477 ; 1.477 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 1.278 ; 1.278 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 1.328 ; 1.328 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 1.323 ; 1.323 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 1.258 ; 1.258 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 1.229 ; 1.229 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 1.108 ; 1.108 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 1.272 ; 1.272 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 1.303 ; 1.303 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 1.325 ; 1.325 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 1.384 ; 1.384 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 1.277 ; 1.277 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 3.800 ; 3.800 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 3.824 ; 3.824 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 3.881 ; 3.881 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 3.683 ; 3.683 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 3.901 ; 3.901 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; -3.210 ; -3.210 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -3.210 ; -3.210 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.616 ; -1.616 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -1.854 ; -1.854 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -1.767 ; -1.767 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -1.755 ; -1.755 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -1.747 ; -1.747 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.628 ; -1.628 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.642 ; -1.642 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -1.616 ; -1.616 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.711 ; -1.711 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.770 ; -1.770 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.747 ; -1.747 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.686 ; -1.686 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.691 ; -1.691 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.682 ; -1.682 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -1.708 ; -1.708 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -1.785 ; -1.785 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.837 ; -1.837 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -2.100 ; -2.100 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -2.151 ; -2.151 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -2.048 ; -2.048 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -2.390 ; -2.390 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -2.348 ; -2.348 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.345 ; -2.345 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -2.291 ; -2.291 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -2.165 ; -2.165 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -2.203 ; -2.203 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -2.212 ; -2.212 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -2.048 ; -2.048 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -2.170 ; -2.170 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -2.193 ; -2.193 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -2.197 ; -2.197 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -2.163 ; -2.163 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -2.142 ; -2.142 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -2.202 ; -2.202 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -2.312 ; -2.312 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -2.308 ; -2.308 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -2.549 ; -2.549 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -2.715 ; -2.715 ; Fall       ; clock50Mhz                                                    ;
; Wifi_RXD        ; clock50Mhz ; -2.109 ; -2.109 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -3.339 ; -3.339 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -3.339 ; -3.339 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.744 ; -0.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.741 ; -0.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; -3.669 ; -3.669 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -3.669 ; -3.669 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -3.753 ; -3.753 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -4.047 ; -4.047 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -3.468 ; -3.468 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -3.513 ; -3.513 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -3.564 ; -3.564 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -3.540 ; -3.540 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -3.528 ; -3.528 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -3.550 ; -3.550 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -3.468 ; -3.468 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -3.494 ; -3.494 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -3.605 ; -3.605 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -0.988 ; -0.988 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -1.357 ; -1.357 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -1.158 ; -1.158 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -1.208 ; -1.208 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -1.203 ; -1.203 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.138 ; -1.138 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.109 ; -1.109 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -0.988 ; -0.988 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -1.152 ; -1.152 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -1.183 ; -1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -1.205 ; -1.205 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -1.264 ; -1.264 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -1.072 ; -1.072 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -1.157 ; -1.157 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -3.680 ; -3.680 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -3.704 ; -3.704 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -3.761 ; -3.761 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -3.563 ; -3.563 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -3.781 ; -3.781 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.506  ; 4.506  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.441  ; 4.441  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.492  ; 4.492  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.504  ; 4.504  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.491  ; 4.491  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.461  ; 4.461  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.480  ; 4.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.451  ; 4.451  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.506  ; 4.506  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.485  ; 4.485  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.855  ; 5.855  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.736  ; 5.736  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.712  ; 5.712  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.795  ; 5.795  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.478  ; 5.478  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.505  ; 5.505  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.789  ; 5.789  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.710  ; 5.710  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.855  ; 5.855  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.643  ; 5.643  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.950  ; 4.950  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.267  ; 5.267  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.568  ; 5.568  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.531  ; 5.531  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.580  ; 5.580  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.585  ; 5.585  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.643  ; 5.643  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.071  ; 5.071  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.499  ; 5.499  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.300  ; 5.300  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.367  ; 5.367  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.391  ; 5.391  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.495  ; 5.495  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.137  ; 5.137  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.202  ; 5.202  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.458  ; 5.458  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.499  ; 5.499  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.751  ; 4.751  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.628  ; 4.628  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.595  ; 4.595  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.624  ; 4.624  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.629  ; 4.629  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.603  ; 4.603  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.559  ; 4.559  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.616  ; 4.616  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.616  ; 4.616  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.640  ; 4.640  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.601  ; 4.601  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.620  ; 4.620  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.612  ; 4.612  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.610  ; 4.610  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.610  ; 4.610  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.599  ; 4.599  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.635  ; 4.635  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.610  ; 4.610  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.659  ; 4.659  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.723  ; 4.723  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.713  ; 4.713  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.673  ; 4.673  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.700  ; 4.700  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.641  ; 4.641  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.723  ; 4.723  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.697  ; 4.697  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.673  ; 4.673  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.673  ; 4.673  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.661  ; 4.661  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.610  ; 4.610  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.655  ; 4.655  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.680  ; 4.680  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.657  ; 4.657  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.642  ; 4.642  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.595  ; 4.595  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.582  ; 4.582  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.659  ; 4.659  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.588  ; 4.588  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 5.116  ; 5.116  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 4.703  ; 4.703  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 4.913  ; 4.913  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.524  ; 5.524  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.645  ; 7.645  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.556  ; 7.556  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.498  ; 7.498  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.611  ; 7.611  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.290  ; 7.290  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.327  ; 7.327  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.609  ; 7.609  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.644  ; 7.644  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.645  ; 7.645  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 7.469  ; 7.469  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 6.714  ; 6.714  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 6.956  ; 6.956  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.263  ; 7.263  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.225  ; 7.225  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.397  ; 7.397  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.341  ; 7.341  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.469  ; 7.469  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 6.830  ; 6.830  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.443  ; 7.443  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.258  ; 7.258  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.289  ; 7.289  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.310  ; 7.310  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.443  ; 7.443  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.075  ; 7.075  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.113  ; 7.113  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.252  ; 7.252  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.409  ; 7.409  ; Fall       ; clock50Mhz                                                             ;
; WiFi_TXD        ; clock50Mhz                                                             ; 4.452  ; 4.452  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.565  ; 4.565  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.538  ; 4.538  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.521  ; 4.521  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.531  ; 4.531  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.524  ; 4.524  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.565  ; 4.565  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.500  ; 4.500  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.533  ; 4.533  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.505  ; 4.505  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.510  ; 4.510  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.969  ; 5.969  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.843  ; 5.843  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.826  ; 5.826  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.902  ; 5.902  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 5.569  ; 5.569  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 5.590  ; 5.590  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.884  ; 5.884  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.816  ; 5.816  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 5.969  ; 5.969  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.678  ; 4.678  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.701  ; 5.701  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.062  ; 5.062  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.373  ; 5.373  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.674  ; 5.674  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.631  ; 5.631  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.680  ; 5.680  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.701  ; 5.701  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.697  ; 5.697  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.187  ; 5.187  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.275  ; 4.275  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.605  ; 5.605  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.406  ; 5.406  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.482  ; 5.482  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.505  ; 5.505  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.600  ; 5.600  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.228  ; 5.228  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.317  ; 5.317  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.574  ; 5.574  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.605  ; 5.605  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.761  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.761  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.228  ; 1.228  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.258  ; 1.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.258  ; 1.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.251  ; 1.251  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.276  ; 1.276  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.276  ; 1.276  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.260  ; 1.260  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 3.149  ; 3.149  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 3.130  ; 3.130  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 3.031  ; 3.031  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 3.149  ; 3.149  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 3.006  ; 3.006  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.709  ; 2.709  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 3.036  ; 3.036  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 3.002  ; 3.002  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 3.513  ; 3.513  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.448  ; 3.448  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.455  ; 3.455  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 3.409  ; 3.409  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 3.403  ; 3.403  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 3.513  ; 3.513  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 3.223  ; 3.223  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 3.489  ; 3.489  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 3.568  ; 3.568  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 3.392  ; 3.392  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 3.557  ; 3.557  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 3.236  ; 3.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 3.568  ; 3.568  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 3.466  ; 3.466  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 3.178  ; 3.178  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 3.361  ; 3.361  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 3.554  ; 3.554  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 3.554  ; 3.554  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 3.450  ; 3.450  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 3.470  ; 3.470  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 3.447  ; 3.447  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 3.463  ; 3.463  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 3.544  ; 3.544  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 3.554  ; 3.554  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.919  ; 2.919  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 2.913  ; 2.913  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.909  ; 2.909  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.919  ; 2.919  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.762  ; 2.762  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.778  ; 2.778  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.846  ; 2.846  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.773  ; 2.773  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.735  ; 2.735  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.657  ; 2.657  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.735  ; 2.735  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.610  ; 2.610  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.634  ; 2.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.649  ; 2.649  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.509  ; 2.509  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 2.514  ; 2.514  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.820  ; 2.820  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.768  ; 2.768  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.771  ; 2.771  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.765  ; 2.765  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 2.820  ; 2.820  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 2.777  ; 2.777  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.764  ; 2.764  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.749  ; 2.749  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.783  ; 2.783  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.737  ; 2.737  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 2.756  ; 2.756  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 2.725  ; 2.725  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.632  ; 2.632  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 2.748  ; 2.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.783  ; 2.783  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.655  ; 2.655  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 1.927  ; 1.927  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.204  ; 2.204  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.177  ; 2.177  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.180  ; 2.180  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.192  ; 2.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.190  ; 2.190  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.176  ; 2.176  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.184  ; 2.184  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.202  ; 2.202  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.204  ; 2.204  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 1.961  ; 1.961  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 1.908  ; 1.908  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 1.947  ; 1.947  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 1.939  ; 1.939  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 3.581  ; 3.581  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 3.399  ; 3.399  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 3.112  ; 3.112  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 3.325  ; 3.325  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 2.864  ; 2.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 3.534  ; 3.534  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 3.581  ; 3.581  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 3.435  ; 3.435  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 3.038  ; 3.038  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 3.834  ; 3.834  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.189  ; 3.189  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 3.834  ; 3.834  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 2.962  ; 2.962  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 3.666  ; 3.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 3.218  ; 3.218  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 3.487  ; 3.487  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.058  ; 3.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 3.309  ; 3.309  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.837  ; 2.837  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.799  ; 2.799  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 3.211  ; 3.211  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.896  ; 2.896  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.730  ; 2.730  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.722  ; 2.722  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.777  ; 2.777  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.624  ; 2.624  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.655  ; 2.655  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.848  ; 2.848  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.441  ; 4.441  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.441  ; 4.441  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.492  ; 4.492  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.504  ; 4.504  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.491  ; 4.491  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.461  ; 4.461  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.480  ; 4.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.451  ; 4.451  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.506  ; 4.506  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.485  ; 4.485  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.478  ; 5.478  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.736  ; 5.736  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.712  ; 5.712  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.795  ; 5.795  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.478  ; 5.478  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.505  ; 5.505  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.789  ; 5.789  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.710  ; 5.710  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.855  ; 5.855  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.950  ; 4.950  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.950  ; 4.950  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.267  ; 5.267  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.568  ; 5.568  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.531  ; 5.531  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.580  ; 5.580  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.585  ; 5.585  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.643  ; 5.643  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.071  ; 5.071  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.137  ; 5.137  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.300  ; 5.300  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.367  ; 5.367  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.391  ; 5.391  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.495  ; 5.495  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.137  ; 5.137  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.202  ; 5.202  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.458  ; 5.458  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.499  ; 5.499  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.751  ; 4.751  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.555  ; 4.555  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.625  ; 4.625  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.603  ; 4.603  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.591  ; 4.591  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.601  ; 4.601  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.555  ; 4.555  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.611  ; 4.611  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.604  ; 4.604  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.619  ; 4.619  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.566  ; 4.566  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.596  ; 4.596  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.617  ; 4.617  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.585  ; 4.585  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.595  ; 4.595  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.586  ; 4.586  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.629  ; 4.629  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.580  ; 4.580  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.613  ; 4.613  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.595  ; 4.595  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.713  ; 4.713  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.673  ; 4.673  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.700  ; 4.700  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.641  ; 4.641  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.723  ; 4.723  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.697  ; 4.697  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.673  ; 4.673  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.673  ; 4.673  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.661  ; 4.661  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.610  ; 4.610  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.655  ; 4.655  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.680  ; 4.680  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.657  ; 4.657  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.642  ; 4.642  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.595  ; 4.595  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.563  ; 4.563  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.613  ; 4.613  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.568  ; 4.568  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.635  ; 4.635  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 4.992  ; 4.992  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 4.596  ; 4.596  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 4.899  ; 4.899  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.452  ; 5.452  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.290  ; 7.290  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.556  ; 7.556  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.498  ; 7.498  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.611  ; 7.611  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.290  ; 7.290  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.327  ; 7.327  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.609  ; 7.609  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.644  ; 7.644  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.645  ; 7.645  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 6.714  ; 6.714  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 6.714  ; 6.714  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 6.956  ; 6.956  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.263  ; 7.263  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.225  ; 7.225  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.397  ; 7.397  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.341  ; 7.341  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.469  ; 7.469  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 6.830  ; 6.830  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.075  ; 7.075  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.258  ; 7.258  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.289  ; 7.289  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.310  ; 7.310  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.443  ; 7.443  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.075  ; 7.075  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.113  ; 7.113  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.252  ; 7.252  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.409  ; 7.409  ; Fall       ; clock50Mhz                                                             ;
; WiFi_TXD        ; clock50Mhz                                                             ; 4.310  ; 4.310  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.500  ; 4.500  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.538  ; 4.538  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.521  ; 4.521  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.531  ; 4.531  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.524  ; 4.524  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.565  ; 4.565  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.500  ; 4.500  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.533  ; 4.533  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.505  ; 4.505  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.510  ; 4.510  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.569  ; 5.569  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.843  ; 5.843  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.826  ; 5.826  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.902  ; 5.902  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 5.569  ; 5.569  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 5.590  ; 5.590  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.884  ; 5.884  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.816  ; 5.816  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 5.969  ; 5.969  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.678  ; 4.678  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.062  ; 5.062  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.062  ; 5.062  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.373  ; 5.373  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.674  ; 5.674  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.631  ; 5.631  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.680  ; 5.680  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.701  ; 5.701  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.697  ; 5.697  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.187  ; 5.187  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.275  ; 4.275  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.228  ; 5.228  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.406  ; 5.406  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.482  ; 5.482  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.505  ; 5.505  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.600  ; 5.600  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.228  ; 5.228  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.317  ; 5.317  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.574  ; 5.574  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.605  ; 5.605  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.761  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.761  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.238  ; 1.238  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 2.567  ; 2.567  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.941  ; 2.941  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.794  ; 2.794  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.967  ; 2.967  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.878  ; 2.878  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.567  ; 2.567  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.902  ; 2.902  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.861  ; 2.861  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 3.066  ; 3.066  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.287  ; 3.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.287  ; 3.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 3.250  ; 3.250  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 3.232  ; 3.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 3.341  ; 3.341  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 3.066  ; 3.066  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 3.318  ; 3.318  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 3.058  ; 3.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 3.207  ; 3.207  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 3.427  ; 3.427  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 3.109  ; 3.109  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 3.389  ; 3.389  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 3.346  ; 3.346  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 3.058  ; 3.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 3.238  ; 3.238  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 3.028  ; 3.028  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 3.130  ; 3.130  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 3.029  ; 3.029  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 3.053  ; 3.053  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 3.028  ; 3.028  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 3.053  ; 3.053  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 3.124  ; 3.124  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 3.124  ; 3.124  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.652  ; 2.652  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 2.783  ; 2.783  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.802  ; 2.802  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.812  ; 2.812  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.652  ; 2.652  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.668  ; 2.668  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.727  ; 2.727  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.388  ; 2.388  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.536  ; 2.536  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.615  ; 2.615  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.488  ; 2.488  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.518  ; 2.518  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.528  ; 2.528  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.388  ; 2.388  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 2.398  ; 2.398  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.611  ; 2.611  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.634  ; 2.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.630  ; 2.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 2.686  ; 2.686  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 2.639  ; 2.639  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.611  ; 2.611  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.499  ; 2.499  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 2.592  ; 2.592  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.499  ; 2.499  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 2.608  ; 2.608  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.650  ; 2.650  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.526  ; 2.526  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 1.927  ; 1.927  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.176  ; 2.176  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.177  ; 2.177  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.180  ; 2.180  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.192  ; 2.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.190  ; 2.190  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.176  ; 2.176  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.184  ; 2.184  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.202  ; 2.202  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.204  ; 2.204  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 1.961  ; 1.961  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 1.908  ; 1.908  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 1.947  ; 1.947  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 1.939  ; 1.939  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 2.864  ; 2.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 3.399  ; 3.399  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 3.112  ; 3.112  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 3.325  ; 3.325  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 2.864  ; 2.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 3.534  ; 3.534  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 3.581  ; 3.581  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 3.435  ; 3.435  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 3.038  ; 3.038  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 2.624  ; 2.624  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.189  ; 3.189  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 3.834  ; 3.834  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 2.962  ; 2.962  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 3.666  ; 3.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 3.218  ; 3.218  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 3.487  ; 3.487  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.058  ; 3.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 3.309  ; 3.309  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.837  ; 2.837  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.799  ; 2.799  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 3.211  ; 3.211  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.896  ; 2.896  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.730  ; 2.730  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.722  ; 2.722  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.777  ; 2.777  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.624  ; 2.624  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.655  ; 2.655  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.848  ; 2.848  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.629 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.661 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.671 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.658 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.638 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.630 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.639 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.639 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.629 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.642 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.642 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.665 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.665 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.667 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.667 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.636 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.656 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.320 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.320 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.320 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.343 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.343 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.323 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.333 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.343 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.351 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.629 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.661 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.671 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.658 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.638 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.630 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.639 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.639 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.629 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.642 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.642 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.665 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.665 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.667 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.667 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.636 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.656 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.229 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.229 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.229 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.252 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.252 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.232 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.242 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.252 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.260 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.629     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.661     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.671     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.658     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.638     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.630     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.639     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.639     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.629     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.642     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.642     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.665     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.665     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.667     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.667     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.636     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.656     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.320     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.320     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.320     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.343     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.343     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.323     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.333     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.343     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.351     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.629     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.661     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.671     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.658     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.638     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.630     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.639     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.639     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.629     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.642     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.642     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.665     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.665     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.667     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.667     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.636     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.656     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.229     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.229     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.229     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.252     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.252     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.232     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.242     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.252     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.260     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                   ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                                                   ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                                                        ; 3.750  ; -2.549  ; 16.187   ; 0.586   ; 7.873               ;
;  Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 35.379 ; 0.215   ; N/A      ; N/A     ; 19.000              ;
;  altera_reserved_tck                                                    ; N/A    ; N/A     ; N/A      ; N/A     ; 97.778              ;
;  clock50Mhz                                                             ; 5.312  ; -2.549  ; 17.649   ; 0.586   ; 7.873               ;
;  inst13                                                                 ; 34.117 ; 0.215   ; N/A      ; N/A     ; 19.000              ;
;  inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 3.750  ; 0.215   ; 16.187   ; 0.719   ; 7.873               ;
; Design-wide TNS                                                         ; 0.0    ; -61.342 ; 0.0      ; 0.0     ; 0.0                 ;
;  Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                    ; N/A    ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  clock50Mhz                                                             ; 0.000  ; -61.342 ; 0.000    ; 0.000   ; 0.000               ;
;  inst13                                                                 ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.000  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 7.249 ; 7.249 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 7.249 ; 7.249 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 3.760 ; 3.760 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 3.760 ; 3.760 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 3.553 ; 3.553 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 3.536 ; 3.536 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 3.513 ; 3.513 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 3.291 ; 3.291 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 3.316 ; 3.316 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 3.276 ; 3.276 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 3.475 ; 3.475 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 3.531 ; 3.531 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 3.498 ; 3.498 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 3.384 ; 3.384 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 3.389 ; 3.389 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 3.382 ; 3.382 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 3.401 ; 3.401 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 3.622 ; 3.622 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 3.748 ; 3.748 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 4.060 ; 4.060 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 4.231 ; 4.231 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 5.102 ; 5.102 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 5.086 ; 5.086 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 4.963 ; 4.963 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 4.934 ; 4.934 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 4.839 ; 4.839 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 4.623 ; 4.623 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 4.878 ; 4.878 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 4.902 ; 4.902 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 4.346 ; 4.346 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 4.567 ; 4.567 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 4.618 ; 4.618 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 4.604 ; 4.604 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 4.566 ; 4.566 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 4.538 ; 4.538 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 4.819 ; 4.819 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 5.102 ; 5.102 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 4.922 ; 4.922 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 4.883 ; 4.883 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 5.163 ; 5.163 ; Fall       ; clock50Mhz                                                    ;
; Wifi_RXD        ; clock50Mhz ; 4.058 ; 4.058 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 6.197 ; 6.197 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 6.197 ; 6.197 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 1.162 ; 1.162 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 1.158 ; 1.158 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 1.149 ; 1.149 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 7.049 ; 7.049 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 6.392 ; 6.392 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 6.539 ; 6.539 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 7.049 ; 7.049 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 6.292 ; 6.292 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 6.122 ; 6.122 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 6.211 ; 6.211 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 6.155 ; 6.155 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 6.086 ; 6.086 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 6.176 ; 6.176 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 6.001 ; 6.001 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 6.010 ; 6.010 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 6.292 ; 6.292 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 6.653 ; 6.653 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 2.699 ; 2.699 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 2.316 ; 2.316 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 2.395 ; 2.395 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 2.277 ; 2.277 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 2.238 ; 2.238 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 2.227 ; 2.227 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 1.948 ; 1.948 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 2.294 ; 2.294 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 2.338 ; 2.338 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 2.371 ; 2.371 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 2.517 ; 2.517 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 2.091 ; 2.091 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 2.311 ; 2.311 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 6.426 ; 6.426 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 6.469 ; 6.469 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 6.638 ; 6.638 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 6.205 ; 6.205 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 6.653 ; 6.653 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; -3.210 ; -3.210 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -3.210 ; -3.210 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.616 ; -1.616 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -1.854 ; -1.854 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -1.767 ; -1.767 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -1.755 ; -1.755 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -1.747 ; -1.747 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.628 ; -1.628 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.642 ; -1.642 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -1.616 ; -1.616 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.711 ; -1.711 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.770 ; -1.770 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.747 ; -1.747 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.686 ; -1.686 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.691 ; -1.691 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.682 ; -1.682 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -1.708 ; -1.708 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -1.785 ; -1.785 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.837 ; -1.837 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -2.100 ; -2.100 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -2.151 ; -2.151 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -2.048 ; -2.048 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -2.390 ; -2.390 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -2.348 ; -2.348 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.345 ; -2.345 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -2.291 ; -2.291 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -2.165 ; -2.165 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -2.203 ; -2.203 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -2.212 ; -2.212 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -2.048 ; -2.048 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -2.170 ; -2.170 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -2.193 ; -2.193 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -2.197 ; -2.197 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -2.163 ; -2.163 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -2.142 ; -2.142 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -2.202 ; -2.202 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -2.312 ; -2.312 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -2.308 ; -2.308 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -2.549 ; -2.549 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -2.715 ; -2.715 ; Fall       ; clock50Mhz                                                    ;
; Wifi_RXD        ; clock50Mhz ; -2.109 ; -2.109 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -3.339 ; -3.339 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -3.339 ; -3.339 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.744 ; -0.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.741 ; -0.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; -3.669 ; -3.669 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -3.669 ; -3.669 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -3.753 ; -3.753 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -4.047 ; -4.047 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -3.468 ; -3.468 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -3.513 ; -3.513 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -3.564 ; -3.564 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -3.540 ; -3.540 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -3.528 ; -3.528 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -3.550 ; -3.550 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -3.468 ; -3.468 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -3.494 ; -3.494 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -3.605 ; -3.605 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -0.988 ; -0.988 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -1.357 ; -1.357 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -1.158 ; -1.158 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -1.208 ; -1.208 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -1.203 ; -1.203 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.138 ; -1.138 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.109 ; -1.109 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -0.988 ; -0.988 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -1.152 ; -1.152 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -1.183 ; -1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -1.205 ; -1.205 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -1.264 ; -1.264 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -1.072 ; -1.072 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -1.157 ; -1.157 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -3.680 ; -3.680 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -3.704 ; -3.704 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -3.761 ; -3.761 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -3.563 ; -3.563 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -3.781 ; -3.781 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.480  ; 8.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.338  ; 8.338  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.434  ; 8.434  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.432  ; 8.432  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.435  ; 8.435  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.306  ; 8.306  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.449  ; 8.449  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.389  ; 8.389  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.480  ; 8.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.364  ; 8.364  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.113 ; 11.113 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.936 ; 10.936 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.613 ; 10.613 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.998 ; 10.998 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.139 ; 10.139 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.314 ; 10.314 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.000 ; 11.000 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.799 ; 10.799 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.113 ; 11.113 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.713 ; 10.713 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.162  ; 9.162  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.717  ; 9.717  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.521 ; 10.521 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.464 ; 10.464 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.655 ; 10.655 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.647 ; 10.647 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.713 ; 10.713 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.375  ; 9.375  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.457 ; 10.457 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.996  ; 9.996  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.205 ; 10.205 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.248 ; 10.248 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.388 ; 10.388 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.581  ; 9.581  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.767  ; 9.767  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.404 ; 10.404 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.457 ; 10.457 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.818  ; 8.818  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.565  ; 8.565  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.502  ; 8.502  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.473  ; 8.473  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.525  ; 8.525  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.529  ; 8.529  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.462  ; 8.462  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.379  ; 8.379  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.467  ; 8.467  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.419  ; 8.419  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.529  ; 8.529  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.482  ; 8.482  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.565  ; 8.565  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.537  ; 8.537  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.506  ; 8.506  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.434  ; 8.434  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.521  ; 8.521  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.524  ; 8.524  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.559  ; 8.559  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.443  ; 8.443  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.475  ; 8.475  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.653  ; 8.653  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.397  ; 8.397  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.490  ; 8.490  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.489  ; 8.489  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.546  ; 8.546  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.467  ; 8.467  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.653  ; 8.653  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.593  ; 8.593  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.586  ; 8.586  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.521  ; 8.521  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.468  ; 8.468  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.284  ; 8.284  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.428  ; 8.428  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.460  ; 8.460  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.488  ; 8.488  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.435  ; 8.435  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.377  ; 8.377  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.443  ; 8.443  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.475  ; 8.475  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.454  ; 8.454  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.484  ; 8.484  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 9.685  ; 9.685  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 8.792  ; 8.792  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 9.022  ; 9.022  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 10.386 ; 10.386 ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 13.649 ; 13.649 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 13.554 ; 13.554 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 13.098 ; 13.098 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 13.613 ; 13.613 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 12.749 ; 12.749 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 12.937 ; 12.937 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 13.622 ; 13.622 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 13.649 ; 13.649 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 13.605 ; 13.605 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 13.289 ; 13.289 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 11.616 ; 11.616 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.065 ; 12.065 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 12.880 ; 12.880 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 12.821 ; 12.821 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 13.257 ; 13.257 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 13.089 ; 13.089 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 13.289 ; 13.289 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 11.820 ; 11.820 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 13.295 ; 13.295 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 12.912 ; 12.912 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 12.988 ; 12.988 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 13.027 ; 13.027 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 13.295 ; 13.295 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 12.470 ; 12.470 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 12.536 ; 12.536 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 12.879 ; 12.879 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 13.281 ; 13.281 ; Fall       ; clock50Mhz                                                             ;
; WiFi_TXD        ; clock50Mhz                                                             ; 8.182  ; 8.182  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.500  ; 8.500  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.469  ; 8.469  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.438  ; 8.438  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.461  ; 8.461  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.453  ; 8.453  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.500  ; 8.500  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.386  ; 8.386  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.441  ; 8.441  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.367  ; 8.367  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.473  ; 8.473  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 11.321 ; 11.321 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 11.131 ; 11.131 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 10.820 ; 10.820 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 11.194 ; 11.194 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 10.317 ; 10.317 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 10.489 ; 10.489 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 11.183 ; 11.183 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 10.995 ; 10.995 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 11.321 ; 11.321 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 8.656  ; 8.656  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 10.910 ; 10.910 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 9.367  ; 9.367  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 9.914  ; 9.914  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 10.717 ; 10.717 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.655 ; 10.655 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.820 ; 10.820 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 10.855 ; 10.855 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.910 ; 10.910 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 9.582  ; 9.582  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 7.627  ; 7.627  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 10.628 ; 10.628 ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 10.192 ; 10.192 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.413 ; 10.413 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.456 ; 10.456 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.584 ; 10.584 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 9.761  ; 9.761  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 9.974  ; 9.974  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.612 ; 10.612 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.628 ; 10.628 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 5.135  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 5.135  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 6.373  ; 6.373  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 6.286  ; 6.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 6.139  ; 6.139  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 6.373  ; 6.373  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 6.049  ; 6.049  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.313  ; 5.313  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 6.128  ; 6.128  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 6.036  ; 6.036  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 7.111  ; 7.111  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 6.952  ; 6.952  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.960  ; 6.960  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 6.851  ; 6.851  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 6.865  ; 6.865  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 7.111  ; 7.111  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 6.448  ; 6.448  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 7.058  ; 7.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 7.423  ; 7.423  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.936  ; 6.936  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 7.423  ; 7.423  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 6.571  ; 6.571  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 7.384  ; 7.384  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 7.166  ; 7.166  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.433  ; 6.433  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 6.922  ; 6.922  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 7.421  ; 7.421  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 7.421  ; 7.421  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 7.162  ; 7.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 7.171  ; 7.171  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 7.157  ; 7.157  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 7.190  ; 7.190  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 7.401  ; 7.401  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 7.414  ; 7.414  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 5.997  ; 5.997  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 5.991  ; 5.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 5.985  ; 5.985  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 5.997  ; 5.997  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.683  ; 5.683  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.696  ; 5.696  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 5.795  ; 5.795  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 5.696  ; 5.696  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 5.655  ; 5.655  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.382  ; 5.382  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.655  ; 5.655  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.348  ; 5.348  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 5.385  ; 5.385  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.420  ; 5.420  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 5.091  ; 5.091  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 5.090  ; 5.090  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 5.761  ; 5.761  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 5.689  ; 5.689  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 5.680  ; 5.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 5.677  ; 5.677  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 5.761  ; 5.761  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 5.690  ; 5.690  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 5.671  ; 5.671  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 5.656  ; 5.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 5.710  ; 5.710  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 5.584  ; 5.584  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 5.668  ; 5.668  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 5.603  ; 5.603  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.384  ; 5.384  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 5.656  ; 5.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 5.710  ; 5.710  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 5.396  ; 5.396  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 3.860  ; 3.860  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 4.429  ; 4.429  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 4.402  ; 4.402  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 4.409  ; 4.409  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 4.413  ; 4.413  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 4.408  ; 4.408  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 4.403  ; 4.403  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 4.409  ; 4.409  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 4.429  ; 4.429  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 4.428  ; 4.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 3.947  ; 3.947  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 3.840  ; 3.840  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 3.892  ; 3.892  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 3.882  ; 3.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 7.218  ; 7.218  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 6.786  ; 6.786  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 6.060  ; 6.060  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 6.664  ; 6.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 5.541  ; 5.541  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 7.094  ; 7.094  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 7.218  ; 7.218  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 6.929  ; 6.929  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 6.039  ; 6.039  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 7.550  ; 7.550  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.324  ; 6.324  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 7.550  ; 7.550  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 5.718  ; 5.718  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 7.504  ; 7.504  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 6.387  ; 6.387  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 7.075  ; 7.075  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 5.935  ; 5.935  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 6.604  ; 6.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 5.647  ; 5.647  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 5.474  ; 5.474  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 6.279  ; 6.279  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 5.748  ; 5.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 5.417  ; 5.417  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 5.406  ; 5.406  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 5.482  ; 5.482  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 5.181  ; 5.181  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 5.229  ; 5.229  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 5.674  ; 5.674  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.441  ; 4.441  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.441  ; 4.441  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.492  ; 4.492  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.504  ; 4.504  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.491  ; 4.491  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.461  ; 4.461  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.480  ; 4.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.451  ; 4.451  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.506  ; 4.506  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.485  ; 4.485  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.478  ; 5.478  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.736  ; 5.736  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.712  ; 5.712  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.795  ; 5.795  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.478  ; 5.478  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.505  ; 5.505  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.789  ; 5.789  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.710  ; 5.710  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.855  ; 5.855  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.950  ; 4.950  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.950  ; 4.950  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.267  ; 5.267  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.568  ; 5.568  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.531  ; 5.531  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.580  ; 5.580  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.585  ; 5.585  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.643  ; 5.643  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.071  ; 5.071  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.137  ; 5.137  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.300  ; 5.300  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.367  ; 5.367  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.391  ; 5.391  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.495  ; 5.495  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.137  ; 5.137  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.202  ; 5.202  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.458  ; 5.458  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.499  ; 5.499  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.751  ; 4.751  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.555  ; 4.555  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.625  ; 4.625  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.603  ; 4.603  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.591  ; 4.591  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.601  ; 4.601  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.555  ; 4.555  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.611  ; 4.611  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.604  ; 4.604  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.619  ; 4.619  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.566  ; 4.566  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.596  ; 4.596  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.617  ; 4.617  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.585  ; 4.585  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.595  ; 4.595  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.586  ; 4.586  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.629  ; 4.629  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.580  ; 4.580  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.613  ; 4.613  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.595  ; 4.595  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.713  ; 4.713  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.673  ; 4.673  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.700  ; 4.700  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.641  ; 4.641  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.723  ; 4.723  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.697  ; 4.697  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.673  ; 4.673  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.673  ; 4.673  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.661  ; 4.661  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.610  ; 4.610  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.655  ; 4.655  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.680  ; 4.680  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.657  ; 4.657  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.642  ; 4.642  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.595  ; 4.595  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.563  ; 4.563  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.613  ; 4.613  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.568  ; 4.568  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.635  ; 4.635  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 4.992  ; 4.992  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 4.596  ; 4.596  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 4.899  ; 4.899  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.452  ; 5.452  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.290  ; 7.290  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.556  ; 7.556  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.498  ; 7.498  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.611  ; 7.611  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.290  ; 7.290  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.327  ; 7.327  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.609  ; 7.609  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.644  ; 7.644  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.645  ; 7.645  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 6.714  ; 6.714  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 6.714  ; 6.714  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 6.956  ; 6.956  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.263  ; 7.263  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.225  ; 7.225  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.397  ; 7.397  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.341  ; 7.341  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.469  ; 7.469  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 6.830  ; 6.830  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.075  ; 7.075  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.258  ; 7.258  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.289  ; 7.289  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.310  ; 7.310  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.443  ; 7.443  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.075  ; 7.075  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.113  ; 7.113  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.252  ; 7.252  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.409  ; 7.409  ; Fall       ; clock50Mhz                                                             ;
; WiFi_TXD        ; clock50Mhz                                                             ; 4.310  ; 4.310  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.500  ; 4.500  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.538  ; 4.538  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.521  ; 4.521  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.531  ; 4.531  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.524  ; 4.524  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.565  ; 4.565  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.500  ; 4.500  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.533  ; 4.533  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.505  ; 4.505  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.510  ; 4.510  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.569  ; 5.569  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.843  ; 5.843  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.826  ; 5.826  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.902  ; 5.902  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 5.569  ; 5.569  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 5.590  ; 5.590  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.884  ; 5.884  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.816  ; 5.816  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 5.969  ; 5.969  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.678  ; 4.678  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.062  ; 5.062  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.062  ; 5.062  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.373  ; 5.373  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.674  ; 5.674  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.631  ; 5.631  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.680  ; 5.680  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.701  ; 5.701  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.697  ; 5.697  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.187  ; 5.187  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.275  ; 4.275  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.228  ; 5.228  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.406  ; 5.406  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.482  ; 5.482  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.505  ; 5.505  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.600  ; 5.600  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.228  ; 5.228  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.317  ; 5.317  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.574  ; 5.574  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.605  ; 5.605  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.761  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.761  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.238  ; 1.238  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 2.567  ; 2.567  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.941  ; 2.941  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.794  ; 2.794  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.967  ; 2.967  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.878  ; 2.878  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.567  ; 2.567  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.902  ; 2.902  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.861  ; 2.861  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 3.066  ; 3.066  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.287  ; 3.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.287  ; 3.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 3.250  ; 3.250  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 3.232  ; 3.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 3.341  ; 3.341  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 3.066  ; 3.066  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 3.318  ; 3.318  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 3.058  ; 3.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 3.207  ; 3.207  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 3.427  ; 3.427  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 3.109  ; 3.109  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 3.389  ; 3.389  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 3.346  ; 3.346  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 3.058  ; 3.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 3.238  ; 3.238  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 3.028  ; 3.028  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 3.130  ; 3.130  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 3.029  ; 3.029  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 3.053  ; 3.053  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 3.028  ; 3.028  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 3.053  ; 3.053  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 3.124  ; 3.124  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 3.124  ; 3.124  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.652  ; 2.652  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 2.783  ; 2.783  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.802  ; 2.802  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.812  ; 2.812  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.652  ; 2.652  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.668  ; 2.668  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.727  ; 2.727  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.388  ; 2.388  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.536  ; 2.536  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.615  ; 2.615  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.488  ; 2.488  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.518  ; 2.518  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.528  ; 2.528  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.388  ; 2.388  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 2.398  ; 2.398  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.611  ; 2.611  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.634  ; 2.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.630  ; 2.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 2.686  ; 2.686  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 2.639  ; 2.639  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.611  ; 2.611  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.499  ; 2.499  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 2.592  ; 2.592  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.499  ; 2.499  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 2.608  ; 2.608  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.650  ; 2.650  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.526  ; 2.526  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 1.927  ; 1.927  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.176  ; 2.176  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.177  ; 2.177  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.180  ; 2.180  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.192  ; 2.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.190  ; 2.190  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.176  ; 2.176  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.184  ; 2.184  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.202  ; 2.202  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.204  ; 2.204  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 1.961  ; 1.961  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 1.908  ; 1.908  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 1.947  ; 1.947  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 1.939  ; 1.939  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 2.864  ; 2.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 3.399  ; 3.399  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 3.112  ; 3.112  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 3.325  ; 3.325  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 2.864  ; 2.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 3.534  ; 3.534  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 3.581  ; 3.581  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 3.435  ; 3.435  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 3.038  ; 3.038  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 2.624  ; 2.624  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.189  ; 3.189  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 3.834  ; 3.834  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 2.962  ; 2.962  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 3.666  ; 3.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 3.218  ; 3.218  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 3.487  ; 3.487  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.058  ; 3.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 3.309  ; 3.309  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.837  ; 2.837  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.799  ; 2.799  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 3.211  ; 3.211  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.896  ; 2.896  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.730  ; 2.730  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.722  ; 2.722  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.777  ; 2.777  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.624  ; 2.624  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.655  ; 2.655  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.848  ; 2.848  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                             ; clock50Mhz                                                             ; 60187    ; 0        ; 77       ; 1894     ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; clock50Mhz                                                             ; 2488     ; 0        ; 1700     ; 0        ;
; inst13                                                                 ; clock50Mhz                                                             ; 2        ; 1        ; 16       ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; clock50Mhz                                                             ; 3        ; 0        ; 0        ; 0        ;
; clock50Mhz                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 76       ; 75       ; 0        ; 0        ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 192558   ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 1        ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst13                                                                 ; 201      ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13                                                                 ; 14       ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 158      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                             ; clock50Mhz                                                             ; 60187    ; 0        ; 77       ; 1894     ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; clock50Mhz                                                             ; 2488     ; 0        ; 1700     ; 0        ;
; inst13                                                                 ; clock50Mhz                                                             ; 2        ; 1        ; 16       ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; clock50Mhz                                                             ; 3        ; 0        ; 0        ; 0        ;
; clock50Mhz                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 76       ; 75       ; 0        ; 0        ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 192558   ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 1        ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst13                                                                 ; 201      ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13                                                                 ; 14       ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 158      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                    ; clock50Mhz                                                    ; 0        ; 0        ; 0        ; 490      ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1534     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                         ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                    ; clock50Mhz                                                    ; 0        ; 0        ; 0        ; 490      ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1534     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 141   ; 141  ;
; Unconstrained Output Port Paths ; 535   ; 535  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Feb 14 16:33:31 2017
Info: Command: quartus_sta NIOS_II_System -c lights
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'NIOS_II_System.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -duty_cycle 50.00 -name {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]} {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 40.000 -name inst13 inst13
    Info (332105): create_clock -period 40.000 -name Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 3.750
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.750         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     5.312         0.000 clock50Mhz 
    Info (332119):    34.117         0.000 inst13 
    Info (332119):    35.379         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -2.549
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.549       -40.257 clock50Mhz 
    Info (332119):     0.391         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):     0.391         0.000 inst13 
    Info (332119):     0.391         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 16.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.187         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    17.649         0.000 clock50Mhz 
Info (332146): Worst-case removal slack is 1.038
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.038         0.000 clock50Mhz 
    Info (332119):     1.288         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clock50Mhz 
    Info (332119):     7.873         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.000         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    19.000         0.000 inst13 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 0.131 for "set_max_skew -from * -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.500 "
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 6.640
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.640         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     8.184         0.000 clock50Mhz 
    Info (332119):    37.289         0.000 inst13 
    Info (332119):    37.902         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.592
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.592       -61.342 clock50Mhz 
    Info (332119):     0.215         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):     0.215         0.000 inst13 
    Info (332119):     0.215         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 17.717
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.717         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.789         0.000 clock50Mhz 
Info (332146): Worst-case removal slack is 0.586
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.586         0.000 clock50Mhz 
    Info (332119):     0.719         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clock50Mhz 
    Info (332119):     7.873         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.000         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    19.000         0.000 inst13 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 0.218 for "set_max_skew -from * -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.500 "
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 535 megabytes
    Info: Processing ended: Tue Feb 14 16:33:36 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


