{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418707883585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418707883589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 02:31:22 2014 " "Processing started: Tue Dec 16 02:31:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418707883589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418707883589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA-origins -c ULA-origins " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA-origins -c ULA-origins" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418707883589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1418707885947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file test_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_machine " "Found entity 1: test_machine" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418707886245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418707886245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine_of_destiny.v 0 0 " "Found 0 design units, including 0 entities, in source file machine_of_destiny.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418707886262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_1b " "Found entity 1: ula_1b" {  } { { "ula_1b.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/ula_1b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418707886283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418707886283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1b " "Found entity 1: adder_1b" {  } { { "adder_1b.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/adder_1b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418707886305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418707886305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1b " "Found entity 1: mux2_1b" {  } { { "mux2_1b.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/mux2_1b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418707886327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418707886327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1b " "Found entity 1: mux4_1b" {  } { { "mux4_1b.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/mux4_1b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418707886355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418707886355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file overflow_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_1b " "Found entity 1: overflow_1b" {  } { { "overflow_1b.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/overflow_1b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418707886375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418707886375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_overflow.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_overflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_overflow " "Found entity 1: ula_overflow" {  } { { "ula_overflow.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/ula_overflow.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418707886396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418707886396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_of_infinity.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_of_infinity.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_of_infinity " "Found entity 1: ula_of_infinity" {  } { { "ula_of_infinity.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/ula_of_infinity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418707886417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418707886417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_machine " "Elaborating entity \"test_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418707886599 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in test_machine.v(36) " "Verilog HDL Always Construct warning at test_machine.v(36): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418707886606 "|test_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in test_machine.v(38) " "Verilog HDL Always Construct warning at test_machine.v(38): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418707886607 "|test_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in test_machine.v(40) " "Verilog HDL Always Construct warning at test_machine.v(40): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418707886608 "|test_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wire_result test_machine.v(42) " "Verilog HDL Always Construct warning at test_machine.v(42): variable \"wire_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418707886608 "|test_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in test_machine.v(44) " "Verilog HDL Always Construct warning at test_machine.v(44): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418707886608 "|test_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_a test_machine.v(33) " "Verilog HDL Always Construct warning at test_machine.v(33): inferring latch(es) for variable \"reg_a\", which holds its previous value in one or more paths through the always construct" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418707886609 "|test_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_b test_machine.v(33) " "Verilog HDL Always Construct warning at test_machine.v(33): inferring latch(es) for variable \"reg_b\", which holds its previous value in one or more paths through the always construct" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418707886609 "|test_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_op test_machine.v(33) " "Verilog HDL Always Construct warning at test_machine.v(33): inferring latch(es) for variable \"reg_op\", which holds its previous value in one or more paths through the always construct" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418707886609 "|test_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result test_machine.v(33) " "Verilog HDL Always Construct warning at test_machine.v(33): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418707886609 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] test_machine.v(33) " "Inferred latch for \"result\[0\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886610 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] test_machine.v(33) " "Inferred latch for \"result\[1\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886610 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] test_machine.v(33) " "Inferred latch for \"result\[2\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886610 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] test_machine.v(33) " "Inferred latch for \"result\[3\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886610 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] test_machine.v(33) " "Inferred latch for \"result\[4\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886611 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] test_machine.v(33) " "Inferred latch for \"result\[5\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886611 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] test_machine.v(33) " "Inferred latch for \"result\[6\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886611 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] test_machine.v(33) " "Inferred latch for \"result\[7\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886611 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_op\[0\] test_machine.v(33) " "Inferred latch for \"reg_op\[0\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886612 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_op\[1\] test_machine.v(33) " "Inferred latch for \"reg_op\[1\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886612 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_op\[2\] test_machine.v(33) " "Inferred latch for \"reg_op\[2\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886612 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_op\[3\] test_machine.v(33) " "Inferred latch for \"reg_op\[3\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886613 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[0\] test_machine.v(33) " "Inferred latch for \"reg_b\[0\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886613 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[1\] test_machine.v(33) " "Inferred latch for \"reg_b\[1\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886613 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[2\] test_machine.v(33) " "Inferred latch for \"reg_b\[2\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886614 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[3\] test_machine.v(33) " "Inferred latch for \"reg_b\[3\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886614 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[4\] test_machine.v(33) " "Inferred latch for \"reg_b\[4\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886614 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[5\] test_machine.v(33) " "Inferred latch for \"reg_b\[5\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886614 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[6\] test_machine.v(33) " "Inferred latch for \"reg_b\[6\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886614 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[7\] test_machine.v(33) " "Inferred latch for \"reg_b\[7\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886615 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[0\] test_machine.v(33) " "Inferred latch for \"reg_a\[0\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886615 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[1\] test_machine.v(33) " "Inferred latch for \"reg_a\[1\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886615 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[2\] test_machine.v(33) " "Inferred latch for \"reg_a\[2\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886615 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[3\] test_machine.v(33) " "Inferred latch for \"reg_a\[3\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886616 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[4\] test_machine.v(33) " "Inferred latch for \"reg_a\[4\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886616 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[5\] test_machine.v(33) " "Inferred latch for \"reg_a\[5\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886616 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[6\] test_machine.v(33) " "Inferred latch for \"reg_a\[6\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886616 "|test_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[7\] test_machine.v(33) " "Inferred latch for \"reg_a\[7\]\" at test_machine.v(33)" {  } { { "test_machine.v" "" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418707886617 "|test_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_of_infinity ula_of_infinity:ula_of_destiny " "Elaborating entity \"ula_of_infinity\" for hierarchy \"ula_of_infinity:ula_of_destiny\"" {  } { { "test_machine.v" "ula_of_destiny" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/test_machine.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418707886628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_1b ula_of_infinity:ula_of_destiny\|ula_1b:ula0 " "Elaborating entity \"ula_1b\" for hierarchy \"ula_of_infinity:ula_of_destiny\|ula_1b:ula0\"" {  } { { "ula_of_infinity.v" "ula0" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/ula_of_infinity.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418707886641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1b ula_of_infinity:ula_of_destiny\|ula_1b:ula0\|mux2_1b:mux_ainvert " "Elaborating entity \"mux2_1b\" for hierarchy \"ula_of_infinity:ula_of_destiny\|ula_1b:ula0\|mux2_1b:mux_ainvert\"" {  } { { "ula_1b.v" "mux_ainvert" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/ula_1b.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418707886655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1b ula_of_infinity:ula_of_destiny\|ula_1b:ula0\|adder_1b:adder " "Elaborating entity \"adder_1b\" for hierarchy \"ula_of_infinity:ula_of_destiny\|ula_1b:ula0\|adder_1b:adder\"" {  } { { "ula_1b.v" "adder" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/ula_1b.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418707886677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1b ula_of_infinity:ula_of_destiny\|ula_1b:ula0\|mux4_1b:mux " "Elaborating entity \"mux4_1b\" for hierarchy \"ula_of_infinity:ula_of_destiny\|ula_1b:ula0\|mux4_1b:mux\"" {  } { { "ula_1b.v" "mux" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/ula_1b.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418707886699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_overflow ula_of_infinity:ula_of_destiny\|ula_overflow:ula7 " "Elaborating entity \"ula_overflow\" for hierarchy \"ula_of_infinity:ula_of_destiny\|ula_overflow:ula7\"" {  } { { "ula_of_infinity.v" "ula7" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/ula_of_infinity.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418707887148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow_1b ula_of_infinity:ula_of_destiny\|ula_overflow:ula7\|overflow_1b:overflow_origins " "Elaborating entity \"overflow_1b\" for hierarchy \"ula_of_infinity:ula_of_destiny\|ula_overflow:ula7\|overflow_1b:overflow_origins\"" {  } { { "ula_overflow.v" "overflow_origins" { Text "C:/Users/Luís/Documents/GitHub/ULA-origins/ULA-origins/ula_overflow.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418707887187 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418707889682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418707890645 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418707890645 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418707890834 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418707890834 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418707890834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418707890834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418707890943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 02:31:30 2014 " "Processing ended: Tue Dec 16 02:31:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418707890943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418707890943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418707890943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418707890943 ""}
