
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /usr/scratch/rsarkar30/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/usr/scratch/rsarkar30/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rsarkar30' on host 'chao-srv1.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Fri Apr 11 00:56:38 EDT 2025
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2'
Sourcing Tcl script 'hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset project 
INFO: [HLS 200-10] Creating and opening project '/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project'.
INFO: [HLS 200-1510] Running: set_top kernel 
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench.cpp 
INFO: [HLS 200-10] Adding test bench file 'testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../testbench.cpp in debug mode
   Compiling ../../../../kernel.cpp in debug mode
   Generating csim.exe
Skipping producer() in C simulation.
WARNING: Hls::stream 'hls::stream<int, 0>.1' is read while empty, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<bool, 0>.1' contains leftover data, which may result in RTL simulation hanging.
sum_out = 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.82 seconds. CPU system time: 0.37 seconds. Elapsed time: 1.4 seconds; current allocated memory: 243.211 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 243.398 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.23 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.58 seconds; current allocated memory: 244.974 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write_nb(int const&)' into 'producer(hls::stream<int, 0>&, hls::stream<bool, 0>&, int const*)' (kernel.cpp:11:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read_nb(bool&)' into 'producer(hls::stream<int, 0>&, hls::stream<bool, 0>&, int const*)' (kernel.cpp:13:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/usr/scratch/rsarkar30/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'consumer(hls::stream<int, 0>&, hls::stream<bool, 0>&, int*)' (kernel.cpp:20:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'consumer(hls::stream<int, 0>&, hls::stream<bool, 0>&, int*)' (kernel.cpp:25:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'kernel(int*, int const*)' (kernel.cpp:30:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::stream()' into 'kernel(int*, int const*)' (kernel.cpp:31:16)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.sl_i1i1s' into 'producer(hls::stream<int, 0>&, hls::stream<bool, 0>&, int const*) (.1)' (/usr/scratch/rsarkar30/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:164:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.86 seconds; current allocated memory: 246.089 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 246.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 247.460 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 246.964 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (kernel.cpp:10) in function 'producer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_1' (kernel.cpp:19) in function 'consumer' automatically.
WARNING: [HLS 200-805] An internal stream 'FIFO' (kernel.cpp:30) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'done_signal' (kernel.cpp:31) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'kernel' (kernel.cpp:28)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'kernel' (kernel.cpp:28), detected/extracted 2 process function(s): 
	 'producer'
	 'consumer'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 267.806 MB.
WARNING: [HLS 200-657] Generating channel done_signal that flows backwards in the dataflow region.
WARNING: [HLS 200-1449] Process consumer has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 289.258 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'producer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
WARNING: [HLS 200-880] The II Violation in module 'producer' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_write_ln10', kernel.cpp:10) of variable 'i', kernel.cpp:11 on local variable 'i' and 'load' operation ('i', kernel.cpp:12) on local variable 'i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 289.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 289.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'consumer_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 289.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 289.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'consumer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 290.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 290.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 290.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 290.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'producer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'producer' pipeline 'VITIS_LOOP_10_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'producer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 290.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'consumer_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'consumer_Pipeline_VITIS_LOOP_19_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 291.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'consumer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'consumer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 291.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/sum_out' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.206 MB.
INFO: [RTMG 210-285] Implementing FIFO 'FIFO_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'done_signal_U(kernel_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 294.292 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 297.371 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 305.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.55 seconds. CPU system time: 0.87 seconds. Elapsed time: 6.51 seconds; current allocated memory: 297.356 MB.
INFO: [HLS 200-1510] Running: cosim_design 
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/usr/scratch/rsarkar30/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling kernel.cpp_pre.cpp.tb.cpp
   Compiling testbench.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel.cpp
   Compiling apatb_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Skipping producer() in C simulation.
WARNING: Hls::stream 'hls::stream<int, 0>.1' is read while empty, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<bool, 0>.1' contains leftover data, which may result in RTL simulation hanging.
sum_out = 0
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /run/user/786957/crnch_xilinx_2021.1/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_kernel_top glbl -Oenable_linking_all_libraries -prj kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s kernel 
Multi-threading is on. Using 62 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    CPATH
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/AESL_automem_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/kernel_producer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_producer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/kernel_consumer_Pipeline_VITIS_LOOP_19_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_consumer_Pipeline_VITIS_LOOP_19_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/kernel_consumer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_consumer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/kernel_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/kernel_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/kernel_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fifo_w1_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_fifo_w1_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kernel_flow_control_loop_pipe
Compiling module xil_defaultlib.kernel_producer
Compiling module xil_defaultlib.kernel_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.kernel_consumer_Pipeline_VITIS_L...
Compiling module xil_defaultlib.kernel_consumer
Compiling module xil_defaultlib.kernel_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.kernel_fifo_w32_d2_S
Compiling module xil_defaultlib.kernel_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.kernel_fifo_w1_d2_S
Compiling module xil_defaultlib.kernel
Compiling module xil_defaultlib.AESL_automem_data
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kernel_top
Compiling module work.glbl
Built simulation snapshot kernel

****** Webtalk v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/xsim.dir/kernel/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 11 00:57:26 2025...

****** xsim v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kernel/xsim_script.tcl
# xsim {kernel} -autoloadwcfg -tclbatch {kernel.tcl}
Time resolution is 1 ps
source kernel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "113000"
// RTL Simulation : 1 / 1 [n/a] @ "20388000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 20417500 ps : File "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/01_fig3_ex2/project/solution1/sim/verilog/kernel.autotb.v" Line 347
## quit
INFO: [Common 17-206] Exiting xsim at Fri Apr 11 00:57:58 2025...
INFO: [COSIM 212-316] Starting C post checking ...
sum_out = 2051325
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 24.29 seconds. CPU system time: 3.59 seconds. Elapsed time: 66.69 seconds; current allocated memory: 302.184 MB.
INFO: [HLS 200-112] Total CPU user time: 33.61 seconds. Total CPU system time: 5.34 seconds. Total elapsed time: 80.99 seconds; peak allocated memory: 297.371 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Apr 11 00:57:59 2025...
