% ---------------------------------------------------------------------
% Journal article on the hardware property checking via software netlists.
%
%   - 14 pages maximum, including everything
%   - TCAD requires 30% new content.
%   - page charges apply
% ---------------------------------------------------------------------

% For final copy to IEEE
\documentclass[journal]{IEEEtran}

% For the initial submission
%\documentclass[journal,draftclsnofoot,onecolumn]{IEEEtran}

% ---------------------------------------------------------------------
% External packages - keep these minimal!
% ---------------------------------------------------------------------
\usepackage{graphicx}
\usepackage{import}
\usepackage{times}
\usepackage{microtype}
\usepackage{array}
\usepackage{graphicx,wrapfig}
\usepackage{cite}
\usepackage{tikz}
\usepackage{amsthm}
\usepackage{caption}
\usepackage{multirow}
\usetikzlibrary{plotmarks}
\usepackage{pgfplotstable}
\usepackage{pgfplots}
\usepackage{amsfonts}
\usepackage{amssymb}
\usepackage{amsmath}
\usepackage{stmaryrd}
%\usepackage{mathptm}
\usepackage{color}
\usepackage{listings}
\usepackage{verbatim}
\usepackage{comment}
\usepackage{psfrag}
\usepackage{epsfig}
\usepackage{wasysym} 
%\usepackage{subfigure}
\usepackage{paralist}
\usepackage[algo2e,linesnumbered,ruled,lined]{algorithm2e}
\usepackage{hyperref}
\usepackage[subnum]{cases}
\usepackage{colortbl}
\usepackage{booktabs}
\usepackage{dcolumn}
\newcolumntype{Y}{D..{5.2}}
\newcolumntype{R}{D..{2.2}}
\newcolumntype{"}{@{\hskip\tabcolsep\vrule width 1pt\hskip\tabcolsep}}
\makeatother

\newcommand{\tool}[1]{\textsc{#1}\xspace}
\newcommand{\cbmcv}{\tool{cbmc 5.0}}
\newcommand{\symex}{\tool{path-symex}}
\newcommand{\ebmc}{\tool{ebmc}}
\newcommand{\hector}{\tool{hector}}
\newcommand{\slec}{\tool{slec}}
\newcommand{\symexv}{\tool{path-symex 5.0}}
\newcommand{\ebmcv}{\tool{ebmc 4.2}}
\newcommand{\hwcbmcv}{\tool{hw-cbmc 5.0}}
\newcommand{\verifox}{\tool{verifox 0.5}}
\newcommand{\acdcl}{\tool{acdcl}}
\newcommand{\summarizer}{\tool{summarizer 1.0}}
%\newcommand{\v{2}c}{\tool{v2c 0.4}}
\newcommand{\ABC}{\tool{ABC}}
\newcommand{\yosys}{\tool{Yosys 0.5}}
\newcommand{\longversion}[1]{}

\newcommand{\Remote}[1]{}
%\newcommand{\mydef}[1]{\begin{definition}#1\end{definition}}
\theoremstyle{definition}
\newtheorem{definition}{Definition}
\newtheorem{example}{Example}
%\newtheorem{example}{Example}[section]
 

\newcommand{\rmcmt}[1]{{\color{magenta}{#1}}}%#1

\lstdefinestyle{base}{
  language=C,
  emptylines=1,
  breaklines=true,
  escapeinside={(*}{*)},
  basicstyle=\ttfamily\color{black},
  moredelim=**[is][\color{magenta}]{~}{~},
  %moredelim=**[is][\color{red}]{@}{@},
  moredelim=**[is][\color{blue}]{'}{'}
}


% Use millimetres as unit of length, of course.
% ---------------------------------------------------------------------
\setlength{\unitlength}{1mm}

% ---------------------------------------------------------------------
% Any macros we define will ultimately go here. Only absolutely 
% essential macros to be used!
% ---------------------------------------------------------------------
\input{symbols}

% ---------------------------------------------------------------------
% Start of document
% ---------------------------------------------------------------------
\begin{document}

% ---------------------------------------------------------------------
% Title, authors, abstract, keywords
% ---------------------------------------------------------------------
%\title{Moving beyond Bits and Words to Software for Formal Hardware Property Verification}
\title{Comparison of Precise and Abstraction-based tools for RTL verification} 

\author{Rajdeep Mukherjee, 
        Peter Schrammel,
        Daniel Kroening, 
        Tom Melham, \\
        Antoine M{\'i}ne and
        Eugene Goldberg
        \thanks{R. Mukherjee, D. Kroening and T. Melham are at 
                University of Oxford, Department of Computer Science,
                Wolfson Building, Parks Road,
                Oxford, OX1 3QD, England.}
        \thanks{P. Schrammel is at School of Informatics, University of Sussex, 
                Chichester 2 2R302, Sussex, UK}
        \thanks{E. Goldberg is at Diffblue Limited, Oxford, UK}
        \thanks{A. M{\'i}ne is at Engineering School, UPMC University, Paris}}
\markboth{IEEE Transactions on Computer-Aided Design of Integrated
          Circuits And Systems, Vol. XX, No. Y, Month 2004}%
         {Mukherjee et al.: Hardware Propety Verification using Software Analyzers}

% Create the title
\maketitle
% \IEEEpeerreviewmaketitle

\begin{abstract}
This paper experimentally evaluates formal verification of hardware design at 
Register Transfer Level (RTL) description by synthesizing the RTL design into 
two different netlist representations -- \emph{bit-level netlist} and 
\emph{software netlist}.  The bit-level netlist is expressed in AIGER format, 
whereas the software netlist is expressed in C language. 
% 
The type of netlist representation determines the applicability of 
the underlying decision procedures for verification task.
%
To this end, we classify verification techniques for the bit-level netlist 
and software netlist into two categories based on the underlying decision 
procedures used -- {\em precise} and {\em abstraction}.  Precise tools employ 
propositional SAT/SMT solvers for detecting counterexamples or generating
invariants. By contrast, abstraction-based tools use various convex and 
non-convex abstract domains employed by techniques such as Counterexample-guided 
Abstraction Refinement (CEGAR) and classical abstract interpretation. 
%
We present the application of various precise and abstraction-based verification 
tools for property verification of RTL circuits.  Experimental evaluation on a 
range of~34 RTL benchmarks suggest that the SAT-based bit-level hardware model
checker outperforms bit-level software analyzers. However, abstract interpretation 
with manual guidance is effective for finding complex bugs as well as proving 
unbounded safety of the software netlist designs generated from RTL circuits.  
\end{abstract}

\begin{IEEEkeywords}
Formal verification, Verilog RTL, ANSI-C, SAT, Abstract Interpretation, 
Symbolic Execution.
\end{IEEEkeywords}

% ---------------------------------------------------------------------
% Start of text.
% ---------------------------------------------------------------------
\input{intro}    % Motivation, vision, and contributions
\input{contribution}
\input{problem_statement}
\input{abstraction}
\input{v2c}      % The v2c tool
\input{methodology}
\input{equivalence} % Equivalence of Hardware and Software
\input{experiment}   
\input{related_work}
\input{concl}    % Conclusions

% ---------------------------------------------------------------------
% Un-numbered section of acknowledgments
% ---------------------------------------------------------------------

\section*{Acknowledgments}

% ---------------------------------------------------------------------
% Bibliography
% ---------------------------------------------------------------------

\bibliographystyle{IEEEtran}
\bibliography{biblio}

% ---------------------------------------------------------------------
% Biographies of authors.
% ---------------------------------------------------------------------

% \begin{IEEEbiography}{Rajdeep Mukherjee}
% \end{IEEEbiography}

% \begin{IEEEbiography}{Peter Schrammel}
% \end{IEEEbiography}

% \begin{IEEEbiography}{Tom Melham}
% \end{IEEEbiography}

% \begin{IEEEbiography}{Daniel Kroening}
% \end{IEEEbiography}

% \begin{IEEEbiography}{Michael Tautschnig}
% \end{IEEEbiography}

\end{document}


