;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* PWM */
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* Cpwm */
Cpwm__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Cpwm__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Cpwm__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Cpwm__CFG2_SRC_SEL_MASK EQU 0x07
Cpwm__INDEX EQU 0x01
Cpwm__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Cpwm__PM_ACT_MSK EQU 0x02
Cpwm__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Cpwm__PM_STBY_MSK EQU 0x02

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT2_PC0
Rx_1__0__PORT EQU 2
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT2_AG
Rx_1__AMUX EQU CYREG_PRT2_AMUX
Rx_1__BIE EQU CYREG_PRT2_BIE
Rx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_1__BYP EQU CYREG_PRT2_BYP
Rx_1__CTL EQU CYREG_PRT2_CTL
Rx_1__DM0 EQU CYREG_PRT2_DM0
Rx_1__DM1 EQU CYREG_PRT2_DM1
Rx_1__DM2 EQU CYREG_PRT2_DM2
Rx_1__DR EQU CYREG_PRT2_DR
Rx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 2
Rx_1__PRT EQU CYREG_PRT2_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_1__PS EQU CYREG_PRT2_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT2_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT2_PC1
Tx_1__0__PORT EQU 2
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT2_AG
Tx_1__AMUX EQU CYREG_PRT2_AMUX
Tx_1__BIE EQU CYREG_PRT2_BIE
Tx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_1__BYP EQU CYREG_PRT2_BYP
Tx_1__CTL EQU CYREG_PRT2_CTL
Tx_1__DM0 EQU CYREG_PRT2_DM0
Tx_1__DM1 EQU CYREG_PRT2_DM1
Tx_1__DM2 EQU CYREG_PRT2_DM2
Tx_1__DR EQU CYREG_PRT2_DR
Tx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 2
Tx_1__PRT EQU CYREG_PRT2_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_1__PS EQU CYREG_PRT2_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT2_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01

/* Clk_1k */
Clk_1k__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clk_1k__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clk_1k__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clk_1k__CFG2_SRC_SEL_MASK EQU 0x07
Clk_1k__INDEX EQU 0x02
Clk_1k__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_1k__PM_ACT_MSK EQU 0x04
Clk_1k__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_1k__PM_STBY_MSK EQU 0x04

/* Pin_E_R */
Pin_E_R__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_E_R__0__MASK EQU 0x08
Pin_E_R__0__PC EQU CYREG_PRT2_PC3
Pin_E_R__0__PORT EQU 2
Pin_E_R__0__SHIFT EQU 3
Pin_E_R__AG EQU CYREG_PRT2_AG
Pin_E_R__AMUX EQU CYREG_PRT2_AMUX
Pin_E_R__BIE EQU CYREG_PRT2_BIE
Pin_E_R__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_E_R__BYP EQU CYREG_PRT2_BYP
Pin_E_R__CTL EQU CYREG_PRT2_CTL
Pin_E_R__DM0 EQU CYREG_PRT2_DM0
Pin_E_R__DM1 EQU CYREG_PRT2_DM1
Pin_E_R__DM2 EQU CYREG_PRT2_DM2
Pin_E_R__DR EQU CYREG_PRT2_DR
Pin_E_R__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_E_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_E_R__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_E_R__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_E_R__MASK EQU 0x08
Pin_E_R__PORT EQU 2
Pin_E_R__PRT EQU CYREG_PRT2_PRT
Pin_E_R__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_E_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_E_R__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_E_R__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_E_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_E_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_E_R__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_E_R__PS EQU CYREG_PRT2_PS
Pin_E_R__SHIFT EQU 3
Pin_E_R__SLW EQU CYREG_PRT2_SLW

/* Pin_E_Y */
Pin_E_Y__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_E_Y__0__MASK EQU 0x04
Pin_E_Y__0__PC EQU CYREG_PRT2_PC2
Pin_E_Y__0__PORT EQU 2
Pin_E_Y__0__SHIFT EQU 2
Pin_E_Y__AG EQU CYREG_PRT2_AG
Pin_E_Y__AMUX EQU CYREG_PRT2_AMUX
Pin_E_Y__BIE EQU CYREG_PRT2_BIE
Pin_E_Y__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_E_Y__BYP EQU CYREG_PRT2_BYP
Pin_E_Y__CTL EQU CYREG_PRT2_CTL
Pin_E_Y__DM0 EQU CYREG_PRT2_DM0
Pin_E_Y__DM1 EQU CYREG_PRT2_DM1
Pin_E_Y__DM2 EQU CYREG_PRT2_DM2
Pin_E_Y__DR EQU CYREG_PRT2_DR
Pin_E_Y__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_E_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_E_Y__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_E_Y__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_E_Y__MASK EQU 0x04
Pin_E_Y__PORT EQU 2
Pin_E_Y__PRT EQU CYREG_PRT2_PRT
Pin_E_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_E_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_E_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_E_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_E_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_E_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_E_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_E_Y__PS EQU CYREG_PRT2_PS
Pin_E_Y__SHIFT EQU 2
Pin_E_Y__SLW EQU CYREG_PRT2_SLW

/* Pin_N_G */
Pin_N_G__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
Pin_N_G__0__MASK EQU 0x08
Pin_N_G__0__PC EQU CYREG_PRT6_PC3
Pin_N_G__0__PORT EQU 6
Pin_N_G__0__SHIFT EQU 3
Pin_N_G__AG EQU CYREG_PRT6_AG
Pin_N_G__AMUX EQU CYREG_PRT6_AMUX
Pin_N_G__BIE EQU CYREG_PRT6_BIE
Pin_N_G__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_N_G__BYP EQU CYREG_PRT6_BYP
Pin_N_G__CTL EQU CYREG_PRT6_CTL
Pin_N_G__DM0 EQU CYREG_PRT6_DM0
Pin_N_G__DM1 EQU CYREG_PRT6_DM1
Pin_N_G__DM2 EQU CYREG_PRT6_DM2
Pin_N_G__DR EQU CYREG_PRT6_DR
Pin_N_G__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_N_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_N_G__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_N_G__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_N_G__MASK EQU 0x08
Pin_N_G__PORT EQU 6
Pin_N_G__PRT EQU CYREG_PRT6_PRT
Pin_N_G__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_N_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_N_G__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_N_G__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_N_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_N_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_N_G__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_N_G__PS EQU CYREG_PRT6_PS
Pin_N_G__SHIFT EQU 3
Pin_N_G__SLW EQU CYREG_PRT6_SLW

/* Pin_N_R */
Pin_N_R__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_N_R__0__MASK EQU 0x80
Pin_N_R__0__PC EQU CYREG_PRT2_PC7
Pin_N_R__0__PORT EQU 2
Pin_N_R__0__SHIFT EQU 7
Pin_N_R__AG EQU CYREG_PRT2_AG
Pin_N_R__AMUX EQU CYREG_PRT2_AMUX
Pin_N_R__BIE EQU CYREG_PRT2_BIE
Pin_N_R__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_N_R__BYP EQU CYREG_PRT2_BYP
Pin_N_R__CTL EQU CYREG_PRT2_CTL
Pin_N_R__DM0 EQU CYREG_PRT2_DM0
Pin_N_R__DM1 EQU CYREG_PRT2_DM1
Pin_N_R__DM2 EQU CYREG_PRT2_DM2
Pin_N_R__DR EQU CYREG_PRT2_DR
Pin_N_R__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_N_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_N_R__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_N_R__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_N_R__MASK EQU 0x80
Pin_N_R__PORT EQU 2
Pin_N_R__PRT EQU CYREG_PRT2_PRT
Pin_N_R__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_N_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_N_R__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_N_R__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_N_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_N_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_N_R__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_N_R__PS EQU CYREG_PRT2_PS
Pin_N_R__SHIFT EQU 7
Pin_N_R__SLW EQU CYREG_PRT2_SLW

/* Pin_N_Y */
Pin_N_Y__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
Pin_N_Y__0__MASK EQU 0x04
Pin_N_Y__0__PC EQU CYREG_PRT6_PC2
Pin_N_Y__0__PORT EQU 6
Pin_N_Y__0__SHIFT EQU 2
Pin_N_Y__AG EQU CYREG_PRT6_AG
Pin_N_Y__AMUX EQU CYREG_PRT6_AMUX
Pin_N_Y__BIE EQU CYREG_PRT6_BIE
Pin_N_Y__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_N_Y__BYP EQU CYREG_PRT6_BYP
Pin_N_Y__CTL EQU CYREG_PRT6_CTL
Pin_N_Y__DM0 EQU CYREG_PRT6_DM0
Pin_N_Y__DM1 EQU CYREG_PRT6_DM1
Pin_N_Y__DM2 EQU CYREG_PRT6_DM2
Pin_N_Y__DR EQU CYREG_PRT6_DR
Pin_N_Y__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_N_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_N_Y__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_N_Y__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_N_Y__MASK EQU 0x04
Pin_N_Y__PORT EQU 6
Pin_N_Y__PRT EQU CYREG_PRT6_PRT
Pin_N_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_N_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_N_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_N_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_N_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_N_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_N_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_N_Y__PS EQU CYREG_PRT6_PS
Pin_N_Y__SHIFT EQU 2
Pin_N_Y__SLW EQU CYREG_PRT6_SLW

/* Pin_S_G */
Pin_S_G__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_S_G__0__MASK EQU 0x10
Pin_S_G__0__PC EQU CYREG_PRT2_PC4
Pin_S_G__0__PORT EQU 2
Pin_S_G__0__SHIFT EQU 4
Pin_S_G__AG EQU CYREG_PRT2_AG
Pin_S_G__AMUX EQU CYREG_PRT2_AMUX
Pin_S_G__BIE EQU CYREG_PRT2_BIE
Pin_S_G__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_S_G__BYP EQU CYREG_PRT2_BYP
Pin_S_G__CTL EQU CYREG_PRT2_CTL
Pin_S_G__DM0 EQU CYREG_PRT2_DM0
Pin_S_G__DM1 EQU CYREG_PRT2_DM1
Pin_S_G__DM2 EQU CYREG_PRT2_DM2
Pin_S_G__DR EQU CYREG_PRT2_DR
Pin_S_G__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_S_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_S_G__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_S_G__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_S_G__MASK EQU 0x10
Pin_S_G__PORT EQU 2
Pin_S_G__PRT EQU CYREG_PRT2_PRT
Pin_S_G__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_S_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_S_G__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_S_G__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_S_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_S_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_S_G__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_S_G__PS EQU CYREG_PRT2_PS
Pin_S_G__SHIFT EQU 4
Pin_S_G__SLW EQU CYREG_PRT2_SLW

/* Pin_S_R */
Pin_S_R__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_S_R__0__MASK EQU 0x40
Pin_S_R__0__PC EQU CYREG_PRT2_PC6
Pin_S_R__0__PORT EQU 2
Pin_S_R__0__SHIFT EQU 6
Pin_S_R__AG EQU CYREG_PRT2_AG
Pin_S_R__AMUX EQU CYREG_PRT2_AMUX
Pin_S_R__BIE EQU CYREG_PRT2_BIE
Pin_S_R__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_S_R__BYP EQU CYREG_PRT2_BYP
Pin_S_R__CTL EQU CYREG_PRT2_CTL
Pin_S_R__DM0 EQU CYREG_PRT2_DM0
Pin_S_R__DM1 EQU CYREG_PRT2_DM1
Pin_S_R__DM2 EQU CYREG_PRT2_DM2
Pin_S_R__DR EQU CYREG_PRT2_DR
Pin_S_R__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_S_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_S_R__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_S_R__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_S_R__MASK EQU 0x40
Pin_S_R__PORT EQU 2
Pin_S_R__PRT EQU CYREG_PRT2_PRT
Pin_S_R__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_S_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_S_R__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_S_R__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_S_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_S_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_S_R__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_S_R__PS EQU CYREG_PRT2_PS
Pin_S_R__SHIFT EQU 6
Pin_S_R__SLW EQU CYREG_PRT2_SLW

/* Pin_S_Y */
Pin_S_Y__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_S_Y__0__MASK EQU 0x20
Pin_S_Y__0__PC EQU CYREG_PRT2_PC5
Pin_S_Y__0__PORT EQU 2
Pin_S_Y__0__SHIFT EQU 5
Pin_S_Y__AG EQU CYREG_PRT2_AG
Pin_S_Y__AMUX EQU CYREG_PRT2_AMUX
Pin_S_Y__BIE EQU CYREG_PRT2_BIE
Pin_S_Y__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_S_Y__BYP EQU CYREG_PRT2_BYP
Pin_S_Y__CTL EQU CYREG_PRT2_CTL
Pin_S_Y__DM0 EQU CYREG_PRT2_DM0
Pin_S_Y__DM1 EQU CYREG_PRT2_DM1
Pin_S_Y__DM2 EQU CYREG_PRT2_DM2
Pin_S_Y__DR EQU CYREG_PRT2_DR
Pin_S_Y__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_S_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_S_Y__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_S_Y__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_S_Y__MASK EQU 0x20
Pin_S_Y__PORT EQU 2
Pin_S_Y__PRT EQU CYREG_PRT2_PRT
Pin_S_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_S_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_S_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_S_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_S_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_S_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_S_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_S_Y__PS EQU CYREG_PRT2_PS
Pin_S_Y__SHIFT EQU 5
Pin_S_Y__SLW EQU CYREG_PRT2_SLW

/* Pin_W_G */
Pin_W_G__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Pin_W_G__0__MASK EQU 0x10
Pin_W_G__0__PC EQU CYREG_PRT12_PC4
Pin_W_G__0__PORT EQU 12
Pin_W_G__0__SHIFT EQU 4
Pin_W_G__AG EQU CYREG_PRT12_AG
Pin_W_G__BIE EQU CYREG_PRT12_BIE
Pin_W_G__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_W_G__BYP EQU CYREG_PRT12_BYP
Pin_W_G__DM0 EQU CYREG_PRT12_DM0
Pin_W_G__DM1 EQU CYREG_PRT12_DM1
Pin_W_G__DM2 EQU CYREG_PRT12_DM2
Pin_W_G__DR EQU CYREG_PRT12_DR
Pin_W_G__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_W_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_W_G__MASK EQU 0x10
Pin_W_G__PORT EQU 12
Pin_W_G__PRT EQU CYREG_PRT12_PRT
Pin_W_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_W_G__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_W_G__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_W_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_W_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_W_G__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_W_G__PS EQU CYREG_PRT12_PS
Pin_W_G__SHIFT EQU 4
Pin_W_G__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_W_G__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_W_G__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_W_G__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_W_G__SLW EQU CYREG_PRT12_SLW

/* Pin_W_R */
Pin_W_R__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
Pin_W_R__0__MASK EQU 0x10
Pin_W_R__0__PC EQU CYREG_PRT6_PC4
Pin_W_R__0__PORT EQU 6
Pin_W_R__0__SHIFT EQU 4
Pin_W_R__AG EQU CYREG_PRT6_AG
Pin_W_R__AMUX EQU CYREG_PRT6_AMUX
Pin_W_R__BIE EQU CYREG_PRT6_BIE
Pin_W_R__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_W_R__BYP EQU CYREG_PRT6_BYP
Pin_W_R__CTL EQU CYREG_PRT6_CTL
Pin_W_R__DM0 EQU CYREG_PRT6_DM0
Pin_W_R__DM1 EQU CYREG_PRT6_DM1
Pin_W_R__DM2 EQU CYREG_PRT6_DM2
Pin_W_R__DR EQU CYREG_PRT6_DR
Pin_W_R__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_W_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_W_R__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_W_R__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_W_R__MASK EQU 0x10
Pin_W_R__PORT EQU 6
Pin_W_R__PRT EQU CYREG_PRT6_PRT
Pin_W_R__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_W_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_W_R__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_W_R__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_W_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_W_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_W_R__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_W_R__PS EQU CYREG_PRT6_PS
Pin_W_R__SHIFT EQU 4
Pin_W_R__SLW EQU CYREG_PRT6_SLW

/* Pin_W_Y */
Pin_W_Y__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Pin_W_Y__0__MASK EQU 0x20
Pin_W_Y__0__PC EQU CYREG_PRT12_PC5
Pin_W_Y__0__PORT EQU 12
Pin_W_Y__0__SHIFT EQU 5
Pin_W_Y__AG EQU CYREG_PRT12_AG
Pin_W_Y__BIE EQU CYREG_PRT12_BIE
Pin_W_Y__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_W_Y__BYP EQU CYREG_PRT12_BYP
Pin_W_Y__DM0 EQU CYREG_PRT12_DM0
Pin_W_Y__DM1 EQU CYREG_PRT12_DM1
Pin_W_Y__DM2 EQU CYREG_PRT12_DM2
Pin_W_Y__DR EQU CYREG_PRT12_DR
Pin_W_Y__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_W_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_W_Y__MASK EQU 0x20
Pin_W_Y__PORT EQU 12
Pin_W_Y__PRT EQU CYREG_PRT12_PRT
Pin_W_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_W_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_W_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_W_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_W_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_W_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_W_Y__PS EQU CYREG_PRT12_PS
Pin_W_Y__SHIFT EQU 5
Pin_W_Y__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_W_Y__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_W_Y__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_W_Y__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_W_Y__SLW EQU CYREG_PRT12_SLW

/* isr_Clk */
isr_Clk__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Clk__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Clk__INTC_MASK EQU 0x01
isr_Clk__INTC_NUMBER EQU 0
isr_Clk__INTC_PRIOR_NUM EQU 7
isr_Clk__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_Clk__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Clk__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_CWEW */
Pin_CWEW__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Pin_CWEW__0__MASK EQU 0x20
Pin_CWEW__0__PC EQU CYREG_PRT6_PC5
Pin_CWEW__0__PORT EQU 6
Pin_CWEW__0__SHIFT EQU 5
Pin_CWEW__AG EQU CYREG_PRT6_AG
Pin_CWEW__AMUX EQU CYREG_PRT6_AMUX
Pin_CWEW__BIE EQU CYREG_PRT6_BIE
Pin_CWEW__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_CWEW__BYP EQU CYREG_PRT6_BYP
Pin_CWEW__CTL EQU CYREG_PRT6_CTL
Pin_CWEW__DM0 EQU CYREG_PRT6_DM0
Pin_CWEW__DM1 EQU CYREG_PRT6_DM1
Pin_CWEW__DM2 EQU CYREG_PRT6_DM2
Pin_CWEW__DR EQU CYREG_PRT6_DR
Pin_CWEW__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_CWEW__INTSTAT EQU CYREG_PICU6_INTSTAT
Pin_CWEW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_CWEW__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_CWEW__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_CWEW__MASK EQU 0x20
Pin_CWEW__PORT EQU 6
Pin_CWEW__PRT EQU CYREG_PRT6_PRT
Pin_CWEW__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_CWEW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_CWEW__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_CWEW__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_CWEW__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_CWEW__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_CWEW__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_CWEW__PS EQU CYREG_PRT6_PS
Pin_CWEW__SHIFT EQU 5
Pin_CWEW__SLW EQU CYREG_PRT6_SLW
Pin_CWEW__SNAP EQU CYREG_PICU6_SNAP

/* Pin_E_CW */
Pin_E_CW__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Pin_E_CW__0__MASK EQU 0x20
Pin_E_CW__0__PC EQU CYREG_IO_PC_PRT15_PC5
Pin_E_CW__0__PORT EQU 15
Pin_E_CW__0__SHIFT EQU 5
Pin_E_CW__AG EQU CYREG_PRT15_AG
Pin_E_CW__AMUX EQU CYREG_PRT15_AMUX
Pin_E_CW__BIE EQU CYREG_PRT15_BIE
Pin_E_CW__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_E_CW__BYP EQU CYREG_PRT15_BYP
Pin_E_CW__CTL EQU CYREG_PRT15_CTL
Pin_E_CW__DM0 EQU CYREG_PRT15_DM0
Pin_E_CW__DM1 EQU CYREG_PRT15_DM1
Pin_E_CW__DM2 EQU CYREG_PRT15_DM2
Pin_E_CW__DR EQU CYREG_PRT15_DR
Pin_E_CW__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_E_CW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_E_CW__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_E_CW__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_E_CW__MASK EQU 0x20
Pin_E_CW__PORT EQU 15
Pin_E_CW__PRT EQU CYREG_PRT15_PRT
Pin_E_CW__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_E_CW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_E_CW__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_E_CW__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_E_CW__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_E_CW__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_E_CW__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_E_CW__PS EQU CYREG_PRT15_PS
Pin_E_CW__SHIFT EQU 5
Pin_E_CW__SLW EQU CYREG_PRT15_SLW

/* Pin_S_CW */
Pin_S_CW__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Pin_S_CW__0__MASK EQU 0x10
Pin_S_CW__0__PC EQU CYREG_IO_PC_PRT15_PC4
Pin_S_CW__0__PORT EQU 15
Pin_S_CW__0__SHIFT EQU 4
Pin_S_CW__AG EQU CYREG_PRT15_AG
Pin_S_CW__AMUX EQU CYREG_PRT15_AMUX
Pin_S_CW__BIE EQU CYREG_PRT15_BIE
Pin_S_CW__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_S_CW__BYP EQU CYREG_PRT15_BYP
Pin_S_CW__CTL EQU CYREG_PRT15_CTL
Pin_S_CW__DM0 EQU CYREG_PRT15_DM0
Pin_S_CW__DM1 EQU CYREG_PRT15_DM1
Pin_S_CW__DM2 EQU CYREG_PRT15_DM2
Pin_S_CW__DR EQU CYREG_PRT15_DR
Pin_S_CW__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_S_CW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_S_CW__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_S_CW__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_S_CW__MASK EQU 0x10
Pin_S_CW__PORT EQU 15
Pin_S_CW__PRT EQU CYREG_PRT15_PRT
Pin_S_CW__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_S_CW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_S_CW__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_S_CW__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_S_CW__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_S_CW__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_S_CW__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_S_CW__PS EQU CYREG_PRT15_PS
Pin_S_CW__SHIFT EQU 4
Pin_S_CW__SLW EQU CYREG_PRT15_SLW

/* Pin_VDEW */
Pin_VDEW__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Pin_VDEW__0__MASK EQU 0x01
Pin_VDEW__0__PC EQU CYREG_PRT6_PC0
Pin_VDEW__0__PORT EQU 6
Pin_VDEW__0__SHIFT EQU 0
Pin_VDEW__AG EQU CYREG_PRT6_AG
Pin_VDEW__AMUX EQU CYREG_PRT6_AMUX
Pin_VDEW__BIE EQU CYREG_PRT6_BIE
Pin_VDEW__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_VDEW__BYP EQU CYREG_PRT6_BYP
Pin_VDEW__CTL EQU CYREG_PRT6_CTL
Pin_VDEW__DM0 EQU CYREG_PRT6_DM0
Pin_VDEW__DM1 EQU CYREG_PRT6_DM1
Pin_VDEW__DM2 EQU CYREG_PRT6_DM2
Pin_VDEW__DR EQU CYREG_PRT6_DR
Pin_VDEW__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_VDEW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_VDEW__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_VDEW__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_VDEW__MASK EQU 0x01
Pin_VDEW__PORT EQU 6
Pin_VDEW__PRT EQU CYREG_PRT6_PRT
Pin_VDEW__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_VDEW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_VDEW__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_VDEW__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_VDEW__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_VDEW__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_VDEW__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_VDEW__PS EQU CYREG_PRT6_PS
Pin_VDEW__SHIFT EQU 0
Pin_VDEW__SLW EQU CYREG_PRT6_SLW

/* Pin_VDNS */
Pin_VDNS__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
Pin_VDNS__0__MASK EQU 0x02
Pin_VDNS__0__PC EQU CYREG_PRT6_PC1
Pin_VDNS__0__PORT EQU 6
Pin_VDNS__0__SHIFT EQU 1
Pin_VDNS__AG EQU CYREG_PRT6_AG
Pin_VDNS__AMUX EQU CYREG_PRT6_AMUX
Pin_VDNS__BIE EQU CYREG_PRT6_BIE
Pin_VDNS__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_VDNS__BYP EQU CYREG_PRT6_BYP
Pin_VDNS__CTL EQU CYREG_PRT6_CTL
Pin_VDNS__DM0 EQU CYREG_PRT6_DM0
Pin_VDNS__DM1 EQU CYREG_PRT6_DM1
Pin_VDNS__DM2 EQU CYREG_PRT6_DM2
Pin_VDNS__DR EQU CYREG_PRT6_DR
Pin_VDNS__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_VDNS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_VDNS__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_VDNS__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_VDNS__MASK EQU 0x02
Pin_VDNS__PORT EQU 6
Pin_VDNS__PRT EQU CYREG_PRT6_PRT
Pin_VDNS__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_VDNS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_VDNS__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_VDNS__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_VDNS__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_VDNS__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_VDNS__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_VDNS__PS EQU CYREG_PRT6_PS
Pin_VDNS__SHIFT EQU 1
Pin_VDNS__SLW EQU CYREG_PRT6_SLW

/* isr_CWEW */
isr_CWEW__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_CWEW__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_CWEW__INTC_MASK EQU 0x400
isr_CWEW__INTC_NUMBER EQU 10
isr_CWEW__INTC_PRIOR_NUM EQU 7
isr_CWEW__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
isr_CWEW__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_CWEW__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_UART_RX */
isr_UART_RX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_RX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_RX__INTC_MASK EQU 0x02
isr_UART_RX__INTC_NUMBER EQU 1
isr_UART_RX__INTC_PRIOR_NUM EQU 7
isr_UART_RX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_UART_RX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_RX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
