
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112456                       # Number of seconds simulated
sim_ticks                                112456171356                       # Number of ticks simulated
final_tick                               642093888666                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148000                       # Simulator instruction rate (inst/s)
host_op_rate                                   187132                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7526861                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898676                       # Number of bytes of host memory used
host_seconds                                 14940.65                       # Real time elapsed on the host
sim_insts                                  2211211806                       # Number of instructions simulated
sim_ops                                    2795869836                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12271488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5355264                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17629824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2076672                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2076672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        95871                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        41838                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                137733                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16224                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16224                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    109122406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47620899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               156770623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18466501                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18466501                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18466501                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    109122406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47620899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              175237124                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               269679069                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21374756                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17408514                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906164                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8395638                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8095831                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230404                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86286                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192941439                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120264215                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21374756                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10326235                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25417395                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5672342                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      19163798                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11799366                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    241260612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.603005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.960060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       215843217     89.46%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722982      1.13%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133566      0.88%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2294091      0.95%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1956940      0.81%     93.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1088858      0.45%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          745690      0.31%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1939271      0.80%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12535997      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    241260612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.079260                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.445953                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190671208                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     21471346                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25274493                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       112110                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3731451                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3645065                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6529                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145214702                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51711                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3731451                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190931529                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       17941040                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2404128                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25130121                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1122331                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144993982                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2690                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        427433                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       561097                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9689                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202878824                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675737153                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675737153                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34428118                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32688                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16608                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3608593                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13954650                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7842899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       292457                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1747224                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144478257                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32687                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137165198                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        76142                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20023584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41315694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          527                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    241260612                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568535                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.277120                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    183403044     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24388991     10.11%     86.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12306619      5.10%     91.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7983645      3.31%     94.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6580378      2.73%     97.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2581687      1.07%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3185067      1.32%     99.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       777763      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53418      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    241260612                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961714     75.29%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145959     11.43%     86.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169624     13.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113730211     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007381      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13607826      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803700      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137165198                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.508624                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277297                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009312                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    516944447                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164535252                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133359399                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138442495                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       145900                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1803050                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          724                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       133333                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          548                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3731451                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       17156494                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       322665                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144510944                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          453                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13954650                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7842899                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16607                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        251661                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12535                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          724                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1133221                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2198457                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134580622                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13479170                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584576                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21282148                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19212289                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802978                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.499040                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133361122                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133359399                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79206507                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213459279                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.494511                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371061                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22055890                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927280                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    237529161                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515585                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367205                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    187802926     79.07%     79.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23297959      9.81%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10796751      4.55%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4813462      2.03%     95.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3649219      1.54%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543299      0.65%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1540226      0.65%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1102763      0.46%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2982556      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    237529161                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2982556                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           379068858                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292776021                       # The number of ROB writes
system.switch_cpus0.timesIdled                2850963                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28418457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.696791                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.696791                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.370811                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.370811                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608403675                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183756283                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137871086                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               269679069                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23269905                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18866278                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2143234                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9498297                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8813223                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2526984                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       101506                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201572983                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129719620                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23269905                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11340207                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28557200                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6539980                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6632280                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12457230                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2140720                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    241131590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.660915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.018790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       212574390     88.16%     88.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1989104      0.82%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3611090      1.50%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3344544      1.39%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2125295      0.88%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1747333      0.72%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1000318      0.41%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1033275      0.43%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13706241      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    241131590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086287                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.481015                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       199504537                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8719298                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28488108                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        50740                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4368902                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4039028                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159262807                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1289                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4368902                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200016598                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1527602                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6005110                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27996391                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1216982                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     159127305                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        214964                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       517543                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    225700292                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    741232819                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    741232819                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    185734948                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39965344                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36574                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18286                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4459157                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15033042                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7770920                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        89097                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1723161                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         158088843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36572                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149258113                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       126638                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23893247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     50328755                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    241131590                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.618990                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.293614                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    176774280     73.31%     73.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     27241721     11.30%     84.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14647779      6.07%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7433554      3.08%     93.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8849911      3.67%     97.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2869917      1.19%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2685138      1.11%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       474205      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       155085      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    241131590                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         451007     59.56%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        157120     20.75%     80.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       149150     19.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125517126     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2140487      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18288      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13836096      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7746116      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149258113                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553466                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             757277                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005074                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    540531731                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182018890                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146032079                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150015390                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       291758                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2924955                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       100524                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4368902                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1088108                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       125557                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    158125415                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15033042                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7770920                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18286                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        107592                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1143501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1194821                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2338322                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147107468                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13348972                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2150645                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21094906                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20766885                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7745934                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.545491                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146032116                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146032079                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84270286                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        234752199                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.541503                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358975                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108171602                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    133190959                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24934813                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2170438                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    236762688                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.562550                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.362272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    180671728     76.31%     76.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25823606     10.91%     87.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     13391961      5.66%     92.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4301850      1.82%     94.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5912739      2.50%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1983803      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1146785      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1014528      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2515688      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    236762688                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108171602                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     133190959                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19778483                       # Number of memory references committed
system.switch_cpus1.commit.loads             12108087                       # Number of loads committed
system.switch_cpus1.commit.membars              18286                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19224742                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119994764                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2747055                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2515688                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           392372772                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          320620483                       # The number of ROB writes
system.switch_cpus1.timesIdled                3129023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28547479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108171602                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            133190959                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108171602                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.493067                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.493067                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.401112                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.401112                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       661634496                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      204363262                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146945788                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36572                       # number of misc regfile writes
system.l20.replacements                        103763                       # number of replacements
system.l20.tagsinuse                               64                       # Cycle average of tags in use
system.l20.total_refs                             271                       # Total number of references to valid blocks.
system.l20.sampled_refs                        103827                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.002610                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.964341                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.007260                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    59.008261                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.020138                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.077568                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000113                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.922004                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000315                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          269                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    269                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7884                       # number of Writeback hits
system.l20.Writeback_hits::total                 7884                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          269                       # number of demand (read+write) hits
system.l20.demand_hits::total                     269                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          269                       # number of overall hits
system.l20.overall_hits::total                    269                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        95871                       # number of ReadReq misses
system.l20.ReadReq_misses::total                95881                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        95871                       # number of demand (read+write) misses
system.l20.demand_misses::total                 95881                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        95871                       # number of overall misses
system.l20.overall_misses::total                95881                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1703516                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  20321150360                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    20322853876                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1703516                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  20321150360                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     20322853876                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1703516                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  20321150360                       # number of overall miss cycles
system.l20.overall_miss_latency::total    20322853876                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96140                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96150                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7884                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7884                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96140                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96150                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96140                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96150                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.997202                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.997202                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.997202                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.997202                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.997202                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.997202                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 170351.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 211963.475504                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 211959.135553                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 170351.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 211963.475504                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 211959.135553                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 170351.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 211963.475504                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 211959.135553                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7616                       # number of writebacks
system.l20.writebacks::total                     7616                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        95871                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           95881                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        95871                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            95881                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        95871                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           95881                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1104404                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  14574399410                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  14575503814                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1104404                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  14574399410                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  14575503814                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1104404                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  14574399410                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  14575503814                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.997202                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.997202                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.997202                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.997202                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.997202                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.997202                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110440.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 152020.938657                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 152016.601975                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 110440.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 152020.938657                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 152016.601975                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 110440.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 152020.938657                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 152016.601975                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         50814                       # number of replacements
system.l21.tagsinuse                               64                       # Cycle average of tags in use
system.l21.total_refs                             360                       # Total number of references to valid blocks.
system.l21.sampled_refs                         50878                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.007076                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.663458                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.016904                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    52.293779                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.025859                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.182242                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000264                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.817090                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000404                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          355                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    355                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8962                       # number of Writeback hits
system.l21.Writeback_hits::total                 8962                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          355                       # number of demand (read+write) hits
system.l21.demand_hits::total                     355                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          355                       # number of overall hits
system.l21.overall_hits::total                    355                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        41838                       # number of ReadReq misses
system.l21.ReadReq_misses::total                41852                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        41838                       # number of demand (read+write) misses
system.l21.demand_misses::total                 41852                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        41838                       # number of overall misses
system.l21.overall_misses::total                41852                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2581812                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   8540220678                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     8542802490                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2581812                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   8540220678                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      8542802490                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2581812                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   8540220678                       # number of overall miss cycles
system.l21.overall_miss_latency::total     8542802490                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        42193                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              42207                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8962                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8962                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        42193                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               42207                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        42193                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              42207                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.991586                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.991589                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.991586                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.991589                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.991586                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.991589                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 184415.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204125.930446                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204119.336949                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 184415.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204125.930446                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204119.336949                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 184415.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204125.930446                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204119.336949                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8608                       # number of writebacks
system.l21.writebacks::total                     8608                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        41838                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           41852                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        41838                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            41852                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        41838                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           41852                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1737718                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6022239146                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6023976864                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1737718                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6022239146                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6023976864                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1737718                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6022239146                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6023976864                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.991586                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.991589                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.991586                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.991589                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.991586                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.991589                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124122.714286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143941.850614                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143935.220874                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 124122.714286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143941.850614                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143935.220874                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 124122.714286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143941.850614                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143935.220874                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.996591                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011807006                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849738.585009                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.996591                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016020                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876597                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11799356                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11799356                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11799356                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11799356                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11799356                       # number of overall hits
system.cpu0.icache.overall_hits::total       11799356                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1891516                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1891516                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1891516                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1891516                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1891516                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1891516                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11799366                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11799366                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11799366                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11799366                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11799366                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11799366                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 189151.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 189151.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 189151.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 189151.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 189151.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 189151.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1786516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1786516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1786516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1786516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1786516                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1786516                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178651.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178651.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96140                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190963364                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96396                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1981.029960                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.615786                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.384214                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916468                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083532                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10379145                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10379145                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677217                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677217                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16429                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16429                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18056362                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18056362                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18056362                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18056362                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402557                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402557                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402652                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402652                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402652                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402652                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  87912119861                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  87912119861                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12029589                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12029589                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  87924149450                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  87924149450                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  87924149450                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  87924149450                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10781702                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10781702                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18459014                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18459014                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18459014                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18459014                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037337                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037337                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021813                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021813                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021813                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021813                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 218384.278154                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 218384.278154                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 126627.252632                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 126627.252632                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 218362.629392                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 218362.629392                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 218362.629392                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 218362.629392                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7884                       # number of writebacks
system.cpu0.dcache.writebacks::total             7884                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306417                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306417                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306512                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306512                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306512                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306512                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96140                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96140                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96140                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96140                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96140                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96140                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  21139283512                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  21139283512                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  21139283512                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  21139283512                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  21139283512                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21139283512                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008917                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008917                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005208                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005208                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005208                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005208                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219880.211275                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219880.211275                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 219880.211275                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 219880.211275                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 219880.211275                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 219880.211275                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996985                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015505067                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2193315.479482                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996985                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12457215                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12457215                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12457215                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12457215                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12457215                       # number of overall hits
system.cpu1.icache.overall_hits::total       12457215                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2999087                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2999087                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2999087                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2999087                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2999087                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2999087                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12457230                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12457230                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12457230                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12457230                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12457230                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12457230                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 199939.133333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 199939.133333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 199939.133333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 199939.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 199939.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 199939.133333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2698012                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2698012                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2698012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2698012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2698012                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2698012                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 192715.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 192715.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 192715.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 192715.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 192715.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 192715.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 42193                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169888984                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42449                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4002.190487                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.046491                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.953509                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910338                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089662                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10028764                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10028764                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7635658                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7635658                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18286                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18286                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18286                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18286                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17664422                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17664422                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17664422                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17664422                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       127166                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       127166                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       127166                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        127166                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       127166                       # number of overall misses
system.cpu1.dcache.overall_misses::total       127166                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  28805736113                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  28805736113                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  28805736113                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  28805736113                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  28805736113                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  28805736113                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10155930                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10155930                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7635658                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7635658                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18286                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18286                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17791588                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17791588                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17791588                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17791588                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012521                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012521                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007148                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007148                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007148                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007148                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 226520.737563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 226520.737563                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 226520.737563                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 226520.737563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 226520.737563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 226520.737563                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8962                       # number of writebacks
system.cpu1.dcache.writebacks::total             8962                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84973                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84973                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84973                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84973                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84973                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84973                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        42193                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        42193                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        42193                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        42193                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        42193                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        42193                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8922728891                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8922728891                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8922728891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8922728891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8922728891                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8922728891                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 211474.151897                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 211474.151897                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 211474.151897                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 211474.151897                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 211474.151897                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 211474.151897                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
