// Seed: 3180805846
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      id_1, {id_4 - id_3{1}} ^ id_1
  );
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3
);
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
  nand (
      id_0,
      id_2,
      id_3,
      id_17,
      id_7,
      id_11,
      id_5,
      id_6,
      id_15,
      id_13,
      id_14,
      id_8,
      id_12,
      id_9,
      id_19,
      id_16,
      id_10,
      id_18
  );
  module_0(
      id_19, id_10, id_6, id_5, id_17
  );
endmodule
