{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 13:00:49 2024 " "Info: Processing started: Sun Dec 01 13:00:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fan_light_pass -c fan_light_pass " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fan_light_pass -c fan_light_pass" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 fan_light_pass.v(88) " "Warning (10229): Verilog HDL Expression warning at fan_light_pass.v(88): truncated literal to match 20 bits" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fan_light_pass.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file fan_light_pass.v" { { "Info" "ISGN_ENTITY_NAME" "1 fan_light_pass " "Info: Found entity 1: fan_light_pass" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 simple_pwm25 " "Info: Found entity 2: simple_pwm25" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 159 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 simple_clk_div " "Info: Found entity 3: simple_clk_div" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 167 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 simple_pwm75 " "Info: Found entity 4: simple_pwm75" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 175 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "fan_light_pass " "Info: Elaborating entity \"fan_light_pass\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slow_clk fan_light_pass.v(148) " "Warning (10036): Verilog HDL or VHDL warning at fan_light_pass.v(148): object \"slow_clk\" assigned a value but never read" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fan_light_pass.v(46) " "Warning (10230): Verilog HDL assignment warning at fan_light_pass.v(46): truncated value with size 32 to match size of target (4)" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fan_light_pass.v(65) " "Warning (10230): Verilog HDL assignment warning at fan_light_pass.v(65): truncated value with size 32 to match size of target (4)" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 fan_light_pass.v(91) " "Warning (10230): Verilog HDL assignment warning at fan_light_pass.v(91): truncated value with size 32 to match size of target (20)" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fan_light_pass.v(93) " "Warning (10230): Verilog HDL assignment warning at fan_light_pass.v(93): truncated value with size 32 to match size of target (4)" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fan_light_pass.v(111) " "Warning (10230): Verilog HDL assignment warning at fan_light_pass.v(111): truncated value with size 32 to match size of target (2)" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fan_light_pass.v(154) " "Warning (10230): Verilog HDL assignment warning at fan_light_pass.v(154): truncated value with size 32 to match size of target (16)" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led fan_light_pass.v(6) " "Warning (10034): Output port \"led\" at fan_light_pass.v(6) has no driver" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "count_in\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"count_in\[0\]~4\"" {  } { { "fan_light_pass.v" "count_in\[0\]~4" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 50 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "count_out\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"count_out\[0\]~4\"" {  } { { "fan_light_pass.v" "count_out\[0\]~4" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 69 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clk_div\[0\]~0 16 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: \"clk_div\[0\]~0\"" {  } { { "fan_light_pass.v" "clk_div\[0\]~0" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 154 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add2\"" {  } { { "fan_light_pass.v" "Add2" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 74 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "fan_light_pass.v" "Mod0" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 92 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add3\"" {  } { { "fan_light_pass.v" "Add3" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 91 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:count_in_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:count_in_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:count_in_rtl_0 " "Info: Instantiated megafunction \"lpm_counter:count_in_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:count_in_rtl_0\|alt_counter_f10ke:wysi_counter lpm_counter:count_in_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:count_in_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"lpm_counter:count_in_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:clk_div_rtl_2 " "Info: Elaborated megafunction instantiation \"lpm_counter:clk_div_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:clk_div_rtl_2 " "Info: Instantiated megafunction \"lpm_counter:clk_div_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:clk_div_rtl_2\|alt_counter_f10ke:wysi_counter lpm_counter:clk_div_rtl_2 " "Info: Elaborated megafunction instantiation \"lpm_counter:clk_div_rtl_2\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"lpm_counter:clk_div_rtl_2\"" {  } { { "lpm_counter.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 74 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add2 " "Info: Instantiated megafunction \"lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 74 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|addcore:adder lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 74 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 74 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 74 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|altshift:result_ext_latency_ffs lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 74 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|altshift:carry_ext_latency_ffs lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 74 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 92 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Info: Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Info: Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 92 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jsl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_jsl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jsl " "Info: Found entity 1: lpm_divide_jsl" {  } { { "db/lpm_divide_jsl.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/lpm_divide_jsl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cqe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_cqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cqe " "Info: Found entity 1: alt_u_div_cqe" {  } { { "db/alt_u_div_cqe.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/alt_u_div_cqe.tdf" 58 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9c " "Info: Found entity 1: add_sub_a9c" {  } { { "db/add_sub_a9c.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_a9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b9c " "Info: Found entity 1: add_sub_b9c" {  } { { "db/add_sub_b9c.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_b9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rac.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rac " "Info: Found entity 1: add_sub_rac" {  } { { "db/add_sub_rac.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_rac.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sac.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_sac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sac " "Info: Found entity 1: add_sub_sac" {  } { { "db/add_sub_sac.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_sac.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tac.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_tac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tac " "Info: Found entity 1: add_sub_tac" {  } { { "db/add_sub_tac.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_tac.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uac.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_uac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uac " "Info: Found entity 1: add_sub_uac" {  } { { "db/add_sub_uac.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_uac.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vac.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vac " "Info: Found entity 1: add_sub_vac" {  } { { "db/add_sub_vac.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_vac.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0bc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_0bc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0bc " "Info: Found entity 1: add_sub_0bc" {  } { { "db/add_sub_0bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_0bc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1bc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_1bc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1bc " "Info: Found entity 1: add_sub_1bc" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2bc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_2bc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2bc " "Info: Found entity 1: add_sub_2bc" {  } { { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c9c " "Info: Found entity 1: add_sub_c9c" {  } { { "db/add_sub_c9c.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_c9c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d9c " "Info: Found entity 1: add_sub_d9c" {  } { { "db/add_sub_d9c.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_d9c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e9c " "Info: Found entity 1: add_sub_e9c" {  } { { "db/add_sub_e9c.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_e9c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f9c " "Info: Found entity 1: add_sub_f9c" {  } { { "db/add_sub_f9c.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_f9c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g9c " "Info: Found entity 1: add_sub_g9c" {  } { { "db/add_sub_g9c.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_g9c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9c " "Info: Found entity 1: add_sub_h9c" {  } { { "db/add_sub_h9c.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_h9c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9c " "Info: Found entity 1: add_sub_i9c" {  } { { "db/add_sub_i9c.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_i9c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qac.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qac " "Info: Found entity 1: add_sub_qac" {  } { { "db/add_sub_qac.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_qac.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 91 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add3 " "Info: Instantiated megafunction \"lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Info: Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 91 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add3\|addcore:adder lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add3\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 91 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 91 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 91 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add3\|altshift:result_ext_latency_ffs lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add3\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 91 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LED_COM VCC pin " "Warning: The pin \"LED_COM\" is fed by VCC" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 10 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 0}  } {  } 0 0 "The following tri-state nodes are fed by constants" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "LED_COM~1 " "Warning: Node \"LED_COM~1\"" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led GND " "Warning (13410): Pin \"led\" is stuck at GND" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "an\[2\] VCC " "Warning (13410): Pin \"an\[2\]\" is stuck at VCC" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "an\[3\] VCC " "Warning (13410): Pin \"an\[3\]\" is stuck at VCC" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dp GND " "Warning (13410): Pin \"dp\" is stuck at GND" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 123 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "15 " "Warning: Ignored 15 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANIN_HDR" "1 " "Warning: Ignored 1 CARRY_SUM primitives -- cannot place fan-in logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANIN" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[6\] " "Warning: Can't place logic feeding CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[6\]\" in single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~293 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~293\" of type CARRY_SUM" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[5\] " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[5\]\" of type CARRY_SUM" {  } { { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic feeding CARRY_SUM primitive \"%1!s!\" in single logic cell" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives -- cannot place fan-in logic in single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "14 " "Warning: Ignored 14 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[6\]~321 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[6\]~321\" of type LUT" {  } { { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[6\]~325 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[6\]~325\" of type LUT" {  } { { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~293 " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~293\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[6\]~325 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[6\]~325\" of type LUT" {  } { { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[6\]~321 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[6\]~321\" of type LUT" {  } { { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~294 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~294\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~295 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~295\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[15\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[15\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~221 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~221\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~224 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~224\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[14\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[14\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[15\]~276 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[15\]~276\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[15\]~279 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[15\]~279\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[13\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[13\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[14\]~270 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[14\]~270\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[14\]~273 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[14\]~273\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[12\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[12\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[13\]~233 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[13\]~233\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[13\]~236 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[13\]~236\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[11\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[11\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[12\]~264 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[12\]~264\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[12\]~267 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[12\]~267\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[10\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[10\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[11\]~227 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[11\]~227\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[11\]~230 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[11\]~230\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[9\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[9\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[10\]~282 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[10\]~282\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[10\]~285 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[10\]~285\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[8\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[8\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[9\]~258 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[9\]~258\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[9\]~261 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[9\]~261\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[7\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[7\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[8\]~251 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[8\]~251\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[8\]~254 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[8\]~254\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[7\]~288 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[7\]~288\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[7\]~291 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[7\]~291\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[6\]~241 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[6\]~241\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[6\]~244 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[6\]~244\" of type LUT" {  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[5\]~238 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[5\]~238\"" {  } { { "db/add_sub_1bc.tdf" "add_sub_cella\[5\]~238" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "timer\[8\]~645 " "Info (17048): Logic cell \"timer\[8\]~645\"" {  } { { "fan_light_pass.v" "timer\[8\]~645" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[5\]~344 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[5\]~344\"" {  } { { "db/add_sub_2bc.tdf" "add_sub_cella\[5\]~344" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[5\]~346 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[5\]~346\"" {  } { { "db/add_sub_2bc.tdf" "add_sub_cella\[5\]~346" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "312 " "Info: Implemented 312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "286 " "Info: Implemented 286 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 13:00:51 2024 " "Info: Processing ended: Sun Dec 01 13:00:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
