<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1561048277">
  <File Type="BITSTR-BMM" Name="AND_LG_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="AND_LG_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="AND_LG_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="AND_LG_power_routed.rpt"/>
  <File Type="PA-TCL" Name="AND_LG.tcl"/>
  <File Type="OPT-TIMING" Name="AND_LG_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="AND_LG_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="AND_LG_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="AND_LG_reports.tcl"/>
  <File Type="OPT-DRC" Name="AND_LG_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="AND_LG.hwdef"/>
  <File Type="PWROPT-DCP" Name="AND_LG_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="AND_LG_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="AND_LG_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="AND_LG_placed.dcp"/>
  <File Type="PLACE-IO" Name="AND_LG_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="AND_LG_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="AND_LG_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="AND_LG_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="AND_LG_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="AND_LG_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="AND_LG_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="AND_LG.bgn"/>
  <File Type="PLACE-TIMING" Name="AND_LG_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="AND_LG_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="AND_LG.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="AND_LG_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="AND_LG_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="AND_LG_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="AND_LG.msk"/>
  <File Type="PHYSOPT-TIMING" Name="AND_LG_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="AND_LG_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="AND_LG_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="AND_LG_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="AND_LG_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="AND_LG_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="AND_LG.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="AND_LG_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="AND_LG.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="AND_LG_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="AND_LG_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="AND_LG.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="AND_LG_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="AND_LG_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="AND_LG_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="AND_LG_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="AND_LG_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="AND_LG_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="AND_LG_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="AND_LG_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="AND_LG_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="AND_LG_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="AND_LG_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="AND_LG_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="AND_LG_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="AND_LG_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="AND_LG_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="AND_LG_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="AND_LG_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="AND_LG_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="AND_LG_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="AND_LG.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="AND_LG_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="AND_LG.rbt"/>
  <File Type="BITSTR-NKY" Name="AND_LG.nky"/>
  <File Type="BG-DRC" Name="AND_LG.drc"/>
  <File Type="RDI-RDI" Name="AND_LG.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/clk_aux/clk_aux.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/accelerator_utils.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/new/accelerator_utils.vhd"/>
        <Attr Name="ImportTime" Val="1558982149"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/Accelerator.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/new/Accelerator.vhd"/>
        <Attr Name="ImportTime" Val="1559136900"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/csa_utils.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/csa_utils.vhd"/>
        <Attr Name="ImportTime" Val="1553971284"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/CSA.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/CSA.vhd"/>
        <Attr Name="ImportTime" Val="1556017430"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Codigo/final/MAC_8bits/MAC_8bits.srcs/sources_1/new/csa_acc_utils.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/imports/Codigo/final/MAC_8bits/MAC_8bits.srcs/sources_1/new/csa_acc_utils.vhd"/>
        <Attr Name="ImportTime" Val="1558871086"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Codigo/final/MAC_8bits/MAC_8bits.srcs/sources_1/new/CSA_ACC.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/imports/Codigo/final/MAC_8bits/MAC_8bits.srcs/sources_1/new/CSA_ACC.vhd"/>
        <Attr Name="ImportTime" Val="1558871173"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/FA.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/FA.vhd"/>
        <Attr Name="ImportTime" Val="1553970778"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/LUT.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/LUT.vhd"/>
        <Attr Name="ImportTime" Val="1553971848"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/rca_utils.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/rca_utils.vhd"/>
        <Attr Name="ImportTime" Val="1553971184"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/RCA_4b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/RCA_4b.vhd"/>
        <Attr Name="ImportTime" Val="1553970782"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Twos_complement_input.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Twos_complement_input.vhd"/>
        <Attr Name="ImportTime" Val="1553970782"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Twos_complement_output.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Twos_complement_output.vhd"/>
        <Attr Name="ImportTime" Val="1553970784"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/dadda_utils.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/dadda_utils.vhd"/>
        <Attr Name="ImportTime" Val="1553975746"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/dadda_multi.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/dadda_multi.vhd"/>
        <Attr Name="ImportTime" Val="1553970786"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/mux_2to1.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Accelerator/Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/mux_2to1.vhd"/>
        <Attr Name="ImportTime" Val="1553970788"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AND_LG.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/XNOR_LG.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AND16_LG.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AND8_LG.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="AND_LG"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Codigo_final/Nexys4DDR_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Nexys4DDR_Master.xdc"/>
        <Attr Name="ImportTime" Val="1558865451"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Performance_NetDelay_low" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="power_opt_design"/>
    <Step Id="place_design">
      <Option Id="Directive">3</Option>
    </Step>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1">
      <Option Id="Directive">2</Option>
    </Step>
    <Step Id="route_design">
      <Option Id="Directive">1</Option>
    </Step>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
