# Reading C:/altera/12.0/modelsim_ase/tcl/vsim/pref.tcl 
# do contador_8bits_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/DHD_Seminario_2/contador_8bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity contador_8bits
# -- Compiling architecture funcional of contador_8bits
# 
#  
vsim work.contador_8bits
# vsim work.contador_8bits 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.contador_8bits(funcional)
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 26ns sim:/contador_8bits/Reset
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 50ps Edit:/contador_8bits/Reset
wave create -driver freeze -pattern clock -initialvalue U -period 100ps -dutycycle 50 -starttime 0ns -endtime 26ns sim:/contador_8bits/Reloj
add wave  \
sim:/contador_8bits/Salida
run -all
wave modify -driver freeze -pattern clock -initialvalue U -period 100ps -dutycycle 50 -starttime 0ns -endtime 26ns Edit:/contador_8bits/Reloj
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 50ps Edit:/contador_8bits/Reset
wave modify -driver freeze -pattern clock -initialvalue U -period 100ps -dutycycle 50 -starttime 0ns -endtime 26ns Edit:/contador_8bits/Reloj
quit -sim
wave editwrite -file C:/DHD_Seminario_2/simulation/modelsim/wave.do
