library IEEE;
use ieee.std_logic_1164.all;
------------------------------------------------

entity Somador is
	port(
		-----------------Entradas------------------
		ent_a, ent_b : in std_logic_vector(15 downto 0);
		
		-------------------Sa√≠das------------------
		maior : out std_logic;
		menor : out std_logic
	);
	end Somador;

architecture arch_somador of Somador is
	signal sig_maior : std_logic;
	signal sig_menor : std_logic;
	begin
		process (sig_maior,sig_menor)
			begin
				maior <= sig_maior;
				menor <= sig_menor;
		end process;
		process (ent_a, ent_b)
			begin
				if (ent_a > ent_b) then
					sig_maior <= '1';
					sig_menor <= '0';
				else
					sig_maior <= '0';
					sig_menor <= '1';
				end if;
		end process;
end arch_somador;