// Seed: 1218344167
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    input supply0 id_4
);
  wire id_6;
  ;
  logic id_7;
  ;
  assign module_1.id_1 = 0;
  logic id_8;
  pullup id_9 ((1 == -1), 1'b0);
  wire id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd92
) (
    output supply1 id_0,
    output supply0 _id_1,
    input tri _id_2,
    input wor id_3
);
  logic [(  1  ) : id_1] id_5;
  wire [id_2 : 1] id_6;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0,
      id_3
  );
endmodule
