[2025-09-17 01:44:07] START suite=qualcomm_srv trace=srv481_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv481_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2632488 heartbeat IPC: 3.799 cumulative IPC: 3.799 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5073988 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5073988 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5073989 heartbeat IPC: 4.096 cumulative IPC: 5 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 13804707 heartbeat IPC: 1.145 cumulative IPC: 1.145 (Simulation time: 00 hr 02 min 17 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv481_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000011 cycles: 22873008 heartbeat IPC: 1.103 cumulative IPC: 1.124 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 31625248 heartbeat IPC: 1.143 cumulative IPC: 1.13 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 40279989 heartbeat IPC: 1.155 cumulative IPC: 1.136 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 49012670 heartbeat IPC: 1.145 cumulative IPC: 1.138 (Simulation time: 00 hr 06 min 49 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv481_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000015 cycles: 57773515 heartbeat IPC: 1.141 cumulative IPC: 1.139 (Simulation time: 00 hr 08 min 00 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 66442272 heartbeat IPC: 1.154 cumulative IPC: 1.141 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 75071405 heartbeat IPC: 1.159 cumulative IPC: 1.143 (Simulation time: 00 hr 10 min 17 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 83892480 heartbeat IPC: 1.134 cumulative IPC: 1.142 (Simulation time: 00 hr 11 min 27 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv481_ap.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 87555596 cumulative IPC: 1.142 (Simulation time: 00 hr 12 min 33 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 87555596 cumulative IPC: 1.142 (Simulation time: 00 hr 12 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv481_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.142 instructions: 100000004 cycles: 87555596
CPU 0 Branch Prediction Accuracy: 92.17% MPKI: 14.02 Average ROB Occupancy at Mispredict: 28.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1487
BRANCH_INDIRECT: 0.363
BRANCH_CONDITIONAL: 12.01
BRANCH_DIRECT_CALL: 0.5249
BRANCH_INDIRECT_CALL: 0.5217
BRANCH_RETURN: 0.4516


====Backend Stall Breakdown====
ROB_STALL: 116504
LQ_STALL: 0
SQ_STALL: 232170


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 79.86885
REPLAY_LOAD: 45.104652
NON_REPLAY_LOAD: 8.766489

== Total ==
ADDR_TRANS: 14616
REPLAY_LOAD: 11637
NON_REPLAY_LOAD: 90251

== Counts ==
ADDR_TRANS: 183
REPLAY_LOAD: 258
NON_REPLAY_LOAD: 10295

cpu0->cpu0_STLB TOTAL        ACCESS:    2071381 HIT:    2058560 MISS:      12821 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2071381 HIT:    2058560 MISS:      12821 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 72.81 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9556613 HIT:    8522775 MISS:    1033838 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7799106 HIT:    6884834 MISS:     914272 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     593567 HIT:     502263 MISS:      91304 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1142338 HIT:    1125217 MISS:      17121 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      21602 HIT:      10461 MISS:      11141 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15442033 HIT:    7844639 MISS:    7597394 MSHR_MERGE:    1828282
cpu0->cpu0_L1I LOAD         ACCESS:   15442033 HIT:    7844639 MISS:    7597394 MSHR_MERGE:    1828282
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.39 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30018518 HIT:   25691727 MISS:    4326791 MSHR_MERGE:    1681623
cpu0->cpu0_L1D LOAD         ACCESS:   16665509 HIT:   14149817 MISS:    2515692 MSHR_MERGE:     485693
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13326943 HIT:   11537633 MISS:    1789310 MSHR_MERGE:    1195743
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26066 HIT:       4277 MISS:      21789 MSHR_MERGE:        187
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12652677 HIT:   10527823 MISS:    2124854 MSHR_MERGE:    1067921
cpu0->cpu0_ITLB LOAD         ACCESS:   12652677 HIT:   10527823 MISS:    2124854 MSHR_MERGE:    1067921
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.32 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28548085 HIT:   27174004 MISS:    1374081 MSHR_MERGE:     359633
cpu0->cpu0_DTLB LOAD         ACCESS:   28548085 HIT:   27174004 MISS:    1374081 MSHR_MERGE:     359633
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.572 cycles
cpu0->LLC TOTAL        ACCESS:    1194004 HIT:    1176294 MISS:      17710 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     914272 HIT:     902064 MISS:      12208 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      91304 HIT:      87655 MISS:       3649 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     177287 HIT:     177251 MISS:         36 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11141 HIT:       9324 MISS:       1817 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        458
  ROW_BUFFER_MISS:      17153
  AVG DBUS CONGESTED CYCLE: 3.206
Channel 0 WQ ROW_BUFFER_HIT:         96
  ROW_BUFFER_MISS:       1573
  FULL:          0
Channel 0 REFRESHES ISSUED:       7297

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       532496       537884        90320         1576
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          116         1823         1195          204
  STLB miss resolved @ L2C                0         1716         2305         1325           83
  STLB miss resolved @ LLC                0          339         1478         4388          541
  STLB miss resolved @ MEM                0            0          413         1411          551

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             187307        50516      1422097       137266          219
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           14          948          658           55
  STLB miss resolved @ L2C                0         1165         5182         2280            5
  STLB miss resolved @ LLC                0           70         2272         2125           65
  STLB miss resolved @ MEM                0            0           70          204          126
[2025-09-17 01:56:40] END   suite=qualcomm_srv trace=srv481_ap (rc=0)
