==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.46 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.18 seconds; current allocated memory: 690.215 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.39 seconds. CPU system time: 1.11 seconds. Elapsed time: 6.63 seconds; current allocated memory: 692.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,918 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 665 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 247 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_15_1'(top.cpp:15:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:15:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_60_9'(top.cpp:60:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:60:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.71 seconds. CPU system time: 1.1 seconds. Elapsed time: 9.91 seconds; current allocated memory: 701.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 701.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 702.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 702.273 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 716.555 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 715.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.38 seconds; current allocated memory: 716.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 716.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 718.004 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.62 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.91 seconds; current allocated memory: 725.766 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.84 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.07 seconds; current allocated memory: 730.258 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:27; Allocated memory: 57.043 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:50; Allocated memory: 26.133 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:10:34; Allocated memory: 2.934 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.51 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.26 seconds; current allocated memory: 806.586 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'A' (top.cpp:11:38)
WARNING: [HLS 207-5557] invalid variable expr  (top.cpp:11:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'tmp' (top.cpp:12:38)
WARNING: [HLS 207-5557] invalid variable expr  (top.cpp:12:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'C' (top.cpp:13:38)
WARNING: [HLS 207-5557] invalid variable expr  (top.cpp:13:38)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 16.051 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.5 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.21 seconds; current allocated memory: 806.574 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.11 seconds. CPU system time: 1.16 seconds. Elapsed time: 6.41 seconds; current allocated memory: 808.227 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,921 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,429 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 660 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 613 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 587 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,426 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,055 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,058 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,061 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,071 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,069 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,067 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,675 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,044 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,048 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,063 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_7' (top.cpp:54:26) in function 'top_kernel' partially with a factor of 4 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_64_8' (top.cpp:64:26) in function 'top_kernel' partially with a factor of 4 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_32_4' (top.cpp:32:26) in function 'top_kernel' partially with a factor of 4 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_42_5' (top.cpp:42:26) in function 'top_kernel' partially with a factor of 4 (top.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 4 on dimension 2. (top.cpp:12:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 1. (top.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Complete partitioning on dimension 2. (top.cpp:14:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_0' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_1' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_10' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_11' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_12' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_13' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_14' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_15' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_16' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_17' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_18' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_19' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_2' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_20' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_21' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_22' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_23' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_24' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_25' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_26' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_27' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_28' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_29' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_3' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_30' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_31' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_32' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_33' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_34' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_35' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_36' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_37' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_38' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_39' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_4' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_40' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_41' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_42' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_43' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_44' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_45' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_46' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_47' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_48' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_49' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_5' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_50' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_51' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_52' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_53' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_54' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_55' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_56' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_57' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_58' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_59' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_6' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_60' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_61' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_62' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_63' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_7' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_8' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'tmp_9' due to pipeline pragma (top.cpp:55:9)
INFO: [HLS 214-248] Applying array_partition to 'tmp_0': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_1': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_2': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_3': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_4': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_5': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_6': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_7': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_8': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_9': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_10': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_11': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_12': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_13': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_14': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_15': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_16': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_17': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_18': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_19': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_20': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_21': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_22': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_23': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_24': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_25': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_26': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_27': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_28': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_29': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_30': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_31': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_32': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_33': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_34': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_35': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_36': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_37': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_38': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_39': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_40': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_41': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_42': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_43': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_44': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_45': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_46': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_47': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_48': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_49': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_50': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_51': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_52': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_53': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_54': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_55': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_56': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_57': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_58': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_59': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_60': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_61': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_62': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_63': Cyclic partitioning with factor 2 on dimension 1. (top.cpp:14:8)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_20_1'(top.cpp:20:19) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:20:19)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_71_9'(top.cpp:71:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:71:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.99 seconds. CPU system time: 1.18 seconds. Elapsed time: 11.15 seconds; current allocated memory: 821.660 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 821.660 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 825.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 827.219 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 848.863 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_20_1'(top.cpp:20:19) and 'VITIS_LOOP_21_2'(top.cpp:21:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_9'(top.cpp:71:22) and 'VITIS_LOOP_72_10'(top.cpp:72:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_1' (top.cpp:20:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_9' (top.cpp:71:22) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 905.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.25 seconds; current allocated memory: 906.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 906.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 907.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 907.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_42_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_42_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 912.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 912.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 917.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 917.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_64_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 926.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 926.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_9_VITIS_LOOP_72_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_9_VITIS_LOOP_72_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 926.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 926.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 926.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 926.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 926.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_32_4' pipeline 'VITIS_LOOP_32_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_32_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 928.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_42_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_42_5' pipeline 'VITIS_LOOP_42_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_42_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 936.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_54_7' pipeline 'VITIS_LOOP_54_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_54_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 951.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_64_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_64_8' pipeline 'VITIS_LOOP_64_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_64_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.88 seconds; current allocated memory: 972.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' pipeline 'VITIS_LOOP_71_9_VITIS_LOOP_72_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.64 seconds; current allocated memory: 989.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_46_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 998.750 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.88 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1009.699 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.06 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1021.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:39; Allocated memory: 231.066 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:40; Allocated memory: 18.613 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:09:54; Allocated memory: 12.094 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.44 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.15 seconds; current allocated memory: 806.621 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.51 seconds. CPU system time: 1.09 seconds. Elapsed time: 6.8 seconds; current allocated memory: 808.211 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,922 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,185 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,102 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,064 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,239 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,910 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,913 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,926 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,924 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,922 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,922 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,922 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,926 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,956 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_7' (top.cpp:55:26) in function 'top_kernel' partially with a factor of 8 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_65_8' (top.cpp:65:26) in function 'top_kernel' partially with a factor of 8 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_4' (top.cpp:33:26) in function 'top_kernel' partially with a factor of 8 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_5' (top.cpp:43:26) in function 'top_kernel' partially with a factor of 8 (top.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:12:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 8 on dimension 1. Cyclic partitioning with factor 8 on dimension 2. (top.cpp:14:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_21_1'(top.cpp:21:19) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:21:19)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_72_9'(top.cpp:72:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:72:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.22 seconds. CPU system time: 1.07 seconds. Elapsed time: 9.76 seconds; current allocated memory: 818.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 818.117 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 819.965 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 820.824 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 846.605 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_1'(top.cpp:21:19) and 'VITIS_LOOP_22_2'(top.cpp:22:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_72_9'(top.cpp:72:22) and 'VITIS_LOOP_73_10'(top.cpp:73:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (top.cpp:21:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_9' (top.cpp:72:22) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.49 seconds; current allocated memory: 895.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 895.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.15 seconds; current allocated memory: 895.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_33_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_1', top.cpp:36) to 'add' operation 25 bit ('add_ln36_11', top.cpp:36) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_3', top.cpp:36) to 'add' operation 25 bit ('add_ln36_13', top.cpp:36) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_3', top.cpp:36) to 'add' operation 25 bit ('add_ln36_15', top.cpp:36) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_3', top.cpp:36) to 'add' operation 24 bit ('add_ln36_14', top.cpp:36) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_1', top.cpp:36) to 'add' operation 25 bit ('add_ln36_15', top.cpp:36) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36', top.cpp:36) to 'add' operation 24 bit ('add_ln36_14', top.cpp:36) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_1', top.cpp:36) to 'select' operation 24 bit ('select_ln36_15', top.cpp:36) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36', top.cpp:36) to 'store' operation 0 bit ('empty_write_ln36', top.cpp:36) of variable 'select_ln36_15', top.cpp:36 on local variable 'empty' (combination delay: 12.845 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_33_4'
WARNING: [HLS 200-871] Estimated clock period (12.845 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_33_4' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:36) on local variable 'empty' [22]  (0.000 ns)
	'add' operation 24 bit ('add_ln36', top.cpp:36) [40]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_1', top.cpp:36) [48]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_2', top.cpp:36) [52]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_3', top.cpp:36) [60]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_4', top.cpp:36) [64]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_5', top.cpp:36) [72]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_6', top.cpp:36) [76]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_7', top.cpp:36) [84]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_8', top.cpp:36) [88]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_9', top.cpp:36) [96]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_10', top.cpp:36) [100]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_11', top.cpp:36) [108]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_12', top.cpp:36) [112]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_13', top.cpp:36) [120]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_14', top.cpp:36) [124]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_15', top.cpp:36) [132]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln36', top.cpp:36) of variable 'select_ln36_15', top.cpp:36 on local variable 'empty' [135]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 896.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 896.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_43_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_43_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 899.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 899.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_55_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_5', top.cpp:58) to 'add' operation 25 bit ('add_ln58_15', top.cpp:58) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58', top.cpp:58) to 'add' operation 25 bit ('add_ln58_11', top.cpp:58) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_1', top.cpp:58) to 'add' operation 24 bit ('add_ln58_12', top.cpp:58) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_2', top.cpp:58) to 'add' operation 24 bit ('add_ln58_14', top.cpp:58) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_1', top.cpp:58) to 'add' operation 24 bit ('add_ln58_14', top.cpp:58) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58', top.cpp:58) to 'add' operation 24 bit ('add_ln58_14', top.cpp:58) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58', top.cpp:58) to 'select' operation 24 bit ('select_ln58_15', top.cpp:58) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln58_1', top.cpp:58) to 'store' operation 0 bit ('empty_42_write_ln58', top.cpp:58) of variable 'select_ln58_15', top.cpp:58 on local variable 'empty_42' (combination delay: 12.845 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_7'
WARNING: [HLS 200-871] Estimated clock period (12.845 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_55_7' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:58) on local variable 'empty_42' [80]  (0.000 ns)
	'add' operation 24 bit ('add_ln58', top.cpp:58) [162]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_1', top.cpp:58) [170]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_2', top.cpp:58) [182]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_3', top.cpp:58) [190]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_4', top.cpp:58) [202]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_5', top.cpp:58) [210]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_6', top.cpp:58) [222]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_7', top.cpp:58) [230]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_8', top.cpp:58) [242]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_9', top.cpp:58) [250]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_10', top.cpp:58) [262]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_11', top.cpp:58) [270]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_12', top.cpp:58) [282]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_13', top.cpp:58) [290]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_14', top.cpp:58) [302]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_15', top.cpp:58) [310]  (0.435 ns)
	'store' operation 0 bit ('empty_42_write_ln58', top.cpp:58) of variable 'select_ln58_15', top.cpp:58 on local variable 'empty_42' [313]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 902.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 902.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_65_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_65_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 906.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 906.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_9_VITIS_LOOP_73_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_72_9_VITIS_LOOP_73_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 906.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 906.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 908.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 908.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 908.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_33_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_33_4' pipeline 'VITIS_LOOP_33_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_33_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 910.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_43_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_43_5' pipeline 'VITIS_LOOP_43_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_43_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 918.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_55_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_55_7' pipeline 'VITIS_LOOP_55_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_55_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.57 seconds; current allocated memory: 926.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_65_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_65_8' pipeline 'VITIS_LOOP_65_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_65_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 935.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10' pipeline 'VITIS_LOOP_72_9_VITIS_LOOP_73_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.47 seconds; current allocated memory: 945.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_48_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 951.504 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.63 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.05 seconds; current allocated memory: 959.426 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.04 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.35 seconds; current allocated memory: 975.051 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 77.85 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:33; Allocated memory: 184.430 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:48; Allocated memory: 24.559 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:10:28; Allocated memory: 5.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.46 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.28 seconds; current allocated memory: 806.578 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.16 seconds. CPU system time: 1.18 seconds. Elapsed time: 6.51 seconds; current allocated memory: 808.242 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,922 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,490 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,078 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,016 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 20,023 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,230 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,233 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,236 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,246 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,244 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,246 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,276 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_7' (top.cpp:55:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_65_8' (top.cpp:65:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_4' (top.cpp:33:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_5' (top.cpp:43:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:12:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (top.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 16 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:14:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_21_1'(top.cpp:21:19) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:21:19)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_72_9'(top.cpp:72:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:72:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.85 seconds. CPU system time: 1.1 seconds. Elapsed time: 9.18 seconds; current allocated memory: 818.145 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 818.145 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 824.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 827.309 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.95 seconds; current allocated memory: 858.148 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_1'(top.cpp:21:19) and 'VITIS_LOOP_22_2'(top.cpp:22:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_72_9'(top.cpp:72:22) and 'VITIS_LOOP_73_10'(top.cpp:73:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (top.cpp:21:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_9' (top.cpp:72:22) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.4 seconds; current allocated memory: 909.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.3 seconds; current allocated memory: 912.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 912.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_33_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_17', top.cpp:36) to 'add' operation 24 bit ('add_ln36_26', top.cpp:36) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36_6', top.cpp:36) to 'add' operation 25 bit ('add_ln36_17', top.cpp:36) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_7', top.cpp:36) to 'add' operation 24 bit ('add_ln36_18', top.cpp:36) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_5', top.cpp:36) to 'add' operation 25 bit ('add_ln36_17', top.cpp:36) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_13', top.cpp:36) to 'add' operation 25 bit ('add_ln36_27', top.cpp:36) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_7', top.cpp:36) to 'add' operation 24 bit ('add_ln36_20', top.cpp:36) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_5', top.cpp:36) to 'add' operation 25 bit ('add_ln36_21', top.cpp:36) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_9', top.cpp:36) to 'add' operation 25 bit ('add_ln36_25', top.cpp:36) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_5', top.cpp:36) to 'add' operation 24 bit ('add_ln36_22', top.cpp:36) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_1', top.cpp:36) to 'add' operation 25 bit ('add_ln36_19', top.cpp:36) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_11', top.cpp:36) to 'add' operation 25 bit ('add_ln36_31', top.cpp:36) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36_6', top.cpp:36) to 'add' operation 24 bit ('add_ln36_26', top.cpp:36) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_1', top.cpp:36) to 'add' operation 24 bit ('add_ln36_22', top.cpp:36) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36', top.cpp:36) to 'add' operation 25 bit ('add_ln36_23', top.cpp:36) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_5', top.cpp:36) to 'add' operation 24 bit ('add_ln36_28', top.cpp:36) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36_2', top.cpp:36) to 'add' operation 24 bit ('add_ln36_26', top.cpp:36) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_5', top.cpp:36) to 'add' operation 25 bit ('add_ln36_31', top.cpp:36) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_5', top.cpp:36) to 'add' operation 25 bit ('add_ln36_31', top.cpp:36) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_3', top.cpp:36) to 'add' operation 25 bit ('add_ln36_31', top.cpp:36) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_3', top.cpp:36) to 'add' operation 24 bit ('add_ln36_30', top.cpp:36) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln36_1', top.cpp:36) to 'add' operation 25 bit ('add_ln36_31', top.cpp:36) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36', top.cpp:36) to 'add' operation 24 bit ('add_ln36_30', top.cpp:36) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln36_1', top.cpp:36) to 'select' operation 24 bit ('select_ln36_31', top.cpp:36) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln36', top.cpp:36) to 'store' operation 0 bit ('empty_write_ln36', top.cpp:36) of variable 'select_ln36_31', top.cpp:36 on local variable 'empty' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_33_4'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_33_4' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:36) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 24 bit ('add_ln36', top.cpp:36) [56]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_1', top.cpp:36) [64]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_2', top.cpp:36) [68]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_3', top.cpp:36) [76]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_4', top.cpp:36) [80]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_5', top.cpp:36) [88]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_6', top.cpp:36) [92]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_7', top.cpp:36) [100]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_8', top.cpp:36) [104]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_9', top.cpp:36) [112]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_10', top.cpp:36) [116]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_11', top.cpp:36) [124]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_12', top.cpp:36) [128]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_13', top.cpp:36) [136]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_14', top.cpp:36) [140]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_15', top.cpp:36) [148]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_16', top.cpp:36) [152]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_17', top.cpp:36) [160]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_18', top.cpp:36) [164]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_19', top.cpp:36) [172]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_20', top.cpp:36) [176]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_21', top.cpp:36) [184]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_22', top.cpp:36) [188]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_23', top.cpp:36) [196]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_24', top.cpp:36) [200]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_25', top.cpp:36) [208]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_26', top.cpp:36) [212]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_27', top.cpp:36) [220]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_28', top.cpp:36) [224]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_29', top.cpp:36) [232]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_30', top.cpp:36) [236]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_31', top.cpp:36) [244]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln36', top.cpp:36) of variable 'select_ln36_31', top.cpp:36 on local variable 'empty' [247]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 913.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 913.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_43_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_43_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 921.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 921.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_55_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_13', top.cpp:58) to 'add' operation 24 bit ('add_ln58_22', top.cpp:58) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln58_17', top.cpp:58) to 'add' operation 24 bit ('add_ln58_26', top.cpp:58) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_19', top.cpp:58) to 'add' operation 25 bit ('add_ln58_31', top.cpp:58) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln58_17', top.cpp:58) to 'add' operation 25 bit ('add_ln58_29', top.cpp:58) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_13', top.cpp:58) to 'add' operation 25 bit ('add_ln58_27', top.cpp:58) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_4', top.cpp:58) to 'add' operation 24 bit ('add_ln58_18', top.cpp:58) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_11', top.cpp:58) to 'add' operation 25 bit ('add_ln58_27', top.cpp:58) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_4', top.cpp:58) to 'add' operation 24 bit ('add_ln58_20', top.cpp:58) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_11', top.cpp:58) to 'add' operation 25 bit ('add_ln58_29', top.cpp:58) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_10', top.cpp:58) to 'add' operation 24 bit ('add_ln58_28', top.cpp:58) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_5', top.cpp:58) to 'add' operation 24 bit ('add_ln58_24', top.cpp:58) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_4', top.cpp:58) to 'add' operation 25 bit ('add_ln58_25', top.cpp:58) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_1', top.cpp:58) to 'add' operation 25 bit ('add_ln58_23', top.cpp:58) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln58_9', top.cpp:58) to 'add' operation 25 bit ('add_ln58_31', top.cpp:58) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_1', top.cpp:58) to 'add' operation 25 bit ('add_ln58_25', top.cpp:58) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58', top.cpp:58) to 'add' operation 25 bit ('add_ln58_25', top.cpp:58) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_1', top.cpp:58) to 'add' operation 25 bit ('add_ln58_27', top.cpp:58) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_2', top.cpp:58) to 'add' operation 25 bit ('add_ln58_29', top.cpp:58) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_3', top.cpp:58) to 'add' operation 24 bit ('add_ln58_30', top.cpp:58) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58_2', top.cpp:58) to 'add' operation 25 bit ('add_ln58_31', top.cpp:58) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln58_1', top.cpp:58) to 'add' operation 25 bit ('add_ln58_31', top.cpp:58) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln58_1', top.cpp:58) to 'add' operation 24 bit ('add_ln58_30', top.cpp:58) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58', top.cpp:58) to 'select' operation 24 bit ('select_ln58_31', top.cpp:58) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln58', top.cpp:58) to 'store' operation 0 bit ('empty_40_write_ln58', top.cpp:58) of variable 'select_ln58_31', top.cpp:58 on local variable 'empty_40' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_55_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_7'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_55_7' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:58) on local variable 'empty_40' [272]  (0.000 ns)
	'add' operation 24 bit ('add_ln58', top.cpp:58) [554]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_1', top.cpp:58) [562]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_2', top.cpp:58) [582]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_3', top.cpp:58) [590]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_4', top.cpp:58) [610]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_5', top.cpp:58) [618]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_6', top.cpp:58) [638]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_7', top.cpp:58) [646]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_8', top.cpp:58) [666]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_9', top.cpp:58) [674]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_10', top.cpp:58) [694]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_11', top.cpp:58) [702]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_12', top.cpp:58) [722]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_13', top.cpp:58) [730]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_14', top.cpp:58) [750]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_15', top.cpp:58) [758]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_16', top.cpp:58) [778]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_17', top.cpp:58) [786]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_18', top.cpp:58) [806]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_19', top.cpp:58) [814]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_20', top.cpp:58) [834]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_21', top.cpp:58) [842]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_22', top.cpp:58) [862]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_23', top.cpp:58) [870]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_24', top.cpp:58) [890]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_25', top.cpp:58) [898]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_26', top.cpp:58) [918]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_27', top.cpp:58) [926]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_28', top.cpp:58) [946]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_29', top.cpp:58) [954]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_30', top.cpp:58) [974]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_31', top.cpp:58) [982]  (0.435 ns)
	'store' operation 0 bit ('empty_40_write_ln58', top.cpp:58) of variable 'select_ln58_31', top.cpp:58 on local variable 'empty_40' [985]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.79 seconds; current allocated memory: 932.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 932.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_65_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_65_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 940.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.67 seconds; current allocated memory: 956.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_9_VITIS_LOOP_73_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_72_9_VITIS_LOOP_73_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 956.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 956.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 956.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 956.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 956.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_33_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_33_4' pipeline 'VITIS_LOOP_33_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_33_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 956.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_43_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_43_5' pipeline 'VITIS_LOOP_43_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_43_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 972.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_55_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_55_7' pipeline 'VITIS_LOOP_55_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_55_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.17 seconds; current allocated memory: 996.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_65_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_65_8' pipeline 'VITIS_LOOP_65_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_65_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10' pipeline 'VITIS_LOOP_72_9_VITIS_LOOP_73_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_46_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.05 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.33 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.084 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 39.68 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:46; Allocated memory: 319.094 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:45; Allocated memory: 24.828 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:10:03; Allocated memory: 10.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.47 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.27 seconds; current allocated memory: 806.555 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.75 seconds. CPU system time: 1.32 seconds. Elapsed time: 7.23 seconds; current allocated memory: 808.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,922 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,490 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,078 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,016 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 20,023 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,230 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,233 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,236 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,246 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,244 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,246 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,278 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_56_7' (top.cpp:56:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_8' (top.cpp:66:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_34_4' (top.cpp:34:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_44_5' (top.cpp:44:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:12:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (top.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 16 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:14:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_21_1'(top.cpp:21:19) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:21:19)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_73_9'(top.cpp:73:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:73:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.85 seconds. CPU system time: 1.33 seconds. Elapsed time: 10.8 seconds; current allocated memory: 817.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 817.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 824.465 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 827.328 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.26 seconds; current allocated memory: 860.176 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_1'(top.cpp:21:19) and 'VITIS_LOOP_22_2'(top.cpp:22:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_9'(top.cpp:73:22) and 'VITIS_LOOP_74_10'(top.cpp:74:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (top.cpp:21:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_9' (top.cpp:73:22) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.7 seconds; current allocated memory: 909.996 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.35 seconds; current allocated memory: 912.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 912.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_17', top.cpp:37) to 'add' operation 24 bit ('add_ln37_26', top.cpp:37) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37_6', top.cpp:37) to 'add' operation 25 bit ('add_ln37_17', top.cpp:37) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_7', top.cpp:37) to 'add' operation 24 bit ('add_ln37_18', top.cpp:37) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_5', top.cpp:37) to 'add' operation 25 bit ('add_ln37_17', top.cpp:37) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_13', top.cpp:37) to 'add' operation 25 bit ('add_ln37_27', top.cpp:37) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_7', top.cpp:37) to 'add' operation 24 bit ('add_ln37_20', top.cpp:37) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_5', top.cpp:37) to 'add' operation 25 bit ('add_ln37_21', top.cpp:37) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_9', top.cpp:37) to 'add' operation 25 bit ('add_ln37_25', top.cpp:37) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_5', top.cpp:37) to 'add' operation 24 bit ('add_ln37_22', top.cpp:37) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_1', top.cpp:37) to 'add' operation 25 bit ('add_ln37_19', top.cpp:37) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_11', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37_6', top.cpp:37) to 'add' operation 24 bit ('add_ln37_26', top.cpp:37) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_1', top.cpp:37) to 'add' operation 24 bit ('add_ln37_22', top.cpp:37) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37', top.cpp:37) to 'add' operation 25 bit ('add_ln37_23', top.cpp:37) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_5', top.cpp:37) to 'add' operation 24 bit ('add_ln37_28', top.cpp:37) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37_2', top.cpp:37) to 'add' operation 24 bit ('add_ln37_26', top.cpp:37) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_5', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_5', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_3', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_3', top.cpp:37) to 'add' operation 24 bit ('add_ln37_30', top.cpp:37) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_1', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37', top.cpp:37) to 'add' operation 24 bit ('add_ln37_30', top.cpp:37) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_1', top.cpp:37) to 'select' operation 24 bit ('select_ln37_31', top.cpp:37) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37', top.cpp:37) to 'store' operation 0 bit ('empty_write_ln37', top.cpp:37) of variable 'select_ln37_31', top.cpp:37 on local variable 'empty' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_34_4'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_34_4' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:37) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 24 bit ('add_ln37', top.cpp:37) [56]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_1', top.cpp:37) [64]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_2', top.cpp:37) [68]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_3', top.cpp:37) [76]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_4', top.cpp:37) [80]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_5', top.cpp:37) [88]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_6', top.cpp:37) [92]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_7', top.cpp:37) [100]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_8', top.cpp:37) [104]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_9', top.cpp:37) [112]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_10', top.cpp:37) [116]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_11', top.cpp:37) [124]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_12', top.cpp:37) [128]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_13', top.cpp:37) [136]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_14', top.cpp:37) [140]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_15', top.cpp:37) [148]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_16', top.cpp:37) [152]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_17', top.cpp:37) [160]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_18', top.cpp:37) [164]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_19', top.cpp:37) [172]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_20', top.cpp:37) [176]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_21', top.cpp:37) [184]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_22', top.cpp:37) [188]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_23', top.cpp:37) [196]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_24', top.cpp:37) [200]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_25', top.cpp:37) [208]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_26', top.cpp:37) [212]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_27', top.cpp:37) [220]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_28', top.cpp:37) [224]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_29', top.cpp:37) [232]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_30', top.cpp:37) [236]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_31', top.cpp:37) [244]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln37', top.cpp:37) of variable 'select_ln37_31', top.cpp:37 on local variable 'empty' [247]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 913.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 913.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_44_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_44_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 921.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 921.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_56_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_13', top.cpp:59) to 'add' operation 24 bit ('add_ln59_22', top.cpp:59) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln59_17', top.cpp:59) to 'add' operation 24 bit ('add_ln59_26', top.cpp:59) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_19', top.cpp:59) to 'add' operation 25 bit ('add_ln59_31', top.cpp:59) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln59_17', top.cpp:59) to 'add' operation 25 bit ('add_ln59_29', top.cpp:59) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_13', top.cpp:59) to 'add' operation 25 bit ('add_ln59_27', top.cpp:59) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_4', top.cpp:59) to 'add' operation 24 bit ('add_ln59_18', top.cpp:59) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_11', top.cpp:59) to 'add' operation 25 bit ('add_ln59_27', top.cpp:59) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_4', top.cpp:59) to 'add' operation 24 bit ('add_ln59_20', top.cpp:59) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_11', top.cpp:59) to 'add' operation 25 bit ('add_ln59_29', top.cpp:59) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_10', top.cpp:59) to 'add' operation 24 bit ('add_ln59_28', top.cpp:59) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_5', top.cpp:59) to 'add' operation 24 bit ('add_ln59_24', top.cpp:59) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_4', top.cpp:59) to 'add' operation 25 bit ('add_ln59_25', top.cpp:59) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_1', top.cpp:59) to 'add' operation 25 bit ('add_ln59_23', top.cpp:59) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln59_9', top.cpp:59) to 'add' operation 25 bit ('add_ln59_31', top.cpp:59) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_1', top.cpp:59) to 'add' operation 25 bit ('add_ln59_25', top.cpp:59) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59', top.cpp:59) to 'add' operation 25 bit ('add_ln59_25', top.cpp:59) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_1', top.cpp:59) to 'add' operation 25 bit ('add_ln59_27', top.cpp:59) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_2', top.cpp:59) to 'add' operation 25 bit ('add_ln59_29', top.cpp:59) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_3', top.cpp:59) to 'add' operation 24 bit ('add_ln59_30', top.cpp:59) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_2', top.cpp:59) to 'add' operation 25 bit ('add_ln59_31', top.cpp:59) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_1', top.cpp:59) to 'add' operation 25 bit ('add_ln59_31', top.cpp:59) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln59_1', top.cpp:59) to 'add' operation 24 bit ('add_ln59_30', top.cpp:59) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59', top.cpp:59) to 'select' operation 24 bit ('select_ln59_31', top.cpp:59) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59', top.cpp:59) to 'store' operation 0 bit ('empty_40_write_ln59', top.cpp:59) of variable 'select_ln59_31', top.cpp:59 on local variable 'empty_40' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_7'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_56_7' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:59) on local variable 'empty_40' [272]  (0.000 ns)
	'add' operation 24 bit ('add_ln59', top.cpp:59) [554]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_1', top.cpp:59) [562]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_2', top.cpp:59) [582]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_3', top.cpp:59) [590]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_4', top.cpp:59) [610]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_5', top.cpp:59) [618]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_6', top.cpp:59) [638]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_7', top.cpp:59) [646]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_8', top.cpp:59) [666]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_9', top.cpp:59) [674]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_10', top.cpp:59) [694]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_11', top.cpp:59) [702]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_12', top.cpp:59) [722]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_13', top.cpp:59) [730]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_14', top.cpp:59) [750]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_15', top.cpp:59) [758]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_16', top.cpp:59) [778]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_17', top.cpp:59) [786]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_18', top.cpp:59) [806]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_19', top.cpp:59) [814]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_20', top.cpp:59) [834]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_21', top.cpp:59) [842]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_22', top.cpp:59) [862]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_23', top.cpp:59) [870]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_24', top.cpp:59) [890]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_25', top.cpp:59) [898]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_26', top.cpp:59) [918]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_27', top.cpp:59) [926]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_28', top.cpp:59) [946]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_29', top.cpp:59) [954]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_30', top.cpp:59) [974]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_31', top.cpp:59) [982]  (0.435 ns)
	'store' operation 0 bit ('empty_40_write_ln59', top.cpp:59) of variable 'select_ln59_31', top.cpp:59 on local variable 'empty_40' [985]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.78 seconds; current allocated memory: 931.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 932.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_66_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_66_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.67 seconds; current allocated memory: 940.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.65 seconds; current allocated memory: 956.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_9_VITIS_LOOP_74_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_9_VITIS_LOOP_74_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 956.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 956.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 956.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 956.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 956.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_34_4' pipeline 'VITIS_LOOP_34_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_34_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 956.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_44_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_44_5' pipeline 'VITIS_LOOP_44_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_44_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 972.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_56_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_56_7' pipeline 'VITIS_LOOP_56_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_56_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.2 seconds; current allocated memory: 996.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_66_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_66_8' pipeline 'VITIS_LOOP_66_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_66_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' pipeline 'VITIS_LOOP_73_9_VITIS_LOOP_74_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_46_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.33 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.33 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.74 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.16 seconds; current allocated memory: 1.084 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 39.68 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:52; Allocated memory: 319.125 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:55; Allocated memory: 24.832 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:11:15; Allocated memory: 10.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.47 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.44 seconds; current allocated memory: 790.723 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.09 seconds. CPU system time: 1.23 seconds. Elapsed time: 7.71 seconds; current allocated memory: 792.449 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,922 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,490 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,078 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,016 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 20,023 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,230 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,233 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,236 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,246 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,244 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,246 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,278 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_56_7' (top.cpp:56:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_8' (top.cpp:66:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_34_4' (top.cpp:34:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_44_5' (top.cpp:44:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:12:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (top.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 16 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:14:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_21_1'(top.cpp:21:19) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:21:19)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_73_9'(top.cpp:73:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:73:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.58 seconds. CPU system time: 1.29 seconds. Elapsed time: 10.02 seconds; current allocated memory: 802.332 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 802.332 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 808.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 811.496 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.99 seconds; current allocated memory: 844.344 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_1'(top.cpp:21:19) and 'VITIS_LOOP_22_2'(top.cpp:22:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_9'(top.cpp:73:22) and 'VITIS_LOOP_74_10'(top.cpp:74:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (top.cpp:21:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_9' (top.cpp:73:22) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 894.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.31 seconds; current allocated memory: 896.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 896.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_17', top.cpp:37) to 'add' operation 24 bit ('add_ln37_26', top.cpp:37) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37_6', top.cpp:37) to 'add' operation 25 bit ('add_ln37_17', top.cpp:37) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_7', top.cpp:37) to 'add' operation 24 bit ('add_ln37_18', top.cpp:37) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_5', top.cpp:37) to 'add' operation 25 bit ('add_ln37_17', top.cpp:37) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_13', top.cpp:37) to 'add' operation 25 bit ('add_ln37_27', top.cpp:37) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_7', top.cpp:37) to 'add' operation 24 bit ('add_ln37_20', top.cpp:37) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_5', top.cpp:37) to 'add' operation 25 bit ('add_ln37_21', top.cpp:37) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_9', top.cpp:37) to 'add' operation 25 bit ('add_ln37_25', top.cpp:37) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_5', top.cpp:37) to 'add' operation 24 bit ('add_ln37_22', top.cpp:37) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_1', top.cpp:37) to 'add' operation 25 bit ('add_ln37_19', top.cpp:37) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_11', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37_6', top.cpp:37) to 'add' operation 24 bit ('add_ln37_26', top.cpp:37) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_1', top.cpp:37) to 'add' operation 24 bit ('add_ln37_22', top.cpp:37) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37', top.cpp:37) to 'add' operation 25 bit ('add_ln37_23', top.cpp:37) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_5', top.cpp:37) to 'add' operation 24 bit ('add_ln37_28', top.cpp:37) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37_2', top.cpp:37) to 'add' operation 24 bit ('add_ln37_26', top.cpp:37) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_5', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_5', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_3', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_3', top.cpp:37) to 'add' operation 24 bit ('add_ln37_30', top.cpp:37) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_1', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37', top.cpp:37) to 'add' operation 24 bit ('add_ln37_30', top.cpp:37) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_1', top.cpp:37) to 'select' operation 24 bit ('select_ln37_31', top.cpp:37) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37', top.cpp:37) to 'store' operation 0 bit ('empty_write_ln37', top.cpp:37) of variable 'select_ln37_31', top.cpp:37 on local variable 'empty' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_34_4'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_34_4' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:37) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 25 bit ('add_ln37_1', top.cpp:37) [57]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln37_1', top.cpp:37) [62]  (0.000 ns)
	'select' operation 24 bit ('select_ln37_1', top.cpp:37) [64]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_2', top.cpp:37) [68]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_3', top.cpp:37) [76]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_4', top.cpp:37) [80]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_5', top.cpp:37) [88]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_6', top.cpp:37) [92]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_7', top.cpp:37) [100]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_8', top.cpp:37) [104]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_9', top.cpp:37) [112]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_10', top.cpp:37) [116]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_11', top.cpp:37) [124]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_12', top.cpp:37) [128]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_13', top.cpp:37) [136]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_14', top.cpp:37) [140]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_15', top.cpp:37) [148]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_16', top.cpp:37) [152]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_17', top.cpp:37) [160]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_18', top.cpp:37) [164]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_19', top.cpp:37) [172]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_20', top.cpp:37) [176]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_21', top.cpp:37) [184]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_22', top.cpp:37) [188]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_23', top.cpp:37) [196]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_24', top.cpp:37) [200]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_25', top.cpp:37) [208]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_26', top.cpp:37) [212]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_27', top.cpp:37) [220]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_28', top.cpp:37) [224]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_29', top.cpp:37) [232]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_30', top.cpp:37) [236]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_31', top.cpp:37) [244]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln37', top.cpp:37) of variable 'select_ln37_31', top.cpp:37 on local variable 'empty' [247]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 898.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 898.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_44_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_44_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 905.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 906.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_56_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_13', top.cpp:59) to 'add' operation 24 bit ('add_ln59_22', top.cpp:59) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln59_17', top.cpp:59) to 'add' operation 24 bit ('add_ln59_26', top.cpp:59) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_19', top.cpp:59) to 'add' operation 25 bit ('add_ln59_31', top.cpp:59) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln59_17', top.cpp:59) to 'add' operation 25 bit ('add_ln59_29', top.cpp:59) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_13', top.cpp:59) to 'add' operation 25 bit ('add_ln59_27', top.cpp:59) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_4', top.cpp:59) to 'add' operation 24 bit ('add_ln59_18', top.cpp:59) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_11', top.cpp:59) to 'add' operation 25 bit ('add_ln59_27', top.cpp:59) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_4', top.cpp:59) to 'add' operation 24 bit ('add_ln59_20', top.cpp:59) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_11', top.cpp:59) to 'add' operation 25 bit ('add_ln59_29', top.cpp:59) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_10', top.cpp:59) to 'add' operation 24 bit ('add_ln59_28', top.cpp:59) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_5', top.cpp:59) to 'add' operation 24 bit ('add_ln59_24', top.cpp:59) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_4', top.cpp:59) to 'add' operation 25 bit ('add_ln59_25', top.cpp:59) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_1', top.cpp:59) to 'add' operation 25 bit ('add_ln59_23', top.cpp:59) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln59_9', top.cpp:59) to 'add' operation 25 bit ('add_ln59_31', top.cpp:59) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_1', top.cpp:59) to 'add' operation 25 bit ('add_ln59_25', top.cpp:59) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59', top.cpp:59) to 'add' operation 25 bit ('add_ln59_25', top.cpp:59) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_1', top.cpp:59) to 'add' operation 25 bit ('add_ln59_27', top.cpp:59) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_2', top.cpp:59) to 'add' operation 25 bit ('add_ln59_29', top.cpp:59) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_3', top.cpp:59) to 'add' operation 24 bit ('add_ln59_30', top.cpp:59) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_2', top.cpp:59) to 'add' operation 25 bit ('add_ln59_31', top.cpp:59) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_1', top.cpp:59) to 'add' operation 25 bit ('add_ln59_31', top.cpp:59) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln59_1', top.cpp:59) to 'add' operation 24 bit ('add_ln59_30', top.cpp:59) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59', top.cpp:59) to 'select' operation 24 bit ('select_ln59_31', top.cpp:59) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59', top.cpp:59) to 'store' operation 0 bit ('empty_40_write_ln59', top.cpp:59) of variable 'select_ln59_31', top.cpp:59 on local variable 'empty_40' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_7'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_56_7' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:59) on local variable 'empty_40' [272]  (0.000 ns)
	'add' operation 24 bit ('add_ln59', top.cpp:59) [554]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_1', top.cpp:59) [562]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_2', top.cpp:59) [582]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_3', top.cpp:59) [590]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_4', top.cpp:59) [610]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_5', top.cpp:59) [618]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_6', top.cpp:59) [638]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_7', top.cpp:59) [646]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_8', top.cpp:59) [666]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_9', top.cpp:59) [674]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_10', top.cpp:59) [694]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_11', top.cpp:59) [702]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_12', top.cpp:59) [722]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_13', top.cpp:59) [730]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_14', top.cpp:59) [750]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_15', top.cpp:59) [758]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_16', top.cpp:59) [778]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_17', top.cpp:59) [786]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_18', top.cpp:59) [806]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_19', top.cpp:59) [814]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_20', top.cpp:59) [834]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_21', top.cpp:59) [842]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_22', top.cpp:59) [862]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_23', top.cpp:59) [870]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_24', top.cpp:59) [890]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_25', top.cpp:59) [898]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_26', top.cpp:59) [918]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_27', top.cpp:59) [926]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_28', top.cpp:59) [946]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_29', top.cpp:59) [954]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_30', top.cpp:59) [974]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_31', top.cpp:59) [982]  (0.435 ns)
	'store' operation 0 bit ('empty_40_write_ln59', top.cpp:59) of variable 'select_ln59_31', top.cpp:59 on local variable 'empty_40' [985]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.6 seconds; current allocated memory: 916.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 916.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_66_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_66_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.76 seconds; current allocated memory: 924.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 941.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_9_VITIS_LOOP_74_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_9_VITIS_LOOP_74_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 941.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 941.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 941.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 941.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 941.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_34_4' pipeline 'VITIS_LOOP_34_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_34_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 941.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_44_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_44_5' pipeline 'VITIS_LOOP_44_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_44_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 956.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_56_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_56_7' pipeline 'VITIS_LOOP_56_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_56_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.3 seconds; current allocated memory: 980.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_66_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_66_8' pipeline 'VITIS_LOOP_66_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_66_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1008.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' pipeline 'VITIS_LOOP_73_9_VITIS_LOOP_74_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_46_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.14 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.71 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.39 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 39.68 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:49; Allocated memory: 319.117 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:02:04; Allocated memory: 24.832 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:11:18; Allocated memory: 10.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.43 seconds. CPU system time: 0.17 seconds. Elapsed time: 8.41 seconds; current allocated memory: 790.785 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.62 seconds. CPU system time: 1.34 seconds. Elapsed time: 7.33 seconds; current allocated memory: 792.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,922 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,490 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,078 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,016 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 20,023 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,230 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,233 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,236 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,246 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,244 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,242 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,246 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,278 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_56_7' (top.cpp:56:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_8' (top.cpp:66:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_34_4' (top.cpp:34:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_44_5' (top.cpp:44:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:12:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (top.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 16 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:14:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_21_1'(top.cpp:21:19) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:21:19)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_73_9'(top.cpp:73:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:73:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.21 seconds. CPU system time: 1.15 seconds. Elapsed time: 9.75 seconds; current allocated memory: 802.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 802.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 808.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 811.492 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.89 seconds; current allocated memory: 843.340 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_1'(top.cpp:21:19) and 'VITIS_LOOP_22_2'(top.cpp:22:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_9'(top.cpp:73:22) and 'VITIS_LOOP_74_10'(top.cpp:74:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (top.cpp:21:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_9' (top.cpp:73:22) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.51 seconds; current allocated memory: 894.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.35 seconds; current allocated memory: 896.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 896.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_17', top.cpp:37) to 'add' operation 24 bit ('add_ln37_26', top.cpp:37) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37_6', top.cpp:37) to 'add' operation 25 bit ('add_ln37_17', top.cpp:37) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_7', top.cpp:37) to 'add' operation 24 bit ('add_ln37_18', top.cpp:37) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_5', top.cpp:37) to 'add' operation 25 bit ('add_ln37_17', top.cpp:37) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_13', top.cpp:37) to 'add' operation 25 bit ('add_ln37_27', top.cpp:37) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_7', top.cpp:37) to 'add' operation 24 bit ('add_ln37_20', top.cpp:37) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_5', top.cpp:37) to 'add' operation 25 bit ('add_ln37_21', top.cpp:37) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_9', top.cpp:37) to 'add' operation 25 bit ('add_ln37_25', top.cpp:37) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_5', top.cpp:37) to 'add' operation 24 bit ('add_ln37_22', top.cpp:37) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_1', top.cpp:37) to 'add' operation 25 bit ('add_ln37_19', top.cpp:37) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_11', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37_6', top.cpp:37) to 'add' operation 24 bit ('add_ln37_26', top.cpp:37) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_1', top.cpp:37) to 'add' operation 24 bit ('add_ln37_22', top.cpp:37) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37', top.cpp:37) to 'add' operation 25 bit ('add_ln37_23', top.cpp:37) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_5', top.cpp:37) to 'add' operation 24 bit ('add_ln37_28', top.cpp:37) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37_2', top.cpp:37) to 'add' operation 24 bit ('add_ln37_26', top.cpp:37) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_5', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_5', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_3', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_3', top.cpp:37) to 'add' operation 24 bit ('add_ln37_30', top.cpp:37) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln37_1', top.cpp:37) to 'add' operation 25 bit ('add_ln37_31', top.cpp:37) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37', top.cpp:37) to 'add' operation 24 bit ('add_ln37_30', top.cpp:37) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln37_1', top.cpp:37) to 'select' operation 24 bit ('select_ln37_31', top.cpp:37) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln37', top.cpp:37) to 'store' operation 0 bit ('empty_write_ln37', top.cpp:37) of variable 'select_ln37_31', top.cpp:37 on local variable 'empty' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_34_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_34_4'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_34_4' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:37) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 24 bit ('add_ln37', top.cpp:37) [56]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_1', top.cpp:37) [64]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_2', top.cpp:37) [68]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_3', top.cpp:37) [76]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_4', top.cpp:37) [80]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_5', top.cpp:37) [88]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_6', top.cpp:37) [92]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_7', top.cpp:37) [100]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_8', top.cpp:37) [104]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_9', top.cpp:37) [112]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_10', top.cpp:37) [116]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_11', top.cpp:37) [124]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_12', top.cpp:37) [128]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_13', top.cpp:37) [136]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_14', top.cpp:37) [140]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_15', top.cpp:37) [148]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_16', top.cpp:37) [152]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_17', top.cpp:37) [160]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_18', top.cpp:37) [164]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_19', top.cpp:37) [172]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_20', top.cpp:37) [176]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_21', top.cpp:37) [184]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_22', top.cpp:37) [188]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_23', top.cpp:37) [196]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_24', top.cpp:37) [200]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_25', top.cpp:37) [208]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_26', top.cpp:37) [212]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_27', top.cpp:37) [220]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_28', top.cpp:37) [224]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_29', top.cpp:37) [232]  (0.435 ns)
	'add' operation 24 bit ('add_ln37_30', top.cpp:37) [236]  (1.110 ns)
	'select' operation 24 bit ('select_ln37_31', top.cpp:37) [244]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln37', top.cpp:37) of variable 'select_ln37_31', top.cpp:37 on local variable 'empty' [247]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 898.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 898.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_44_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_44_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 905.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 906.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_56_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_13', top.cpp:59) to 'add' operation 24 bit ('add_ln59_22', top.cpp:59) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln59_17', top.cpp:59) to 'add' operation 24 bit ('add_ln59_26', top.cpp:59) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_19', top.cpp:59) to 'add' operation 25 bit ('add_ln59_31', top.cpp:59) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln59_17', top.cpp:59) to 'add' operation 25 bit ('add_ln59_29', top.cpp:59) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_13', top.cpp:59) to 'add' operation 25 bit ('add_ln59_27', top.cpp:59) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_4', top.cpp:59) to 'add' operation 24 bit ('add_ln59_18', top.cpp:59) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_11', top.cpp:59) to 'add' operation 25 bit ('add_ln59_27', top.cpp:59) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_4', top.cpp:59) to 'add' operation 24 bit ('add_ln59_20', top.cpp:59) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_11', top.cpp:59) to 'add' operation 25 bit ('add_ln59_29', top.cpp:59) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_10', top.cpp:59) to 'add' operation 24 bit ('add_ln59_28', top.cpp:59) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_5', top.cpp:59) to 'add' operation 24 bit ('add_ln59_24', top.cpp:59) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_4', top.cpp:59) to 'add' operation 25 bit ('add_ln59_25', top.cpp:59) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_1', top.cpp:59) to 'add' operation 25 bit ('add_ln59_23', top.cpp:59) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln59_9', top.cpp:59) to 'add' operation 25 bit ('add_ln59_31', top.cpp:59) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_1', top.cpp:59) to 'add' operation 25 bit ('add_ln59_25', top.cpp:59) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59', top.cpp:59) to 'add' operation 25 bit ('add_ln59_25', top.cpp:59) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_1', top.cpp:59) to 'add' operation 25 bit ('add_ln59_27', top.cpp:59) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_2', top.cpp:59) to 'add' operation 25 bit ('add_ln59_29', top.cpp:59) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_3', top.cpp:59) to 'add' operation 24 bit ('add_ln59_30', top.cpp:59) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59_2', top.cpp:59) to 'add' operation 25 bit ('add_ln59_31', top.cpp:59) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln59_1', top.cpp:59) to 'add' operation 25 bit ('add_ln59_31', top.cpp:59) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln59_1', top.cpp:59) to 'add' operation 24 bit ('add_ln59_30', top.cpp:59) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59', top.cpp:59) to 'select' operation 24 bit ('select_ln59_31', top.cpp:59) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln59', top.cpp:59) to 'store' operation 0 bit ('empty_40_write_ln59', top.cpp:59) of variable 'select_ln59_31', top.cpp:59 on local variable 'empty_40' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_56_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_7'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_56_7' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:59) on local variable 'empty_40' [272]  (0.000 ns)
	'add' operation 24 bit ('add_ln59', top.cpp:59) [554]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_1', top.cpp:59) [562]  (0.435 ns)
	'add' operation 25 bit ('add_ln59_3', top.cpp:59) [583]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln59_3', top.cpp:59) [588]  (0.000 ns)
	'select' operation 24 bit ('select_ln59_3', top.cpp:59) [590]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_4', top.cpp:59) [610]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_5', top.cpp:59) [618]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_6', top.cpp:59) [638]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_7', top.cpp:59) [646]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_8', top.cpp:59) [666]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_9', top.cpp:59) [674]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_10', top.cpp:59) [694]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_11', top.cpp:59) [702]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_12', top.cpp:59) [722]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_13', top.cpp:59) [730]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_14', top.cpp:59) [750]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_15', top.cpp:59) [758]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_16', top.cpp:59) [778]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_17', top.cpp:59) [786]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_18', top.cpp:59) [806]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_19', top.cpp:59) [814]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_20', top.cpp:59) [834]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_21', top.cpp:59) [842]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_22', top.cpp:59) [862]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_23', top.cpp:59) [870]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_24', top.cpp:59) [890]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_25', top.cpp:59) [898]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_26', top.cpp:59) [918]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_27', top.cpp:59) [926]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_28', top.cpp:59) [946]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_29', top.cpp:59) [954]  (0.435 ns)
	'add' operation 24 bit ('add_ln59_30', top.cpp:59) [974]  (1.110 ns)
	'select' operation 24 bit ('select_ln59_31', top.cpp:59) [982]  (0.435 ns)
	'store' operation 0 bit ('empty_40_write_ln59', top.cpp:59) of variable 'select_ln59_31', top.cpp:59 on local variable 'empty_40' [985]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.67 seconds; current allocated memory: 916.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.61 seconds; current allocated memory: 916.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_66_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_66_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.72 seconds; current allocated memory: 925.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.63 seconds; current allocated memory: 941.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_9_VITIS_LOOP_74_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_9_VITIS_LOOP_74_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 941.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 941.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 941.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 941.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 941.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_34_4' pipeline 'VITIS_LOOP_34_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_34_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 941.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_44_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_44_5' pipeline 'VITIS_LOOP_44_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_44_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 956.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_56_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_56_7' pipeline 'VITIS_LOOP_56_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_56_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.22 seconds; current allocated memory: 980.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_66_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_66_8' pipeline 'VITIS_LOOP_66_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_66_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1008.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' pipeline 'VITIS_LOOP_73_9_VITIS_LOOP_74_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_46_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.03 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.37 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 39.68 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:49; Allocated memory: 319.035 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:51; Allocated memory: 24.832 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:10:49; Allocated memory: 10.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.6 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.37 seconds; current allocated memory: 790.711 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '/' is ambiguous (with operand types 'double' and 'data_t' (aka 'ap_fixed<24, 10, AP_RND, AP_SAT>')) (top.cpp:31:35)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2373:2997)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2374:3132)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2375:3031)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2376:3060)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2377:3379)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2378:3457)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2379:3305)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2380:3383)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2381:3342)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2382:3420)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2383:3490)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2384:3505)
INFO: [HLS 207-4370] built-in candidate operator/(double, float) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(double, double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(double, long double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(double, __float128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(double, int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(double, long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(double, long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(double, __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(double, unsigned int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(double, unsigned long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(double, unsigned long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(double, unsigned __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(float, float) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(float, double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(float, long double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(float, __float128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(float, int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(float, long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(float, long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(float, __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(float, unsigned int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(float, unsigned long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(float, unsigned long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(float, unsigned __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long double, float) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long double, double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long double, long double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long double, __float128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long double, int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long double, long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long double, long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long double, __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long double, unsigned int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long double, unsigned long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long double, unsigned long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long double, unsigned __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, float) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, long double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, __float128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, unsigned int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, unsigned long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, unsigned long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, unsigned __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(int, float) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(int, double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(int, long double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(int, __float128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(int, int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(int, long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(int, long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(int, __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(int, unsigned int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(int, unsigned long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(int, unsigned long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(int, unsigned __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long, float) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long, double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long, long double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long, __float128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long, int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long, long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long, long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long, __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long, unsigned int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long, unsigned long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long, unsigned long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long, unsigned __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long long, float) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long long, double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long long, long double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long long, __float128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long long, int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long long, long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long long, long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long long, __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long long, unsigned int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long long, unsigned long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long long, unsigned long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(long long, unsigned __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, float) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, long double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, __float128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, unsigned int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, unsigned long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, unsigned long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, unsigned __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, float) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, long double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, __float128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, unsigned int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, unsigned long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, unsigned long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, unsigned __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, float) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, long double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, __float128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, unsigned int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, unsigned long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, unsigned long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, unsigned __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, float) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, long double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, __float128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, unsigned int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, unsigned long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, unsigned long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, unsigned __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, float) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, long double) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, __float128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, __int128) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, unsigned int) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, unsigned long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, unsigned long long) (top.cpp:31:35)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, unsigned __int128) (top.cpp:31:35)
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'data_t' (aka 'ap_fixed<24, 10, AP_RND, AP_SAT>') and 'double') (top.cpp:46:43)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2373:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2374:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2375:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2376:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2377:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2378:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2379:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2380:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2381:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2382:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2383:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 24, _AP_I = 10, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_SAT, _AP_N = 0] (/tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h:2384:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (top.cpp:46:43)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (top.cpp:46:43)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 19.652 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.44 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.16 seconds; current allocated memory: 806.555 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.24 seconds. CPU system time: 1.25 seconds. Elapsed time: 6.85 seconds; current allocated memory: 808.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,899 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,475 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,220 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,067 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,005 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,281 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,774 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,777 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,780 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,786 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,784 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,782 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17,094 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,137 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,685 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,713 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_125_6' (top.cpp:125:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:81:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_133_7' (top.cpp:133:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:81:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_106_3' (top.cpp:106:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:81:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_114_4' (top.cpp:114:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'A' (top.cpp:98:10)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'C' (top.cpp:143:15)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:86:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:88:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_0' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_1' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_10' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_11' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_12' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_13' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_14' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_15' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_2' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_3' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_4' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_5' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_6' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_7' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_8' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_9' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_0' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_1' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_10' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_11' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_12' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_13' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_14' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_15' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_2' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_3' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_4' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_5' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_6' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_7' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_8' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_9' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-248] Applying array_partition to 'C_0': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_1': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_2': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_3': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_4': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_5': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_6': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_7': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_8': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_9': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_10': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_11': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_12': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_13': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_14': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_15': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_0': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_1': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_2': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_3': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_4': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_5': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_6': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_7': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_8': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_9': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_10': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_11': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_12': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_13': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_14': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_15': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_96_1'(top.cpp:96:19) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:96:19)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_141_8'(top.cpp:141:23) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:141:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.71 seconds. CPU system time: 1.13 seconds. Elapsed time: 10.02 seconds; current allocated memory: 819.902 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 819.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 825.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 827.211 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 847.973 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 903.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.3 seconds; current allocated memory: 904.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.12 seconds; current allocated memory: 904.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_17', top.cpp:109) to 'add' operation 24 bit ('add_ln109_26', top.cpp:109) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln109_6', top.cpp:109) to 'add' operation 25 bit ('add_ln109_17', top.cpp:109) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_7', top.cpp:109) to 'add' operation 24 bit ('add_ln109_18', top.cpp:109) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_5', top.cpp:109) to 'add' operation 25 bit ('add_ln109_17', top.cpp:109) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_13', top.cpp:109) to 'add' operation 25 bit ('add_ln109_27', top.cpp:109) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_7', top.cpp:109) to 'add' operation 24 bit ('add_ln109_20', top.cpp:109) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_5', top.cpp:109) to 'add' operation 25 bit ('add_ln109_21', top.cpp:109) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_9', top.cpp:109) to 'add' operation 25 bit ('add_ln109_25', top.cpp:109) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_5', top.cpp:109) to 'add' operation 24 bit ('add_ln109_22', top.cpp:109) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_1', top.cpp:109) to 'add' operation 25 bit ('add_ln109_19', top.cpp:109) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_11', top.cpp:109) to 'add' operation 25 bit ('add_ln109_31', top.cpp:109) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln109_6', top.cpp:109) to 'add' operation 24 bit ('add_ln109_26', top.cpp:109) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_1', top.cpp:109) to 'add' operation 24 bit ('add_ln109_22', top.cpp:109) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln109', top.cpp:109) to 'add' operation 25 bit ('add_ln109_23', top.cpp:109) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_5', top.cpp:109) to 'add' operation 24 bit ('add_ln109_28', top.cpp:109) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln109_2', top.cpp:109) to 'add' operation 24 bit ('add_ln109_26', top.cpp:109) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_5', top.cpp:109) to 'add' operation 25 bit ('add_ln109_31', top.cpp:109) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_5', top.cpp:109) to 'add' operation 25 bit ('add_ln109_31', top.cpp:109) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_3', top.cpp:109) to 'add' operation 25 bit ('add_ln109_31', top.cpp:109) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_3', top.cpp:109) to 'add' operation 24 bit ('add_ln109_30', top.cpp:109) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_1', top.cpp:109) to 'add' operation 25 bit ('add_ln109_31', top.cpp:109) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln109', top.cpp:109) to 'add' operation 24 bit ('add_ln109_30', top.cpp:109) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_1', top.cpp:109) to 'select' operation 24 bit ('select_ln109_31', top.cpp:109) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln109', top.cpp:109) to 'store' operation 0 bit ('empty_write_ln109', top.cpp:109) of variable 'select_ln109_31', top.cpp:109 on local variable 'empty' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_106_3' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:109) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 24 bit ('add_ln109', top.cpp:109) [56]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_1', top.cpp:109) [64]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_2', top.cpp:109) [68]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_3', top.cpp:109) [76]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_4', top.cpp:109) [80]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_5', top.cpp:109) [88]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_6', top.cpp:109) [92]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_7', top.cpp:109) [100]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_8', top.cpp:109) [104]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_9', top.cpp:109) [112]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_10', top.cpp:109) [116]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_11', top.cpp:109) [124]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_12', top.cpp:109) [128]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_13', top.cpp:109) [136]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_14', top.cpp:109) [140]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_15', top.cpp:109) [148]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_16', top.cpp:109) [152]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_17', top.cpp:109) [160]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_18', top.cpp:109) [164]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_19', top.cpp:109) [172]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_20', top.cpp:109) [176]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_21', top.cpp:109) [184]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_22', top.cpp:109) [188]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_23', top.cpp:109) [196]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_24', top.cpp:109) [200]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_25', top.cpp:109) [208]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_26', top.cpp:109) [212]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_27', top.cpp:109) [220]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_28', top.cpp:109) [224]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_29', top.cpp:109) [232]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_30', top.cpp:109) [236]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_31', top.cpp:109) [244]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln109', top.cpp:109) of variable 'select_ln109_31', top.cpp:109 on local variable 'empty' [247]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 906.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 906.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_114_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_114_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 911.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 911.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_125_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_13', top.cpp:128) to 'add' operation 24 bit ('add_ln128_22', top.cpp:128) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln128_17', top.cpp:128) to 'add' operation 24 bit ('add_ln128_26', top.cpp:128) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_19', top.cpp:128) to 'add' operation 25 bit ('add_ln128_31', top.cpp:128) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln128_17', top.cpp:128) to 'add' operation 25 bit ('add_ln128_29', top.cpp:128) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_13', top.cpp:128) to 'add' operation 25 bit ('add_ln128_27', top.cpp:128) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128_4', top.cpp:128) to 'add' operation 24 bit ('add_ln128_18', top.cpp:128) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_11', top.cpp:128) to 'add' operation 25 bit ('add_ln128_27', top.cpp:128) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128_4', top.cpp:128) to 'add' operation 24 bit ('add_ln128_20', top.cpp:128) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_11', top.cpp:128) to 'add' operation 25 bit ('add_ln128_29', top.cpp:128) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128_10', top.cpp:128) to 'add' operation 24 bit ('add_ln128_28', top.cpp:128) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_5', top.cpp:128) to 'add' operation 24 bit ('add_ln128_24', top.cpp:128) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128_4', top.cpp:128) to 'add' operation 25 bit ('add_ln128_25', top.cpp:128) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_1', top.cpp:128) to 'add' operation 25 bit ('add_ln128_23', top.cpp:128) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln128_9', top.cpp:128) to 'add' operation 25 bit ('add_ln128_31', top.cpp:128) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_1', top.cpp:128) to 'add' operation 25 bit ('add_ln128_25', top.cpp:128) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128', top.cpp:128) to 'add' operation 25 bit ('add_ln128_25', top.cpp:128) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_1', top.cpp:128) to 'add' operation 25 bit ('add_ln128_27', top.cpp:128) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128_2', top.cpp:128) to 'add' operation 25 bit ('add_ln128_29', top.cpp:128) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_3', top.cpp:128) to 'add' operation 24 bit ('add_ln128_30', top.cpp:128) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128_2', top.cpp:128) to 'add' operation 25 bit ('add_ln128_31', top.cpp:128) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_1', top.cpp:128) to 'add' operation 25 bit ('add_ln128_31', top.cpp:128) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln128_1', top.cpp:128) to 'add' operation 24 bit ('add_ln128_30', top.cpp:128) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128', top.cpp:128) to 'select' operation 24 bit ('select_ln128_31', top.cpp:128) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128', top.cpp:128) to 'store' operation 0 bit ('empty_42_write_ln128', top.cpp:128) of variable 'select_ln128_31', top.cpp:128 on local variable 'empty_42' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_125_6'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_125_6' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:128) on local variable 'empty_42' [144]  (0.000 ns)
	'add' operation 24 bit ('add_ln128', top.cpp:128) [298]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_1', top.cpp:128) [306]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_2', top.cpp:128) [326]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_3', top.cpp:128) [334]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_4', top.cpp:128) [354]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_5', top.cpp:128) [362]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_6', top.cpp:128) [382]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_7', top.cpp:128) [390]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_8', top.cpp:128) [410]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_9', top.cpp:128) [418]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_10', top.cpp:128) [438]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_11', top.cpp:128) [446]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_12', top.cpp:128) [466]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_13', top.cpp:128) [474]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_14', top.cpp:128) [494]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_15', top.cpp:128) [502]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_16', top.cpp:128) [653]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_17', top.cpp:128) [661]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_18', top.cpp:128) [681]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_19', top.cpp:128) [689]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_20', top.cpp:128) [709]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_21', top.cpp:128) [717]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_22', top.cpp:128) [737]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_23', top.cpp:128) [745]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_24', top.cpp:128) [765]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_25', top.cpp:128) [773]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_26', top.cpp:128) [793]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_27', top.cpp:128) [801]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_28', top.cpp:128) [821]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_29', top.cpp:128) [829]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_30', top.cpp:128) [849]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_31', top.cpp:128) [857]  (0.435 ns)
	'store' operation 0 bit ('empty_42_write_ln128', top.cpp:128) of variable 'select_ln128_31', top.cpp:128 on local variable 'empty_42' [860]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.69 seconds; current allocated memory: 921.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.48 seconds; current allocated memory: 922.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_133_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_133_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 922.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 922.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_141_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 922.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 922.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 923.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 923.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 924.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_106_3' pipeline 'VITIS_LOOP_106_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_106_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 927.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_114_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_114_4' pipeline 'VITIS_LOOP_114_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_114_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 941.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_125_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_125_6' pipeline 'VITIS_LOOP_125_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_125_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.87 seconds; current allocated memory: 959.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_133_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_133_7' pipeline 'VITIS_LOOP_133_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_133_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.72 seconds; current allocated memory: 977.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_141_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_141_8' pipeline 'VITIS_LOOP_141_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_141_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 980.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_47_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_C_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 994.223 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.87 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1005.766 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.25 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1023.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 39.68 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:41; Allocated memory: 233.195 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:44; Allocated memory: 24.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.5 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.33 seconds; current allocated memory: 790.719 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.46 seconds. CPU system time: 1.03 seconds. Elapsed time: 6.61 seconds; current allocated memory: 792.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,252 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 779 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 318 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 296 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 619 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 610 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 614 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 617 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 635 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 629 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 627 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 627 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 627 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 631 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 649 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Cyclic partitioning with factor 16 on dimension 1. (top.cpp:93:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_104_2'(top.cpp:104:23) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:104:23)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_127_6'(top.cpp:127:23) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:127:23)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_127_6'(top.cpp:127:23) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:127:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.29 seconds. CPU system time: 1.06 seconds. Elapsed time: 9.4 seconds; current allocated memory: 802.277 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 802.277 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 803.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 803.598 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 828.332 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 867.082 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_97_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.18 seconds; current allocated memory: 867.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 867.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_107_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 867.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 867.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_116_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_5'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_116_5' (loop 'VITIS_LOOP_116_5'): Unable to schedule 'store' operation 0 bit ('col_sums_14_addr_write_ln120', top.cpp:120) of constant 0 on array 'col_sums_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'col_sums_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46, loop 'VITIS_LOOP_116_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 868.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 868.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_132_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 868.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 868.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_140_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_140_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 868.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 868.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 869.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 869.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_97_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 869.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_107_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_107_4' pipeline 'VITIS_LOOP_107_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_107_4/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_107_4/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_107_4/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_107_4/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_107_4/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_107_4/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_107_4/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_107_4/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_107_4/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_107_4/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_107_4/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_107_4/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_107_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 872.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_116_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_116_5' pipeline 'VITIS_LOOP_116_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_116_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 875.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_132_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_132_8' pipeline 'VITIS_LOOP_132_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_8/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_8/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_8/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_8/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_8/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_8/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_8/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_8/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_8/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_8/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_8/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_8/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_132_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 880.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_140_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_140_9' pipeline 'VITIS_LOOP_140_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_140_9/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_140_9/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_140_9/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_140_9/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_140_9/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_140_9/m_axi_C_0_AWBURST' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.44 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.17 seconds; current allocated memory: 806.613 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.08 seconds. CPU system time: 1.11 seconds. Elapsed time: 6.3 seconds; current allocated memory: 808.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,897 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 255 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 931 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 909 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 912 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 911 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 920 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 918 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 917 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 917 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 917 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 921 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 944 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-248] Applying array_partition to 'A_local': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:90:9)
INFO: [HLS 214-248] Applying array_partition to 'tmp_local': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:91:12)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Cyclic partitioning with factor 16 on dimension 1. (top.cpp:92:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_105_2'(top.cpp:105:23) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:105:23)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_132_7'(top.cpp:132:23) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:132:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.33 seconds. CPU system time: 1.07 seconds. Elapsed time: 9.15 seconds; current allocated memory: 818.098 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 818.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 819.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 819.906 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 845.184 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_105_2'(top.cpp:105:23) and 'VITIS_LOOP_106_3'(top.cpp:106:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_132_7'(top.cpp:132:23) and 'VITIS_LOOP_133_8'(top.cpp:133:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_2' (top.cpp:105:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_132_7' (top.cpp:132:23) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 884.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.22 seconds; current allocated memory: 884.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 884.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_2_VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_2_VITIS_LOOP_106_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 884.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 884.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_116_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 884.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 884.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_123_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_6'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_123_6' (loop 'VITIS_LOOP_123_6'): Unable to schedule 'store' operation 0 bit ('col_sums_14_addr_write_ln127', top.cpp:127) of constant 0 on array 'col_sums_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'col_sums_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46, loop 'VITIS_LOOP_123_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 888.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 888.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_7_VITIS_LOOP_133_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_132_7_VITIS_LOOP_133_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 888.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 888.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 888.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 888.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_99_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 888.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3' pipeline 'VITIS_LOOP_105_2_VITIS_LOOP_106_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 891.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_116_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_116_5' pipeline 'VITIS_LOOP_116_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_116_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 894.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_123_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_123_6' pipeline 'VITIS_LOOP_123_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_123_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 899.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8' pipeline 'VITIS_LOOP_132_7_VITIS_LOOP_133_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8/m_axi_C_0_AWCACHE' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.47 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.21 seconds; current allocated memory: 790.785 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.4 seconds. CPU system time: 1.22 seconds. Elapsed time: 6.86 seconds; current allocated memory: 792.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,897 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,496 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,355 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,219 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,164 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,696 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,522 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,555 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,573 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,582 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,550 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,549 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,549 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,549 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,553 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,546 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_139_8' (top.cpp:139:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_127_6' (top.cpp:127:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-248] Applying array_partition to 'A_local': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:90:9)
INFO: [HLS 214-248] Applying array_partition to 'tmp_local': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:91:12)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Cyclic partitioning with factor 16 on dimension 1. (top.cpp:92:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_106_2'(top.cpp:106:23) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:106:23)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_138_7'(top.cpp:138:23) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:138:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.08 seconds. CPU system time: 1.18 seconds. Elapsed time: 9.97 seconds; current allocated memory: 802.426 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 802.426 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 805.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 806.438 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 834.059 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_106_2'(top.cpp:106:23) and 'VITIS_LOOP_107_3'(top.cpp:107:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_138_7'(top.cpp:138:23) and 'VITIS_LOOP_139_8'(top.cpp:139:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_2' (top.cpp:106:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_7' (top.cpp:138:23) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.82 seconds; current allocated memory: 867.121 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.21 seconds; current allocated memory: 868.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 868.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_2_VITIS_LOOP_107_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_2_VITIS_LOOP_107_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 869.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 869.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_119_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_119_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 869.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 869.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_127_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_6'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_127_6' (loop 'VITIS_LOOP_127_6'): Unable to schedule 'store' operation 0 bit ('col_sums_addr_write_ln132', top.cpp:132) of variable 'add_ln132', top.cpp:132 on array 'col_sums' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'col_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 45, loop 'VITIS_LOOP_127_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 876.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 876.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_7_VITIS_LOOP_139_8'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8' (loop 'VITIS_LOOP_138_7_VITIS_LOOP_139_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln139', top.cpp:139) on port 'C' (top.cpp:139) and bus write operation ('C_addr_write_ln139', top.cpp:139) on port 'C' (top.cpp:139).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8' (loop 'VITIS_LOOP_138_7_VITIS_LOOP_139_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln139', top.cpp:139) on port 'C' (top.cpp:139) and bus write operation ('C_addr_write_ln139', top.cpp:139) on port 'C' (top.cpp:139).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8' (loop 'VITIS_LOOP_138_7_VITIS_LOOP_139_8'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln139', top.cpp:139) on port 'C' (top.cpp:139) and bus write operation ('C_addr_write_ln139', top.cpp:139) on port 'C' (top.cpp:139).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8' (loop 'VITIS_LOOP_138_7_VITIS_LOOP_139_8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln139', top.cpp:139) on port 'C' (top.cpp:139) and bus write operation ('C_addr_write_ln139', top.cpp:139) on port 'C' (top.cpp:139).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8' (loop 'VITIS_LOOP_138_7_VITIS_LOOP_139_8'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln139', top.cpp:139) on port 'C' (top.cpp:139) and bus write operation ('C_addr_write_ln139', top.cpp:139) on port 'C' (top.cpp:139).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8' (loop 'VITIS_LOOP_138_7_VITIS_LOOP_139_8'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln139', top.cpp:139) on port 'C' (top.cpp:139) and bus write operation ('C_addr_write_ln139', top.cpp:139) on port 'C' (top.cpp:139).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 19, loop 'VITIS_LOOP_138_7_VITIS_LOOP_139_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 884.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 884.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 884.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 884.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_100_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 885.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3' pipeline 'VITIS_LOOP_106_2_VITIS_LOOP_107_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 887.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_119_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_119_5' pipeline 'VITIS_LOOP_119_5' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.45 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.21 seconds; current allocated memory: 806.629 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.06 seconds. CPU system time: 1.1 seconds. Elapsed time: 6.34 seconds; current allocated memory: 808.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,956 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,754 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,999 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,617 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,300 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,027 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,030 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,033 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,042 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,039 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,036 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,036 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,036 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,040 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,089 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_152_9' (top.cpp:152:23) in function 'top_kernel' partially with a factor of 2 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_156_10' (top.cpp:156:28) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_144_8' (top.cpp:144:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_118_4' (top.cpp:118:23) in function 'top_kernel' partially with a factor of 2 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_122_5' (top.cpp:122:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_130_6' (top.cpp:130:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:89:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:90:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:91:8)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Cyclic partitioning with factor 16 on dimension 1. (top.cpp:92:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_110_2'(top.cpp:110:23) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:110:23)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_164_11'(top.cpp:164:24) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:164:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.67 seconds. CPU system time: 1.12 seconds. Elapsed time: 9.9 seconds; current allocated memory: 818.352 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 818.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 826.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 827.855 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.28 seconds; current allocated memory: 862.914 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_110_2'(top.cpp:110:23) and 'VITIS_LOOP_111_3'(top.cpp:111:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_143_7'(top.cpp:143:23) and 'VITIS_LOOP_144_8'(top.cpp:144:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_164_11'(top.cpp:164:24) and 'VITIS_LOOP_165_12'(top.cpp:165:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_2' (top.cpp:110:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_7' (top.cpp:143:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_164_11' (top.cpp:164:24) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 964.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.41 seconds; current allocated memory: 965.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 965.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_2_VITIS_LOOP_111_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_110_2_VITIS_LOOP_111_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 968.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 968.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_122_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_17', top.cpp:125) to 'add' operation 24 bit ('add_ln125_26', top.cpp:125) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln125_6', top.cpp:125) to 'add' operation 25 bit ('add_ln125_17', top.cpp:125) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_7', top.cpp:125) to 'add' operation 24 bit ('add_ln125_18', top.cpp:125) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_5', top.cpp:125) to 'add' operation 25 bit ('add_ln125_17', top.cpp:125) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_13', top.cpp:125) to 'add' operation 25 bit ('add_ln125_27', top.cpp:125) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_7', top.cpp:125) to 'add' operation 24 bit ('add_ln125_20', top.cpp:125) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_5', top.cpp:125) to 'add' operation 25 bit ('add_ln125_21', top.cpp:125) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_9', top.cpp:125) to 'add' operation 25 bit ('add_ln125_25', top.cpp:125) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_5', top.cpp:125) to 'add' operation 24 bit ('add_ln125_22', top.cpp:125) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_1', top.cpp:125) to 'add' operation 25 bit ('add_ln125_19', top.cpp:125) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_11', top.cpp:125) to 'add' operation 25 bit ('add_ln125_31', top.cpp:125) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln125_6', top.cpp:125) to 'add' operation 24 bit ('add_ln125_26', top.cpp:125) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_1', top.cpp:125) to 'add' operation 24 bit ('add_ln125_22', top.cpp:125) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln125', top.cpp:125) to 'add' operation 25 bit ('add_ln125_23', top.cpp:125) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_5', top.cpp:125) to 'add' operation 24 bit ('add_ln125_28', top.cpp:125) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln125_2', top.cpp:125) to 'add' operation 24 bit ('add_ln125_26', top.cpp:125) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_5', top.cpp:125) to 'add' operation 25 bit ('add_ln125_31', top.cpp:125) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_5', top.cpp:125) to 'add' operation 25 bit ('add_ln125_31', top.cpp:125) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_3', top.cpp:125) to 'add' operation 25 bit ('add_ln125_31', top.cpp:125) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_3', top.cpp:125) to 'add' operation 24 bit ('add_ln125_30', top.cpp:125) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_1', top.cpp:125) to 'add' operation 25 bit ('add_ln125_31', top.cpp:125) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln125', top.cpp:125) to 'add' operation 24 bit ('add_ln125_30', top.cpp:125) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_1', top.cpp:125) to 'select' operation 24 bit ('select_ln125_32', top.cpp:125) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln125', top.cpp:125) to 'store' operation 0 bit ('empty_write_ln125', top.cpp:125) of variable 'select_ln125_32', top.cpp:125 on local variable 'empty' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_122_5'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_122_5' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:125) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 24 bit ('add_ln125', top.cpp:125) [57]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_1', top.cpp:125) [65]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_2', top.cpp:125) [69]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_3', top.cpp:125) [77]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_4', top.cpp:125) [81]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_5', top.cpp:125) [89]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_6', top.cpp:125) [93]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_7', top.cpp:125) [101]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_8', top.cpp:125) [105]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_9', top.cpp:125) [113]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_10', top.cpp:125) [117]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_11', top.cpp:125) [125]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_12', top.cpp:125) [129]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_13', top.cpp:125) [137]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_14', top.cpp:125) [141]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_15', top.cpp:125) [149]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_16', top.cpp:125) [153]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_17', top.cpp:125) [161]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_18', top.cpp:125) [165]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_19', top.cpp:125) [173]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_20', top.cpp:125) [177]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_21', top.cpp:125) [185]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_22', top.cpp:125) [189]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_23', top.cpp:125) [197]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_24', top.cpp:125) [201]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_25', top.cpp:125) [209]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_26', top.cpp:125) [213]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_27', top.cpp:125) [221]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_28', top.cpp:125) [225]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_29', top.cpp:125) [233]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_30', top.cpp:125) [237]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_32', top.cpp:125) [245]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln125', top.cpp:125) of variable 'select_ln125_32', top.cpp:125 on local variable 'empty' [248]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 969.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 969.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_130_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_130_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 972.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 973.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_122_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_17', top.cpp:125) to 'add' operation 24 bit ('add_ln125_26', top.cpp:125) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln125_6', top.cpp:125) to 'add' operation 25 bit ('add_ln125_17', top.cpp:125) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_7', top.cpp:125) to 'add' operation 24 bit ('add_ln125_18', top.cpp:125) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_5', top.cpp:125) to 'add' operation 25 bit ('add_ln125_17', top.cpp:125) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_13', top.cpp:125) to 'add' operation 25 bit ('add_ln125_27', top.cpp:125) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_7', top.cpp:125) to 'add' operation 24 bit ('add_ln125_20', top.cpp:125) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_5', top.cpp:125) to 'add' operation 25 bit ('add_ln125_21', top.cpp:125) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_9', top.cpp:125) to 'add' operation 25 bit ('add_ln125_25', top.cpp:125) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_5', top.cpp:125) to 'add' operation 24 bit ('add_ln125_22', top.cpp:125) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_1', top.cpp:125) to 'add' operation 25 bit ('add_ln125_19', top.cpp:125) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_11', top.cpp:125) to 'add' operation 25 bit ('add_ln125_31', top.cpp:125) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln125_6', top.cpp:125) to 'add' operation 24 bit ('add_ln125_26', top.cpp:125) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_1', top.cpp:125) to 'add' operation 24 bit ('add_ln125_22', top.cpp:125) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln125', top.cpp:125) to 'add' operation 25 bit ('add_ln125_23', top.cpp:125) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_5', top.cpp:125) to 'add' operation 24 bit ('add_ln125_28', top.cpp:125) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln125_2', top.cpp:125) to 'add' operation 24 bit ('add_ln125_26', top.cpp:125) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_5', top.cpp:125) to 'add' operation 25 bit ('add_ln125_31', top.cpp:125) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_5', top.cpp:125) to 'add' operation 25 bit ('add_ln125_31', top.cpp:125) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_3', top.cpp:125) to 'add' operation 25 bit ('add_ln125_31', top.cpp:125) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_3', top.cpp:125) to 'add' operation 24 bit ('add_ln125_30', top.cpp:125) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln125_1', top.cpp:125) to 'add' operation 25 bit ('add_ln125_31', top.cpp:125) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln125', top.cpp:125) to 'add' operation 24 bit ('add_ln125_30', top.cpp:125) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln125_1', top.cpp:125) to 'select' operation 24 bit ('select_ln125_31', top.cpp:125) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln125', top.cpp:125) to 'store' operation 0 bit ('empty_write_ln125', top.cpp:125) of variable 'select_ln125_31', top.cpp:125 on local variable 'empty' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_122_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_122_5'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_122_51' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:125) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 24 bit ('add_ln125', top.cpp:125) [57]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_1', top.cpp:125) [65]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_2', top.cpp:125) [69]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_3', top.cpp:125) [77]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_4', top.cpp:125) [81]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_5', top.cpp:125) [89]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_6', top.cpp:125) [93]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_7', top.cpp:125) [101]  (0.435 ns)
	'add' operation 25 bit ('add_ln125_9', top.cpp:125) [106]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln125_9', top.cpp:125) [111]  (0.000 ns)
	'select' operation 24 bit ('select_ln125_9', top.cpp:125) [113]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_10', top.cpp:125) [117]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_11', top.cpp:125) [125]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_12', top.cpp:125) [129]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_13', top.cpp:125) [137]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_14', top.cpp:125) [141]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_15', top.cpp:125) [149]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_16', top.cpp:125) [153]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_17', top.cpp:125) [161]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_18', top.cpp:125) [165]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_19', top.cpp:125) [173]  (0.435 ns)
	'add' operation 25 bit ('add_ln125_21', top.cpp:125) [178]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln125_21', top.cpp:125) [183]  (0.000 ns)
	'select' operation 24 bit ('select_ln125_21', top.cpp:125) [185]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_22', top.cpp:125) [189]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_23', top.cpp:125) [197]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_24', top.cpp:125) [201]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_25', top.cpp:125) [209]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_26', top.cpp:125) [213]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_27', top.cpp:125) [221]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_28', top.cpp:125) [225]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_29', top.cpp:125) [233]  (0.435 ns)
	'add' operation 24 bit ('add_ln125_30', top.cpp:125) [237]  (1.110 ns)
	'select' operation 24 bit ('select_ln125_31', top.cpp:125) [245]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln125', top.cpp:125) of variable 'select_ln125_31', top.cpp:125 on local variable 'empty' [248]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 976.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 976.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_130_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_130_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 978.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 979.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Outline_VITIS_LOOP_118_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 981.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 981.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln147_19', top.cpp:147) to 'add' operation 24 bit ('add_ln147_28', top.cpp:147) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln147_2', top.cpp:147) to 'add' operation 24 bit ('add_ln147_12', top.cpp:147) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln147_17', top.cpp:147) to 'add' operation 25 bit ('add_ln147_29', top.cpp:147) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln147_1', top.cpp:147) to 'add' operation 25 bit ('add_ln147_13', top.cpp:147) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln147_17', top.cpp:147) to 'add' operation 25 bit ('add_ln147_31', top.cpp:147) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln147_1', top.cpp:147) to 'add' operation 24 bit ('add_ln147_14', top.cpp:147) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln147_5', top.cpp:147) to 'add' operation 25 bit ('add_ln147_21', top.cpp:147) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln147_15', top.cpp:147) to 'add' operation 24 bit ('add_ln147_30', top.cpp:147) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln147_3', top.cpp:147) to 'add' operation 24 bit ('add_ln147_20', top.cpp:147) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln147_5', top.cpp:147) to 'add' operation 25 bit ('add_ln147_23', top.cpp:147) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln147_3', top.cpp:147) to 'add' operation 25 bit ('add_ln147_23', top.cpp:147) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln147_11', top.cpp:147) to 'add' operation 24 bit ('add_ln147_30', top.cpp:147) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln147_9', top.cpp:147) to 'add' operation 24 bit ('add_ln147_30', top.cpp:147) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln147_7', top.cpp:147) to 'add' operation 25 bit ('add_ln147_29', top.cpp:147) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln147_7', top.cpp:147) to 'add' operation 24 bit ('add_ln147_30', top.cpp:147) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln147', top.cpp:147) to 'add' operation 24 bit ('add_ln147_24', top.cpp:147) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln147_1', top.cpp:147) to 'add' operation 24 bit ('add_ln147_26', top.cpp:147) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln147', top.cpp:147) to 'add' operation 25 bit ('add_ln147_27', top.cpp:147) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln147_1', top.cpp:147) to 'add' operation 24 bit ('add_ln147_28', top.cpp:147) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln147_2', top.cpp:147) to 'add' operation 25 bit ('add_ln147_31', top.cpp:147) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln147_1', top.cpp:147) to 'add' operation 24 bit ('add_ln147_30', top.cpp:147) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln147_1', top.cpp:147) to 'add' operation 25 bit ('add_ln147_31', top.cpp:147) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln147', top.cpp:147) to 'select' operation 24 bit ('select_ln147_31', top.cpp:147) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_143_7_VITIS_LOOP_144_8'
WARNING: [HLS 200-871] Estimated clock period (24.712 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8' consists of the following:
	'load' operation 24 bit ('p_load') on local variable 'empty' [59]  (0.000 ns)
	'phi' operation 24 bit ('tmp_651', top.cpp:147) with incoming values : ('p_load') ('tmp_65', top.cpp:147) [115]  (0.000 ns)
	'add' operation 24 bit ('add_ln147', top.cpp:147) [171]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_1', top.cpp:147) [179]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_2', top.cpp:147) [199]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_3', top.cpp:147) [207]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_4', top.cpp:147) [262]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_5', top.cpp:147) [270]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_6', top.cpp:147) [290]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_7', top.cpp:147) [298]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_8', top.cpp:147) [354]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_9', top.cpp:147) [362]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_10', top.cpp:147) [382]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_11', top.cpp:147) [390]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_12', top.cpp:147) [444]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_13', top.cpp:147) [452]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_14', top.cpp:147) [472]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_15', top.cpp:147) [480]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_16', top.cpp:147) [536]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_17', top.cpp:147) [544]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_18', top.cpp:147) [564]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_19', top.cpp:147) [572]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_20', top.cpp:147) [627]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_21', top.cpp:147) [635]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_22', top.cpp:147) [655]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_23', top.cpp:147) [663]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_24', top.cpp:147) [717]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_25', top.cpp:147) [725]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_26', top.cpp:147) [745]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_27', top.cpp:147) [753]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_28', top.cpp:147) [807]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_29', top.cpp:147) [815]  (0.435 ns)
	'add' operation 24 bit ('add_ln147_30', top.cpp:147) [835]  (1.110 ns)
	'select' operation 24 bit ('select_ln147_31', top.cpp:147) [843]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln147', top.cpp:147) of variable 'select_ln147_31', top.cpp:147 on local variable 'empty' [900]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.95 seconds; current allocated memory: 993.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.33 seconds; current allocated memory: 994.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_156_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_156_10' (loop 'VITIS_LOOP_156_10'): Unable to schedule 'store' operation 0 bit ('C_13_addr_1_write_ln159', top.cpp:159) of variable 'select_ln159_11', top.cpp:159 on array 'C_13' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_13'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_156_10' (loop 'VITIS_LOOP_156_10'): Unable to schedule 'store' operation 0 bit ('C_13_addr_3_write_ln159', top.cpp:159) of variable 'select_ln159_27', top.cpp:159 on array 'C_13' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_13'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_156_10' (loop 'VITIS_LOOP_156_10'): Unable to schedule 'store' operation 0 bit ('C_13_addr_5_write_ln159', top.cpp:159) of variable 'select_ln159_43', top.cpp:159 on array 'C_13' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_156_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.69 seconds; current allocated memory: 999.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1015.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_156_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_156_103' (loop 'VITIS_LOOP_156_10'): Unable to schedule 'store' operation 0 bit ('C_14_addr_1_write_ln159', top.cpp:159) of variable 'select_ln159_11', top.cpp:159 on array 'C_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_14'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_156_103' (loop 'VITIS_LOOP_156_10'): Unable to schedule 'store' operation 0 bit ('C_14_addr_3_write_ln159', top.cpp:159) of variable 'select_ln159_27', top.cpp:159 on array 'C_14' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_14'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_156_103' (loop 'VITIS_LOOP_156_10'): Unable to schedule 'store' operation 0 bit ('C_14_addr_5_write_ln159', top.cpp:159) of variable 'select_ln159_43', top.cpp:159 on array 'C_14' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_156_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.39 seconds; current allocated memory: 1017.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1017.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_11_VITIS_LOOP_165_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_164_11_VITIS_LOOP_165_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1017.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1017.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1017.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1017.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_104_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1017.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3' pipeline 'VITIS_LOOP_110_2_VITIS_LOOP_111_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1017.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_122_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_122_5' pipeline 'VITIS_LOOP_122_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_122_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1017.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_130_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_130_6' pipeline 'VITIS_LOOP_130_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_130_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_122_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_122_51' pipeline 'VITIS_LOOP_122_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_122_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_130_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_130_62' pipeline 'VITIS_LOOP_130_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_130_62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Outline_VITIS_LOOP_118_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Outline_VITIS_LOOP_118_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8' pipeline 'VITIS_LOOP_143_7_VITIS_LOOP_144_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_156_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_156_10' pipeline 'VITIS_LOOP_156_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_156_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_156_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_156_103' pipeline 'VITIS_LOOP_156_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_156_103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12' pipeline 'VITIS_LOOP_164_11_VITIS_LOOP_165_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_C_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-2167] Implementing memory 'top_kernel_tmp_RAM_1WNR_AUTO_1R1W' using auto RAMs with 7 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_col_sums_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.92 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.57 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.58 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.92 seconds; current allocated memory: 1.172 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 39.68 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:16; Allocated memory: 408.992 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:49; Allocated memory: 23.867 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:10:32; Allocated memory: 11.918 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.43 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.18 seconds; current allocated memory: 806.559 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.56 seconds. CPU system time: 1.17 seconds. Elapsed time: 6.95 seconds; current allocated memory: 808.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,956 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,633 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,289 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,085 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 26,774 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,578 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,581 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,584 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,587 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,581 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,578 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,578 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,578 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,582 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,639 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_148_9' (top.cpp:148:23) in function 'top_kernel' partially with a factor of 4 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_152_10' (top.cpp:152:28) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_140_8' (top.cpp:140:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_117_4' (top.cpp:117:23) in function 'top_kernel' partially with a factor of 2 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_121_5' (top.cpp:121:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_129_6' (top.cpp:129:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:89:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:90:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:91:8)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Cyclic partitioning with factor 16 on dimension 1. (top.cpp:92:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_109_2'(top.cpp:109:23) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:109:23)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_160_11'(top.cpp:160:24) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:160:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.03 seconds. CPU system time: 1.12 seconds. Elapsed time: 14.69 seconds; current allocated memory: 818.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 818.402 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 829.219 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 831.727 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.16 seconds; current allocated memory: 870.945 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_2'(top.cpp:109:23) and 'VITIS_LOOP_110_3'(top.cpp:110:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_139_7'(top.cpp:139:23) and 'VITIS_LOOP_140_8'(top.cpp:140:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_160_11'(top.cpp:160:24) and 'VITIS_LOOP_161_12'(top.cpp:161:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_2' (top.cpp:109:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_7' (top.cpp:139:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_11' (top.cpp:160:24) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.52 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.64 seconds; current allocated memory: 996.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.32 seconds; current allocated memory: 998.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 998.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_2_VITIS_LOOP_110_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_2_VITIS_LOOP_110_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1002.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1002.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 25 bit ('add_ln124_21', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_4', top.cpp:124) to 'add' operation 24 bit ('add_ln124_14', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_11', top.cpp:124) to 'add' operation 25 bit ('add_ln124_19', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_12', top.cpp:124) to 'add' operation 25 bit ('add_ln124_25', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_11', top.cpp:124) to 'add' operation 25 bit ('add_ln124_21', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_7', top.cpp:124) to 'add' operation 25 bit ('add_ln124_21', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_2', top.cpp:124) to 'add' operation 24 bit ('add_ln124_16', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_14', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 24 bit ('add_ln124_28', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_12', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_5', top.cpp:124) to 'add' operation 24 bit ('add_ln124_22', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'add' operation 24 bit ('add_ln124_28', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_2', top.cpp:124) to 'add' operation 25 bit ('add_ln124_23', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_4', top.cpp:124) to 'add' operation 24 bit ('add_ln124_26', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_2', top.cpp:124) to 'add' operation 25 bit ('add_ln124_25', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_24', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_8', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_2', top.cpp:124) to 'add' operation 24 bit ('add_ln124_28', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_2', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'select' operation 24 bit ('select_ln124_48', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'store' operation 0 bit ('empty_35_write_ln124', top.cpp:124) of variable 'select_ln124_48', top.cpp:124 on local variable 'empty_35' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_5' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty_35' [49]  (0.000 ns)
	'add' operation 24 bit ('add_ln124', top.cpp:124) [94]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_2', top.cpp:124) [102]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_3', top.cpp:124) [109]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_3', top.cpp:124) [114]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_5', top.cpp:124) [116]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_4', top.cpp:124) [122]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_8', top.cpp:124) [130]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_6', top.cpp:124) [136]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_11', top.cpp:124) [144]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_9', top.cpp:124) [151]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_9', top.cpp:124) [156]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_14', top.cpp:124) [158]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_10', top.cpp:124) [164]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_17', top.cpp:124) [172]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_12', top.cpp:124) [178]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_20', top.cpp:124) [186]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_14', top.cpp:124) [192]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_23', top.cpp:124) [200]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_16', top.cpp:124) [206]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_26', top.cpp:124) [214]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_18', top.cpp:124) [220]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_29', top.cpp:124) [228]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_20', top.cpp:124) [234]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_32', top.cpp:124) [242]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_22', top.cpp:124) [248]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_35', top.cpp:124) [256]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_24', top.cpp:124) [262]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_38', top.cpp:124) [270]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_26', top.cpp:124) [276]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_41', top.cpp:124) [284]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_28', top.cpp:124) [290]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_44', top.cpp:124) [298]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_30', top.cpp:124) [304]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_48', top.cpp:124) [312]  (0.435 ns)
	'store' operation 0 bit ('empty_35_write_ln124', top.cpp:124) of variable 'select_ln124_48', top.cpp:124 on local variable 'empty_35' [315]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1004.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1004.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1007.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1007.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 25 bit ('add_ln124_21', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_4', top.cpp:124) to 'add' operation 24 bit ('add_ln124_14', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_11', top.cpp:124) to 'add' operation 25 bit ('add_ln124_19', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_12', top.cpp:124) to 'add' operation 25 bit ('add_ln124_25', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_11', top.cpp:124) to 'add' operation 25 bit ('add_ln124_21', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_7', top.cpp:124) to 'add' operation 25 bit ('add_ln124_21', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_2', top.cpp:124) to 'add' operation 24 bit ('add_ln124_16', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_14', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 24 bit ('add_ln124_28', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_12', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_5', top.cpp:124) to 'add' operation 24 bit ('add_ln124_22', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'add' operation 24 bit ('add_ln124_28', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_2', top.cpp:124) to 'add' operation 25 bit ('add_ln124_23', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_4', top.cpp:124) to 'add' operation 24 bit ('add_ln124_26', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_2', top.cpp:124) to 'add' operation 25 bit ('add_ln124_25', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_24', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_8', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_2', top.cpp:124) to 'add' operation 24 bit ('add_ln124_28', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_2', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'select' operation 24 bit ('select_ln124_47', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'store' operation 0 bit ('empty_34_write_ln124', top.cpp:124) of variable 'select_ln124_47', top.cpp:124 on local variable 'empty_34' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_51' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty_34' [49]  (0.000 ns)
	'add' operation 24 bit ('add_ln124', top.cpp:124) [94]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_2', top.cpp:124) [102]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_3', top.cpp:124) [109]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_3', top.cpp:124) [114]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_5', top.cpp:124) [116]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_4', top.cpp:124) [122]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_8', top.cpp:124) [130]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_6', top.cpp:124) [136]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_11', top.cpp:124) [144]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_8', top.cpp:124) [150]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_14', top.cpp:124) [158]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_10', top.cpp:124) [164]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_17', top.cpp:124) [172]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_12', top.cpp:124) [178]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_20', top.cpp:124) [186]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_14', top.cpp:124) [192]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_23', top.cpp:124) [200]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_16', top.cpp:124) [206]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_26', top.cpp:124) [214]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_18', top.cpp:124) [220]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_29', top.cpp:124) [228]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_20', top.cpp:124) [234]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_32', top.cpp:124) [242]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_22', top.cpp:124) [248]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_35', top.cpp:124) [256]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_24', top.cpp:124) [262]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_38', top.cpp:124) [270]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_26', top.cpp:124) [276]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_41', top.cpp:124) [284]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_28', top.cpp:124) [290]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_44', top.cpp:124) [298]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_30', top.cpp:124) [304]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_47', top.cpp:124) [312]  (0.435 ns)
	'store' operation 0 bit ('empty_34_write_ln124', top.cpp:124) of variable 'select_ln124_47', top.cpp:124 on local variable 'empty_34' [315]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1012.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1012.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1015.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1015.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Outline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1017.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1017.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_19', top.cpp:143) to 'add' operation 24 bit ('add_ln143_28', top.cpp:143) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_2', top.cpp:143) to 'add' operation 24 bit ('add_ln143_12', top.cpp:143) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_17', top.cpp:143) to 'add' operation 25 bit ('add_ln143_29', top.cpp:143) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'add' operation 25 bit ('add_ln143_13', top.cpp:143) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_17', top.cpp:143) to 'add' operation 25 bit ('add_ln143_31', top.cpp:143) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'add' operation 24 bit ('add_ln143_14', top.cpp:143) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_5', top.cpp:143) to 'add' operation 25 bit ('add_ln143_21', top.cpp:143) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_15', top.cpp:143) to 'add' operation 24 bit ('add_ln143_30', top.cpp:143) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_3', top.cpp:143) to 'add' operation 24 bit ('add_ln143_20', top.cpp:143) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_5', top.cpp:143) to 'add' operation 25 bit ('add_ln143_23', top.cpp:143) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_3', top.cpp:143) to 'add' operation 25 bit ('add_ln143_23', top.cpp:143) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_11', top.cpp:143) to 'add' operation 24 bit ('add_ln143_30', top.cpp:143) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_9', top.cpp:143) to 'add' operation 24 bit ('add_ln143_30', top.cpp:143) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_7', top.cpp:143) to 'add' operation 25 bit ('add_ln143_29', top.cpp:143) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_7', top.cpp:143) to 'add' operation 24 bit ('add_ln143_30', top.cpp:143) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'add' operation 24 bit ('add_ln143_24', top.cpp:143) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_1', top.cpp:143) to 'add' operation 24 bit ('add_ln143_26', top.cpp:143) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'add' operation 25 bit ('add_ln143_27', top.cpp:143) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_1', top.cpp:143) to 'add' operation 24 bit ('add_ln143_28', top.cpp:143) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_2', top.cpp:143) to 'add' operation 25 bit ('add_ln143_31', top.cpp:143) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_1', top.cpp:143) to 'add' operation 24 bit ('add_ln143_30', top.cpp:143) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'add' operation 25 bit ('add_ln143_31', top.cpp:143) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'select' operation 24 bit ('select_ln143_31', top.cpp:143) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'
WARNING: [HLS 200-871] Estimated clock period (24.712 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' consists of the following:
	'load' operation 24 bit ('p_load') on local variable 'empty' [91]  (0.000 ns)
	'phi' operation 24 bit ('tmp_971', top.cpp:143) with incoming values : ('p_load') ('tmp_97', top.cpp:143) [147]  (0.000 ns)
	'add' operation 24 bit ('add_ln143', top.cpp:143) [235]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_1', top.cpp:143) [243]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_2', top.cpp:143) [263]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_3', top.cpp:143) [271]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_4', top.cpp:143) [291]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_5', top.cpp:143) [299]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_6', top.cpp:143) [319]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_7', top.cpp:143) [327]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_8', top.cpp:143) [414]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_9', top.cpp:143) [422]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_10', top.cpp:143) [442]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_11', top.cpp:143) [450]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_12', top.cpp:143) [470]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_13', top.cpp:143) [478]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_14', top.cpp:143) [498]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_15', top.cpp:143) [506]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_16', top.cpp:143) [594]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_17', top.cpp:143) [602]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_18', top.cpp:143) [622]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_19', top.cpp:143) [630]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_20', top.cpp:143) [650]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_21', top.cpp:143) [658]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_22', top.cpp:143) [678]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_23', top.cpp:143) [686]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_24', top.cpp:143) [772]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_25', top.cpp:143) [780]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_26', top.cpp:143) [800]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_27', top.cpp:143) [808]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_28', top.cpp:143) [828]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_29', top.cpp:143) [836]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_30', top.cpp:143) [856]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_31', top.cpp:143) [864]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln143', top.cpp:143) of variable 'select_ln143_31', top.cpp:143 on local variable 'empty' [921]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.86 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_10' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_9_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_19', top.cpp:155 on array 'C_9' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_103' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_10_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_83', top.cpp:155 on array 'C_10' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_104' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_11_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_82', top.cpp:155 on array 'C_11' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_105' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_12_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_19', top.cpp:155 on array 'C_12' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_11_VITIS_LOOP_161_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_160_11_VITIS_LOOP_161_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3' pipeline 'VITIS_LOOP_109_2_VITIS_LOOP_110_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_5' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_6' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_51' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_62' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Outline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Outline_VITIS_LOOP_117_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' pipeline 'VITIS_LOOP_139_7_VITIS_LOOP_140_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_10' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_103' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_104' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_104'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_105' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12' pipeline 'VITIS_LOOP_160_11_VITIS_LOOP_161_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_C_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-2167] Implementing memory 'top_kernel_tmp_RAM_1WNR_AUTO_1R1W' using auto RAMs with 3 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_col_sums_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.26 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.52 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.32 seconds; current allocated memory: 806.621 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.63 seconds. CPU system time: 1.2 seconds. Elapsed time: 6.98 seconds; current allocated memory: 808.348 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,956 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,434 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,503 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,991 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,777 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 35,474 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,070 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,073 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,076 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,083 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,078 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,073 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,073 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,073 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,077 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,150 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_148_9' (top.cpp:148:23) in function 'top_kernel' partially with a factor of 4 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_152_10' (top.cpp:152:28) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_140_8' (top.cpp:140:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_117_4' (top.cpp:117:23) in function 'top_kernel' partially with a factor of 4 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_121_5' (top.cpp:121:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_129_6' (top.cpp:129:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:83:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:89:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:90:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (top.cpp:91:8)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Cyclic partitioning with factor 16 on dimension 1. (top.cpp:92:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_109_2'(top.cpp:109:23) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:109:23)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_160_11'(top.cpp:160:24) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:160:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.37 seconds. CPU system time: 1.27 seconds. Elapsed time: 14.72 seconds; current allocated memory: 818.410 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 818.410 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 832.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 833.289 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.38 seconds; current allocated memory: 878.375 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_2'(top.cpp:109:23) and 'VITIS_LOOP_110_3'(top.cpp:110:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_139_7'(top.cpp:139:23) and 'VITIS_LOOP_140_8'(top.cpp:140:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_160_11'(top.cpp:160:24) and 'VITIS_LOOP_161_12'(top.cpp:161:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_2' (top.cpp:109:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_7' (top.cpp:139:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_11' (top.cpp:160:24) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.7 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.86 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_2_VITIS_LOOP_110_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_2_VITIS_LOOP_110_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 24 bit ('add_ln124_26', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_6', top.cpp:124) to 'add' operation 25 bit ('add_ln124_17', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_7', top.cpp:124) to 'add' operation 24 bit ('add_ln124_18', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_17', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 25 bit ('add_ln124_27', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_7', top.cpp:124) to 'add' operation 24 bit ('add_ln124_20', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_21', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'add' operation 25 bit ('add_ln124_25', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_5', top.cpp:124) to 'add' operation 24 bit ('add_ln124_22', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'add' operation 25 bit ('add_ln124_19', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_11', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_6', top.cpp:124) to 'add' operation 24 bit ('add_ln124_26', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_1', top.cpp:124) to 'add' operation 24 bit ('add_ln124_22', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 25 bit ('add_ln124_23', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_5', top.cpp:124) to 'add' operation 24 bit ('add_ln124_28', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_2', top.cpp:124) to 'add' operation 24 bit ('add_ln124_26', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_3', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_1', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_63', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_63', top.cpp:124 on local variable 'empty' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_5' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 24 bit ('add_ln124', top.cpp:124) [57]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_1', top.cpp:124) [65]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_2', top.cpp:124) [69]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_3', top.cpp:124) [77]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_4', top.cpp:124) [81]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_5', top.cpp:124) [89]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_6', top.cpp:124) [93]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_7', top.cpp:124) [101]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_8', top.cpp:124) [105]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_9', top.cpp:124) [113]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_10', top.cpp:124) [117]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_11', top.cpp:124) [125]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_12', top.cpp:124) [129]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_13', top.cpp:124) [137]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_14', top.cpp:124) [141]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_15', top.cpp:124) [149]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_16', top.cpp:124) [153]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_17', top.cpp:124) [161]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_18', top.cpp:124) [165]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_19', top.cpp:124) [173]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_20', top.cpp:124) [177]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_21', top.cpp:124) [185]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_22', top.cpp:124) [189]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_23', top.cpp:124) [197]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_24', top.cpp:124) [201]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_25', top.cpp:124) [209]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_26', top.cpp:124) [213]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_27', top.cpp:124) [221]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_28', top.cpp:124) [225]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_29', top.cpp:124) [233]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_30', top.cpp:124) [237]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_63', top.cpp:124) [245]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_63', top.cpp:124 on local variable 'empty' [248]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_49', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_38', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_39', top.cpp:124) to 'add' operation 24 bit ('add_ln124_50', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_37', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_45', top.cpp:124) to 'add' operation 25 bit ('add_ln124_59', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_39', top.cpp:124) to 'add' operation 24 bit ('add_ln124_52', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_37', top.cpp:124) to 'add' operation 25 bit ('add_ln124_53', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_41', top.cpp:124) to 'add' operation 25 bit ('add_ln124_57', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_37', top.cpp:124) to 'add' operation 24 bit ('add_ln124_54', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_33', top.cpp:124) to 'add' operation 25 bit ('add_ln124_51', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_43', top.cpp:124) to 'add' operation 25 bit ('add_ln124', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_38', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_33', top.cpp:124) to 'add' operation 24 bit ('add_ln124_54', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_32', top.cpp:124) to 'add' operation 25 bit ('add_ln124_55', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_37', top.cpp:124) to 'add' operation 24 bit ('add_ln124_60', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_34', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_37', top.cpp:124) to 'add' operation 25 bit ('add_ln124', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_37', top.cpp:124) to 'add' operation 25 bit ('add_ln124', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_35', top.cpp:124) to 'add' operation 25 bit ('add_ln124', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_35', top.cpp:124) to 'add' operation 24 bit ('add_ln124_62', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_33', top.cpp:124) to 'add' operation 25 bit ('add_ln124', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_32', top.cpp:124) to 'add' operation 24 bit ('add_ln124_62', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_33', top.cpp:124) to 'select' operation 24 bit ('select_ln124', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_32', top.cpp:124) to 'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124', top.cpp:124 on local variable 'empty' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_51' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 25 bit ('add_ln124_33', top.cpp:124) [58]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_33', top.cpp:124) [63]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_33', top.cpp:124) [65]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_34', top.cpp:124) [69]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_35', top.cpp:124) [77]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_37', top.cpp:124) [82]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_37', top.cpp:124) [87]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_37', top.cpp:124) [89]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_38', top.cpp:124) [93]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_39', top.cpp:124) [101]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_40', top.cpp:124) [105]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_41', top.cpp:124) [113]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_43', top.cpp:124) [118]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_43', top.cpp:124) [123]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_43', top.cpp:124) [125]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_44', top.cpp:124) [129]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_45', top.cpp:124) [137]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_46', top.cpp:124) [141]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_47', top.cpp:124) [149]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_48', top.cpp:124) [153]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_49', top.cpp:124) [161]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_50', top.cpp:124) [165]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_51', top.cpp:124) [173]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_52', top.cpp:124) [177]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_53', top.cpp:124) [185]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_54', top.cpp:124) [189]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_55', top.cpp:124) [197]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_56', top.cpp:124) [201]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_57', top.cpp:124) [209]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_58', top.cpp:124) [213]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_59', top.cpp:124) [221]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_60', top.cpp:124) [225]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_61', top.cpp:124) [233]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_62', top.cpp:124) [237]  (1.110 ns)
	'select' operation 24 bit ('select_ln124', top.cpp:124) [245]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124', top.cpp:124 on local variable 'empty' [248]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_48', top.cpp:124) to 'add' operation 24 bit ('add_ln124_57', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_37', top.cpp:124) to 'add' operation 25 bit ('add_ln124_48', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_38', top.cpp:124) to 'add' operation 24 bit ('add_ln124_49', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_36', top.cpp:124) to 'add' operation 25 bit ('add_ln124_48', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_44', top.cpp:124) to 'add' operation 25 bit ('add_ln124_58', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_38', top.cpp:124) to 'add' operation 24 bit ('add_ln124_51', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_36', top.cpp:124) to 'add' operation 25 bit ('add_ln124_52', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_40', top.cpp:124) to 'add' operation 25 bit ('add_ln124_56', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_36', top.cpp:124) to 'add' operation 24 bit ('add_ln124_53', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_32', top.cpp:124) to 'add' operation 25 bit ('add_ln124_50', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_42', top.cpp:124) to 'add' operation 25 bit ('add_ln124_62', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_37', top.cpp:124) to 'add' operation 24 bit ('add_ln124_57', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_32', top.cpp:124) to 'add' operation 24 bit ('add_ln124_53', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 25 bit ('add_ln124_54', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_36', top.cpp:124) to 'add' operation 24 bit ('add_ln124_59', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_33', top.cpp:124) to 'add' operation 24 bit ('add_ln124_57', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_36', top.cpp:124) to 'add' operation 25 bit ('add_ln124_62', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_36', top.cpp:124) to 'add' operation 25 bit ('add_ln124_62', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_34', top.cpp:124) to 'add' operation 25 bit ('add_ln124_62', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_34', top.cpp:124) to 'add' operation 24 bit ('add_ln124_61', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_32', top.cpp:124) to 'add' operation 25 bit ('add_ln124_62', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_61', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_32', top.cpp:124) to 'select' operation 24 bit ('select_ln124_62', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_62', top.cpp:124 on local variable 'empty' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_53' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 24 bit ('add_ln124', top.cpp:124) [57]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_32', top.cpp:124) [65]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_33', top.cpp:124) [69]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_34', top.cpp:124) [77]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_35', top.cpp:124) [81]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_36', top.cpp:124) [89]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_37', top.cpp:124) [93]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_38', top.cpp:124) [101]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_39', top.cpp:124) [105]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_40', top.cpp:124) [113]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_41', top.cpp:124) [117]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_42', top.cpp:124) [125]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_43', top.cpp:124) [129]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_44', top.cpp:124) [137]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_45', top.cpp:124) [141]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_46', top.cpp:124) [149]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_47', top.cpp:124) [153]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_48', top.cpp:124) [161]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_49', top.cpp:124) [165]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_50', top.cpp:124) [173]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_51', top.cpp:124) [177]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_52', top.cpp:124) [185]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_53', top.cpp:124) [189]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_54', top.cpp:124) [197]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_55', top.cpp:124) [201]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_56', top.cpp:124) [209]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_57', top.cpp:124) [213]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_58', top.cpp:124) [221]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_59', top.cpp:124) [225]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_60', top.cpp:124) [233]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_61', top.cpp:124) [237]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_62', top.cpp:124) [245]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_62', top.cpp:124 on local variable 'empty' [248]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 24 bit ('add_ln124_26', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_6', top.cpp:124) to 'add' operation 25 bit ('add_ln124_17', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_7', top.cpp:124) to 'add' operation 24 bit ('add_ln124_18', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_17', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 25 bit ('add_ln124_27', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_7', top.cpp:124) to 'add' operation 24 bit ('add_ln124_20', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_21', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'add' operation 25 bit ('add_ln124_25', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_5', top.cpp:124) to 'add' operation 24 bit ('add_ln124_22', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'add' operation 25 bit ('add_ln124_19', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_11', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_6', top.cpp:124) to 'add' operation 24 bit ('add_ln124_26', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_1', top.cpp:124) to 'add' operation 24 bit ('add_ln124_22', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 25 bit ('add_ln124_23', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_5', top.cpp:124) to 'add' operation 24 bit ('add_ln124_28', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_2', top.cpp:124) to 'add' operation 24 bit ('add_ln124_26', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_3', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_1', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_31', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_31', top.cpp:124 on local variable 'empty' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_55' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 24 bit ('add_ln124', top.cpp:124) [57]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_1', top.cpp:124) [65]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_2', top.cpp:124) [69]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_3', top.cpp:124) [77]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_4', top.cpp:124) [81]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_5', top.cpp:124) [89]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_6', top.cpp:124) [93]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_7', top.cpp:124) [101]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_8', top.cpp:124) [105]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_9', top.cpp:124) [113]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_11', top.cpp:124) [118]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_11', top.cpp:124) [123]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_11', top.cpp:124) [125]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_12', top.cpp:124) [129]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_13', top.cpp:124) [137]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_14', top.cpp:124) [141]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_15', top.cpp:124) [149]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_16', top.cpp:124) [153]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_17', top.cpp:124) [161]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_18', top.cpp:124) [165]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_19', top.cpp:124) [173]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_20', top.cpp:124) [177]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_21', top.cpp:124) [185]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_22', top.cpp:124) [189]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_23', top.cpp:124) [197]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_24', top.cpp:124) [201]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_25', top.cpp:124) [209]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_26', top.cpp:124) [213]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_27', top.cpp:124) [221]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_28', top.cpp:124) [225]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_29', top.cpp:124) [233]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_30', top.cpp:124) [237]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_31', top.cpp:124) [245]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_31', top.cpp:124 on local variable 'empty' [248]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Outline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_19', top.cpp:143) to 'add' operation 24 bit ('add_ln143_28', top.cpp:143) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_2', top.cpp:143) to 'add' operation 24 bit ('add_ln143_12', top.cpp:143) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_17', top.cpp:143) to 'add' operation 25 bit ('add_ln143_29', top.cpp:143) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'add' operation 25 bit ('add_ln143_13', top.cpp:143) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_17', top.cpp:143) to 'add' operation 25 bit ('add_ln143_31', top.cpp:143) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'add' operation 24 bit ('add_ln143_14', top.cpp:143) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_5', top.cpp:143) to 'add' operation 25 bit ('add_ln143_21', top.cpp:143) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_15', top.cpp:143) to 'add' operation 24 bit ('add_ln143_30', top.cpp:143) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_3', top.cpp:143) to 'add' operation 24 bit ('add_ln143_20', top.cpp:143) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_5', top.cpp:143) to 'add' operation 25 bit ('add_ln143_23', top.cpp:143) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_3', top.cpp:143) to 'add' operation 25 bit ('add_ln143_23', top.cpp:143) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_11', top.cpp:143) to 'add' operation 24 bit ('add_ln143_30', top.cpp:143) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_9', top.cpp:143) to 'add' operation 24 bit ('add_ln143_30', top.cpp:143) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_7', top.cpp:143) to 'add' operation 25 bit ('add_ln143_29', top.cpp:143) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_7', top.cpp:143) to 'add' operation 24 bit ('add_ln143_30', top.cpp:143) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'add' operation 24 bit ('add_ln143_24', top.cpp:143) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_1', top.cpp:143) to 'add' operation 24 bit ('add_ln143_26', top.cpp:143) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'add' operation 25 bit ('add_ln143_27', top.cpp:143) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_1', top.cpp:143) to 'add' operation 24 bit ('add_ln143_28', top.cpp:143) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_2', top.cpp:143) to 'add' operation 25 bit ('add_ln143_31', top.cpp:143) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_1', top.cpp:143) to 'add' operation 24 bit ('add_ln143_30', top.cpp:143) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'add' operation 25 bit ('add_ln143_31', top.cpp:143) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'select' operation 24 bit ('select_ln143_31', top.cpp:143) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'
WARNING: [HLS 200-871] Estimated clock period (24.712 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' consists of the following:
	'load' operation 24 bit ('p_load') on local variable 'empty' [91]  (0.000 ns)
	'phi' operation 24 bit ('tmp_973', top.cpp:143) with incoming values : ('p_load') ('tmp_97', top.cpp:143) [147]  (0.000 ns)
	'add' operation 24 bit ('add_ln143', top.cpp:143) [235]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_1', top.cpp:143) [243]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_2', top.cpp:143) [263]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_3', top.cpp:143) [271]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_4', top.cpp:143) [291]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_5', top.cpp:143) [299]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_6', top.cpp:143) [319]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_7', top.cpp:143) [327]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_8', top.cpp:143) [414]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_9', top.cpp:143) [422]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_10', top.cpp:143) [442]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_11', top.cpp:143) [450]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_12', top.cpp:143) [470]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_13', top.cpp:143) [478]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_14', top.cpp:143) [498]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_15', top.cpp:143) [506]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_16', top.cpp:143) [594]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_17', top.cpp:143) [602]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_18', top.cpp:143) [622]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_19', top.cpp:143) [630]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_20', top.cpp:143) [650]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_21', top.cpp:143) [658]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_22', top.cpp:143) [678]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_23', top.cpp:143) [686]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_24', top.cpp:143) [772]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_25', top.cpp:143) [780]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_26', top.cpp:143) [800]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_27', top.cpp:143) [808]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_28', top.cpp:143) [828]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_29', top.cpp:143) [836]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_30', top.cpp:143) [856]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_31', top.cpp:143) [864]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln143', top.cpp:143) of variable 'select_ln143_31', top.cpp:143 on local variable 'empty' [921]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.92 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_10' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_9_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_19', top.cpp:155 on array 'C_9' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_107' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_10_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_83', top.cpp:155 on array 'C_10' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_108' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_11_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_82', top.cpp:155 on array 'C_11' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_109' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_12_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_19', top.cpp:155 on array 'C_12' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_11_VITIS_LOOP_161_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_160_11_VITIS_LOOP_161_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3' pipeline 'VITIS_LOOP_109_2_VITIS_LOOP_110_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_5' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_6' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_51' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_62' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_53' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_64' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_55' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_66' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Outline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Outline_VITIS_LOOP_117_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' pipeline 'VITIS_LOOP_139_7_VITIS_LOOP_140_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_10' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_107' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_108' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_109' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12' pipeline 'VITIS_LOOP_160_11_VITIS_LOOP_161_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_C_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-2167] Implementing memory 'top_kernel_tmp_RAM_1WNR_AUTO_1R1W' using auto RAMs with 3 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_col_sums_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.47 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.35 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.62 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.13 seconds; current allocated memory: 1.390 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 39.68 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:12; Allocated memory: 633.133 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:02:00; Allocated memory: 18.910 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:10:42; Allocated memory: 24.246 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.4 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.23 seconds; current allocated memory: 790.785 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.13 seconds. CPU system time: 1.08 seconds. Elapsed time: 6.37 seconds; current allocated memory: 792.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,956 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 27,826 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,639 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,647 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,241 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 115,678 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,842 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,845 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,848 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,855 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,850 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,845 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,845 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,845 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,849 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,922 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_148_9' (top.cpp:148:23) in function 'top_kernel' partially with a factor of 4 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_152_10' (top.cpp:152:28) in function 'top_kernel' partially with a factor of 32 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_140_8' (top.cpp:140:27) in function 'top_kernel' partially with a factor of 32 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_117_4' (top.cpp:117:23) in function 'top_kernel' partially with a factor of 4 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_121_5' (top.cpp:121:27) in function 'top_kernel' partially with a factor of 32 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_129_6' (top.cpp:129:27) in function 'top_kernel' partially with a factor of 32 (top.cpp:83:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (top.cpp:89:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (top.cpp:90:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (top.cpp:91:8)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Cyclic partitioning with factor 32 on dimension 1. (top.cpp:92:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_109_2'(top.cpp:109:23) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:109:23)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_160_11'(top.cpp:160:24) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:160:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 26.84 seconds. CPU system time: 1.26 seconds. Elapsed time: 29.4 seconds; current allocated memory: 802.699 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 802.699 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.09 seconds; current allocated memory: 835.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 840.289 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11.92 seconds. CPU system time: 0.1 seconds. Elapsed time: 12.08 seconds; current allocated memory: 914.211 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_2'(top.cpp:109:23) and 'VITIS_LOOP_110_3'(top.cpp:110:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_139_7'(top.cpp:139:23) and 'VITIS_LOOP_140_8'(top.cpp:140:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_160_11'(top.cpp:160:24) and 'VITIS_LOOP_161_12'(top.cpp:161:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_2' (top.cpp:109:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_7' (top.cpp:139:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_11' (top.cpp:160:24) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.3 seconds. CPU system time: 0.16 seconds. Elapsed time: 10.54 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_2_VITIS_LOOP_110_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_2_VITIS_LOOP_110_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_33', top.cpp:124) to 'add' operation 25 bit ('add_ln124_43', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_40', top.cpp:124) to 'add' operation 25 bit ('add_ln124_51', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_20', top.cpp:124) to 'add' operation 25 bit ('add_ln124_33', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_35', top.cpp:124) to 'add' operation 24 bit ('add_ln124_48', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_2', top.cpp:124) to 'add' operation 25 bit ('add_ln124_17', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 24 bit ('add_ln124_32', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_7', top.cpp:124) to 'add' operation 24 bit ('add_ln124_22', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 24 bit ('add_ln124_34', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_16', top.cpp:124) to 'add' operation 24 bit ('add_ln124_34', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 24 bit ('add_ln124_32', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_17', top.cpp:124) to 'add' operation 25 bit ('add_ln124_37', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_7', top.cpp:124) to 'add' operation 25 bit ('add_ln124_29', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_21', top.cpp:124) to 'add' operation 24 bit ('add_ln124_42', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_25', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_35', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_35', top.cpp:124) to 'add' operation 24 bit ('add_ln124_60', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_18', top.cpp:124) to 'add' operation 24 bit ('add_ln124_44', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_19', top.cpp:124) to 'add' operation 24 bit ('add_ln124_46', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_33', top.cpp:124) to 'add' operation 24 bit ('add_ln124_62', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'add' operation 24 bit ('add_ln124_38', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_21', top.cpp:124) to 'add' operation 24 bit ('add_ln124_52', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_29', top.cpp:124) to 'add' operation 25 bit ('add_ln124_61', top.cpp:124) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_15', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_11', top.cpp:124) to 'add' operation 25 bit ('add_ln124_45', top.cpp:124) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_25', top.cpp:124) to 'add' operation 24 bit ('add_ln124_60', top.cpp:124) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_55', top.cpp:124) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_21', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_57', top.cpp:124) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_59', top.cpp:124) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_59', top.cpp:124) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 25 bit ('add_ln124_55', top.cpp:124) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_12', top.cpp:124) to 'add' operation 25 bit ('add_ln124_55', top.cpp:124) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 24 bit ('add_ln124_56', top.cpp:124) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_45', top.cpp:124) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_12', top.cpp:124) to 'add' operation 25 bit ('add_ln124_59', top.cpp:124) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_11', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'select' operation 24 bit ('select_ln124_51', top.cpp:124) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_6', top.cpp:124) to 'add' operation 24 bit ('add_ln124_56', top.cpp:124) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_7', top.cpp:124) to 'select' operation 24 bit ('select_ln124_57', top.cpp:124) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_57', top.cpp:124) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_1', top.cpp:124) to 'add' operation 24 bit ('add_ln124_54', top.cpp:124) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'add' operation 25 bit ('add_ln124_63', top.cpp:124) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'select' operation 24 bit ('select_ln124_127', top.cpp:124) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_56', top.cpp:124) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_57', top.cpp:124) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_63', top.cpp:124) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'select' operation 24 bit ('select_ln124_59', top.cpp:124) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_2', top.cpp:124) to 'add' operation 25 bit ('add_ln124_63', top.cpp:124) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'select' operation 24 bit ('select_ln124_127', top.cpp:124) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_62', top.cpp:124) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_127', top.cpp:124) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_127', top.cpp:124 on local variable 'empty' (combination delay: 49.913 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (49.913 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_5' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 25 bit ('add_ln124_1', top.cpp:124) [90]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_1', top.cpp:124) [95]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_1', top.cpp:124) [97]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_2', top.cpp:124) [101]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_3', top.cpp:124) [109]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_5', top.cpp:124) [114]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_5', top.cpp:124) [119]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_5', top.cpp:124) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_6', top.cpp:124) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_7', top.cpp:124) [133]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_8', top.cpp:124) [137]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_9', top.cpp:124) [145]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_10', top.cpp:124) [149]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_11', top.cpp:124) [157]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_12', top.cpp:124) [161]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_13', top.cpp:124) [169]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_14', top.cpp:124) [173]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_15', top.cpp:124) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_16', top.cpp:124) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_17', top.cpp:124) [193]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_18', top.cpp:124) [197]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_19', top.cpp:124) [205]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_20', top.cpp:124) [209]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_21', top.cpp:124) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_22', top.cpp:124) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_23', top.cpp:124) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_24', top.cpp:124) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_25', top.cpp:124) [241]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_26', top.cpp:124) [245]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_27', top.cpp:124) [253]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_28', top.cpp:124) [257]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_29', top.cpp:124) [265]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_31', top.cpp:124) [270]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_31', top.cpp:124) [275]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_31', top.cpp:124) [277]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_32', top.cpp:124) [281]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_33', top.cpp:124) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_34', top.cpp:124) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_35', top.cpp:124) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_36', top.cpp:124) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_37', top.cpp:124) [313]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_38', top.cpp:124) [317]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_39', top.cpp:124) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_40', top.cpp:124) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_41', top.cpp:124) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_42', top.cpp:124) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_43', top.cpp:124) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_44', top.cpp:124) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_45', top.cpp:124) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_46', top.cpp:124) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_47', top.cpp:124) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_48', top.cpp:124) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_49', top.cpp:124) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_50', top.cpp:124) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_51', top.cpp:124) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_52', top.cpp:124) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_53', top.cpp:124) [409]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_54', top.cpp:124) [413]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_55', top.cpp:124) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_56', top.cpp:124) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_57', top.cpp:124) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_58', top.cpp:124) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_59', top.cpp:124) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_60', top.cpp:124) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_61', top.cpp:124) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_62', top.cpp:124) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_127', top.cpp:124) [469]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_127', top.cpp:124 on local variable 'empty' [472]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.81 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.083 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_97', top.cpp:124) to 'add' operation 25 bit ('add_ln124_107', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_104', top.cpp:124) to 'add' operation 25 bit ('add_ln124_115', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_83', top.cpp:124) to 'add' operation 25 bit ('add_ln124_95', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_84', top.cpp:124) to 'add' operation 25 bit ('add_ln124_97', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_99', top.cpp:124) to 'add' operation 24 bit ('add_ln124_112', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_66', top.cpp:124) to 'add' operation 25 bit ('add_ln124_81', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_81', top.cpp:124) to 'add' operation 24 bit ('add_ln124_96', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_71', top.cpp:124) to 'add' operation 24 bit ('add_ln124_86', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_81', top.cpp:124) to 'add' operation 24 bit ('add_ln124_98', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_80', top.cpp:124) to 'add' operation 24 bit ('add_ln124_98', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_77', top.cpp:124) to 'add' operation 24 bit ('add_ln124_96', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_81', top.cpp:124) to 'add' operation 25 bit ('add_ln124_101', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_71', top.cpp:124) to 'add' operation 25 bit ('add_ln124_93', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_85', top.cpp:124) to 'add' operation 24 bit ('add_ln124_106', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_89', top.cpp:124) to 'add' operation 25 bit ('add_ln124_113', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_99', top.cpp:124) to 'add' operation 24 bit ('add_ln124_122', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_99', top.cpp:124) to 'add' operation 24 bit ('add_ln124_124', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_82', top.cpp:124) to 'add' operation 24 bit ('add_ln124_108', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_83', top.cpp:124) to 'add' operation 24 bit ('add_ln124_110', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_67', top.cpp:124) to 'add' operation 24 bit ('add_ln124_94', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_97', top.cpp:124) to 'add' operation 24 bit ('add_ln124_126', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_73', top.cpp:124) to 'add' operation 24 bit ('add_ln124_102', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_85', top.cpp:124) to 'add' operation 24 bit ('add_ln124_116', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_93', top.cpp:124) to 'add' operation 25 bit ('add_ln124_125', top.cpp:124) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_79', top.cpp:124) to 'add' operation 25 bit ('add_ln124_113', top.cpp:124) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_75', top.cpp:124) to 'add' operation 25 bit ('add_ln124_109', top.cpp:124) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_89', top.cpp:124) to 'add' operation 24 bit ('add_ln124_124', top.cpp:124) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_83', top.cpp:124) to 'add' operation 25 bit ('add_ln124_119', top.cpp:124) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_85', top.cpp:124) to 'add' operation 24 bit ('add_ln124_122', top.cpp:124) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_83', top.cpp:124) to 'add' operation 25 bit ('add_ln124_121', top.cpp:124) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_83', top.cpp:124) to 'add' operation 25 bit ('add_ln124_123', top.cpp:124) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_83', top.cpp:124) to 'add' operation 25 bit ('add_ln124_123', top.cpp:124) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_77', top.cpp:124) to 'add' operation 25 bit ('add_ln124_119', top.cpp:124) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_76', top.cpp:124) to 'add' operation 25 bit ('add_ln124_119', top.cpp:124) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_77', top.cpp:124) to 'add' operation 24 bit ('add_ln124_120', top.cpp:124) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_69', top.cpp:124) to 'add' operation 25 bit ('add_ln124_113', top.cpp:124) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_65', top.cpp:124) to 'select' operation 24 bit ('select_ln124_109', top.cpp:124) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_76', top.cpp:124) to 'add' operation 25 bit ('add_ln124_123', top.cpp:124) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_75', top.cpp:124) to 'add' operation 24 bit ('add_ln124_122', top.cpp:124) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_65', top.cpp:124) to 'add' operation 25 bit ('add_ln124_113', top.cpp:124) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_67', top.cpp:124) to 'select' operation 24 bit ('select_ln124_115', top.cpp:124) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_70', top.cpp:124) to 'add' operation 24 bit ('add_ln124_120', top.cpp:124) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_71', top.cpp:124) to 'select' operation 24 bit ('select_ln124_121', top.cpp:124) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_69', top.cpp:124) to 'add' operation 25 bit ('add_ln124_121', top.cpp:124) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_65', top.cpp:124) to 'add' operation 24 bit ('add_ln124_118', top.cpp:124) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_73', top.cpp:124) to 'add' operation 25 bit ('add_ln124', top.cpp:124) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_73', top.cpp:124) to 'select' operation 24 bit ('select_ln124', top.cpp:124) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_64', top.cpp:124) to 'add' operation 24 bit ('add_ln124_120', top.cpp:124) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_65', top.cpp:124) to 'select' operation 24 bit ('select_ln124_121', top.cpp:124) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_69', top.cpp:124) to 'add' operation 25 bit ('add_ln124', top.cpp:124) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_64', top.cpp:124) to 'select' operation 24 bit ('select_ln124_123', top.cpp:124) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_66', top.cpp:124) to 'add' operation 25 bit ('add_ln124', top.cpp:124) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_67', top.cpp:124) to 'select' operation 24 bit ('select_ln124', top.cpp:124) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_64', top.cpp:124) to 'add' operation 24 bit ('add_ln124_126', top.cpp:124) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_65', top.cpp:124) to 'select' operation 24 bit ('select_ln124', top.cpp:124) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_64', top.cpp:124) to 'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124', top.cpp:124 on local variable 'empty' (combination delay: 49.913 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (49.913 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_51' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 24 bit ('add_ln124_64', top.cpp:124) [89]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_65', top.cpp:124) [97]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_67', top.cpp:124) [102]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_67', top.cpp:124) [107]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_67', top.cpp:124) [109]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_68', top.cpp:124) [113]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_69', top.cpp:124) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_70', top.cpp:124) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_71', top.cpp:124) [133]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_72', top.cpp:124) [137]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_73', top.cpp:124) [145]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_75', top.cpp:124) [150]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_75', top.cpp:124) [155]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_75', top.cpp:124) [157]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_76', top.cpp:124) [161]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_77', top.cpp:124) [169]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_78', top.cpp:124) [173]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_79', top.cpp:124) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_80', top.cpp:124) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_81', top.cpp:124) [193]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_82', top.cpp:124) [197]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_83', top.cpp:124) [205]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_85', top.cpp:124) [210]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_85', top.cpp:124) [215]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_85', top.cpp:124) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_86', top.cpp:124) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_87', top.cpp:124) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_88', top.cpp:124) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_89', top.cpp:124) [241]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_90', top.cpp:124) [245]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_91', top.cpp:124) [253]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_92', top.cpp:124) [257]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_93', top.cpp:124) [265]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_94', top.cpp:124) [269]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_95', top.cpp:124) [277]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_96', top.cpp:124) [281]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_97', top.cpp:124) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_98', top.cpp:124) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_99', top.cpp:124) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_100', top.cpp:124) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_101', top.cpp:124) [313]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_102', top.cpp:124) [317]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_103', top.cpp:124) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_104', top.cpp:124) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_105', top.cpp:124) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_106', top.cpp:124) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_107', top.cpp:124) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_108', top.cpp:124) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_109', top.cpp:124) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_110', top.cpp:124) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_111', top.cpp:124) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_112', top.cpp:124) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_113', top.cpp:124) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_114', top.cpp:124) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_115', top.cpp:124) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_116', top.cpp:124) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_117', top.cpp:124) [409]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_118', top.cpp:124) [413]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_119', top.cpp:124) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_120', top.cpp:124) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_121', top.cpp:124) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_122', top.cpp:124) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_123', top.cpp:124) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_124', top.cpp:124) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_125', top.cpp:124) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_126', top.cpp:124) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln124', top.cpp:124) [469]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124', top.cpp:124 on local variable 'empty' [472]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.55 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_96', top.cpp:124) to 'add' operation 25 bit ('add_ln124_106', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_103', top.cpp:124) to 'add' operation 25 bit ('add_ln124_114', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_82', top.cpp:124) to 'add' operation 25 bit ('add_ln124_94', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_83', top.cpp:124) to 'add' operation 25 bit ('add_ln124_96', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_98', top.cpp:124) to 'add' operation 24 bit ('add_ln124_111', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_65', top.cpp:124) to 'add' operation 25 bit ('add_ln124_80', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_80', top.cpp:124) to 'add' operation 24 bit ('add_ln124_95', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_70', top.cpp:124) to 'add' operation 24 bit ('add_ln124_85', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_80', top.cpp:124) to 'add' operation 24 bit ('add_ln124_97', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_79', top.cpp:124) to 'add' operation 24 bit ('add_ln124_97', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_76', top.cpp:124) to 'add' operation 24 bit ('add_ln124_95', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_80', top.cpp:124) to 'add' operation 25 bit ('add_ln124_100', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_70', top.cpp:124) to 'add' operation 25 bit ('add_ln124_92', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_84', top.cpp:124) to 'add' operation 24 bit ('add_ln124_105', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_88', top.cpp:124) to 'add' operation 25 bit ('add_ln124_112', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_98', top.cpp:124) to 'add' operation 24 bit ('add_ln124_121', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_98', top.cpp:124) to 'add' operation 24 bit ('add_ln124_123', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_81', top.cpp:124) to 'add' operation 24 bit ('add_ln124_107', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_82', top.cpp:124) to 'add' operation 24 bit ('add_ln124_109', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_66', top.cpp:124) to 'add' operation 24 bit ('add_ln124_93', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_96', top.cpp:124) to 'add' operation 24 bit ('add_ln124_125', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_72', top.cpp:124) to 'add' operation 24 bit ('add_ln124_101', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_84', top.cpp:124) to 'add' operation 24 bit ('add_ln124_115', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_92', top.cpp:124) to 'add' operation 25 bit ('add_ln124_124', top.cpp:124) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_78', top.cpp:124) to 'add' operation 25 bit ('add_ln124_112', top.cpp:124) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_74', top.cpp:124) to 'add' operation 25 bit ('add_ln124_108', top.cpp:124) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_88', top.cpp:124) to 'add' operation 24 bit ('add_ln124_123', top.cpp:124) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_82', top.cpp:124) to 'add' operation 25 bit ('add_ln124_118', top.cpp:124) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_84', top.cpp:124) to 'add' operation 24 bit ('add_ln124_121', top.cpp:124) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_82', top.cpp:124) to 'add' operation 25 bit ('add_ln124_120', top.cpp:124) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_82', top.cpp:124) to 'add' operation 25 bit ('add_ln124_122', top.cpp:124) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_82', top.cpp:124) to 'add' operation 25 bit ('add_ln124_122', top.cpp:124) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_76', top.cpp:124) to 'add' operation 25 bit ('add_ln124_118', top.cpp:124) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_75', top.cpp:124) to 'add' operation 25 bit ('add_ln124_118', top.cpp:124) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_76', top.cpp:124) to 'add' operation 24 bit ('add_ln124_119', top.cpp:124) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_68', top.cpp:124) to 'add' operation 25 bit ('add_ln124_112', top.cpp:124) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_64', top.cpp:124) to 'select' operation 24 bit ('select_ln124_108', top.cpp:124) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_75', top.cpp:124) to 'add' operation 25 bit ('add_ln124_122', top.cpp:124) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_74', top.cpp:124) to 'add' operation 24 bit ('add_ln124_121', top.cpp:124) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_64', top.cpp:124) to 'add' operation 25 bit ('add_ln124_112', top.cpp:124) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_66', top.cpp:124) to 'select' operation 24 bit ('select_ln124_114', top.cpp:124) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_69', top.cpp:124) to 'add' operation 24 bit ('add_ln124_119', top.cpp:124) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_70', top.cpp:124) to 'select' operation 24 bit ('select_ln124_120', top.cpp:124) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_68', top.cpp:124) to 'add' operation 25 bit ('add_ln124_120', top.cpp:124) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_64', top.cpp:124) to 'add' operation 24 bit ('add_ln124_117', top.cpp:124) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_72', top.cpp:124) to 'add' operation 25 bit ('add_ln124_126', top.cpp:124) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_72', top.cpp:124) to 'select' operation 24 bit ('select_ln124_126', top.cpp:124) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_119', top.cpp:124) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_64', top.cpp:124) to 'select' operation 24 bit ('select_ln124_120', top.cpp:124) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_68', top.cpp:124) to 'add' operation 25 bit ('add_ln124_126', top.cpp:124) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'select' operation 24 bit ('select_ln124_122', top.cpp:124) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_65', top.cpp:124) to 'add' operation 25 bit ('add_ln124_126', top.cpp:124) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_66', top.cpp:124) to 'select' operation 24 bit ('select_ln124_126', top.cpp:124) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_125', top.cpp:124) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_64', top.cpp:124) to 'select' operation 24 bit ('select_ln124_126', top.cpp:124) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_126', top.cpp:124 on local variable 'empty' (combination delay: 49.913 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (49.913 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_53' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 24 bit ('add_ln124', top.cpp:124) [89]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_64', top.cpp:124) [97]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_65', top.cpp:124) [101]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_66', top.cpp:124) [109]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_67', top.cpp:124) [113]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_68', top.cpp:124) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_69', top.cpp:124) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_70', top.cpp:124) [133]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_71', top.cpp:124) [137]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_72', top.cpp:124) [145]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_74', top.cpp:124) [150]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_74', top.cpp:124) [155]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_74', top.cpp:124) [157]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_75', top.cpp:124) [161]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_76', top.cpp:124) [169]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_77', top.cpp:124) [173]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_78', top.cpp:124) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_79', top.cpp:124) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_80', top.cpp:124) [193]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_82', top.cpp:124) [198]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_82', top.cpp:124) [203]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_82', top.cpp:124) [205]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_83', top.cpp:124) [209]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_84', top.cpp:124) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_85', top.cpp:124) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_86', top.cpp:124) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_87', top.cpp:124) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_88', top.cpp:124) [241]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_89', top.cpp:124) [245]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_90', top.cpp:124) [253]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_92', top.cpp:124) [258]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_92', top.cpp:124) [263]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_92', top.cpp:124) [265]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_93', top.cpp:124) [269]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_94', top.cpp:124) [277]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_95', top.cpp:124) [281]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_96', top.cpp:124) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_97', top.cpp:124) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_98', top.cpp:124) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_99', top.cpp:124) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_100', top.cpp:124) [313]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_101', top.cpp:124) [317]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_102', top.cpp:124) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_103', top.cpp:124) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_104', top.cpp:124) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_105', top.cpp:124) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_106', top.cpp:124) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_107', top.cpp:124) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_108', top.cpp:124) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_109', top.cpp:124) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_110', top.cpp:124) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_111', top.cpp:124) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_112', top.cpp:124) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_113', top.cpp:124) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_114', top.cpp:124) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_115', top.cpp:124) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_116', top.cpp:124) [409]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_117', top.cpp:124) [413]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_118', top.cpp:124) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_119', top.cpp:124) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_120', top.cpp:124) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_121', top.cpp:124) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_122', top.cpp:124) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_123', top.cpp:124) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_124', top.cpp:124) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_125', top.cpp:124) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_126', top.cpp:124) [469]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_126', top.cpp:124 on local variable 'empty' [472]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.63 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_64'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.108 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_33', top.cpp:124) to 'add' operation 25 bit ('add_ln124_43', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_40', top.cpp:124) to 'add' operation 25 bit ('add_ln124_51', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_20', top.cpp:124) to 'add' operation 25 bit ('add_ln124_33', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_35', top.cpp:124) to 'add' operation 24 bit ('add_ln124_48', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_2', top.cpp:124) to 'add' operation 25 bit ('add_ln124_17', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 24 bit ('add_ln124_32', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_7', top.cpp:124) to 'add' operation 24 bit ('add_ln124_22', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 24 bit ('add_ln124_34', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_16', top.cpp:124) to 'add' operation 24 bit ('add_ln124_34', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 24 bit ('add_ln124_32', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_17', top.cpp:124) to 'add' operation 25 bit ('add_ln124_37', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_7', top.cpp:124) to 'add' operation 25 bit ('add_ln124_29', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_21', top.cpp:124) to 'add' operation 24 bit ('add_ln124_42', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_25', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_35', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_35', top.cpp:124) to 'add' operation 24 bit ('add_ln124_60', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_18', top.cpp:124) to 'add' operation 24 bit ('add_ln124_44', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_19', top.cpp:124) to 'add' operation 24 bit ('add_ln124_46', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_33', top.cpp:124) to 'add' operation 24 bit ('add_ln124_62', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'add' operation 24 bit ('add_ln124_38', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_21', top.cpp:124) to 'add' operation 24 bit ('add_ln124_52', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_29', top.cpp:124) to 'add' operation 25 bit ('add_ln124_61', top.cpp:124) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_15', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_11', top.cpp:124) to 'add' operation 25 bit ('add_ln124_45', top.cpp:124) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_25', top.cpp:124) to 'add' operation 24 bit ('add_ln124_60', top.cpp:124) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_55', top.cpp:124) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_21', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_57', top.cpp:124) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_59', top.cpp:124) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_59', top.cpp:124) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 25 bit ('add_ln124_55', top.cpp:124) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_12', top.cpp:124) to 'add' operation 25 bit ('add_ln124_55', top.cpp:124) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 24 bit ('add_ln124_56', top.cpp:124) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_45', top.cpp:124) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_12', top.cpp:124) to 'add' operation 25 bit ('add_ln124_59', top.cpp:124) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_11', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'select' operation 24 bit ('select_ln124_51', top.cpp:124) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_6', top.cpp:124) to 'add' operation 24 bit ('add_ln124_56', top.cpp:124) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_7', top.cpp:124) to 'select' operation 24 bit ('select_ln124_57', top.cpp:124) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_57', top.cpp:124) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_1', top.cpp:124) to 'add' operation 24 bit ('add_ln124_54', top.cpp:124) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'add' operation 25 bit ('add_ln124_63', top.cpp:124) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'select' operation 24 bit ('select_ln124_63', top.cpp:124) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_56', top.cpp:124) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_57', top.cpp:124) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_63', top.cpp:124) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'select' operation 24 bit ('select_ln124_59', top.cpp:124) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_2', top.cpp:124) to 'add' operation 25 bit ('add_ln124_63', top.cpp:124) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'select' operation 24 bit ('select_ln124_63', top.cpp:124) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_62', top.cpp:124) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_63', top.cpp:124) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_63', top.cpp:124 on local variable 'empty' (combination delay: 49.913 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (49.913 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_55' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 24 bit ('add_ln124', top.cpp:124) [89]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_1', top.cpp:124) [97]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_2', top.cpp:124) [101]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_3', top.cpp:124) [109]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_4', top.cpp:124) [113]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_5', top.cpp:124) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_6', top.cpp:124) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_7', top.cpp:124) [133]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_8', top.cpp:124) [137]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_9', top.cpp:124) [145]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_10', top.cpp:124) [149]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_11', top.cpp:124) [157]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_12', top.cpp:124) [161]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_13', top.cpp:124) [169]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_14', top.cpp:124) [173]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_15', top.cpp:124) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_16', top.cpp:124) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_17', top.cpp:124) [193]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_18', top.cpp:124) [197]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_19', top.cpp:124) [205]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_20', top.cpp:124) [209]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_21', top.cpp:124) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_22', top.cpp:124) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_23', top.cpp:124) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_24', top.cpp:124) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_25', top.cpp:124) [241]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_27', top.cpp:124) [246]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_27', top.cpp:124) [251]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_27', top.cpp:124) [253]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_28', top.cpp:124) [257]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_29', top.cpp:124) [265]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_30', top.cpp:124) [269]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_31', top.cpp:124) [277]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_32', top.cpp:124) [281]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_33', top.cpp:124) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_34', top.cpp:124) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_35', top.cpp:124) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_36', top.cpp:124) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_37', top.cpp:124) [313]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_38', top.cpp:124) [317]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_39', top.cpp:124) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_40', top.cpp:124) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_41', top.cpp:124) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_42', top.cpp:124) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_43', top.cpp:124) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_44', top.cpp:124) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_45', top.cpp:124) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_46', top.cpp:124) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_47', top.cpp:124) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_48', top.cpp:124) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_49', top.cpp:124) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_50', top.cpp:124) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_51', top.cpp:124) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_52', top.cpp:124) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_53', top.cpp:124) [409]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_54', top.cpp:124) [413]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_55', top.cpp:124) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_56', top.cpp:124) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_57', top.cpp:124) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_58', top.cpp:124) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_59', top.cpp:124) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_60', top.cpp:124) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_61', top.cpp:124) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_62', top.cpp:124) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_63', top.cpp:124) [469]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_63', top.cpp:124 on local variable 'empty' [472]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.46 seconds; current allocated memory: 1.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_96'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Outline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_96'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_49', top.cpp:143) to 'add' operation 25 bit ('add_ln143_59', top.cpp:143) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_18', top.cpp:143) to 'add' operation 24 bit ('add_ln143_28', top.cpp:143) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_51', top.cpp:143) to 'add' operation 24 bit ('add_ln143_62', top.cpp:143) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_49', top.cpp:143) to 'add' operation 25 bit ('add_ln143_61', top.cpp:143) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_17', top.cpp:143) to 'add' operation 24 bit ('add_ln143_30', top.cpp:143) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_7', top.cpp:143) to 'add' operation 24 bit ('add_ln143_20', top.cpp:143) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_7', top.cpp:143) to 'add' operation 25 bit ('add_ln143_23', top.cpp:143) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_18', top.cpp:143) to 'add' operation 25 bit ('add_ln143_35', top.cpp:143) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_13', top.cpp:143) to 'add' operation 25 bit ('add_ln143_31', top.cpp:143) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_41', top.cpp:143) to 'add' operation 25 bit ('add_ln143_59', top.cpp:143) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_11', top.cpp:143) to 'add' operation 25 bit ('add_ln143_31', top.cpp:143) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_6', top.cpp:143) to 'add' operation 24 bit ('add_ln143_26', top.cpp:143) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_29', top.cpp:143) to 'add' operation 25 bit ('add_ln143_51', top.cpp:143) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_25', top.cpp:143) to 'add' operation 24 bit ('add_ln143_46', top.cpp:143) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_35', top.cpp:143) to 'add' operation 25 bit ('add_ln143_59', top.cpp:143) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_8', top.cpp:143) to 'add' operation 24 bit ('add_ln143_32', top.cpp:143) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_21', top.cpp:143) to 'add' operation 24 bit ('add_ln143_46', top.cpp:143) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_13', top.cpp:143) to 'add' operation 24 bit ('add_ln143_38', top.cpp:143) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_19', top.cpp:143) to 'add' operation 24 bit ('add_ln143_46', top.cpp:143) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_34', top.cpp:143) to 'add' operation 24 bit ('add_ln143_62', top.cpp:143) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_11', top.cpp:143) to 'add' operation 25 bit ('add_ln143_41', top.cpp:143) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_17', top.cpp:143) to 'add' operation 24 bit ('add_ln143_46', top.cpp:143) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_15', top.cpp:143) to 'add' operation 24 bit ('add_ln143_46', top.cpp:143) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_16', top.cpp:143) to 'add' operation 24 bit ('add_ln143_48', top.cpp:143) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_9', top.cpp:143) to 'add' operation 24 bit ('add_ln143_42', top.cpp:143) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_25', top.cpp:143) to 'add' operation 24 bit ('add_ln143_58', top.cpp:143) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_27', top.cpp:143) to 'add' operation 24 bit ('add_ln143_62', top.cpp:143) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_9', top.cpp:143) to 'add' operation 25 bit ('add_ln143_45', top.cpp:143) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_19', top.cpp:143) to 'add' operation 25 bit ('add_ln143_57', top.cpp:143) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_11', top.cpp:143) to 'add' operation 25 bit ('add_ln143_49', top.cpp:143) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_13', top.cpp:143) to 'add' operation 25 bit ('add_ln143_53', top.cpp:143) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_17', top.cpp:143) to 'add' operation 25 bit ('add_ln143_57', top.cpp:143) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_12', top.cpp:143) to 'select' operation 24 bit ('select_ln143_53', top.cpp:143) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_7', top.cpp:143) to 'add' operation 25 bit ('add_ln143_49', top.cpp:143) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_17', top.cpp:143) to 'select' operation 24 bit ('select_ln143_59', top.cpp:143) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_8', top.cpp:143) to 'add' operation 24 bit ('add_ln143_52', top.cpp:143) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_3', top.cpp:143) to 'add' operation 25 bit ('add_ln143_49', top.cpp:143) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_11', top.cpp:143) to 'add' operation 24 bit ('add_ln143_56', top.cpp:143) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_15', top.cpp:143) to 'add' operation 25 bit ('add_ln143_63', top.cpp:143) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'add' operation 25 bit ('add_ln143_49', top.cpp:143) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_6', top.cpp:143) to 'select' operation 24 bit ('select_ln143_55', top.cpp:143) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'add' operation 24 bit ('add_ln143_50', top.cpp:143) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_10', top.cpp:143) to 'select' operation 24 bit ('select_ln143_61', top.cpp:143) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_10', top.cpp:143) to 'add' operation 25 bit ('add_ln143_63', top.cpp:143) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_1', top.cpp:143) to 'add' operation 25 bit ('add_ln143_55', top.cpp:143) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'add' operation 25 bit ('add_ln143_55', top.cpp:143) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_8', top.cpp:143) to 'select' operation 24 bit ('select_ln143_63', top.cpp:143) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'add' operation 25 bit ('add_ln143_57', top.cpp:143) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_7', top.cpp:143) to 'select' operation 24 bit ('select_ln143_63', top.cpp:143) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_2', top.cpp:143) to 'add' operation 25 bit ('add_ln143_61', top.cpp:143) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'select' operation 24 bit ('select_ln143_59', top.cpp:143) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'add' operation 25 bit ('add_ln143_61', top.cpp:143) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'select' operation 24 bit ('select_ln143_61', top.cpp:143) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'add' operation 25 bit ('add_ln143_63', top.cpp:143) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'select' operation 24 bit ('select_ln143_63', top.cpp:143) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'
WARNING: [HLS 200-871] Estimated clock period (49.424 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' consists of the following:
	'load' operation 24 bit ('p_load') on local variable 'empty' [171]  (0.000 ns)
	'phi' operation 24 bit ('tmp_1931', top.cpp:143) with incoming values : ('p_load') ('tmp_193', top.cpp:143) [259]  (0.000 ns)
	'add' operation 24 bit ('add_ln143', top.cpp:143) [427]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_1', top.cpp:143) [435]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_2', top.cpp:143) [471]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_3', top.cpp:143) [479]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_4', top.cpp:143) [515]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_5', top.cpp:143) [523]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_6', top.cpp:143) [559]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_7', top.cpp:143) [567]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_8', top.cpp:143) [734]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_9', top.cpp:143) [742]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_10', top.cpp:143) [778]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_11', top.cpp:143) [786]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_12', top.cpp:143) [822]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_13', top.cpp:143) [830]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_14', top.cpp:143) [866]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_15', top.cpp:143) [874]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_16', top.cpp:143) [1042]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_17', top.cpp:143) [1050]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_18', top.cpp:143) [1086]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_19', top.cpp:143) [1094]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_20', top.cpp:143) [1130]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_21', top.cpp:143) [1138]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_22', top.cpp:143) [1174]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_23', top.cpp:143) [1182]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_24', top.cpp:143) [1348]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_25', top.cpp:143) [1356]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_26', top.cpp:143) [1392]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_27', top.cpp:143) [1400]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_28', top.cpp:143) [1436]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_29', top.cpp:143) [1444]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_30', top.cpp:143) [1480]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_31', top.cpp:143) [1488]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_32', top.cpp:143) [1656]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_33', top.cpp:143) [1664]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_34', top.cpp:143) [1700]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_35', top.cpp:143) [1708]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_36', top.cpp:143) [1744]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_37', top.cpp:143) [1752]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_38', top.cpp:143) [1788]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_39', top.cpp:143) [1796]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_40', top.cpp:143) [1963]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_41', top.cpp:143) [1971]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_42', top.cpp:143) [2007]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_43', top.cpp:143) [2015]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_44', top.cpp:143) [2051]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_45', top.cpp:143) [2059]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_46', top.cpp:143) [2095]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_47', top.cpp:143) [2103]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_48', top.cpp:143) [2269]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_49', top.cpp:143) [2277]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_50', top.cpp:143) [2313]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_51', top.cpp:143) [2321]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_52', top.cpp:143) [2357]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_53', top.cpp:143) [2365]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_54', top.cpp:143) [2401]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_55', top.cpp:143) [2409]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_56', top.cpp:143) [2575]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_57', top.cpp:143) [2583]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_58', top.cpp:143) [2619]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_59', top.cpp:143) [2627]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_60', top.cpp:143) [2663]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_61', top.cpp:143) [2671]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_62', top.cpp:143) [2707]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_63', top.cpp:143) [2715]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln143', top.cpp:143) of variable 'select_ln143_63', top.cpp:143 on local variable 'empty' [2820]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 56.49 seconds. CPU system time: 0.15 seconds. Elapsed time: 56.9 seconds; current allocated memory: 1.188 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_96'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_10' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_25_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_19', top.cpp:155 on array 'C_25' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_25'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_10' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_25_addr_3_write_ln155', top.cpp:155) of variable 'select_ln155_51', top.cpp:155 on array 'C_25' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_25'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_10' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_25_addr_5_write_ln155', top.cpp:155) of variable 'select_ln155_83', top.cpp:155 on array 'C_25' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_25'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 51.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 52.78 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_107' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_26_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_147', top.cpp:155 on array 'C_26' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_26'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_107' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_26_addr_3_write_ln155', top.cpp:155) of variable 'select_ln155_179', top.cpp:155 on array 'C_26' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_26'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_107' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_26_addr_5_write_ln155', top.cpp:155) of variable 'select_ln155_211', top.cpp:155 on array 'C_26' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 52.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 53.01 seconds; current allocated memory: 1.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_108' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_27_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_146', top.cpp:155 on array 'C_27' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_27'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_108' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_27_addr_3_write_ln155', top.cpp:155) of variable 'select_ln155_178', top.cpp:155 on array 'C_27' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_27'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_108' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_27_addr_5_write_ln155', top.cpp:155) of variable 'select_ln155_210', top.cpp:155 on array 'C_27' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 49.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 50.46 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_109' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_28_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_19', top.cpp:155 on array 'C_28' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_28'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_109' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_28_addr_3_write_ln155', top.cpp:155) of variable 'select_ln155_51', top.cpp:155 on array 'C_28' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_28'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_109' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_28_addr_5_write_ln155', top.cpp:155) of variable 'select_ln155_83', top.cpp:155 on array 'C_28' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_28'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 51.29 seconds. CPU system time: 0.1 seconds. Elapsed time: 51.75 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_11_VITIS_LOOP_161_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_160_11_VITIS_LOOP_161_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3' pipeline 'VITIS_LOOP_109_2_VITIS_LOOP_110_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_5' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_6' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_51' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_62' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_53' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_64' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_55' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_66' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Outline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'top_kernel_Outline_VITIS_LOOP_117_4' is 5248 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Outline_VITIS_LOOP_117_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' pipeline 'VITIS_LOOP_139_7_VITIS_LOOP_140_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_24_1_1': 33 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_10' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.89 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_107' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.92 seconds; current allocated memory: 1.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_108' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.68 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.35 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_109' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.84 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12' pipeline 'VITIS_LOOP_160_11_VITIS_LOOP_161_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.29 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_C_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-2167] Implementing memory 'top_kernel_tmp_RAM_1WNR_AUTO_1R1W' using auto RAMs with 7 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_col_sums_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.761 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.49 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.68 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.53 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.4 seconds; current allocated memory: 1.917 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 20.03 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:06:39; Allocated memory: 1.160 GB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:02:15; Allocated memory: 16.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:10:02; Allocated memory: 41.957 MB.
