{
  "pdf": "rm0399-stm32h745755-and-stm32h747757-advanced-armbased-32bit-mcus-stmicroelectronics.pdf",
  "page_count": 3556,
  "outline_count": 4007,
  "warnings": [],
  "tree": [
    {
      "id": "f072f8867b1c",
      "title": "1 Documentation conventions",
      "slug": "1-documentation-conventions",
      "level": 1,
      "start_page": 106,
      "end_page": 107,
      "breadcrumb": "1 Documentation conventions",
      "file": "10_sections/f072f8867b1c__1-documentation-conventions.md",
      "children": [
        {
          "id": "e4f631fcf271",
          "title": "1.1 General information",
          "slug": "1-1-general-information",
          "level": 2,
          "start_page": 106,
          "end_page": 106,
          "breadcrumb": "1 Documentation conventions > 1.1 General information",
          "file": "10_sections/e4f631fcf271__1-1-general-information.md",
          "children": []
        },
        {
          "id": "3f0964bc99f2",
          "title": "1.2 List of abbreviations for registers",
          "slug": "1-2-list-of-abbreviations-for-registers",
          "level": 2,
          "start_page": 106,
          "end_page": 106,
          "breadcrumb": "1 Documentation conventions > 1.2 List of abbreviations for registers",
          "file": "10_sections/3f0964bc99f2__1-2-list-of-abbreviations-for-registers.md",
          "children": []
        },
        {
          "id": "e8e3d8a58c4c",
          "title": "1.3 Glossary",
          "slug": "1-3-glossary",
          "level": 2,
          "start_page": 107,
          "end_page": 107,
          "breadcrumb": "1 Documentation conventions > 1.3 Glossary",
          "file": "10_sections/e8e3d8a58c4c__1-3-glossary.md",
          "children": []
        },
        {
          "id": "e7298b18cdc1",
          "title": "1.4 Availability of peripherals",
          "slug": "1-4-availability-of-peripherals",
          "level": 2,
          "start_page": 107,
          "end_page": 107,
          "breadcrumb": "1 Documentation conventions > 1.4 Availability of peripherals",
          "file": "10_sections/e7298b18cdc1__1-4-availability-of-peripherals.md",
          "children": [
            {
              "id": "885b80e18a92",
              "title": "Table 1. Availability of security features",
              "slug": "table-1-availability-of-security-features",
              "level": 3,
              "start_page": 107,
              "end_page": 107,
              "breadcrumb": "1 Documentation conventions > 1.4 Availability of peripherals > Table 1. Availability of security features",
              "file": "10_sections/885b80e18a92__table-1-availability-of-security-features.md",
              "children": []
            }
          ]
        }
      ]
    },
    {
      "id": "a00df8cf3b61",
      "title": "2 Memory and bus architecture",
      "slug": "2-memory-and-bus-architecture",
      "level": 1,
      "start_page": 108,
      "end_page": 145,
      "breadcrumb": "2 Memory and bus architecture",
      "file": "10_sections/a00df8cf3b61__2-memory-and-bus-architecture.md",
      "children": [
        {
          "id": "2498ccac01e2",
          "title": "2.1 System architecture",
          "slug": "2-1-system-architecture",
          "level": 2,
          "start_page": 108,
          "end_page": 113,
          "breadcrumb": "2 Memory and bus architecture > 2.1 System architecture",
          "file": "10_sections/2498ccac01e2__2-1-system-architecture.md",
          "children": [
            {
              "id": "7283153d6e04",
              "title": "Table 2. Bus-master-to-bus-slave interconnect",
              "slug": "table-2-bus-master-to-bus-slave-interconnect",
              "level": 3,
              "start_page": 108,
              "end_page": 108,
              "breadcrumb": "2 Memory and bus architecture > 2.1 System architecture > Table 2. Bus-master-to-bus-slave interconnect",
              "file": "10_sections/7283153d6e04__table-2-bus-master-to-bus-slave-interconnect.md",
              "children": []
            },
            {
              "id": "67d78105c9e4",
              "title": "Figure 1. System architecture for STM32H745/55/47/57xx devices",
              "slug": "figure-1-system-architecture-for-stm32h745-55-47-57xx-devices",
              "level": 3,
              "start_page": 109,
              "end_page": 109,
              "breadcrumb": "2 Memory and bus architecture > 2.1 System architecture > Figure 1. System architecture for STM32H745/55/47/57xx devices",
              "file": "10_sections/67d78105c9e4__figure-1-system-architecture-for-stm32h745-55-47-57xx-devices.md",
              "children": []
            },
            {
              "id": "8f17278a74f9",
              "title": "2.1.1 Bus matrices",
              "slug": "2-1-1-bus-matrices",
              "level": 3,
              "start_page": 110,
              "end_page": 110,
              "breadcrumb": "2 Memory and bus architecture > 2.1 System architecture > 2.1.1 Bus matrices",
              "file": "10_sections/8f17278a74f9__2-1-1-bus-matrices.md",
              "children": []
            },
            {
              "id": "d8228d8813c9",
              "title": "2.1.2 TCM buses",
              "slug": "2-1-2-tcm-buses",
              "level": 3,
              "start_page": 110,
              "end_page": 110,
              "breadcrumb": "2 Memory and bus architecture > 2.1 System architecture > 2.1.2 TCM buses",
              "file": "10_sections/d8228d8813c9__2-1-2-tcm-buses.md",
              "children": []
            },
            {
              "id": "2ff4d14e75e0",
              "title": "2.1.3 Bus-to-bus bridges",
              "slug": "2-1-3-bus-to-bus-bridges",
              "level": 3,
              "start_page": 110,
              "end_page": 110,
              "breadcrumb": "2 Memory and bus architecture > 2.1 System architecture > 2.1.3 Bus-to-bus bridges",
              "file": "10_sections/2ff4d14e75e0__2-1-3-bus-to-bus-bridges.md",
              "children": []
            },
            {
              "id": "ec45dfbc8776",
              "title": "2.1.4 ART accelerator",
              "slug": "2-1-4-art-accelerator",
              "level": 3,
              "start_page": 111,
              "end_page": 111,
              "breadcrumb": "2 Memory and bus architecture > 2.1 System architecture > 2.1.4 ART accelerator",
              "file": "10_sections/ec45dfbc8776__2-1-4-art-accelerator.md",
              "children": []
            },
            {
              "id": "f41cc48040d5",
              "title": "2.1.5 Inter-domain buses",
              "slug": "2-1-5-inter-domain-buses",
              "level": 3,
              "start_page": 111,
              "end_page": 111,
              "breadcrumb": "2 Memory and bus architecture > 2.1 System architecture > 2.1.5 Inter-domain buses",
              "file": "10_sections/f41cc48040d5__2-1-5-inter-domain-buses.md",
              "children": []
            },
            {
              "id": "bcb799dd0c4e",
              "title": "2.1.6 CPU buses",
              "slug": "2-1-6-cpu-buses",
              "level": 3,
              "start_page": 111,
              "end_page": 111,
              "breadcrumb": "2 Memory and bus architecture > 2.1 System architecture > 2.1.6 CPU buses",
              "file": "10_sections/bcb799dd0c4e__2-1-6-cpu-buses.md",
              "children": []
            },
            {
              "id": "caebd4d0b94c",
              "title": "2.1.7 Bus master peripherals",
              "slug": "2-1-7-bus-master-peripherals",
              "level": 3,
              "start_page": 112,
              "end_page": 112,
              "breadcrumb": "2 Memory and bus architecture > 2.1 System architecture > 2.1.7 Bus master peripherals",
              "file": "10_sections/caebd4d0b94c__2-1-7-bus-master-peripherals.md",
              "children": []
            },
            {
              "id": "05023d7b14cb",
              "title": "2.1.8 Clocks to functional blocks",
              "slug": "2-1-8-clocks-to-functional-blocks",
              "level": 3,
              "start_page": 113,
              "end_page": 113,
              "breadcrumb": "2 Memory and bus architecture > 2.1 System architecture > 2.1.8 Clocks to functional blocks",
              "file": "10_sections/05023d7b14cb__2-1-8-clocks-to-functional-blocks.md",
              "children": []
            }
          ]
        },
        {
          "id": "c06a1ef645e0",
          "title": "2.2 AXI interconnect matrix (AXIM)",
          "slug": "2-2-axi-interconnect-matrix-axim",
          "level": 2,
          "start_page": 114,
          "end_page": 133,
          "breadcrumb": "2 Memory and bus architecture > 2.2 AXI interconnect matrix (AXIM)",
          "file": "10_sections/c06a1ef645e0__2-2-axi-interconnect-matrix-axim.md",
          "children": [
            {
              "id": "05929611a03c",
              "title": "2.2.1 AXI introduction",
              "slug": "2-2-1-axi-introduction",
              "level": 3,
              "start_page": 114,
              "end_page": 114,
              "breadcrumb": "2 Memory and bus architecture > 2.2 AXI interconnect matrix (AXIM) > 2.2.1 AXI introduction",
              "file": "10_sections/05929611a03c__2-2-1-axi-introduction.md",
              "children": []
            },
            {
              "id": "27837626208f",
              "title": "2.2.2 AXI interconnect main features",
              "slug": "2-2-2-axi-interconnect-main-features",
              "level": 3,
              "start_page": 114,
              "end_page": 114,
              "breadcrumb": "2 Memory and bus architecture > 2.2 AXI interconnect matrix (AXIM) > 2.2.2 AXI interconnect main features",
              "file": "10_sections/27837626208f__2-2-2-axi-interconnect-main-features.md",
              "children": []
            },
            {
              "id": "83a6e854bdb1",
              "title": "2.2.3 AXI interconnect functional description",
              "slug": "2-2-3-axi-interconnect-functional-description",
              "level": 3,
              "start_page": 115,
              "end_page": 116,
              "breadcrumb": "2 Memory and bus architecture > 2.2 AXI interconnect matrix (AXIM) > 2.2.3 AXI interconnect functional description",
              "file": "10_sections/83a6e854bdb1__2-2-3-axi-interconnect-functional-description.md",
              "children": [
                {
                  "id": "eb385555d1a7",
                  "title": "Figure 2. AXI interconnect",
                  "slug": "figure-2-axi-interconnect",
                  "level": 4,
                  "start_page": 115,
                  "end_page": 115,
                  "breadcrumb": "2 Memory and bus architecture > 2.2 AXI interconnect matrix (AXIM) > 2.2.3 AXI interconnect functional description > Figure 2. AXI interconnect",
                  "file": "10_sections/eb385555d1a7__figure-2-axi-interconnect.md",
                  "children": []
                },
                {
                  "id": "572a078c0f2b",
                  "title": "Table 3. ASIB configuration",
                  "slug": "table-3-asib-configuration",
                  "level": 4,
                  "start_page": 115,
                  "end_page": 115,
                  "breadcrumb": "2 Memory and bus architecture > 2.2 AXI interconnect matrix (AXIM) > 2.2.3 AXI interconnect functional description > Table 3. ASIB configuration",
                  "file": "10_sections/572a078c0f2b__table-3-asib-configuration.md",
                  "children": []
                },
                {
                  "id": "b28b959c9a06",
                  "title": "Table 4. AMIB configuration",
                  "slug": "table-4-amib-configuration",
                  "level": 4,
                  "start_page": 116,
                  "end_page": 116,
                  "breadcrumb": "2 Memory and bus architecture > 2.2 AXI interconnect matrix (AXIM) > 2.2.3 AXI interconnect functional description > Table 4. AMIB configuration",
                  "file": "10_sections/b28b959c9a06__table-4-amib-configuration.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3111ec0ee81b",
              "title": "2.2.4 AXI interconnect registers",
              "slug": "2-2-4-axi-interconnect-registers",
              "level": 3,
              "start_page": 117,
              "end_page": 125,
              "breadcrumb": "2 Memory and bus architecture > 2.2 AXI interconnect matrix (AXIM) > 2.2.4 AXI interconnect registers",
              "file": "10_sections/3111ec0ee81b__2-2-4-axi-interconnect-registers.md",
              "children": []
            },
            {
              "id": "57f6fcdab8ba",
              "title": "2.2.5 AXI interconnect register map",
              "slug": "2-2-5-axi-interconnect-register-map",
              "level": 3,
              "start_page": 126,
              "end_page": 133,
              "breadcrumb": "2 Memory and bus architecture > 2.2 AXI interconnect matrix (AXIM) > 2.2.5 AXI interconnect register map",
              "file": "10_sections/57f6fcdab8ba__2-2-5-axi-interconnect-register-map.md",
              "children": [
                {
                  "id": "4d4adf1bb21a",
                  "title": "Table 5. AXI interconnect register map and reset values",
                  "slug": "table-5-axi-interconnect-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 126,
                  "end_page": 133,
                  "breadcrumb": "2 Memory and bus architecture > 2.2 AXI interconnect matrix (AXIM) > 2.2.5 AXI interconnect register map > Table 5. AXI interconnect register map and reset values",
                  "file": "10_sections/4d4adf1bb21a__table-5-axi-interconnect-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "685bdc8f1955",
          "title": "2.3 Memory organization",
          "slug": "2-3-memory-organization",
          "level": 2,
          "start_page": 134,
          "end_page": 141,
          "breadcrumb": "2 Memory and bus architecture > 2.3 Memory organization",
          "file": "10_sections/685bdc8f1955__2-3-memory-organization.md",
          "children": [
            {
              "id": "e8b763401356",
              "title": "2.3.1 Introduction",
              "slug": "2-3-1-introduction",
              "level": 3,
              "start_page": 134,
              "end_page": 134,
              "breadcrumb": "2 Memory and bus architecture > 2.3 Memory organization > 2.3.1 Introduction",
              "file": "10_sections/e8b763401356__2-3-1-introduction.md",
              "children": []
            },
            {
              "id": "affa4e5b5009",
              "title": "2.3.2 Memory map and register boundary addresses",
              "slug": "2-3-2-memory-map-and-register-boundary-addresses",
              "level": 3,
              "start_page": 135,
              "end_page": 141,
              "breadcrumb": "2 Memory and bus architecture > 2.3 Memory organization > 2.3.2 Memory map and register boundary addresses",
              "file": "10_sections/affa4e5b5009__2-3-2-memory-map-and-register-boundary-addresses.md",
              "children": [
                {
                  "id": "4de3d213c8bc",
                  "title": "Table 6. Memory map and default device memory area attributes",
                  "slug": "table-6-memory-map-and-default-device-memory-area-attributes",
                  "level": 4,
                  "start_page": 135,
                  "end_page": 137,
                  "breadcrumb": "2 Memory and bus architecture > 2.3 Memory organization > 2.3.2 Memory map and register boundary addresses > Table 6. Memory map and default device memory area attributes",
                  "file": "10_sections/4de3d213c8bc__table-6-memory-map-and-default-device-memory-area-attributes.md",
                  "children": []
                },
                {
                  "id": "38afd73c0b2f",
                  "title": "Table 7. Register boundary addresses",
                  "slug": "table-7-register-boundary-addresses",
                  "level": 4,
                  "start_page": 138,
                  "end_page": 141,
                  "breadcrumb": "2 Memory and bus architecture > 2.3 Memory organization > 2.3.2 Memory map and register boundary addresses > Table 7. Register boundary addresses",
                  "file": "10_sections/38afd73c0b2f__table-7-register-boundary-addresses.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "780323b4132d",
          "title": "2.4 Embedded SRAM",
          "slug": "2-4-embedded-sram",
          "level": 2,
          "start_page": 142,
          "end_page": 142,
          "breadcrumb": "2 Memory and bus architecture > 2.4 Embedded SRAM",
          "file": "10_sections/780323b4132d__2-4-embedded-sram.md",
          "children": []
        },
        {
          "id": "191c1815b594",
          "title": "2.5 Flash memory overview",
          "slug": "2-5-flash-memory-overview",
          "level": 2,
          "start_page": 143,
          "end_page": 145,
          "breadcrumb": "2 Memory and bus architecture > 2.5 Flash memory overview",
          "file": "10_sections/191c1815b594__2-5-flash-memory-overview.md",
          "children": []
        },
        {
          "id": "d9bc1b1e3103",
          "title": "2.6 Boot configuration",
          "slug": "2-6-boot-configuration",
          "level": 2,
          "start_page": 143,
          "end_page": 145,
          "breadcrumb": "2 Memory and bus architecture > 2.6 Boot configuration",
          "file": "10_sections/d9bc1b1e3103__2-6-boot-configuration.md",
          "children": [
            {
              "id": "b2918a01002b",
              "title": "Table 8. Boot order",
              "slug": "table-8-boot-order",
              "level": 3,
              "start_page": 144,
              "end_page": 145,
              "breadcrumb": "2 Memory and bus architecture > 2.6 Boot configuration > Table 8. Boot order",
              "file": "10_sections/b2918a01002b__table-8-boot-order.md",
              "children": []
            },
            {
              "id": "af308dc7d392",
              "title": "Table 9. Boot modes",
              "slug": "table-9-boot-modes",
              "level": 3,
              "start_page": 144,
              "end_page": 145,
              "breadcrumb": "2 Memory and bus architecture > 2.6 Boot configuration > Table 9. Boot modes",
              "file": "10_sections/af308dc7d392__table-9-boot-modes.md",
              "children": []
            }
          ]
        }
      ]
    },
    {
      "id": "e8a2f8fb2f98",
      "title": "3 RAM ECC monitoring (RAMECC)",
      "slug": "3-ram-ecc-monitoring-ramecc",
      "level": 1,
      "start_page": 146,
      "end_page": 153,
      "breadcrumb": "3 RAM ECC monitoring (RAMECC)",
      "file": "10_sections/e8a2f8fb2f98__3-ram-ecc-monitoring-ramecc.md",
      "children": [
        {
          "id": "0056d5b7142e",
          "title": "3.1 Introduction",
          "slug": "3-1-introduction",
          "level": 2,
          "start_page": 146,
          "end_page": 148,
          "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.1 Introduction",
          "file": "10_sections/0056d5b7142e__3-1-introduction.md",
          "children": []
        },
        {
          "id": "94d848085248",
          "title": "3.2 RAMECC main features",
          "slug": "3-2-ramecc-main-features",
          "level": 2,
          "start_page": 146,
          "end_page": 148,
          "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.2 RAMECC main features",
          "file": "10_sections/94d848085248__3-2-ramecc-main-features.md",
          "children": []
        },
        {
          "id": "6ef2cf290097",
          "title": "3.3 RAMECC functional description",
          "slug": "3-3-ramecc-functional-description",
          "level": 2,
          "start_page": 146,
          "end_page": 148,
          "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.3 RAMECC functional description",
          "file": "10_sections/6ef2cf290097__3-3-ramecc-functional-description.md",
          "children": [
            {
              "id": "aa4670ae2aba",
              "title": "3.3.1 RAMECC block diagram",
              "slug": "3-3-1-ramecc-block-diagram",
              "level": 3,
              "start_page": 146,
              "end_page": 147,
              "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.3 RAMECC functional description > 3.3.1 RAMECC block diagram",
              "file": "10_sections/aa4670ae2aba__3-3-1-ramecc-block-diagram.md",
              "children": [
                {
                  "id": "11d20c155e34",
                  "title": "Figure 3. RAM ECC controller implementation schematic",
                  "slug": "figure-3-ram-ecc-controller-implementation-schematic",
                  "level": 4,
                  "start_page": 147,
                  "end_page": 147,
                  "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.3 RAMECC functional description > 3.3.1 RAMECC block diagram > Figure 3. RAM ECC controller implementation schematic",
                  "file": "10_sections/11d20c155e34__figure-3-ram-ecc-controller-implementation-schematic.md",
                  "children": []
                },
                {
                  "id": "08c9c9d2bf26",
                  "title": "Figure 4. Connection between RAM ECC controller and RAMECC monitoring unit",
                  "slug": "figure-4-connection-between-ram-ecc-controller-and-ramecc-monitoring-unit",
                  "level": 4,
                  "start_page": 147,
                  "end_page": 147,
                  "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.3 RAMECC functional description > 3.3.1 RAMECC block diagram > Figure 4. Connection between RAM ECC controller and RAMECC monitoring unit",
                  "file": "10_sections/08c9c9d2bf26__figure-4-connection-between-ram-ecc-controller-and-ramecc-monitoring-unit.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d17297c020af",
              "title": "3.3.2 RAMECC internal signals",
              "slug": "3-3-2-ramecc-internal-signals",
              "level": 3,
              "start_page": 148,
              "end_page": 148,
              "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.3 RAMECC functional description > 3.3.2 RAMECC internal signals",
              "file": "10_sections/d17297c020af__3-3-2-ramecc-internal-signals.md",
              "children": [
                {
                  "id": "97e4b07f769c",
                  "title": "Table 10. RAMECC internal input/output signals",
                  "slug": "table-10-ramecc-internal-input-output-signals",
                  "level": 4,
                  "start_page": 148,
                  "end_page": 148,
                  "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.3 RAMECC functional description > 3.3.2 RAMECC internal signals > Table 10. RAMECC internal input/output signals",
                  "file": "10_sections/97e4b07f769c__table-10-ramecc-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d1027cf6e756",
              "title": "3.3.3 RAMECC monitor mapping",
              "slug": "3-3-3-ramecc-monitor-mapping",
              "level": 3,
              "start_page": 148,
              "end_page": 148,
              "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.3 RAMECC functional description > 3.3.3 RAMECC monitor mapping",
              "file": "10_sections/d1027cf6e756__3-3-3-ramecc-monitor-mapping.md",
              "children": [
                {
                  "id": "050dcc5e19e9",
                  "title": "Table 11. ECC controller mapping",
                  "slug": "table-11-ecc-controller-mapping",
                  "level": 4,
                  "start_page": 148,
                  "end_page": 148,
                  "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.3 RAMECC functional description > 3.3.3 RAMECC monitor mapping > Table 11. ECC controller mapping",
                  "file": "10_sections/050dcc5e19e9__table-11-ecc-controller-mapping.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "935a081c5c75",
          "title": "3.4 RAMECC registers",
          "slug": "3-4-ramecc-registers",
          "level": 2,
          "start_page": 149,
          "end_page": 153,
          "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.4 RAMECC registers",
          "file": "10_sections/935a081c5c75__3-4-ramecc-registers.md",
          "children": [
            {
              "id": "2b1774f9b957",
              "title": "3.4.1 RAMECC interrupt enable register (RAMECC_IER)",
              "slug": "3-4-1-ramecc-interrupt-enable-register-ramecc-ier",
              "level": 3,
              "start_page": 149,
              "end_page": 149,
              "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.4 RAMECC registers > 3.4.1 RAMECC interrupt enable register (RAMECC_IER)",
              "file": "10_sections/2b1774f9b957__3-4-1-ramecc-interrupt-enable-register-ramecc-ier.md",
              "children": []
            },
            {
              "id": "4f3c753c7d81",
              "title": "3.4.2 RAMECC monitor x configuration register (RAMECC_MxCR)",
              "slug": "3-4-2-ramecc-monitor-x-configuration-register-ramecc-mxcr",
              "level": 3,
              "start_page": 150,
              "end_page": 150,
              "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.4 RAMECC registers > 3.4.2 RAMECC monitor x configuration register (RAMECC_MxCR)",
              "file": "10_sections/4f3c753c7d81__3-4-2-ramecc-monitor-x-configuration-register-ramecc-mxcr.md",
              "children": []
            },
            {
              "id": "c98ec6152fc1",
              "title": "3.4.3 RAMECC monitor x status register (RAMECC_MxSR)",
              "slug": "3-4-3-ramecc-monitor-x-status-register-ramecc-mxsr",
              "level": 3,
              "start_page": 150,
              "end_page": 150,
              "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.4 RAMECC registers > 3.4.3 RAMECC monitor x status register (RAMECC_MxSR)",
              "file": "10_sections/c98ec6152fc1__3-4-3-ramecc-monitor-x-status-register-ramecc-mxsr.md",
              "children": []
            },
            {
              "id": "0fbccb107b07",
              "title": "3.4.4 RAMECC monitor x failing address register (RAMECC_MxFAR)",
              "slug": "3-4-4-ramecc-monitor-x-failing-address-register-ramecc-mxfar",
              "level": 3,
              "start_page": 151,
              "end_page": 151,
              "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.4 RAMECC registers > 3.4.4 RAMECC monitor x failing address register (RAMECC_MxFAR)",
              "file": "10_sections/0fbccb107b07__3-4-4-ramecc-monitor-x-failing-address-register-ramecc-mxfar.md",
              "children": []
            },
            {
              "id": "b8c382aabfd7",
              "title": "3.4.5 RAMECC monitor x failing data low register (RAMECC_MxFDRL)",
              "slug": "3-4-5-ramecc-monitor-x-failing-data-low-register-ramecc-mxfdrl",
              "level": 3,
              "start_page": 151,
              "end_page": 151,
              "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.4 RAMECC registers > 3.4.5 RAMECC monitor x failing data low register (RAMECC_MxFDRL)",
              "file": "10_sections/b8c382aabfd7__3-4-5-ramecc-monitor-x-failing-data-low-register-ramecc-mxfdrl.md",
              "children": []
            },
            {
              "id": "c98604b87219",
              "title": "3.4.6 RAMECC monitor x failing data high register (RAMECC_MxFDRH)",
              "slug": "3-4-6-ramecc-monitor-x-failing-data-high-register-ramecc-mxfdrh",
              "level": 3,
              "start_page": 152,
              "end_page": 152,
              "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.4 RAMECC registers > 3.4.6 RAMECC monitor x failing data high register (RAMECC_MxFDRH)",
              "file": "10_sections/c98604b87219__3-4-6-ramecc-monitor-x-failing-data-high-register-ramecc-mxfdrh.md",
              "children": []
            },
            {
              "id": "dab050ab3c41",
              "title": "3.4.7 RAMECC monitor x failing ECC error code register RAMECC_MxFECR)",
              "slug": "3-4-7-ramecc-monitor-x-failing-ecc-error-code-register-ramecc-mxfecr",
              "level": 3,
              "start_page": 152,
              "end_page": 152,
              "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.4 RAMECC registers > 3.4.7 RAMECC monitor x failing ECC error code register RAMECC_MxFECR)",
              "file": "10_sections/dab050ab3c41__3-4-7-ramecc-monitor-x-failing-ecc-error-code-register-ramecc-mxfecr.md",
              "children": []
            },
            {
              "id": "7560b33475b0",
              "title": "3.4.8 RAMECC register map",
              "slug": "3-4-8-ramecc-register-map",
              "level": 3,
              "start_page": 153,
              "end_page": 153,
              "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.4 RAMECC registers > 3.4.8 RAMECC register map",
              "file": "10_sections/7560b33475b0__3-4-8-ramecc-register-map.md",
              "children": [
                {
                  "id": "bd158eb3fdc1",
                  "title": "Table 12. RAMECC register map and reset values",
                  "slug": "table-12-ramecc-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 153,
                  "end_page": 153,
                  "breadcrumb": "3 RAM ECC monitoring (RAMECC) > 3.4 RAMECC registers > 3.4.8 RAMECC register map > Table 12. RAMECC register map and reset values",
                  "file": "10_sections/bd158eb3fdc1__table-12-ramecc-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "557ff07fb472",
      "title": "4 Embedded flash memory (FLASH)",
      "slug": "4-embedded-flash-memory-flash",
      "level": 1,
      "start_page": 154,
      "end_page": 253,
      "breadcrumb": "4 Embedded flash memory (FLASH)",
      "file": "10_sections/557ff07fb472__4-embedded-flash-memory-flash.md",
      "children": [
        {
          "id": "c71e906ea261",
          "title": "4.1 Introduction",
          "slug": "4-1-introduction",
          "level": 2,
          "start_page": 154,
          "end_page": 154,
          "breadcrumb": "4 Embedded flash memory (FLASH) > 4.1 Introduction",
          "file": "10_sections/c71e906ea261__4-1-introduction.md",
          "children": []
        },
        {
          "id": "ac515f85d0ca",
          "title": "4.2 FLASH main features",
          "slug": "4-2-flash-main-features",
          "level": 2,
          "start_page": 154,
          "end_page": 154,
          "breadcrumb": "4 Embedded flash memory (FLASH) > 4.2 FLASH main features",
          "file": "10_sections/ac515f85d0ca__4-2-flash-main-features.md",
          "children": []
        },
        {
          "id": "e243ae0d93d7",
          "title": "4.3 FLASH functional description",
          "slug": "4-3-flash-functional-description",
          "level": 2,
          "start_page": 155,
          "end_page": 178,
          "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description",
          "file": "10_sections/e243ae0d93d7__4-3-flash-functional-description.md",
          "children": [
            {
              "id": "f07e19fd0ed9",
              "title": "4.3.1 FLASH block diagram",
              "slug": "4-3-1-flash-block-diagram",
              "level": 3,
              "start_page": 155,
              "end_page": 155,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.1 FLASH block diagram",
              "file": "10_sections/f07e19fd0ed9__4-3-1-flash-block-diagram.md",
              "children": [
                {
                  "id": "c8a59c6275ea",
                  "title": "Figure 5. FLASH block diagram",
                  "slug": "figure-5-flash-block-diagram",
                  "level": 4,
                  "start_page": 155,
                  "end_page": 155,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.1 FLASH block diagram > Figure 5. FLASH block diagram",
                  "file": "10_sections/c8a59c6275ea__figure-5-flash-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8bf28fd8d18a",
              "title": "4.3.2 FLASH internal signals",
              "slug": "4-3-2-flash-internal-signals",
              "level": 3,
              "start_page": 156,
              "end_page": 157,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.2 FLASH internal signals",
              "file": "10_sections/8bf28fd8d18a__4-3-2-flash-internal-signals.md",
              "children": [
                {
                  "id": "fdce83020bb5",
                  "title": "Table 13. FLASH internal input/output signals",
                  "slug": "table-13-flash-internal-input-output-signals",
                  "level": 4,
                  "start_page": 156,
                  "end_page": 156,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.2 FLASH internal signals > Table 13. FLASH internal input/output signals",
                  "file": "10_sections/fdce83020bb5__table-13-flash-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "876e508ebee9",
              "title": "4.3.3 FLASH architecture and integration in the system",
              "slug": "4-3-3-flash-architecture-and-integration-in-the-system",
              "level": 3,
              "start_page": 156,
              "end_page": 157,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.3 FLASH architecture and integration in the system",
              "file": "10_sections/876e508ebee9__4-3-3-flash-architecture-and-integration-in-the-system.md",
              "children": [
                {
                  "id": "b11f0b97699c",
                  "title": "Figure 6. Detailed FLASH architecture",
                  "slug": "figure-6-detailed-flash-architecture",
                  "level": 4,
                  "start_page": 157,
                  "end_page": 157,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.3 FLASH architecture and integration in the system > Figure 6. Detailed FLASH architecture",
                  "file": "10_sections/b11f0b97699c__figure-6-detailed-flash-architecture.md",
                  "children": []
                }
              ]
            },
            {
              "id": "22f78dc70a35",
              "title": "4.3.4 Flash memory architecture and usage",
              "slug": "4-3-4-flash-memory-architecture-and-usage",
              "level": 3,
              "start_page": 158,
              "end_page": 161,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.4 Flash memory architecture and usage",
              "file": "10_sections/22f78dc70a35__4-3-4-flash-memory-architecture-and-usage.md",
              "children": [
                {
                  "id": "1470408fb3fa",
                  "title": "Figure 7. Embedded flash memory organization",
                  "slug": "figure-7-embedded-flash-memory-organization",
                  "level": 4,
                  "start_page": 158,
                  "end_page": 158,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.4 Flash memory architecture and usage > Figure 7. Embedded flash memory organization",
                  "file": "10_sections/1470408fb3fa__figure-7-embedded-flash-memory-organization.md",
                  "children": []
                },
                {
                  "id": "48c4318ece58",
                  "title": "Table 14. Flash memory organization on STM32H745xI/747xI/755xI/757xI devices",
                  "slug": "table-14-flash-memory-organization-on-stm32h745xi-747xi-755xi-757xi-devices",
                  "level": 4,
                  "start_page": 159,
                  "end_page": 159,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.4 Flash memory architecture and usage > Table 14. Flash memory organization on STM32H745xI/747xI/755xI/757xI devices",
                  "file": "10_sections/48c4318ece58__table-14-flash-memory-organization-on-stm32h745xi-747xi-755xi-757xi-devices.md",
                  "children": []
                },
                {
                  "id": "69580afecbdf",
                  "title": "Table 15. Flash memory organization on STM32H745xG/STM32H747xG devices",
                  "slug": "table-15-flash-memory-organization-on-stm32h745xg-stm32h747xg-devices",
                  "level": 4,
                  "start_page": 160,
                  "end_page": 160,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.4 Flash memory architecture and usage > Table 15. Flash memory organization on STM32H745xG/STM32H747xG devices",
                  "file": "10_sections/69580afecbdf__table-15-flash-memory-organization-on-stm32h745xg-stm32h747xg-devices.md",
                  "children": []
                },
                {
                  "id": "94a25dd177a4",
                  "title": "Figure 8. Embedded flash memory usage",
                  "slug": "figure-8-embedded-flash-memory-usage",
                  "level": 4,
                  "start_page": 161,
                  "end_page": 161,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.4 Flash memory architecture and usage > Figure 8. Embedded flash memory usage",
                  "file": "10_sections/94a25dd177a4__figure-8-embedded-flash-memory-usage.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3988dc6ee320",
              "title": "4.3.5 FLASH system performance enhancements",
              "slug": "4-3-5-flash-system-performance-enhancements",
              "level": 3,
              "start_page": 162,
              "end_page": 162,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.5 FLASH system performance enhancements",
              "file": "10_sections/3988dc6ee320__4-3-5-flash-system-performance-enhancements.md",
              "children": []
            },
            {
              "id": "868aa2b6bf8c",
              "title": "4.3.6 FLASH data protection schemes",
              "slug": "4-3-6-flash-data-protection-schemes",
              "level": 3,
              "start_page": 162,
              "end_page": 162,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.6 FLASH data protection schemes",
              "file": "10_sections/868aa2b6bf8c__4-3-6-flash-data-protection-schemes.md",
              "children": [
                {
                  "id": "c321fc79a72a",
                  "title": "Figure 9. FLASH protection mechanisms",
                  "slug": "figure-9-flash-protection-mechanisms",
                  "level": 4,
                  "start_page": 162,
                  "end_page": 162,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.6 FLASH data protection schemes > Figure 9. FLASH protection mechanisms",
                  "file": "10_sections/c321fc79a72a__figure-9-flash-protection-mechanisms.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8df0ff9769b1",
              "title": "4.3.7 Overview of FLASH operations",
              "slug": "4-3-7-overview-of-flash-operations",
              "level": 3,
              "start_page": 163,
              "end_page": 163,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.7 Overview of FLASH operations",
              "file": "10_sections/8df0ff9769b1__4-3-7-overview-of-flash-operations.md",
              "children": []
            },
            {
              "id": "3f21a5dd5735",
              "title": "4.3.8 FLASH read operations",
              "slug": "4-3-8-flash-read-operations",
              "level": 3,
              "start_page": 164,
              "end_page": 166,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.8 FLASH read operations",
              "file": "10_sections/3f21a5dd5735__4-3-8-flash-read-operations.md",
              "children": [
                {
                  "id": "68768fac8ff9",
                  "title": "Figure 10. FLASH read pipeline architecture",
                  "slug": "figure-10-flash-read-pipeline-architecture",
                  "level": 4,
                  "start_page": 165,
                  "end_page": 165,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.8 FLASH read operations > Figure 10. FLASH read pipeline architecture",
                  "file": "10_sections/68768fac8ff9__figure-10-flash-read-pipeline-architecture.md",
                  "children": []
                },
                {
                  "id": "f7ba5a0c2a26",
                  "title": "Table 16. FLASH recommended number of wait states and programming delay",
                  "slug": "table-16-flash-recommended-number-of-wait-states-and-programming-delay",
                  "level": 4,
                  "start_page": 166,
                  "end_page": 166,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.8 FLASH read operations > Table 16. FLASH recommended number of wait states and programming delay",
                  "file": "10_sections/f7ba5a0c2a26__table-16-flash-recommended-number-of-wait-states-and-programming-delay.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a9bc239c448a",
              "title": "4.3.9 FLASH program operations",
              "slug": "4-3-9-flash-program-operations",
              "level": 3,
              "start_page": 167,
              "end_page": 170,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.9 FLASH program operations",
              "file": "10_sections/a9bc239c448a__4-3-9-flash-program-operations.md",
              "children": [
                {
                  "id": "ea104ad4531a",
                  "title": "Figure 11. FLASH write pipeline architecture",
                  "slug": "figure-11-flash-write-pipeline-architecture",
                  "level": 4,
                  "start_page": 168,
                  "end_page": 169,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.9 FLASH program operations > Figure 11. FLASH write pipeline architecture",
                  "file": "10_sections/ea104ad4531a__figure-11-flash-write-pipeline-architecture.md",
                  "children": []
                },
                {
                  "id": "2f295cbcfea7",
                  "title": "Table 17. FLASH parallelism parameter",
                  "slug": "table-17-flash-parallelism-parameter",
                  "level": 4,
                  "start_page": 170,
                  "end_page": 170,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.9 FLASH program operations > Table 17. FLASH parallelism parameter",
                  "file": "10_sections/2f295cbcfea7__table-17-flash-parallelism-parameter.md",
                  "children": []
                }
              ]
            },
            {
              "id": "402ccb2fadce",
              "title": "4.3.10 FLASH erase operations",
              "slug": "4-3-10-flash-erase-operations",
              "level": 3,
              "start_page": 171,
              "end_page": 173,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.10 FLASH erase operations",
              "file": "10_sections/402ccb2fadce__4-3-10-flash-erase-operations.md",
              "children": []
            },
            {
              "id": "e0716ff21553",
              "title": "4.3.11 FLASH parallel operations",
              "slug": "4-3-11-flash-parallel-operations",
              "level": 3,
              "start_page": 174,
              "end_page": 175,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.11 FLASH parallel operations",
              "file": "10_sections/e0716ff21553__4-3-11-flash-parallel-operations.md",
              "children": []
            },
            {
              "id": "46157fd3abba",
              "title": "4.3.12 Flash memory error protections",
              "slug": "4-3-12-flash-memory-error-protections",
              "level": 3,
              "start_page": 174,
              "end_page": 175,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.12 Flash memory error protections",
              "file": "10_sections/46157fd3abba__4-3-12-flash-memory-error-protections.md",
              "children": []
            },
            {
              "id": "4be6c0bfe4c4",
              "title": "4.3.13 Flash bank and register swapping",
              "slug": "4-3-13-flash-bank-and-register-swapping",
              "level": 3,
              "start_page": 176,
              "end_page": 178,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.13 Flash bank and register swapping",
              "file": "10_sections/4be6c0bfe4c4__4-3-13-flash-bank-and-register-swapping.md",
              "children": [
                {
                  "id": "c5a51d03612a",
                  "title": "Table 18. FLASH AXI interface memory map vs swapping option",
                  "slug": "table-18-flash-axi-interface-memory-map-vs-swapping-option",
                  "level": 4,
                  "start_page": 176,
                  "end_page": 176,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.13 Flash bank and register swapping > Table 18. FLASH AXI interface memory map vs swapping option",
                  "file": "10_sections/c5a51d03612a__table-18-flash-axi-interface-memory-map-vs-swapping-option.md",
                  "children": []
                },
                {
                  "id": "182e748f9ead",
                  "title": "Figure 12. Flash bank swapping sequence",
                  "slug": "figure-12-flash-bank-swapping-sequence",
                  "level": 4,
                  "start_page": 177,
                  "end_page": 177,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.13 Flash bank and register swapping > Figure 12. Flash bank swapping sequence",
                  "file": "10_sections/182e748f9ead__figure-12-flash-bank-swapping-sequence.md",
                  "children": []
                },
                {
                  "id": "4f036cf2d826",
                  "title": "Table 19. Flash register map vs swapping option",
                  "slug": "table-19-flash-register-map-vs-swapping-option",
                  "level": 4,
                  "start_page": 178,
                  "end_page": 178,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.13 Flash bank and register swapping > Table 19. Flash register map vs swapping option",
                  "file": "10_sections/4f036cf2d826__table-19-flash-register-map-vs-swapping-option.md",
                  "children": []
                }
              ]
            },
            {
              "id": "04afe314049f",
              "title": "4.3.14 FLASH reset and clocks",
              "slug": "4-3-14-flash-reset-and-clocks",
              "level": 3,
              "start_page": 179,
              "end_page": 179,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.3 FLASH functional description > 4.3.14 FLASH reset and clocks",
              "file": "10_sections/04afe314049f__4-3-14-flash-reset-and-clocks.md",
              "children": []
            }
          ]
        },
        {
          "id": "bc7902dba731",
          "title": "4.4 FLASH option bytes",
          "slug": "4-4-flash-option-bytes",
          "level": 2,
          "start_page": 179,
          "end_page": 187,
          "breadcrumb": "4 Embedded flash memory (FLASH) > 4.4 FLASH option bytes",
          "file": "10_sections/bc7902dba731__4-4-flash-option-bytes.md",
          "children": [
            {
              "id": "f155dbce52ad",
              "title": "4.4.1 About option bytes",
              "slug": "4-4-1-about-option-bytes",
              "level": 3,
              "start_page": 179,
              "end_page": 179,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.4 FLASH option bytes > 4.4.1 About option bytes",
              "file": "10_sections/f155dbce52ad__4-4-1-about-option-bytes.md",
              "children": []
            },
            {
              "id": "bfd20367b4df",
              "title": "4.4.2 Option byte loading",
              "slug": "4-4-2-option-byte-loading",
              "level": 3,
              "start_page": 180,
              "end_page": 182,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.4 FLASH option bytes > 4.4.2 Option byte loading",
              "file": "10_sections/bfd20367b4df__4-4-2-option-byte-loading.md",
              "children": []
            },
            {
              "id": "9a5e305ce9f2",
              "title": "4.4.3 Option byte modification",
              "slug": "4-4-3-option-byte-modification",
              "level": 3,
              "start_page": 180,
              "end_page": 182,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.4 FLASH option bytes > 4.4.3 Option byte modification",
              "file": "10_sections/9a5e305ce9f2__4-4-3-option-byte-modification.md",
              "children": []
            },
            {
              "id": "6dbdd531c453",
              "title": "4.4.4 Option bytes overview",
              "slug": "4-4-4-option-bytes-overview",
              "level": 3,
              "start_page": 183,
              "end_page": 184,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.4 FLASH option bytes > 4.4.4 Option bytes overview",
              "file": "10_sections/6dbdd531c453__4-4-4-option-bytes-overview.md",
              "children": [
                {
                  "id": "b4d7e8dda78e",
                  "title": "Table 20. Option byte organization",
                  "slug": "table-20-option-byte-organization",
                  "level": 4,
                  "start_page": 183,
                  "end_page": 184,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.4 FLASH option bytes > 4.4.4 Option bytes overview > Table 20. Option byte organization",
                  "file": "10_sections/b4d7e8dda78e__table-20-option-byte-organization.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5dd0327430cf",
              "title": "4.4.5 Description of user and system option bytes",
              "slug": "4-4-5-description-of-user-and-system-option-bytes",
              "level": 3,
              "start_page": 185,
              "end_page": 186,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.4 FLASH option bytes > 4.4.5 Description of user and system option bytes",
              "file": "10_sections/5dd0327430cf__4-4-5-description-of-user-and-system-option-bytes.md",
              "children": []
            },
            {
              "id": "d1e64704e198",
              "title": "4.4.6 Description of data protection option bytes",
              "slug": "4-4-6-description-of-data-protection-option-bytes",
              "level": 3,
              "start_page": 187,
              "end_page": 187,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.4 FLASH option bytes > 4.4.6 Description of data protection option bytes",
              "file": "10_sections/d1e64704e198__4-4-6-description-of-data-protection-option-bytes.md",
              "children": []
            },
            {
              "id": "bbdeced94480",
              "title": "4.4.7 Description of boot address option bytes",
              "slug": "4-4-7-description-of-boot-address-option-bytes",
              "level": 3,
              "start_page": 188,
              "end_page": 189,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.4 FLASH option bytes > 4.4.7 Description of boot address option bytes",
              "file": "10_sections/bbdeced94480__4-4-7-description-of-boot-address-option-bytes.md",
              "children": []
            }
          ]
        },
        {
          "id": "ac5b88957f40",
          "title": "4.5 FLASH protection mechanisms",
          "slug": "4-5-flash-protection-mechanisms",
          "level": 2,
          "start_page": 188,
          "end_page": 197,
          "breadcrumb": "4 Embedded flash memory (FLASH) > 4.5 FLASH protection mechanisms",
          "file": "10_sections/ac5b88957f40__4-5-flash-protection-mechanisms.md",
          "children": [
            {
              "id": "4494441de88a",
              "title": "4.5.1 FLASH configuration protection",
              "slug": "4-5-1-flash-configuration-protection",
              "level": 3,
              "start_page": 188,
              "end_page": 189,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.5 FLASH protection mechanisms > 4.5.1 FLASH configuration protection",
              "file": "10_sections/4494441de88a__4-5-1-flash-configuration-protection.md",
              "children": [
                {
                  "id": "178ac8bc3f60",
                  "title": "Table 21. Flash interface register protection summary",
                  "slug": "table-21-flash-interface-register-protection-summary",
                  "level": 4,
                  "start_page": 189,
                  "end_page": 189,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.5 FLASH protection mechanisms > 4.5.1 FLASH configuration protection > Table 21. Flash interface register protection summary",
                  "file": "10_sections/178ac8bc3f60__table-21-flash-interface-register-protection-summary.md",
                  "children": []
                }
              ]
            },
            {
              "id": "60f2ad559ebd",
              "title": "4.5.2 Write protection",
              "slug": "4-5-2-write-protection",
              "level": 3,
              "start_page": 190,
              "end_page": 190,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.5 FLASH protection mechanisms > 4.5.2 Write protection",
              "file": "10_sections/60f2ad559ebd__4-5-2-write-protection.md",
              "children": []
            },
            {
              "id": "521f4bba71bd",
              "title": "4.5.3 Readout protection (RDP)",
              "slug": "4-5-3-readout-protection-rdp",
              "level": 3,
              "start_page": 191,
              "end_page": 194,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.5 FLASH protection mechanisms > 4.5.3 Readout protection (RDP)",
              "file": "10_sections/521f4bba71bd__4-5-3-readout-protection-rdp.md",
              "children": [
                {
                  "id": "bd52ba69cfee",
                  "title": "Table 22. RDP value vs readout protection level",
                  "slug": "table-22-rdp-value-vs-readout-protection-level",
                  "level": 4,
                  "start_page": 191,
                  "end_page": 191,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.5 FLASH protection mechanisms > 4.5.3 Readout protection (RDP) > Table 22. RDP value vs readout protection level",
                  "file": "10_sections/bd52ba69cfee__table-22-rdp-value-vs-readout-protection-level.md",
                  "children": []
                },
                {
                  "id": "9411b4932f55",
                  "title": "Table 23. Protection vs RDP Level",
                  "slug": "table-23-protection-vs-rdp-level",
                  "level": 4,
                  "start_page": 192,
                  "end_page": 192,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.5 FLASH protection mechanisms > 4.5.3 Readout protection (RDP) > Table 23. Protection vs RDP Level",
                  "file": "10_sections/9411b4932f55__table-23-protection-vs-rdp-level.md",
                  "children": []
                },
                {
                  "id": "0ae103a4245a",
                  "title": "Figure 13. RDP protection transition scheme",
                  "slug": "figure-13-rdp-protection-transition-scheme",
                  "level": 4,
                  "start_page": 193,
                  "end_page": 193,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.5 FLASH protection mechanisms > 4.5.3 Readout protection (RDP) > Figure 13. RDP protection transition scheme",
                  "file": "10_sections/0ae103a4245a__figure-13-rdp-protection-transition-scheme.md",
                  "children": []
                },
                {
                  "id": "8925b30d63dc",
                  "title": "Table 24. RDP transition and its effects",
                  "slug": "table-24-rdp-transition-and-its-effects",
                  "level": 4,
                  "start_page": 194,
                  "end_page": 194,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.5 FLASH protection mechanisms > 4.5.3 Readout protection (RDP) > Table 24. RDP transition and its effects",
                  "file": "10_sections/8925b30d63dc__table-24-rdp-transition-and-its-effects.md",
                  "children": []
                },
                {
                  "id": "25a0fa97db3c",
                  "title": "Figure 14. Example of protected region overlapping",
                  "slug": "figure-14-example-of-protected-region-overlapping",
                  "level": 4,
                  "start_page": 195,
                  "end_page": 195,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.5 FLASH protection mechanisms > 4.5.3 Readout protection (RDP) > Figure 14. Example of protected region overlapping",
                  "file": "10_sections/25a0fa97db3c__figure-14-example-of-protected-region-overlapping.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b8095e533c1e",
              "title": "4.5.4 Proprietary code readout protection (PCROP)",
              "slug": "4-5-4-proprietary-code-readout-protection-pcrop",
              "level": 3,
              "start_page": 195,
              "end_page": 195,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.5 FLASH protection mechanisms > 4.5.4 Proprietary code readout protection (PCROP)",
              "file": "10_sections/b8095e533c1e__4-5-4-proprietary-code-readout-protection-pcrop.md",
              "children": []
            },
            {
              "id": "e432f90a2630",
              "title": "4.5.5 Secure access mode",
              "slug": "4-5-5-secure-access-mode",
              "level": 3,
              "start_page": 196,
              "end_page": 197,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.5 FLASH protection mechanisms > 4.5.5 Secure access mode",
              "file": "10_sections/e432f90a2630__4-5-5-secure-access-mode.md",
              "children": []
            }
          ]
        },
        {
          "id": "7354189a05dd",
          "title": "4.6 FLASH low-power modes",
          "slug": "4-6-flash-low-power-modes",
          "level": 2,
          "start_page": 198,
          "end_page": 199,
          "breadcrumb": "4 Embedded flash memory (FLASH) > 4.6 FLASH low-power modes",
          "file": "10_sections/7354189a05dd__4-6-flash-low-power-modes.md",
          "children": [
            {
              "id": "853ab52c3dbd",
              "title": "4.6.1 Introduction",
              "slug": "4-6-1-introduction",
              "level": 3,
              "start_page": 198,
              "end_page": 199,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.6 FLASH low-power modes > 4.6.1 Introduction",
              "file": "10_sections/853ab52c3dbd__4-6-1-introduction.md",
              "children": [
                {
                  "id": "45ba4ff76aa0",
                  "title": "Table 25. Effect of low-power modes on the embedded flash memory",
                  "slug": "table-25-effect-of-low-power-modes-on-the-embedded-flash-memory",
                  "level": 4,
                  "start_page": 198,
                  "end_page": 199,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.6 FLASH low-power modes > 4.6.1 Introduction > Table 25. Effect of low-power modes on the embedded flash memory",
                  "file": "10_sections/45ba4ff76aa0__table-25-effect-of-low-power-modes-on-the-embedded-flash-memory.md",
                  "children": []
                }
              ]
            },
            {
              "id": "25ec866d4a91",
              "title": "4.6.2 Managing the FLASH domain switching to DStop or DStandby",
              "slug": "4-6-2-managing-the-flash-domain-switching-to-dstop-or-dstandby",
              "level": 3,
              "start_page": 198,
              "end_page": 199,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.6 FLASH low-power modes > 4.6.2 Managing the FLASH domain switching to DStop or DStandby",
              "file": "10_sections/25ec866d4a91__4-6-2-managing-the-flash-domain-switching-to-dstop-or-dstandby.md",
              "children": []
            }
          ]
        },
        {
          "id": "33482a9e449e",
          "title": "4.7 FLASH error management",
          "slug": "4-7-flash-error-management",
          "level": 2,
          "start_page": 200,
          "end_page": 204,
          "breadcrumb": "4 Embedded flash memory (FLASH) > 4.7 FLASH error management",
          "file": "10_sections/33482a9e449e__4-7-flash-error-management.md",
          "children": [
            {
              "id": "bd8fb6cb06b6",
              "title": "4.7.1 Introduction",
              "slug": "4-7-1-introduction",
              "level": 3,
              "start_page": 200,
              "end_page": 200,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.7 FLASH error management > 4.7.1 Introduction",
              "file": "10_sections/bd8fb6cb06b6__4-7-1-introduction.md",
              "children": []
            },
            {
              "id": "46759b9b77ec",
              "title": "4.7.2 Write protection error (WRPERR)",
              "slug": "4-7-2-write-protection-error-wrperr",
              "level": 3,
              "start_page": 200,
              "end_page": 200,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.7 FLASH error management > 4.7.2 Write protection error (WRPERR)",
              "file": "10_sections/46759b9b77ec__4-7-2-write-protection-error-wrperr.md",
              "children": []
            },
            {
              "id": "4b64f3c25ef5",
              "title": "4.7.3 Programming sequence error (PGSERR)",
              "slug": "4-7-3-programming-sequence-error-pgserr",
              "level": 3,
              "start_page": 201,
              "end_page": 201,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.7 FLASH error management > 4.7.3 Programming sequence error (PGSERR)",
              "file": "10_sections/4b64f3c25ef5__4-7-3-programming-sequence-error-pgserr.md",
              "children": []
            },
            {
              "id": "8c80d84845a8",
              "title": "4.7.4 Strobe error (STRBERR)",
              "slug": "4-7-4-strobe-error-strberr",
              "level": 3,
              "start_page": 202,
              "end_page": 202,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.7 FLASH error management > 4.7.4 Strobe error (STRBERR)",
              "file": "10_sections/8c80d84845a8__4-7-4-strobe-error-strberr.md",
              "children": []
            },
            {
              "id": "b8d4bc9aee1c",
              "title": "4.7.5 Inconsistency error (INCERR)",
              "slug": "4-7-5-inconsistency-error-incerr",
              "level": 3,
              "start_page": 202,
              "end_page": 202,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.7 FLASH error management > 4.7.5 Inconsistency error (INCERR)",
              "file": "10_sections/b8d4bc9aee1c__4-7-5-inconsistency-error-incerr.md",
              "children": []
            },
            {
              "id": "a9dfb4e10698",
              "title": "4.7.6 Operation error (OPERR)",
              "slug": "4-7-6-operation-error-operr",
              "level": 3,
              "start_page": 203,
              "end_page": 203,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.7 FLASH error management > 4.7.6 Operation error (OPERR)",
              "file": "10_sections/a9dfb4e10698__4-7-6-operation-error-operr.md",
              "children": []
            },
            {
              "id": "e082f942edbd",
              "title": "4.7.7 Error correction code error (SNECCERR/DBECCERR)",
              "slug": "4-7-7-error-correction-code-error-sneccerr-dbeccerr",
              "level": 3,
              "start_page": 203,
              "end_page": 203,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.7 FLASH error management > 4.7.7 Error correction code error (SNECCERR/DBECCERR)",
              "file": "10_sections/e082f942edbd__4-7-7-error-correction-code-error-sneccerr-dbeccerr.md",
              "children": []
            },
            {
              "id": "4acc8d5e7397",
              "title": "4.7.8 Read protection error (RDPERR)",
              "slug": "4-7-8-read-protection-error-rdperr",
              "level": 3,
              "start_page": 204,
              "end_page": 204,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.7 FLASH error management > 4.7.8 Read protection error (RDPERR)",
              "file": "10_sections/4acc8d5e7397__4-7-8-read-protection-error-rdperr.md",
              "children": []
            },
            {
              "id": "60ac0ec6cfdd",
              "title": "4.7.9 Read secure error (RDSERR)",
              "slug": "4-7-9-read-secure-error-rdserr",
              "level": 3,
              "start_page": 204,
              "end_page": 204,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.7 FLASH error management > 4.7.9 Read secure error (RDSERR)",
              "file": "10_sections/60ac0ec6cfdd__4-7-9-read-secure-error-rdserr.md",
              "children": []
            },
            {
              "id": "98139495b70a",
              "title": "4.7.10 CRC read error (CRCRDERR)",
              "slug": "4-7-10-crc-read-error-crcrderr",
              "level": 3,
              "start_page": 204,
              "end_page": 204,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.7 FLASH error management > 4.7.10 CRC read error (CRCRDERR)",
              "file": "10_sections/98139495b70a__4-7-10-crc-read-error-crcrderr.md",
              "children": []
            },
            {
              "id": "0c56676b3583",
              "title": "4.7.11 Option byte change error (OPTCHANGEERR)",
              "slug": "4-7-11-option-byte-change-error-optchangeerr",
              "level": 3,
              "start_page": 205,
              "end_page": 205,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.7 FLASH error management > 4.7.11 Option byte change error (OPTCHANGEERR)",
              "file": "10_sections/0c56676b3583__4-7-11-option-byte-change-error-optchangeerr.md",
              "children": []
            },
            {
              "id": "2240030ac19f",
              "title": "4.7.12 Miscellaneous HardFault errors",
              "slug": "4-7-12-miscellaneous-hardfault-errors",
              "level": 3,
              "start_page": 205,
              "end_page": 205,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.7 FLASH error management > 4.7.12 Miscellaneous HardFault errors",
              "file": "10_sections/2240030ac19f__4-7-12-miscellaneous-hardfault-errors.md",
              "children": []
            }
          ]
        },
        {
          "id": "e14ac7df71c6",
          "title": "4.8 FLASH interrupts",
          "slug": "4-8-flash-interrupts",
          "level": 2,
          "start_page": 205,
          "end_page": 207,
          "breadcrumb": "4 Embedded flash memory (FLASH) > 4.8 FLASH interrupts",
          "file": "10_sections/e14ac7df71c6__4-8-flash-interrupts.md",
          "children": [
            {
              "id": "f5aa114df0b5",
              "title": "Table 26. Flash interrupt request",
              "slug": "table-26-flash-interrupt-request",
              "level": 3,
              "start_page": 206,
              "end_page": 207,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.8 FLASH interrupts > Table 26. Flash interrupt request",
              "file": "10_sections/f5aa114df0b5__table-26-flash-interrupt-request.md",
              "children": []
            }
          ]
        },
        {
          "id": "edf1fa97d721",
          "title": "4.9 FLASH registers",
          "slug": "4-9-flash-registers",
          "level": 2,
          "start_page": 208,
          "end_page": 253,
          "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers",
          "file": "10_sections/edf1fa97d721__4-9-flash-registers.md",
          "children": [
            {
              "id": "1634608c693f",
              "title": "4.9.1 FLASH access control register (FLASH_ACR)",
              "slug": "4-9-1-flash-access-control-register-flash-acr",
              "level": 3,
              "start_page": 208,
              "end_page": 208,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.1 FLASH access control register (FLASH_ACR)",
              "file": "10_sections/1634608c693f__4-9-1-flash-access-control-register-flash-acr.md",
              "children": []
            },
            {
              "id": "5d9813d28951",
              "title": "4.9.2 FLASH key register for bank 1 (FLASH_KEYR1)",
              "slug": "4-9-2-flash-key-register-for-bank-1-flash-keyr1",
              "level": 3,
              "start_page": 208,
              "end_page": 208,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.2 FLASH key register for bank 1 (FLASH_KEYR1)",
              "file": "10_sections/5d9813d28951__4-9-2-flash-key-register-for-bank-1-flash-keyr1.md",
              "children": []
            },
            {
              "id": "7d63e2a54b8d",
              "title": "4.9.3 FLASH option key register (FLASH_OPTKEYR)",
              "slug": "4-9-3-flash-option-key-register-flash-optkeyr",
              "level": 3,
              "start_page": 209,
              "end_page": 213,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.3 FLASH option key register (FLASH_OPTKEYR)",
              "file": "10_sections/7d63e2a54b8d__4-9-3-flash-option-key-register-flash-optkeyr.md",
              "children": []
            },
            {
              "id": "4b3863682761",
              "title": "4.9.4 FLASH control register for bank 1 (FLASH_CR1)",
              "slug": "4-9-4-flash-control-register-for-bank-1-flash-cr1",
              "level": 3,
              "start_page": 209,
              "end_page": 213,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.4 FLASH control register for bank 1 (FLASH_CR1)",
              "file": "10_sections/4b3863682761__4-9-4-flash-control-register-for-bank-1-flash-cr1.md",
              "children": []
            },
            {
              "id": "92573bcef1e4",
              "title": "4.9.5 FLASH status register for bank 1 (FLASH_SR1)",
              "slug": "4-9-5-flash-status-register-for-bank-1-flash-sr1",
              "level": 3,
              "start_page": 214,
              "end_page": 216,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.5 FLASH status register for bank 1 (FLASH_SR1)",
              "file": "10_sections/92573bcef1e4__4-9-5-flash-status-register-for-bank-1-flash-sr1.md",
              "children": []
            },
            {
              "id": "02dc07500931",
              "title": "4.9.6 FLASH clear control register for bank 1 (FLASH_CCR1)",
              "slug": "4-9-6-flash-clear-control-register-for-bank-1-flash-ccr1",
              "level": 3,
              "start_page": 217,
              "end_page": 217,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.6 FLASH clear control register for bank 1 (FLASH_CCR1)",
              "file": "10_sections/02dc07500931__4-9-6-flash-clear-control-register-for-bank-1-flash-ccr1.md",
              "children": []
            },
            {
              "id": "e43bb1251361",
              "title": "4.9.7 FLASH option control register (FLASH_OPTCR)",
              "slug": "4-9-7-flash-option-control-register-flash-optcr",
              "level": 3,
              "start_page": 218,
              "end_page": 218,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.7 FLASH option control register (FLASH_OPTCR)",
              "file": "10_sections/e43bb1251361__4-9-7-flash-option-control-register-flash-optcr.md",
              "children": []
            },
            {
              "id": "eceb487f0342",
              "title": "4.9.8 FLASH option status register (FLASH_OPTSR_CUR)",
              "slug": "4-9-8-flash-option-status-register-flash-optsr-cur",
              "level": 3,
              "start_page": 219,
              "end_page": 221,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.8 FLASH option status register (FLASH_OPTSR_CUR)",
              "file": "10_sections/eceb487f0342__4-9-8-flash-option-status-register-flash-optsr-cur.md",
              "children": []
            },
            {
              "id": "5afddfd0c0ff",
              "title": "4.9.9 FLASH option status register (FLASH_OPTSR_PRG)",
              "slug": "4-9-9-flash-option-status-register-flash-optsr-prg",
              "level": 3,
              "start_page": 222,
              "end_page": 223,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.9 FLASH option status register (FLASH_OPTSR_PRG)",
              "file": "10_sections/5afddfd0c0ff__4-9-9-flash-option-status-register-flash-optsr-prg.md",
              "children": []
            },
            {
              "id": "391437109caa",
              "title": "4.9.10 FLASH option clear control register (FLASH_OPTCCR)",
              "slug": "4-9-10-flash-option-clear-control-register-flash-optccr",
              "level": 3,
              "start_page": 224,
              "end_page": 224,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.10 FLASH option clear control register (FLASH_OPTCCR)",
              "file": "10_sections/391437109caa__4-9-10-flash-option-clear-control-register-flash-optccr.md",
              "children": []
            },
            {
              "id": "3c7750cfb973",
              "title": "4.9.11 FLASH protection address for bank 1 (FLASH_PRAR_CUR1)",
              "slug": "4-9-11-flash-protection-address-for-bank-1-flash-prar-cur1",
              "level": 3,
              "start_page": 225,
              "end_page": 225,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.11 FLASH protection address for bank 1 (FLASH_PRAR_CUR1)",
              "file": "10_sections/3c7750cfb973__4-9-11-flash-protection-address-for-bank-1-flash-prar-cur1.md",
              "children": []
            },
            {
              "id": "87239e900b5a",
              "title": "4.9.12 FLASH protection address for bank 1 (FLASH_PRAR_PRG1)",
              "slug": "4-9-12-flash-protection-address-for-bank-1-flash-prar-prg1",
              "level": 3,
              "start_page": 225,
              "end_page": 225,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.12 FLASH protection address for bank 1 (FLASH_PRAR_PRG1)",
              "file": "10_sections/87239e900b5a__4-9-12-flash-protection-address-for-bank-1-flash-prar-prg1.md",
              "children": []
            },
            {
              "id": "d24af4588653",
              "title": "4.9.13 FLASH secure address for bank 1 (FLASH_SCAR_CUR1)",
              "slug": "4-9-13-flash-secure-address-for-bank-1-flash-scar-cur1",
              "level": 3,
              "start_page": 226,
              "end_page": 226,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.13 FLASH secure address for bank 1 (FLASH_SCAR_CUR1)",
              "file": "10_sections/d24af4588653__4-9-13-flash-secure-address-for-bank-1-flash-scar-cur1.md",
              "children": []
            },
            {
              "id": "8a02d1a16ca6",
              "title": "4.9.14 FLASH secure address for bank 1 (FLASH_SCAR_PRG1)",
              "slug": "4-9-14-flash-secure-address-for-bank-1-flash-scar-prg1",
              "level": 3,
              "start_page": 227,
              "end_page": 227,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.14 FLASH secure address for bank 1 (FLASH_SCAR_PRG1)",
              "file": "10_sections/8a02d1a16ca6__4-9-14-flash-secure-address-for-bank-1-flash-scar-prg1.md",
              "children": []
            },
            {
              "id": "2e7fce559819",
              "title": "4.9.15 FLASH write sector protection for bank 1 (FLASH_WPSN_CUR1R)",
              "slug": "4-9-15-flash-write-sector-protection-for-bank-1-flash-wpsn-cur1r",
              "level": 3,
              "start_page": 227,
              "end_page": 227,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.15 FLASH write sector protection for bank 1 (FLASH_WPSN_CUR1R)",
              "file": "10_sections/2e7fce559819__4-9-15-flash-write-sector-protection-for-bank-1-flash-wpsn-cur1r.md",
              "children": []
            },
            {
              "id": "2affe98458b4",
              "title": "4.9.16 FLASH write sector protection for bank 1 (FLASH_WPSN_PRG1R)",
              "slug": "4-9-16-flash-write-sector-protection-for-bank-1-flash-wpsn-prg1r",
              "level": 3,
              "start_page": 228,
              "end_page": 228,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.16 FLASH write sector protection for bank 1 (FLASH_WPSN_PRG1R)",
              "file": "10_sections/2affe98458b4__4-9-16-flash-write-sector-protection-for-bank-1-flash-wpsn-prg1r.md",
              "children": []
            },
            {
              "id": "a54a16c83311",
              "title": "4.9.17 FLASH register boot address (for Arm Cortex-M7 core (FLASH_BOOT7_CURR)",
              "slug": "4-9-17-flash-register-boot-address-for-arm-cortex-m7-core-flash-boot7-curr",
              "level": 3,
              "start_page": 228,
              "end_page": 228,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.17 FLASH register boot address (for Arm Cortex-M7 core (FLASH_BOOT7_CURR)",
              "file": "10_sections/a54a16c83311__4-9-17-flash-register-boot-address-for-arm-cortex-m7-core-flash-boot7-curr.md",
              "children": []
            },
            {
              "id": "a217e862f1f8",
              "title": "4.9.18 FLASH register boot address for Arm Cortex-M7 core (FLASH_BOOT7_PRGR)",
              "slug": "4-9-18-flash-register-boot-address-for-arm-cortex-m7-core-flash-boot7-prgr",
              "level": 3,
              "start_page": 229,
              "end_page": 229,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.18 FLASH register boot address for Arm Cortex-M7 core (FLASH_BOOT7_PRGR)",
              "file": "10_sections/a217e862f1f8__4-9-18-flash-register-boot-address-for-arm-cortex-m7-core-flash-boot7-prgr.md",
              "children": []
            },
            {
              "id": "c45444718ba6",
              "title": "4.9.19 FLASH register boot address for Arm Cortex-M4 core (FLASH_BOOT4_CURR)",
              "slug": "4-9-19-flash-register-boot-address-for-arm-cortex-m4-core-flash-boot4-curr",
              "level": 3,
              "start_page": 229,
              "end_page": 229,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.19 FLASH register boot address for Arm Cortex-M4 core (FLASH_BOOT4_CURR)",
              "file": "10_sections/c45444718ba6__4-9-19-flash-register-boot-address-for-arm-cortex-m4-core-flash-boot4-curr.md",
              "children": []
            },
            {
              "id": "dd43756b39c9",
              "title": "4.9.20 FLASH register boot address for Arm Cortex-M4 core (FLASH_BOOT4_PRGR)",
              "slug": "4-9-20-flash-register-boot-address-for-arm-cortex-m4-core-flash-boot4-prgr",
              "level": 3,
              "start_page": 230,
              "end_page": 231,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.20 FLASH register boot address for Arm Cortex-M4 core (FLASH_BOOT4_PRGR)",
              "file": "10_sections/dd43756b39c9__4-9-20-flash-register-boot-address-for-arm-cortex-m4-core-flash-boot4-prgr.md",
              "children": []
            },
            {
              "id": "dc81de1f32cb",
              "title": "4.9.21 FLASH CRC control register for bank 1 (FLASH_CRCCR1)",
              "slug": "4-9-21-flash-crc-control-register-for-bank-1-flash-crccr1",
              "level": 3,
              "start_page": 230,
              "end_page": 231,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.21 FLASH CRC control register for bank 1 (FLASH_CRCCR1)",
              "file": "10_sections/dc81de1f32cb__4-9-21-flash-crc-control-register-for-bank-1-flash-crccr1.md",
              "children": []
            },
            {
              "id": "39df5f3bbaee",
              "title": "4.9.22 FLASH CRC start address register for bank 1 (FLASH_CRCSADD1R)",
              "slug": "4-9-22-flash-crc-start-address-register-for-bank-1-flash-crcsadd1r",
              "level": 3,
              "start_page": 232,
              "end_page": 232,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.22 FLASH CRC start address register for bank 1 (FLASH_CRCSADD1R)",
              "file": "10_sections/39df5f3bbaee__4-9-22-flash-crc-start-address-register-for-bank-1-flash-crcsadd1r.md",
              "children": []
            },
            {
              "id": "514947996c11",
              "title": "4.9.23 FLASH CRC end address register for bank 1 (FLASH_CRCEADD1R)",
              "slug": "4-9-23-flash-crc-end-address-register-for-bank-1-flash-crceadd1r",
              "level": 3,
              "start_page": 232,
              "end_page": 232,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.23 FLASH CRC end address register for bank 1 (FLASH_CRCEADD1R)",
              "file": "10_sections/514947996c11__4-9-23-flash-crc-end-address-register-for-bank-1-flash-crceadd1r.md",
              "children": []
            },
            {
              "id": "c5141e6944b2",
              "title": "4.9.24 FLASH CRC data register (FLASH_CRCDATAR)",
              "slug": "4-9-24-flash-crc-data-register-flash-crcdatar",
              "level": 3,
              "start_page": 232,
              "end_page": 232,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.24 FLASH CRC data register (FLASH_CRCDATAR)",
              "file": "10_sections/c5141e6944b2__4-9-24-flash-crc-data-register-flash-crcdatar.md",
              "children": []
            },
            {
              "id": "1082a5b7bc58",
              "title": "4.9.25 FLASH ECC fail address for bank 1 (FLASH_ECC_FA1R)",
              "slug": "4-9-25-flash-ecc-fail-address-for-bank-1-flash-ecc-fa1r",
              "level": 3,
              "start_page": 233,
              "end_page": 233,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.25 FLASH ECC fail address for bank 1 (FLASH_ECC_FA1R)",
              "file": "10_sections/1082a5b7bc58__4-9-25-flash-ecc-fail-address-for-bank-1-flash-ecc-fa1r.md",
              "children": []
            },
            {
              "id": "aca8da0966da",
              "title": "4.9.26 FLASH key register for bank 2 (FLASH_KEYR2)",
              "slug": "4-9-26-flash-key-register-for-bank-2-flash-keyr2",
              "level": 3,
              "start_page": 233,
              "end_page": 233,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.26 FLASH key register for bank 2 (FLASH_KEYR2)",
              "file": "10_sections/aca8da0966da__4-9-26-flash-key-register-for-bank-2-flash-keyr2.md",
              "children": []
            },
            {
              "id": "f95fe97970e1",
              "title": "4.9.27 FLASH control register for bank 2 (FLASH_CR2)",
              "slug": "4-9-27-flash-control-register-for-bank-2-flash-cr2",
              "level": 3,
              "start_page": 234,
              "end_page": 237,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.27 FLASH control register for bank 2 (FLASH_CR2)",
              "file": "10_sections/f95fe97970e1__4-9-27-flash-control-register-for-bank-2-flash-cr2.md",
              "children": []
            },
            {
              "id": "cd098b2e36ad",
              "title": "4.9.28 FLASH status register for bank 2 (FLASH_SR2)",
              "slug": "4-9-28-flash-status-register-for-bank-2-flash-sr2",
              "level": 3,
              "start_page": 238,
              "end_page": 240,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.28 FLASH status register for bank 2 (FLASH_SR2)",
              "file": "10_sections/cd098b2e36ad__4-9-28-flash-status-register-for-bank-2-flash-sr2.md",
              "children": []
            },
            {
              "id": "5432501328c4",
              "title": "4.9.29 FLASH clear control register for bank 2 (FLASH_CCR2)",
              "slug": "4-9-29-flash-clear-control-register-for-bank-2-flash-ccr2",
              "level": 3,
              "start_page": 241,
              "end_page": 241,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.29 FLASH clear control register for bank 2 (FLASH_CCR2)",
              "file": "10_sections/5432501328c4__4-9-29-flash-clear-control-register-for-bank-2-flash-ccr2.md",
              "children": []
            },
            {
              "id": "ccaaceb9d69b",
              "title": "4.9.30 FLASH protection address for bank 2 (FLASH_PRAR_CUR2)",
              "slug": "4-9-30-flash-protection-address-for-bank-2-flash-prar-cur2",
              "level": 3,
              "start_page": 242,
              "end_page": 242,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.30 FLASH protection address for bank 2 (FLASH_PRAR_CUR2)",
              "file": "10_sections/ccaaceb9d69b__4-9-30-flash-protection-address-for-bank-2-flash-prar-cur2.md",
              "children": []
            },
            {
              "id": "6aad53b958e3",
              "title": "4.9.31 FLASH protection address for bank 2 (FLASH_PRAR_PRG2)",
              "slug": "4-9-31-flash-protection-address-for-bank-2-flash-prar-prg2",
              "level": 3,
              "start_page": 242,
              "end_page": 242,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.31 FLASH protection address for bank 2 (FLASH_PRAR_PRG2)",
              "file": "10_sections/6aad53b958e3__4-9-31-flash-protection-address-for-bank-2-flash-prar-prg2.md",
              "children": []
            },
            {
              "id": "5db1813131be",
              "title": "4.9.32 FLASH secure address for bank 2 (FLASH_SCAR_CUR2)",
              "slug": "4-9-32-flash-secure-address-for-bank-2-flash-scar-cur2",
              "level": 3,
              "start_page": 243,
              "end_page": 243,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.32 FLASH secure address for bank 2 (FLASH_SCAR_CUR2)",
              "file": "10_sections/5db1813131be__4-9-32-flash-secure-address-for-bank-2-flash-scar-cur2.md",
              "children": []
            },
            {
              "id": "8105100da1c4",
              "title": "4.9.33 FLASH secure address for bank 2 (FLASH_SCAR_PRG2)",
              "slug": "4-9-33-flash-secure-address-for-bank-2-flash-scar-prg2",
              "level": 3,
              "start_page": 244,
              "end_page": 244,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.33 FLASH secure address for bank 2 (FLASH_SCAR_PRG2)",
              "file": "10_sections/8105100da1c4__4-9-33-flash-secure-address-for-bank-2-flash-scar-prg2.md",
              "children": []
            },
            {
              "id": "591a063db276",
              "title": "4.9.34 FLASH write sector protection for bank 2 (FLASH_WPSN_CUR2R)",
              "slug": "4-9-34-flash-write-sector-protection-for-bank-2-flash-wpsn-cur2r",
              "level": 3,
              "start_page": 245,
              "end_page": 245,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.34 FLASH write sector protection for bank 2 (FLASH_WPSN_CUR2R)",
              "file": "10_sections/591a063db276__4-9-34-flash-write-sector-protection-for-bank-2-flash-wpsn-cur2r.md",
              "children": []
            },
            {
              "id": "541a94e4ab47",
              "title": "4.9.35 FLASH write sector protection for bank 2 (FLASH_WPSN_PRG2R)",
              "slug": "4-9-35-flash-write-sector-protection-for-bank-2-flash-wpsn-prg2r",
              "level": 3,
              "start_page": 245,
              "end_page": 245,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.35 FLASH write sector protection for bank 2 (FLASH_WPSN_PRG2R)",
              "file": "10_sections/541a94e4ab47__4-9-35-flash-write-sector-protection-for-bank-2-flash-wpsn-prg2r.md",
              "children": []
            },
            {
              "id": "664fe558329e",
              "title": "4.9.36 FLASH CRC control register for bank 2 (FLASH_CRCCR2)",
              "slug": "4-9-36-flash-crc-control-register-for-bank-2-flash-crccr2",
              "level": 3,
              "start_page": 246,
              "end_page": 246,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.36 FLASH CRC control register for bank 2 (FLASH_CRCCR2)",
              "file": "10_sections/664fe558329e__4-9-36-flash-crc-control-register-for-bank-2-flash-crccr2.md",
              "children": []
            },
            {
              "id": "3a52c93cb9f1",
              "title": "4.9.37 FLASH CRC start address register for bank 2 (FLASH_CRCSADD2R)",
              "slug": "4-9-37-flash-crc-start-address-register-for-bank-2-flash-crcsadd2r",
              "level": 3,
              "start_page": 247,
              "end_page": 247,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.37 FLASH CRC start address register for bank 2 (FLASH_CRCSADD2R)",
              "file": "10_sections/3a52c93cb9f1__4-9-37-flash-crc-start-address-register-for-bank-2-flash-crcsadd2r.md",
              "children": []
            },
            {
              "id": "114a8fae194f",
              "title": "4.9.38 FLASH CRC end address register for bank 2 (FLASH_CRCEADD2R)",
              "slug": "4-9-38-flash-crc-end-address-register-for-bank-2-flash-crceadd2r",
              "level": 3,
              "start_page": 248,
              "end_page": 248,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.38 FLASH CRC end address register for bank 2 (FLASH_CRCEADD2R)",
              "file": "10_sections/114a8fae194f__4-9-38-flash-crc-end-address-register-for-bank-2-flash-crceadd2r.md",
              "children": []
            },
            {
              "id": "072b942f2c9a",
              "title": "4.9.39 FLASH ECC fail address for bank 2 (FLASH_ECC_FA2R)",
              "slug": "4-9-39-flash-ecc-fail-address-for-bank-2-flash-ecc-fa2r",
              "level": 3,
              "start_page": 248,
              "end_page": 248,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.39 FLASH ECC fail address for bank 2 (FLASH_ECC_FA2R)",
              "file": "10_sections/072b942f2c9a__4-9-39-flash-ecc-fail-address-for-bank-2-flash-ecc-fa2r.md",
              "children": []
            },
            {
              "id": "ebb920bb3737",
              "title": "4.9.40 FLASH register map and reset values",
              "slug": "4-9-40-flash-register-map-and-reset-values",
              "level": 3,
              "start_page": 249,
              "end_page": 253,
              "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.40 FLASH register map and reset values",
              "file": "10_sections/ebb920bb3737__4-9-40-flash-register-map-and-reset-values.md",
              "children": [
                {
                  "id": "88bcdbf2b400",
                  "title": "Table 27. Register map and reset value table",
                  "slug": "table-27-register-map-and-reset-value-table",
                  "level": 4,
                  "start_page": 249,
                  "end_page": 253,
                  "breadcrumb": "4 Embedded flash memory (FLASH) > 4.9 FLASH registers > 4.9.40 FLASH register map and reset values > Table 27. Register map and reset value table",
                  "file": "10_sections/88bcdbf2b400__table-27-register-map-and-reset-value-table.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "495e283f4c5d",
      "title": "5 Secure memory management (SMM)",
      "slug": "5-secure-memory-management-smm",
      "level": 1,
      "start_page": 254,
      "end_page": 261,
      "breadcrumb": "5 Secure memory management (SMM)",
      "file": "10_sections/495e283f4c5d__5-secure-memory-management-smm.md",
      "children": [
        {
          "id": "faa933a82417",
          "title": "5.1 Introduction",
          "slug": "5-1-introduction",
          "level": 2,
          "start_page": 254,
          "end_page": 254,
          "breadcrumb": "5 Secure memory management (SMM) > 5.1 Introduction",
          "file": "10_sections/faa933a82417__5-1-introduction.md",
          "children": []
        },
        {
          "id": "a5ff928540e5",
          "title": "5.2 Glossary",
          "slug": "5-2-glossary",
          "level": 2,
          "start_page": 254,
          "end_page": 254,
          "breadcrumb": "5 Secure memory management (SMM) > 5.2 Glossary",
          "file": "10_sections/a5ff928540e5__5-2-glossary.md",
          "children": [
            {
              "id": "5a05a5437c16",
              "title": "Table 28. List of preferred terms",
              "slug": "table-28-list-of-preferred-terms",
              "level": 3,
              "start_page": 254,
              "end_page": 254,
              "breadcrumb": "5 Secure memory management (SMM) > 5.2 Glossary > Table 28. List of preferred terms",
              "file": "10_sections/5a05a5437c16__table-28-list-of-preferred-terms.md",
              "children": []
            }
          ]
        },
        {
          "id": "1599743bd2fa",
          "title": "5.3 Secure access mode",
          "slug": "5-3-secure-access-mode",
          "level": 2,
          "start_page": 255,
          "end_page": 257,
          "breadcrumb": "5 Secure memory management (SMM) > 5.3 Secure access mode",
          "file": "10_sections/1599743bd2fa__5-3-secure-access-mode.md",
          "children": [
            {
              "id": "6245a0cb1453",
              "title": "Figure 15. Flash memory areas and services in Standard and Secure access modes",
              "slug": "figure-15-flash-memory-areas-and-services-in-standard-and-secure-access-modes",
              "level": 3,
              "start_page": 256,
              "end_page": 256,
              "breadcrumb": "5 Secure memory management (SMM) > 5.3 Secure access mode > Figure 15. Flash memory areas and services in Standard and Secure access modes",
              "file": "10_sections/6245a0cb1453__figure-15-flash-memory-areas-and-services-in-standard-and-secure-access-modes.md",
              "children": []
            },
            {
              "id": "a934442dba74",
              "title": "5.3.1 Associated features",
              "slug": "5-3-1-associated-features",
              "level": 3,
              "start_page": 256,
              "end_page": 256,
              "breadcrumb": "5 Secure memory management (SMM) > 5.3 Secure access mode > 5.3.1 Associated features",
              "file": "10_sections/a934442dba74__5-3-1-associated-features.md",
              "children": []
            },
            {
              "id": "31a9d43f4525",
              "title": "5.3.2 Boot state machine",
              "slug": "5-3-2-boot-state-machine",
              "level": 3,
              "start_page": 256,
              "end_page": 256,
              "breadcrumb": "5 Secure memory management (SMM) > 5.3 Secure access mode > 5.3.2 Boot state machine",
              "file": "10_sections/31a9d43f4525__5-3-2-boot-state-machine.md",
              "children": [
                {
                  "id": "8651cbba2fe0",
                  "title": "Figure 16. Bootloader state machine in Secure access mode",
                  "slug": "figure-16-bootloader-state-machine-in-secure-access-mode",
                  "level": 4,
                  "start_page": 257,
                  "end_page": 257,
                  "breadcrumb": "5 Secure memory management (SMM) > 5.3 Secure access mode > 5.3.2 Boot state machine > Figure 16. Bootloader state machine in Secure access mode",
                  "file": "10_sections/8651cbba2fe0__figure-16-bootloader-state-machine-in-secure-access-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "72f89f8ec7b6",
              "title": "5.3.3 Secure access mode configuration",
              "slug": "5-3-3-secure-access-mode-configuration",
              "level": 3,
              "start_page": 257,
              "end_page": 257,
              "breadcrumb": "5 Secure memory management (SMM) > 5.3 Secure access mode > 5.3.3 Secure access mode configuration",
              "file": "10_sections/72f89f8ec7b6__5-3-3-secure-access-mode-configuration.md",
              "children": []
            }
          ]
        },
        {
          "id": "2d39e6d87be7",
          "title": "5.4 Root secure services (RSS)",
          "slug": "5-4-root-secure-services-rss",
          "level": 2,
          "start_page": 258,
          "end_page": 258,
          "breadcrumb": "5 Secure memory management (SMM) > 5.4 Root secure services (RSS)",
          "file": "10_sections/2d39e6d87be7__5-4-root-secure-services-rss.md",
          "children": [
            {
              "id": "8e8b29cd1b92",
              "title": "Table 29. RSS API addresses",
              "slug": "table-29-rss-api-addresses",
              "level": 3,
              "start_page": 258,
              "end_page": 258,
              "breadcrumb": "5 Secure memory management (SMM) > 5.4 Root secure services (RSS) > Table 29. RSS API addresses",
              "file": "10_sections/8e8b29cd1b92__table-29-rss-api-addresses.md",
              "children": []
            },
            {
              "id": "5a61ea4042cf",
              "title": "5.4.1 Secure area setting service",
              "slug": "5-4-1-secure-area-setting-service",
              "level": 3,
              "start_page": 258,
              "end_page": 258,
              "breadcrumb": "5 Secure memory management (SMM) > 5.4 Root secure services (RSS) > 5.4.1 Secure area setting service",
              "file": "10_sections/5a61ea4042cf__5-4-1-secure-area-setting-service.md",
              "children": []
            },
            {
              "id": "7313ecc2d672",
              "title": "5.4.2 Secure area exiting service",
              "slug": "5-4-2-secure-area-exiting-service",
              "level": 3,
              "start_page": 258,
              "end_page": 258,
              "breadcrumb": "5 Secure memory management (SMM) > 5.4 Root secure services (RSS) > 5.4.2 Secure area exiting service",
              "file": "10_sections/7313ecc2d672__5-4-2-secure-area-exiting-service.md",
              "children": []
            }
          ]
        },
        {
          "id": "e714f941f8e7",
          "title": "5.5 Secure user software",
          "slug": "5-5-secure-user-software",
          "level": 2,
          "start_page": 259,
          "end_page": 259,
          "breadcrumb": "5 Secure memory management (SMM) > 5.5 Secure user software",
          "file": "10_sections/e714f941f8e7__5-5-secure-user-software.md",
          "children": [
            {
              "id": "fbbdfbe4555b",
              "title": "5.5.1 Access rules",
              "slug": "5-5-1-access-rules",
              "level": 3,
              "start_page": 259,
              "end_page": 259,
              "breadcrumb": "5 Secure memory management (SMM) > 5.5 Secure user software > 5.5.1 Access rules",
              "file": "10_sections/fbbdfbe4555b__5-5-1-access-rules.md",
              "children": []
            },
            {
              "id": "fc1e845ef52a",
              "title": "5.5.2 Setting secure user memory areas",
              "slug": "5-5-2-setting-secure-user-memory-areas",
              "level": 3,
              "start_page": 259,
              "end_page": 259,
              "breadcrumb": "5 Secure memory management (SMM) > 5.5 Secure user software > 5.5.2 Setting secure user memory areas",
              "file": "10_sections/fc1e845ef52a__5-5-2-setting-secure-user-memory-areas.md",
              "children": []
            }
          ]
        },
        {
          "id": "b4f2652eaabc",
          "title": "5.6 Summary of flash protection mechanisms",
          "slug": "5-6-summary-of-flash-protection-mechanisms",
          "level": 2,
          "start_page": 260,
          "end_page": 261,
          "breadcrumb": "5 Secure memory management (SMM) > 5.6 Summary of flash protection mechanisms",
          "file": "10_sections/b4f2652eaabc__5-6-summary-of-flash-protection-mechanisms.md",
          "children": [
            {
              "id": "ecfd051aa122",
              "title": "Figure 17. Core access to flash memory areas",
              "slug": "figure-17-core-access-to-flash-memory-areas",
              "level": 3,
              "start_page": 260,
              "end_page": 260,
              "breadcrumb": "5 Secure memory management (SMM) > 5.6 Summary of flash protection mechanisms > Figure 17. Core access to flash memory areas",
              "file": "10_sections/ecfd051aa122__figure-17-core-access-to-flash-memory-areas.md",
              "children": []
            },
            {
              "id": "25fb8e06e932",
              "title": "Table 30. Summary of flash protected areas access rights",
              "slug": "table-30-summary-of-flash-protected-areas-access-rights",
              "level": 3,
              "start_page": 261,
              "end_page": 261,
              "breadcrumb": "5 Secure memory management (SMM) > 5.6 Summary of flash protection mechanisms > Table 30. Summary of flash protected areas access rights",
              "file": "10_sections/25fb8e06e932__table-30-summary-of-flash-protected-areas-access-rights.md",
              "children": []
            }
          ]
        }
      ]
    },
    {
      "id": "550dbe5a1dd4",
      "title": "6 ART accelerator",
      "slug": "6-art-accelerator",
      "level": 1,
      "start_page": 262,
      "end_page": 267,
      "breadcrumb": "6 ART accelerator",
      "file": "10_sections/550dbe5a1dd4__6-art-accelerator.md",
      "children": [
        {
          "id": "9f4b6777d5aa",
          "title": "6.1 Introduction",
          "slug": "6-1-introduction",
          "level": 2,
          "start_page": 262,
          "end_page": 262,
          "breadcrumb": "6 ART accelerator > 6.1 Introduction",
          "file": "10_sections/9f4b6777d5aa__6-1-introduction.md",
          "children": []
        },
        {
          "id": "7cdf69168213",
          "title": "6.2 ART accelerator features",
          "slug": "6-2-art-accelerator-features",
          "level": 2,
          "start_page": 262,
          "end_page": 262,
          "breadcrumb": "6 ART accelerator > 6.2 ART accelerator features",
          "file": "10_sections/7cdf69168213__6-2-art-accelerator-features.md",
          "children": []
        },
        {
          "id": "8db05c54ea6a",
          "title": "6.3 ART accelerator functional description",
          "slug": "6-3-art-accelerator-functional-description",
          "level": 2,
          "start_page": 263,
          "end_page": 265,
          "breadcrumb": "6 ART accelerator > 6.3 ART accelerator functional description",
          "file": "10_sections/8db05c54ea6a__6-3-art-accelerator-functional-description.md",
          "children": [
            {
              "id": "c69e2eb87efa",
              "title": "6.3.1 Block diagram",
              "slug": "6-3-1-block-diagram",
              "level": 3,
              "start_page": 263,
              "end_page": 265,
              "breadcrumb": "6 ART accelerator > 6.3 ART accelerator functional description > 6.3.1 Block diagram",
              "file": "10_sections/c69e2eb87efa__6-3-1-block-diagram.md",
              "children": [
                {
                  "id": "dab03a0ae578",
                  "title": "Figure 18. ART accelerator - block schematic",
                  "slug": "figure-18-art-accelerator-block-schematic",
                  "level": 4,
                  "start_page": 263,
                  "end_page": 264,
                  "breadcrumb": "6 ART accelerator > 6.3 ART accelerator functional description > 6.3.1 Block diagram > Figure 18. ART accelerator - block schematic",
                  "file": "10_sections/dab03a0ae578__figure-18-art-accelerator-block-schematic.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0720122a3757",
              "title": "6.3.2 ART accelerator blocks and operation",
              "slug": "6-3-2-art-accelerator-blocks-and-operation",
              "level": 3,
              "start_page": 263,
              "end_page": 265,
              "breadcrumb": "6 ART accelerator > 6.3 ART accelerator functional description > 6.3.2 ART accelerator blocks and operation",
              "file": "10_sections/0720122a3757__6-3-2-art-accelerator-blocks-and-operation.md",
              "children": [
                {
                  "id": "fbe13df53284",
                  "title": "Figure 19. Instruction fetch from cache",
                  "slug": "figure-19-instruction-fetch-from-cache",
                  "level": 4,
                  "start_page": 265,
                  "end_page": 265,
                  "breadcrumb": "6 ART accelerator > 6.3 ART accelerator functional description > 6.3.2 ART accelerator blocks and operation > Figure 19. Instruction fetch from cache",
                  "file": "10_sections/fbe13df53284__figure-19-instruction-fetch-from-cache.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "c97eeefefa94",
          "title": "6.4 ART accelerator registers",
          "slug": "6-4-art-accelerator-registers",
          "level": 2,
          "start_page": 266,
          "end_page": 267,
          "breadcrumb": "6 ART accelerator > 6.4 ART accelerator registers",
          "file": "10_sections/c97eeefefa94__6-4-art-accelerator-registers.md",
          "children": [
            {
              "id": "8f13268f648f",
              "title": "6.4.1 ART accelerator - control register (ART_CTR)",
              "slug": "6-4-1-art-accelerator-control-register-art-ctr",
              "level": 3,
              "start_page": 266,
              "end_page": 267,
              "breadcrumb": "6 ART accelerator > 6.4 ART accelerator registers > 6.4.1 ART accelerator - control register (ART_CTR)",
              "file": "10_sections/8f13268f648f__6-4-1-art-accelerator-control-register-art-ctr.md",
              "children": []
            }
          ]
        }
      ]
    },
    {
      "id": "8e3434a8b79a",
      "title": "7 Power control (PWR)",
      "slug": "7-power-control-pwr",
      "level": 1,
      "start_page": 268,
      "end_page": 338,
      "breadcrumb": "7 Power control (PWR)",
      "file": "10_sections/8e3434a8b79a__7-power-control-pwr.md",
      "children": [
        {
          "id": "17f599135a7e",
          "title": "7.1 Introduction",
          "slug": "7-1-introduction",
          "level": 2,
          "start_page": 268,
          "end_page": 268,
          "breadcrumb": "7 Power control (PWR) > 7.1 Introduction",
          "file": "10_sections/17f599135a7e__7-1-introduction.md",
          "children": []
        },
        {
          "id": "7bf5201a0574",
          "title": "7.2 PWR main features",
          "slug": "7-2-pwr-main-features",
          "level": 2,
          "start_page": 268,
          "end_page": 268,
          "breadcrumb": "7 Power control (PWR) > 7.2 PWR main features",
          "file": "10_sections/7bf5201a0574__7-2-pwr-main-features.md",
          "children": []
        },
        {
          "id": "b435010d599d",
          "title": "7.3 PWR block diagram",
          "slug": "7-3-pwr-block-diagram",
          "level": 2,
          "start_page": 269,
          "end_page": 271,
          "breadcrumb": "7 Power control (PWR) > 7.3 PWR block diagram",
          "file": "10_sections/b435010d599d__7-3-pwr-block-diagram.md",
          "children": [
            {
              "id": "e4d4c91bde97",
              "title": "Figure 20. Power control block diagram",
              "slug": "figure-20-power-control-block-diagram",
              "level": 3,
              "start_page": 269,
              "end_page": 269,
              "breadcrumb": "7 Power control (PWR) > 7.3 PWR block diagram > Figure 20. Power control block diagram",
              "file": "10_sections/e4d4c91bde97__figure-20-power-control-block-diagram.md",
              "children": []
            },
            {
              "id": "27e1e8fc2488",
              "title": "7.3.1 PWR pins and internal signals",
              "slug": "7-3-1-pwr-pins-and-internal-signals",
              "level": 3,
              "start_page": 270,
              "end_page": 271,
              "breadcrumb": "7 Power control (PWR) > 7.3 PWR block diagram > 7.3.1 PWR pins and internal signals",
              "file": "10_sections/27e1e8fc2488__7-3-1-pwr-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "b6605e901ce9",
                  "title": "Table 31. PWR input/output signals connected to package pins or balls",
                  "slug": "table-31-pwr-input-output-signals-connected-to-package-pins-or-balls",
                  "level": 4,
                  "start_page": 270,
                  "end_page": 270,
                  "breadcrumb": "7 Power control (PWR) > 7.3 PWR block diagram > 7.3.1 PWR pins and internal signals > Table 31. PWR input/output signals connected to package pins or balls",
                  "file": "10_sections/b6605e901ce9__table-31-pwr-input-output-signals-connected-to-package-pins-or-balls.md",
                  "children": []
                },
                {
                  "id": "1b8ee1738343",
                  "title": "Table 32. PWR internal input/output signals",
                  "slug": "table-32-pwr-internal-input-output-signals",
                  "level": 4,
                  "start_page": 271,
                  "end_page": 271,
                  "breadcrumb": "7 Power control (PWR) > 7.3 PWR block diagram > 7.3.1 PWR pins and internal signals > Table 32. PWR internal input/output signals",
                  "file": "10_sections/1b8ee1738343__table-32-pwr-internal-input-output-signals.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "004fa544dad6",
          "title": "7.4 Power supplies",
          "slug": "7-4-power-supplies",
          "level": 2,
          "start_page": 272,
          "end_page": 285,
          "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies",
          "file": "10_sections/004fa544dad6__7-4-power-supplies.md",
          "children": [
            {
              "id": "54e328e2112b",
              "title": "Figure 21. Power supply overview",
              "slug": "figure-21-power-supply-overview",
              "level": 3,
              "start_page": 273,
              "end_page": 273,
              "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > Figure 21. Power supply overview",
              "file": "10_sections/54e328e2112b__figure-21-power-supply-overview.md",
              "children": []
            },
            {
              "id": "6bebc4335efe",
              "title": "Figure 22. System supply configurations",
              "slug": "figure-22-system-supply-configurations",
              "level": 3,
              "start_page": 274,
              "end_page": 274,
              "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > Figure 22. System supply configurations",
              "file": "10_sections/6bebc4335efe__figure-22-system-supply-configurations.md",
              "children": []
            },
            {
              "id": "1443c3b912c6",
              "title": "Table 33. Supply configuration control",
              "slug": "table-33-supply-configuration-control",
              "level": 3,
              "start_page": 275,
              "end_page": 275,
              "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > Table 33. Supply configuration control",
              "file": "10_sections/1443c3b912c6__table-33-supply-configuration-control.md",
              "children": []
            },
            {
              "id": "183956a19d04",
              "title": "7.4.1 System supply startup",
              "slug": "7-4-1-system-supply-startup",
              "level": 3,
              "start_page": 276,
              "end_page": 279,
              "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.1 System supply startup",
              "file": "10_sections/183956a19d04__7-4-1-system-supply-startup.md",
              "children": [
                {
                  "id": "3d7f7d358738",
                  "title": "Figure 23. Device startup with VCORE supplied from voltage regulator",
                  "slug": "figure-23-device-startup-with-vcore-supplied-from-voltage-regulator",
                  "level": 4,
                  "start_page": 277,
                  "end_page": 277,
                  "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.1 System supply startup > Figure 23. Device startup with VCORE supplied from voltage regulator",
                  "file": "10_sections/3d7f7d358738__figure-23-device-startup-with-vcore-supplied-from-voltage-regulator.md",
                  "children": []
                },
                {
                  "id": "644f37f564d0",
                  "title": "Figure 24. Device startup with VCORE supplied directly from SMPS step-down converter",
                  "slug": "figure-24-device-startup-with-vcore-supplied-directly-from-smps-step-down-converter",
                  "level": 4,
                  "start_page": 278,
                  "end_page": 278,
                  "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.1 System supply startup > Figure 24. Device startup with VCORE supplied directly from SMPS step-down converter",
                  "file": "10_sections/644f37f564d0__figure-24-device-startup-with-vcore-supplied-directly-from-smps-step-down-converter.md",
                  "children": []
                },
                {
                  "id": "b10953accb4a",
                  "title": "Figure 25. Device startup with VCORE supplied in Bypass mode from external regulator",
                  "slug": "figure-25-device-startup-with-vcore-supplied-in-bypass-mode-from-external-regulator",
                  "level": 4,
                  "start_page": 279,
                  "end_page": 279,
                  "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.1 System supply startup > Figure 25. Device startup with VCORE supplied in Bypass mode from external regulator",
                  "file": "10_sections/b10953accb4a__figure-25-device-startup-with-vcore-supplied-in-bypass-mode-from-external-regulator.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c0fa507ebf0b",
              "title": "7.4.2 Core domain",
              "slug": "7-4-2-core-domain",
              "level": 3,
              "start_page": 280,
              "end_page": 281,
              "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.2 Core domain",
              "file": "10_sections/c0fa507ebf0b__7-4-2-core-domain.md",
              "children": []
            },
            {
              "id": "b38eda95f919",
              "title": "7.4.3 PWR external supply",
              "slug": "7-4-3-pwr-external-supply",
              "level": 3,
              "start_page": 282,
              "end_page": 283,
              "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.3 PWR external supply",
              "file": "10_sections/b38eda95f919__7-4-3-pwr-external-supply.md",
              "children": []
            },
            {
              "id": "13533c389116",
              "title": "7.4.4 Backup domain",
              "slug": "7-4-4-backup-domain",
              "level": 3,
              "start_page": 282,
              "end_page": 283,
              "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.4 Backup domain",
              "file": "10_sections/13533c389116__7-4-4-backup-domain.md",
              "children": [
                {
                  "id": "61b2c62cd6ad",
                  "title": "Figure 26. Backup domain",
                  "slug": "figure-26-backup-domain",
                  "level": 4,
                  "start_page": 284,
                  "end_page": 284,
                  "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.4 Backup domain > Figure 26. Backup domain",
                  "file": "10_sections/61b2c62cd6ad__figure-26-backup-domain.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f92abf2dcaa0",
              "title": "7.4.5 VBAT battery charging",
              "slug": "7-4-5-vbat-battery-charging",
              "level": 3,
              "start_page": 284,
              "end_page": 284,
              "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.5 VBAT battery charging",
              "file": "10_sections/f92abf2dcaa0__7-4-5-vbat-battery-charging.md",
              "children": []
            },
            {
              "id": "b26fc0e33e09",
              "title": "7.4.6 Analog supply",
              "slug": "7-4-6-analog-supply",
              "level": 3,
              "start_page": 284,
              "end_page": 284,
              "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.6 Analog supply",
              "file": "10_sections/b26fc0e33e09__7-4-6-analog-supply.md",
              "children": []
            },
            {
              "id": "f5dbd7bcefc2",
              "title": "7.4.7 USB regulator",
              "slug": "7-4-7-usb-regulator",
              "level": 3,
              "start_page": 285,
              "end_page": 285,
              "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.7 USB regulator",
              "file": "10_sections/f5dbd7bcefc2__7-4-7-usb-regulator.md",
              "children": [
                {
                  "id": "85969a9cdac6",
                  "title": "Figure 27. USB supply configurations",
                  "slug": "figure-27-usb-supply-configurations",
                  "level": 4,
                  "start_page": 285,
                  "end_page": 285,
                  "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.7 USB regulator > Figure 27. USB supply configurations",
                  "file": "10_sections/85969a9cdac6__figure-27-usb-supply-configurations.md",
                  "children": []
                }
              ]
            },
            {
              "id": "709f61154ecc",
              "title": "7.4.8 DSI regulator",
              "slug": "7-4-8-dsi-regulator",
              "level": 3,
              "start_page": 285,
              "end_page": 285,
              "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.8 DSI regulator",
              "file": "10_sections/709f61154ecc__7-4-8-dsi-regulator.md",
              "children": [
                {
                  "id": "340f37ee89bd",
                  "title": "Figure 28. DSI supply configuration",
                  "slug": "figure-28-dsi-supply-configuration",
                  "level": 4,
                  "start_page": 286,
                  "end_page": 286,
                  "breadcrumb": "7 Power control (PWR) > 7.4 Power supplies > 7.4.8 DSI regulator > Figure 28. DSI supply configuration",
                  "file": "10_sections/340f37ee89bd__figure-28-dsi-supply-configuration.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "20b97689831f",
          "title": "7.5 Power supply supervision",
          "slug": "7-5-power-supply-supervision",
          "level": 2,
          "start_page": 286,
          "end_page": 292,
          "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision",
          "file": "10_sections/20b97689831f__7-5-power-supply-supervision.md",
          "children": [
            {
              "id": "c101e4f1e5ed",
              "title": "7.5.1 Power-on reset (POR)/power-down reset (PDR)",
              "slug": "7-5-1-power-on-reset-por-power-down-reset-pdr",
              "level": 3,
              "start_page": 287,
              "end_page": 287,
              "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.1 Power-on reset (POR)/power-down reset (PDR)",
              "file": "10_sections/c101e4f1e5ed__7-5-1-power-on-reset-por-power-down-reset-pdr.md",
              "children": [
                {
                  "id": "4f16a7139d95",
                  "title": "Figure 29. Power-on reset/power-down reset waveform",
                  "slug": "figure-29-power-on-reset-power-down-reset-waveform",
                  "level": 4,
                  "start_page": 287,
                  "end_page": 287,
                  "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.1 Power-on reset (POR)/power-down reset (PDR) > Figure 29. Power-on reset/power-down reset waveform",
                  "file": "10_sections/4f16a7139d95__figure-29-power-on-reset-power-down-reset-waveform.md",
                  "children": []
                }
              ]
            },
            {
              "id": "16bd03582046",
              "title": "7.5.2 Brownout reset (BOR)",
              "slug": "7-5-2-brownout-reset-bor",
              "level": 3,
              "start_page": 287,
              "end_page": 287,
              "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.2 Brownout reset (BOR)",
              "file": "10_sections/16bd03582046__7-5-2-brownout-reset-bor.md",
              "children": [
                {
                  "id": "8842788f21fd",
                  "title": "Figure 30. BOR thresholds",
                  "slug": "figure-30-bor-thresholds",
                  "level": 4,
                  "start_page": 288,
                  "end_page": 288,
                  "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.2 Brownout reset (BOR) > Figure 30. BOR thresholds",
                  "file": "10_sections/8842788f21fd__figure-30-bor-thresholds.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6e826e8c3211",
              "title": "7.5.3 Programmable voltage detector (PVD)",
              "slug": "7-5-3-programmable-voltage-detector-pvd",
              "level": 3,
              "start_page": 288,
              "end_page": 289,
              "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.3 Programmable voltage detector (PVD)",
              "file": "10_sections/6e826e8c3211__7-5-3-programmable-voltage-detector-pvd.md",
              "children": [
                {
                  "id": "decb3858b9d4",
                  "title": "Figure 31. PVD thresholds",
                  "slug": "figure-31-pvd-thresholds",
                  "level": 4,
                  "start_page": 289,
                  "end_page": 289,
                  "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.3 Programmable voltage detector (PVD) > Figure 31. PVD thresholds",
                  "file": "10_sections/decb3858b9d4__figure-31-pvd-thresholds.md",
                  "children": []
                }
              ]
            },
            {
              "id": "bfe4ce05db72",
              "title": "7.5.4 Analog voltage detector (AVD)",
              "slug": "7-5-4-analog-voltage-detector-avd",
              "level": 3,
              "start_page": 290,
              "end_page": 290,
              "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.4 Analog voltage detector (AVD)",
              "file": "10_sections/bfe4ce05db72__7-5-4-analog-voltage-detector-avd.md",
              "children": [
                {
                  "id": "cbddf8405b84",
                  "title": "Figure 32. AVD thresholds",
                  "slug": "figure-32-avd-thresholds",
                  "level": 4,
                  "start_page": 290,
                  "end_page": 290,
                  "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.4 Analog voltage detector (AVD) > Figure 32. AVD thresholds",
                  "file": "10_sections/cbddf8405b84__figure-32-avd-thresholds.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ee5e7c9501ec",
              "title": "7.5.5 Battery voltage thresholds",
              "slug": "7-5-5-battery-voltage-thresholds",
              "level": 3,
              "start_page": 291,
              "end_page": 291,
              "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.5 Battery voltage thresholds",
              "file": "10_sections/ee5e7c9501ec__7-5-5-battery-voltage-thresholds.md",
              "children": [
                {
                  "id": "18b86ab3d6f7",
                  "title": "Figure 33. VBAT thresholds",
                  "slug": "figure-33-vbat-thresholds",
                  "level": 4,
                  "start_page": 291,
                  "end_page": 291,
                  "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.5 Battery voltage thresholds > Figure 33. VBAT thresholds",
                  "file": "10_sections/18b86ab3d6f7__figure-33-vbat-thresholds.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3ab014a4da3a",
              "title": "7.5.6 Temperature thresholds",
              "slug": "7-5-6-temperature-thresholds",
              "level": 3,
              "start_page": 292,
              "end_page": 292,
              "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.6 Temperature thresholds",
              "file": "10_sections/3ab014a4da3a__7-5-6-temperature-thresholds.md",
              "children": [
                {
                  "id": "0814d0159cd6",
                  "title": "Figure 34. Temperature thresholds",
                  "slug": "figure-34-temperature-thresholds",
                  "level": 4,
                  "start_page": 292,
                  "end_page": 292,
                  "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.6 Temperature thresholds > Figure 34. Temperature thresholds",
                  "file": "10_sections/0814d0159cd6__figure-34-temperature-thresholds.md",
                  "children": []
                }
              ]
            },
            {
              "id": "12051770e83a",
              "title": "7.5.7 VCORE maximum voltage level detector",
              "slug": "7-5-7-vcore-maximum-voltage-level-detector",
              "level": 3,
              "start_page": 292,
              "end_page": 292,
              "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.7 VCORE maximum voltage level detector",
              "file": "10_sections/12051770e83a__7-5-7-vcore-maximum-voltage-level-detector.md",
              "children": [
                {
                  "id": "55a4d702b590",
                  "title": "Figure 35. VCORE overvoltage protection",
                  "slug": "figure-35-vcore-overvoltage-protection",
                  "level": 4,
                  "start_page": 293,
                  "end_page": 293,
                  "breadcrumb": "7 Power control (PWR) > 7.5 Power supply supervision > 7.5.7 VCORE maximum voltage level detector > Figure 35. VCORE overvoltage protection",
                  "file": "10_sections/55a4d702b590__figure-35-vcore-overvoltage-protection.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "41de24984f8c",
          "title": "7.6 Power management",
          "slug": "7-6-power-management",
          "level": 2,
          "start_page": 293,
          "end_page": 309,
          "breadcrumb": "7 Power control (PWR) > 7.6 Power management",
          "file": "10_sections/41de24984f8c__7-6-power-management.md",
          "children": [
            {
              "id": "f9220e30a2b6",
              "title": "7.6.1 Operating modes",
              "slug": "7-6-1-operating-modes",
              "level": 3,
              "start_page": 294,
              "end_page": 296,
              "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.1 Operating modes",
              "file": "10_sections/f9220e30a2b6__7-6-1-operating-modes.md",
              "children": [
                {
                  "id": "19a4dad136b3",
                  "title": "Table 34. Low-power mode summary",
                  "slug": "table-34-low-power-mode-summary",
                  "level": 4,
                  "start_page": 296,
                  "end_page": 296,
                  "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.1 Operating modes > Table 34. Low-power mode summary",
                  "file": "10_sections/19a4dad136b3__table-34-low-power-mode-summary.md",
                  "children": []
                }
              ]
            },
            {
              "id": "eac6a204020f",
              "title": "7.6.2 Voltage scaling",
              "slug": "7-6-2-voltage-scaling",
              "level": 3,
              "start_page": 297,
              "end_page": 298,
              "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.2 Voltage scaling",
              "file": "10_sections/eac6a204020f__7-6-2-voltage-scaling.md",
              "children": [
                {
                  "id": "e8f8d8e9c83b",
                  "title": "Figure 36. Switching VCORE from VOS1 to VOS0",
                  "slug": "figure-36-switching-vcore-from-vos1-to-vos0",
                  "level": 4,
                  "start_page": 298,
                  "end_page": 298,
                  "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.2 Voltage scaling > Figure 36. Switching VCORE from VOS1 to VOS0",
                  "file": "10_sections/e8f8d8e9c83b__figure-36-switching-vcore-from-vos1-to-vos0.md",
                  "children": []
                },
                {
                  "id": "7b9671e44381",
                  "title": "Figure 37. VCORE voltage scaling versus system power modes",
                  "slug": "figure-37-vcore-voltage-scaling-versus-system-power-modes",
                  "level": 4,
                  "start_page": 299,
                  "end_page": 299,
                  "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.2 Voltage scaling > Figure 37. VCORE voltage scaling versus system power modes",
                  "file": "10_sections/7b9671e44381__figure-37-vcore-voltage-scaling-versus-system-power-modes.md",
                  "children": []
                }
              ]
            },
            {
              "id": "92af4b4cf1e3",
              "title": "7.6.3 Power control modes",
              "slug": "7-6-3-power-control-modes",
              "level": 3,
              "start_page": 299,
              "end_page": 302,
              "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.3 Power control modes",
              "file": "10_sections/92af4b4cf1e3__7-6-3-power-control-modes.md",
              "children": [
                {
                  "id": "48002fde9a79",
                  "title": "Table 35. PDDS_Dn low-power mode control",
                  "slug": "table-35-pdds-dn-low-power-mode-control",
                  "level": 4,
                  "start_page": 300,
                  "end_page": 300,
                  "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.3 Power control modes > Table 35. PDDS_Dn low-power mode control",
                  "file": "10_sections/48002fde9a79__table-35-pdds-dn-low-power-mode-control.md",
                  "children": []
                },
                {
                  "id": "49218df8b5e8",
                  "title": "Figure 38. Power control modes detailed state diagram",
                  "slug": "figure-38-power-control-modes-detailed-state-diagram",
                  "level": 4,
                  "start_page": 301,
                  "end_page": 301,
                  "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.3 Power control modes > Figure 38. Power control modes detailed state diagram",
                  "file": "10_sections/49218df8b5e8__figure-38-power-control-modes-detailed-state-diagram.md",
                  "children": []
                },
                {
                  "id": "3906dbf2b789",
                  "title": "Table 36. Low-power exit mode flags",
                  "slug": "table-36-low-power-exit-mode-flags",
                  "level": 4,
                  "start_page": 302,
                  "end_page": 302,
                  "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.3 Power control modes > Table 36. Low-power exit mode flags",
                  "file": "10_sections/3906dbf2b789__table-36-low-power-exit-mode-flags.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6a4b5fd7d676",
              "title": "7.6.4 Power management examples",
              "slug": "7-6-4-power-management-examples",
              "level": 3,
              "start_page": 303,
              "end_page": 309,
              "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.4 Power management examples",
              "file": "10_sections/6a4b5fd7d676__7-6-4-power-management-examples.md",
              "children": [
                {
                  "id": "52f9572966e0",
                  "title": "Figure 39. Dynamic voltage scaling in Run mode",
                  "slug": "figure-39-dynamic-voltage-scaling-in-run-mode",
                  "level": 4,
                  "start_page": 304,
                  "end_page": 304,
                  "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.4 Power management examples > Figure 39. Dynamic voltage scaling in Run mode",
                  "file": "10_sections/52f9572966e0__figure-39-dynamic-voltage-scaling-in-run-mode.md",
                  "children": []
                },
                {
                  "id": "6f57bd2a2841",
                  "title": "Figure 40. Dynamic voltage scaling behavior with D1, D2 and system in Stop mode",
                  "slug": "figure-40-dynamic-voltage-scaling-behavior-with-d1-d2-and-system-in-stop-mode",
                  "level": 4,
                  "start_page": 305,
                  "end_page": 306,
                  "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.4 Power management examples > Figure 40. Dynamic voltage scaling behavior with D1, D2 and system in Stop mode",
                  "file": "10_sections/6f57bd2a2841__figure-40-dynamic-voltage-scaling-behavior-with-d1-d2-and-system-in-stop-mode.md",
                  "children": []
                },
                {
                  "id": "2b31f8b522ca",
                  "title": "Figure 41. Dynamic Voltage Scaling D1, D2, system Standby mode",
                  "slug": "figure-41-dynamic-voltage-scaling-d1-d2-system-standby-mode",
                  "level": 4,
                  "start_page": 307,
                  "end_page": 308,
                  "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.4 Power management examples > Figure 41. Dynamic Voltage Scaling D1, D2, system Standby mode",
                  "file": "10_sections/2b31f8b522ca__figure-41-dynamic-voltage-scaling-d1-d2-system-standby-mode.md",
                  "children": []
                },
                {
                  "id": "db68a743f853",
                  "title": "Figure 42. Dynamic voltage scaling behavior with D1 and D2 in DStandby mode and D3 in autonomous mode",
                  "slug": "figure-42-dynamic-voltage-scaling-behavior-with-d1-and-d2-in-dstandby-mode-and-d3-in-autonomous-mode",
                  "level": 4,
                  "start_page": 309,
                  "end_page": 309,
                  "breadcrumb": "7 Power control (PWR) > 7.6 Power management > 7.6.4 Power management examples > Figure 42. Dynamic voltage scaling behavior with D1 and D2 in DStandby mode and D3 in autonomous mode",
                  "file": "10_sections/db68a743f853__figure-42-dynamic-voltage-scaling-behavior-with-d1-and-d2-in-dstandby-mode-and-d3-in-autonomous-mode.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "44c9f511e61a",
          "title": "7.7 Low-power modes",
          "slug": "7-7-low-power-modes",
          "level": 2,
          "start_page": 310,
          "end_page": 324,
          "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes",
          "file": "10_sections/44c9f511e61a__7-7-low-power-modes.md",
          "children": [
            {
              "id": "0a4e92c687cc",
              "title": "7.7.1 Slowing down system clocks",
              "slug": "7-7-1-slowing-down-system-clocks",
              "level": 3,
              "start_page": 310,
              "end_page": 310,
              "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.1 Slowing down system clocks",
              "file": "10_sections/0a4e92c687cc__7-7-1-slowing-down-system-clocks.md",
              "children": []
            },
            {
              "id": "189b1526686c",
              "title": "7.7.2 Controlling peripheral clocks",
              "slug": "7-7-2-controlling-peripheral-clocks",
              "level": 3,
              "start_page": 310,
              "end_page": 310,
              "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.2 Controlling peripheral clocks",
              "file": "10_sections/189b1526686c__7-7-2-controlling-peripheral-clocks.md",
              "children": []
            },
            {
              "id": "2a450f22d240",
              "title": "7.7.3 Entering low-power modes",
              "slug": "7-7-3-entering-low-power-modes",
              "level": 3,
              "start_page": 310,
              "end_page": 310,
              "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.3 Entering low-power modes",
              "file": "10_sections/2a450f22d240__7-7-3-entering-low-power-modes.md",
              "children": []
            },
            {
              "id": "3576528cfd2a",
              "title": "7.7.4 Exiting from low-power modes",
              "slug": "7-7-4-exiting-from-low-power-modes",
              "level": 3,
              "start_page": 311,
              "end_page": 311,
              "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.4 Exiting from low-power modes",
              "file": "10_sections/3576528cfd2a__7-7-4-exiting-from-low-power-modes.md",
              "children": []
            },
            {
              "id": "3b1b3b4c46e3",
              "title": "7.7.5 CSleep mode",
              "slug": "7-7-5-csleep-mode",
              "level": 3,
              "start_page": 312,
              "end_page": 312,
              "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.5 CSleep mode",
              "file": "10_sections/3b1b3b4c46e3__7-7-5-csleep-mode.md",
              "children": [
                {
                  "id": "8daa651a8934",
                  "title": "Table 37. CSleep mode",
                  "slug": "table-37-csleep-mode",
                  "level": 4,
                  "start_page": 312,
                  "end_page": 312,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.5 CSleep mode > Table 37. CSleep mode",
                  "file": "10_sections/8daa651a8934__table-37-csleep-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "e737be961c04",
              "title": "7.7.6 CStop mode",
              "slug": "7-7-6-cstop-mode",
              "level": 3,
              "start_page": 312,
              "end_page": 312,
              "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.6 CStop mode",
              "file": "10_sections/e737be961c04__7-7-6-cstop-mode.md",
              "children": [
                {
                  "id": "57187cffd3ba",
                  "title": "Table 38. CStop mode",
                  "slug": "table-38-cstop-mode",
                  "level": 4,
                  "start_page": 313,
                  "end_page": 313,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.6 CStop mode > Table 38. CStop mode",
                  "file": "10_sections/57187cffd3ba__table-38-cstop-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "961a6039416f",
              "title": "7.7.7 DStop mode",
              "slug": "7-7-7-dstop-mode",
              "level": 3,
              "start_page": 313,
              "end_page": 314,
              "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.7 DStop mode",
              "file": "10_sections/961a6039416f__7-7-7-dstop-mode.md",
              "children": [
                {
                  "id": "139c2a1dc4a5",
                  "title": "Table 39. DStop mode overview",
                  "slug": "table-39-dstop-mode-overview",
                  "level": 4,
                  "start_page": 314,
                  "end_page": 314,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.7 DStop mode > Table 39. DStop mode overview",
                  "file": "10_sections/139c2a1dc4a5__table-39-dstop-mode-overview.md",
                  "children": []
                },
                {
                  "id": "349d47961ad3",
                  "title": "Table 40. DStop mode",
                  "slug": "table-40-dstop-mode",
                  "level": 4,
                  "start_page": 315,
                  "end_page": 315,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.7 DStop mode > Table 40. DStop mode",
                  "file": "10_sections/349d47961ad3__table-40-dstop-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b84a6a8b33b1",
              "title": "7.7.8 Stop mode",
              "slug": "7-7-8-stop-mode",
              "level": 3,
              "start_page": 315,
              "end_page": 319,
              "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.8 Stop mode",
              "file": "10_sections/b84a6a8b33b1__7-7-8-stop-mode.md",
              "children": [
                {
                  "id": "46950e858974",
                  "title": "Table 41. Stop mode operation",
                  "slug": "table-41-stop-mode-operation",
                  "level": 4,
                  "start_page": 316,
                  "end_page": 316,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.8 Stop mode > Table 41. Stop mode operation",
                  "file": "10_sections/46950e858974__table-41-stop-mode-operation.md",
                  "children": []
                },
                {
                  "id": "f97ffa1f877b",
                  "title": "Table 42. Stop mode hold control",
                  "slug": "table-42-stop-mode-hold-control",
                  "level": 4,
                  "start_page": 317,
                  "end_page": 317,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.8 Stop mode > Table 42. Stop mode hold control",
                  "file": "10_sections/f97ffa1f877b__table-42-stop-mode-hold-control.md",
                  "children": []
                },
                {
                  "id": "e2eb5170cd2b",
                  "title": "Figure 43. Stop mode hold mechanism state diagram",
                  "slug": "figure-43-stop-mode-hold-mechanism-state-diagram",
                  "level": 4,
                  "start_page": 318,
                  "end_page": 318,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.8 Stop mode > Figure 43. Stop mode hold mechanism state diagram",
                  "file": "10_sections/e2eb5170cd2b__figure-43-stop-mode-hold-mechanism-state-diagram.md",
                  "children": []
                },
                {
                  "id": "4e40e91764c2",
                  "title": "Table 43. Wakeup hold behavior and associated flags",
                  "slug": "table-43-wakeup-hold-behavior-and-associated-flags",
                  "level": 4,
                  "start_page": 319,
                  "end_page": 319,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.8 Stop mode > Table 43. Wakeup hold behavior and associated flags",
                  "file": "10_sections/4e40e91764c2__table-43-wakeup-hold-behavior-and-associated-flags.md",
                  "children": []
                },
                {
                  "id": "669cc1d1be63",
                  "title": "Table 44. Stop mode",
                  "slug": "table-44-stop-mode",
                  "level": 4,
                  "start_page": 319,
                  "end_page": 319,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.8 Stop mode > Table 44. Stop mode",
                  "file": "10_sections/669cc1d1be63__table-44-stop-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "87d8d039282f",
              "title": "7.7.9 DStandby mode",
              "slug": "7-7-9-dstandby-mode",
              "level": 3,
              "start_page": 320,
              "end_page": 321,
              "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.9 DStandby mode",
              "file": "10_sections/87d8d039282f__7-7-9-dstandby-mode.md",
              "children": [
                {
                  "id": "4d97e6c0476e",
                  "title": "Table 45. DStandby mode",
                  "slug": "table-45-dstandby-mode",
                  "level": 4,
                  "start_page": 321,
                  "end_page": 321,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.9 DStandby mode > Table 45. DStandby mode",
                  "file": "10_sections/4d97e6c0476e__table-45-dstandby-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ea25e2b5bb51",
              "title": "7.7.10 Standby mode",
              "slug": "7-7-10-standby-mode",
              "level": 3,
              "start_page": 322,
              "end_page": 323,
              "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.10 Standby mode",
              "file": "10_sections/ea25e2b5bb51__7-7-10-standby-mode.md",
              "children": [
                {
                  "id": "f8d623e3bc59",
                  "title": "Table 46. Standby and Stop flags",
                  "slug": "table-46-standby-and-stop-flags",
                  "level": 4,
                  "start_page": 323,
                  "end_page": 323,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.10 Standby mode > Table 46. Standby and Stop flags",
                  "file": "10_sections/f8d623e3bc59__table-46-standby-and-stop-flags.md",
                  "children": []
                },
                {
                  "id": "a8f18ff7d12a",
                  "title": "Table 47. Standby mode",
                  "slug": "table-47-standby-mode",
                  "level": 4,
                  "start_page": 323,
                  "end_page": 323,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.10 Standby mode > Table 47. Standby mode",
                  "file": "10_sections/a8f18ff7d12a__table-47-standby-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "23eeaf89cbb3",
              "title": "7.7.11 Monitoring low-power modes",
              "slug": "7-7-11-monitoring-low-power-modes",
              "level": 3,
              "start_page": 324,
              "end_page": 324,
              "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.11 Monitoring low-power modes",
              "file": "10_sections/23eeaf89cbb3__7-7-11-monitoring-low-power-modes.md",
              "children": [
                {
                  "id": "f8be95593ef4",
                  "title": "Table 48. Low-power modes monitoring pin overview",
                  "slug": "table-48-low-power-modes-monitoring-pin-overview",
                  "level": 4,
                  "start_page": 324,
                  "end_page": 324,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.11 Monitoring low-power modes > Table 48. Low-power modes monitoring pin overview",
                  "file": "10_sections/f8be95593ef4__table-48-low-power-modes-monitoring-pin-overview.md",
                  "children": []
                },
                {
                  "id": "e192bea206e0",
                  "title": "Table 49. GPIO state according to CPU and domain state",
                  "slug": "table-49-gpio-state-according-to-cpu-and-domain-state",
                  "level": 4,
                  "start_page": 324,
                  "end_page": 324,
                  "breadcrumb": "7 Power control (PWR) > 7.7 Low-power modes > 7.7.11 Monitoring low-power modes > Table 49. GPIO state according to CPU and domain state",
                  "file": "10_sections/e192bea206e0__table-49-gpio-state-according-to-cpu-and-domain-state.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "5c2197cc9dc2",
          "title": "7.8 PWR registers",
          "slug": "7-8-pwr-registers",
          "level": 2,
          "start_page": 325,
          "end_page": 338,
          "breadcrumb": "7 Power control (PWR) > 7.8 PWR registers",
          "file": "10_sections/5c2197cc9dc2__7-8-pwr-registers.md",
          "children": [
            {
              "id": "81063ac9c04c",
              "title": "7.8.1 PWR control register 1 (PWR_CR1)",
              "slug": "7-8-1-pwr-control-register-1-pwr-cr1",
              "level": 3,
              "start_page": 325,
              "end_page": 326,
              "breadcrumb": "7 Power control (PWR) > 7.8 PWR registers > 7.8.1 PWR control register 1 (PWR_CR1)",
              "file": "10_sections/81063ac9c04c__7-8-1-pwr-control-register-1-pwr-cr1.md",
              "children": []
            },
            {
              "id": "d29440a47f4c",
              "title": "7.8.2 PWR control status register 1 (PWR_CSR1)",
              "slug": "7-8-2-pwr-control-status-register-1-pwr-csr1",
              "level": 3,
              "start_page": 327,
              "end_page": 327,
              "breadcrumb": "7 Power control (PWR) > 7.8 PWR registers > 7.8.2 PWR control status register 1 (PWR_CSR1)",
              "file": "10_sections/d29440a47f4c__7-8-2-pwr-control-status-register-1-pwr-csr1.md",
              "children": []
            },
            {
              "id": "388adb87e913",
              "title": "7.8.3 PWR control register 2 (PWR_CR2)",
              "slug": "7-8-3-pwr-control-register-2-pwr-cr2",
              "level": 3,
              "start_page": 328,
              "end_page": 328,
              "breadcrumb": "7 Power control (PWR) > 7.8 PWR registers > 7.8.3 PWR control register 2 (PWR_CR2)",
              "file": "10_sections/388adb87e913__7-8-3-pwr-control-register-2-pwr-cr2.md",
              "children": []
            },
            {
              "id": "3016574ca4f9",
              "title": "7.8.4 PWR control register 3 (PWR_CR3)",
              "slug": "7-8-4-pwr-control-register-3-pwr-cr3",
              "level": 3,
              "start_page": 329,
              "end_page": 330,
              "breadcrumb": "7 Power control (PWR) > 7.8 PWR registers > 7.8.4 PWR control register 3 (PWR_CR3)",
              "file": "10_sections/3016574ca4f9__7-8-4-pwr-control-register-3-pwr-cr3.md",
              "children": []
            },
            {
              "id": "9dc512feebf2",
              "title": "7.8.5 PWR CPU1 control register (PWR_CPU1CR)",
              "slug": "7-8-5-pwr-cpu1-control-register-pwr-cpu1cr",
              "level": 3,
              "start_page": 331,
              "end_page": 332,
              "breadcrumb": "7 Power control (PWR) > 7.8 PWR registers > 7.8.5 PWR CPU1 control register (PWR_CPU1CR)",
              "file": "10_sections/9dc512feebf2__7-8-5-pwr-cpu1-control-register-pwr-cpu1cr.md",
              "children": []
            },
            {
              "id": "a7bd40614fca",
              "title": "7.8.6 PWR CPU2 control register (PWR_CPU2CR)",
              "slug": "7-8-6-pwr-cpu2-control-register-pwr-cpu2cr",
              "level": 3,
              "start_page": 333,
              "end_page": 334,
              "breadcrumb": "7 Power control (PWR) > 7.8 PWR registers > 7.8.6 PWR CPU2 control register (PWR_CPU2CR)",
              "file": "10_sections/a7bd40614fca__7-8-6-pwr-cpu2-control-register-pwr-cpu2cr.md",
              "children": []
            },
            {
              "id": "e95a872fed43",
              "title": "7.8.7 PWR D3 domain control register (PWR_D3CR)",
              "slug": "7-8-7-pwr-d3-domain-control-register-pwr-d3cr",
              "level": 3,
              "start_page": 335,
              "end_page": 335,
              "breadcrumb": "7 Power control (PWR) > 7.8 PWR registers > 7.8.7 PWR D3 domain control register (PWR_D3CR)",
              "file": "10_sections/e95a872fed43__7-8-7-pwr-d3-domain-control-register-pwr-d3cr.md",
              "children": []
            },
            {
              "id": "10a45bf6e109",
              "title": "7.8.8 PWR wakeup clear register (PWR_WKUPCR)",
              "slug": "7-8-8-pwr-wakeup-clear-register-pwr-wkupcr",
              "level": 3,
              "start_page": 336,
              "end_page": 336,
              "breadcrumb": "7 Power control (PWR) > 7.8 PWR registers > 7.8.8 PWR wakeup clear register (PWR_WKUPCR)",
              "file": "10_sections/10a45bf6e109__7-8-8-pwr-wakeup-clear-register-pwr-wkupcr.md",
              "children": []
            },
            {
              "id": "fb853f0df69c",
              "title": "7.8.9 PWR wakeup flag register (PWR_WKUPFR)",
              "slug": "7-8-9-pwr-wakeup-flag-register-pwr-wkupfr",
              "level": 3,
              "start_page": 336,
              "end_page": 336,
              "breadcrumb": "7 Power control (PWR) > 7.8 PWR registers > 7.8.9 PWR wakeup flag register (PWR_WKUPFR)",
              "file": "10_sections/fb853f0df69c__7-8-9-pwr-wakeup-flag-register-pwr-wkupfr.md",
              "children": []
            },
            {
              "id": "ffd766f25dff",
              "title": "7.8.10 PWR wakeup enable and polarity register (PWR_WKUPEPR)",
              "slug": "7-8-10-pwr-wakeup-enable-and-polarity-register-pwr-wkupepr",
              "level": 3,
              "start_page": 337,
              "end_page": 337,
              "breadcrumb": "7 Power control (PWR) > 7.8 PWR registers > 7.8.10 PWR wakeup enable and polarity register (PWR_WKUPEPR)",
              "file": "10_sections/ffd766f25dff__7-8-10-pwr-wakeup-enable-and-polarity-register-pwr-wkupepr.md",
              "children": []
            },
            {
              "id": "c13936f9c54d",
              "title": "7.8.11 PWR register map",
              "slug": "7-8-11-pwr-register-map",
              "level": 3,
              "start_page": 338,
              "end_page": 338,
              "breadcrumb": "7 Power control (PWR) > 7.8 PWR registers > 7.8.11 PWR register map",
              "file": "10_sections/c13936f9c54d__7-8-11-pwr-register-map.md",
              "children": [
                {
                  "id": "e8b28d935a25",
                  "title": "Table 50. Power control register map and reset values",
                  "slug": "table-50-power-control-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 338,
                  "end_page": 338,
                  "breadcrumb": "7 Power control (PWR) > 7.8 PWR registers > 7.8.11 PWR register map > Table 50. Power control register map and reset values",
                  "file": "10_sections/e8b28d935a25__table-50-power-control-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "b5f872e0d267",
      "title": "8 Low-power D3 domain application example",
      "slug": "8-low-power-d3-domain-application-example",
      "level": 1,
      "start_page": 339,
      "end_page": 350,
      "breadcrumb": "8 Low-power D3 domain application example",
      "file": "10_sections/b5f872e0d267__8-low-power-d3-domain-application-example.md",
      "children": [
        {
          "id": "491edaf09d4f",
          "title": "8.1 Introduction",
          "slug": "8-1-introduction",
          "level": 2,
          "start_page": 339,
          "end_page": 342,
          "breadcrumb": "8 Low-power D3 domain application example > 8.1 Introduction",
          "file": "10_sections/491edaf09d4f__8-1-introduction.md",
          "children": []
        },
        {
          "id": "93e099436079",
          "title": "8.2 EXTI, RCC and PWR interconnections",
          "slug": "8-2-exti-rcc-and-pwr-interconnections",
          "level": 2,
          "start_page": 339,
          "end_page": 342,
          "breadcrumb": "8 Low-power D3 domain application example > 8.2 EXTI, RCC and PWR interconnections",
          "file": "10_sections/93e099436079__8-2-exti-rcc-and-pwr-interconnections.md",
          "children": [
            {
              "id": "c993aaf5db14",
              "title": "Figure 44. EXTI, RCC and PWR interconnections",
              "slug": "figure-44-exti-rcc-and-pwr-interconnections",
              "level": 3,
              "start_page": 340,
              "end_page": 340,
              "breadcrumb": "8 Low-power D3 domain application example > 8.2 EXTI, RCC and PWR interconnections > Figure 44. EXTI, RCC and PWR interconnections",
              "file": "10_sections/c993aaf5db14__figure-44-exti-rcc-and-pwr-interconnections.md",
              "children": []
            },
            {
              "id": "78276b0ed020",
              "title": "8.2.1 Interrupts and wakeup",
              "slug": "8-2-1-interrupts-and-wakeup",
              "level": 3,
              "start_page": 341,
              "end_page": 341,
              "breadcrumb": "8 Low-power D3 domain application example > 8.2 EXTI, RCC and PWR interconnections > 8.2.1 Interrupts and wakeup",
              "file": "10_sections/78276b0ed020__8-2-1-interrupts-and-wakeup.md",
              "children": []
            },
            {
              "id": "51606ff6041f",
              "title": "8.2.2 Block interactions",
              "slug": "8-2-2-block-interactions",
              "level": 3,
              "start_page": 341,
              "end_page": 341,
              "breadcrumb": "8 Low-power D3 domain application example > 8.2 EXTI, RCC and PWR interconnections > 8.2.2 Block interactions",
              "file": "10_sections/51606ff6041f__8-2-2-block-interactions.md",
              "children": []
            },
            {
              "id": "4d14a1d1af0b",
              "title": "8.2.3 Role of DMAMUX2 in D3 domain",
              "slug": "8-2-3-role-of-dmamux2-in-d3-domain",
              "level": 3,
              "start_page": 342,
              "end_page": 342,
              "breadcrumb": "8 Low-power D3 domain application example > 8.2 EXTI, RCC and PWR interconnections > 8.2.3 Role of DMAMUX2 in D3 domain",
              "file": "10_sections/4d14a1d1af0b__8-2-3-role-of-dmamux2-in-d3-domain.md",
              "children": []
            }
          ]
        },
        {
          "id": "21e94c64c2fc",
          "title": "8.3 Low-power application example based on LPUART1 transmission",
          "slug": "8-3-low-power-application-example-based-on-lpuart1-transmission",
          "level": 2,
          "start_page": 343,
          "end_page": 349,
          "breadcrumb": "8 Low-power D3 domain application example > 8.3 Low-power application example based on LPUART1 transmission",
          "file": "10_sections/21e94c64c2fc__8-3-low-power-application-example-based-on-lpuart1-transmission.md",
          "children": [
            {
              "id": "b5101a44bc57",
              "title": "8.3.1 Memory retention",
              "slug": "8-3-1-memory-retention",
              "level": 3,
              "start_page": 343,
              "end_page": 347,
              "breadcrumb": "8 Low-power D3 domain application example > 8.3 Low-power application example based on LPUART1 transmission > 8.3.1 Memory retention",
              "file": "10_sections/b5101a44bc57__8-3-1-memory-retention.md",
              "children": []
            },
            {
              "id": "5025aadd6cc8",
              "title": "8.3.2 Memory-to-peripheral transfer using LPUART1 interface",
              "slug": "8-3-2-memory-to-peripheral-transfer-using-lpuart1-interface",
              "level": 3,
              "start_page": 343,
              "end_page": 347,
              "breadcrumb": "8 Low-power D3 domain application example > 8.3 Low-power application example based on LPUART1 transmission > 8.3.2 Memory-to-peripheral transfer using LPUART1 interface",
              "file": "10_sections/5025aadd6cc8__8-3-2-memory-to-peripheral-transfer-using-lpuart1-interface.md",
              "children": [
                {
                  "id": "153874d472fa",
                  "title": "Figure 45. Timing diagram of SRAM4-to-LPUART1 transfer with BDMA and D3 domain in Autonomous mode",
                  "slug": "figure-45-timing-diagram-of-sram4-to-lpuart1-transfer-with-bdma-and-d3-domain-in-autonomous-mode",
                  "level": 4,
                  "start_page": 344,
                  "end_page": 345,
                  "breadcrumb": "8 Low-power D3 domain application example > 8.3 Low-power application example based on LPUART1 transmission > 8.3.2 Memory-to-peripheral transfer using LPUART1 interface > Figure 45. Timing diagram of SRAM4-to-LPUART1 transfer with BDMA and D3 domain in Autonomous mode",
                  "file": "10_sections/153874d472fa__figure-45-timing-diagram-of-sram4-to-lpuart1-transfer-with-bdma-and-d3-domain-in-autonomous-mode.md",
                  "children": []
                },
                {
                  "id": "23e48fe53a03",
                  "title": "Figure 46. BDMA and DMAMUX2 interconnection",
                  "slug": "figure-46-bdma-and-dmamux2-interconnection",
                  "level": 4,
                  "start_page": 346,
                  "end_page": 347,
                  "breadcrumb": "8 Low-power D3 domain application example > 8.3 Low-power application example based on LPUART1 transmission > 8.3.2 Memory-to-peripheral transfer using LPUART1 interface > Figure 46. BDMA and DMAMUX2 interconnection",
                  "file": "10_sections/23e48fe53a03__figure-46-bdma-and-dmamux2-interconnection.md",
                  "children": []
                },
                {
                  "id": "0bd7065ee9a1",
                  "title": "Table 51. BDMA and DMAMUX2 initialization sequence (DMAMUX2_INIT)",
                  "slug": "table-51-bdma-and-dmamux2-initialization-sequence-dmamux2-init",
                  "level": 4,
                  "start_page": 346,
                  "end_page": 347,
                  "breadcrumb": "8 Low-power D3 domain application example > 8.3 Low-power application example based on LPUART1 transmission > 8.3.2 Memory-to-peripheral transfer using LPUART1 interface > Table 51. BDMA and DMAMUX2 initialization sequence (DMAMUX2_INIT)",
                  "file": "10_sections/0bd7065ee9a1__table-51-bdma-and-dmamux2-initialization-sequence-dmamux2-init.md",
                  "children": []
                },
                {
                  "id": "0ce84ab49e09",
                  "title": "Table 52. LPUART1 Initial programming (LPUART1_INIT)",
                  "slug": "table-52-lpuart1-initial-programming-lpuart1-init",
                  "level": 4,
                  "start_page": 348,
                  "end_page": 348,
                  "breadcrumb": "8 Low-power D3 domain application example > 8.3 Low-power application example based on LPUART1 transmission > 8.3.2 Memory-to-peripheral transfer using LPUART1 interface > Table 52. LPUART1 Initial programming (LPUART1_INIT)",
                  "file": "10_sections/0ce84ab49e09__table-52-lpuart1-initial-programming-lpuart1-init.md",
                  "children": []
                },
                {
                  "id": "beed933b7e49",
                  "title": "Table 53. LPUART1 start programming (LPUART1_Start)",
                  "slug": "table-53-lpuart1-start-programming-lpuart1-start",
                  "level": 4,
                  "start_page": 348,
                  "end_page": 348,
                  "breadcrumb": "8 Low-power D3 domain application example > 8.3 Low-power application example based on LPUART1 transmission > 8.3.2 Memory-to-peripheral transfer using LPUART1 interface > Table 53. LPUART1 start programming (LPUART1_Start)",
                  "file": "10_sections/beed933b7e49__table-53-lpuart1-start-programming-lpuart1-start.md",
                  "children": []
                }
              ]
            },
            {
              "id": "76f2d2094430",
              "title": "8.3.3 Overall description of the low-power application example based on LPUART1 transmission",
              "slug": "8-3-3-overall-description-of-the-low-power-application-example-based-on-lpuart1-transmission",
              "level": 3,
              "start_page": 348,
              "end_page": 348,
              "breadcrumb": "8 Low-power D3 domain application example > 8.3 Low-power application example based on LPUART1 transmission > 8.3.3 Overall description of the low-power application example based on LPUART1 transmission",
              "file": "10_sections/76f2d2094430__8-3-3-overall-description-of-the-low-power-application-example-based-on-lpuart1-transmission.md",
              "children": [
                {
                  "id": "cb9fd8424199",
                  "title": "Figure 47. Timing diagram of LPUART1 transmission with D3 domain in Autonomous mode",
                  "slug": "figure-47-timing-diagram-of-lpuart1-transmission-with-d3-domain-in-autonomous-mode",
                  "level": 4,
                  "start_page": 349,
                  "end_page": 349,
                  "breadcrumb": "8 Low-power D3 domain application example > 8.3 Low-power application example based on LPUART1 transmission > 8.3.3 Overall description of the low-power application example based on LPUART1 transmission > Figure 47. Timing diagram of LPUART1 transmission with D3 domain in Autonomous mode",
                  "file": "10_sections/cb9fd8424199__figure-47-timing-diagram-of-lpuart1-transmission-with-d3-domain-in-autonomous-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6eba82ecf2aa",
              "title": "8.3.4 Alternate implementations",
              "slug": "8-3-4-alternate-implementations",
              "level": 3,
              "start_page": 349,
              "end_page": 349,
              "breadcrumb": "8 Low-power D3 domain application example > 8.3 Low-power application example based on LPUART1 transmission > 8.3.4 Alternate implementations",
              "file": "10_sections/6eba82ecf2aa__8-3-4-alternate-implementations.md",
              "children": []
            }
          ]
        },
        {
          "id": "536ee4d714d5",
          "title": "8.4 Other low-power applications",
          "slug": "8-4-other-low-power-applications",
          "level": 2,
          "start_page": 350,
          "end_page": 350,
          "breadcrumb": "8 Low-power D3 domain application example > 8.4 Other low-power applications",
          "file": "10_sections/536ee4d714d5__8-4-other-low-power-applications.md",
          "children": []
        }
      ]
    },
    {
      "id": "01a4f8ae7f42",
      "title": "9 Reset and Clock Control (RCC)",
      "slug": "9-reset-and-clock-control-rcc",
      "level": 1,
      "start_page": 351,
      "end_page": 541,
      "breadcrumb": "9 Reset and Clock Control (RCC)",
      "file": "10_sections/01a4f8ae7f42__9-reset-and-clock-control-rcc.md",
      "children": [
        {
          "id": "ff1678eb96d9",
          "title": "9.1 RCC main features",
          "slug": "9-1-rcc-main-features",
          "level": 2,
          "start_page": 351,
          "end_page": 351,
          "breadcrumb": "9 Reset and Clock Control (RCC) > 9.1 RCC main features",
          "file": "10_sections/ff1678eb96d9__9-1-rcc-main-features.md",
          "children": []
        },
        {
          "id": "feeb782b4493",
          "title": "9.2 RCC block diagram",
          "slug": "9-2-rcc-block-diagram",
          "level": 2,
          "start_page": 352,
          "end_page": 353,
          "breadcrumb": "9 Reset and Clock Control (RCC) > 9.2 RCC block diagram",
          "file": "10_sections/feeb782b4493__9-2-rcc-block-diagram.md",
          "children": [
            {
              "id": "08e6682eb5f0",
              "title": "Figure 48. RCC Block diagram",
              "slug": "figure-48-rcc-block-diagram",
              "level": 3,
              "start_page": 352,
              "end_page": 352,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.2 RCC block diagram > Figure 48. RCC Block diagram",
              "file": "10_sections/08e6682eb5f0__figure-48-rcc-block-diagram.md",
              "children": []
            }
          ]
        },
        {
          "id": "3dce36e84c07",
          "title": "9.3 RCC pins and internal signals",
          "slug": "9-3-rcc-pins-and-internal-signals",
          "level": 2,
          "start_page": 352,
          "end_page": 353,
          "breadcrumb": "9 Reset and Clock Control (RCC) > 9.3 RCC pins and internal signals",
          "file": "10_sections/3dce36e84c07__9-3-rcc-pins-and-internal-signals.md",
          "children": [
            {
              "id": "d147664245e6",
              "title": "Table 54. RCC input/output signals connected to package pins or balls (continued)",
              "slug": "table-54-rcc-input-output-signals-connected-to-package-pins-or-balls-continued",
              "level": 3,
              "start_page": 352,
              "end_page": 352,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.3 RCC pins and internal signals > Table 54. RCC input/output signals connected to package pins or balls (continued)",
              "file": "10_sections/d147664245e6__table-54-rcc-input-output-signals-connected-to-package-pins-or-balls-continued.md",
              "children": []
            },
            {
              "id": "21d44c68e5a4",
              "title": "Table 55. RCC iInternal input/output signals (continued) (continued)",
              "slug": "table-55-rcc-iinternal-input-output-signals-continued-continued",
              "level": 3,
              "start_page": 353,
              "end_page": 353,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.3 RCC pins and internal signals > Table 55. RCC iInternal input/output signals (continued) (continued)",
              "file": "10_sections/21d44c68e5a4__table-55-rcc-iinternal-input-output-signals-continued-continued.md",
              "children": []
            }
          ]
        },
        {
          "id": "d86b9061fa61",
          "title": "9.4 RCC reset block functional description",
          "slug": "9-4-rcc-reset-block-functional-description",
          "level": 2,
          "start_page": 354,
          "end_page": 363,
          "breadcrumb": "9 Reset and Clock Control (RCC) > 9.4 RCC reset block functional description",
          "file": "10_sections/d86b9061fa61__9-4-rcc-reset-block-functional-description.md",
          "children": [
            {
              "id": "686ae51d8497",
              "title": "9.4.1 Power-on/off reset",
              "slug": "9-4-1-power-on-off-reset",
              "level": 3,
              "start_page": 354,
              "end_page": 354,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.4 RCC reset block functional description > 9.4.1 Power-on/off reset",
              "file": "10_sections/686ae51d8497__9-4-1-power-on-off-reset.md",
              "children": []
            },
            {
              "id": "08a98def6b0c",
              "title": "9.4.2 System reset",
              "slug": "9-4-2-system-reset",
              "level": 3,
              "start_page": 355,
              "end_page": 355,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.4 RCC reset block functional description > 9.4.2 System reset",
              "file": "10_sections/08a98def6b0c__9-4-2-system-reset.md",
              "children": [
                {
                  "id": "627b14f6bec7",
                  "title": "Figure 49. System reset circuit",
                  "slug": "figure-49-system-reset-circuit",
                  "level": 4,
                  "start_page": 356,
                  "end_page": 357,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.4 RCC reset block functional description > 9.4.2 System reset > Figure 49. System reset circuit",
                  "file": "10_sections/627b14f6bec7__figure-49-system-reset-circuit.md",
                  "children": []
                }
              ]
            },
            {
              "id": "46bff59be062",
              "title": "9.4.3 Local resets",
              "slug": "9-4-3-local-resets",
              "level": 3,
              "start_page": 356,
              "end_page": 357,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.4 RCC reset block functional description > 9.4.3 Local resets",
              "file": "10_sections/46bff59be062__9-4-3-local-resets.md",
              "children": [
                {
                  "id": "5e3016c544b7",
                  "title": "Table 56. Reset distribution summary (continued)",
                  "slug": "table-56-reset-distribution-summary-continued",
                  "level": 4,
                  "start_page": 356,
                  "end_page": 357,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.4 RCC reset block functional description > 9.4.3 Local resets > Table 56. Reset distribution summary (continued)",
                  "file": "10_sections/5e3016c544b7__table-56-reset-distribution-summary-continued.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2179fb561be9",
              "title": "9.4.4 Reset source identification",
              "slug": "9-4-4-reset-source-identification",
              "level": 3,
              "start_page": 358,
              "end_page": 358,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.4 RCC reset block functional description > 9.4.4 Reset source identification",
              "file": "10_sections/2179fb561be9__9-4-4-reset-source-identification.md",
              "children": [
                {
                  "id": "b250036d05ec",
                  "title": "Table 57. Reset source identification (RCC_RSR)",
                  "slug": "table-57-reset-source-identification-rcc-rsr",
                  "level": 4,
                  "start_page": 359,
                  "end_page": 359,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.4 RCC reset block functional description > 9.4.4 Reset source identification > Table 57. Reset source identification (RCC_RSR)",
                  "file": "10_sections/b250036d05ec__table-57-reset-source-identification-rcc-rsr.md",
                  "children": []
                }
              ]
            },
            {
              "id": "33b156690488",
              "title": "9.4.5 Low-power mode security reset (lpwr[2:1]_rst)",
              "slug": "9-4-5-low-power-mode-security-reset-lpwr-2-1-rst",
              "level": 3,
              "start_page": 359,
              "end_page": 359,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.4 RCC reset block functional description > 9.4.5 Low-power mode security reset (lpwr[2:1]_rst)",
              "file": "10_sections/33b156690488__9-4-5-low-power-mode-security-reset-lpwr-2-1-rst.md",
              "children": []
            },
            {
              "id": "89275b5d5465",
              "title": "9.4.6 Backup domain reset",
              "slug": "9-4-6-backup-domain-reset",
              "level": 3,
              "start_page": 360,
              "end_page": 363,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.4 RCC reset block functional description > 9.4.6 Backup domain reset",
              "file": "10_sections/89275b5d5465__9-4-6-backup-domain-reset.md",
              "children": []
            },
            {
              "id": "54d480e5fa46",
              "title": "9.4.7 Power-on and wakeup sequences",
              "slug": "9-4-7-power-on-and-wakeup-sequences",
              "level": 3,
              "start_page": 360,
              "end_page": 363,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.4 RCC reset block functional description > 9.4.7 Power-on and wakeup sequences",
              "file": "10_sections/54d480e5fa46__9-4-7-power-on-and-wakeup-sequences.md",
              "children": [
                {
                  "id": "e5488642869a",
                  "title": "Figure 50. Boot sequences versus system states",
                  "slug": "figure-50-boot-sequences-versus-system-states",
                  "level": 4,
                  "start_page": 362,
                  "end_page": 362,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.4 RCC reset block functional description > 9.4.7 Power-on and wakeup sequences > Figure 50. Boot sequences versus system states",
                  "file": "10_sections/e5488642869a__figure-50-boot-sequences-versus-system-states.md",
                  "children": []
                },
                {
                  "id": "0d23f52bb3b6",
                  "title": "Table 58. Boot enable Function",
                  "slug": "table-58-boot-enable-function",
                  "level": 4,
                  "start_page": 363,
                  "end_page": 363,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.4 RCC reset block functional description > 9.4.7 Power-on and wakeup sequences > Table 58. Boot enable Function",
                  "file": "10_sections/0d23f52bb3b6__table-58-boot-enable-function.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "44ae72635a90",
          "title": "9.5 RCC clock block functional description",
          "slug": "9-5-rcc-clock-block-functional-description",
          "level": 2,
          "start_page": 364,
          "end_page": 412,
          "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description",
          "file": "10_sections/44ae72635a90__9-5-rcc-clock-block-functional-description.md",
          "children": [
            {
              "id": "0ac29cd736db",
              "title": "Figure 51. Top-level clock tree",
              "slug": "figure-51-top-level-clock-tree",
              "level": 3,
              "start_page": 365,
              "end_page": 365,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > Figure 51. Top-level clock tree",
              "file": "10_sections/0ac29cd736db__figure-51-top-level-clock-tree.md",
              "children": []
            },
            {
              "id": "1505f18588a4",
              "title": "9.5.1 Clock naming convention",
              "slug": "9-5-1-clock-naming-convention",
              "level": 3,
              "start_page": 366,
              "end_page": 370,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.1 Clock naming convention",
              "file": "10_sections/1505f18588a4__9-5-1-clock-naming-convention.md",
              "children": []
            },
            {
              "id": "5502b72cff27",
              "title": "9.5.2 Oscillators description",
              "slug": "9-5-2-oscillators-description",
              "level": 3,
              "start_page": 366,
              "end_page": 370,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.2 Oscillators description",
              "file": "10_sections/5502b72cff27__9-5-2-oscillators-description.md",
              "children": [
                {
                  "id": "0083bc0bc03b",
                  "title": "Figure 52. HSE/LSE clock source",
                  "slug": "figure-52-hse-lse-clock-source",
                  "level": 4,
                  "start_page": 366,
                  "end_page": 370,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.2 Oscillators description > Figure 52. HSE/LSE clock source",
                  "file": "10_sections/0083bc0bc03b__figure-52-hse-lse-clock-source.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ee59b99a5556",
              "title": "9.5.3 Clock Security System (CSS)",
              "slug": "9-5-3-clock-security-system-css",
              "level": 3,
              "start_page": 371,
              "end_page": 371,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.3 Clock Security System (CSS)",
              "file": "10_sections/ee59b99a5556__9-5-3-clock-security-system-css.md",
              "children": []
            },
            {
              "id": "e3a77ec7db4c",
              "title": "9.5.4 Clock output generation (MCO1/MCO2)",
              "slug": "9-5-4-clock-output-generation-mco1-mco2",
              "level": 3,
              "start_page": 372,
              "end_page": 376,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.4 Clock output generation (MCO1/MCO2)",
              "file": "10_sections/e3a77ec7db4c__9-5-4-clock-output-generation-mco1-mco2.md",
              "children": []
            },
            {
              "id": "19e5a3608114",
              "title": "9.5.5 PLL description",
              "slug": "9-5-5-pll-description",
              "level": 3,
              "start_page": 372,
              "end_page": 376,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.5 PLL description",
              "file": "10_sections/19e5a3608114__9-5-5-pll-description.md",
              "children": [
                {
                  "id": "75543088831b",
                  "title": "Figure 53. PLL block diagram",
                  "slug": "figure-53-pll-block-diagram",
                  "level": 4,
                  "start_page": 373,
                  "end_page": 375,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.5 PLL description > Figure 53. PLL block diagram",
                  "file": "10_sections/75543088831b__figure-53-pll-block-diagram.md",
                  "children": []
                },
                {
                  "id": "14b100426e11",
                  "title": "Figure 54. PLLs Initialization Flowchart",
                  "slug": "figure-54-plls-initialization-flowchart",
                  "level": 4,
                  "start_page": 376,
                  "end_page": 376,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.5 PLL description > Figure 54. PLLs Initialization Flowchart",
                  "file": "10_sections/14b100426e11__figure-54-plls-initialization-flowchart.md",
                  "children": []
                }
              ]
            },
            {
              "id": "51b2fd6460fb",
              "title": "9.5.6 System clock (sys_ck)",
              "slug": "9-5-6-system-clock-sys-ck",
              "level": 3,
              "start_page": 377,
              "end_page": 378,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.6 System clock (sys_ck)",
              "file": "10_sections/51b2fd6460fb__9-5-6-system-clock-sys-ck.md",
              "children": [
                {
                  "id": "6b2814157a8e",
                  "title": "Figure 55. Core and bus clock generation",
                  "slug": "figure-55-core-and-bus-clock-generation",
                  "level": 4,
                  "start_page": 378,
                  "end_page": 378,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.6 System clock (sys_ck) > Figure 55. Core and bus clock generation",
                  "file": "10_sections/6b2814157a8e__figure-55-core-and-bus-clock-generation.md",
                  "children": []
                },
                {
                  "id": "627c8123782d",
                  "title": "Table 59. Ratio between clock timer and pclk",
                  "slug": "table-59-ratio-between-clock-timer-and-pclk",
                  "level": 4,
                  "start_page": 379,
                  "end_page": 379,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.6 System clock (sys_ck) > Table 59. Ratio between clock timer and pclk",
                  "file": "10_sections/627c8123782d__table-59-ratio-between-clock-timer-and-pclk.md",
                  "children": []
                }
              ]
            },
            {
              "id": "fd6265cd75b5",
              "title": "9.5.7 Handling clock generators in Stop and Standby mode",
              "slug": "9-5-7-handling-clock-generators-in-stop-and-standby-mode",
              "level": 3,
              "start_page": 379,
              "end_page": 380,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.7 Handling clock generators in Stop and Standby mode",
              "file": "10_sections/fd6265cd75b5__9-5-7-handling-clock-generators-in-stop-and-standby-mode.md",
              "children": [
                {
                  "id": "ac6f83003f1c",
                  "title": "Table 60. STOPWUCK and STOPKERWUCK description",
                  "slug": "table-60-stopwuck-and-stopkerwuck-description",
                  "level": 4,
                  "start_page": 380,
                  "end_page": 380,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.7 Handling clock generators in Stop and Standby mode > Table 60. STOPWUCK and STOPKERWUCK description",
                  "file": "10_sections/ac6f83003f1c__table-60-stopwuck-and-stopkerwuck-description.md",
                  "children": []
                },
                {
                  "id": "50a0d5ed2f60",
                  "title": "Table 61. HSIKERON and CSIKERON behavior",
                  "slug": "table-61-hsikeron-and-csikeron-behavior",
                  "level": 4,
                  "start_page": 380,
                  "end_page": 380,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.7 Handling clock generators in Stop and Standby mode > Table 61. HSIKERON and CSIKERON behavior",
                  "file": "10_sections/50a0d5ed2f60__table-61-hsikeron-and-csikeron-behavior.md",
                  "children": []
                }
              ]
            },
            {
              "id": "de3b39836ca9",
              "title": "9.5.8 Kernel clock selection",
              "slug": "9-5-8-kernel-clock-selection",
              "level": 3,
              "start_page": 381,
              "end_page": 394,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.8 Kernel clock selection",
              "file": "10_sections/de3b39836ca9__9-5-8-kernel-clock-selection.md",
              "children": [
                {
                  "id": "704f5052ddcd",
                  "title": "Table 62. Kernel clock distribution overview (continued)",
                  "slug": "table-62-kernel-clock-distribution-overview-continued",
                  "level": 4,
                  "start_page": 382,
                  "end_page": 384,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.8 Kernel clock selection > Table 62. Kernel clock distribution overview (continued)",
                  "file": "10_sections/704f5052ddcd__table-62-kernel-clock-distribution-overview-continued.md",
                  "children": []
                },
                {
                  "id": "c83c71432313",
                  "title": "Figure 56. Kernel clock distribution for SAIs and DFSDM1",
                  "slug": "figure-56-kernel-clock-distribution-for-sais-and-dfsdm1",
                  "level": 4,
                  "start_page": 385,
                  "end_page": 385,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.8 Kernel clock selection > Figure 56. Kernel clock distribution for SAIs and DFSDM1",
                  "file": "10_sections/c83c71432313__figure-56-kernel-clock-distribution-for-sais-and-dfsdm1.md",
                  "children": []
                },
                {
                  "id": "8105c62e8e2e",
                  "title": "Figure 57. Kernel clock distribution for SPIs and SPI/I2S",
                  "slug": "figure-57-kernel-clock-distribution-for-spis-and-spi-i2s",
                  "level": 4,
                  "start_page": 386,
                  "end_page": 386,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.8 Kernel clock selection > Figure 57. Kernel clock distribution for SPIs and SPI/I2S",
                  "file": "10_sections/8105c62e8e2e__figure-57-kernel-clock-distribution-for-spis-and-spi-i2s.md",
                  "children": []
                },
                {
                  "id": "95272806e4cd",
                  "title": "Figure 58. Kernel clock distribution for I2Cs",
                  "slug": "figure-58-kernel-clock-distribution-for-i2cs",
                  "level": 4,
                  "start_page": 387,
                  "end_page": 387,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.8 Kernel clock selection > Figure 58. Kernel clock distribution for I2Cs",
                  "file": "10_sections/95272806e4cd__figure-58-kernel-clock-distribution-for-i2cs.md",
                  "children": []
                },
                {
                  "id": "4e0b78bcfcfa",
                  "title": "Figure 59. Kernel clock distribution for UARTs, USARTs and LPUART1",
                  "slug": "figure-59-kernel-clock-distribution-for-uarts-usarts-and-lpuart1",
                  "level": 4,
                  "start_page": 387,
                  "end_page": 387,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.8 Kernel clock selection > Figure 59. Kernel clock distribution for UARTs, USARTs and LPUART1",
                  "file": "10_sections/4e0b78bcfcfa__figure-59-kernel-clock-distribution-for-uarts-usarts-and-lpuart1.md",
                  "children": []
                },
                {
                  "id": "0301b7f52214",
                  "title": "Figure 60. Kernel clock distribution for DSI and LTDC",
                  "slug": "figure-60-kernel-clock-distribution-for-dsi-and-ltdc",
                  "level": 4,
                  "start_page": 388,
                  "end_page": 388,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.8 Kernel clock selection > Figure 60. Kernel clock distribution for DSI and LTDC",
                  "file": "10_sections/0301b7f52214__figure-60-kernel-clock-distribution-for-dsi-and-ltdc.md",
                  "children": []
                },
                {
                  "id": "3a3d6bdffa4c",
                  "title": "Figure 61. Kernel clock distribution for SDMMC, QUADSPI and FMC",
                  "slug": "figure-61-kernel-clock-distribution-for-sdmmc-quadspi-and-fmc",
                  "level": 4,
                  "start_page": 388,
                  "end_page": 388,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.8 Kernel clock selection > Figure 61. Kernel clock distribution for SDMMC, QUADSPI and FMC",
                  "file": "10_sections/3a3d6bdffa4c__figure-61-kernel-clock-distribution-for-sdmmc-quadspi-and-fmc.md",
                  "children": []
                },
                {
                  "id": "d0c2dc83bb58",
                  "title": "Figure 62. Kernel clock distribution For USB (2)",
                  "slug": "figure-62-kernel-clock-distribution-for-usb-2",
                  "level": 4,
                  "start_page": 389,
                  "end_page": 389,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.8 Kernel clock selection > Figure 62. Kernel clock distribution For USB (2)",
                  "file": "10_sections/d0c2dc83bb58__figure-62-kernel-clock-distribution-for-usb-2.md",
                  "children": []
                },
                {
                  "id": "2b56bb01bc6f",
                  "title": "Figure 63. Kernel clock distribution for Ethernet",
                  "slug": "figure-63-kernel-clock-distribution-for-ethernet",
                  "level": 4,
                  "start_page": 390,
                  "end_page": 390,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.8 Kernel clock selection > Figure 63. Kernel clock distribution for Ethernet",
                  "file": "10_sections/2b56bb01bc6f__figure-63-kernel-clock-distribution-for-ethernet.md",
                  "children": []
                },
                {
                  "id": "c8b395cb4c21",
                  "title": "Figure 64. Kernel clock distribution For ADCs, SWPMI, RNG and FDCAN (2)",
                  "slug": "figure-64-kernel-clock-distribution-for-adcs-swpmi-rng-and-fdcan-2",
                  "level": 4,
                  "start_page": 391,
                  "end_page": 391,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.8 Kernel clock selection > Figure 64. Kernel clock distribution For ADCs, SWPMI, RNG and FDCAN (2)",
                  "file": "10_sections/c8b395cb4c21__figure-64-kernel-clock-distribution-for-adcs-swpmi-rng-and-fdcan-2.md",
                  "children": []
                },
                {
                  "id": "0fec0a5ec2b9",
                  "title": "Figure 65. Kernel clock distribution for LPTIMs and HDMI-CEC (2)",
                  "slug": "figure-65-kernel-clock-distribution-for-lptims-and-hdmi-cec-2",
                  "level": 4,
                  "start_page": 392,
                  "end_page": 394,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.8 Kernel clock selection > Figure 65. Kernel clock distribution for LPTIMs and HDMI-CEC (2)",
                  "file": "10_sections/0fec0a5ec2b9__figure-65-kernel-clock-distribution-for-lptims-and-hdmi-cec-2.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4a43e4376aa0",
              "title": "9.5.9 General clock concept overview",
              "slug": "9-5-9-general-clock-concept-overview",
              "level": 3,
              "start_page": 395,
              "end_page": 399,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.9 General clock concept overview",
              "file": "10_sections/4a43e4376aa0__9-5-9-general-clock-concept-overview.md",
              "children": [
                {
                  "id": "8ff24aad140a",
                  "title": "Figure 66. Peripheral allocation example",
                  "slug": "figure-66-peripheral-allocation-example",
                  "level": 4,
                  "start_page": 396,
                  "end_page": 398,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.9 General clock concept overview > Figure 66. Peripheral allocation example",
                  "file": "10_sections/8ff24aad140a__figure-66-peripheral-allocation-example.md",
                  "children": []
                },
                {
                  "id": "b6f3b28785fd",
                  "title": "Table 63. System states overview",
                  "slug": "table-63-system-states-overview",
                  "level": 4,
                  "start_page": 399,
                  "end_page": 399,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.9 General clock concept overview > Table 63. System states overview",
                  "file": "10_sections/b6f3b28785fd__table-63-system-states-overview.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c0fa92137fc4",
              "title": "9.5.10 Peripheral allocation",
              "slug": "9-5-10-peripheral-allocation",
              "level": 3,
              "start_page": 400,
              "end_page": 402,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.10 Peripheral allocation",
              "file": "10_sections/c0fa92137fc4__9-5-10-peripheral-allocation.md",
              "children": [
                {
                  "id": "d8781fd5172a",
                  "title": "Figure 67. Kernel Clock switching",
                  "slug": "figure-67-kernel-clock-switching",
                  "level": 4,
                  "start_page": 401,
                  "end_page": 402,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.10 Peripheral allocation > Figure 67. Kernel Clock switching",
                  "file": "10_sections/d8781fd5172a__figure-67-kernel-clock-switching.md",
                  "children": []
                }
              ]
            },
            {
              "id": "bf7946994460",
              "title": "9.5.11 Peripheral clock gating control",
              "slug": "9-5-11-peripheral-clock-gating-control",
              "level": 3,
              "start_page": 403,
              "end_page": 408,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.11 Peripheral clock gating control",
              "file": "10_sections/bf7946994460__9-5-11-peripheral-clock-gating-control.md",
              "children": [
                {
                  "id": "0fdd550760e5",
                  "title": "Figure 68. Peripheral kernel clock enable logic details",
                  "slug": "figure-68-peripheral-kernel-clock-enable-logic-details",
                  "level": 4,
                  "start_page": 404,
                  "end_page": 404,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.11 Peripheral clock gating control > Figure 68. Peripheral kernel clock enable logic details",
                  "file": "10_sections/0fdd550760e5__figure-68-peripheral-kernel-clock-enable-logic-details.md",
                  "children": []
                },
                {
                  "id": "cf6635c598d1",
                  "title": "Table 64. Peripheral clock enabling for D1 and D2 peripherals",
                  "slug": "table-64-peripheral-clock-enabling-for-d1-and-d2-peripherals",
                  "level": 4,
                  "start_page": 405,
                  "end_page": 405,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.11 Peripheral clock gating control > Table 64. Peripheral clock enabling for D1 and D2 peripherals",
                  "file": "10_sections/cf6635c598d1__table-64-peripheral-clock-enabling-for-d1-and-d2-peripherals.md",
                  "children": []
                },
                {
                  "id": "2359b2b872e2",
                  "title": "Table 65. Peripheral clock enabling for D3 peripherals",
                  "slug": "table-65-peripheral-clock-enabling-for-d3-peripherals",
                  "level": 4,
                  "start_page": 406,
                  "end_page": 408,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.11 Peripheral clock gating control > Table 65. Peripheral clock enabling for D3 peripherals",
                  "file": "10_sections/2359b2b872e2__table-65-peripheral-clock-enabling-for-d3-peripherals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "09101abdbac8",
              "title": "9.5.12 CPU and bus matrix clock gating control",
              "slug": "9-5-12-cpu-and-bus-matrix-clock-gating-control",
              "level": 3,
              "start_page": 409,
              "end_page": 412,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.12 CPU and bus matrix clock gating control",
              "file": "10_sections/09101abdbac8__9-5-12-cpu-and-bus-matrix-clock-gating-control.md",
              "children": [
                {
                  "id": "e31b63d16aa3",
                  "title": "Table 66. Domain bus clock enabling for D1 peripherals",
                  "slug": "table-66-domain-bus-clock-enabling-for-d1-peripherals",
                  "level": 4,
                  "start_page": 409,
                  "end_page": 409,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.12 CPU and bus matrix clock gating control > Table 66. Domain bus clock enabling for D1 peripherals",
                  "file": "10_sections/e31b63d16aa3__table-66-domain-bus-clock-enabling-for-d1-peripherals.md",
                  "children": []
                },
                {
                  "id": "c40cde237321",
                  "title": "Table 67. Domain bus clock enabling for D3 peripherals",
                  "slug": "table-67-domain-bus-clock-enabling-for-d3-peripherals",
                  "level": 4,
                  "start_page": 410,
                  "end_page": 410,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.12 CPU and bus matrix clock gating control > Table 67. Domain bus clock enabling for D3 peripherals",
                  "file": "10_sections/c40cde237321__table-67-domain-bus-clock-enabling-for-d3-peripherals.md",
                  "children": []
                },
                {
                  "id": "89448df54720",
                  "title": "Figure 69. Bus clock enable logic",
                  "slug": "figure-69-bus-clock-enable-logic",
                  "level": 4,
                  "start_page": 411,
                  "end_page": 412,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.5 RCC clock block functional description > 9.5.12 CPU and bus matrix clock gating control > Figure 69. Bus clock enable logic",
                  "file": "10_sections/89448df54720__figure-69-bus-clock-enable-logic.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "fcf82015ac35",
          "title": "9.6 RCC Interrupts",
          "slug": "9-6-rcc-interrupts",
          "level": 2,
          "start_page": 413,
          "end_page": 413,
          "breadcrumb": "9 Reset and Clock Control (RCC) > 9.6 RCC Interrupts",
          "file": "10_sections/fcf82015ac35__9-6-rcc-interrupts.md",
          "children": [
            {
              "id": "87bbd4f72e78",
              "title": "Table 68. Interrupt sources and control",
              "slug": "table-68-interrupt-sources-and-control",
              "level": 3,
              "start_page": 413,
              "end_page": 413,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.6 RCC Interrupts > Table 68. Interrupt sources and control",
              "file": "10_sections/87bbd4f72e78__table-68-interrupt-sources-and-control.md",
              "children": []
            }
          ]
        },
        {
          "id": "78aba92d55d8",
          "title": "9.7 RCC registers",
          "slug": "9-7-rcc-registers",
          "level": 2,
          "start_page": 414,
          "end_page": 529,
          "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers",
          "file": "10_sections/78aba92d55d8__9-7-rcc-registers.md",
          "children": [
            {
              "id": "db845e9e65d0",
              "title": "9.7.1 Register mapping overview",
              "slug": "9-7-1-register-mapping-overview",
              "level": 3,
              "start_page": 414,
              "end_page": 414,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.1 Register mapping overview",
              "file": "10_sections/db845e9e65d0__9-7-1-register-mapping-overview.md",
              "children": [
                {
                  "id": "e2c02b1623e5",
                  "title": "Figure 70. RCC mapping overview",
                  "slug": "figure-70-rcc-mapping-overview",
                  "level": 4,
                  "start_page": 414,
                  "end_page": 414,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.1 Register mapping overview > Figure 70. RCC mapping overview",
                  "file": "10_sections/e2c02b1623e5__figure-70-rcc-mapping-overview.md",
                  "children": []
                }
              ]
            },
            {
              "id": "da81a20912f6",
              "title": "9.7.2 RCC source control register (RCC_CR)",
              "slug": "9-7-2-rcc-source-control-register-rcc-cr",
              "level": 3,
              "start_page": 415,
              "end_page": 418,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.2 RCC source control register (RCC_CR)",
              "file": "10_sections/da81a20912f6__9-7-2-rcc-source-control-register-rcc-cr.md",
              "children": []
            },
            {
              "id": "eecc363b6718",
              "title": "9.7.3 RCC HSI configuration register (RCC_HSICFGR)",
              "slug": "9-7-3-rcc-hsi-configuration-register-rcc-hsicfgr",
              "level": 3,
              "start_page": 419,
              "end_page": 419,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.3 RCC HSI configuration register (RCC_HSICFGR)",
              "file": "10_sections/eecc363b6718__9-7-3-rcc-hsi-configuration-register-rcc-hsicfgr.md",
              "children": []
            },
            {
              "id": "3fbafbf12e2b",
              "title": "9.7.4 RCC clock recovery RC register (RCC_CRRCR)",
              "slug": "9-7-4-rcc-clock-recovery-rc-register-rcc-crrcr",
              "level": 3,
              "start_page": 420,
              "end_page": 420,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.4 RCC clock recovery RC register (RCC_CRRCR)",
              "file": "10_sections/3fbafbf12e2b__9-7-4-rcc-clock-recovery-rc-register-rcc-crrcr.md",
              "children": []
            },
            {
              "id": "e01097765729",
              "title": "9.7.5 RCC CSI configuration register (RCC_CSICFGR)",
              "slug": "9-7-5-rcc-csi-configuration-register-rcc-csicfgr",
              "level": 3,
              "start_page": 421,
              "end_page": 421,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.5 RCC CSI configuration register (RCC_CSICFGR)",
              "file": "10_sections/e01097765729__9-7-5-rcc-csi-configuration-register-rcc-csicfgr.md",
              "children": []
            },
            {
              "id": "1bba51e5fddc",
              "title": "9.7.6 RCC clock configuration register (RCC_CFGR)",
              "slug": "9-7-6-rcc-clock-configuration-register-rcc-cfgr",
              "level": 3,
              "start_page": 422,
              "end_page": 424,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.6 RCC clock configuration register (RCC_CFGR)",
              "file": "10_sections/1bba51e5fddc__9-7-6-rcc-clock-configuration-register-rcc-cfgr.md",
              "children": []
            },
            {
              "id": "265f0babf0a7",
              "title": "9.7.7 RCC domain 1 clock configuration register (RCC_D1CFGR)",
              "slug": "9-7-7-rcc-domain-1-clock-configuration-register-rcc-d1cfgr",
              "level": 3,
              "start_page": 425,
              "end_page": 426,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.7 RCC domain 1 clock configuration register (RCC_D1CFGR)",
              "file": "10_sections/265f0babf0a7__9-7-7-rcc-domain-1-clock-configuration-register-rcc-d1cfgr.md",
              "children": []
            },
            {
              "id": "11b531844a67",
              "title": "9.7.8 RCC domain 2 clock configuration register (RCC_D2CFGR)",
              "slug": "9-7-8-rcc-domain-2-clock-configuration-register-rcc-d2cfgr",
              "level": 3,
              "start_page": 427,
              "end_page": 427,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.8 RCC domain 2 clock configuration register (RCC_D2CFGR)",
              "file": "10_sections/11b531844a67__9-7-8-rcc-domain-2-clock-configuration-register-rcc-d2cfgr.md",
              "children": []
            },
            {
              "id": "c3fe34c3ab8d",
              "title": "9.7.9 RCC domain 3 clock configuration register (RCC_D3CFGR)",
              "slug": "9-7-9-rcc-domain-3-clock-configuration-register-rcc-d3cfgr",
              "level": 3,
              "start_page": 428,
              "end_page": 428,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.9 RCC domain 3 clock configuration register (RCC_D3CFGR)",
              "file": "10_sections/c3fe34c3ab8d__9-7-9-rcc-domain-3-clock-configuration-register-rcc-d3cfgr.md",
              "children": []
            },
            {
              "id": "bb0a4bde4789",
              "title": "9.7.10 RCC PLLs clock source selection register (RCC_PLLCKSELR)",
              "slug": "9-7-10-rcc-plls-clock-source-selection-register-rcc-pllckselr",
              "level": 3,
              "start_page": 429,
              "end_page": 430,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.10 RCC PLLs clock source selection register (RCC_PLLCKSELR)",
              "file": "10_sections/bb0a4bde4789__9-7-10-rcc-plls-clock-source-selection-register-rcc-pllckselr.md",
              "children": []
            },
            {
              "id": "d1d61c42e803",
              "title": "9.7.11 RCC PLL configuration register (RCC_PLLCFGR)",
              "slug": "9-7-11-rcc-pll-configuration-register-rcc-pllcfgr",
              "level": 3,
              "start_page": 431,
              "end_page": 433,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.11 RCC PLL configuration register (RCC_PLLCFGR)",
              "file": "10_sections/d1d61c42e803__9-7-11-rcc-pll-configuration-register-rcc-pllcfgr.md",
              "children": []
            },
            {
              "id": "087c7ba2f6c0",
              "title": "9.7.12 RCC PLL1 dividers configuration register (RCC_PLL1DIVR)",
              "slug": "9-7-12-rcc-pll1-dividers-configuration-register-rcc-pll1divr",
              "level": 3,
              "start_page": 434,
              "end_page": 435,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.12 RCC PLL1 dividers configuration register (RCC_PLL1DIVR)",
              "file": "10_sections/087c7ba2f6c0__9-7-12-rcc-pll1-dividers-configuration-register-rcc-pll1divr.md",
              "children": []
            },
            {
              "id": "bdbf0c2c6dac",
              "title": "9.7.13 RCC PLL1 fractional divider register (RCC_PLL1FRACR)",
              "slug": "9-7-13-rcc-pll1-fractional-divider-register-rcc-pll1fracr",
              "level": 3,
              "start_page": 436,
              "end_page": 436,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.13 RCC PLL1 fractional divider register (RCC_PLL1FRACR)",
              "file": "10_sections/bdbf0c2c6dac__9-7-13-rcc-pll1-fractional-divider-register-rcc-pll1fracr.md",
              "children": []
            },
            {
              "id": "39d3d715f345",
              "title": "9.7.14 RCC PLL2 dividers configuration register (RCC_PLL2DIVR)",
              "slug": "9-7-14-rcc-pll2-dividers-configuration-register-rcc-pll2divr",
              "level": 3,
              "start_page": 437,
              "end_page": 438,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.14 RCC PLL2 dividers configuration register (RCC_PLL2DIVR)",
              "file": "10_sections/39d3d715f345__9-7-14-rcc-pll2-dividers-configuration-register-rcc-pll2divr.md",
              "children": []
            },
            {
              "id": "79d960a75f09",
              "title": "9.7.15 RCC PLL2 fractional divider register (RCC_PLL2FRACR)",
              "slug": "9-7-15-rcc-pll2-fractional-divider-register-rcc-pll2fracr",
              "level": 3,
              "start_page": 439,
              "end_page": 439,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.15 RCC PLL2 fractional divider register (RCC_PLL2FRACR)",
              "file": "10_sections/79d960a75f09__9-7-15-rcc-pll2-fractional-divider-register-rcc-pll2fracr.md",
              "children": []
            },
            {
              "id": "88a7ce125c26",
              "title": "9.7.16 RCC PLL3 dividers configuration register (RCC_PLL3DIVR)",
              "slug": "9-7-16-rcc-pll3-dividers-configuration-register-rcc-pll3divr",
              "level": 3,
              "start_page": 440,
              "end_page": 441,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.16 RCC PLL3 dividers configuration register (RCC_PLL3DIVR)",
              "file": "10_sections/88a7ce125c26__9-7-16-rcc-pll3-dividers-configuration-register-rcc-pll3divr.md",
              "children": []
            },
            {
              "id": "b8ae6aaee5ac",
              "title": "9.7.17 RCC PLL3 fractional divider register (RCC_PLL3FRACR)",
              "slug": "9-7-17-rcc-pll3-fractional-divider-register-rcc-pll3fracr",
              "level": 3,
              "start_page": 442,
              "end_page": 442,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.17 RCC PLL3 fractional divider register (RCC_PLL3FRACR)",
              "file": "10_sections/b8ae6aaee5ac__9-7-17-rcc-pll3-fractional-divider-register-rcc-pll3fracr.md",
              "children": []
            },
            {
              "id": "4d333ea29c3b",
              "title": "9.7.18 RCC domain 1 kernel clock configuration register (RCC_D1CCIPR)",
              "slug": "9-7-18-rcc-domain-1-kernel-clock-configuration-register-rcc-d1ccipr",
              "level": 3,
              "start_page": 443,
              "end_page": 443,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.18 RCC domain 1 kernel clock configuration register (RCC_D1CCIPR)",
              "file": "10_sections/4d333ea29c3b__9-7-18-rcc-domain-1-kernel-clock-configuration-register-rcc-d1ccipr.md",
              "children": []
            },
            {
              "id": "487ec8c865d0",
              "title": "9.7.19 RCC domain 2 kernel clock configuration register (RCC_D2CCIP1R)",
              "slug": "9-7-19-rcc-domain-2-kernel-clock-configuration-register-rcc-d2ccip1r",
              "level": 3,
              "start_page": 444,
              "end_page": 446,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.19 RCC domain 2 kernel clock configuration register (RCC_D2CCIP1R)",
              "file": "10_sections/487ec8c865d0__9-7-19-rcc-domain-2-kernel-clock-configuration-register-rcc-d2ccip1r.md",
              "children": []
            },
            {
              "id": "94a2854cff9f",
              "title": "9.7.20 RCC domain 2 kernel clock configuration register (RCC_D2CCIP2R)",
              "slug": "9-7-20-rcc-domain-2-kernel-clock-configuration-register-rcc-d2ccip2r",
              "level": 3,
              "start_page": 447,
              "end_page": 448,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.20 RCC domain 2 kernel clock configuration register (RCC_D2CCIP2R)",
              "file": "10_sections/94a2854cff9f__9-7-20-rcc-domain-2-kernel-clock-configuration-register-rcc-d2ccip2r.md",
              "children": []
            },
            {
              "id": "0bc50b1f6657",
              "title": "9.7.21 RCC domain 3 kernel clock configuration register (RCC_D3CCIPR)",
              "slug": "9-7-21-rcc-domain-3-kernel-clock-configuration-register-rcc-d3ccipr",
              "level": 3,
              "start_page": 449,
              "end_page": 451,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.21 RCC domain 3 kernel clock configuration register (RCC_D3CCIPR)",
              "file": "10_sections/0bc50b1f6657__9-7-21-rcc-domain-3-kernel-clock-configuration-register-rcc-d3ccipr.md",
              "children": []
            },
            {
              "id": "a27075614a93",
              "title": "9.7.22 RCC clock source interrupt enable register (RCC_CIER)",
              "slug": "9-7-22-rcc-clock-source-interrupt-enable-register-rcc-cier",
              "level": 3,
              "start_page": 452,
              "end_page": 453,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.22 RCC clock source interrupt enable register (RCC_CIER)",
              "file": "10_sections/a27075614a93__9-7-22-rcc-clock-source-interrupt-enable-register-rcc-cier.md",
              "children": []
            },
            {
              "id": "3c0210038e80",
              "title": "9.7.23 RCC clock source interrupt flag register (RCC_CIFR)",
              "slug": "9-7-23-rcc-clock-source-interrupt-flag-register-rcc-cifr",
              "level": 3,
              "start_page": 454,
              "end_page": 455,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.23 RCC clock source interrupt flag register (RCC_CIFR)",
              "file": "10_sections/3c0210038e80__9-7-23-rcc-clock-source-interrupt-flag-register-rcc-cifr.md",
              "children": []
            },
            {
              "id": "c305d302cf77",
              "title": "9.7.24 RCC clock source interrupt clear register (RCC_CICR)",
              "slug": "9-7-24-rcc-clock-source-interrupt-clear-register-rcc-cicr",
              "level": 3,
              "start_page": 456,
              "end_page": 457,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.24 RCC clock source interrupt clear register (RCC_CICR)",
              "file": "10_sections/c305d302cf77__9-7-24-rcc-clock-source-interrupt-clear-register-rcc-cicr.md",
              "children": []
            },
            {
              "id": "5fbdf0adec6c",
              "title": "9.7.25 RCC Backup domain control register (RCC_BDCR)",
              "slug": "9-7-25-rcc-backup-domain-control-register-rcc-bdcr",
              "level": 3,
              "start_page": 458,
              "end_page": 459,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.25 RCC Backup domain control register (RCC_BDCR)",
              "file": "10_sections/5fbdf0adec6c__9-7-25-rcc-backup-domain-control-register-rcc-bdcr.md",
              "children": []
            },
            {
              "id": "64099d0e2cbf",
              "title": "9.7.26 RCC clock control and status register (RCC_CSR)",
              "slug": "9-7-26-rcc-clock-control-and-status-register-rcc-csr",
              "level": 3,
              "start_page": 460,
              "end_page": 460,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.26 RCC clock control and status register (RCC_CSR)",
              "file": "10_sections/64099d0e2cbf__9-7-26-rcc-clock-control-and-status-register-rcc-csr.md",
              "children": []
            },
            {
              "id": "08e9224f5b61",
              "title": "9.7.27 RCC AHB3 reset register (RCC_AHB3RSTR)",
              "slug": "9-7-27-rcc-ahb3-reset-register-rcc-ahb3rstr",
              "level": 3,
              "start_page": 461,
              "end_page": 462,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.27 RCC AHB3 reset register (RCC_AHB3RSTR)",
              "file": "10_sections/08e9224f5b61__9-7-27-rcc-ahb3-reset-register-rcc-ahb3rstr.md",
              "children": []
            },
            {
              "id": "a6d0e2229409",
              "title": "9.7.28 RCC AHB1 peripheral reset register(RCC_AHB1RSTR)",
              "slug": "9-7-28-rcc-ahb1-peripheral-reset-register-rcc-ahb1rstr",
              "level": 3,
              "start_page": 463,
              "end_page": 464,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.28 RCC AHB1 peripheral reset register(RCC_AHB1RSTR)",
              "file": "10_sections/a6d0e2229409__9-7-28-rcc-ahb1-peripheral-reset-register-rcc-ahb1rstr.md",
              "children": []
            },
            {
              "id": "a8e03d3c88cd",
              "title": "9.7.29 RCC AHB2 peripheral reset register (RCC_AHB2RSTR)",
              "slug": "9-7-29-rcc-ahb2-peripheral-reset-register-rcc-ahb2rstr",
              "level": 3,
              "start_page": 465,
              "end_page": 465,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.29 RCC AHB2 peripheral reset register (RCC_AHB2RSTR)",
              "file": "10_sections/a8e03d3c88cd__9-7-29-rcc-ahb2-peripheral-reset-register-rcc-ahb2rstr.md",
              "children": []
            },
            {
              "id": "5b9d920fcd43",
              "title": "9.7.30 RCC AHB4 peripheral reset register (RCC_AHB4RSTR)",
              "slug": "9-7-30-rcc-ahb4-peripheral-reset-register-rcc-ahb4rstr",
              "level": 3,
              "start_page": 466,
              "end_page": 467,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.30 RCC AHB4 peripheral reset register (RCC_AHB4RSTR)",
              "file": "10_sections/5b9d920fcd43__9-7-30-rcc-ahb4-peripheral-reset-register-rcc-ahb4rstr.md",
              "children": []
            },
            {
              "id": "720e524513b5",
              "title": "9.7.31 RCC APB3 peripheral reset register (RCC_APB3RSTR)",
              "slug": "9-7-31-rcc-apb3-peripheral-reset-register-rcc-apb3rstr",
              "level": 3,
              "start_page": 468,
              "end_page": 468,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.31 RCC APB3 peripheral reset register (RCC_APB3RSTR)",
              "file": "10_sections/720e524513b5__9-7-31-rcc-apb3-peripheral-reset-register-rcc-apb3rstr.md",
              "children": []
            },
            {
              "id": "cc5e0b607baf",
              "title": "9.7.32 RCC APB1 peripheral reset register (RCC_APB1LRSTR)",
              "slug": "9-7-32-rcc-apb1-peripheral-reset-register-rcc-apb1lrstr",
              "level": 3,
              "start_page": 469,
              "end_page": 471,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.32 RCC APB1 peripheral reset register (RCC_APB1LRSTR)",
              "file": "10_sections/cc5e0b607baf__9-7-32-rcc-apb1-peripheral-reset-register-rcc-apb1lrstr.md",
              "children": []
            },
            {
              "id": "b7dc301a1ac2",
              "title": "9.7.33 RCC APB1 peripheral reset register (RCC_APB1HRSTR)",
              "slug": "9-7-33-rcc-apb1-peripheral-reset-register-rcc-apb1hrstr",
              "level": 3,
              "start_page": 472,
              "end_page": 472,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.33 RCC APB1 peripheral reset register (RCC_APB1HRSTR)",
              "file": "10_sections/b7dc301a1ac2__9-7-33-rcc-apb1-peripheral-reset-register-rcc-apb1hrstr.md",
              "children": []
            },
            {
              "id": "28e64118fd7a",
              "title": "9.7.34 RCC APB2 peripheral reset register (RCC_APB2RSTR)",
              "slug": "9-7-34-rcc-apb2-peripheral-reset-register-rcc-apb2rstr",
              "level": 3,
              "start_page": 473,
              "end_page": 474,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.34 RCC APB2 peripheral reset register (RCC_APB2RSTR)",
              "file": "10_sections/28e64118fd7a__9-7-34-rcc-apb2-peripheral-reset-register-rcc-apb2rstr.md",
              "children": []
            },
            {
              "id": "702b8e4e3889",
              "title": "9.7.35 RCC APB4 peripheral reset register (RCC_APB4RSTR)",
              "slug": "9-7-35-rcc-apb4-peripheral-reset-register-rcc-apb4rstr",
              "level": 3,
              "start_page": 475,
              "end_page": 476,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.35 RCC APB4 peripheral reset register (RCC_APB4RSTR)",
              "file": "10_sections/702b8e4e3889__9-7-35-rcc-apb4-peripheral-reset-register-rcc-apb4rstr.md",
              "children": []
            },
            {
              "id": "39361851fe58",
              "title": "9.7.36 RCC global control register (RCC_GCR)",
              "slug": "9-7-36-rcc-global-control-register-rcc-gcr",
              "level": 3,
              "start_page": 477,
              "end_page": 477,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.36 RCC global control register (RCC_GCR)",
              "file": "10_sections/39361851fe58__9-7-36-rcc-global-control-register-rcc-gcr.md",
              "children": []
            },
            {
              "id": "6f0f7bc159e2",
              "title": "9.7.37 RCC D3 Autonomous mode register (RCC_D3AMR)",
              "slug": "9-7-37-rcc-d3-autonomous-mode-register-rcc-d3amr",
              "level": 3,
              "start_page": 478,
              "end_page": 480,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.37 RCC D3 Autonomous mode register (RCC_D3AMR)",
              "file": "10_sections/6f0f7bc159e2__9-7-37-rcc-d3-autonomous-mode-register-rcc-d3amr.md",
              "children": []
            },
            {
              "id": "3e83239b9675",
              "title": "9.7.38 RCC reset status register (RCC_RSR)",
              "slug": "9-7-38-rcc-reset-status-register-rcc-rsr",
              "level": 3,
              "start_page": 481,
              "end_page": 483,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.38 RCC reset status register (RCC_RSR)",
              "file": "10_sections/3e83239b9675__9-7-38-rcc-reset-status-register-rcc-rsr.md",
              "children": [
                {
                  "id": "01fec593ec89",
                  "title": "Table 69. RCC_RSR address offset and reset value",
                  "slug": "table-69-rcc-rsr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 481,
                  "end_page": 483,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.38 RCC reset status register (RCC_RSR) > Table 69. RCC_RSR address offset and reset value",
                  "file": "10_sections/01fec593ec89__table-69-rcc-rsr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2feb06e906a4",
              "title": "9.7.39 RCC AHB3 clock register (RCC_AHB3ENR)",
              "slug": "9-7-39-rcc-ahb3-clock-register-rcc-ahb3enr",
              "level": 3,
              "start_page": 484,
              "end_page": 486,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.39 RCC AHB3 clock register (RCC_AHB3ENR)",
              "file": "10_sections/2feb06e906a4__9-7-39-rcc-ahb3-clock-register-rcc-ahb3enr.md",
              "children": [
                {
                  "id": "ef5f80e231a1",
                  "title": "Table 70. RCC_AHB3ENR address offset and reset value",
                  "slug": "table-70-rcc-ahb3enr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 484,
                  "end_page": 486,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.39 RCC AHB3 clock register (RCC_AHB3ENR) > Table 70. RCC_AHB3ENR address offset and reset value",
                  "file": "10_sections/ef5f80e231a1__table-70-rcc-ahb3enr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "fb04848f3582",
              "title": "9.7.40 RCC AHB1 clock register (RCC_AHB1ENR)",
              "slug": "9-7-40-rcc-ahb1-clock-register-rcc-ahb1enr",
              "level": 3,
              "start_page": 487,
              "end_page": 488,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.40 RCC AHB1 clock register (RCC_AHB1ENR)",
              "file": "10_sections/fb04848f3582__9-7-40-rcc-ahb1-clock-register-rcc-ahb1enr.md",
              "children": [
                {
                  "id": "eaf133678f87",
                  "title": "Table 71. RCC_AHB1ENR address offset and reset value",
                  "slug": "table-71-rcc-ahb1enr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 487,
                  "end_page": 488,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.40 RCC AHB1 clock register (RCC_AHB1ENR) > Table 71. RCC_AHB1ENR address offset and reset value",
                  "file": "10_sections/eaf133678f87__table-71-rcc-ahb1enr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1be488d76570",
              "title": "9.7.41 RCC AHB2 clock register (RCC_AHB2ENR)",
              "slug": "9-7-41-rcc-ahb2-clock-register-rcc-ahb2enr",
              "level": 3,
              "start_page": 489,
              "end_page": 491,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.41 RCC AHB2 clock register (RCC_AHB2ENR)",
              "file": "10_sections/1be488d76570__9-7-41-rcc-ahb2-clock-register-rcc-ahb2enr.md",
              "children": [
                {
                  "id": "2433647ed69f",
                  "title": "Table 72. RCC_AHB2ENR address offset and reset value",
                  "slug": "table-72-rcc-ahb2enr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 489,
                  "end_page": 491,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.41 RCC AHB2 clock register (RCC_AHB2ENR) > Table 72. RCC_AHB2ENR address offset and reset value",
                  "file": "10_sections/2433647ed69f__table-72-rcc-ahb2enr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c5c32dafa428",
              "title": "9.7.42 RCC AHB4 clock register (RCC_AHB4ENR)",
              "slug": "9-7-42-rcc-ahb4-clock-register-rcc-ahb4enr",
              "level": 3,
              "start_page": 492,
              "end_page": 494,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.42 RCC AHB4 clock register (RCC_AHB4ENR)",
              "file": "10_sections/c5c32dafa428__9-7-42-rcc-ahb4-clock-register-rcc-ahb4enr.md",
              "children": [
                {
                  "id": "7606299f350b",
                  "title": "Table 73. RCC_AHB4ENR address offset and reset value",
                  "slug": "table-73-rcc-ahb4enr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 492,
                  "end_page": 494,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.42 RCC AHB4 clock register (RCC_AHB4ENR) > Table 73. RCC_AHB4ENR address offset and reset value",
                  "file": "10_sections/7606299f350b__table-73-rcc-ahb4enr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "42abc6103986",
              "title": "9.7.43 RCC APB3 clock register (RCC_APB3ENR)",
              "slug": "9-7-43-rcc-apb3-clock-register-rcc-apb3enr",
              "level": 3,
              "start_page": 495,
              "end_page": 495,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.43 RCC APB3 clock register (RCC_APB3ENR)",
              "file": "10_sections/42abc6103986__9-7-43-rcc-apb3-clock-register-rcc-apb3enr.md",
              "children": [
                {
                  "id": "2ef6bc4fe467",
                  "title": "Table 74. RCC_APB3ENR address offset and reset value",
                  "slug": "table-74-rcc-apb3enr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 495,
                  "end_page": 495,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.43 RCC APB3 clock register (RCC_APB3ENR) > Table 74. RCC_APB3ENR address offset and reset value",
                  "file": "10_sections/2ef6bc4fe467__table-74-rcc-apb3enr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6dfd07c9beeb",
              "title": "9.7.44 RCC APB1 clock register (RCC_APB1LENR)",
              "slug": "9-7-44-rcc-apb1-clock-register-rcc-apb1lenr",
              "level": 3,
              "start_page": 496,
              "end_page": 499,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.44 RCC APB1 clock register (RCC_APB1LENR)",
              "file": "10_sections/6dfd07c9beeb__9-7-44-rcc-apb1-clock-register-rcc-apb1lenr.md",
              "children": [
                {
                  "id": "c2d33be9e1e5",
                  "title": "Table 75. RCC_APB1ENR address offset and reset value",
                  "slug": "table-75-rcc-apb1enr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 496,
                  "end_page": 499,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.44 RCC APB1 clock register (RCC_APB1LENR) > Table 75. RCC_APB1ENR address offset and reset value",
                  "file": "10_sections/c2d33be9e1e5__table-75-rcc-apb1enr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "10045c8b5959",
              "title": "9.7.45 RCC APB1 clock register (RCC_APB1HENR)",
              "slug": "9-7-45-rcc-apb1-clock-register-rcc-apb1henr",
              "level": 3,
              "start_page": 500,
              "end_page": 501,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.45 RCC APB1 clock register (RCC_APB1HENR)",
              "file": "10_sections/10045c8b5959__9-7-45-rcc-apb1-clock-register-rcc-apb1henr.md",
              "children": [
                {
                  "id": "15a34c9cfa4c",
                  "title": "Table 76. RCC_APB1ENR address offset and reset value",
                  "slug": "table-76-rcc-apb1enr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 500,
                  "end_page": 501,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.45 RCC APB1 clock register (RCC_APB1HENR) > Table 76. RCC_APB1ENR address offset and reset value",
                  "file": "10_sections/15a34c9cfa4c__table-76-rcc-apb1enr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6348c769a4cc",
              "title": "9.7.46 RCC APB2 clock register (RCC_APB2ENR)",
              "slug": "9-7-46-rcc-apb2-clock-register-rcc-apb2enr",
              "level": 3,
              "start_page": 502,
              "end_page": 504,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.46 RCC APB2 clock register (RCC_APB2ENR)",
              "file": "10_sections/6348c769a4cc__9-7-46-rcc-apb2-clock-register-rcc-apb2enr.md",
              "children": [
                {
                  "id": "6a6218e290b8",
                  "title": "Table 77. RCC_APB2ENR address offset and reset value",
                  "slug": "table-77-rcc-apb2enr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 502,
                  "end_page": 504,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.46 RCC APB2 clock register (RCC_APB2ENR) > Table 77. RCC_APB2ENR address offset and reset value",
                  "file": "10_sections/6a6218e290b8__table-77-rcc-apb2enr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8731a719dff4",
              "title": "9.7.47 RCC APB4 clock register (RCC_APB4ENR)",
              "slug": "9-7-47-rcc-apb4-clock-register-rcc-apb4enr",
              "level": 3,
              "start_page": 505,
              "end_page": 507,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.47 RCC APB4 clock register (RCC_APB4ENR)",
              "file": "10_sections/8731a719dff4__9-7-47-rcc-apb4-clock-register-rcc-apb4enr.md",
              "children": [
                {
                  "id": "aa9cb5d1231d",
                  "title": "Table 78. RCC_APB4ENR address offset and reset value",
                  "slug": "table-78-rcc-apb4enr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 505,
                  "end_page": 507,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.47 RCC APB4 clock register (RCC_APB4ENR) > Table 78. RCC_APB4ENR address offset and reset value",
                  "file": "10_sections/aa9cb5d1231d__table-78-rcc-apb4enr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0e309b735ecd",
              "title": "9.7.48 RCC AHB3 Sleep clock register (RCC_AHB3LPENR)",
              "slug": "9-7-48-rcc-ahb3-sleep-clock-register-rcc-ahb3lpenr",
              "level": 3,
              "start_page": 508,
              "end_page": 509,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.48 RCC AHB3 Sleep clock register (RCC_AHB3LPENR)",
              "file": "10_sections/0e309b735ecd__9-7-48-rcc-ahb3-sleep-clock-register-rcc-ahb3lpenr.md",
              "children": [
                {
                  "id": "5980437d1522",
                  "title": "Table 79. RCC_AHB3LPENR address offset and reset value",
                  "slug": "table-79-rcc-ahb3lpenr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 508,
                  "end_page": 509,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.48 RCC AHB3 Sleep clock register (RCC_AHB3LPENR) > Table 79. RCC_AHB3LPENR address offset and reset value",
                  "file": "10_sections/5980437d1522__table-79-rcc-ahb3lpenr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d04659df3303",
              "title": "9.7.49 RCC AHB1 Sleep clock register (RCC_AHB1LPENR)",
              "slug": "9-7-49-rcc-ahb1-sleep-clock-register-rcc-ahb1lpenr",
              "level": 3,
              "start_page": 510,
              "end_page": 511,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.49 RCC AHB1 Sleep clock register (RCC_AHB1LPENR)",
              "file": "10_sections/d04659df3303__9-7-49-rcc-ahb1-sleep-clock-register-rcc-ahb1lpenr.md",
              "children": [
                {
                  "id": "2975c68fac34",
                  "title": "Table 80. RCC_AHB1LPENR address offset and reset value",
                  "slug": "table-80-rcc-ahb1lpenr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 510,
                  "end_page": 511,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.49 RCC AHB1 Sleep clock register (RCC_AHB1LPENR) > Table 80. RCC_AHB1LPENR address offset and reset value",
                  "file": "10_sections/2975c68fac34__table-80-rcc-ahb1lpenr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1106fd7582c6",
              "title": "9.7.50 RCC AHB2 Sleep clock register (RCC_AHB2LPENR)",
              "slug": "9-7-50-rcc-ahb2-sleep-clock-register-rcc-ahb2lpenr",
              "level": 3,
              "start_page": 512,
              "end_page": 513,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.50 RCC AHB2 Sleep clock register (RCC_AHB2LPENR)",
              "file": "10_sections/1106fd7582c6__9-7-50-rcc-ahb2-sleep-clock-register-rcc-ahb2lpenr.md",
              "children": [
                {
                  "id": "934eb29cf6ee",
                  "title": "Table 81. RCC_AHB2LPENR address offset and reset value",
                  "slug": "table-81-rcc-ahb2lpenr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 512,
                  "end_page": 513,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.50 RCC AHB2 Sleep clock register (RCC_AHB2LPENR) > Table 81. RCC_AHB2LPENR address offset and reset value",
                  "file": "10_sections/934eb29cf6ee__table-81-rcc-ahb2lpenr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "e64a57c1fa4a",
              "title": "9.7.51 RCC AHB4 Sleep clock register (RCC_AHB4LPENR)",
              "slug": "9-7-51-rcc-ahb4-sleep-clock-register-rcc-ahb4lpenr",
              "level": 3,
              "start_page": 514,
              "end_page": 516,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.51 RCC AHB4 Sleep clock register (RCC_AHB4LPENR)",
              "file": "10_sections/e64a57c1fa4a__9-7-51-rcc-ahb4-sleep-clock-register-rcc-ahb4lpenr.md",
              "children": [
                {
                  "id": "c4bafcdeff17",
                  "title": "Table 82. RCC_AHB4LPENR address offset and reset value",
                  "slug": "table-82-rcc-ahb4lpenr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 514,
                  "end_page": 516,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.51 RCC AHB4 Sleep clock register (RCC_AHB4LPENR) > Table 82. RCC_AHB4LPENR address offset and reset value",
                  "file": "10_sections/c4bafcdeff17__table-82-rcc-ahb4lpenr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f24260953232",
              "title": "9.7.52 RCC APB3 Sleep clock register (RCC_APB3LPENR)",
              "slug": "9-7-52-rcc-apb3-sleep-clock-register-rcc-apb3lpenr",
              "level": 3,
              "start_page": 517,
              "end_page": 517,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.52 RCC APB3 Sleep clock register (RCC_APB3LPENR)",
              "file": "10_sections/f24260953232__9-7-52-rcc-apb3-sleep-clock-register-rcc-apb3lpenr.md",
              "children": [
                {
                  "id": "c580f53ccdf5",
                  "title": "Table 83. RCC_APB3LPENR address offset and reset value",
                  "slug": "table-83-rcc-apb3lpenr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 517,
                  "end_page": 517,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.52 RCC APB3 Sleep clock register (RCC_APB3LPENR) > Table 83. RCC_APB3LPENR address offset and reset value",
                  "file": "10_sections/c580f53ccdf5__table-83-rcc-apb3lpenr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "21aa81096b4c",
              "title": "9.7.53 RCC APB1 Low Sleep clock register (RCC_APB1LLPENR)",
              "slug": "9-7-53-rcc-apb1-low-sleep-clock-register-rcc-apb1llpenr",
              "level": 3,
              "start_page": 518,
              "end_page": 521,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.53 RCC APB1 Low Sleep clock register (RCC_APB1LLPENR)",
              "file": "10_sections/21aa81096b4c__9-7-53-rcc-apb1-low-sleep-clock-register-rcc-apb1llpenr.md",
              "children": [
                {
                  "id": "e35d7bc8a8aa",
                  "title": "Table 84. RCC_APB1LLPENR address offset and reset value",
                  "slug": "table-84-rcc-apb1llpenr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 518,
                  "end_page": 521,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.53 RCC APB1 Low Sleep clock register (RCC_APB1LLPENR) > Table 84. RCC_APB1LLPENR address offset and reset value",
                  "file": "10_sections/e35d7bc8a8aa__table-84-rcc-apb1llpenr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c6130ae6eca1",
              "title": "9.7.54 RCC APB1 High Sleep clock register (RCC_APB1HLPENR)",
              "slug": "9-7-54-rcc-apb1-high-sleep-clock-register-rcc-apb1hlpenr",
              "level": 3,
              "start_page": 522,
              "end_page": 523,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.54 RCC APB1 High Sleep clock register (RCC_APB1HLPENR)",
              "file": "10_sections/c6130ae6eca1__9-7-54-rcc-apb1-high-sleep-clock-register-rcc-apb1hlpenr.md",
              "children": [
                {
                  "id": "738b574f5e77",
                  "title": "Table 85. RCC_APB1HLPENR address offset and reset value",
                  "slug": "table-85-rcc-apb1hlpenr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 522,
                  "end_page": 523,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.54 RCC APB1 High Sleep clock register (RCC_APB1HLPENR) > Table 85. RCC_APB1HLPENR address offset and reset value",
                  "file": "10_sections/738b574f5e77__table-85-rcc-apb1hlpenr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7e27bd119f3e",
              "title": "9.7.55 RCC APB2 Sleep clock register (RCC_APB2LPENR)",
              "slug": "9-7-55-rcc-apb2-sleep-clock-register-rcc-apb2lpenr",
              "level": 3,
              "start_page": 524,
              "end_page": 526,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.55 RCC APB2 Sleep clock register (RCC_APB2LPENR)",
              "file": "10_sections/7e27bd119f3e__9-7-55-rcc-apb2-sleep-clock-register-rcc-apb2lpenr.md",
              "children": [
                {
                  "id": "8799fc321258",
                  "title": "Table 86. RCC_APB2LPENR address offset and reset value",
                  "slug": "table-86-rcc-apb2lpenr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 524,
                  "end_page": 526,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.55 RCC APB2 Sleep clock register (RCC_APB2LPENR) > Table 86. RCC_APB2LPENR address offset and reset value",
                  "file": "10_sections/8799fc321258__table-86-rcc-apb2lpenr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            },
            {
              "id": "67537be4b9f8",
              "title": "9.7.56 RCC APB4 Sleep clock register (RCC_APB4LPENR)",
              "slug": "9-7-56-rcc-apb4-sleep-clock-register-rcc-apb4lpenr",
              "level": 3,
              "start_page": 527,
              "end_page": 529,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.56 RCC APB4 Sleep clock register (RCC_APB4LPENR)",
              "file": "10_sections/67537be4b9f8__9-7-56-rcc-apb4-sleep-clock-register-rcc-apb4lpenr.md",
              "children": [
                {
                  "id": "927843fb08be",
                  "title": "Table 87. RCC_APB4LPENR address offset and reset value",
                  "slug": "table-87-rcc-apb4lpenr-address-offset-and-reset-value",
                  "level": 4,
                  "start_page": 527,
                  "end_page": 529,
                  "breadcrumb": "9 Reset and Clock Control (RCC) > 9.7 RCC registers > 9.7.56 RCC APB4 Sleep clock register (RCC_APB4LPENR) > Table 87. RCC_APB4LPENR address offset and reset value",
                  "file": "10_sections/927843fb08be__table-87-rcc-apb4lpenr-address-offset-and-reset-value.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "35adefe22c25",
          "title": "9.8 RCC register map",
          "slug": "9-8-rcc-register-map",
          "level": 2,
          "start_page": 530,
          "end_page": 541,
          "breadcrumb": "9 Reset and Clock Control (RCC) > 9.8 RCC register map",
          "file": "10_sections/35adefe22c25__9-8-rcc-register-map.md",
          "children": [
            {
              "id": "f5c604a56a46",
              "title": "Table 88. RCC register map and reset values",
              "slug": "table-88-rcc-register-map-and-reset-values",
              "level": 3,
              "start_page": 530,
              "end_page": 541,
              "breadcrumb": "9 Reset and Clock Control (RCC) > 9.8 RCC register map > Table 88. RCC register map and reset values",
              "file": "10_sections/f5c604a56a46__table-88-rcc-register-map-and-reset-values.md",
              "children": []
            }
          ]
        }
      ]
    },
    {
      "id": "df7d5ff11c57",
      "title": "10 Clock recovery system (CRS)",
      "slug": "10-clock-recovery-system-crs",
      "level": 1,
      "start_page": 542,
      "end_page": 553,
      "breadcrumb": "10 Clock recovery system (CRS)",
      "file": "10_sections/df7d5ff11c57__10-clock-recovery-system-crs.md",
      "children": [
        {
          "id": "b46848fc4782",
          "title": "10.1 Introduction",
          "slug": "10-1-introduction",
          "level": 2,
          "start_page": 542,
          "end_page": 542,
          "breadcrumb": "10 Clock recovery system (CRS) > 10.1 Introduction",
          "file": "10_sections/b46848fc4782__10-1-introduction.md",
          "children": []
        },
        {
          "id": "072c2385c573",
          "title": "10.2 CRS main features",
          "slug": "10-2-crs-main-features",
          "level": 2,
          "start_page": 542,
          "end_page": 542,
          "breadcrumb": "10 Clock recovery system (CRS) > 10.2 CRS main features",
          "file": "10_sections/072c2385c573__10-2-crs-main-features.md",
          "children": []
        },
        {
          "id": "23d48bd076e3",
          "title": "10.3 CRS implementation",
          "slug": "10-3-crs-implementation",
          "level": 2,
          "start_page": 542,
          "end_page": 542,
          "breadcrumb": "10 Clock recovery system (CRS) > 10.3 CRS implementation",
          "file": "10_sections/23d48bd076e3__10-3-crs-implementation.md",
          "children": [
            {
              "id": "45768be8e47c",
              "title": "Table 89. CRS features",
              "slug": "table-89-crs-features",
              "level": 3,
              "start_page": 542,
              "end_page": 542,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.3 CRS implementation > Table 89. CRS features",
              "file": "10_sections/45768be8e47c__table-89-crs-features.md",
              "children": []
            }
          ]
        },
        {
          "id": "0be169e5d83b",
          "title": "10.4 CRS functional description",
          "slug": "10-4-crs-functional-description",
          "level": 2,
          "start_page": 543,
          "end_page": 546,
          "breadcrumb": "10 Clock recovery system (CRS) > 10.4 CRS functional description",
          "file": "10_sections/0be169e5d83b__10-4-crs-functional-description.md",
          "children": [
            {
              "id": "d143aa435df7",
              "title": "10.4.1 CRS block diagram",
              "slug": "10-4-1-crs-block-diagram",
              "level": 3,
              "start_page": 543,
              "end_page": 543,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.4 CRS functional description > 10.4.1 CRS block diagram",
              "file": "10_sections/d143aa435df7__10-4-1-crs-block-diagram.md",
              "children": [
                {
                  "id": "0af25e857f16",
                  "title": "Figure 71. CRS block diagram",
                  "slug": "figure-71-crs-block-diagram",
                  "level": 4,
                  "start_page": 543,
                  "end_page": 543,
                  "breadcrumb": "10 Clock recovery system (CRS) > 10.4 CRS functional description > 10.4.1 CRS block diagram > Figure 71. CRS block diagram",
                  "file": "10_sections/0af25e857f16__figure-71-crs-block-diagram.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "7190e9182930",
          "title": "10.5 CRS internal signals",
          "slug": "10-5-crs-internal-signals",
          "level": 2,
          "start_page": 543,
          "end_page": 546,
          "breadcrumb": "10 Clock recovery system (CRS) > 10.5 CRS internal signals",
          "file": "10_sections/7190e9182930__10-5-crs-internal-signals.md",
          "children": [
            {
              "id": "e7c3c915ae7a",
              "title": "Table 90. CRS internal input/output signals",
              "slug": "table-90-crs-internal-input-output-signals",
              "level": 3,
              "start_page": 543,
              "end_page": 543,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.5 CRS internal signals > Table 90. CRS internal input/output signals",
              "file": "10_sections/e7c3c915ae7a__table-90-crs-internal-input-output-signals.md",
              "children": []
            },
            {
              "id": "c98f89255484",
              "title": "10.5.1 Synchronization input",
              "slug": "10-5-1-synchronization-input",
              "level": 3,
              "start_page": 544,
              "end_page": 544,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.5 CRS internal signals > 10.5.1 Synchronization input",
              "file": "10_sections/c98f89255484__10-5-1-synchronization-input.md",
              "children": []
            },
            {
              "id": "6480d91b10ee",
              "title": "10.5.2 Frequency error measurement",
              "slug": "10-5-2-frequency-error-measurement",
              "level": 3,
              "start_page": 544,
              "end_page": 544,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.5 CRS internal signals > 10.5.2 Frequency error measurement",
              "file": "10_sections/6480d91b10ee__10-5-2-frequency-error-measurement.md",
              "children": [
                {
                  "id": "2e3906f6be0d",
                  "title": "Figure 72. CRS counter behavior",
                  "slug": "figure-72-crs-counter-behavior",
                  "level": 4,
                  "start_page": 545,
                  "end_page": 545,
                  "breadcrumb": "10 Clock recovery system (CRS) > 10.5 CRS internal signals > 10.5.2 Frequency error measurement > Figure 72. CRS counter behavior",
                  "file": "10_sections/2e3906f6be0d__figure-72-crs-counter-behavior.md",
                  "children": []
                }
              ]
            },
            {
              "id": "90ca648d6962",
              "title": "10.5.3 Frequency error evaluation and automatic trimming",
              "slug": "10-5-3-frequency-error-evaluation-and-automatic-trimming",
              "level": 3,
              "start_page": 545,
              "end_page": 545,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.5 CRS internal signals > 10.5.3 Frequency error evaluation and automatic trimming",
              "file": "10_sections/90ca648d6962__10-5-3-frequency-error-evaluation-and-automatic-trimming.md",
              "children": []
            },
            {
              "id": "5edb1a04b40c",
              "title": "10.5.4 CRS initialization and configuration",
              "slug": "10-5-4-crs-initialization-and-configuration",
              "level": 3,
              "start_page": 546,
              "end_page": 546,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.5 CRS internal signals > 10.5.4 CRS initialization and configuration",
              "file": "10_sections/5edb1a04b40c__10-5-4-crs-initialization-and-configuration.md",
              "children": []
            }
          ]
        },
        {
          "id": "f7a4ae251f2f",
          "title": "10.6 CRS low-power modes",
          "slug": "10-6-crs-low-power-modes",
          "level": 2,
          "start_page": 547,
          "end_page": 547,
          "breadcrumb": "10 Clock recovery system (CRS) > 10.6 CRS low-power modes",
          "file": "10_sections/f7a4ae251f2f__10-6-crs-low-power-modes.md",
          "children": [
            {
              "id": "eff7aa3deddd",
              "title": "Table 91. Effect of low-power modes on CRS",
              "slug": "table-91-effect-of-low-power-modes-on-crs",
              "level": 3,
              "start_page": 547,
              "end_page": 547,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.6 CRS low-power modes > Table 91. Effect of low-power modes on CRS",
              "file": "10_sections/eff7aa3deddd__table-91-effect-of-low-power-modes-on-crs.md",
              "children": []
            }
          ]
        },
        {
          "id": "3cc7f67ba83d",
          "title": "10.7 CRS interrupts",
          "slug": "10-7-crs-interrupts",
          "level": 2,
          "start_page": 547,
          "end_page": 547,
          "breadcrumb": "10 Clock recovery system (CRS) > 10.7 CRS interrupts",
          "file": "10_sections/3cc7f67ba83d__10-7-crs-interrupts.md",
          "children": [
            {
              "id": "ecc7909cca29",
              "title": "Table 92. Interrupt control bits",
              "slug": "table-92-interrupt-control-bits",
              "level": 3,
              "start_page": 547,
              "end_page": 547,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.7 CRS interrupts > Table 92. Interrupt control bits",
              "file": "10_sections/ecc7909cca29__table-92-interrupt-control-bits.md",
              "children": []
            }
          ]
        },
        {
          "id": "7dd9f0259244",
          "title": "10.8 CRS registers",
          "slug": "10-8-crs-registers",
          "level": 2,
          "start_page": 548,
          "end_page": 553,
          "breadcrumb": "10 Clock recovery system (CRS) > 10.8 CRS registers",
          "file": "10_sections/7dd9f0259244__10-8-crs-registers.md",
          "children": [
            {
              "id": "28e05815e1e8",
              "title": "10.8.1 CRS control register (CRS_CR)",
              "slug": "10-8-1-crs-control-register-crs-cr",
              "level": 3,
              "start_page": 548,
              "end_page": 548,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.8 CRS registers > 10.8.1 CRS control register (CRS_CR)",
              "file": "10_sections/28e05815e1e8__10-8-1-crs-control-register-crs-cr.md",
              "children": []
            },
            {
              "id": "2bd68e6fa6bb",
              "title": "10.8.2 CRS configuration register (CRS_CFGR)",
              "slug": "10-8-2-crs-configuration-register-crs-cfgr",
              "level": 3,
              "start_page": 549,
              "end_page": 549,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.8 CRS registers > 10.8.2 CRS configuration register (CRS_CFGR)",
              "file": "10_sections/2bd68e6fa6bb__10-8-2-crs-configuration-register-crs-cfgr.md",
              "children": []
            },
            {
              "id": "43aa1d9a623d",
              "title": "10.8.3 CRS interrupt and status register (CRS_ISR)",
              "slug": "10-8-3-crs-interrupt-and-status-register-crs-isr",
              "level": 3,
              "start_page": 550,
              "end_page": 550,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.8 CRS registers > 10.8.3 CRS interrupt and status register (CRS_ISR)",
              "file": "10_sections/43aa1d9a623d__10-8-3-crs-interrupt-and-status-register-crs-isr.md",
              "children": []
            },
            {
              "id": "370a44bb6a3e",
              "title": "10.8.4 CRS interrupt flag clear register (CRS_ICR)",
              "slug": "10-8-4-crs-interrupt-flag-clear-register-crs-icr",
              "level": 3,
              "start_page": 551,
              "end_page": 551,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.8 CRS registers > 10.8.4 CRS interrupt flag clear register (CRS_ICR)",
              "file": "10_sections/370a44bb6a3e__10-8-4-crs-interrupt-flag-clear-register-crs-icr.md",
              "children": []
            },
            {
              "id": "c80080d4b2d0",
              "title": "10.8.5 CRS register map",
              "slug": "10-8-5-crs-register-map",
              "level": 3,
              "start_page": 552,
              "end_page": 553,
              "breadcrumb": "10 Clock recovery system (CRS) > 10.8 CRS registers > 10.8.5 CRS register map",
              "file": "10_sections/c80080d4b2d0__10-8-5-crs-register-map.md",
              "children": [
                {
                  "id": "03e040316ce7",
                  "title": "Table 93. CRS register map and reset values",
                  "slug": "table-93-crs-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 552,
                  "end_page": 553,
                  "breadcrumb": "10 Clock recovery system (CRS) > 10.8 CRS registers > 10.8.5 CRS register map > Table 93. CRS register map and reset values",
                  "file": "10_sections/03e040316ce7__table-93-crs-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "6e18a9099793",
      "title": "11 Hardware semaphore (HSEM)",
      "slug": "11-hardware-semaphore-hsem",
      "level": 1,
      "start_page": 554,
      "end_page": 567,
      "breadcrumb": "11 Hardware semaphore (HSEM)",
      "file": "10_sections/6e18a9099793__11-hardware-semaphore-hsem.md",
      "children": [
        {
          "id": "7e4e842be2cd",
          "title": "11.1 Introduction",
          "slug": "11-1-introduction",
          "level": 2,
          "start_page": 554,
          "end_page": 554,
          "breadcrumb": "11 Hardware semaphore (HSEM) > 11.1 Introduction",
          "file": "10_sections/7e4e842be2cd__11-1-introduction.md",
          "children": []
        },
        {
          "id": "6ea3cd012898",
          "title": "11.2 Main features",
          "slug": "11-2-main-features",
          "level": 2,
          "start_page": 554,
          "end_page": 554,
          "breadcrumb": "11 Hardware semaphore (HSEM) > 11.2 Main features",
          "file": "10_sections/6ea3cd012898__11-2-main-features.md",
          "children": []
        },
        {
          "id": "309945e3e0d4",
          "title": "11.3 Functional description",
          "slug": "11-3-functional-description",
          "level": 2,
          "start_page": 555,
          "end_page": 560,
          "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description",
          "file": "10_sections/309945e3e0d4__11-3-functional-description.md",
          "children": [
            {
              "id": "a5e99050838d",
              "title": "11.3.1 HSEM block diagram",
              "slug": "11-3-1-hsem-block-diagram",
              "level": 3,
              "start_page": 555,
              "end_page": 556,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description > 11.3.1 HSEM block diagram",
              "file": "10_sections/a5e99050838d__11-3-1-hsem-block-diagram.md",
              "children": [
                {
                  "id": "69f81c04d6bd",
                  "title": "Figure 73. HSEM block diagram",
                  "slug": "figure-73-hsem-block-diagram",
                  "level": 4,
                  "start_page": 555,
                  "end_page": 555,
                  "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description > 11.3.1 HSEM block diagram > Figure 73. HSEM block diagram",
                  "file": "10_sections/69f81c04d6bd__figure-73-hsem-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "577386dca8af",
              "title": "11.3.2 HSEM internal signals",
              "slug": "11-3-2-hsem-internal-signals",
              "level": 3,
              "start_page": 555,
              "end_page": 556,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description > 11.3.2 HSEM internal signals",
              "file": "10_sections/577386dca8af__11-3-2-hsem-internal-signals.md",
              "children": [
                {
                  "id": "ef0214e18bbe",
                  "title": "Table 94. HSEM internal input/output signals",
                  "slug": "table-94-hsem-internal-input-output-signals",
                  "level": 4,
                  "start_page": 555,
                  "end_page": 555,
                  "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description > 11.3.2 HSEM internal signals > Table 94. HSEM internal input/output signals",
                  "file": "10_sections/ef0214e18bbe__table-94-hsem-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "daf7220ef0b8",
              "title": "11.3.3 HSEM lock procedures",
              "slug": "11-3-3-hsem-lock-procedures",
              "level": 3,
              "start_page": 555,
              "end_page": 556,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description > 11.3.3 HSEM lock procedures",
              "file": "10_sections/daf7220ef0b8__11-3-3-hsem-lock-procedures.md",
              "children": [
                {
                  "id": "07826ecfac58",
                  "title": "Figure 74. Procedure state diagram",
                  "slug": "figure-74-procedure-state-diagram",
                  "level": 4,
                  "start_page": 556,
                  "end_page": 556,
                  "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description > 11.3.3 HSEM lock procedures > Figure 74. Procedure state diagram",
                  "file": "10_sections/07826ecfac58__figure-74-procedure-state-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0b3254d57445",
              "title": "11.3.4 HSEM write/read/read lock register address",
              "slug": "11-3-4-hsem-write-read-read-lock-register-address",
              "level": 3,
              "start_page": 557,
              "end_page": 557,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description > 11.3.4 HSEM write/read/read lock register address",
              "file": "10_sections/0b3254d57445__11-3-4-hsem-write-read-read-lock-register-address.md",
              "children": []
            },
            {
              "id": "0cd0acfc1937",
              "title": "11.3.5 HSEM unlock procedures",
              "slug": "11-3-5-hsem-unlock-procedures",
              "level": 3,
              "start_page": 557,
              "end_page": 557,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description > 11.3.5 HSEM unlock procedures",
              "file": "10_sections/0cd0acfc1937__11-3-5-hsem-unlock-procedures.md",
              "children": []
            },
            {
              "id": "3c02f8f5b0d1",
              "title": "11.3.6 HSEM COREID semaphore clear",
              "slug": "11-3-6-hsem-coreid-semaphore-clear",
              "level": 3,
              "start_page": 558,
              "end_page": 559,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description > 11.3.6 HSEM COREID semaphore clear",
              "file": "10_sections/3c02f8f5b0d1__11-3-6-hsem-coreid-semaphore-clear.md",
              "children": []
            },
            {
              "id": "748f56d169e8",
              "title": "11.3.7 HSEM interrupts",
              "slug": "11-3-7-hsem-interrupts",
              "level": 3,
              "start_page": 558,
              "end_page": 559,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description > 11.3.7 HSEM interrupts",
              "file": "10_sections/748f56d169e8__11-3-7-hsem-interrupts.md",
              "children": [
                {
                  "id": "09b6d96470b9",
                  "title": "Figure 75. Interrupt state diagram",
                  "slug": "figure-75-interrupt-state-diagram",
                  "level": 4,
                  "start_page": 559,
                  "end_page": 559,
                  "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description > 11.3.7 HSEM interrupts > Figure 75. Interrupt state diagram",
                  "file": "10_sections/09b6d96470b9__figure-75-interrupt-state-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "be2ccf9a4979",
              "title": "11.3.8 AHB bus master ID verification",
              "slug": "11-3-8-ahb-bus-master-id-verification",
              "level": 3,
              "start_page": 560,
              "end_page": 560,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description > 11.3.8 AHB bus master ID verification",
              "file": "10_sections/be2ccf9a4979__11-3-8-ahb-bus-master-id-verification.md",
              "children": [
                {
                  "id": "ca9b2c57a6c8",
                  "title": "Table 95. Authorized AHB bus master IDs",
                  "slug": "table-95-authorized-ahb-bus-master-ids",
                  "level": 4,
                  "start_page": 560,
                  "end_page": 560,
                  "breadcrumb": "11 Hardware semaphore (HSEM) > 11.3 Functional description > 11.3.8 AHB bus master ID verification > Table 95. Authorized AHB bus master IDs",
                  "file": "10_sections/ca9b2c57a6c8__table-95-authorized-ahb-bus-master-ids.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "98147b9e1314",
          "title": "11.4 HSEM registers",
          "slug": "11-4-hsem-registers",
          "level": 2,
          "start_page": 561,
          "end_page": 567,
          "breadcrumb": "11 Hardware semaphore (HSEM) > 11.4 HSEM registers",
          "file": "10_sections/98147b9e1314__11-4-hsem-registers.md",
          "children": [
            {
              "id": "f21225735a52",
              "title": "11.4.1 HSEM register semaphore x (HSEM_Rx)",
              "slug": "11-4-1-hsem-register-semaphore-x-hsem-rx",
              "level": 3,
              "start_page": 561,
              "end_page": 561,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.4 HSEM registers > 11.4.1 HSEM register semaphore x (HSEM_Rx)",
              "file": "10_sections/f21225735a52__11-4-1-hsem-register-semaphore-x-hsem-rx.md",
              "children": []
            },
            {
              "id": "aea3254b30f0",
              "title": "11.4.2 HSEM read lock register semaphore x (HSEM_RLRx)",
              "slug": "11-4-2-hsem-read-lock-register-semaphore-x-hsem-rlrx",
              "level": 3,
              "start_page": 562,
              "end_page": 562,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.4 HSEM registers > 11.4.2 HSEM read lock register semaphore x (HSEM_RLRx)",
              "file": "10_sections/aea3254b30f0__11-4-2-hsem-read-lock-register-semaphore-x-hsem-rlrx.md",
              "children": []
            },
            {
              "id": "5ce6c610f9eb",
              "title": "11.4.3 HSEM interrupt enable register (HSEM_CnIER)",
              "slug": "11-4-3-hsem-interrupt-enable-register-hsem-cnier",
              "level": 3,
              "start_page": 563,
              "end_page": 563,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.4 HSEM registers > 11.4.3 HSEM interrupt enable register (HSEM_CnIER)",
              "file": "10_sections/5ce6c610f9eb__11-4-3-hsem-interrupt-enable-register-hsem-cnier.md",
              "children": []
            },
            {
              "id": "5efa3e093257",
              "title": "11.4.4 HSEM interrupt clear register (HSEM_CnICR)",
              "slug": "11-4-4-hsem-interrupt-clear-register-hsem-cnicr",
              "level": 3,
              "start_page": 563,
              "end_page": 563,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.4 HSEM registers > 11.4.4 HSEM interrupt clear register (HSEM_CnICR)",
              "file": "10_sections/5efa3e093257__11-4-4-hsem-interrupt-clear-register-hsem-cnicr.md",
              "children": []
            },
            {
              "id": "a79fec67ac08",
              "title": "11.4.5 HSEM interrupt status register (HSEM_CnISR)",
              "slug": "11-4-5-hsem-interrupt-status-register-hsem-cnisr",
              "level": 3,
              "start_page": 563,
              "end_page": 563,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.4 HSEM registers > 11.4.5 HSEM interrupt status register (HSEM_CnISR)",
              "file": "10_sections/a79fec67ac08__11-4-5-hsem-interrupt-status-register-hsem-cnisr.md",
              "children": []
            },
            {
              "id": "3cab213db557",
              "title": "11.4.6 HSEM interrupt status register (HSEM_CnMISR)",
              "slug": "11-4-6-hsem-interrupt-status-register-hsem-cnmisr",
              "level": 3,
              "start_page": 564,
              "end_page": 564,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.4 HSEM registers > 11.4.6 HSEM interrupt status register (HSEM_CnMISR)",
              "file": "10_sections/3cab213db557__11-4-6-hsem-interrupt-status-register-hsem-cnmisr.md",
              "children": []
            },
            {
              "id": "7a16449a0ea7",
              "title": "11.4.7 HSEM clear register (HSEM_CR)",
              "slug": "11-4-7-hsem-clear-register-hsem-cr",
              "level": 3,
              "start_page": 564,
              "end_page": 564,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.4 HSEM registers > 11.4.7 HSEM clear register (HSEM_CR)",
              "file": "10_sections/7a16449a0ea7__11-4-7-hsem-clear-register-hsem-cr.md",
              "children": []
            },
            {
              "id": "6ebc8cc29c5c",
              "title": "11.4.8 HSEM clear semaphore key register (HSEM_KEYR)",
              "slug": "11-4-8-hsem-clear-semaphore-key-register-hsem-keyr",
              "level": 3,
              "start_page": 565,
              "end_page": 565,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.4 HSEM registers > 11.4.8 HSEM clear semaphore key register (HSEM_KEYR)",
              "file": "10_sections/6ebc8cc29c5c__11-4-8-hsem-clear-semaphore-key-register-hsem-keyr.md",
              "children": []
            },
            {
              "id": "0995b465f54e",
              "title": "11.4.9 HSEM register map",
              "slug": "11-4-9-hsem-register-map",
              "level": 3,
              "start_page": 566,
              "end_page": 567,
              "breadcrumb": "11 Hardware semaphore (HSEM) > 11.4 HSEM registers > 11.4.9 HSEM register map",
              "file": "10_sections/0995b465f54e__11-4-9-hsem-register-map.md",
              "children": [
                {
                  "id": "645ecfec17dc",
                  "title": "Table 96. HSEM register map and reset values",
                  "slug": "table-96-hsem-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 566,
                  "end_page": 567,
                  "breadcrumb": "11 Hardware semaphore (HSEM) > 11.4 HSEM registers > 11.4.9 HSEM register map > Table 96. HSEM register map and reset values",
                  "file": "10_sections/645ecfec17dc__table-96-hsem-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "ff9f715df417",
      "title": "12 General-purpose I/Os (GPIO)",
      "slug": "12-general-purpose-i-os-gpio",
      "level": 1,
      "start_page": 568,
      "end_page": 585,
      "breadcrumb": "12 General-purpose I/Os (GPIO)",
      "file": "10_sections/ff9f715df417__12-general-purpose-i-os-gpio.md",
      "children": [
        {
          "id": "e27018060057",
          "title": "12.1 Introduction",
          "slug": "12-1-introduction",
          "level": 2,
          "start_page": 568,
          "end_page": 577,
          "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.1 Introduction",
          "file": "10_sections/e27018060057__12-1-introduction.md",
          "children": []
        },
        {
          "id": "f9f2b6255106",
          "title": "12.2 GPIO main features",
          "slug": "12-2-gpio-main-features",
          "level": 2,
          "start_page": 568,
          "end_page": 577,
          "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.2 GPIO main features",
          "file": "10_sections/f9f2b6255106__12-2-gpio-main-features.md",
          "children": []
        },
        {
          "id": "e340680672da",
          "title": "12.3 GPIO functional description",
          "slug": "12-3-gpio-functional-description",
          "level": 2,
          "start_page": 568,
          "end_page": 577,
          "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description",
          "file": "10_sections/e340680672da__12-3-gpio-functional-description.md",
          "children": [
            {
              "id": "edf27cf249c5",
              "title": "Figure 76. Basic structure of an I/O port bit",
              "slug": "figure-76-basic-structure-of-an-i-o-port-bit",
              "level": 3,
              "start_page": 569,
              "end_page": 569,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > Figure 76. Basic structure of an I/O port bit",
              "file": "10_sections/edf27cf249c5__figure-76-basic-structure-of-an-i-o-port-bit.md",
              "children": []
            },
            {
              "id": "4b75296c00dc",
              "title": "Figure 77. Basic structure of a 5-Volt tolerant I/O port bit",
              "slug": "figure-77-basic-structure-of-a-5-volt-tolerant-i-o-port-bit",
              "level": 3,
              "start_page": 569,
              "end_page": 569,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > Figure 77. Basic structure of a 5-Volt tolerant I/O port bit",
              "file": "10_sections/4b75296c00dc__figure-77-basic-structure-of-a-5-volt-tolerant-i-o-port-bit.md",
              "children": []
            },
            {
              "id": "ea10636b69fd",
              "title": "Table 97. Port bit configuration table",
              "slug": "table-97-port-bit-configuration-table",
              "level": 3,
              "start_page": 570,
              "end_page": 570,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > Table 97. Port bit configuration table",
              "file": "10_sections/ea10636b69fd__table-97-port-bit-configuration-table.md",
              "children": []
            },
            {
              "id": "7ed5e9226b42",
              "title": "12.3.1 General-purpose I/O (GPIO)",
              "slug": "12-3-1-general-purpose-i-o-gpio",
              "level": 3,
              "start_page": 571,
              "end_page": 571,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.1 General-purpose I/O (GPIO)",
              "file": "10_sections/7ed5e9226b42__12-3-1-general-purpose-i-o-gpio.md",
              "children": []
            },
            {
              "id": "23d1421ace2b",
              "title": "12.3.2 I/O pin alternate function multiplexer and mapping",
              "slug": "12-3-2-i-o-pin-alternate-function-multiplexer-and-mapping",
              "level": 3,
              "start_page": 571,
              "end_page": 571,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.2 I/O pin alternate function multiplexer and mapping",
              "file": "10_sections/23d1421ace2b__12-3-2-i-o-pin-alternate-function-multiplexer-and-mapping.md",
              "children": []
            },
            {
              "id": "291932ec57d8",
              "title": "12.3.3 I/O port control registers",
              "slug": "12-3-3-i-o-port-control-registers",
              "level": 3,
              "start_page": 572,
              "end_page": 572,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.3 I/O port control registers",
              "file": "10_sections/291932ec57d8__12-3-3-i-o-port-control-registers.md",
              "children": []
            },
            {
              "id": "3f16613b1402",
              "title": "12.3.4 I/O port data registers",
              "slug": "12-3-4-i-o-port-data-registers",
              "level": 3,
              "start_page": 572,
              "end_page": 572,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.4 I/O port data registers",
              "file": "10_sections/3f16613b1402__12-3-4-i-o-port-data-registers.md",
              "children": []
            },
            {
              "id": "01e097cb73c2",
              "title": "12.3.5 I/O data bitwise handling",
              "slug": "12-3-5-i-o-data-bitwise-handling",
              "level": 3,
              "start_page": 572,
              "end_page": 572,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.5 I/O data bitwise handling",
              "file": "10_sections/01e097cb73c2__12-3-5-i-o-data-bitwise-handling.md",
              "children": []
            },
            {
              "id": "7ac00952232b",
              "title": "12.3.6 GPIO locking mechanism",
              "slug": "12-3-6-gpio-locking-mechanism",
              "level": 3,
              "start_page": 573,
              "end_page": 573,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.6 GPIO locking mechanism",
              "file": "10_sections/7ac00952232b__12-3-6-gpio-locking-mechanism.md",
              "children": []
            },
            {
              "id": "8fdc5fa407a8",
              "title": "12.3.7 I/O alternate function input/output",
              "slug": "12-3-7-i-o-alternate-function-input-output",
              "level": 3,
              "start_page": 573,
              "end_page": 573,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.7 I/O alternate function input/output",
              "file": "10_sections/8fdc5fa407a8__12-3-7-i-o-alternate-function-input-output.md",
              "children": []
            },
            {
              "id": "c9efdad77a72",
              "title": "12.3.8 External interrupt/wake-up lines",
              "slug": "12-3-8-external-interrupt-wake-up-lines",
              "level": 3,
              "start_page": 573,
              "end_page": 573,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.8 External interrupt/wake-up lines",
              "file": "10_sections/c9efdad77a72__12-3-8-external-interrupt-wake-up-lines.md",
              "children": []
            },
            {
              "id": "c1c8b2163aea",
              "title": "12.3.9 Input configuration",
              "slug": "12-3-9-input-configuration",
              "level": 3,
              "start_page": 574,
              "end_page": 574,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.9 Input configuration",
              "file": "10_sections/c1c8b2163aea__12-3-9-input-configuration.md",
              "children": [
                {
                  "id": "ca7c67d30dd9",
                  "title": "Figure 78. Input floating / pull up / pull down configurations",
                  "slug": "figure-78-input-floating-pull-up-pull-down-configurations",
                  "level": 4,
                  "start_page": 574,
                  "end_page": 574,
                  "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.9 Input configuration > Figure 78. Input floating / pull up / pull down configurations",
                  "file": "10_sections/ca7c67d30dd9__figure-78-input-floating-pull-up-pull-down-configurations.md",
                  "children": []
                }
              ]
            },
            {
              "id": "cb40bf6fbbdd",
              "title": "12.3.10 Output configuration",
              "slug": "12-3-10-output-configuration",
              "level": 3,
              "start_page": 574,
              "end_page": 574,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.10 Output configuration",
              "file": "10_sections/cb40bf6fbbdd__12-3-10-output-configuration.md",
              "children": [
                {
                  "id": "1b485438ccc2",
                  "title": "Figure 79. Output configuration",
                  "slug": "figure-79-output-configuration",
                  "level": 4,
                  "start_page": 575,
                  "end_page": 575,
                  "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.10 Output configuration > Figure 79. Output configuration",
                  "file": "10_sections/1b485438ccc2__figure-79-output-configuration.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b7be5457b357",
              "title": "12.3.11 I/O compensation cell",
              "slug": "12-3-11-i-o-compensation-cell",
              "level": 3,
              "start_page": 575,
              "end_page": 575,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.11 I/O compensation cell",
              "file": "10_sections/b7be5457b357__12-3-11-i-o-compensation-cell.md",
              "children": []
            },
            {
              "id": "ee69336cb832",
              "title": "12.3.12 Alternate function configuration",
              "slug": "12-3-12-alternate-function-configuration",
              "level": 3,
              "start_page": 575,
              "end_page": 575,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.12 Alternate function configuration",
              "file": "10_sections/ee69336cb832__12-3-12-alternate-function-configuration.md",
              "children": [
                {
                  "id": "b1628c46ba63",
                  "title": "Figure 80. Alternate function configuration",
                  "slug": "figure-80-alternate-function-configuration",
                  "level": 4,
                  "start_page": 576,
                  "end_page": 576,
                  "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.12 Alternate function configuration > Figure 80. Alternate function configuration",
                  "file": "10_sections/b1628c46ba63__figure-80-alternate-function-configuration.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4ee45818d741",
              "title": "12.3.13 Analog configuration",
              "slug": "12-3-13-analog-configuration",
              "level": 3,
              "start_page": 576,
              "end_page": 576,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.13 Analog configuration",
              "file": "10_sections/4ee45818d741__12-3-13-analog-configuration.md",
              "children": [
                {
                  "id": "92c4788a853a",
                  "title": "Figure 81. High impedance-analog configuration",
                  "slug": "figure-81-high-impedance-analog-configuration",
                  "level": 4,
                  "start_page": 576,
                  "end_page": 576,
                  "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.13 Analog configuration > Figure 81. High impedance-analog configuration",
                  "file": "10_sections/92c4788a853a__figure-81-high-impedance-analog-configuration.md",
                  "children": []
                },
                {
                  "id": "a76d0906870a",
                  "title": "Figure 82. Analog inputs connected to ADC inputs",
                  "slug": "figure-82-analog-inputs-connected-to-adc-inputs",
                  "level": 4,
                  "start_page": 577,
                  "end_page": 577,
                  "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.13 Analog configuration > Figure 82. Analog inputs connected to ADC inputs",
                  "file": "10_sections/a76d0906870a__figure-82-analog-inputs-connected-to-adc-inputs.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b9ef17f374ad",
              "title": "12.3.14 Using the HSE or LSE oscillator pins as GPIOs",
              "slug": "12-3-14-using-the-hse-or-lse-oscillator-pins-as-gpios",
              "level": 3,
              "start_page": 577,
              "end_page": 577,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.14 Using the HSE or LSE oscillator pins as GPIOs",
              "file": "10_sections/b9ef17f374ad__12-3-14-using-the-hse-or-lse-oscillator-pins-as-gpios.md",
              "children": []
            },
            {
              "id": "5f2e1edb5cd6",
              "title": "12.3.15 Using the GPIO pins in the backup supply domain",
              "slug": "12-3-15-using-the-gpio-pins-in-the-backup-supply-domain",
              "level": 3,
              "start_page": 577,
              "end_page": 577,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.3 GPIO functional description > 12.3.15 Using the GPIO pins in the backup supply domain",
              "file": "10_sections/5f2e1edb5cd6__12-3-15-using-the-gpio-pins-in-the-backup-supply-domain.md",
              "children": []
            }
          ]
        },
        {
          "id": "9511ce9dfddf",
          "title": "12.4 GPIO registers",
          "slug": "12-4-gpio-registers",
          "level": 2,
          "start_page": 578,
          "end_page": 585,
          "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.4 GPIO registers",
          "file": "10_sections/9511ce9dfddf__12-4-gpio-registers.md",
          "children": [
            {
              "id": "fde4d9ed7e23",
              "title": "12.4.1 GPIO port mode register (GPIOx_MODER) (x =A to K)",
              "slug": "12-4-1-gpio-port-mode-register-gpiox-moder-x-a-to-k",
              "level": 3,
              "start_page": 578,
              "end_page": 578,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.4 GPIO registers > 12.4.1 GPIO port mode register (GPIOx_MODER) (x =A to K)",
              "file": "10_sections/fde4d9ed7e23__12-4-1-gpio-port-mode-register-gpiox-moder-x-a-to-k.md",
              "children": []
            },
            {
              "id": "0d544e0d4381",
              "title": "12.4.2 GPIO port output type register (GPIOx_OTYPER) (x = A to K)",
              "slug": "12-4-2-gpio-port-output-type-register-gpiox-otyper-x-a-to-k",
              "level": 3,
              "start_page": 578,
              "end_page": 578,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.4 GPIO registers > 12.4.2 GPIO port output type register (GPIOx_OTYPER) (x = A to K)",
              "file": "10_sections/0d544e0d4381__12-4-2-gpio-port-output-type-register-gpiox-otyper-x-a-to-k.md",
              "children": []
            },
            {
              "id": "2180e345236d",
              "title": "12.4.3 GPIO port output speed register (GPIOx_OSPEEDR) (x = A to K)",
              "slug": "12-4-3-gpio-port-output-speed-register-gpiox-ospeedr-x-a-to-k",
              "level": 3,
              "start_page": 579,
              "end_page": 579,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.4 GPIO registers > 12.4.3 GPIO port output speed register (GPIOx_OSPEEDR) (x = A to K)",
              "file": "10_sections/2180e345236d__12-4-3-gpio-port-output-speed-register-gpiox-ospeedr-x-a-to-k.md",
              "children": []
            },
            {
              "id": "e7bdd9d711ed",
              "title": "12.4.4 GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A to K)",
              "slug": "12-4-4-gpio-port-pull-up-pull-down-register-gpiox-pupdr-x-a-to-k",
              "level": 3,
              "start_page": 579,
              "end_page": 579,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.4 GPIO registers > 12.4.4 GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A to K)",
              "file": "10_sections/e7bdd9d711ed__12-4-4-gpio-port-pull-up-pull-down-register-gpiox-pupdr-x-a-to-k.md",
              "children": []
            },
            {
              "id": "519d32220fee",
              "title": "12.4.5 GPIO port input data register (GPIOx_IDR) (x = A to K)",
              "slug": "12-4-5-gpio-port-input-data-register-gpiox-idr-x-a-to-k",
              "level": 3,
              "start_page": 580,
              "end_page": 580,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.4 GPIO registers > 12.4.5 GPIO port input data register (GPIOx_IDR) (x = A to K)",
              "file": "10_sections/519d32220fee__12-4-5-gpio-port-input-data-register-gpiox-idr-x-a-to-k.md",
              "children": []
            },
            {
              "id": "d696b060da6a",
              "title": "12.4.6 GPIO port output data register (GPIOx_ODR) (x = A to K)",
              "slug": "12-4-6-gpio-port-output-data-register-gpiox-odr-x-a-to-k",
              "level": 3,
              "start_page": 580,
              "end_page": 580,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.4 GPIO registers > 12.4.6 GPIO port output data register (GPIOx_ODR) (x = A to K)",
              "file": "10_sections/d696b060da6a__12-4-6-gpio-port-output-data-register-gpiox-odr-x-a-to-k.md",
              "children": []
            },
            {
              "id": "c558aa15593a",
              "title": "12.4.7 GPIO port bit set/reset register (GPIOx_BSRR) (x = A to K)",
              "slug": "12-4-7-gpio-port-bit-set-reset-register-gpiox-bsrr-x-a-to-k",
              "level": 3,
              "start_page": 581,
              "end_page": 581,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.4 GPIO registers > 12.4.7 GPIO port bit set/reset register (GPIOx_BSRR) (x = A to K)",
              "file": "10_sections/c558aa15593a__12-4-7-gpio-port-bit-set-reset-register-gpiox-bsrr-x-a-to-k.md",
              "children": []
            },
            {
              "id": "27d3537bcdc1",
              "title": "12.4.8 GPIO port configuration lock register (GPIOx_LCKR) (x = A to K)",
              "slug": "12-4-8-gpio-port-configuration-lock-register-gpiox-lckr-x-a-to-k",
              "level": 3,
              "start_page": 581,
              "end_page": 581,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.4 GPIO registers > 12.4.8 GPIO port configuration lock register (GPIOx_LCKR) (x = A to K)",
              "file": "10_sections/27d3537bcdc1__12-4-8-gpio-port-configuration-lock-register-gpiox-lckr-x-a-to-k.md",
              "children": []
            },
            {
              "id": "13e4faf9dff9",
              "title": "12.4.9 GPIO alternate function low register (GPIOx_AFRL) (x = A to K)",
              "slug": "12-4-9-gpio-alternate-function-low-register-gpiox-afrl-x-a-to-k",
              "level": 3,
              "start_page": 582,
              "end_page": 582,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.4 GPIO registers > 12.4.9 GPIO alternate function low register (GPIOx_AFRL) (x = A to K)",
              "file": "10_sections/13e4faf9dff9__12-4-9-gpio-alternate-function-low-register-gpiox-afrl-x-a-to-k.md",
              "children": []
            },
            {
              "id": "67b9b90b46e0",
              "title": "12.4.10 GPIO alternate function high register (GPIOx_AFRH) (x = A to J)",
              "slug": "12-4-10-gpio-alternate-function-high-register-gpiox-afrh-x-a-to-j",
              "level": 3,
              "start_page": 583,
              "end_page": 583,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.4 GPIO registers > 12.4.10 GPIO alternate function high register (GPIOx_AFRH) (x = A to J)",
              "file": "10_sections/67b9b90b46e0__12-4-10-gpio-alternate-function-high-register-gpiox-afrh-x-a-to-j.md",
              "children": []
            },
            {
              "id": "b1f279bf1054",
              "title": "12.4.11 GPIO register map",
              "slug": "12-4-11-gpio-register-map",
              "level": 3,
              "start_page": 584,
              "end_page": 585,
              "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.4 GPIO registers > 12.4.11 GPIO register map",
              "file": "10_sections/b1f279bf1054__12-4-11-gpio-register-map.md",
              "children": [
                {
                  "id": "952246d32d29",
                  "title": "Table 98. GPIO register map and reset values",
                  "slug": "table-98-gpio-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 584,
                  "end_page": 585,
                  "breadcrumb": "12 General-purpose I/Os (GPIO) > 12.4 GPIO registers > 12.4.11 GPIO register map > Table 98. GPIO register map and reset values",
                  "file": "10_sections/952246d32d29__table-98-gpio-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "8643d5c8464d",
      "title": "13 System configuration controller (SYSCFG)",
      "slug": "13-system-configuration-controller-syscfg",
      "level": 1,
      "start_page": 586,
      "end_page": 613,
      "breadcrumb": "13 System configuration controller (SYSCFG)",
      "file": "10_sections/8643d5c8464d__13-system-configuration-controller-syscfg.md",
      "children": [
        {
          "id": "058c38659780",
          "title": "13.1 Introduction",
          "slug": "13-1-introduction",
          "level": 2,
          "start_page": 586,
          "end_page": 613,
          "breadcrumb": "13 System configuration controller (SYSCFG) > 13.1 Introduction",
          "file": "10_sections/058c38659780__13-1-introduction.md",
          "children": []
        },
        {
          "id": "d82e34f87fc9",
          "title": "13.2 SYSCFG main features",
          "slug": "13-2-syscfg-main-features",
          "level": 2,
          "start_page": 586,
          "end_page": 613,
          "breadcrumb": "13 System configuration controller (SYSCFG) > 13.2 SYSCFG main features",
          "file": "10_sections/d82e34f87fc9__13-2-syscfg-main-features.md",
          "children": []
        },
        {
          "id": "81416851faa0",
          "title": "13.3 SYSCFG registers",
          "slug": "13-3-syscfg-registers",
          "level": 2,
          "start_page": 586,
          "end_page": 613,
          "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers",
          "file": "10_sections/81416851faa0__13-3-syscfg-registers.md",
          "children": [
            {
              "id": "381707e964f7",
              "title": "13.3.1 SYSCFG peripheral mode configuration register (SYSCFG_PMCR)",
              "slug": "13-3-1-syscfg-peripheral-mode-configuration-register-syscfg-pmcr",
              "level": 3,
              "start_page": 586,
              "end_page": 588,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.1 SYSCFG peripheral mode configuration register (SYSCFG_PMCR)",
              "file": "10_sections/381707e964f7__13-3-1-syscfg-peripheral-mode-configuration-register-syscfg-pmcr.md",
              "children": []
            },
            {
              "id": "e3ffff00d187",
              "title": "13.3.2 SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1)",
              "slug": "13-3-2-syscfg-external-interrupt-configuration-register-1-syscfg-exticr1",
              "level": 3,
              "start_page": 589,
              "end_page": 590,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.2 SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1)",
              "file": "10_sections/e3ffff00d187__13-3-2-syscfg-external-interrupt-configuration-register-1-syscfg-exticr1.md",
              "children": []
            },
            {
              "id": "8d12209dcc1e",
              "title": "13.3.3 SYSCFG external interrupt configuration register 2 (SYSCFG_EXTICR2)",
              "slug": "13-3-3-syscfg-external-interrupt-configuration-register-2-syscfg-exticr2",
              "level": 3,
              "start_page": 589,
              "end_page": 590,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.3 SYSCFG external interrupt configuration register 2 (SYSCFG_EXTICR2)",
              "file": "10_sections/8d12209dcc1e__13-3-3-syscfg-external-interrupt-configuration-register-2-syscfg-exticr2.md",
              "children": []
            },
            {
              "id": "8a04e1d31419",
              "title": "13.3.4 SYSCFG external interrupt configuration register 3 (SYSCFG_EXTICR3)",
              "slug": "13-3-4-syscfg-external-interrupt-configuration-register-3-syscfg-exticr3",
              "level": 3,
              "start_page": 591,
              "end_page": 591,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.4 SYSCFG external interrupt configuration register 3 (SYSCFG_EXTICR3)",
              "file": "10_sections/8a04e1d31419__13-3-4-syscfg-external-interrupt-configuration-register-3-syscfg-exticr3.md",
              "children": []
            },
            {
              "id": "2991ee6ba83d",
              "title": "13.3.5 SYSCFG external interrupt configuration register 4 (SYSCFG_EXTICR4)",
              "slug": "13-3-5-syscfg-external-interrupt-configuration-register-4-syscfg-exticr4",
              "level": 3,
              "start_page": 592,
              "end_page": 592,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.5 SYSCFG external interrupt configuration register 4 (SYSCFG_EXTICR4)",
              "file": "10_sections/2991ee6ba83d__13-3-5-syscfg-external-interrupt-configuration-register-4-syscfg-exticr4.md",
              "children": []
            },
            {
              "id": "6f239099b8d2",
              "title": "13.3.6 SYSCFG configuration register (SYSCFG_CFGR)",
              "slug": "13-3-6-syscfg-configuration-register-syscfg-cfgr",
              "level": 3,
              "start_page": 593,
              "end_page": 595,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.6 SYSCFG configuration register (SYSCFG_CFGR)",
              "file": "10_sections/6f239099b8d2__13-3-6-syscfg-configuration-register-syscfg-cfgr.md",
              "children": []
            },
            {
              "id": "48898427f40b",
              "title": "13.3.7 SYSCFG compensation cell control/status register (SYSCFG_CCCSR)",
              "slug": "13-3-7-syscfg-compensation-cell-control-status-register-syscfg-cccsr",
              "level": 3,
              "start_page": 596,
              "end_page": 596,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.7 SYSCFG compensation cell control/status register (SYSCFG_CCCSR)",
              "file": "10_sections/48898427f40b__13-3-7-syscfg-compensation-cell-control-status-register-syscfg-cccsr.md",
              "children": []
            },
            {
              "id": "f7a80aaaa2be",
              "title": "13.3.8 SYSCFG compensation cell value register (SYSCFG_CCVR)",
              "slug": "13-3-8-syscfg-compensation-cell-value-register-syscfg-ccvr",
              "level": 3,
              "start_page": 597,
              "end_page": 597,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.8 SYSCFG compensation cell value register (SYSCFG_CCVR)",
              "file": "10_sections/f7a80aaaa2be__13-3-8-syscfg-compensation-cell-value-register-syscfg-ccvr.md",
              "children": []
            },
            {
              "id": "f7c8bf59fc65",
              "title": "13.3.9 SYSCFG compensation cell code register (SYSCFG_CCCR)",
              "slug": "13-3-9-syscfg-compensation-cell-code-register-syscfg-cccr",
              "level": 3,
              "start_page": 597,
              "end_page": 597,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.9 SYSCFG compensation cell code register (SYSCFG_CCCR)",
              "file": "10_sections/f7c8bf59fc65__13-3-9-syscfg-compensation-cell-code-register-syscfg-cccr.md",
              "children": []
            },
            {
              "id": "7112a818823e",
              "title": "13.3.10 SYSCFG power control register (SYSCFG_PWRCR)",
              "slug": "13-3-10-syscfg-power-control-register-syscfg-pwrcr",
              "level": 3,
              "start_page": 598,
              "end_page": 598,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.10 SYSCFG power control register (SYSCFG_PWRCR)",
              "file": "10_sections/7112a818823e__13-3-10-syscfg-power-control-register-syscfg-pwrcr.md",
              "children": []
            },
            {
              "id": "eae75512abb3",
              "title": "13.3.11 SYSCFG system register (SYSCFG_SR0)",
              "slug": "13-3-11-syscfg-system-register-syscfg-sr0",
              "level": 3,
              "start_page": 598,
              "end_page": 598,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.11 SYSCFG system register (SYSCFG_SR0)",
              "file": "10_sections/eae75512abb3__13-3-11-syscfg-system-register-syscfg-sr0.md",
              "children": []
            },
            {
              "id": "72e7576daef7",
              "title": "13.3.12 SYSCFG package register (SYSCFG_PKGR)",
              "slug": "13-3-12-syscfg-package-register-syscfg-pkgr",
              "level": 3,
              "start_page": 599,
              "end_page": 599,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.12 SYSCFG package register (SYSCFG_PKGR)",
              "file": "10_sections/72e7576daef7__13-3-12-syscfg-package-register-syscfg-pkgr.md",
              "children": []
            },
            {
              "id": "7bdc1b1d09ca",
              "title": "13.3.13 SYSCFG user register 0 (SYSCFG_UR0)",
              "slug": "13-3-13-syscfg-user-register-0-syscfg-ur0",
              "level": 3,
              "start_page": 600,
              "end_page": 600,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.13 SYSCFG user register 0 (SYSCFG_UR0)",
              "file": "10_sections/7bdc1b1d09ca__13-3-13-syscfg-user-register-0-syscfg-ur0.md",
              "children": []
            },
            {
              "id": "b7d1c2a88552",
              "title": "13.3.14 SYSCFG user register 1 (SYSCFG_UR1)",
              "slug": "13-3-14-syscfg-user-register-1-syscfg-ur1",
              "level": 3,
              "start_page": 601,
              "end_page": 601,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.14 SYSCFG user register 1 (SYSCFG_UR1)",
              "file": "10_sections/b7d1c2a88552__13-3-14-syscfg-user-register-1-syscfg-ur1.md",
              "children": []
            },
            {
              "id": "1a20d7cfaf58",
              "title": "13.3.15 SYSCFG user register 2 (SYSCFG_UR2)",
              "slug": "13-3-15-syscfg-user-register-2-syscfg-ur2",
              "level": 3,
              "start_page": 601,
              "end_page": 601,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.15 SYSCFG user register 2 (SYSCFG_UR2)",
              "file": "10_sections/1a20d7cfaf58__13-3-15-syscfg-user-register-2-syscfg-ur2.md",
              "children": []
            },
            {
              "id": "0d830091933a",
              "title": "13.3.16 SYSCFG user register 3 (SYSCFG_UR3)",
              "slug": "13-3-16-syscfg-user-register-3-syscfg-ur3",
              "level": 3,
              "start_page": 602,
              "end_page": 602,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.16 SYSCFG user register 3 (SYSCFG_UR3)",
              "file": "10_sections/0d830091933a__13-3-16-syscfg-user-register-3-syscfg-ur3.md",
              "children": []
            },
            {
              "id": "20cd7303bc76",
              "title": "13.3.17 SYSCFG user register 4 (SYSCFG_UR4)",
              "slug": "13-3-17-syscfg-user-register-4-syscfg-ur4",
              "level": 3,
              "start_page": 602,
              "end_page": 602,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.17 SYSCFG user register 4 (SYSCFG_UR4)",
              "file": "10_sections/20cd7303bc76__13-3-17-syscfg-user-register-4-syscfg-ur4.md",
              "children": []
            },
            {
              "id": "1617c28e6194",
              "title": "13.3.18 SYSCFG user register 5 (SYSCFG_UR5)",
              "slug": "13-3-18-syscfg-user-register-5-syscfg-ur5",
              "level": 3,
              "start_page": 603,
              "end_page": 603,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.18 SYSCFG user register 5 (SYSCFG_UR5)",
              "file": "10_sections/1617c28e6194__13-3-18-syscfg-user-register-5-syscfg-ur5.md",
              "children": []
            },
            {
              "id": "61209914c668",
              "title": "13.3.19 SYSCFG user register 6 (SYSCFG_UR6)",
              "slug": "13-3-19-syscfg-user-register-6-syscfg-ur6",
              "level": 3,
              "start_page": 603,
              "end_page": 603,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.19 SYSCFG user register 6 (SYSCFG_UR6)",
              "file": "10_sections/61209914c668__13-3-19-syscfg-user-register-6-syscfg-ur6.md",
              "children": []
            },
            {
              "id": "8f7ab7ef8323",
              "title": "13.3.20 SYSCFG user register 7 (SYSCFG_UR7)",
              "slug": "13-3-20-syscfg-user-register-7-syscfg-ur7",
              "level": 3,
              "start_page": 604,
              "end_page": 604,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.20 SYSCFG user register 7 (SYSCFG_UR7)",
              "file": "10_sections/8f7ab7ef8323__13-3-20-syscfg-user-register-7-syscfg-ur7.md",
              "children": []
            },
            {
              "id": "2975de2a2428",
              "title": "13.3.21 SYSCFG user register 8 (SYSCFG_UR8)",
              "slug": "13-3-21-syscfg-user-register-8-syscfg-ur8",
              "level": 3,
              "start_page": 604,
              "end_page": 604,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.21 SYSCFG user register 8 (SYSCFG_UR8)",
              "file": "10_sections/2975de2a2428__13-3-21-syscfg-user-register-8-syscfg-ur8.md",
              "children": []
            },
            {
              "id": "03ae65edff48",
              "title": "13.3.22 SYSCFG user register 9 (SYSCFG_UR9)",
              "slug": "13-3-22-syscfg-user-register-9-syscfg-ur9",
              "level": 3,
              "start_page": 605,
              "end_page": 605,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.22 SYSCFG user register 9 (SYSCFG_UR9)",
              "file": "10_sections/03ae65edff48__13-3-22-syscfg-user-register-9-syscfg-ur9.md",
              "children": []
            },
            {
              "id": "69e3b5edab9c",
              "title": "13.3.23 SYSCFG user register 10 (SYSCFG_UR10)",
              "slug": "13-3-23-syscfg-user-register-10-syscfg-ur10",
              "level": 3,
              "start_page": 605,
              "end_page": 605,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.23 SYSCFG user register 10 (SYSCFG_UR10)",
              "file": "10_sections/69e3b5edab9c__13-3-23-syscfg-user-register-10-syscfg-ur10.md",
              "children": []
            },
            {
              "id": "fc548d298c9f",
              "title": "13.3.24 SYSCFG user register 11 (SYSCFG_UR11)",
              "slug": "13-3-24-syscfg-user-register-11-syscfg-ur11",
              "level": 3,
              "start_page": 606,
              "end_page": 606,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.24 SYSCFG user register 11 (SYSCFG_UR11)",
              "file": "10_sections/fc548d298c9f__13-3-24-syscfg-user-register-11-syscfg-ur11.md",
              "children": []
            },
            {
              "id": "965b1d16e4bb",
              "title": "13.3.25 SYSCFG user register 12 (SYSCFG_UR12)",
              "slug": "13-3-25-syscfg-user-register-12-syscfg-ur12",
              "level": 3,
              "start_page": 606,
              "end_page": 606,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.25 SYSCFG user register 12 (SYSCFG_UR12)",
              "file": "10_sections/965b1d16e4bb__13-3-25-syscfg-user-register-12-syscfg-ur12.md",
              "children": []
            },
            {
              "id": "69d8fd37f3b4",
              "title": "13.3.26 SYSCFG user register 13 (SYSCFG_UR13)",
              "slug": "13-3-26-syscfg-user-register-13-syscfg-ur13",
              "level": 3,
              "start_page": 607,
              "end_page": 607,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.26 SYSCFG user register 13 (SYSCFG_UR13)",
              "file": "10_sections/69d8fd37f3b4__13-3-26-syscfg-user-register-13-syscfg-ur13.md",
              "children": []
            },
            {
              "id": "c831090ae7f0",
              "title": "13.3.27 SYSCFG user register 14 (SYSCFG_UR14)",
              "slug": "13-3-27-syscfg-user-register-14-syscfg-ur14",
              "level": 3,
              "start_page": 608,
              "end_page": 608,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.27 SYSCFG user register 14 (SYSCFG_UR14)",
              "file": "10_sections/c831090ae7f0__13-3-27-syscfg-user-register-14-syscfg-ur14.md",
              "children": []
            },
            {
              "id": "4d03d785f68b",
              "title": "13.3.28 SYSCFG user register 15 (SYSCFG_UR15)",
              "slug": "13-3-28-syscfg-user-register-15-syscfg-ur15",
              "level": 3,
              "start_page": 609,
              "end_page": 609,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.28 SYSCFG user register 15 (SYSCFG_UR15)",
              "file": "10_sections/4d03d785f68b__13-3-28-syscfg-user-register-15-syscfg-ur15.md",
              "children": []
            },
            {
              "id": "5b9f9a220680",
              "title": "13.3.29 SYSCFG user register 16 (SYSCFG_UR16)",
              "slug": "13-3-29-syscfg-user-register-16-syscfg-ur16",
              "level": 3,
              "start_page": 610,
              "end_page": 610,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.29 SYSCFG user register 16 (SYSCFG_UR16)",
              "file": "10_sections/5b9f9a220680__13-3-29-syscfg-user-register-16-syscfg-ur16.md",
              "children": []
            },
            {
              "id": "3c61b7ed8b63",
              "title": "13.3.30 SYSCFG user register 17 (SYSCFG_UR17)",
              "slug": "13-3-30-syscfg-user-register-17-syscfg-ur17",
              "level": 3,
              "start_page": 610,
              "end_page": 610,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.30 SYSCFG user register 17 (SYSCFG_UR17)",
              "file": "10_sections/3c61b7ed8b63__13-3-30-syscfg-user-register-17-syscfg-ur17.md",
              "children": []
            },
            {
              "id": "489e5b2590ef",
              "title": "13.3.31 SYSCFG register maps",
              "slug": "13-3-31-syscfg-register-maps",
              "level": 3,
              "start_page": 611,
              "end_page": 613,
              "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.31 SYSCFG register maps",
              "file": "10_sections/489e5b2590ef__13-3-31-syscfg-register-maps.md",
              "children": [
                {
                  "id": "ba73b12de1a0",
                  "title": "Table 99. SYSCFG register map and reset values",
                  "slug": "table-99-syscfg-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 611,
                  "end_page": 613,
                  "breadcrumb": "13 System configuration controller (SYSCFG) > 13.3 SYSCFG registers > 13.3.31 SYSCFG register maps > Table 99. SYSCFG register map and reset values",
                  "file": "10_sections/ba73b12de1a0__table-99-syscfg-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "51a4efb5bdce",
      "title": "14 Block interconnect",
      "slug": "14-block-interconnect",
      "level": 1,
      "start_page": 614,
      "end_page": 648,
      "breadcrumb": "14 Block interconnect",
      "file": "10_sections/51a4efb5bdce__14-block-interconnect.md",
      "children": [
        {
          "id": "cd191559a5dd",
          "title": "14.1 Peripheral interconnect",
          "slug": "14-1-peripheral-interconnect",
          "level": 2,
          "start_page": 614,
          "end_page": 632,
          "breadcrumb": "14 Block interconnect > 14.1 Peripheral interconnect",
          "file": "10_sections/cd191559a5dd__14-1-peripheral-interconnect.md",
          "children": [
            {
              "id": "0deb201a3af6",
              "title": "14.1.1 Introduction",
              "slug": "14-1-1-introduction",
              "level": 3,
              "start_page": 614,
              "end_page": 632,
              "breadcrumb": "14 Block interconnect > 14.1 Peripheral interconnect > 14.1.1 Introduction",
              "file": "10_sections/0deb201a3af6__14-1-1-introduction.md",
              "children": []
            },
            {
              "id": "f2c24ac55d61",
              "title": "14.1.2 Connection overview",
              "slug": "14-1-2-connection-overview",
              "level": 3,
              "start_page": 614,
              "end_page": 632,
              "breadcrumb": "14 Block interconnect > 14.1 Peripheral interconnect > 14.1.2 Connection overview",
              "file": "10_sections/f2c24ac55d61__14-1-2-connection-overview.md",
              "children": [
                {
                  "id": "0c0b198f2f63",
                  "title": "Table 100. Peripherals interconnect matrix (D2 domain)",
                  "slug": "table-100-peripherals-interconnect-matrix-d2-domain",
                  "level": 4,
                  "start_page": 615,
                  "end_page": 615,
                  "breadcrumb": "14 Block interconnect > 14.1 Peripheral interconnect > 14.1.2 Connection overview > Table 100. Peripherals interconnect matrix (D2 domain)",
                  "file": "10_sections/0c0b198f2f63__table-100-peripherals-interconnect-matrix-d2-domain.md",
                  "children": []
                },
                {
                  "id": "ca032f6bba0e",
                  "title": "Table 101. Peripherals interconnect matrix (D3 domain)",
                  "slug": "table-101-peripherals-interconnect-matrix-d3-domain",
                  "level": 4,
                  "start_page": 616,
                  "end_page": 616,
                  "breadcrumb": "14 Block interconnect > 14.1 Peripheral interconnect > 14.1.2 Connection overview > Table 101. Peripherals interconnect matrix (D3 domain)",
                  "file": "10_sections/ca032f6bba0e__table-101-peripherals-interconnect-matrix-d3-domain.md",
                  "children": []
                },
                {
                  "id": "9665f874db53",
                  "title": "Table 102. Peripherals interconnect matrix details",
                  "slug": "table-102-peripherals-interconnect-matrix-details",
                  "level": 4,
                  "start_page": 617,
                  "end_page": 632,
                  "breadcrumb": "14 Block interconnect > 14.1 Peripheral interconnect > 14.1.2 Connection overview > Table 102. Peripherals interconnect matrix details",
                  "file": "10_sections/9665f874db53__table-102-peripherals-interconnect-matrix-details.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "7eb87284cf48",
          "title": "14.2 Wakeup from low power modes",
          "slug": "14-2-wakeup-from-low-power-modes",
          "level": 2,
          "start_page": 633,
          "end_page": 637,
          "breadcrumb": "14 Block interconnect > 14.2 Wakeup from low power modes",
          "file": "10_sections/7eb87284cf48__14-2-wakeup-from-low-power-modes.md",
          "children": [
            {
              "id": "d6ec1c95d450",
              "title": "Table 103. EXTI wakeup inputs",
              "slug": "table-103-exti-wakeup-inputs",
              "level": 3,
              "start_page": 634,
              "end_page": 636,
              "breadcrumb": "14 Block interconnect > 14.2 Wakeup from low power modes > Table 103. EXTI wakeup inputs",
              "file": "10_sections/d6ec1c95d450__table-103-exti-wakeup-inputs.md",
              "children": []
            },
            {
              "id": "70ac1cb5b8bc",
              "title": "Table 104. EXTI pending requests clear inputs",
              "slug": "table-104-exti-pending-requests-clear-inputs",
              "level": 3,
              "start_page": 637,
              "end_page": 637,
              "breadcrumb": "14 Block interconnect > 14.2 Wakeup from low power modes > Table 104. EXTI pending requests clear inputs",
              "file": "10_sections/70ac1cb5b8bc__table-104-exti-pending-requests-clear-inputs.md",
              "children": []
            }
          ]
        },
        {
          "id": "b84fe14fdcfc",
          "title": "14.3 DMA",
          "slug": "14-3-dma",
          "level": 2,
          "start_page": 638,
          "end_page": 648,
          "breadcrumb": "14 Block interconnect > 14.3 DMA",
          "file": "10_sections/b84fe14fdcfc__14-3-dma.md",
          "children": [
            {
              "id": "ded845f63bf7",
              "title": "14.3.1 MDMA (D1 domain)",
              "slug": "14-3-1-mdma-d1-domain",
              "level": 3,
              "start_page": 639,
              "end_page": 640,
              "breadcrumb": "14 Block interconnect > 14.3 DMA > 14.3.1 MDMA (D1 domain)",
              "file": "10_sections/ded845f63bf7__14-3-1-mdma-d1-domain.md",
              "children": [
                {
                  "id": "c89357b67e28",
                  "title": "Table 105. MDMA",
                  "slug": "table-105-mdma",
                  "level": 4,
                  "start_page": 639,
                  "end_page": 640,
                  "breadcrumb": "14 Block interconnect > 14.3 DMA > 14.3.1 MDMA (D1 domain) > Table 105. MDMA",
                  "file": "10_sections/c89357b67e28__table-105-mdma.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3dece512ae02",
              "title": "14.3.2 DMAMUX1, DMA1 and DMA2 (D2 domain)",
              "slug": "14-3-2-dmamux1-dma1-and-dma2-d2-domain",
              "level": 3,
              "start_page": 641,
              "end_page": 645,
              "breadcrumb": "14 Block interconnect > 14.3 DMA > 14.3.2 DMAMUX1, DMA1 and DMA2 (D2 domain)",
              "file": "10_sections/3dece512ae02__14-3-2-dmamux1-dma1-and-dma2-d2-domain.md",
              "children": [
                {
                  "id": "275a6bdf4445",
                  "title": "Table 106. DMAMUX1, DMA1 and DMA2 connections",
                  "slug": "table-106-dmamux1-dma1-and-dma2-connections",
                  "level": 4,
                  "start_page": 641,
                  "end_page": 645,
                  "breadcrumb": "14 Block interconnect > 14.3 DMA > 14.3.2 DMAMUX1, DMA1 and DMA2 (D2 domain) > Table 106. DMAMUX1, DMA1 and DMA2 connections",
                  "file": "10_sections/275a6bdf4445__table-106-dmamux1-dma1-and-dma2-connections.md",
                  "children": []
                }
              ]
            },
            {
              "id": "34c057467ad3",
              "title": "14.3.3 DMAMUX2, BDMA (D3 domain)",
              "slug": "14-3-3-dmamux2-bdma-d3-domain",
              "level": 3,
              "start_page": 646,
              "end_page": 648,
              "breadcrumb": "14 Block interconnect > 14.3 DMA > 14.3.3 DMAMUX2, BDMA (D3 domain)",
              "file": "10_sections/34c057467ad3__14-3-3-dmamux2-bdma-d3-domain.md",
              "children": [
                {
                  "id": "d46ea56b2724",
                  "title": "Table 107. DMAMUX2 and BDMA connections",
                  "slug": "table-107-dmamux2-and-bdma-connections",
                  "level": 4,
                  "start_page": 646,
                  "end_page": 648,
                  "breadcrumb": "14 Block interconnect > 14.3 DMA > 14.3.3 DMAMUX2, BDMA (D3 domain) > Table 107. DMAMUX2 and BDMA connections",
                  "file": "10_sections/d46ea56b2724__table-107-dmamux2-and-bdma-connections.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "77a34c4bd5ae",
      "title": "15 MDMA controller (MDMA)",
      "slug": "15-mdma-controller-mdma",
      "level": 1,
      "start_page": 649,
      "end_page": 673,
      "breadcrumb": "15 MDMA controller (MDMA)",
      "file": "10_sections/77a34c4bd5ae__15-mdma-controller-mdma.md",
      "children": [
        {
          "id": "df79555d4b56",
          "title": "15.1 MDMA introduction",
          "slug": "15-1-mdma-introduction",
          "level": 2,
          "start_page": 649,
          "end_page": 650,
          "breadcrumb": "15 MDMA controller (MDMA) > 15.1 MDMA introduction",
          "file": "10_sections/df79555d4b56__15-1-mdma-introduction.md",
          "children": []
        },
        {
          "id": "36c8964c2f03",
          "title": "15.2 MDMA main features",
          "slug": "15-2-mdma-main-features",
          "level": 2,
          "start_page": 649,
          "end_page": 650,
          "breadcrumb": "15 MDMA controller (MDMA) > 15.2 MDMA main features",
          "file": "10_sections/36c8964c2f03__15-2-mdma-main-features.md",
          "children": []
        },
        {
          "id": "9f3e4389b394",
          "title": "15.3 MDMA functional description",
          "slug": "15-3-mdma-functional-description",
          "level": 2,
          "start_page": 651,
          "end_page": 656,
          "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description",
          "file": "10_sections/9f3e4389b394__15-3-mdma-functional-description.md",
          "children": [
            {
              "id": "5ae30158aece",
              "title": "15.3.1 MDMA block diagram",
              "slug": "15-3-1-mdma-block-diagram",
              "level": 3,
              "start_page": 651,
              "end_page": 652,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.1 MDMA block diagram",
              "file": "10_sections/5ae30158aece__15-3-1-mdma-block-diagram.md",
              "children": [
                {
                  "id": "6e3d9e81c5c6",
                  "title": "Figure 83. MDMA block diagram",
                  "slug": "figure-83-mdma-block-diagram",
                  "level": 4,
                  "start_page": 651,
                  "end_page": 652,
                  "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.1 MDMA block diagram > Figure 83. MDMA block diagram",
                  "file": "10_sections/6e3d9e81c5c6__figure-83-mdma-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b1d1dc9c21ce",
              "title": "15.3.2 MDMA internal signals",
              "slug": "15-3-2-mdma-internal-signals",
              "level": 3,
              "start_page": 651,
              "end_page": 652,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.2 MDMA internal signals",
              "file": "10_sections/b1d1dc9c21ce__15-3-2-mdma-internal-signals.md",
              "children": [
                {
                  "id": "b0a9be6a2714",
                  "title": "Table 108. MDMA internal input/output signals",
                  "slug": "table-108-mdma-internal-input-output-signals",
                  "level": 4,
                  "start_page": 651,
                  "end_page": 652,
                  "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.2 MDMA internal signals > Table 108. MDMA internal input/output signals",
                  "file": "10_sections/b0a9be6a2714__table-108-mdma-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "414efa9d292d",
              "title": "15.3.3 MDMA overview",
              "slug": "15-3-3-mdma-overview",
              "level": 3,
              "start_page": 651,
              "end_page": 652,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.3 MDMA overview",
              "file": "10_sections/414efa9d292d__15-3-3-mdma-overview.md",
              "children": []
            },
            {
              "id": "62484ef78179",
              "title": "15.3.4 MDMA channel",
              "slug": "15-3-4-mdma-channel",
              "level": 3,
              "start_page": 653,
              "end_page": 653,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.4 MDMA channel",
              "file": "10_sections/62484ef78179__15-3-4-mdma-channel.md",
              "children": []
            },
            {
              "id": "27c1208014c6",
              "title": "15.3.5 Source, destination and transfer modes",
              "slug": "15-3-5-source-destination-and-transfer-modes",
              "level": 3,
              "start_page": 653,
              "end_page": 653,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.5 Source, destination and transfer modes",
              "file": "10_sections/27c1208014c6__15-3-5-source-destination-and-transfer-modes.md",
              "children": []
            },
            {
              "id": "abb0885f1729",
              "title": "15.3.6 Pointer update",
              "slug": "15-3-6-pointer-update",
              "level": 3,
              "start_page": 653,
              "end_page": 653,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.6 Pointer update",
              "file": "10_sections/abb0885f1729__15-3-6-pointer-update.md",
              "children": []
            },
            {
              "id": "1dce351c2a7b",
              "title": "15.3.7 MDMA buffer transfer",
              "slug": "15-3-7-mdma-buffer-transfer",
              "level": 3,
              "start_page": 654,
              "end_page": 654,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.7 MDMA buffer transfer",
              "file": "10_sections/1dce351c2a7b__15-3-7-mdma-buffer-transfer.md",
              "children": []
            },
            {
              "id": "817c728cd6e2",
              "title": "15.3.8 Request arbitration",
              "slug": "15-3-8-request-arbitration",
              "level": 3,
              "start_page": 655,
              "end_page": 655,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.8 Request arbitration",
              "file": "10_sections/817c728cd6e2__15-3-8-request-arbitration.md",
              "children": []
            },
            {
              "id": "959e5c0b265e",
              "title": "15.3.9 FIFO",
              "slug": "15-3-9-fifo",
              "level": 3,
              "start_page": 655,
              "end_page": 655,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.9 FIFO",
              "file": "10_sections/959e5c0b265e__15-3-9-fifo.md",
              "children": []
            },
            {
              "id": "d4a82fe200a0",
              "title": "15.3.10 Block transfer",
              "slug": "15-3-10-block-transfer",
              "level": 3,
              "start_page": 655,
              "end_page": 655,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.10 Block transfer",
              "file": "10_sections/d4a82fe200a0__15-3-10-block-transfer.md",
              "children": []
            },
            {
              "id": "e86c84079d3b",
              "title": "15.3.11 Block repeat mode",
              "slug": "15-3-11-block-repeat-mode",
              "level": 3,
              "start_page": 656,
              "end_page": 656,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.11 Block repeat mode",
              "file": "10_sections/e86c84079d3b__15-3-11-block-repeat-mode.md",
              "children": []
            },
            {
              "id": "77d7196ed0a8",
              "title": "15.3.12 Linked-list mode",
              "slug": "15-3-12-linked-list-mode",
              "level": 3,
              "start_page": 656,
              "end_page": 656,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.12 Linked-list mode",
              "file": "10_sections/77d7196ed0a8__15-3-12-linked-list-mode.md",
              "children": []
            },
            {
              "id": "4d1e8823f89e",
              "title": "15.3.13 MDMA transfer completion",
              "slug": "15-3-13-mdma-transfer-completion",
              "level": 3,
              "start_page": 656,
              "end_page": 656,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.13 MDMA transfer completion",
              "file": "10_sections/4d1e8823f89e__15-3-13-mdma-transfer-completion.md",
              "children": []
            },
            {
              "id": "17e5d81002ad",
              "title": "15.3.14 MDMA transfer suspension",
              "slug": "15-3-14-mdma-transfer-suspension",
              "level": 3,
              "start_page": 656,
              "end_page": 656,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.14 MDMA transfer suspension",
              "file": "10_sections/17e5d81002ad__15-3-14-mdma-transfer-suspension.md",
              "children": []
            },
            {
              "id": "e54e029b77be",
              "title": "15.3.15 Error management",
              "slug": "15-3-15-error-management",
              "level": 3,
              "start_page": 657,
              "end_page": 657,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.3 MDMA functional description > 15.3.15 Error management",
              "file": "10_sections/e54e029b77be__15-3-15-error-management.md",
              "children": []
            }
          ]
        },
        {
          "id": "278156908272",
          "title": "15.4 MDMA interrupts",
          "slug": "15-4-mdma-interrupts",
          "level": 2,
          "start_page": 657,
          "end_page": 657,
          "breadcrumb": "15 MDMA controller (MDMA) > 15.4 MDMA interrupts",
          "file": "10_sections/278156908272__15-4-mdma-interrupts.md",
          "children": [
            {
              "id": "ada2b27bfd85",
              "title": "Table 109. MDMA interrupt requests",
              "slug": "table-109-mdma-interrupt-requests",
              "level": 3,
              "start_page": 657,
              "end_page": 657,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.4 MDMA interrupts > Table 109. MDMA interrupt requests",
              "file": "10_sections/ada2b27bfd85__table-109-mdma-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "7b4ee49d6f3c",
          "title": "15.5 MDMA registers",
          "slug": "15-5-mdma-registers",
          "level": 2,
          "start_page": 658,
          "end_page": 673,
          "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers",
          "file": "10_sections/7b4ee49d6f3c__15-5-mdma-registers.md",
          "children": [
            {
              "id": "c5a450d28ad6",
              "title": "15.5.1 MDMA global interrupt status register (MDMA_GISR0)",
              "slug": "15-5-1-mdma-global-interrupt-status-register-mdma-gisr0",
              "level": 3,
              "start_page": 658,
              "end_page": 659,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.1 MDMA global interrupt status register (MDMA_GISR0)",
              "file": "10_sections/c5a450d28ad6__15-5-1-mdma-global-interrupt-status-register-mdma-gisr0.md",
              "children": []
            },
            {
              "id": "961930f2c479",
              "title": "15.5.2 MDMA channel x interrupt status register (MDMA_CxISR)",
              "slug": "15-5-2-mdma-channel-x-interrupt-status-register-mdma-cxisr",
              "level": 3,
              "start_page": 658,
              "end_page": 659,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.2 MDMA channel x interrupt status register (MDMA_CxISR)",
              "file": "10_sections/961930f2c479__15-5-2-mdma-channel-x-interrupt-status-register-mdma-cxisr.md",
              "children": []
            },
            {
              "id": "586b9ef76dfb",
              "title": "15.5.3 MDMA channel x interrupt flag clear register (MDMA_CxIFCR)",
              "slug": "15-5-3-mdma-channel-x-interrupt-flag-clear-register-mdma-cxifcr",
              "level": 3,
              "start_page": 660,
              "end_page": 660,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.3 MDMA channel x interrupt flag clear register (MDMA_CxIFCR)",
              "file": "10_sections/586b9ef76dfb__15-5-3-mdma-channel-x-interrupt-flag-clear-register-mdma-cxifcr.md",
              "children": []
            },
            {
              "id": "65cf5638190d",
              "title": "15.5.4 MDMA channel x error status register (MDMA_CxESR)",
              "slug": "15-5-4-mdma-channel-x-error-status-register-mdma-cxesr",
              "level": 3,
              "start_page": 660,
              "end_page": 660,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.4 MDMA channel x error status register (MDMA_CxESR)",
              "file": "10_sections/65cf5638190d__15-5-4-mdma-channel-x-error-status-register-mdma-cxesr.md",
              "children": []
            },
            {
              "id": "514c86bc5d5a",
              "title": "15.5.5 MDMA channel x control register (MDMA_CxCR)",
              "slug": "15-5-5-mdma-channel-x-control-register-mdma-cxcr",
              "level": 3,
              "start_page": 661,
              "end_page": 662,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.5 MDMA channel x control register (MDMA_CxCR)",
              "file": "10_sections/514c86bc5d5a__15-5-5-mdma-channel-x-control-register-mdma-cxcr.md",
              "children": []
            },
            {
              "id": "f00a61e75064",
              "title": "15.5.6 MDMA channel x transfer configuration register (MDMA_CxTCR)",
              "slug": "15-5-6-mdma-channel-x-transfer-configuration-register-mdma-cxtcr",
              "level": 3,
              "start_page": 663,
              "end_page": 666,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.6 MDMA channel x transfer configuration register (MDMA_CxTCR)",
              "file": "10_sections/f00a61e75064__15-5-6-mdma-channel-x-transfer-configuration-register-mdma-cxtcr.md",
              "children": []
            },
            {
              "id": "795b3526722c",
              "title": "15.5.7 MDMA channel x block number of data register (MDMA_CxBNDTR)",
              "slug": "15-5-7-mdma-channel-x-block-number-of-data-register-mdma-cxbndtr",
              "level": 3,
              "start_page": 667,
              "end_page": 667,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.7 MDMA channel x block number of data register (MDMA_CxBNDTR)",
              "file": "10_sections/795b3526722c__15-5-7-mdma-channel-x-block-number-of-data-register-mdma-cxbndtr.md",
              "children": []
            },
            {
              "id": "42646acbf75d",
              "title": "15.5.8 MDMA channel x source address register (MDMA_CxSAR)",
              "slug": "15-5-8-mdma-channel-x-source-address-register-mdma-cxsar",
              "level": 3,
              "start_page": 668,
              "end_page": 668,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.8 MDMA channel x source address register (MDMA_CxSAR)",
              "file": "10_sections/42646acbf75d__15-5-8-mdma-channel-x-source-address-register-mdma-cxsar.md",
              "children": []
            },
            {
              "id": "922e00c2d12d",
              "title": "15.5.9 MDMA channel x destination address register (MDMA_CxDAR)",
              "slug": "15-5-9-mdma-channel-x-destination-address-register-mdma-cxdar",
              "level": 3,
              "start_page": 669,
              "end_page": 669,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.9 MDMA channel x destination address register (MDMA_CxDAR)",
              "file": "10_sections/922e00c2d12d__15-5-9-mdma-channel-x-destination-address-register-mdma-cxdar.md",
              "children": []
            },
            {
              "id": "fa0e3a61df97",
              "title": "15.5.10 MDMA channel x block repeat address update register (MDMA_CxBRUR)",
              "slug": "15-5-10-mdma-channel-x-block-repeat-address-update-register-mdma-cxbrur",
              "level": 3,
              "start_page": 669,
              "end_page": 669,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.10 MDMA channel x block repeat address update register (MDMA_CxBRUR)",
              "file": "10_sections/fa0e3a61df97__15-5-10-mdma-channel-x-block-repeat-address-update-register-mdma-cxbrur.md",
              "children": []
            },
            {
              "id": "a44c38fa2418",
              "title": "15.5.11 MDMA channel x link address register (MDMA_CxLAR)",
              "slug": "15-5-11-mdma-channel-x-link-address-register-mdma-cxlar",
              "level": 3,
              "start_page": 670,
              "end_page": 670,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.11 MDMA channel x link address register (MDMA_CxLAR)",
              "file": "10_sections/a44c38fa2418__15-5-11-mdma-channel-x-link-address-register-mdma-cxlar.md",
              "children": []
            },
            {
              "id": "92d559ab8ac1",
              "title": "15.5.12 MDMA channel x trigger and bus selection register (MDMA_CxTBR)",
              "slug": "15-5-12-mdma-channel-x-trigger-and-bus-selection-register-mdma-cxtbr",
              "level": 3,
              "start_page": 671,
              "end_page": 671,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.12 MDMA channel x trigger and bus selection register (MDMA_CxTBR)",
              "file": "10_sections/92d559ab8ac1__15-5-12-mdma-channel-x-trigger-and-bus-selection-register-mdma-cxtbr.md",
              "children": []
            },
            {
              "id": "85e14a6610e9",
              "title": "15.5.13 MDMA channel x mask address register (MDMA_CxMAR)",
              "slug": "15-5-13-mdma-channel-x-mask-address-register-mdma-cxmar",
              "level": 3,
              "start_page": 672,
              "end_page": 672,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.13 MDMA channel x mask address register (MDMA_CxMAR)",
              "file": "10_sections/85e14a6610e9__15-5-13-mdma-channel-x-mask-address-register-mdma-cxmar.md",
              "children": []
            },
            {
              "id": "4c86e5fa0f5f",
              "title": "15.5.14 MDMA channel x mask data register (MDMA_CxMDR)",
              "slug": "15-5-14-mdma-channel-x-mask-data-register-mdma-cxmdr",
              "level": 3,
              "start_page": 672,
              "end_page": 672,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.14 MDMA channel x mask data register (MDMA_CxMDR)",
              "file": "10_sections/4c86e5fa0f5f__15-5-14-mdma-channel-x-mask-data-register-mdma-cxmdr.md",
              "children": []
            },
            {
              "id": "dcee4d3a7baa",
              "title": "15.5.15 MDMA register map",
              "slug": "15-5-15-mdma-register-map",
              "level": 3,
              "start_page": 673,
              "end_page": 673,
              "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.15 MDMA register map",
              "file": "10_sections/dcee4d3a7baa__15-5-15-mdma-register-map.md",
              "children": [
                {
                  "id": "04791aa1d132",
                  "title": "Table 110. MDMA register map and reset values",
                  "slug": "table-110-mdma-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 673,
                  "end_page": 673,
                  "breadcrumb": "15 MDMA controller (MDMA) > 15.5 MDMA registers > 15.5.15 MDMA register map > Table 110. MDMA register map and reset values",
                  "file": "10_sections/04791aa1d132__table-110-mdma-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "8c9e5fe96844",
      "title": "16 Direct memory access controller (DMA)",
      "slug": "16-direct-memory-access-controller-dma",
      "level": 1,
      "start_page": 674,
      "end_page": 707,
      "breadcrumb": "16 Direct memory access controller (DMA)",
      "file": "10_sections/8c9e5fe96844__16-direct-memory-access-controller-dma.md",
      "children": [
        {
          "id": "e8ed25852390",
          "title": "16.1 DMA introduction",
          "slug": "16-1-dma-introduction",
          "level": 2,
          "start_page": 674,
          "end_page": 675,
          "breadcrumb": "16 Direct memory access controller (DMA) > 16.1 DMA introduction",
          "file": "10_sections/e8ed25852390__16-1-dma-introduction.md",
          "children": []
        },
        {
          "id": "d73c171f9ad7",
          "title": "16.2 DMA main features",
          "slug": "16-2-dma-main-features",
          "level": 2,
          "start_page": 674,
          "end_page": 675,
          "breadcrumb": "16 Direct memory access controller (DMA) > 16.2 DMA main features",
          "file": "10_sections/d73c171f9ad7__16-2-dma-main-features.md",
          "children": []
        },
        {
          "id": "9e3eff5b5469",
          "title": "16.3 DMA functional description",
          "slug": "16-3-dma-functional-description",
          "level": 2,
          "start_page": 676,
          "end_page": 693,
          "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description",
          "file": "10_sections/9e3eff5b5469__16-3-dma-functional-description.md",
          "children": [
            {
              "id": "e8b89814b867",
              "title": "16.3.1 DMA block diagram",
              "slug": "16-3-1-dma-block-diagram",
              "level": 3,
              "start_page": 676,
              "end_page": 676,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.1 DMA block diagram",
              "file": "10_sections/e8b89814b867__16-3-1-dma-block-diagram.md",
              "children": [
                {
                  "id": "3b95657f7b20",
                  "title": "Figure 84. DMA block diagram",
                  "slug": "figure-84-dma-block-diagram",
                  "level": 4,
                  "start_page": 676,
                  "end_page": 676,
                  "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.1 DMA block diagram > Figure 84. DMA block diagram",
                  "file": "10_sections/3b95657f7b20__figure-84-dma-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0bde7508b835",
              "title": "16.3.2 DMA internal signals",
              "slug": "16-3-2-dma-internal-signals",
              "level": 3,
              "start_page": 676,
              "end_page": 676,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.2 DMA internal signals",
              "file": "10_sections/0bde7508b835__16-3-2-dma-internal-signals.md",
              "children": [
                {
                  "id": "eb0804ab6086",
                  "title": "Table 111. DMA internal input/output signals",
                  "slug": "table-111-dma-internal-input-output-signals",
                  "level": 4,
                  "start_page": 676,
                  "end_page": 676,
                  "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.2 DMA internal signals > Table 111. DMA internal input/output signals",
                  "file": "10_sections/eb0804ab6086__table-111-dma-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "59f80ad1ff42",
              "title": "16.3.3 DMA overview",
              "slug": "16-3-3-dma-overview",
              "level": 3,
              "start_page": 676,
              "end_page": 676,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.3 DMA overview",
              "file": "10_sections/59f80ad1ff42__16-3-3-dma-overview.md",
              "children": []
            },
            {
              "id": "fe896e1ea725",
              "title": "16.3.4 DMA transactions",
              "slug": "16-3-4-dma-transactions",
              "level": 3,
              "start_page": 677,
              "end_page": 677,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.4 DMA transactions",
              "file": "10_sections/fe896e1ea725__16-3-4-dma-transactions.md",
              "children": []
            },
            {
              "id": "5c002401a114",
              "title": "16.3.5 DMA request mapping",
              "slug": "16-3-5-dma-request-mapping",
              "level": 3,
              "start_page": 677,
              "end_page": 677,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.5 DMA request mapping",
              "file": "10_sections/5c002401a114__16-3-5-dma-request-mapping.md",
              "children": []
            },
            {
              "id": "801b778d8345",
              "title": "16.3.6 Arbiter",
              "slug": "16-3-6-arbiter",
              "level": 3,
              "start_page": 678,
              "end_page": 681,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.6 Arbiter",
              "file": "10_sections/801b778d8345__16-3-6-arbiter.md",
              "children": []
            },
            {
              "id": "0054eb8afe9c",
              "title": "16.3.7 DMA streams",
              "slug": "16-3-7-dma-streams",
              "level": 3,
              "start_page": 678,
              "end_page": 681,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.7 DMA streams",
              "file": "10_sections/0054eb8afe9c__16-3-7-dma-streams.md",
              "children": []
            },
            {
              "id": "eaf253b5e979",
              "title": "16.3.8 Source, destination and transfer modes",
              "slug": "16-3-8-source-destination-and-transfer-modes",
              "level": 3,
              "start_page": 678,
              "end_page": 681,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.8 Source, destination and transfer modes",
              "file": "10_sections/eaf253b5e979__16-3-8-source-destination-and-transfer-modes.md",
              "children": [
                {
                  "id": "59cecd8a6d4e",
                  "title": "Table 112. Source and destination address",
                  "slug": "table-112-source-and-destination-address",
                  "level": 4,
                  "start_page": 678,
                  "end_page": 679,
                  "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.8 Source, destination and transfer modes > Table 112. Source and destination address",
                  "file": "10_sections/59cecd8a6d4e__table-112-source-and-destination-address.md",
                  "children": []
                },
                {
                  "id": "fbddf9e7c244",
                  "title": "Figure 85. Peripheral-to-memory mode",
                  "slug": "figure-85-peripheral-to-memory-mode",
                  "level": 4,
                  "start_page": 680,
                  "end_page": 680,
                  "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.8 Source, destination and transfer modes > Figure 85. Peripheral-to-memory mode",
                  "file": "10_sections/fbddf9e7c244__figure-85-peripheral-to-memory-mode.md",
                  "children": []
                },
                {
                  "id": "7626252ec8a5",
                  "title": "Figure 86. Memory-to-peripheral mode",
                  "slug": "figure-86-memory-to-peripheral-mode",
                  "level": 4,
                  "start_page": 681,
                  "end_page": 681,
                  "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.8 Source, destination and transfer modes > Figure 86. Memory-to-peripheral mode",
                  "file": "10_sections/7626252ec8a5__figure-86-memory-to-peripheral-mode.md",
                  "children": []
                },
                {
                  "id": "4ad80f287dff",
                  "title": "Figure 87. Memory-to-memory mode",
                  "slug": "figure-87-memory-to-memory-mode",
                  "level": 4,
                  "start_page": 682,
                  "end_page": 682,
                  "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.8 Source, destination and transfer modes > Figure 87. Memory-to-memory mode",
                  "file": "10_sections/4ad80f287dff__figure-87-memory-to-memory-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "838f6658ab98",
              "title": "16.3.9 Pointer incrementation",
              "slug": "16-3-9-pointer-incrementation",
              "level": 3,
              "start_page": 682,
              "end_page": 682,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.9 Pointer incrementation",
              "file": "10_sections/838f6658ab98__16-3-9-pointer-incrementation.md",
              "children": []
            },
            {
              "id": "c5b322f62bba",
              "title": "16.3.10 Circular mode",
              "slug": "16-3-10-circular-mode",
              "level": 3,
              "start_page": 683,
              "end_page": 683,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.10 Circular mode",
              "file": "10_sections/c5b322f62bba__16-3-10-circular-mode.md",
              "children": []
            },
            {
              "id": "5877e8791c82",
              "title": "16.3.11 Double-buffer mode",
              "slug": "16-3-11-double-buffer-mode",
              "level": 3,
              "start_page": 683,
              "end_page": 683,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.11 Double-buffer mode",
              "file": "10_sections/5877e8791c82__16-3-11-double-buffer-mode.md",
              "children": [
                {
                  "id": "d4089be2e8ea",
                  "title": "Table 113. Source and destination address registers in double-buffer mode (DBM = 1)",
                  "slug": "table-113-source-and-destination-address-registers-in-double-buffer-mode-dbm-1",
                  "level": 4,
                  "start_page": 684,
                  "end_page": 684,
                  "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.11 Double-buffer mode > Table 113. Source and destination address registers in double-buffer mode (DBM = 1)",
                  "file": "10_sections/d4089be2e8ea__table-113-source-and-destination-address-registers-in-double-buffer-mode-dbm-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "32b4596cf603",
              "title": "16.3.12 Programmable data width, packing/unpacking, endianness",
              "slug": "16-3-12-programmable-data-width-packing-unpacking-endianness",
              "level": 3,
              "start_page": 684,
              "end_page": 684,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.12 Programmable data width, packing/unpacking, endianness",
              "file": "10_sections/32b4596cf603__16-3-12-programmable-data-width-packing-unpacking-endianness.md",
              "children": [
                {
                  "id": "6fc906da0d33",
                  "title": "Table 114. Packing/unpacking and endian behavior (bit PINC = MINC = 1)",
                  "slug": "table-114-packing-unpacking-and-endian-behavior-bit-pinc-minc-1",
                  "level": 4,
                  "start_page": 685,
                  "end_page": 685,
                  "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.12 Programmable data width, packing/unpacking, endianness > Table 114. Packing/unpacking and endian behavior (bit PINC = MINC = 1)",
                  "file": "10_sections/6fc906da0d33__table-114-packing-unpacking-and-endian-behavior-bit-pinc-minc-1.md",
                  "children": []
                },
                {
                  "id": "57bb537c601b",
                  "title": "Table 115. Restriction on NDT versus PSIZE and MSIZE",
                  "slug": "table-115-restriction-on-ndt-versus-psize-and-msize",
                  "level": 4,
                  "start_page": 685,
                  "end_page": 685,
                  "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.12 Programmable data width, packing/unpacking, endianness > Table 115. Restriction on NDT versus PSIZE and MSIZE",
                  "file": "10_sections/57bb537c601b__table-115-restriction-on-ndt-versus-psize-and-msize.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7f3ed14f0af6",
              "title": "16.3.13 Single and burst transfers",
              "slug": "16-3-13-single-and-burst-transfers",
              "level": 3,
              "start_page": 685,
              "end_page": 685,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.13 Single and burst transfers",
              "file": "10_sections/7f3ed14f0af6__16-3-13-single-and-burst-transfers.md",
              "children": []
            },
            {
              "id": "bfefe463f881",
              "title": "16.3.14 FIFO",
              "slug": "16-3-14-fifo",
              "level": 3,
              "start_page": 686,
              "end_page": 688,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.14 FIFO",
              "file": "10_sections/bfefe463f881__16-3-14-fifo.md",
              "children": [
                {
                  "id": "97664df4539a",
                  "title": "Figure 88. FIFO structure",
                  "slug": "figure-88-fifo-structure",
                  "level": 4,
                  "start_page": 687,
                  "end_page": 687,
                  "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.14 FIFO > Figure 88. FIFO structure",
                  "file": "10_sections/97664df4539a__figure-88-fifo-structure.md",
                  "children": []
                },
                {
                  "id": "2effaaf74676",
                  "title": "Table 116. FIFO threshold configurations",
                  "slug": "table-116-fifo-threshold-configurations",
                  "level": 4,
                  "start_page": 688,
                  "end_page": 688,
                  "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.14 FIFO > Table 116. FIFO threshold configurations",
                  "file": "10_sections/2effaaf74676__table-116-fifo-threshold-configurations.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3dba9cd16d4a",
              "title": "16.3.15 DMA transfer completion",
              "slug": "16-3-15-dma-transfer-completion",
              "level": 3,
              "start_page": 689,
              "end_page": 689,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.15 DMA transfer completion",
              "file": "10_sections/3dba9cd16d4a__16-3-15-dma-transfer-completion.md",
              "children": []
            },
            {
              "id": "31052be177d1",
              "title": "16.3.16 DMA transfer suspension",
              "slug": "16-3-16-dma-transfer-suspension",
              "level": 3,
              "start_page": 690,
              "end_page": 690,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.16 DMA transfer suspension",
              "file": "10_sections/31052be177d1__16-3-16-dma-transfer-suspension.md",
              "children": []
            },
            {
              "id": "4ac354aac969",
              "title": "16.3.17 Flow controller",
              "slug": "16-3-17-flow-controller",
              "level": 3,
              "start_page": 691,
              "end_page": 691,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.17 Flow controller",
              "file": "10_sections/4ac354aac969__16-3-17-flow-controller.md",
              "children": []
            },
            {
              "id": "579ae5028f00",
              "title": "16.3.18 Summary of the possible DMA configurations",
              "slug": "16-3-18-summary-of-the-possible-dma-configurations",
              "level": 3,
              "start_page": 692,
              "end_page": 692,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.18 Summary of the possible DMA configurations",
              "file": "10_sections/579ae5028f00__16-3-18-summary-of-the-possible-dma-configurations.md",
              "children": [
                {
                  "id": "b91271440ed9",
                  "title": "Table 117. Possible DMA configurations",
                  "slug": "table-117-possible-dma-configurations",
                  "level": 4,
                  "start_page": 692,
                  "end_page": 692,
                  "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.18 Summary of the possible DMA configurations > Table 117. Possible DMA configurations",
                  "file": "10_sections/b91271440ed9__table-117-possible-dma-configurations.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c67fbd2e8875",
              "title": "16.3.19 Stream configuration procedure",
              "slug": "16-3-19-stream-configuration-procedure",
              "level": 3,
              "start_page": 692,
              "end_page": 692,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.19 Stream configuration procedure",
              "file": "10_sections/c67fbd2e8875__16-3-19-stream-configuration-procedure.md",
              "children": []
            },
            {
              "id": "6ab12e92a8cd",
              "title": "16.3.20 Error management",
              "slug": "16-3-20-error-management",
              "level": 3,
              "start_page": 693,
              "end_page": 693,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.3 DMA functional description > 16.3.20 Error management",
              "file": "10_sections/6ab12e92a8cd__16-3-20-error-management.md",
              "children": []
            }
          ]
        },
        {
          "id": "cd11fdce991e",
          "title": "16.4 DMA interrupts",
          "slug": "16-4-dma-interrupts",
          "level": 2,
          "start_page": 694,
          "end_page": 694,
          "breadcrumb": "16 Direct memory access controller (DMA) > 16.4 DMA interrupts",
          "file": "10_sections/cd11fdce991e__16-4-dma-interrupts.md",
          "children": [
            {
              "id": "d708cf960897",
              "title": "Table 118. DMA interrupt requests",
              "slug": "table-118-dma-interrupt-requests",
              "level": 3,
              "start_page": 694,
              "end_page": 694,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.4 DMA interrupts > Table 118. DMA interrupt requests",
              "file": "10_sections/d708cf960897__table-118-dma-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "e5aa18fc77f5",
          "title": "16.5 DMA registers",
          "slug": "16-5-dma-registers",
          "level": 2,
          "start_page": 695,
          "end_page": 707,
          "breadcrumb": "16 Direct memory access controller (DMA) > 16.5 DMA registers",
          "file": "10_sections/e5aa18fc77f5__16-5-dma-registers.md",
          "children": [
            {
              "id": "c187280fc76e",
              "title": "16.5.1 DMA low interrupt status register (DMA_LISR)",
              "slug": "16-5-1-dma-low-interrupt-status-register-dma-lisr",
              "level": 3,
              "start_page": 695,
              "end_page": 695,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.5 DMA registers > 16.5.1 DMA low interrupt status register (DMA_LISR)",
              "file": "10_sections/c187280fc76e__16-5-1-dma-low-interrupt-status-register-dma-lisr.md",
              "children": []
            },
            {
              "id": "e7d53a5c6d1d",
              "title": "16.5.2 DMA high interrupt status register (DMA_HISR)",
              "slug": "16-5-2-dma-high-interrupt-status-register-dma-hisr",
              "level": 3,
              "start_page": 696,
              "end_page": 696,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.5 DMA registers > 16.5.2 DMA high interrupt status register (DMA_HISR)",
              "file": "10_sections/e7d53a5c6d1d__16-5-2-dma-high-interrupt-status-register-dma-hisr.md",
              "children": []
            },
            {
              "id": "cce2ccabbb33",
              "title": "16.5.3 DMA low interrupt flag clear register (DMA_LIFCR)",
              "slug": "16-5-3-dma-low-interrupt-flag-clear-register-dma-lifcr",
              "level": 3,
              "start_page": 697,
              "end_page": 697,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.5 DMA registers > 16.5.3 DMA low interrupt flag clear register (DMA_LIFCR)",
              "file": "10_sections/cce2ccabbb33__16-5-3-dma-low-interrupt-flag-clear-register-dma-lifcr.md",
              "children": []
            },
            {
              "id": "8b594b64c282",
              "title": "16.5.4 DMA high interrupt flag clear register (DMA_HIFCR)",
              "slug": "16-5-4-dma-high-interrupt-flag-clear-register-dma-hifcr",
              "level": 3,
              "start_page": 697,
              "end_page": 697,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.5 DMA registers > 16.5.4 DMA high interrupt flag clear register (DMA_HIFCR)",
              "file": "10_sections/8b594b64c282__16-5-4-dma-high-interrupt-flag-clear-register-dma-hifcr.md",
              "children": []
            },
            {
              "id": "79bdf90c9578",
              "title": "16.5.5 DMA stream x configuration register (DMA_SxCR)",
              "slug": "16-5-5-dma-stream-x-configuration-register-dma-sxcr",
              "level": 3,
              "start_page": 698,
              "end_page": 700,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.5 DMA registers > 16.5.5 DMA stream x configuration register (DMA_SxCR)",
              "file": "10_sections/79bdf90c9578__16-5-5-dma-stream-x-configuration-register-dma-sxcr.md",
              "children": []
            },
            {
              "id": "71a3e07433b5",
              "title": "16.5.6 DMA stream x number of data register (DMA_SxNDTR)",
              "slug": "16-5-6-dma-stream-x-number-of-data-register-dma-sxndtr",
              "level": 3,
              "start_page": 701,
              "end_page": 701,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.5 DMA registers > 16.5.6 DMA stream x number of data register (DMA_SxNDTR)",
              "file": "10_sections/71a3e07433b5__16-5-6-dma-stream-x-number-of-data-register-dma-sxndtr.md",
              "children": []
            },
            {
              "id": "b70f56557c9b",
              "title": "16.5.7 DMA stream x peripheral address register (DMA_SxPAR)",
              "slug": "16-5-7-dma-stream-x-peripheral-address-register-dma-sxpar",
              "level": 3,
              "start_page": 701,
              "end_page": 701,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.5 DMA registers > 16.5.7 DMA stream x peripheral address register (DMA_SxPAR)",
              "file": "10_sections/b70f56557c9b__16-5-7-dma-stream-x-peripheral-address-register-dma-sxpar.md",
              "children": []
            },
            {
              "id": "4f9e290631d2",
              "title": "16.5.8 DMA stream x memory 0 address register (DMA_SxM0AR)",
              "slug": "16-5-8-dma-stream-x-memory-0-address-register-dma-sxm0ar",
              "level": 3,
              "start_page": 702,
              "end_page": 702,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.5 DMA registers > 16.5.8 DMA stream x memory 0 address register (DMA_SxM0AR)",
              "file": "10_sections/4f9e290631d2__16-5-8-dma-stream-x-memory-0-address-register-dma-sxm0ar.md",
              "children": []
            },
            {
              "id": "2508052c847f",
              "title": "16.5.9 DMA stream x memory 1 address register (DMA_SxM1AR)",
              "slug": "16-5-9-dma-stream-x-memory-1-address-register-dma-sxm1ar",
              "level": 3,
              "start_page": 702,
              "end_page": 702,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.5 DMA registers > 16.5.9 DMA stream x memory 1 address register (DMA_SxM1AR)",
              "file": "10_sections/2508052c847f__16-5-9-dma-stream-x-memory-1-address-register-dma-sxm1ar.md",
              "children": []
            },
            {
              "id": "b0f74fcca460",
              "title": "16.5.10 DMA stream x FIFO control register (DMA_SxFCR)",
              "slug": "16-5-10-dma-stream-x-fifo-control-register-dma-sxfcr",
              "level": 3,
              "start_page": 703,
              "end_page": 703,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.5 DMA registers > 16.5.10 DMA stream x FIFO control register (DMA_SxFCR)",
              "file": "10_sections/b0f74fcca460__16-5-10-dma-stream-x-fifo-control-register-dma-sxfcr.md",
              "children": []
            },
            {
              "id": "2c7ebb94145c",
              "title": "16.5.11 DMA register map",
              "slug": "16-5-11-dma-register-map",
              "level": 3,
              "start_page": 704,
              "end_page": 707,
              "breadcrumb": "16 Direct memory access controller (DMA) > 16.5 DMA registers > 16.5.11 DMA register map",
              "file": "10_sections/2c7ebb94145c__16-5-11-dma-register-map.md",
              "children": [
                {
                  "id": "8ce984e7686e",
                  "title": "Table 119. DMA register map and reset values",
                  "slug": "table-119-dma-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 704,
                  "end_page": 707,
                  "breadcrumb": "16 Direct memory access controller (DMA) > 16.5 DMA registers > 16.5.11 DMA register map > Table 119. DMA register map and reset values",
                  "file": "10_sections/8ce984e7686e__table-119-dma-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "c4ece10fd64b",
      "title": "17 Basic direct memory access controller (BDMA)",
      "slug": "17-basic-direct-memory-access-controller-bdma",
      "level": 1,
      "start_page": 708,
      "end_page": 730,
      "breadcrumb": "17 Basic direct memory access controller (BDMA)",
      "file": "10_sections/c4ece10fd64b__17-basic-direct-memory-access-controller-bdma.md",
      "children": [
        {
          "id": "81ebfb0995eb",
          "title": "17.1 Introduction",
          "slug": "17-1-introduction",
          "level": 2,
          "start_page": 708,
          "end_page": 708,
          "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.1 Introduction",
          "file": "10_sections/81ebfb0995eb__17-1-introduction.md",
          "children": []
        },
        {
          "id": "248b56ab6cfd",
          "title": "17.2 BDMA main features",
          "slug": "17-2-bdma-main-features",
          "level": 2,
          "start_page": 708,
          "end_page": 708,
          "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.2 BDMA main features",
          "file": "10_sections/248b56ab6cfd__17-2-bdma-main-features.md",
          "children": []
        },
        {
          "id": "23a91edcf1d9",
          "title": "17.3 BDMA implementation",
          "slug": "17-3-bdma-implementation",
          "level": 2,
          "start_page": 709,
          "end_page": 717,
          "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.3 BDMA implementation",
          "file": "10_sections/23a91edcf1d9__17-3-bdma-implementation.md",
          "children": [
            {
              "id": "815306963e46",
              "title": "17.3.1 BDMA",
              "slug": "17-3-1-bdma",
              "level": 3,
              "start_page": 709,
              "end_page": 709,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.3 BDMA implementation > 17.3.1 BDMA",
              "file": "10_sections/815306963e46__17-3-1-bdma.md",
              "children": [
                {
                  "id": "0e15b11bf3e4",
                  "title": "Table 120. BDMA implementation",
                  "slug": "table-120-bdma-implementation",
                  "level": 4,
                  "start_page": 709,
                  "end_page": 709,
                  "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.3 BDMA implementation > 17.3.1 BDMA > Table 120. BDMA implementation",
                  "file": "10_sections/0e15b11bf3e4__table-120-bdma-implementation.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8fa4c6830dba",
              "title": "17.3.2 BDMA request mapping",
              "slug": "17-3-2-bdma-request-mapping",
              "level": 3,
              "start_page": 709,
              "end_page": 709,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.3 BDMA implementation > 17.3.2 BDMA request mapping",
              "file": "10_sections/8fa4c6830dba__17-3-2-bdma-request-mapping.md",
              "children": []
            }
          ]
        },
        {
          "id": "e5ea881157c1",
          "title": "17.4 BDMA functional description",
          "slug": "17-4-bdma-functional-description",
          "level": 2,
          "start_page": 709,
          "end_page": 717,
          "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.4 BDMA functional description",
          "file": "10_sections/e5ea881157c1__17-4-bdma-functional-description.md",
          "children": [
            {
              "id": "4e40193c320a",
              "title": "17.4.1 BDMA block diagram",
              "slug": "17-4-1-bdma-block-diagram",
              "level": 3,
              "start_page": 709,
              "end_page": 709,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.4 BDMA functional description > 17.4.1 BDMA block diagram",
              "file": "10_sections/4e40193c320a__17-4-1-bdma-block-diagram.md",
              "children": [
                {
                  "id": "e0918a437855",
                  "title": "Figure 89. BDMA block diagram",
                  "slug": "figure-89-bdma-block-diagram",
                  "level": 4,
                  "start_page": 709,
                  "end_page": 709,
                  "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.4 BDMA functional description > 17.4.1 BDMA block diagram > Figure 89. BDMA block diagram",
                  "file": "10_sections/e0918a437855__figure-89-bdma-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3b9cdf3fd135",
              "title": "17.4.2 BDMA pins and internal signals",
              "slug": "17-4-2-bdma-pins-and-internal-signals",
              "level": 3,
              "start_page": 710,
              "end_page": 710,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.4 BDMA functional description > 17.4.2 BDMA pins and internal signals",
              "file": "10_sections/3b9cdf3fd135__17-4-2-bdma-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "9e1df46f79fc",
                  "title": "Table 121. BDMA internal input/output signals",
                  "slug": "table-121-bdma-internal-input-output-signals",
                  "level": 4,
                  "start_page": 710,
                  "end_page": 710,
                  "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.4 BDMA functional description > 17.4.2 BDMA pins and internal signals > Table 121. BDMA internal input/output signals",
                  "file": "10_sections/9e1df46f79fc__table-121-bdma-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f46ac2f8b5e1",
              "title": "17.4.3 BDMA transfers",
              "slug": "17-4-3-bdma-transfers",
              "level": 3,
              "start_page": 710,
              "end_page": 710,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.4 BDMA functional description > 17.4.3 BDMA transfers",
              "file": "10_sections/f46ac2f8b5e1__17-4-3-bdma-transfers.md",
              "children": []
            },
            {
              "id": "e170c7c8c32f",
              "title": "17.4.4 BDMA arbitration",
              "slug": "17-4-4-bdma-arbitration",
              "level": 3,
              "start_page": 711,
              "end_page": 715,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.4 BDMA functional description > 17.4.4 BDMA arbitration",
              "file": "10_sections/e170c7c8c32f__17-4-4-bdma-arbitration.md",
              "children": []
            },
            {
              "id": "4d470e4c9cbb",
              "title": "17.4.5 BDMA channels",
              "slug": "17-4-5-bdma-channels",
              "level": 3,
              "start_page": 711,
              "end_page": 715,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.4 BDMA functional description > 17.4.5 BDMA channels",
              "file": "10_sections/4d470e4c9cbb__17-4-5-bdma-channels.md",
              "children": []
            },
            {
              "id": "40acdc3b4d27",
              "title": "17.4.6 BDMA data width, alignment and endianness",
              "slug": "17-4-6-bdma-data-width-alignment-and-endianness",
              "level": 3,
              "start_page": 716,
              "end_page": 716,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.4 BDMA functional description > 17.4.6 BDMA data width, alignment and endianness",
              "file": "10_sections/40acdc3b4d27__17-4-6-bdma-data-width-alignment-and-endianness.md",
              "children": [
                {
                  "id": "4a769901322f",
                  "title": "Table 122. Programmable data width and endian behavior (when PINC = MINC = 1)",
                  "slug": "table-122-programmable-data-width-and-endian-behavior-when-pinc-minc-1",
                  "level": 4,
                  "start_page": 716,
                  "end_page": 716,
                  "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.4 BDMA functional description > 17.4.6 BDMA data width, alignment and endianness > Table 122. Programmable data width and endian behavior (when PINC = MINC = 1)",
                  "file": "10_sections/4a769901322f__table-122-programmable-data-width-and-endian-behavior-when-pinc-minc-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a71352d0d111",
              "title": "17.4.7 BDMA error management",
              "slug": "17-4-7-bdma-error-management",
              "level": 3,
              "start_page": 717,
              "end_page": 717,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.4 BDMA functional description > 17.4.7 BDMA error management",
              "file": "10_sections/a71352d0d111__17-4-7-bdma-error-management.md",
              "children": []
            }
          ]
        },
        {
          "id": "dca2730ad14c",
          "title": "17.5 BDMA interrupts",
          "slug": "17-5-bdma-interrupts",
          "level": 2,
          "start_page": 718,
          "end_page": 730,
          "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.5 BDMA interrupts",
          "file": "10_sections/dca2730ad14c__17-5-bdma-interrupts.md",
          "children": [
            {
              "id": "26d8377fbdeb",
              "title": "Table 123. BDMA interrupt requests",
              "slug": "table-123-bdma-interrupt-requests",
              "level": 3,
              "start_page": 718,
              "end_page": 720,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.5 BDMA interrupts > Table 123. BDMA interrupt requests",
              "file": "10_sections/26d8377fbdeb__table-123-bdma-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "4262c7391537",
          "title": "17.6 BDMA registers",
          "slug": "17-6-bdma-registers",
          "level": 2,
          "start_page": 718,
          "end_page": 730,
          "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.6 BDMA registers",
          "file": "10_sections/4262c7391537__17-6-bdma-registers.md",
          "children": [
            {
              "id": "604f49e41f40",
              "title": "17.6.1 BDMA interrupt status register (BDMA_ISR)",
              "slug": "17-6-1-bdma-interrupt-status-register-bdma-isr",
              "level": 3,
              "start_page": 718,
              "end_page": 720,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.6 BDMA registers > 17.6.1 BDMA interrupt status register (BDMA_ISR)",
              "file": "10_sections/604f49e41f40__17-6-1-bdma-interrupt-status-register-bdma-isr.md",
              "children": []
            },
            {
              "id": "e9a4228eb893",
              "title": "17.6.2 BDMA interrupt flag clear register (BDMA_IFCR)",
              "slug": "17-6-2-bdma-interrupt-flag-clear-register-bdma-ifcr",
              "level": 3,
              "start_page": 721,
              "end_page": 721,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.6 BDMA registers > 17.6.2 BDMA interrupt flag clear register (BDMA_IFCR)",
              "file": "10_sections/e9a4228eb893__17-6-2-bdma-interrupt-flag-clear-register-bdma-ifcr.md",
              "children": []
            },
            {
              "id": "e3f1c76ed05c",
              "title": "17.6.3 BDMA channel x configuration register (BDMA_CCRx)",
              "slug": "17-6-3-bdma-channel-x-configuration-register-bdma-ccrx",
              "level": 3,
              "start_page": 722,
              "end_page": 725,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.6 BDMA registers > 17.6.3 BDMA channel x configuration register (BDMA_CCRx)",
              "file": "10_sections/e3f1c76ed05c__17-6-3-bdma-channel-x-configuration-register-bdma-ccrx.md",
              "children": []
            },
            {
              "id": "0537fa9b5b23",
              "title": "17.6.4 BDMA channel x number of data to transfer register (BDMA_CNDTRx)",
              "slug": "17-6-4-bdma-channel-x-number-of-data-to-transfer-register-bdma-cndtrx",
              "level": 3,
              "start_page": 726,
              "end_page": 726,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.6 BDMA registers > 17.6.4 BDMA channel x number of data to transfer register (BDMA_CNDTRx)",
              "file": "10_sections/0537fa9b5b23__17-6-4-bdma-channel-x-number-of-data-to-transfer-register-bdma-cndtrx.md",
              "children": []
            },
            {
              "id": "5bcc3b2d45f1",
              "title": "17.6.5 BDMA channel x peripheral address register (BDMA_CPARx)",
              "slug": "17-6-5-bdma-channel-x-peripheral-address-register-bdma-cparx",
              "level": 3,
              "start_page": 726,
              "end_page": 726,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.6 BDMA registers > 17.6.5 BDMA channel x peripheral address register (BDMA_CPARx)",
              "file": "10_sections/5bcc3b2d45f1__17-6-5-bdma-channel-x-peripheral-address-register-bdma-cparx.md",
              "children": []
            },
            {
              "id": "a377cd04d7b2",
              "title": "17.6.6 BDMA channel x memory 0 address register (BDMA_CM0ARx)",
              "slug": "17-6-6-bdma-channel-x-memory-0-address-register-bdma-cm0arx",
              "level": 3,
              "start_page": 727,
              "end_page": 727,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.6 BDMA registers > 17.6.6 BDMA channel x memory 0 address register (BDMA_CM0ARx)",
              "file": "10_sections/a377cd04d7b2__17-6-6-bdma-channel-x-memory-0-address-register-bdma-cm0arx.md",
              "children": []
            },
            {
              "id": "a7a42038ed42",
              "title": "17.6.7 BDMA channel x memory 1 address register (BDMA_CM1ARx)",
              "slug": "17-6-7-bdma-channel-x-memory-1-address-register-bdma-cm1arx",
              "level": 3,
              "start_page": 728,
              "end_page": 730,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.6 BDMA registers > 17.6.7 BDMA channel x memory 1 address register (BDMA_CM1ARx)",
              "file": "10_sections/a7a42038ed42__17-6-7-bdma-channel-x-memory-1-address-register-bdma-cm1arx.md",
              "children": []
            },
            {
              "id": "c27b7b884a47",
              "title": "17.6.8 BDMA register map",
              "slug": "17-6-8-bdma-register-map",
              "level": 3,
              "start_page": 728,
              "end_page": 730,
              "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.6 BDMA registers > 17.6.8 BDMA register map",
              "file": "10_sections/c27b7b884a47__17-6-8-bdma-register-map.md",
              "children": [
                {
                  "id": "eab494f3100f",
                  "title": "Table 124. BDMA register map and reset values",
                  "slug": "table-124-bdma-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 728,
                  "end_page": 730,
                  "breadcrumb": "17 Basic direct memory access controller (BDMA) > 17.6 BDMA registers > 17.6.8 BDMA register map > Table 124. BDMA register map and reset values",
                  "file": "10_sections/eab494f3100f__table-124-bdma-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "11750767b0fd",
      "title": "18 DMA request multiplexer (DMAMUX)",
      "slug": "18-dma-request-multiplexer-dmamux",
      "level": 1,
      "start_page": 731,
      "end_page": 753,
      "breadcrumb": "18 DMA request multiplexer (DMAMUX)",
      "file": "10_sections/11750767b0fd__18-dma-request-multiplexer-dmamux.md",
      "children": [
        {
          "id": "dc2e330a09d5",
          "title": "18.1 Introduction",
          "slug": "18-1-introduction",
          "level": 2,
          "start_page": 731,
          "end_page": 731,
          "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.1 Introduction",
          "file": "10_sections/dc2e330a09d5__18-1-introduction.md",
          "children": []
        },
        {
          "id": "329656cd6862",
          "title": "18.2 DMAMUX main features",
          "slug": "18-2-dmamux-main-features",
          "level": 2,
          "start_page": 732,
          "end_page": 737,
          "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.2 DMAMUX main features",
          "file": "10_sections/329656cd6862__18-2-dmamux-main-features.md",
          "children": []
        },
        {
          "id": "3726051146d4",
          "title": "18.3 DMAMUX implementation",
          "slug": "18-3-dmamux-implementation",
          "level": 2,
          "start_page": 732,
          "end_page": 737,
          "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.3 DMAMUX implementation",
          "file": "10_sections/3726051146d4__18-3-dmamux-implementation.md",
          "children": [
            {
              "id": "6302ab5a67c3",
              "title": "18.3.1 DMAMUX1 and DMAMUX2 instantiation",
              "slug": "18-3-1-dmamux1-and-dmamux2-instantiation",
              "level": 3,
              "start_page": 732,
              "end_page": 734,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.3 DMAMUX implementation > 18.3.1 DMAMUX1 and DMAMUX2 instantiation",
              "file": "10_sections/6302ab5a67c3__18-3-1-dmamux1-and-dmamux2-instantiation.md",
              "children": [
                {
                  "id": "79a2b5f4d7a3",
                  "title": "Table 125. DMAMUX1 and DMAMUX2 instantiation",
                  "slug": "table-125-dmamux1-and-dmamux2-instantiation",
                  "level": 4,
                  "start_page": 732,
                  "end_page": 732,
                  "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.3 DMAMUX implementation > 18.3.1 DMAMUX1 and DMAMUX2 instantiation > Table 125. DMAMUX1 and DMAMUX2 instantiation",
                  "file": "10_sections/79a2b5f4d7a3__table-125-dmamux1-and-dmamux2-instantiation.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a315926a6431",
              "title": "18.3.2 DMAMUX1 mapping",
              "slug": "18-3-2-dmamux1-mapping",
              "level": 3,
              "start_page": 732,
              "end_page": 734,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.3 DMAMUX implementation > 18.3.2 DMAMUX1 mapping",
              "file": "10_sections/a315926a6431__18-3-2-dmamux1-mapping.md",
              "children": [
                {
                  "id": "f0edabe3a3cc",
                  "title": "Table 126. DMAMUX1: assignment of multiplexer inputs to resources",
                  "slug": "table-126-dmamux1-assignment-of-multiplexer-inputs-to-resources",
                  "level": 4,
                  "start_page": 733,
                  "end_page": 733,
                  "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.3 DMAMUX implementation > 18.3.2 DMAMUX1 mapping > Table 126. DMAMUX1: assignment of multiplexer inputs to resources",
                  "file": "10_sections/f0edabe3a3cc__table-126-dmamux1-assignment-of-multiplexer-inputs-to-resources.md",
                  "children": []
                },
                {
                  "id": "dfe7e988b401",
                  "title": "Table 127. DMAMUX1: assignment of multiplexer inputs to resources",
                  "slug": "table-127-dmamux1-assignment-of-multiplexer-inputs-to-resources",
                  "level": 4,
                  "start_page": 734,
                  "end_page": 734,
                  "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.3 DMAMUX implementation > 18.3.2 DMAMUX1 mapping > Table 127. DMAMUX1: assignment of multiplexer inputs to resources",
                  "file": "10_sections/dfe7e988b401__table-127-dmamux1-assignment-of-multiplexer-inputs-to-resources.md",
                  "children": []
                },
                {
                  "id": "e1eb3b8e2f18",
                  "title": "Table 128. DMAMUX1: assignment of trigger inputs to resources",
                  "slug": "table-128-dmamux1-assignment-of-trigger-inputs-to-resources",
                  "level": 4,
                  "start_page": 735,
                  "end_page": 735,
                  "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.3 DMAMUX implementation > 18.3.2 DMAMUX1 mapping > Table 128. DMAMUX1: assignment of trigger inputs to resources",
                  "file": "10_sections/e1eb3b8e2f18__table-128-dmamux1-assignment-of-trigger-inputs-to-resources.md",
                  "children": []
                },
                {
                  "id": "3e5900e69423",
                  "title": "Table 129. DMAMUX1: assignment of synchronization inputs to resources",
                  "slug": "table-129-dmamux1-assignment-of-synchronization-inputs-to-resources",
                  "level": 4,
                  "start_page": 735,
                  "end_page": 735,
                  "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.3 DMAMUX implementation > 18.3.2 DMAMUX1 mapping > Table 129. DMAMUX1: assignment of synchronization inputs to resources",
                  "file": "10_sections/3e5900e69423__table-129-dmamux1-assignment-of-synchronization-inputs-to-resources.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1477d5e972d1",
              "title": "18.3.3 DMAMUX2 mapping",
              "slug": "18-3-3-dmamux2-mapping",
              "level": 3,
              "start_page": 735,
              "end_page": 737,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.3 DMAMUX implementation > 18.3.3 DMAMUX2 mapping",
              "file": "10_sections/1477d5e972d1__18-3-3-dmamux2-mapping.md",
              "children": [
                {
                  "id": "488f766888ab",
                  "title": "Table 130. DMAMUX2: assignment of multiplexer inputs to resources",
                  "slug": "table-130-dmamux2-assignment-of-multiplexer-inputs-to-resources",
                  "level": 4,
                  "start_page": 736,
                  "end_page": 736,
                  "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.3 DMAMUX implementation > 18.3.3 DMAMUX2 mapping > Table 130. DMAMUX2: assignment of multiplexer inputs to resources",
                  "file": "10_sections/488f766888ab__table-130-dmamux2-assignment-of-multiplexer-inputs-to-resources.md",
                  "children": []
                },
                {
                  "id": "fcc8c09d0ff0",
                  "title": "Table 131. DMAMUX2: assignment of trigger inputs to resources",
                  "slug": "table-131-dmamux2-assignment-of-trigger-inputs-to-resources",
                  "level": 4,
                  "start_page": 736,
                  "end_page": 736,
                  "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.3 DMAMUX implementation > 18.3.3 DMAMUX2 mapping > Table 131. DMAMUX2: assignment of trigger inputs to resources",
                  "file": "10_sections/fcc8c09d0ff0__table-131-dmamux2-assignment-of-trigger-inputs-to-resources.md",
                  "children": []
                },
                {
                  "id": "66f82f60d7ef",
                  "title": "Table 132. DMAMUX2: assignment of synchronization inputs to resources",
                  "slug": "table-132-dmamux2-assignment-of-synchronization-inputs-to-resources",
                  "level": 4,
                  "start_page": 737,
                  "end_page": 737,
                  "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.3 DMAMUX implementation > 18.3.3 DMAMUX2 mapping > Table 132. DMAMUX2: assignment of synchronization inputs to resources",
                  "file": "10_sections/66f82f60d7ef__table-132-dmamux2-assignment-of-synchronization-inputs-to-resources.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "e2754fce2e7c",
          "title": "18.4 DMAMUX functional description",
          "slug": "18-4-dmamux-functional-description",
          "level": 2,
          "start_page": 738,
          "end_page": 742,
          "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.4 DMAMUX functional description",
          "file": "10_sections/e2754fce2e7c__18-4-dmamux-functional-description.md",
          "children": [
            {
              "id": "5d8ae6c3c93f",
              "title": "18.4.1 DMAMUX block diagram",
              "slug": "18-4-1-dmamux-block-diagram",
              "level": 3,
              "start_page": 738,
              "end_page": 738,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.4 DMAMUX functional description > 18.4.1 DMAMUX block diagram",
              "file": "10_sections/5d8ae6c3c93f__18-4-1-dmamux-block-diagram.md",
              "children": [
                {
                  "id": "f755eebf7d5e",
                  "title": "Figure 90. DMAMUX block diagram",
                  "slug": "figure-90-dmamux-block-diagram",
                  "level": 4,
                  "start_page": 738,
                  "end_page": 738,
                  "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.4 DMAMUX functional description > 18.4.1 DMAMUX block diagram > Figure 90. DMAMUX block diagram",
                  "file": "10_sections/f755eebf7d5e__figure-90-dmamux-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "69db71502dad",
              "title": "18.4.2 DMAMUX signals",
              "slug": "18-4-2-dmamux-signals",
              "level": 3,
              "start_page": 739,
              "end_page": 741,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.4 DMAMUX functional description > 18.4.2 DMAMUX signals",
              "file": "10_sections/69db71502dad__18-4-2-dmamux-signals.md",
              "children": [
                {
                  "id": "77fb2f09848b",
                  "title": "Table 133. DMAMUX signals",
                  "slug": "table-133-dmamux-signals",
                  "level": 4,
                  "start_page": 739,
                  "end_page": 740,
                  "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.4 DMAMUX functional description > 18.4.2 DMAMUX signals > Table 133. DMAMUX signals",
                  "file": "10_sections/77fb2f09848b__table-133-dmamux-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7f7e77df1197",
              "title": "18.4.3 DMAMUX channels",
              "slug": "18-4-3-dmamux-channels",
              "level": 3,
              "start_page": 739,
              "end_page": 741,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.4 DMAMUX functional description > 18.4.3 DMAMUX channels",
              "file": "10_sections/7f7e77df1197__18-4-3-dmamux-channels.md",
              "children": []
            },
            {
              "id": "4c63dc5cc74c",
              "title": "18.4.4 DMAMUX request line multiplexer",
              "slug": "18-4-4-dmamux-request-line-multiplexer",
              "level": 3,
              "start_page": 739,
              "end_page": 741,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.4 DMAMUX functional description > 18.4.4 DMAMUX request line multiplexer",
              "file": "10_sections/4c63dc5cc74c__18-4-4-dmamux-request-line-multiplexer.md",
              "children": [
                {
                  "id": "384fd34a81d5",
                  "title": "Figure 91. Synchronization mode of the DMAMUX request line multiplexer channel",
                  "slug": "figure-91-synchronization-mode-of-the-dmamux-request-line-multiplexer-channel",
                  "level": 4,
                  "start_page": 741,
                  "end_page": 741,
                  "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.4 DMAMUX functional description > 18.4.4 DMAMUX request line multiplexer > Figure 91. Synchronization mode of the DMAMUX request line multiplexer channel",
                  "file": "10_sections/384fd34a81d5__figure-91-synchronization-mode-of-the-dmamux-request-line-multiplexer-channel.md",
                  "children": []
                },
                {
                  "id": "8b44004d1598",
                  "title": "Figure 92. Event generation of the DMA request line multiplexer channel",
                  "slug": "figure-92-event-generation-of-the-dma-request-line-multiplexer-channel",
                  "level": 4,
                  "start_page": 741,
                  "end_page": 741,
                  "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.4 DMAMUX functional description > 18.4.4 DMAMUX request line multiplexer > Figure 92. Event generation of the DMA request line multiplexer channel",
                  "file": "10_sections/8b44004d1598__figure-92-event-generation-of-the-dma-request-line-multiplexer-channel.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0947c7c926b4",
              "title": "18.4.5 DMAMUX request generator",
              "slug": "18-4-5-dmamux-request-generator",
              "level": 3,
              "start_page": 742,
              "end_page": 742,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.4 DMAMUX functional description > 18.4.5 DMAMUX request generator",
              "file": "10_sections/0947c7c926b4__18-4-5-dmamux-request-generator.md",
              "children": []
            }
          ]
        },
        {
          "id": "09d15ce10cad",
          "title": "18.5 DMAMUX interrupts",
          "slug": "18-5-dmamux-interrupts",
          "level": 2,
          "start_page": 743,
          "end_page": 743,
          "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.5 DMAMUX interrupts",
          "file": "10_sections/09d15ce10cad__18-5-dmamux-interrupts.md",
          "children": [
            {
              "id": "00db91e08616",
              "title": "Table 134. DMAMUX interrupts",
              "slug": "table-134-dmamux-interrupts",
              "level": 3,
              "start_page": 743,
              "end_page": 743,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.5 DMAMUX interrupts > Table 134. DMAMUX interrupts",
              "file": "10_sections/00db91e08616__table-134-dmamux-interrupts.md",
              "children": []
            }
          ]
        },
        {
          "id": "22648a72ec4a",
          "title": "18.6 DMAMUX registers",
          "slug": "18-6-dmamux-registers",
          "level": 2,
          "start_page": 744,
          "end_page": 753,
          "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers",
          "file": "10_sections/22648a72ec4a__18-6-dmamux-registers.md",
          "children": [
            {
              "id": "11a79e8456db",
              "title": "18.6.1 DMAMUX1 request line multiplexer channel x configuration register (DMAMUX1_CxCR)",
              "slug": "18-6-1-dmamux1-request-line-multiplexer-channel-x-configuration-register-dmamux1-cxcr",
              "level": 3,
              "start_page": 744,
              "end_page": 744,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.1 DMAMUX1 request line multiplexer channel x configuration register (DMAMUX1_CxCR)",
              "file": "10_sections/11a79e8456db__18-6-1-dmamux1-request-line-multiplexer-channel-x-configuration-register-dmamux1-cxcr.md",
              "children": []
            },
            {
              "id": "b3d4346c5eff",
              "title": "18.6.2 DMAMUX2 request line multiplexer channel x configuration register (DMAMUX2_CxCR)",
              "slug": "18-6-2-dmamux2-request-line-multiplexer-channel-x-configuration-register-dmamux2-cxcr",
              "level": 3,
              "start_page": 745,
              "end_page": 745,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.2 DMAMUX2 request line multiplexer channel x configuration register (DMAMUX2_CxCR)",
              "file": "10_sections/b3d4346c5eff__18-6-2-dmamux2-request-line-multiplexer-channel-x-configuration-register-dmamux2-cxcr.md",
              "children": []
            },
            {
              "id": "edbae0e0159e",
              "title": "18.6.3 DMAMUX1 request line multiplexer interrupt channel status register (DMAMUX1_CSR)",
              "slug": "18-6-3-dmamux1-request-line-multiplexer-interrupt-channel-status-register-dmamux1-csr",
              "level": 3,
              "start_page": 746,
              "end_page": 746,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.3 DMAMUX1 request line multiplexer interrupt channel status register (DMAMUX1_CSR)",
              "file": "10_sections/edbae0e0159e__18-6-3-dmamux1-request-line-multiplexer-interrupt-channel-status-register-dmamux1-csr.md",
              "children": []
            },
            {
              "id": "071efa7610f2",
              "title": "18.6.4 DMAMUX2 request line multiplexer interrupt channel status register (DMAMUX2_CSR)",
              "slug": "18-6-4-dmamux2-request-line-multiplexer-interrupt-channel-status-register-dmamux2-csr",
              "level": 3,
              "start_page": 746,
              "end_page": 746,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.4 DMAMUX2 request line multiplexer interrupt channel status register (DMAMUX2_CSR)",
              "file": "10_sections/071efa7610f2__18-6-4-dmamux2-request-line-multiplexer-interrupt-channel-status-register-dmamux2-csr.md",
              "children": []
            },
            {
              "id": "d271a85a3bf1",
              "title": "18.6.5 DMAMUX1 request line multiplexer interrupt clear flag register (DMAMUX1_CFR)",
              "slug": "18-6-5-dmamux1-request-line-multiplexer-interrupt-clear-flag-register-dmamux1-cfr",
              "level": 3,
              "start_page": 747,
              "end_page": 747,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.5 DMAMUX1 request line multiplexer interrupt clear flag register (DMAMUX1_CFR)",
              "file": "10_sections/d271a85a3bf1__18-6-5-dmamux1-request-line-multiplexer-interrupt-clear-flag-register-dmamux1-cfr.md",
              "children": []
            },
            {
              "id": "6678e9b7210b",
              "title": "18.6.6 DMAMUX2 request line multiplexer interrupt clear flag register (DMAMUX2_CFR)",
              "slug": "18-6-6-dmamux2-request-line-multiplexer-interrupt-clear-flag-register-dmamux2-cfr",
              "level": 3,
              "start_page": 747,
              "end_page": 747,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.6 DMAMUX2 request line multiplexer interrupt clear flag register (DMAMUX2_CFR)",
              "file": "10_sections/6678e9b7210b__18-6-6-dmamux2-request-line-multiplexer-interrupt-clear-flag-register-dmamux2-cfr.md",
              "children": []
            },
            {
              "id": "2baf4b72ce8d",
              "title": "18.6.7 DMAMUX1 request generator channel x configuration register (DMAMUX1_RGxCR)",
              "slug": "18-6-7-dmamux1-request-generator-channel-x-configuration-register-dmamux1-rgxcr",
              "level": 3,
              "start_page": 748,
              "end_page": 748,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.7 DMAMUX1 request generator channel x configuration register (DMAMUX1_RGxCR)",
              "file": "10_sections/2baf4b72ce8d__18-6-7-dmamux1-request-generator-channel-x-configuration-register-dmamux1-rgxcr.md",
              "children": []
            },
            {
              "id": "b85de1a89e11",
              "title": "18.6.8 DMAMUX2 request generator channel x configuration register (DMAMUX2_RGxCR)",
              "slug": "18-6-8-dmamux2-request-generator-channel-x-configuration-register-dmamux2-rgxcr",
              "level": 3,
              "start_page": 748,
              "end_page": 748,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.8 DMAMUX2 request generator channel x configuration register (DMAMUX2_RGxCR)",
              "file": "10_sections/b85de1a89e11__18-6-8-dmamux2-request-generator-channel-x-configuration-register-dmamux2-rgxcr.md",
              "children": []
            },
            {
              "id": "23099204cd06",
              "title": "18.6.9 DMAMUX1 request generator interrupt status register (DMAMUX1_RGSR)",
              "slug": "18-6-9-dmamux1-request-generator-interrupt-status-register-dmamux1-rgsr",
              "level": 3,
              "start_page": 749,
              "end_page": 749,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.9 DMAMUX1 request generator interrupt status register (DMAMUX1_RGSR)",
              "file": "10_sections/23099204cd06__18-6-9-dmamux1-request-generator-interrupt-status-register-dmamux1-rgsr.md",
              "children": []
            },
            {
              "id": "d5e52406e3b5",
              "title": "18.6.10 DMAMUX2 request generator interrupt status register (DMAMUX2_RGSR)",
              "slug": "18-6-10-dmamux2-request-generator-interrupt-status-register-dmamux2-rgsr",
              "level": 3,
              "start_page": 750,
              "end_page": 750,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.10 DMAMUX2 request generator interrupt status register (DMAMUX2_RGSR)",
              "file": "10_sections/d5e52406e3b5__18-6-10-dmamux2-request-generator-interrupt-status-register-dmamux2-rgsr.md",
              "children": []
            },
            {
              "id": "1e0cde5c753c",
              "title": "18.6.11 DMAMUX1 request generator interrupt clear flag register (DMAMUX1_RGCFR)",
              "slug": "18-6-11-dmamux1-request-generator-interrupt-clear-flag-register-dmamux1-rgcfr",
              "level": 3,
              "start_page": 750,
              "end_page": 750,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.11 DMAMUX1 request generator interrupt clear flag register (DMAMUX1_RGCFR)",
              "file": "10_sections/1e0cde5c753c__18-6-11-dmamux1-request-generator-interrupt-clear-flag-register-dmamux1-rgcfr.md",
              "children": []
            },
            {
              "id": "379f3b692c7d",
              "title": "18.6.12 DMAMUX2 request generator interrupt clear flag register (DMAMUX2_RGCFR)",
              "slug": "18-6-12-dmamux2-request-generator-interrupt-clear-flag-register-dmamux2-rgcfr",
              "level": 3,
              "start_page": 751,
              "end_page": 751,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.12 DMAMUX2 request generator interrupt clear flag register (DMAMUX2_RGCFR)",
              "file": "10_sections/379f3b692c7d__18-6-12-dmamux2-request-generator-interrupt-clear-flag-register-dmamux2-rgcfr.md",
              "children": []
            },
            {
              "id": "b45ad8160e1b",
              "title": "18.6.13 DMAMUX register map",
              "slug": "18-6-13-dmamux-register-map",
              "level": 3,
              "start_page": 752,
              "end_page": 753,
              "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.13 DMAMUX register map",
              "file": "10_sections/b45ad8160e1b__18-6-13-dmamux-register-map.md",
              "children": [
                {
                  "id": "56f41587aabb",
                  "title": "Table 135. DMAMUX register map and reset values",
                  "slug": "table-135-dmamux-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 752,
                  "end_page": 753,
                  "breadcrumb": "18 DMA request multiplexer (DMAMUX) > 18.6 DMAMUX registers > 18.6.13 DMAMUX register map > Table 135. DMAMUX register map and reset values",
                  "file": "10_sections/56f41587aabb__table-135-dmamux-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "e5ad62fa34f8",
      "title": "19 Chrom-ART Accelerator controller (DMA2D)",
      "slug": "19-chrom-art-accelerator-controller-dma2d",
      "level": 1,
      "start_page": 754,
      "end_page": 787,
      "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D)",
      "file": "10_sections/e5ad62fa34f8__19-chrom-art-accelerator-controller-dma2d.md",
      "children": [
        {
          "id": "271a03f9b867",
          "title": "19.1 DMA2D introduction",
          "slug": "19-1-dma2d-introduction",
          "level": 2,
          "start_page": 754,
          "end_page": 754,
          "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.1 DMA2D introduction",
          "file": "10_sections/271a03f9b867__19-1-dma2d-introduction.md",
          "children": []
        },
        {
          "id": "61fe7e883953",
          "title": "19.2 DMA2D main features",
          "slug": "19-2-dma2d-main-features",
          "level": 2,
          "start_page": 754,
          "end_page": 754,
          "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.2 DMA2D main features",
          "file": "10_sections/61fe7e883953__19-2-dma2d-main-features.md",
          "children": []
        },
        {
          "id": "3e60b588628b",
          "title": "19.3 DMA2D functional description",
          "slug": "19-3-dma2d-functional-description",
          "level": 2,
          "start_page": 755,
          "end_page": 768,
          "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description",
          "file": "10_sections/3e60b588628b__19-3-dma2d-functional-description.md",
          "children": [
            {
              "id": "9998e36b0bfc",
              "title": "19.3.1 General description",
              "slug": "19-3-1-general-description",
              "level": 3,
              "start_page": 755,
              "end_page": 755,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.1 General description",
              "file": "10_sections/9998e36b0bfc__19-3-1-general-description.md",
              "children": [
                {
                  "id": "6b614c4ff244",
                  "title": "Figure 93. DMA2D block diagram",
                  "slug": "figure-93-dma2d-block-diagram",
                  "level": 4,
                  "start_page": 756,
                  "end_page": 756,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.1 General description > Figure 93. DMA2D block diagram",
                  "file": "10_sections/6b614c4ff244__figure-93-dma2d-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a6e14d63ecca",
              "title": "19.3.2 DMA2D internal signals",
              "slug": "19-3-2-dma2d-internal-signals",
              "level": 3,
              "start_page": 756,
              "end_page": 756,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.2 DMA2D internal signals",
              "file": "10_sections/a6e14d63ecca__19-3-2-dma2d-internal-signals.md",
              "children": [
                {
                  "id": "bebda136dc53",
                  "title": "Table 136. DMA2D internal input/output signals",
                  "slug": "table-136-dma2d-internal-input-output-signals",
                  "level": 4,
                  "start_page": 756,
                  "end_page": 756,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.2 DMA2D internal signals > Table 136. DMA2D internal input/output signals",
                  "file": "10_sections/bebda136dc53__table-136-dma2d-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f704e7fc3eed",
              "title": "19.3.3 DMA2D control",
              "slug": "19-3-3-dma2d-control",
              "level": 3,
              "start_page": 756,
              "end_page": 756,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.3 DMA2D control",
              "file": "10_sections/f704e7fc3eed__19-3-3-dma2d-control.md",
              "children": []
            },
            {
              "id": "0fce64aeb5b2",
              "title": "19.3.4 DMA2D foreground and background FIFOs",
              "slug": "19-3-4-dma2d-foreground-and-background-fifos",
              "level": 3,
              "start_page": 757,
              "end_page": 758,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.4 DMA2D foreground and background FIFOs",
              "file": "10_sections/0fce64aeb5b2__19-3-4-dma2d-foreground-and-background-fifos.md",
              "children": []
            },
            {
              "id": "0db751df76db",
              "title": "19.3.5 DMA2D foreground and background PFC",
              "slug": "19-3-5-dma2d-foreground-and-background-pfc",
              "level": 3,
              "start_page": 757,
              "end_page": 758,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.5 DMA2D foreground and background PFC",
              "file": "10_sections/0db751df76db__19-3-5-dma2d-foreground-and-background-pfc.md",
              "children": [
                {
                  "id": "f3e3b3110e8a",
                  "title": "Table 137. Supported color mode in input",
                  "slug": "table-137-supported-color-mode-in-input",
                  "level": 4,
                  "start_page": 757,
                  "end_page": 757,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.5 DMA2D foreground and background PFC > Table 137. Supported color mode in input",
                  "file": "10_sections/f3e3b3110e8a__table-137-supported-color-mode-in-input.md",
                  "children": []
                },
                {
                  "id": "c965fc4f2015",
                  "title": "Table 138. Data order in memory",
                  "slug": "table-138-data-order-in-memory",
                  "level": 4,
                  "start_page": 758,
                  "end_page": 758,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.5 DMA2D foreground and background PFC > Table 138. Data order in memory",
                  "file": "10_sections/c965fc4f2015__table-138-data-order-in-memory.md",
                  "children": []
                },
                {
                  "id": "b7429f923d90",
                  "title": "Table 139. Alpha mode configuration",
                  "slug": "table-139-alpha-mode-configuration",
                  "level": 4,
                  "start_page": 759,
                  "end_page": 759,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.5 DMA2D foreground and background PFC > Table 139. Alpha mode configuration",
                  "file": "10_sections/b7429f923d90__table-139-alpha-mode-configuration.md",
                  "children": []
                }
              ]
            },
            {
              "id": "68989f0ef8e1",
              "title": "19.3.6 DMA2D foreground and background CLUT interface",
              "slug": "19-3-6-dma2d-foreground-and-background-clut-interface",
              "level": 3,
              "start_page": 759,
              "end_page": 759,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.6 DMA2D foreground and background CLUT interface",
              "file": "10_sections/68989f0ef8e1__19-3-6-dma2d-foreground-and-background-clut-interface.md",
              "children": [
                {
                  "id": "55d538fb0b5c",
                  "title": "Table 140. Supported CLUT color mode",
                  "slug": "table-140-supported-clut-color-mode",
                  "level": 4,
                  "start_page": 760,
                  "end_page": 760,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.6 DMA2D foreground and background CLUT interface > Table 140. Supported CLUT color mode",
                  "file": "10_sections/55d538fb0b5c__table-140-supported-clut-color-mode.md",
                  "children": []
                },
                {
                  "id": "ed433d66da55",
                  "title": "Table 141. CLUT data order in memory",
                  "slug": "table-141-clut-data-order-in-memory",
                  "level": 4,
                  "start_page": 760,
                  "end_page": 760,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.6 DMA2D foreground and background CLUT interface > Table 141. CLUT data order in memory",
                  "file": "10_sections/ed433d66da55__table-141-clut-data-order-in-memory.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a0e595a1fe22",
              "title": "19.3.7 DMA2D blender",
              "slug": "19-3-7-dma2d-blender",
              "level": 3,
              "start_page": 760,
              "end_page": 760,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.7 DMA2D blender",
              "file": "10_sections/a0e595a1fe22__19-3-7-dma2d-blender.md",
              "children": []
            },
            {
              "id": "6097963f3d99",
              "title": "19.3.8 DMA2D output PFC",
              "slug": "19-3-8-dma2d-output-pfc",
              "level": 3,
              "start_page": 760,
              "end_page": 760,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.8 DMA2D output PFC",
              "file": "10_sections/6097963f3d99__19-3-8-dma2d-output-pfc.md",
              "children": [
                {
                  "id": "6801a9b43541",
                  "title": "Table 142. Supported color mode in output",
                  "slug": "table-142-supported-color-mode-in-output",
                  "level": 4,
                  "start_page": 761,
                  "end_page": 761,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.8 DMA2D output PFC > Table 142. Supported color mode in output",
                  "file": "10_sections/6801a9b43541__table-142-supported-color-mode-in-output.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ca36a236b4d0",
              "title": "19.3.9 DMA2D output FIFO",
              "slug": "19-3-9-dma2d-output-fifo",
              "level": 3,
              "start_page": 761,
              "end_page": 761,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.9 DMA2D output FIFO",
              "file": "10_sections/ca36a236b4d0__19-3-9-dma2d-output-fifo.md",
              "children": [
                {
                  "id": "ed5daa18a0ec",
                  "title": "Table 143. Data order in memory",
                  "slug": "table-143-data-order-in-memory",
                  "level": 4,
                  "start_page": 761,
                  "end_page": 761,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.9 DMA2D output FIFO > Table 143. Data order in memory",
                  "file": "10_sections/ed5daa18a0ec__table-143-data-order-in-memory.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5e1b83fab501",
              "title": "19.3.10 DMA2D output FIFO byte reordering",
              "slug": "19-3-10-dma2d-output-fifo-byte-reordering",
              "level": 3,
              "start_page": 762,
              "end_page": 762,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.10 DMA2D output FIFO byte reordering",
              "file": "10_sections/5e1b83fab501__19-3-10-dma2d-output-fifo-byte-reordering.md",
              "children": [
                {
                  "id": "7033d9079c7f",
                  "title": "Table 144. Standard data order in memory",
                  "slug": "table-144-standard-data-order-in-memory",
                  "level": 4,
                  "start_page": 762,
                  "end_page": 762,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.10 DMA2D output FIFO byte reordering > Table 144. Standard data order in memory",
                  "file": "10_sections/7033d9079c7f__table-144-standard-data-order-in-memory.md",
                  "children": []
                },
                {
                  "id": "68856185ffb0",
                  "title": "Figure 94. Intel 8080 16-bit mode (RGB565)",
                  "slug": "figure-94-intel-8080-16-bit-mode-rgb565",
                  "level": 4,
                  "start_page": 762,
                  "end_page": 762,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.10 DMA2D output FIFO byte reordering > Figure 94. Intel 8080 16-bit mode (RGB565)",
                  "file": "10_sections/68856185ffb0__figure-94-intel-8080-16-bit-mode-rgb565.md",
                  "children": []
                },
                {
                  "id": "69a819b5757d",
                  "title": "Figure 95. Intel 8080 18/24-bit mode (RGB888)",
                  "slug": "figure-95-intel-8080-18-24-bit-mode-rgb888",
                  "level": 4,
                  "start_page": 763,
                  "end_page": 763,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.10 DMA2D output FIFO byte reordering > Figure 95. Intel 8080 18/24-bit mode (RGB888)",
                  "file": "10_sections/69a819b5757d__figure-95-intel-8080-18-24-bit-mode-rgb888.md",
                  "children": []
                },
                {
                  "id": "c34582a70a9a",
                  "title": "Table 145. Output FIFO byte reordering steps",
                  "slug": "table-145-output-fifo-byte-reordering-steps",
                  "level": 4,
                  "start_page": 763,
                  "end_page": 763,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.10 DMA2D output FIFO byte reordering > Table 145. Output FIFO byte reordering steps",
                  "file": "10_sections/c34582a70a9a__table-145-output-fifo-byte-reordering-steps.md",
                  "children": []
                }
              ]
            },
            {
              "id": "03973de46dca",
              "title": "19.3.11 DMA2D AXI master port timer",
              "slug": "19-3-11-dma2d-axi-master-port-timer",
              "level": 3,
              "start_page": 763,
              "end_page": 763,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.11 DMA2D AXI master port timer",
              "file": "10_sections/03973de46dca__19-3-11-dma2d-axi-master-port-timer.md",
              "children": []
            },
            {
              "id": "445db440cb9e",
              "title": "19.3.12 DMA2D transactions",
              "slug": "19-3-12-dma2d-transactions",
              "level": 3,
              "start_page": 763,
              "end_page": 763,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.12 DMA2D transactions",
              "file": "10_sections/445db440cb9e__19-3-12-dma2d-transactions.md",
              "children": []
            },
            {
              "id": "31e6d4a15acd",
              "title": "19.3.13 DMA2D configuration",
              "slug": "19-3-13-dma2d-configuration",
              "level": 3,
              "start_page": 764,
              "end_page": 767,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.13 DMA2D configuration",
              "file": "10_sections/31e6d4a15acd__19-3-13-dma2d-configuration.md",
              "children": []
            },
            {
              "id": "59a57b82a80a",
              "title": "19.3.14 YCbCr support",
              "slug": "19-3-14-ycbcr-support",
              "level": 3,
              "start_page": 768,
              "end_page": 768,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.14 YCbCr support",
              "file": "10_sections/59a57b82a80a__19-3-14-ycbcr-support.md",
              "children": [
                {
                  "id": "3d5157e30f22",
                  "title": "Table 146. MCU order in memory",
                  "slug": "table-146-mcu-order-in-memory",
                  "level": 4,
                  "start_page": 768,
                  "end_page": 768,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.14 YCbCr support > Table 146. MCU order in memory",
                  "file": "10_sections/3d5157e30f22__table-146-mcu-order-in-memory.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8d36edceb801",
              "title": "19.3.15 DMA2D transfer control (start, suspend, abort, and completion)",
              "slug": "19-3-15-dma2d-transfer-control-start-suspend-abort-and-completion",
              "level": 3,
              "start_page": 768,
              "end_page": 768,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.15 DMA2D transfer control (start, suspend, abort, and completion)",
              "file": "10_sections/8d36edceb801__19-3-15-dma2d-transfer-control-start-suspend-abort-and-completion.md",
              "children": []
            },
            {
              "id": "a1fac9cfbf23",
              "title": "19.3.16 Watermark",
              "slug": "19-3-16-watermark",
              "level": 3,
              "start_page": 768,
              "end_page": 768,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.16 Watermark",
              "file": "10_sections/a1fac9cfbf23__19-3-16-watermark.md",
              "children": []
            },
            {
              "id": "cfaec0b51684",
              "title": "19.3.17 Error management",
              "slug": "19-3-17-error-management",
              "level": 3,
              "start_page": 768,
              "end_page": 768,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.17 Error management",
              "file": "10_sections/cfaec0b51684__19-3-17-error-management.md",
              "children": []
            },
            {
              "id": "a0d7701dfe9a",
              "title": "19.3.18 AXI dead time",
              "slug": "19-3-18-axi-dead-time",
              "level": 3,
              "start_page": 769,
              "end_page": 769,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.3 DMA2D functional description > 19.3.18 AXI dead time",
              "file": "10_sections/a0d7701dfe9a__19-3-18-axi-dead-time.md",
              "children": []
            }
          ]
        },
        {
          "id": "a8044f13f177",
          "title": "19.4 DMA2D interrupts",
          "slug": "19-4-dma2d-interrupts",
          "level": 2,
          "start_page": 769,
          "end_page": 769,
          "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.4 DMA2D interrupts",
          "file": "10_sections/a8044f13f177__19-4-dma2d-interrupts.md",
          "children": [
            {
              "id": "0f6f2cb35307",
              "title": "Table 147. DMA2D interrupt requests",
              "slug": "table-147-dma2d-interrupt-requests",
              "level": 3,
              "start_page": 769,
              "end_page": 769,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.4 DMA2D interrupts > Table 147. DMA2D interrupt requests",
              "file": "10_sections/0f6f2cb35307__table-147-dma2d-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "10234a2f9af2",
          "title": "19.5 DMA2D registers",
          "slug": "19-5-dma2d-registers",
          "level": 2,
          "start_page": 770,
          "end_page": 787,
          "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers",
          "file": "10_sections/10234a2f9af2__19-5-dma2d-registers.md",
          "children": [
            {
              "id": "afdd94fbefe0",
              "title": "19.5.1 DMA2D control register (DMA2D_CR)",
              "slug": "19-5-1-dma2d-control-register-dma2d-cr",
              "level": 3,
              "start_page": 770,
              "end_page": 770,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.1 DMA2D control register (DMA2D_CR)",
              "file": "10_sections/afdd94fbefe0__19-5-1-dma2d-control-register-dma2d-cr.md",
              "children": []
            },
            {
              "id": "e00be7e600a1",
              "title": "19.5.2 DMA2D interrupt status register (DMA2D_ISR)",
              "slug": "19-5-2-dma2d-interrupt-status-register-dma2d-isr",
              "level": 3,
              "start_page": 771,
              "end_page": 771,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.2 DMA2D interrupt status register (DMA2D_ISR)",
              "file": "10_sections/e00be7e600a1__19-5-2-dma2d-interrupt-status-register-dma2d-isr.md",
              "children": []
            },
            {
              "id": "ab427908aabf",
              "title": "19.5.3 DMA2D interrupt flag clear register (DMA2D_IFCR)",
              "slug": "19-5-3-dma2d-interrupt-flag-clear-register-dma2d-ifcr",
              "level": 3,
              "start_page": 772,
              "end_page": 772,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.3 DMA2D interrupt flag clear register (DMA2D_IFCR)",
              "file": "10_sections/ab427908aabf__19-5-3-dma2d-interrupt-flag-clear-register-dma2d-ifcr.md",
              "children": []
            },
            {
              "id": "ea49a54fa421",
              "title": "19.5.4 DMA2D foreground memory address register (DMA2D_FGMAR)",
              "slug": "19-5-4-dma2d-foreground-memory-address-register-dma2d-fgmar",
              "level": 3,
              "start_page": 773,
              "end_page": 773,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.4 DMA2D foreground memory address register (DMA2D_FGMAR)",
              "file": "10_sections/ea49a54fa421__19-5-4-dma2d-foreground-memory-address-register-dma2d-fgmar.md",
              "children": []
            },
            {
              "id": "a69bd9deb8ae",
              "title": "19.5.5 DMA2D foreground offset register (DMA2D_FGOR)",
              "slug": "19-5-5-dma2d-foreground-offset-register-dma2d-fgor",
              "level": 3,
              "start_page": 773,
              "end_page": 773,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.5 DMA2D foreground offset register (DMA2D_FGOR)",
              "file": "10_sections/a69bd9deb8ae__19-5-5-dma2d-foreground-offset-register-dma2d-fgor.md",
              "children": []
            },
            {
              "id": "431669f40a05",
              "title": "19.5.6 DMA2D background memory address register (DMA2D_BGMAR)",
              "slug": "19-5-6-dma2d-background-memory-address-register-dma2d-bgmar",
              "level": 3,
              "start_page": 774,
              "end_page": 774,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.6 DMA2D background memory address register (DMA2D_BGMAR)",
              "file": "10_sections/431669f40a05__19-5-6-dma2d-background-memory-address-register-dma2d-bgmar.md",
              "children": []
            },
            {
              "id": "ea95d2b12c31",
              "title": "19.5.7 DMA2D background offset register (DMA2D_BGOR)",
              "slug": "19-5-7-dma2d-background-offset-register-dma2d-bgor",
              "level": 3,
              "start_page": 774,
              "end_page": 774,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.7 DMA2D background offset register (DMA2D_BGOR)",
              "file": "10_sections/ea95d2b12c31__19-5-7-dma2d-background-offset-register-dma2d-bgor.md",
              "children": []
            },
            {
              "id": "ba079c61c4b2",
              "title": "19.5.8 DMA2D foreground PFC control register (DMA2D_FGPFCCR)",
              "slug": "19-5-8-dma2d-foreground-pfc-control-register-dma2d-fgpfccr",
              "level": 3,
              "start_page": 775,
              "end_page": 775,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.8 DMA2D foreground PFC control register (DMA2D_FGPFCCR)",
              "file": "10_sections/ba079c61c4b2__19-5-8-dma2d-foreground-pfc-control-register-dma2d-fgpfccr.md",
              "children": []
            },
            {
              "id": "8ef239ab621f",
              "title": "19.5.9 DMA2D foreground color register (DMA2D_FGCOLR)",
              "slug": "19-5-9-dma2d-foreground-color-register-dma2d-fgcolr",
              "level": 3,
              "start_page": 776,
              "end_page": 776,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.9 DMA2D foreground color register (DMA2D_FGCOLR)",
              "file": "10_sections/8ef239ab621f__19-5-9-dma2d-foreground-color-register-dma2d-fgcolr.md",
              "children": []
            },
            {
              "id": "38dce3f14a79",
              "title": "19.5.10 DMA2D background PFC control register (DMA2D_BGPFCCR)",
              "slug": "19-5-10-dma2d-background-pfc-control-register-dma2d-bgpfccr",
              "level": 3,
              "start_page": 777,
              "end_page": 777,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.10 DMA2D background PFC control register (DMA2D_BGPFCCR)",
              "file": "10_sections/38dce3f14a79__19-5-10-dma2d-background-pfc-control-register-dma2d-bgpfccr.md",
              "children": []
            },
            {
              "id": "019cb154d88b",
              "title": "19.5.11 DMA2D background color register (DMA2D_BGCOLR)",
              "slug": "19-5-11-dma2d-background-color-register-dma2d-bgcolr",
              "level": 3,
              "start_page": 778,
              "end_page": 778,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.11 DMA2D background color register (DMA2D_BGCOLR)",
              "file": "10_sections/019cb154d88b__19-5-11-dma2d-background-color-register-dma2d-bgcolr.md",
              "children": []
            },
            {
              "id": "70d2dbea20da",
              "title": "19.5.12 DMA2D foreground CLUT memory address register (DMA2D_FGCMAR)",
              "slug": "19-5-12-dma2d-foreground-clut-memory-address-register-dma2d-fgcmar",
              "level": 3,
              "start_page": 779,
              "end_page": 779,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.12 DMA2D foreground CLUT memory address register (DMA2D_FGCMAR)",
              "file": "10_sections/70d2dbea20da__19-5-12-dma2d-foreground-clut-memory-address-register-dma2d-fgcmar.md",
              "children": []
            },
            {
              "id": "9197ccdfa2b8",
              "title": "19.5.13 DMA2D background CLUT memory address register (DMA2D_BGCMAR)",
              "slug": "19-5-13-dma2d-background-clut-memory-address-register-dma2d-bgcmar",
              "level": 3,
              "start_page": 779,
              "end_page": 779,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.13 DMA2D background CLUT memory address register (DMA2D_BGCMAR)",
              "file": "10_sections/9197ccdfa2b8__19-5-13-dma2d-background-clut-memory-address-register-dma2d-bgcmar.md",
              "children": []
            },
            {
              "id": "f79eb4b97a6f",
              "title": "19.5.14 DMA2D output PFC control register (DMA2D_OPFCCR)",
              "slug": "19-5-14-dma2d-output-pfc-control-register-dma2d-opfccr",
              "level": 3,
              "start_page": 780,
              "end_page": 780,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.14 DMA2D output PFC control register (DMA2D_OPFCCR)",
              "file": "10_sections/f79eb4b97a6f__19-5-14-dma2d-output-pfc-control-register-dma2d-opfccr.md",
              "children": []
            },
            {
              "id": "9745ad03c684",
              "title": "19.5.15 DMA2D output color register (DMA2D_OCOLR)",
              "slug": "19-5-15-dma2d-output-color-register-dma2d-ocolr",
              "level": 3,
              "start_page": 781,
              "end_page": 781,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.15 DMA2D output color register (DMA2D_OCOLR)",
              "file": "10_sections/9745ad03c684__19-5-15-dma2d-output-color-register-dma2d-ocolr.md",
              "children": []
            },
            {
              "id": "dd974ffd0d4d",
              "title": "19.5.16 DMA2D output color register [alternate] (DMA2D_OCOLR)",
              "slug": "19-5-16-dma2d-output-color-register-alternate-dma2d-ocolr",
              "level": 3,
              "start_page": 781,
              "end_page": 781,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.16 DMA2D output color register [alternate] (DMA2D_OCOLR)",
              "file": "10_sections/dd974ffd0d4d__19-5-16-dma2d-output-color-register-alternate-dma2d-ocolr.md",
              "children": []
            },
            {
              "id": "3c1fd81de012",
              "title": "19.5.17 DMA2D output color register [alternate] (DMA2D_OCOLR)",
              "slug": "19-5-17-dma2d-output-color-register-alternate-dma2d-ocolr",
              "level": 3,
              "start_page": 782,
              "end_page": 782,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.17 DMA2D output color register [alternate] (DMA2D_OCOLR)",
              "file": "10_sections/3c1fd81de012__19-5-17-dma2d-output-color-register-alternate-dma2d-ocolr.md",
              "children": []
            },
            {
              "id": "baa7f29265db",
              "title": "19.5.18 DMA2D output color register [alternate] (DMA2D_OCOLR)",
              "slug": "19-5-18-dma2d-output-color-register-alternate-dma2d-ocolr",
              "level": 3,
              "start_page": 782,
              "end_page": 782,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.18 DMA2D output color register [alternate] (DMA2D_OCOLR)",
              "file": "10_sections/baa7f29265db__19-5-18-dma2d-output-color-register-alternate-dma2d-ocolr.md",
              "children": []
            },
            {
              "id": "a973c60972e4",
              "title": "19.5.19 DMA2D output memory address register (DMA2D_OMAR)",
              "slug": "19-5-19-dma2d-output-memory-address-register-dma2d-omar",
              "level": 3,
              "start_page": 783,
              "end_page": 783,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.19 DMA2D output memory address register (DMA2D_OMAR)",
              "file": "10_sections/a973c60972e4__19-5-19-dma2d-output-memory-address-register-dma2d-omar.md",
              "children": []
            },
            {
              "id": "dd69c08f0050",
              "title": "19.5.20 DMA2D output offset register (DMA2D_OOR)",
              "slug": "19-5-20-dma2d-output-offset-register-dma2d-oor",
              "level": 3,
              "start_page": 783,
              "end_page": 783,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.20 DMA2D output offset register (DMA2D_OOR)",
              "file": "10_sections/dd69c08f0050__19-5-20-dma2d-output-offset-register-dma2d-oor.md",
              "children": []
            },
            {
              "id": "d9c750da9d50",
              "title": "19.5.21 DMA2D number of line register (DMA2D_NLR)",
              "slug": "19-5-21-dma2d-number-of-line-register-dma2d-nlr",
              "level": 3,
              "start_page": 784,
              "end_page": 784,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.21 DMA2D number of line register (DMA2D_NLR)",
              "file": "10_sections/d9c750da9d50__19-5-21-dma2d-number-of-line-register-dma2d-nlr.md",
              "children": []
            },
            {
              "id": "a949b5745fa5",
              "title": "19.5.22 DMA2D line watermark register (DMA2D_LWR)",
              "slug": "19-5-22-dma2d-line-watermark-register-dma2d-lwr",
              "level": 3,
              "start_page": 784,
              "end_page": 784,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.22 DMA2D line watermark register (DMA2D_LWR)",
              "file": "10_sections/a949b5745fa5__19-5-22-dma2d-line-watermark-register-dma2d-lwr.md",
              "children": []
            },
            {
              "id": "30a645c6576d",
              "title": "19.5.23 DMA2D AXI master timer configuration register (DMA2D_AMTCR)",
              "slug": "19-5-23-dma2d-axi-master-timer-configuration-register-dma2d-amtcr",
              "level": 3,
              "start_page": 785,
              "end_page": 785,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.23 DMA2D AXI master timer configuration register (DMA2D_AMTCR)",
              "file": "10_sections/30a645c6576d__19-5-23-dma2d-axi-master-timer-configuration-register-dma2d-amtcr.md",
              "children": []
            },
            {
              "id": "4abd965e0f17",
              "title": "19.5.24 DMA2D foreground CLUT (DMA2D_FGCLUTx)",
              "slug": "19-5-24-dma2d-foreground-clut-dma2d-fgclutx",
              "level": 3,
              "start_page": 785,
              "end_page": 785,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.24 DMA2D foreground CLUT (DMA2D_FGCLUTx)",
              "file": "10_sections/4abd965e0f17__19-5-24-dma2d-foreground-clut-dma2d-fgclutx.md",
              "children": []
            },
            {
              "id": "20d84128f6cb",
              "title": "19.5.25 DMA2D background CLUT (DMA2D_BGCLUTx)",
              "slug": "19-5-25-dma2d-background-clut-dma2d-bgclutx",
              "level": 3,
              "start_page": 786,
              "end_page": 787,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.25 DMA2D background CLUT (DMA2D_BGCLUTx)",
              "file": "10_sections/20d84128f6cb__19-5-25-dma2d-background-clut-dma2d-bgclutx.md",
              "children": []
            },
            {
              "id": "e60a93344f8f",
              "title": "19.5.26 DMA2D register map",
              "slug": "19-5-26-dma2d-register-map",
              "level": 3,
              "start_page": 786,
              "end_page": 787,
              "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.26 DMA2D register map",
              "file": "10_sections/e60a93344f8f__19-5-26-dma2d-register-map.md",
              "children": [
                {
                  "id": "1396b16b52b6",
                  "title": "Table 148. DMA2D register map and reset values",
                  "slug": "table-148-dma2d-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 786,
                  "end_page": 787,
                  "breadcrumb": "19 Chrom-ART Accelerator controller (DMA2D) > 19.5 DMA2D registers > 19.5.26 DMA2D register map > Table 148. DMA2D register map and reset values",
                  "file": "10_sections/1396b16b52b6__table-148-dma2d-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "6fa84f164335",
      "title": "20 Nested vectored interrupt controllers (NVIC1 and NVIC2)",
      "slug": "20-nested-vectored-interrupt-controllers-nvic1-and-nvic2",
      "level": 1,
      "start_page": 788,
      "end_page": 796,
      "breadcrumb": "20 Nested vectored interrupt controllers (NVIC1 and NVIC2)",
      "file": "10_sections/6fa84f164335__20-nested-vectored-interrupt-controllers-nvic1-and-nvic2.md",
      "children": [
        {
          "id": "502d3cf29b60",
          "title": "20.1 NVIC features",
          "slug": "20-1-nvic-features",
          "level": 2,
          "start_page": 788,
          "end_page": 796,
          "breadcrumb": "20 Nested vectored interrupt controllers (NVIC1 and NVIC2) > 20.1 NVIC features",
          "file": "10_sections/502d3cf29b60__20-1-nvic-features.md",
          "children": [
            {
              "id": "1a0d2492a4f7",
              "title": "20.1.1 SysTick calibration value register",
              "slug": "20-1-1-systick-calibration-value-register",
              "level": 3,
              "start_page": 788,
              "end_page": 796,
              "breadcrumb": "20 Nested vectored interrupt controllers (NVIC1 and NVIC2) > 20.1 NVIC features > 20.1.1 SysTick calibration value register",
              "file": "10_sections/1a0d2492a4f7__20-1-1-systick-calibration-value-register.md",
              "children": []
            },
            {
              "id": "5cd71f569f45",
              "title": "20.1.2 Interrupt and exception vectors",
              "slug": "20-1-2-interrupt-and-exception-vectors",
              "level": 3,
              "start_page": 788,
              "end_page": 796,
              "breadcrumb": "20 Nested vectored interrupt controllers (NVIC1 and NVIC2) > 20.1 NVIC features > 20.1.2 Interrupt and exception vectors",
              "file": "10_sections/5cd71f569f45__20-1-2-interrupt-and-exception-vectors.md",
              "children": [
                {
                  "id": "79d72338ab50",
                  "title": "Table 149. NVIC1 (CPU1) and NVIC2 (CPU2)",
                  "slug": "table-149-nvic1-cpu1-and-nvic2-cpu2",
                  "level": 4,
                  "start_page": 789,
                  "end_page": 796,
                  "breadcrumb": "20 Nested vectored interrupt controllers (NVIC1 and NVIC2) > 20.1 NVIC features > 20.1.2 Interrupt and exception vectors > Table 149. NVIC1 (CPU1) and NVIC2 (CPU2)",
                  "file": "10_sections/79d72338ab50__table-149-nvic1-cpu1-and-nvic2-cpu2.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "2f43270cb410",
      "title": "21 Extended interrupt and event controller (EXTI)",
      "slug": "21-extended-interrupt-and-event-controller-exti",
      "level": 1,
      "start_page": 797,
      "end_page": 829,
      "breadcrumb": "21 Extended interrupt and event controller (EXTI)",
      "file": "10_sections/2f43270cb410__21-extended-interrupt-and-event-controller-exti.md",
      "children": [
        {
          "id": "04e03323e591",
          "title": "21.1 EXTI main features",
          "slug": "21-1-exti-main-features",
          "level": 2,
          "start_page": 797,
          "end_page": 798,
          "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.1 EXTI main features",
          "file": "10_sections/04e03323e591__21-1-exti-main-features.md",
          "children": []
        },
        {
          "id": "a0676b67e05e",
          "title": "21.2 EXTI block diagram",
          "slug": "21-2-exti-block-diagram",
          "level": 2,
          "start_page": 797,
          "end_page": 798,
          "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.2 EXTI block diagram",
          "file": "10_sections/a0676b67e05e__21-2-exti-block-diagram.md",
          "children": [
            {
              "id": "7e0a36f7db7b",
              "title": "Figure 96. EXTI block diagram",
              "slug": "figure-96-exti-block-diagram",
              "level": 3,
              "start_page": 798,
              "end_page": 798,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.2 EXTI block diagram > Figure 96. EXTI block diagram",
              "file": "10_sections/7e0a36f7db7b__figure-96-exti-block-diagram.md",
              "children": []
            },
            {
              "id": "f3287cd98733",
              "title": "21.2.1 EXTI connections between peripherals, CPU, and D3 domain",
              "slug": "21-2-1-exti-connections-between-peripherals-cpu-and-d3-domain",
              "level": 3,
              "start_page": 798,
              "end_page": 798,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.2 EXTI block diagram > 21.2.1 EXTI connections between peripherals, CPU, and D3 domain",
              "file": "10_sections/f3287cd98733__21-2-1-exti-connections-between-peripherals-cpu-and-d3-domain.md",
              "children": []
            }
          ]
        },
        {
          "id": "251028926ffa",
          "title": "21.3 EXTI functional description",
          "slug": "21-3-exti-functional-description",
          "level": 2,
          "start_page": 799,
          "end_page": 804,
          "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.3 EXTI functional description",
          "file": "10_sections/251028926ffa__21-3-exti-functional-description.md",
          "children": [
            {
              "id": "e27854fe5304",
              "title": "Table 150. EXTI Event input configurations and register control",
              "slug": "table-150-exti-event-input-configurations-and-register-control",
              "level": 3,
              "start_page": 799,
              "end_page": 799,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.3 EXTI functional description > Table 150. EXTI Event input configurations and register control",
              "file": "10_sections/e27854fe5304__table-150-exti-event-input-configurations-and-register-control.md",
              "children": []
            },
            {
              "id": "36275112c67d",
              "title": "21.3.1 EXTI Configurable event input CPU wakeup",
              "slug": "21-3-1-exti-configurable-event-input-cpu-wakeup",
              "level": 3,
              "start_page": 800,
              "end_page": 800,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.3 EXTI functional description > 21.3.1 EXTI Configurable event input CPU wakeup",
              "file": "10_sections/36275112c67d__21-3-1-exti-configurable-event-input-cpu-wakeup.md",
              "children": [
                {
                  "id": "c1245e6275dc",
                  "title": "Figure 97. Configurable event triggering logic CPU wakeup",
                  "slug": "figure-97-configurable-event-triggering-logic-cpu-wakeup",
                  "level": 4,
                  "start_page": 800,
                  "end_page": 800,
                  "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.3 EXTI functional description > 21.3.1 EXTI Configurable event input CPU wakeup > Figure 97. Configurable event triggering logic CPU wakeup",
                  "file": "10_sections/c1245e6275dc__figure-97-configurable-event-triggering-logic-cpu-wakeup.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a21509ca9cd8",
              "title": "21.3.2 EXTI configurable event input Any wakeup",
              "slug": "21-3-2-exti-configurable-event-input-any-wakeup",
              "level": 3,
              "start_page": 801,
              "end_page": 801,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.3 EXTI functional description > 21.3.2 EXTI configurable event input Any wakeup",
              "file": "10_sections/a21509ca9cd8__21-3-2-exti-configurable-event-input-any-wakeup.md",
              "children": [
                {
                  "id": "30004a049e99",
                  "title": "Table 151. Configurable Event input Asynchronous Edge detector reset",
                  "slug": "table-151-configurable-event-input-asynchronous-edge-detector-reset",
                  "level": 4,
                  "start_page": 801,
                  "end_page": 801,
                  "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.3 EXTI functional description > 21.3.2 EXTI configurable event input Any wakeup > Table 151. Configurable Event input Asynchronous Edge detector reset",
                  "file": "10_sections/30004a049e99__table-151-configurable-event-input-asynchronous-edge-detector-reset.md",
                  "children": []
                },
                {
                  "id": "f91e7a8c699f",
                  "title": "Figure 98. Configurable event triggering logic Any wakeup",
                  "slug": "figure-98-configurable-event-triggering-logic-any-wakeup",
                  "level": 4,
                  "start_page": 802,
                  "end_page": 802,
                  "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.3 EXTI functional description > 21.3.2 EXTI configurable event input Any wakeup > Figure 98. Configurable event triggering logic Any wakeup",
                  "file": "10_sections/f91e7a8c699f__figure-98-configurable-event-triggering-logic-any-wakeup.md",
                  "children": []
                }
              ]
            },
            {
              "id": "aea99413c3b1",
              "title": "21.3.3 EXTI direct event input CPU wakeup",
              "slug": "21-3-3-exti-direct-event-input-cpu-wakeup",
              "level": 3,
              "start_page": 802,
              "end_page": 803,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.3 EXTI functional description > 21.3.3 EXTI direct event input CPU wakeup",
              "file": "10_sections/aea99413c3b1__21-3-3-exti-direct-event-input-cpu-wakeup.md",
              "children": [
                {
                  "id": "952b8549e568",
                  "title": "Figure 99. Direct event triggering logic CPU Wakeup",
                  "slug": "figure-99-direct-event-triggering-logic-cpu-wakeup",
                  "level": 4,
                  "start_page": 803,
                  "end_page": 803,
                  "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.3 EXTI functional description > 21.3.3 EXTI direct event input CPU wakeup > Figure 99. Direct event triggering logic CPU Wakeup",
                  "file": "10_sections/952b8549e568__figure-99-direct-event-triggering-logic-cpu-wakeup.md",
                  "children": []
                }
              ]
            },
            {
              "id": "acf45c69b4d5",
              "title": "21.3.4 EXTI direct event input Any wakeup",
              "slug": "21-3-4-exti-direct-event-input-any-wakeup",
              "level": 3,
              "start_page": 804,
              "end_page": 804,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.3 EXTI functional description > 21.3.4 EXTI direct event input Any wakeup",
              "file": "10_sections/acf45c69b4d5__21-3-4-exti-direct-event-input-any-wakeup.md",
              "children": [
                {
                  "id": "d52ca2eb9eb5",
                  "title": "Figure 100. Direct event triggering logic Any Wakeup",
                  "slug": "figure-100-direct-event-triggering-logic-any-wakeup",
                  "level": 4,
                  "start_page": 804,
                  "end_page": 804,
                  "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.3 EXTI functional description > 21.3.4 EXTI direct event input Any wakeup > Figure 100. Direct event triggering logic Any Wakeup",
                  "file": "10_sections/d52ca2eb9eb5__figure-100-direct-event-triggering-logic-any-wakeup.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d2c79101e8f1",
              "title": "21.3.5 EXTI D3 pending request clear selection",
              "slug": "21-3-5-exti-d3-pending-request-clear-selection",
              "level": 3,
              "start_page": 805,
              "end_page": 805,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.3 EXTI functional description > 21.3.5 EXTI D3 pending request clear selection",
              "file": "10_sections/d2c79101e8f1__21-3-5-exti-d3-pending-request-clear-selection.md",
              "children": [
                {
                  "id": "cd23ec92aea7",
                  "title": "Figure 101. D3 domain Pending request clear logic",
                  "slug": "figure-101-d3-domain-pending-request-clear-logic",
                  "level": 4,
                  "start_page": 805,
                  "end_page": 805,
                  "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.3 EXTI functional description > 21.3.5 EXTI D3 pending request clear selection > Figure 101. D3 domain Pending request clear logic",
                  "file": "10_sections/cd23ec92aea7__figure-101-d3-domain-pending-request-clear-logic.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "5be935e21807",
          "title": "21.4 EXTI event input mapping",
          "slug": "21-4-exti-event-input-mapping",
          "level": 2,
          "start_page": 805,
          "end_page": 807,
          "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.4 EXTI event input mapping",
          "file": "10_sections/5be935e21807__21-4-exti-event-input-mapping.md",
          "children": [
            {
              "id": "868ebe6ec881",
              "title": "Table 152. EXTI Event input mapping",
              "slug": "table-152-exti-event-input-mapping",
              "level": 3,
              "start_page": 806,
              "end_page": 807,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.4 EXTI event input mapping > Table 152. EXTI Event input mapping",
              "file": "10_sections/868ebe6ec881__table-152-exti-event-input-mapping.md",
              "children": []
            }
          ]
        },
        {
          "id": "d5f9ed20db73",
          "title": "21.5 EXTI functional behavior",
          "slug": "21-5-exti-functional-behavior",
          "level": 2,
          "start_page": 808,
          "end_page": 811,
          "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.5 EXTI functional behavior",
          "file": "10_sections/d5f9ed20db73__21-5-exti-functional-behavior.md",
          "children": [
            {
              "id": "ed41d897b3a0",
              "title": "Table 153. Masking functionality",
              "slug": "table-153-masking-functionality",
              "level": 3,
              "start_page": 808,
              "end_page": 808,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.5 EXTI functional behavior > Table 153. Masking functionality",
              "file": "10_sections/ed41d897b3a0__table-153-masking-functionality.md",
              "children": []
            },
            {
              "id": "62d350bd8395",
              "title": "21.5.1 EXTI CPU interrupt procedure",
              "slug": "21-5-1-exti-cpu-interrupt-procedure",
              "level": 3,
              "start_page": 809,
              "end_page": 809,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.5 EXTI functional behavior > 21.5.1 EXTI CPU interrupt procedure",
              "file": "10_sections/62d350bd8395__21-5-1-exti-cpu-interrupt-procedure.md",
              "children": []
            },
            {
              "id": "0a9470a61d87",
              "title": "21.5.2 EXTI CPU event procedure",
              "slug": "21-5-2-exti-cpu-event-procedure",
              "level": 3,
              "start_page": 810,
              "end_page": 810,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.5 EXTI functional behavior > 21.5.2 EXTI CPU event procedure",
              "file": "10_sections/0a9470a61d87__21-5-2-exti-cpu-event-procedure.md",
              "children": []
            },
            {
              "id": "7b98f695ea35",
              "title": "21.5.3 EXTI CPU wakeup procedure",
              "slug": "21-5-3-exti-cpu-wakeup-procedure",
              "level": 3,
              "start_page": 810,
              "end_page": 810,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.5 EXTI functional behavior > 21.5.3 EXTI CPU wakeup procedure",
              "file": "10_sections/7b98f695ea35__21-5-3-exti-cpu-wakeup-procedure.md",
              "children": []
            },
            {
              "id": "32f19d7bc663",
              "title": "21.5.4 EXTI D3 domain wakeup for autonomous Run mode procedure",
              "slug": "21-5-4-exti-d3-domain-wakeup-for-autonomous-run-mode-procedure",
              "level": 3,
              "start_page": 810,
              "end_page": 810,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.5 EXTI functional behavior > 21.5.4 EXTI D3 domain wakeup for autonomous Run mode procedure",
              "file": "10_sections/32f19d7bc663__21-5-4-exti-d3-domain-wakeup-for-autonomous-run-mode-procedure.md",
              "children": []
            },
            {
              "id": "f7b414496dfc",
              "title": "21.5.5 EXTI software interrupt/event trigger procedure",
              "slug": "21-5-5-exti-software-interrupt-event-trigger-procedure",
              "level": 3,
              "start_page": 811,
              "end_page": 811,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.5 EXTI functional behavior > 21.5.5 EXTI software interrupt/event trigger procedure",
              "file": "10_sections/f7b414496dfc__21-5-5-exti-software-interrupt-event-trigger-procedure.md",
              "children": []
            }
          ]
        },
        {
          "id": "f16c354a52fe",
          "title": "21.6 EXTI registers",
          "slug": "21-6-exti-registers",
          "level": 2,
          "start_page": 812,
          "end_page": 829,
          "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers",
          "file": "10_sections/f16c354a52fe__21-6-exti-registers.md",
          "children": [
            {
              "id": "c9ee58705a4c",
              "title": "21.6.1 EXTI rising trigger selection register (EXTI_RTSR1)",
              "slug": "21-6-1-exti-rising-trigger-selection-register-exti-rtsr1",
              "level": 3,
              "start_page": 812,
              "end_page": 812,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.1 EXTI rising trigger selection register (EXTI_RTSR1)",
              "file": "10_sections/c9ee58705a4c__21-6-1-exti-rising-trigger-selection-register-exti-rtsr1.md",
              "children": []
            },
            {
              "id": "1c77ce55e5fb",
              "title": "21.6.2 EXTI falling trigger selection register (EXTI_FTSR1)",
              "slug": "21-6-2-exti-falling-trigger-selection-register-exti-ftsr1",
              "level": 3,
              "start_page": 812,
              "end_page": 812,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.2 EXTI falling trigger selection register (EXTI_FTSR1)",
              "file": "10_sections/1c77ce55e5fb__21-6-2-exti-falling-trigger-selection-register-exti-ftsr1.md",
              "children": []
            },
            {
              "id": "bdf38835ce4d",
              "title": "21.6.3 EXTI software interrupt event register (EXTI_SWIER1)",
              "slug": "21-6-3-exti-software-interrupt-event-register-exti-swier1",
              "level": 3,
              "start_page": 813,
              "end_page": 813,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.3 EXTI software interrupt event register (EXTI_SWIER1)",
              "file": "10_sections/bdf38835ce4d__21-6-3-exti-software-interrupt-event-register-exti-swier1.md",
              "children": []
            },
            {
              "id": "a43b5322d80a",
              "title": "21.6.4 EXTI D3 pending mask register (EXTI_D3PMR1)",
              "slug": "21-6-4-exti-d3-pending-mask-register-exti-d3pmr1",
              "level": 3,
              "start_page": 813,
              "end_page": 813,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.4 EXTI D3 pending mask register (EXTI_D3PMR1)",
              "file": "10_sections/a43b5322d80a__21-6-4-exti-d3-pending-mask-register-exti-d3pmr1.md",
              "children": []
            },
            {
              "id": "011172b9fc6f",
              "title": "21.6.5 EXTI D3 pending clear selection register low (EXTI_D3PCR1L)",
              "slug": "21-6-5-exti-d3-pending-clear-selection-register-low-exti-d3pcr1l",
              "level": 3,
              "start_page": 814,
              "end_page": 814,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.5 EXTI D3 pending clear selection register low (EXTI_D3PCR1L)",
              "file": "10_sections/011172b9fc6f__21-6-5-exti-d3-pending-clear-selection-register-low-exti-d3pcr1l.md",
              "children": []
            },
            {
              "id": "8f086d211f2c",
              "title": "21.6.6 EXTI D3 pending clear selection register high (EXTI_D3PCR1H)",
              "slug": "21-6-6-exti-d3-pending-clear-selection-register-high-exti-d3pcr1h",
              "level": 3,
              "start_page": 814,
              "end_page": 814,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.6 EXTI D3 pending clear selection register high (EXTI_D3PCR1H)",
              "file": "10_sections/8f086d211f2c__21-6-6-exti-d3-pending-clear-selection-register-high-exti-d3pcr1h.md",
              "children": []
            },
            {
              "id": "51055a3ddb1e",
              "title": "21.6.7 EXTI rising trigger selection register (EXTI_RTSR2)",
              "slug": "21-6-7-exti-rising-trigger-selection-register-exti-rtsr2",
              "level": 3,
              "start_page": 815,
              "end_page": 815,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.7 EXTI rising trigger selection register (EXTI_RTSR2)",
              "file": "10_sections/51055a3ddb1e__21-6-7-exti-rising-trigger-selection-register-exti-rtsr2.md",
              "children": []
            },
            {
              "id": "39ae99c73fa2",
              "title": "21.6.8 EXTI falling trigger selection register (EXTI_FTSR2)",
              "slug": "21-6-8-exti-falling-trigger-selection-register-exti-ftsr2",
              "level": 3,
              "start_page": 816,
              "end_page": 816,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.8 EXTI falling trigger selection register (EXTI_FTSR2)",
              "file": "10_sections/39ae99c73fa2__21-6-8-exti-falling-trigger-selection-register-exti-ftsr2.md",
              "children": []
            },
            {
              "id": "379a99923b2f",
              "title": "21.6.9 EXTI software interrupt event register (EXTI_SWIER2)",
              "slug": "21-6-9-exti-software-interrupt-event-register-exti-swier2",
              "level": 3,
              "start_page": 816,
              "end_page": 816,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.9 EXTI software interrupt event register (EXTI_SWIER2)",
              "file": "10_sections/379a99923b2f__21-6-9-exti-software-interrupt-event-register-exti-swier2.md",
              "children": []
            },
            {
              "id": "77f7caf84196",
              "title": "21.6.10 EXTI D3 pending mask register (EXTI_D3PMR2)",
              "slug": "21-6-10-exti-d3-pending-mask-register-exti-d3pmr2",
              "level": 3,
              "start_page": 817,
              "end_page": 817,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.10 EXTI D3 pending mask register (EXTI_D3PMR2)",
              "file": "10_sections/77f7caf84196__21-6-10-exti-d3-pending-mask-register-exti-d3pmr2.md",
              "children": []
            },
            {
              "id": "bf28bc6fea57",
              "title": "21.6.11 EXTI D3 pending clear selection register low (EXTI_D3PCR2L)",
              "slug": "21-6-11-exti-d3-pending-clear-selection-register-low-exti-d3pcr2l",
              "level": 3,
              "start_page": 818,
              "end_page": 818,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.11 EXTI D3 pending clear selection register low (EXTI_D3PCR2L)",
              "file": "10_sections/bf28bc6fea57__21-6-11-exti-d3-pending-clear-selection-register-low-exti-d3pcr2l.md",
              "children": []
            },
            {
              "id": "1e2cc38048d3",
              "title": "21.6.12 EXTI D3 pending clear selection register high (EXTI_D3PCR2H)",
              "slug": "21-6-12-exti-d3-pending-clear-selection-register-high-exti-d3pcr2h",
              "level": 3,
              "start_page": 818,
              "end_page": 818,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.12 EXTI D3 pending clear selection register high (EXTI_D3PCR2H)",
              "file": "10_sections/1e2cc38048d3__21-6-12-exti-d3-pending-clear-selection-register-high-exti-d3pcr2h.md",
              "children": []
            },
            {
              "id": "1ee2e1dc79dd",
              "title": "21.6.13 EXTI rising trigger selection register (EXTI_RTSR3)",
              "slug": "21-6-13-exti-rising-trigger-selection-register-exti-rtsr3",
              "level": 3,
              "start_page": 819,
              "end_page": 819,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.13 EXTI rising trigger selection register (EXTI_RTSR3)",
              "file": "10_sections/1ee2e1dc79dd__21-6-13-exti-rising-trigger-selection-register-exti-rtsr3.md",
              "children": []
            },
            {
              "id": "b977651ab64b",
              "title": "21.6.14 EXTI falling trigger selection register (EXTI_FTSR3)",
              "slug": "21-6-14-exti-falling-trigger-selection-register-exti-ftsr3",
              "level": 3,
              "start_page": 819,
              "end_page": 819,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.14 EXTI falling trigger selection register (EXTI_FTSR3)",
              "file": "10_sections/b977651ab64b__21-6-14-exti-falling-trigger-selection-register-exti-ftsr3.md",
              "children": []
            },
            {
              "id": "1730a3f55f79",
              "title": "21.6.15 EXTI software interrupt event register (EXTI_SWIER3)",
              "slug": "21-6-15-exti-software-interrupt-event-register-exti-swier3",
              "level": 3,
              "start_page": 820,
              "end_page": 820,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.15 EXTI software interrupt event register (EXTI_SWIER3)",
              "file": "10_sections/1730a3f55f79__21-6-15-exti-software-interrupt-event-register-exti-swier3.md",
              "children": []
            },
            {
              "id": "27332c2b97ce",
              "title": "21.6.16 EXTI D3 pending mask register (EXTI_D3PMR3)",
              "slug": "21-6-16-exti-d3-pending-mask-register-exti-d3pmr3",
              "level": 3,
              "start_page": 820,
              "end_page": 820,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.16 EXTI D3 pending mask register (EXTI_D3PMR3)",
              "file": "10_sections/27332c2b97ce__21-6-16-exti-d3-pending-mask-register-exti-d3pmr3.md",
              "children": []
            },
            {
              "id": "42502c60195a",
              "title": "21.6.17 EXTI D3 pending clear selection register low (EXTI_D3PCR3L)",
              "slug": "21-6-17-exti-d3-pending-clear-selection-register-low-exti-d3pcr3l",
              "level": 3,
              "start_page": 821,
              "end_page": 821,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.17 EXTI D3 pending clear selection register low (EXTI_D3PCR3L)",
              "file": "10_sections/42502c60195a__21-6-17-exti-d3-pending-clear-selection-register-low-exti-d3pcr3l.md",
              "children": []
            },
            {
              "id": "51653c26b6d0",
              "title": "21.6.18 EXTI D3 pending clear selection register high (EXTI_D3PCR3H)",
              "slug": "21-6-18-exti-d3-pending-clear-selection-register-high-exti-d3pcr3h",
              "level": 3,
              "start_page": 821,
              "end_page": 821,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.18 EXTI D3 pending clear selection register high (EXTI_D3PCR3H)",
              "file": "10_sections/51653c26b6d0__21-6-18-exti-d3-pending-clear-selection-register-high-exti-d3pcr3h.md",
              "children": []
            },
            {
              "id": "6a3dbc631e92",
              "title": "21.6.19 EXTI interrupt mask register (EXTI_CnIMR1)",
              "slug": "21-6-19-exti-interrupt-mask-register-exti-cnimr1",
              "level": 3,
              "start_page": 822,
              "end_page": 822,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.19 EXTI interrupt mask register (EXTI_CnIMR1)",
              "file": "10_sections/6a3dbc631e92__21-6-19-exti-interrupt-mask-register-exti-cnimr1.md",
              "children": []
            },
            {
              "id": "27de7d37d87e",
              "title": "21.6.20 EXTI event mask register (EXTI_CnEMR1)",
              "slug": "21-6-20-exti-event-mask-register-exti-cnemr1",
              "level": 3,
              "start_page": 822,
              "end_page": 822,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.20 EXTI event mask register (EXTI_CnEMR1)",
              "file": "10_sections/27de7d37d87e__21-6-20-exti-event-mask-register-exti-cnemr1.md",
              "children": []
            },
            {
              "id": "b0308e66cbf3",
              "title": "21.6.21 EXTI pending register (EXTI_CnPR1)",
              "slug": "21-6-21-exti-pending-register-exti-cnpr1",
              "level": 3,
              "start_page": 823,
              "end_page": 823,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.21 EXTI pending register (EXTI_CnPR1)",
              "file": "10_sections/b0308e66cbf3__21-6-21-exti-pending-register-exti-cnpr1.md",
              "children": []
            },
            {
              "id": "671281246df7",
              "title": "21.6.22 EXTI interrupt mask register (EXTI_CnIMR2)",
              "slug": "21-6-22-exti-interrupt-mask-register-exti-cnimr2",
              "level": 3,
              "start_page": 823,
              "end_page": 823,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.22 EXTI interrupt mask register (EXTI_CnIMR2)",
              "file": "10_sections/671281246df7__21-6-22-exti-interrupt-mask-register-exti-cnimr2.md",
              "children": []
            },
            {
              "id": "815bd8007e48",
              "title": "21.6.23 EXTI event mask register (EXTI_CnEMR2)",
              "slug": "21-6-23-exti-event-mask-register-exti-cnemr2",
              "level": 3,
              "start_page": 824,
              "end_page": 824,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.23 EXTI event mask register (EXTI_CnEMR2)",
              "file": "10_sections/815bd8007e48__21-6-23-exti-event-mask-register-exti-cnemr2.md",
              "children": []
            },
            {
              "id": "cbc8c4e7bd5c",
              "title": "21.6.24 EXTI pending register (EXTI_CnPR2)",
              "slug": "21-6-24-exti-pending-register-exti-cnpr2",
              "level": 3,
              "start_page": 824,
              "end_page": 824,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.24 EXTI pending register (EXTI_CnPR2)",
              "file": "10_sections/cbc8c4e7bd5c__21-6-24-exti-pending-register-exti-cnpr2.md",
              "children": []
            },
            {
              "id": "3918730dc035",
              "title": "21.6.25 EXTI interrupt mask register (EXTI_CnIMR3)",
              "slug": "21-6-25-exti-interrupt-mask-register-exti-cnimr3",
              "level": 3,
              "start_page": 825,
              "end_page": 825,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.25 EXTI interrupt mask register (EXTI_CnIMR3)",
              "file": "10_sections/3918730dc035__21-6-25-exti-interrupt-mask-register-exti-cnimr3.md",
              "children": []
            },
            {
              "id": "114f109223a2",
              "title": "21.6.26 EXTI event mask register (EXTI_CnEMR3)",
              "slug": "21-6-26-exti-event-mask-register-exti-cnemr3",
              "level": 3,
              "start_page": 826,
              "end_page": 826,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.26 EXTI event mask register (EXTI_CnEMR3)",
              "file": "10_sections/114f109223a2__21-6-26-exti-event-mask-register-exti-cnemr3.md",
              "children": []
            },
            {
              "id": "1d08be02c2ff",
              "title": "21.6.27 EXTI pending register (EXTI_CnPR3)",
              "slug": "21-6-27-exti-pending-register-exti-cnpr3",
              "level": 3,
              "start_page": 826,
              "end_page": 826,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.27 EXTI pending register (EXTI_CnPR3)",
              "file": "10_sections/1d08be02c2ff__21-6-27-exti-pending-register-exti-cnpr3.md",
              "children": []
            },
            {
              "id": "67afd6af2645",
              "title": "21.6.28 EXTI register map",
              "slug": "21-6-28-exti-register-map",
              "level": 3,
              "start_page": 827,
              "end_page": 829,
              "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.28 EXTI register map",
              "file": "10_sections/67afd6af2645__21-6-28-exti-register-map.md",
              "children": [
                {
                  "id": "22782d9b5b47",
                  "title": "Table 154. Asynchronous interrupt/event controller register map and reset values",
                  "slug": "table-154-asynchronous-interrupt-event-controller-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 827,
                  "end_page": 829,
                  "breadcrumb": "21 Extended interrupt and event controller (EXTI) > 21.6 EXTI registers > 21.6.28 EXTI register map > Table 154. Asynchronous interrupt/event controller register map and reset values",
                  "file": "10_sections/22782d9b5b47__table-154-asynchronous-interrupt-event-controller-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "abf86e95ed97",
      "title": "22 Cyclic redundancy check calculation unit (CRC)",
      "slug": "22-cyclic-redundancy-check-calculation-unit-crc",
      "level": 1,
      "start_page": 830,
      "end_page": 836,
      "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC)",
      "file": "10_sections/abf86e95ed97__22-cyclic-redundancy-check-calculation-unit-crc.md",
      "children": [
        {
          "id": "cc06150d829c",
          "title": "22.1 Introduction",
          "slug": "22-1-introduction",
          "level": 2,
          "start_page": 830,
          "end_page": 830,
          "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.1 Introduction",
          "file": "10_sections/cc06150d829c__22-1-introduction.md",
          "children": []
        },
        {
          "id": "76f7f346bc0e",
          "title": "22.2 CRC main features",
          "slug": "22-2-crc-main-features",
          "level": 2,
          "start_page": 830,
          "end_page": 830,
          "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.2 CRC main features",
          "file": "10_sections/76f7f346bc0e__22-2-crc-main-features.md",
          "children": []
        },
        {
          "id": "9e8ed4c3d241",
          "title": "22.3 CRC functional description",
          "slug": "22-3-crc-functional-description",
          "level": 2,
          "start_page": 831,
          "end_page": 832,
          "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.3 CRC functional description",
          "file": "10_sections/9e8ed4c3d241__22-3-crc-functional-description.md",
          "children": [
            {
              "id": "e19b68fab406",
              "title": "22.3.1 CRC block diagram",
              "slug": "22-3-1-crc-block-diagram",
              "level": 3,
              "start_page": 831,
              "end_page": 832,
              "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.3 CRC functional description > 22.3.1 CRC block diagram",
              "file": "10_sections/e19b68fab406__22-3-1-crc-block-diagram.md",
              "children": [
                {
                  "id": "677f7c8ac086",
                  "title": "Figure 102. CRC calculation unit block diagram",
                  "slug": "figure-102-crc-calculation-unit-block-diagram",
                  "level": 4,
                  "start_page": 831,
                  "end_page": 832,
                  "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.3 CRC functional description > 22.3.1 CRC block diagram > Figure 102. CRC calculation unit block diagram",
                  "file": "10_sections/677f7c8ac086__figure-102-crc-calculation-unit-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "dc935c155458",
              "title": "22.3.2 CRC internal signals",
              "slug": "22-3-2-crc-internal-signals",
              "level": 3,
              "start_page": 831,
              "end_page": 832,
              "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.3 CRC functional description > 22.3.2 CRC internal signals",
              "file": "10_sections/dc935c155458__22-3-2-crc-internal-signals.md",
              "children": [
                {
                  "id": "7b20f093331c",
                  "title": "Table 155. CRC internal input/output signals",
                  "slug": "table-155-crc-internal-input-output-signals",
                  "level": 4,
                  "start_page": 831,
                  "end_page": 832,
                  "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.3 CRC functional description > 22.3.2 CRC internal signals > Table 155. CRC internal input/output signals",
                  "file": "10_sections/7b20f093331c__table-155-crc-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "386f20bffe80",
              "title": "22.3.3 CRC operation",
              "slug": "22-3-3-crc-operation",
              "level": 3,
              "start_page": 831,
              "end_page": 832,
              "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.3 CRC functional description > 22.3.3 CRC operation",
              "file": "10_sections/386f20bffe80__22-3-3-crc-operation.md",
              "children": []
            }
          ]
        },
        {
          "id": "c38f1545cf9b",
          "title": "22.4 CRC registers",
          "slug": "22-4-crc-registers",
          "level": 2,
          "start_page": 833,
          "end_page": 836,
          "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.4 CRC registers",
          "file": "10_sections/c38f1545cf9b__22-4-crc-registers.md",
          "children": [
            {
              "id": "197612e76ec4",
              "title": "22.4.1 CRC data register (CRC_DR)",
              "slug": "22-4-1-crc-data-register-crc-dr",
              "level": 3,
              "start_page": 833,
              "end_page": 833,
              "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.4 CRC registers > 22.4.1 CRC data register (CRC_DR)",
              "file": "10_sections/197612e76ec4__22-4-1-crc-data-register-crc-dr.md",
              "children": []
            },
            {
              "id": "04f0ef53a022",
              "title": "22.4.2 CRC independent data register (CRC_IDR)",
              "slug": "22-4-2-crc-independent-data-register-crc-idr",
              "level": 3,
              "start_page": 833,
              "end_page": 833,
              "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.4 CRC registers > 22.4.2 CRC independent data register (CRC_IDR)",
              "file": "10_sections/04f0ef53a022__22-4-2-crc-independent-data-register-crc-idr.md",
              "children": []
            },
            {
              "id": "c94e9c80d7a9",
              "title": "22.4.3 CRC control register (CRC_CR)",
              "slug": "22-4-3-crc-control-register-crc-cr",
              "level": 3,
              "start_page": 834,
              "end_page": 834,
              "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.4 CRC registers > 22.4.3 CRC control register (CRC_CR)",
              "file": "10_sections/c94e9c80d7a9__22-4-3-crc-control-register-crc-cr.md",
              "children": []
            },
            {
              "id": "770d08c57605",
              "title": "22.4.4 CRC initial value (CRC_INIT)",
              "slug": "22-4-4-crc-initial-value-crc-init",
              "level": 3,
              "start_page": 835,
              "end_page": 835,
              "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.4 CRC registers > 22.4.4 CRC initial value (CRC_INIT)",
              "file": "10_sections/770d08c57605__22-4-4-crc-initial-value-crc-init.md",
              "children": []
            },
            {
              "id": "21abb2ddf2fe",
              "title": "22.4.5 CRC polynomial (CRC_POL)",
              "slug": "22-4-5-crc-polynomial-crc-pol",
              "level": 3,
              "start_page": 835,
              "end_page": 835,
              "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.4 CRC registers > 22.4.5 CRC polynomial (CRC_POL)",
              "file": "10_sections/21abb2ddf2fe__22-4-5-crc-polynomial-crc-pol.md",
              "children": []
            },
            {
              "id": "cb26915534d4",
              "title": "22.4.6 CRC register map",
              "slug": "22-4-6-crc-register-map",
              "level": 3,
              "start_page": 836,
              "end_page": 836,
              "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.4 CRC registers > 22.4.6 CRC register map",
              "file": "10_sections/cb26915534d4__22-4-6-crc-register-map.md",
              "children": [
                {
                  "id": "28ee581cb887",
                  "title": "Table 156. CRC register map and reset values",
                  "slug": "table-156-crc-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 836,
                  "end_page": 836,
                  "breadcrumb": "22 Cyclic redundancy check calculation unit (CRC) > 22.4 CRC registers > 22.4.6 CRC register map > Table 156. CRC register map and reset values",
                  "file": "10_sections/28ee581cb887__table-156-crc-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "891bc8ce50f6",
      "title": "23 Flexible memory controller (FMC)",
      "slug": "23-flexible-memory-controller-fmc",
      "level": 1,
      "start_page": 837,
      "end_page": 918,
      "breadcrumb": "23 Flexible memory controller (FMC)",
      "file": "10_sections/891bc8ce50f6__23-flexible-memory-controller-fmc.md",
      "children": [
        {
          "id": "9ef0a21624e2",
          "title": "23.1 FMC main features",
          "slug": "23-1-fmc-main-features",
          "level": 2,
          "start_page": 837,
          "end_page": 837,
          "breadcrumb": "23 Flexible memory controller (FMC) > 23.1 FMC main features",
          "file": "10_sections/9ef0a21624e2__23-1-fmc-main-features.md",
          "children": []
        },
        {
          "id": "0011094427bf",
          "title": "23.2 FMC block diagram",
          "slug": "23-2-fmc-block-diagram",
          "level": 2,
          "start_page": 838,
          "end_page": 839,
          "breadcrumb": "23 Flexible memory controller (FMC) > 23.2 FMC block diagram",
          "file": "10_sections/0011094427bf__23-2-fmc-block-diagram.md",
          "children": [
            {
              "id": "28f0c248142b",
              "title": "Figure 103. FMC block diagram",
              "slug": "figure-103-fmc-block-diagram",
              "level": 3,
              "start_page": 839,
              "end_page": 839,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.2 FMC block diagram > Figure 103. FMC block diagram",
              "file": "10_sections/28f0c248142b__figure-103-fmc-block-diagram.md",
              "children": []
            }
          ]
        },
        {
          "id": "9cb94dd09122",
          "title": "23.3 FMC internal signals",
          "slug": "23-3-fmc-internal-signals",
          "level": 2,
          "start_page": 840,
          "end_page": 841,
          "breadcrumb": "23 Flexible memory controller (FMC) > 23.3 FMC internal signals",
          "file": "10_sections/9cb94dd09122__23-3-fmc-internal-signals.md",
          "children": [
            {
              "id": "aeba56ab7b30",
              "title": "Table 157. FMC pins",
              "slug": "table-157-fmc-pins",
              "level": 3,
              "start_page": 840,
              "end_page": 840,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.3 FMC internal signals > Table 157. FMC pins",
              "file": "10_sections/aeba56ab7b30__table-157-fmc-pins.md",
              "children": []
            }
          ]
        },
        {
          "id": "b2f9e1458f2b",
          "title": "23.4 AHB interface",
          "slug": "23-4-ahb-interface",
          "level": 2,
          "start_page": 840,
          "end_page": 841,
          "breadcrumb": "23 Flexible memory controller (FMC) > 23.4 AHB interface",
          "file": "10_sections/b2f9e1458f2b__23-4-ahb-interface.md",
          "children": []
        },
        {
          "id": "bf2d199a154e",
          "title": "23.5 AXI interface",
          "slug": "23-5-axi-interface",
          "level": 2,
          "start_page": 840,
          "end_page": 841,
          "breadcrumb": "23 Flexible memory controller (FMC) > 23.5 AXI interface",
          "file": "10_sections/bf2d199a154e__23-5-axi-interface.md",
          "children": [
            {
              "id": "c9d2caf6cb2d",
              "title": "23.5.1 Supported memories and transactions",
              "slug": "23-5-1-supported-memories-and-transactions",
              "level": 3,
              "start_page": 841,
              "end_page": 841,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.5 AXI interface > 23.5.1 Supported memories and transactions",
              "file": "10_sections/c9d2caf6cb2d__23-5-1-supported-memories-and-transactions.md",
              "children": []
            }
          ]
        },
        {
          "id": "541e02439299",
          "title": "23.6 External device address mapping",
          "slug": "23-6-external-device-address-mapping",
          "level": 2,
          "start_page": 842,
          "end_page": 847,
          "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping",
          "file": "10_sections/541e02439299__23-6-external-device-address-mapping.md",
          "children": [
            {
              "id": "794122b063b5",
              "title": "Figure 104. FMC memory banks (default mapping)",
              "slug": "figure-104-fmc-memory-banks-default-mapping",
              "level": 3,
              "start_page": 842,
              "end_page": 842,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > Figure 104. FMC memory banks (default mapping)",
              "file": "10_sections/794122b063b5__figure-104-fmc-memory-banks-default-mapping.md",
              "children": []
            },
            {
              "id": "f8d768c8a050",
              "title": "Table 158. FMC bank mapping options",
              "slug": "table-158-fmc-bank-mapping-options",
              "level": 3,
              "start_page": 843,
              "end_page": 843,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > Table 158. FMC bank mapping options",
              "file": "10_sections/f8d768c8a050__table-158-fmc-bank-mapping-options.md",
              "children": []
            },
            {
              "id": "93d3af82a1b7",
              "title": "23.6.1 NOR/PSRAM address mapping",
              "slug": "23-6-1-nor-psram-address-mapping",
              "level": 3,
              "start_page": 843,
              "end_page": 843,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > 23.6.1 NOR/PSRAM address mapping",
              "file": "10_sections/93d3af82a1b7__23-6-1-nor-psram-address-mapping.md",
              "children": [
                {
                  "id": "7c53cd8f91da",
                  "title": "Table 159. NOR/PSRAM bank selection",
                  "slug": "table-159-nor-psram-bank-selection",
                  "level": 4,
                  "start_page": 843,
                  "end_page": 843,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > 23.6.1 NOR/PSRAM address mapping > Table 159. NOR/PSRAM bank selection",
                  "file": "10_sections/7c53cd8f91da__table-159-nor-psram-bank-selection.md",
                  "children": []
                },
                {
                  "id": "05b47fa95835",
                  "title": "Table 160. NOR/PSRAM External memory address",
                  "slug": "table-160-nor-psram-external-memory-address",
                  "level": 4,
                  "start_page": 843,
                  "end_page": 843,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > 23.6.1 NOR/PSRAM address mapping > Table 160. NOR/PSRAM External memory address",
                  "file": "10_sections/05b47fa95835__table-160-nor-psram-external-memory-address.md",
                  "children": []
                }
              ]
            },
            {
              "id": "536ef6a6fae7",
              "title": "23.6.2 NAND flash memory address mapping",
              "slug": "23-6-2-nand-flash-memory-address-mapping",
              "level": 3,
              "start_page": 844,
              "end_page": 847,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > 23.6.2 NAND flash memory address mapping",
              "file": "10_sections/536ef6a6fae7__23-6-2-nand-flash-memory-address-mapping.md",
              "children": [
                {
                  "id": "e1423e084c91",
                  "title": "Table 161. NAND memory mapping and timing registers",
                  "slug": "table-161-nand-memory-mapping-and-timing-registers",
                  "level": 4,
                  "start_page": 844,
                  "end_page": 844,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > 23.6.2 NAND flash memory address mapping > Table 161. NAND memory mapping and timing registers",
                  "file": "10_sections/e1423e084c91__table-161-nand-memory-mapping-and-timing-registers.md",
                  "children": []
                },
                {
                  "id": "d0885fc8134a",
                  "title": "Table 162. NAND bank selection",
                  "slug": "table-162-nand-bank-selection",
                  "level": 4,
                  "start_page": 844,
                  "end_page": 844,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > 23.6.2 NAND flash memory address mapping > Table 162. NAND bank selection",
                  "file": "10_sections/d0885fc8134a__table-162-nand-bank-selection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "929440c3dda7",
              "title": "23.6.3 SDRAM address mapping",
              "slug": "23-6-3-sdram-address-mapping",
              "level": 3,
              "start_page": 844,
              "end_page": 847,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > 23.6.3 SDRAM address mapping",
              "file": "10_sections/929440c3dda7__23-6-3-sdram-address-mapping.md",
              "children": [
                {
                  "id": "221685445898",
                  "title": "Table 163. SDRAM bank selection",
                  "slug": "table-163-sdram-bank-selection",
                  "level": 4,
                  "start_page": 844,
                  "end_page": 844,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > 23.6.3 SDRAM address mapping > Table 163. SDRAM bank selection",
                  "file": "10_sections/221685445898__table-163-sdram-bank-selection.md",
                  "children": []
                },
                {
                  "id": "a93fc9aa3d7c",
                  "title": "Table 164. SDRAM address mapping",
                  "slug": "table-164-sdram-address-mapping",
                  "level": 4,
                  "start_page": 845,
                  "end_page": 845,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > 23.6.3 SDRAM address mapping > Table 164. SDRAM address mapping",
                  "file": "10_sections/a93fc9aa3d7c__table-164-sdram-address-mapping.md",
                  "children": []
                },
                {
                  "id": "e76e07c90416",
                  "title": "Table 165. SDRAM address mapping with 8-bit data bus width",
                  "slug": "table-165-sdram-address-mapping-with-8-bit-data-bus-width",
                  "level": 4,
                  "start_page": 845,
                  "end_page": 845,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > 23.6.3 SDRAM address mapping > Table 165. SDRAM address mapping with 8-bit data bus width",
                  "file": "10_sections/e76e07c90416__table-165-sdram-address-mapping-with-8-bit-data-bus-width.md",
                  "children": []
                },
                {
                  "id": "ac61a5be5e05",
                  "title": "Table 166. SDRAM address mapping with 16-bit data bus width",
                  "slug": "table-166-sdram-address-mapping-with-16-bit-data-bus-width",
                  "level": 4,
                  "start_page": 846,
                  "end_page": 846,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > 23.6.3 SDRAM address mapping > Table 166. SDRAM address mapping with 16-bit data bus width",
                  "file": "10_sections/ac61a5be5e05__table-166-sdram-address-mapping-with-16-bit-data-bus-width.md",
                  "children": []
                },
                {
                  "id": "57a9ec1f0760",
                  "title": "Table 167. SDRAM address mapping with 32-bit data bus width",
                  "slug": "table-167-sdram-address-mapping-with-32-bit-data-bus-width",
                  "level": 4,
                  "start_page": 847,
                  "end_page": 847,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.6 External device address mapping > 23.6.3 SDRAM address mapping > Table 167. SDRAM address mapping with 32-bit data bus width",
                  "file": "10_sections/57a9ec1f0760__table-167-sdram-address-mapping-with-32-bit-data-bus-width.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "366bed59ee74",
          "title": "23.7 NOR flash/PSRAM controller",
          "slug": "23-7-nor-flash-psram-controller",
          "level": 2,
          "start_page": 848,
          "end_page": 886,
          "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller",
          "file": "10_sections/366bed59ee74__23-7-nor-flash-psram-controller.md",
          "children": [
            {
              "id": "1fd80a570f66",
              "title": "Table 168. Programmable NOR/PSRAM access parameters",
              "slug": "table-168-programmable-nor-psram-access-parameters",
              "level": 3,
              "start_page": 849,
              "end_page": 850,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > Table 168. Programmable NOR/PSRAM access parameters",
              "file": "10_sections/1fd80a570f66__table-168-programmable-nor-psram-access-parameters.md",
              "children": []
            },
            {
              "id": "03cec1ebf9ab",
              "title": "23.7.1 External memory interface signals",
              "slug": "23-7-1-external-memory-interface-signals",
              "level": 3,
              "start_page": 849,
              "end_page": 850,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.1 External memory interface signals",
              "file": "10_sections/03cec1ebf9ab__23-7-1-external-memory-interface-signals.md",
              "children": [
                {
                  "id": "ea05d7b96f8c",
                  "title": "Table 169. Non-multiplexed I/O NOR flash memory",
                  "slug": "table-169-non-multiplexed-i-o-nor-flash-memory",
                  "level": 4,
                  "start_page": 849,
                  "end_page": 849,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.1 External memory interface signals > Table 169. Non-multiplexed I/O NOR flash memory",
                  "file": "10_sections/ea05d7b96f8c__table-169-non-multiplexed-i-o-nor-flash-memory.md",
                  "children": []
                },
                {
                  "id": "f390e80143e8",
                  "title": "Table 170. 16-bit multiplexed I/O NOR flash memory",
                  "slug": "table-170-16-bit-multiplexed-i-o-nor-flash-memory",
                  "level": 4,
                  "start_page": 850,
                  "end_page": 850,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.1 External memory interface signals > Table 170. 16-bit multiplexed I/O NOR flash memory",
                  "file": "10_sections/f390e80143e8__table-170-16-bit-multiplexed-i-o-nor-flash-memory.md",
                  "children": []
                },
                {
                  "id": "8dbc83452d5f",
                  "title": "Table 171. Non-multiplexed I/Os PSRAM/SRAM",
                  "slug": "table-171-non-multiplexed-i-os-psram-sram",
                  "level": 4,
                  "start_page": 850,
                  "end_page": 850,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.1 External memory interface signals > Table 171. Non-multiplexed I/Os PSRAM/SRAM",
                  "file": "10_sections/8dbc83452d5f__table-171-non-multiplexed-i-os-psram-sram.md",
                  "children": []
                },
                {
                  "id": "6207a7a07855",
                  "title": "Table 172. 16-Bit multiplexed I/O PSRAM",
                  "slug": "table-172-16-bit-multiplexed-i-o-psram",
                  "level": 4,
                  "start_page": 850,
                  "end_page": 850,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.1 External memory interface signals > Table 172. 16-Bit multiplexed I/O PSRAM",
                  "file": "10_sections/6207a7a07855__table-172-16-bit-multiplexed-i-o-psram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3e1fde5cf047",
              "title": "23.7.2 Supported memories and transactions",
              "slug": "23-7-2-supported-memories-and-transactions",
              "level": 3,
              "start_page": 851,
              "end_page": 851,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.2 Supported memories and transactions",
              "file": "10_sections/3e1fde5cf047__23-7-2-supported-memories-and-transactions.md",
              "children": [
                {
                  "id": "6e97d933ee6d",
                  "title": "Table 173. NOR flash/PSRAM: Example of supported memories and transactions",
                  "slug": "table-173-nor-flash-psram-example-of-supported-memories-and-transactions",
                  "level": 4,
                  "start_page": 851,
                  "end_page": 851,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.2 Supported memories and transactions > Table 173. NOR flash/PSRAM: Example of supported memories and transactions",
                  "file": "10_sections/6e97d933ee6d__table-173-nor-flash-psram-example-of-supported-memories-and-transactions.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6daf22c2ea3e",
              "title": "23.7.3 General timing rules",
              "slug": "23-7-3-general-timing-rules",
              "level": 3,
              "start_page": 852,
              "end_page": 852,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.3 General timing rules",
              "file": "10_sections/6daf22c2ea3e__23-7-3-general-timing-rules.md",
              "children": []
            },
            {
              "id": "448b57cc8e43",
              "title": "23.7.4 NOR flash/PSRAM controller asynchronous transactions",
              "slug": "23-7-4-nor-flash-psram-controller-asynchronous-transactions",
              "level": 3,
              "start_page": 853,
              "end_page": 871,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions",
              "file": "10_sections/448b57cc8e43__23-7-4-nor-flash-psram-controller-asynchronous-transactions.md",
              "children": [
                {
                  "id": "b68a579bdd3f",
                  "title": "Figure 105. Mode 1 read access waveforms",
                  "slug": "figure-105-mode-1-read-access-waveforms",
                  "level": 4,
                  "start_page": 853,
                  "end_page": 853,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 105. Mode 1 read access waveforms",
                  "file": "10_sections/b68a579bdd3f__figure-105-mode-1-read-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "f02825e0dcd7",
                  "title": "Figure 106. Mode 1 write access waveforms",
                  "slug": "figure-106-mode-1-write-access-waveforms",
                  "level": 4,
                  "start_page": 854,
                  "end_page": 854,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 106. Mode 1 write access waveforms",
                  "file": "10_sections/f02825e0dcd7__figure-106-mode-1-write-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "58187a2c99e4",
                  "title": "Table 174. FMC_BCRx bitfields (mode 1)",
                  "slug": "table-174-fmc-bcrx-bitfields-mode-1",
                  "level": 4,
                  "start_page": 854,
                  "end_page": 854,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 174. FMC_BCRx bitfields (mode 1)",
                  "file": "10_sections/58187a2c99e4__table-174-fmc-bcrx-bitfields-mode-1.md",
                  "children": []
                },
                {
                  "id": "8d4c23eed16b",
                  "title": "Table 175. FMC_BTRx bitfields (mode 1)",
                  "slug": "table-175-fmc-btrx-bitfields-mode-1",
                  "level": 4,
                  "start_page": 855,
                  "end_page": 855,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 175. FMC_BTRx bitfields (mode 1)",
                  "file": "10_sections/8d4c23eed16b__table-175-fmc-btrx-bitfields-mode-1.md",
                  "children": []
                },
                {
                  "id": "c2ed79e5ce2d",
                  "title": "Figure 107. Mode A read access waveforms",
                  "slug": "figure-107-mode-a-read-access-waveforms",
                  "level": 4,
                  "start_page": 856,
                  "end_page": 856,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 107. Mode A read access waveforms",
                  "file": "10_sections/c2ed79e5ce2d__figure-107-mode-a-read-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "330e63e5b934",
                  "title": "Figure 108. Mode A write access waveforms",
                  "slug": "figure-108-mode-a-write-access-waveforms",
                  "level": 4,
                  "start_page": 857,
                  "end_page": 857,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 108. Mode A write access waveforms",
                  "file": "10_sections/330e63e5b934__figure-108-mode-a-write-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "6a57a35b60d1",
                  "title": "Table 176. FMC_BCRx bitfields (mode A)",
                  "slug": "table-176-fmc-bcrx-bitfields-mode-a",
                  "level": 4,
                  "start_page": 857,
                  "end_page": 857,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 176. FMC_BCRx bitfields (mode A)",
                  "file": "10_sections/6a57a35b60d1__table-176-fmc-bcrx-bitfields-mode-a.md",
                  "children": []
                },
                {
                  "id": "9e69194aeede",
                  "title": "Table 177. FMC_BTRx bitfields (mode A)",
                  "slug": "table-177-fmc-btrx-bitfields-mode-a",
                  "level": 4,
                  "start_page": 858,
                  "end_page": 858,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 177. FMC_BTRx bitfields (mode A)",
                  "file": "10_sections/9e69194aeede__table-177-fmc-btrx-bitfields-mode-a.md",
                  "children": []
                },
                {
                  "id": "9d4c3eee8206",
                  "title": "Table 178. FMC_BWTRx bitfields (mode A)",
                  "slug": "table-178-fmc-bwtrx-bitfields-mode-a",
                  "level": 4,
                  "start_page": 858,
                  "end_page": 858,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 178. FMC_BWTRx bitfields (mode A)",
                  "file": "10_sections/9d4c3eee8206__table-178-fmc-bwtrx-bitfields-mode-a.md",
                  "children": []
                },
                {
                  "id": "453f694ca53d",
                  "title": "Figure 109. Mode 2 and mode B read access waveforms",
                  "slug": "figure-109-mode-2-and-mode-b-read-access-waveforms",
                  "level": 4,
                  "start_page": 859,
                  "end_page": 859,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 109. Mode 2 and mode B read access waveforms",
                  "file": "10_sections/453f694ca53d__figure-109-mode-2-and-mode-b-read-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "4853b080252a",
                  "title": "Figure 110. Mode 2 write access waveforms",
                  "slug": "figure-110-mode-2-write-access-waveforms",
                  "level": 4,
                  "start_page": 859,
                  "end_page": 859,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 110. Mode 2 write access waveforms",
                  "file": "10_sections/4853b080252a__figure-110-mode-2-write-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "592211a3cb6e",
                  "title": "Figure 111. Mode B write access waveforms",
                  "slug": "figure-111-mode-b-write-access-waveforms",
                  "level": 4,
                  "start_page": 860,
                  "end_page": 860,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 111. Mode B write access waveforms",
                  "file": "10_sections/592211a3cb6e__figure-111-mode-b-write-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "c4d94dcb4a56",
                  "title": "Table 179. FMC_BCRx bitfields (mode 2/B)",
                  "slug": "table-179-fmc-bcrx-bitfields-mode-2-b",
                  "level": 4,
                  "start_page": 860,
                  "end_page": 860,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 179. FMC_BCRx bitfields (mode 2/B)",
                  "file": "10_sections/c4d94dcb4a56__table-179-fmc-bcrx-bitfields-mode-2-b.md",
                  "children": []
                },
                {
                  "id": "77e74cf82baa",
                  "title": "Table 180. FMC_BTRx bitfields (mode 2/B)",
                  "slug": "table-180-fmc-btrx-bitfields-mode-2-b",
                  "level": 4,
                  "start_page": 861,
                  "end_page": 861,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 180. FMC_BTRx bitfields (mode 2/B)",
                  "file": "10_sections/77e74cf82baa__table-180-fmc-btrx-bitfields-mode-2-b.md",
                  "children": []
                },
                {
                  "id": "84ac59aff441",
                  "title": "Table 181. FMC_BWTRx bitfields (mode 2/B)",
                  "slug": "table-181-fmc-bwtrx-bitfields-mode-2-b",
                  "level": 4,
                  "start_page": 861,
                  "end_page": 861,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 181. FMC_BWTRx bitfields (mode 2/B)",
                  "file": "10_sections/84ac59aff441__table-181-fmc-bwtrx-bitfields-mode-2-b.md",
                  "children": []
                },
                {
                  "id": "1a5a1b30d22b",
                  "title": "Figure 112. Mode C read access waveforms",
                  "slug": "figure-112-mode-c-read-access-waveforms",
                  "level": 4,
                  "start_page": 862,
                  "end_page": 862,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 112. Mode C read access waveforms",
                  "file": "10_sections/1a5a1b30d22b__figure-112-mode-c-read-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "210320ad478d",
                  "title": "Figure 113. Mode C write access waveforms",
                  "slug": "figure-113-mode-c-write-access-waveforms",
                  "level": 4,
                  "start_page": 862,
                  "end_page": 862,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 113. Mode C write access waveforms",
                  "file": "10_sections/210320ad478d__figure-113-mode-c-write-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "35353aac6869",
                  "title": "Table 182. FMC_BCRx bitfields (mode C)",
                  "slug": "table-182-fmc-bcrx-bitfields-mode-c",
                  "level": 4,
                  "start_page": 863,
                  "end_page": 863,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 182. FMC_BCRx bitfields (mode C)",
                  "file": "10_sections/35353aac6869__table-182-fmc-bcrx-bitfields-mode-c.md",
                  "children": []
                },
                {
                  "id": "a401af236707",
                  "title": "Table 183. FMC_BTRx bitfields (mode C)",
                  "slug": "table-183-fmc-btrx-bitfields-mode-c",
                  "level": 4,
                  "start_page": 864,
                  "end_page": 864,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 183. FMC_BTRx bitfields (mode C)",
                  "file": "10_sections/a401af236707__table-183-fmc-btrx-bitfields-mode-c.md",
                  "children": []
                },
                {
                  "id": "c0f5d18a609e",
                  "title": "Table 184. FMC_BWTRx bitfields (mode C)",
                  "slug": "table-184-fmc-bwtrx-bitfields-mode-c",
                  "level": 4,
                  "start_page": 864,
                  "end_page": 864,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 184. FMC_BWTRx bitfields (mode C)",
                  "file": "10_sections/c0f5d18a609e__table-184-fmc-bwtrx-bitfields-mode-c.md",
                  "children": []
                },
                {
                  "id": "6a0f77027d9c",
                  "title": "Figure 114. Mode D read access waveforms",
                  "slug": "figure-114-mode-d-read-access-waveforms",
                  "level": 4,
                  "start_page": 865,
                  "end_page": 865,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 114. Mode D read access waveforms",
                  "file": "10_sections/6a0f77027d9c__figure-114-mode-d-read-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "1754dcc02e6f",
                  "title": "Figure 115. Mode D write access waveforms",
                  "slug": "figure-115-mode-d-write-access-waveforms",
                  "level": 4,
                  "start_page": 865,
                  "end_page": 865,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 115. Mode D write access waveforms",
                  "file": "10_sections/1754dcc02e6f__figure-115-mode-d-write-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "ccc303523bc7",
                  "title": "Table 185. FMC_BCRx bitfields (mode D)",
                  "slug": "table-185-fmc-bcrx-bitfields-mode-d",
                  "level": 4,
                  "start_page": 866,
                  "end_page": 866,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 185. FMC_BCRx bitfields (mode D)",
                  "file": "10_sections/ccc303523bc7__table-185-fmc-bcrx-bitfields-mode-d.md",
                  "children": []
                },
                {
                  "id": "31a6d200f081",
                  "title": "Table 186. FMC_BTRx bitfields (mode D)",
                  "slug": "table-186-fmc-btrx-bitfields-mode-d",
                  "level": 4,
                  "start_page": 866,
                  "end_page": 866,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 186. FMC_BTRx bitfields (mode D)",
                  "file": "10_sections/31a6d200f081__table-186-fmc-btrx-bitfields-mode-d.md",
                  "children": []
                },
                {
                  "id": "c1d3d958a417",
                  "title": "Table 187. FMC_BWTRx bitfields (mode D)",
                  "slug": "table-187-fmc-bwtrx-bitfields-mode-d",
                  "level": 4,
                  "start_page": 867,
                  "end_page": 867,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 187. FMC_BWTRx bitfields (mode D)",
                  "file": "10_sections/c1d3d958a417__table-187-fmc-bwtrx-bitfields-mode-d.md",
                  "children": []
                },
                {
                  "id": "57f01f1754eb",
                  "title": "Figure 116. Muxed read access waveforms",
                  "slug": "figure-116-muxed-read-access-waveforms",
                  "level": 4,
                  "start_page": 868,
                  "end_page": 868,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 116. Muxed read access waveforms",
                  "file": "10_sections/57f01f1754eb__figure-116-muxed-read-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "73c861154dc9",
                  "title": "Figure 117. Muxed write access waveforms",
                  "slug": "figure-117-muxed-write-access-waveforms",
                  "level": 4,
                  "start_page": 868,
                  "end_page": 868,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 117. Muxed write access waveforms",
                  "file": "10_sections/73c861154dc9__figure-117-muxed-write-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "f4c3332e1dec",
                  "title": "Table 188. FMC_BCRx bitfields (Muxed mode)",
                  "slug": "table-188-fmc-bcrx-bitfields-muxed-mode",
                  "level": 4,
                  "start_page": 869,
                  "end_page": 870,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 188. FMC_BCRx bitfields (Muxed mode)",
                  "file": "10_sections/f4c3332e1dec__table-188-fmc-bcrx-bitfields-muxed-mode.md",
                  "children": []
                },
                {
                  "id": "01739db9be9c",
                  "title": "Table 189. FMC_BTRx bitfields (Muxed mode)",
                  "slug": "table-189-fmc-btrx-bitfields-muxed-mode",
                  "level": 4,
                  "start_page": 869,
                  "end_page": 870,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Table 189. FMC_BTRx bitfields (Muxed mode)",
                  "file": "10_sections/01739db9be9c__table-189-fmc-btrx-bitfields-muxed-mode.md",
                  "children": []
                },
                {
                  "id": "224b44a78707",
                  "title": "Figure 118. Asynchronous wait during a read access waveforms",
                  "slug": "figure-118-asynchronous-wait-during-a-read-access-waveforms",
                  "level": 4,
                  "start_page": 871,
                  "end_page": 871,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 118. Asynchronous wait during a read access waveforms",
                  "file": "10_sections/224b44a78707__figure-118-asynchronous-wait-during-a-read-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "1e4eecdbf5bf",
                  "title": "Figure 119. Asynchronous wait during a write access waveforms",
                  "slug": "figure-119-asynchronous-wait-during-a-write-access-waveforms",
                  "level": 4,
                  "start_page": 871,
                  "end_page": 871,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.4 NOR flash/PSRAM controller asynchronous transactions > Figure 119. Asynchronous wait during a write access waveforms",
                  "file": "10_sections/1e4eecdbf5bf__figure-119-asynchronous-wait-during-a-write-access-waveforms.md",
                  "children": []
                }
              ]
            },
            {
              "id": "dc371951a0e3",
              "title": "23.7.5 Synchronous transactions",
              "slug": "23-7-5-synchronous-transactions",
              "level": 3,
              "start_page": 872,
              "end_page": 877,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.5 Synchronous transactions",
              "file": "10_sections/dc371951a0e3__23-7-5-synchronous-transactions.md",
              "children": [
                {
                  "id": "74f3c2e426ac",
                  "title": "Figure 120. Wait configuration waveforms",
                  "slug": "figure-120-wait-configuration-waveforms",
                  "level": 4,
                  "start_page": 874,
                  "end_page": 874,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.5 Synchronous transactions > Figure 120. Wait configuration waveforms",
                  "file": "10_sections/74f3c2e426ac__figure-120-wait-configuration-waveforms.md",
                  "children": []
                },
                {
                  "id": "b5aec7e8bd05",
                  "title": "Figure 121. Synchronous multiplexed read mode waveforms - NOR, PSRAM (CRAM)",
                  "slug": "figure-121-synchronous-multiplexed-read-mode-waveforms-nor-psram-cram",
                  "level": 4,
                  "start_page": 874,
                  "end_page": 874,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.5 Synchronous transactions > Figure 121. Synchronous multiplexed read mode waveforms - NOR, PSRAM (CRAM)",
                  "file": "10_sections/b5aec7e8bd05__figure-121-synchronous-multiplexed-read-mode-waveforms-nor-psram-cram.md",
                  "children": []
                },
                {
                  "id": "99da993fca2f",
                  "title": "Table 190. FMC_BCRx bitfields (Synchronous multiplexed read mode)",
                  "slug": "table-190-fmc-bcrx-bitfields-synchronous-multiplexed-read-mode",
                  "level": 4,
                  "start_page": 875,
                  "end_page": 875,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.5 Synchronous transactions > Table 190. FMC_BCRx bitfields (Synchronous multiplexed read mode)",
                  "file": "10_sections/99da993fca2f__table-190-fmc-bcrx-bitfields-synchronous-multiplexed-read-mode.md",
                  "children": []
                },
                {
                  "id": "95bc9e1e4322",
                  "title": "Table 191. FMC_BTRx bitfields (Synchronous multiplexed read mode)",
                  "slug": "table-191-fmc-btrx-bitfields-synchronous-multiplexed-read-mode",
                  "level": 4,
                  "start_page": 875,
                  "end_page": 875,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.5 Synchronous transactions > Table 191. FMC_BTRx bitfields (Synchronous multiplexed read mode)",
                  "file": "10_sections/95bc9e1e4322__table-191-fmc-btrx-bitfields-synchronous-multiplexed-read-mode.md",
                  "children": []
                },
                {
                  "id": "5989dd508529",
                  "title": "Figure 122. Synchronous multiplexed write mode waveforms - PSRAM (CRAM)",
                  "slug": "figure-122-synchronous-multiplexed-write-mode-waveforms-psram-cram",
                  "level": 4,
                  "start_page": 876,
                  "end_page": 876,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.5 Synchronous transactions > Figure 122. Synchronous multiplexed write mode waveforms - PSRAM (CRAM)",
                  "file": "10_sections/5989dd508529__figure-122-synchronous-multiplexed-write-mode-waveforms-psram-cram.md",
                  "children": []
                },
                {
                  "id": "8d04439ec60c",
                  "title": "Table 192. FMC_BCRx bitfields (Synchronous multiplexed write mode)",
                  "slug": "table-192-fmc-bcrx-bitfields-synchronous-multiplexed-write-mode",
                  "level": 4,
                  "start_page": 876,
                  "end_page": 876,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.5 Synchronous transactions > Table 192. FMC_BCRx bitfields (Synchronous multiplexed write mode)",
                  "file": "10_sections/8d04439ec60c__table-192-fmc-bcrx-bitfields-synchronous-multiplexed-write-mode.md",
                  "children": []
                },
                {
                  "id": "56c098bad78c",
                  "title": "Table 193. FMC_BTRx bitfields (Synchronous multiplexed write mode)",
                  "slug": "table-193-fmc-btrx-bitfields-synchronous-multiplexed-write-mode",
                  "level": 4,
                  "start_page": 877,
                  "end_page": 877,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.5 Synchronous transactions > Table 193. FMC_BTRx bitfields (Synchronous multiplexed write mode)",
                  "file": "10_sections/56c098bad78c__table-193-fmc-btrx-bitfields-synchronous-multiplexed-write-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "047b278aa92c",
              "title": "23.7.6 NOR/PSRAM controller registers",
              "slug": "23-7-6-nor-psram-controller-registers",
              "level": 3,
              "start_page": 878,
              "end_page": 886,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.7 NOR flash/PSRAM controller > 23.7.6 NOR/PSRAM controller registers",
              "file": "10_sections/047b278aa92c__23-7-6-nor-psram-controller-registers.md",
              "children": []
            }
          ]
        },
        {
          "id": "1dc616becd51",
          "title": "23.8 NAND flash controller",
          "slug": "23-8-nand-flash-controller",
          "level": 2,
          "start_page": 887,
          "end_page": 898,
          "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller",
          "file": "10_sections/1dc616becd51__23-8-nand-flash-controller.md",
          "children": [
            {
              "id": "da9110dfcb57",
              "title": "Table 194. Programmable NAND flash access parameters",
              "slug": "table-194-programmable-nand-flash-access-parameters",
              "level": 3,
              "start_page": 887,
              "end_page": 887,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > Table 194. Programmable NAND flash access parameters",
              "file": "10_sections/da9110dfcb57__table-194-programmable-nand-flash-access-parameters.md",
              "children": []
            },
            {
              "id": "d3829227e89f",
              "title": "23.8.1 External memory interface signals",
              "slug": "23-8-1-external-memory-interface-signals",
              "level": 3,
              "start_page": 887,
              "end_page": 887,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > 23.8.1 External memory interface signals",
              "file": "10_sections/d3829227e89f__23-8-1-external-memory-interface-signals.md",
              "children": [
                {
                  "id": "41a3696f5274",
                  "title": "Table 195. 8-bit NAND flash memory",
                  "slug": "table-195-8-bit-nand-flash-memory",
                  "level": 4,
                  "start_page": 887,
                  "end_page": 887,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > 23.8.1 External memory interface signals > Table 195. 8-bit NAND flash memory",
                  "file": "10_sections/41a3696f5274__table-195-8-bit-nand-flash-memory.md",
                  "children": []
                },
                {
                  "id": "3c579f81b9da",
                  "title": "Table 196. 16-bit NAND flash memory",
                  "slug": "table-196-16-bit-nand-flash-memory",
                  "level": 4,
                  "start_page": 888,
                  "end_page": 888,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > 23.8.1 External memory interface signals > Table 196. 16-bit NAND flash memory",
                  "file": "10_sections/3c579f81b9da__table-196-16-bit-nand-flash-memory.md",
                  "children": []
                }
              ]
            },
            {
              "id": "80484355b9f0",
              "title": "23.8.2 NAND flash supported memories and transactions",
              "slug": "23-8-2-nand-flash-supported-memories-and-transactions",
              "level": 3,
              "start_page": 888,
              "end_page": 888,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > 23.8.2 NAND flash supported memories and transactions",
              "file": "10_sections/80484355b9f0__23-8-2-nand-flash-supported-memories-and-transactions.md",
              "children": [
                {
                  "id": "51ae48f24705",
                  "title": "Table 197. Supported memories and transactions",
                  "slug": "table-197-supported-memories-and-transactions",
                  "level": 4,
                  "start_page": 888,
                  "end_page": 888,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > 23.8.2 NAND flash supported memories and transactions > Table 197. Supported memories and transactions",
                  "file": "10_sections/51ae48f24705__table-197-supported-memories-and-transactions.md",
                  "children": []
                }
              ]
            },
            {
              "id": "541ae1f6599e",
              "title": "23.8.3 Timing diagrams for NAND flash memories",
              "slug": "23-8-3-timing-diagrams-for-nand-flash-memories",
              "level": 3,
              "start_page": 889,
              "end_page": 889,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > 23.8.3 Timing diagrams for NAND flash memories",
              "file": "10_sections/541ae1f6599e__23-8-3-timing-diagrams-for-nand-flash-memories.md",
              "children": [
                {
                  "id": "58698541c1a0",
                  "title": "Figure 123. NAND flash controller waveforms for common memory access",
                  "slug": "figure-123-nand-flash-controller-waveforms-for-common-memory-access",
                  "level": 4,
                  "start_page": 890,
                  "end_page": 890,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > 23.8.3 Timing diagrams for NAND flash memories > Figure 123. NAND flash controller waveforms for common memory access",
                  "file": "10_sections/58698541c1a0__figure-123-nand-flash-controller-waveforms-for-common-memory-access.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a1bd6887eb24",
              "title": "23.8.4 NAND flash operations",
              "slug": "23-8-4-nand-flash-operations",
              "level": 3,
              "start_page": 890,
              "end_page": 890,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > 23.8.4 NAND flash operations",
              "file": "10_sections/a1bd6887eb24__23-8-4-nand-flash-operations.md",
              "children": []
            },
            {
              "id": "ba4606fcc1a1",
              "title": "23.8.5 NAND flash prewait feature",
              "slug": "23-8-5-nand-flash-prewait-feature",
              "level": 3,
              "start_page": 891,
              "end_page": 891,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > 23.8.5 NAND flash prewait feature",
              "file": "10_sections/ba4606fcc1a1__23-8-5-nand-flash-prewait-feature.md",
              "children": [
                {
                  "id": "2ca35c65e13d",
                  "title": "Figure 124. Access to non CE dont care NAND-flash",
                  "slug": "figure-124-access-to-non-ce-don-t-care-nand-flash",
                  "level": 4,
                  "start_page": 891,
                  "end_page": 891,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > 23.8.5 NAND flash prewait feature > Figure 124. Access to non CE dont care NAND-flash",
                  "file": "10_sections/2ca35c65e13d__figure-124-access-to-non-ce-don-t-care-nand-flash.md",
                  "children": []
                }
              ]
            },
            {
              "id": "e7a5687d5d3e",
              "title": "23.8.6 Computation of the error correction code (ECC) in NAND flash memory",
              "slug": "23-8-6-computation-of-the-error-correction-code-ecc-in-nand-flash-memory",
              "level": 3,
              "start_page": 892,
              "end_page": 892,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > 23.8.6 Computation of the error correction code (ECC) in NAND flash memory",
              "file": "10_sections/e7a5687d5d3e__23-8-6-computation-of-the-error-correction-code-ecc-in-nand-flash-memory.md",
              "children": []
            },
            {
              "id": "7717d1af5c55",
              "title": "23.8.7 NAND flash controller registers",
              "slug": "23-8-7-nand-flash-controller-registers",
              "level": 3,
              "start_page": 893,
              "end_page": 898,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > 23.8.7 NAND flash controller registers",
              "file": "10_sections/7717d1af5c55__23-8-7-nand-flash-controller-registers.md",
              "children": [
                {
                  "id": "4cebb0dcba72",
                  "title": "Table 198. ECC result relevant bits",
                  "slug": "table-198-ecc-result-relevant-bits",
                  "level": 4,
                  "start_page": 898,
                  "end_page": 898,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.8 NAND flash controller > 23.8.7 NAND flash controller registers > Table 198. ECC result relevant bits",
                  "file": "10_sections/4cebb0dcba72__table-198-ecc-result-relevant-bits.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "45db9447b51d",
          "title": "23.9 SDRAM controller",
          "slug": "23-9-sdram-controller",
          "level": 2,
          "start_page": 899,
          "end_page": 918,
          "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller",
          "file": "10_sections/45db9447b51d__23-9-sdram-controller.md",
          "children": [
            {
              "id": "dc3b32a45c13",
              "title": "23.9.1 SDRAM controller main features",
              "slug": "23-9-1-sdram-controller-main-features",
              "level": 3,
              "start_page": 899,
              "end_page": 899,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.1 SDRAM controller main features",
              "file": "10_sections/dc3b32a45c13__23-9-1-sdram-controller-main-features.md",
              "children": []
            },
            {
              "id": "12e601d8d195",
              "title": "23.9.2 SDRAM External memory interface signals",
              "slug": "23-9-2-sdram-external-memory-interface-signals",
              "level": 3,
              "start_page": 899,
              "end_page": 899,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.2 SDRAM External memory interface signals",
              "file": "10_sections/12e601d8d195__23-9-2-sdram-external-memory-interface-signals.md",
              "children": [
                {
                  "id": "5331cc1e69b5",
                  "title": "Table 199. SDRAM signals",
                  "slug": "table-199-sdram-signals",
                  "level": 4,
                  "start_page": 899,
                  "end_page": 899,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.2 SDRAM External memory interface signals > Table 199. SDRAM signals",
                  "file": "10_sections/5331cc1e69b5__table-199-sdram-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a49231fdd278",
              "title": "23.9.3 SDRAM controller functional description",
              "slug": "23-9-3-sdram-controller-functional-description",
              "level": 3,
              "start_page": 900,
              "end_page": 906,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.3 SDRAM controller functional description",
              "file": "10_sections/a49231fdd278__23-9-3-sdram-controller-functional-description.md",
              "children": [
                {
                  "id": "0962cab0e71d",
                  "title": "Figure 125. Burst write SDRAM access waveforms",
                  "slug": "figure-125-burst-write-sdram-access-waveforms",
                  "level": 4,
                  "start_page": 901,
                  "end_page": 901,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.3 SDRAM controller functional description > Figure 125. Burst write SDRAM access waveforms",
                  "file": "10_sections/0962cab0e71d__figure-125-burst-write-sdram-access-waveforms.md",
                  "children": []
                },
                {
                  "id": "689d5d0bb8b8",
                  "title": "Figure 126. Burst read SDRAM access",
                  "slug": "figure-126-burst-read-sdram-access",
                  "level": 4,
                  "start_page": 902,
                  "end_page": 902,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.3 SDRAM controller functional description > Figure 126. Burst read SDRAM access",
                  "file": "10_sections/689d5d0bb8b8__figure-126-burst-read-sdram-access.md",
                  "children": []
                },
                {
                  "id": "76bf56451411",
                  "title": "Figure 127. Logic diagram of Read access with RBURST bit set (CAS=2, RPIPE=0)",
                  "slug": "figure-127-logic-diagram-of-read-access-with-rburst-bit-set-cas-2-rpipe-0",
                  "level": 4,
                  "start_page": 903,
                  "end_page": 904,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.3 SDRAM controller functional description > Figure 127. Logic diagram of Read access with RBURST bit set (CAS=2, RPIPE=0)",
                  "file": "10_sections/76bf56451411__figure-127-logic-diagram-of-read-access-with-rburst-bit-set-cas-2-rpipe-0.md",
                  "children": []
                },
                {
                  "id": "7c3e1690fcac",
                  "title": "Figure 128. Read access crossing row boundary",
                  "slug": "figure-128-read-access-crossing-row-boundary",
                  "level": 4,
                  "start_page": 905,
                  "end_page": 906,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.3 SDRAM controller functional description > Figure 128. Read access crossing row boundary",
                  "file": "10_sections/7c3e1690fcac__figure-128-read-access-crossing-row-boundary.md",
                  "children": []
                },
                {
                  "id": "b1fc3f9957fe",
                  "title": "Figure 129. Write access crossing row boundary",
                  "slug": "figure-129-write-access-crossing-row-boundary",
                  "level": 4,
                  "start_page": 905,
                  "end_page": 906,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.3 SDRAM controller functional description > Figure 129. Write access crossing row boundary",
                  "file": "10_sections/b1fc3f9957fe__figure-129-write-access-crossing-row-boundary.md",
                  "children": []
                }
              ]
            },
            {
              "id": "53ccdd1261e1",
              "title": "23.9.4 Low-power modes",
              "slug": "23-9-4-low-power-modes",
              "level": 3,
              "start_page": 907,
              "end_page": 909,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.4 Low-power modes",
              "file": "10_sections/53ccdd1261e1__23-9-4-low-power-modes.md",
              "children": [
                {
                  "id": "29b6e283ff5a",
                  "title": "Figure 130. Self-refresh mode",
                  "slug": "figure-130-self-refresh-mode",
                  "level": 4,
                  "start_page": 908,
                  "end_page": 908,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.4 Low-power modes > Figure 130. Self-refresh mode",
                  "file": "10_sections/29b6e283ff5a__figure-130-self-refresh-mode.md",
                  "children": []
                },
                {
                  "id": "7ac5cf144dee",
                  "title": "Figure 131. Power-down mode",
                  "slug": "figure-131-power-down-mode",
                  "level": 4,
                  "start_page": 909,
                  "end_page": 909,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.4 Low-power modes > Figure 131. Power-down mode",
                  "file": "10_sections/7ac5cf144dee__figure-131-power-down-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b9433bd37adb",
              "title": "23.9.5 SDRAM controller registers",
              "slug": "23-9-5-sdram-controller-registers",
              "level": 3,
              "start_page": 910,
              "end_page": 915,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.5 SDRAM controller registers",
              "file": "10_sections/b9433bd37adb__23-9-5-sdram-controller-registers.md",
              "children": []
            },
            {
              "id": "66bdff2edcd0",
              "title": "23.9.6 FMC register map",
              "slug": "23-9-6-fmc-register-map",
              "level": 3,
              "start_page": 916,
              "end_page": 918,
              "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.6 FMC register map",
              "file": "10_sections/66bdff2edcd0__23-9-6-fmc-register-map.md",
              "children": [
                {
                  "id": "d944529ea909",
                  "title": "Table 200. FMC register map",
                  "slug": "table-200-fmc-register-map",
                  "level": 4,
                  "start_page": 916,
                  "end_page": 918,
                  "breadcrumb": "23 Flexible memory controller (FMC) > 23.9 SDRAM controller > 23.9.6 FMC register map > Table 200. FMC register map",
                  "file": "10_sections/d944529ea909__table-200-fmc-register-map.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "8b68ac06d1d4",
      "title": "24 Quad-SPI interface (QUADSPI)",
      "slug": "24-quad-spi-interface-quadspi",
      "level": 1,
      "start_page": 919,
      "end_page": 946,
      "breadcrumb": "24 Quad-SPI interface (QUADSPI)",
      "file": "10_sections/8b68ac06d1d4__24-quad-spi-interface-quadspi.md",
      "children": [
        {
          "id": "756e4bd59fbc",
          "title": "24.1 Introduction",
          "slug": "24-1-introduction",
          "level": 2,
          "start_page": 919,
          "end_page": 933,
          "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.1 Introduction",
          "file": "10_sections/756e4bd59fbc__24-1-introduction.md",
          "children": []
        },
        {
          "id": "544a02157f5e",
          "title": "24.2 QUADSPI main features",
          "slug": "24-2-quadspi-main-features",
          "level": 2,
          "start_page": 919,
          "end_page": 933,
          "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.2 QUADSPI main features",
          "file": "10_sections/544a02157f5e__24-2-quadspi-main-features.md",
          "children": []
        },
        {
          "id": "69c526d007a1",
          "title": "24.3 QUADSPI functional description",
          "slug": "24-3-quadspi-functional-description",
          "level": 2,
          "start_page": 919,
          "end_page": 933,
          "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description",
          "file": "10_sections/69c526d007a1__24-3-quadspi-functional-description.md",
          "children": [
            {
              "id": "fa806fa02d43",
              "title": "24.3.1 QUADSPI block diagram",
              "slug": "24-3-1-quadspi-block-diagram",
              "level": 3,
              "start_page": 919,
              "end_page": 919,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.1 QUADSPI block diagram",
              "file": "10_sections/fa806fa02d43__24-3-1-quadspi-block-diagram.md",
              "children": [
                {
                  "id": "e39d24f5feed",
                  "title": "Figure 132. QUADSPI block diagram when dual-flash mode is disabled",
                  "slug": "figure-132-quadspi-block-diagram-when-dual-flash-mode-is-disabled",
                  "level": 4,
                  "start_page": 919,
                  "end_page": 919,
                  "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.1 QUADSPI block diagram > Figure 132. QUADSPI block diagram when dual-flash mode is disabled",
                  "file": "10_sections/e39d24f5feed__figure-132-quadspi-block-diagram-when-dual-flash-mode-is-disabled.md",
                  "children": []
                },
                {
                  "id": "5b914f6377a8",
                  "title": "Figure 133. QUADSPI block diagram when dual-flash mode is enabled",
                  "slug": "figure-133-quadspi-block-diagram-when-dual-flash-mode-is-enabled",
                  "level": 4,
                  "start_page": 920,
                  "end_page": 920,
                  "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.1 QUADSPI block diagram > Figure 133. QUADSPI block diagram when dual-flash mode is enabled",
                  "file": "10_sections/5b914f6377a8__figure-133-quadspi-block-diagram-when-dual-flash-mode-is-enabled.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4d1ef7c35a60",
              "title": "24.3.2 QUADSPI pins and internal signals",
              "slug": "24-3-2-quadspi-pins-and-internal-signals",
              "level": 3,
              "start_page": 920,
              "end_page": 920,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.2 QUADSPI pins and internal signals",
              "file": "10_sections/4d1ef7c35a60__24-3-2-quadspi-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "cc3a67e64206",
                  "title": "Table 201. QUADSPI internal signals",
                  "slug": "table-201-quadspi-internal-signals",
                  "level": 4,
                  "start_page": 920,
                  "end_page": 920,
                  "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.2 QUADSPI pins and internal signals > Table 201. QUADSPI internal signals",
                  "file": "10_sections/cc3a67e64206__table-201-quadspi-internal-signals.md",
                  "children": []
                },
                {
                  "id": "d8e58e04a912",
                  "title": "Table 202. QUADSPI pins",
                  "slug": "table-202-quadspi-pins",
                  "level": 4,
                  "start_page": 920,
                  "end_page": 920,
                  "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.2 QUADSPI pins and internal signals > Table 202. QUADSPI pins",
                  "file": "10_sections/d8e58e04a912__table-202-quadspi-pins.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b1732f374ea5",
              "title": "24.3.3 QUADSPI command sequence",
              "slug": "24-3-3-quadspi-command-sequence",
              "level": 3,
              "start_page": 921,
              "end_page": 922,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.3 QUADSPI command sequence",
              "file": "10_sections/b1732f374ea5__24-3-3-quadspi-command-sequence.md",
              "children": [
                {
                  "id": "903eb011a4de",
                  "title": "Figure 134. Example of read command in quad-SPI mode",
                  "slug": "figure-134-example-of-read-command-in-quad-spi-mode",
                  "level": 4,
                  "start_page": 921,
                  "end_page": 922,
                  "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.3 QUADSPI command sequence > Figure 134. Example of read command in quad-SPI mode",
                  "file": "10_sections/903eb011a4de__figure-134-example-of-read-command-in-quad-spi-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5059fc383adb",
              "title": "24.3.4 QUADSPI signal interface protocol modes",
              "slug": "24-3-4-quadspi-signal-interface-protocol-modes",
              "level": 3,
              "start_page": 923,
              "end_page": 924,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.4 QUADSPI signal interface protocol modes",
              "file": "10_sections/5059fc383adb__24-3-4-quadspi-signal-interface-protocol-modes.md",
              "children": [
                {
                  "id": "69ce502904bb",
                  "title": "Figure 135. Example of a DDR command in quad-SPI mode",
                  "slug": "figure-135-example-of-a-ddr-command-in-quad-spi-mode",
                  "level": 4,
                  "start_page": 924,
                  "end_page": 924,
                  "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.4 QUADSPI signal interface protocol modes > Figure 135. Example of a DDR command in quad-SPI mode",
                  "file": "10_sections/69ce502904bb__figure-135-example-of-a-ddr-command-in-quad-spi-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d3c896cbf7b7",
              "title": "24.3.5 QUADSPI indirect mode",
              "slug": "24-3-5-quadspi-indirect-mode",
              "level": 3,
              "start_page": 925,
              "end_page": 926,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.5 QUADSPI indirect mode",
              "file": "10_sections/d3c896cbf7b7__24-3-5-quadspi-indirect-mode.md",
              "children": []
            },
            {
              "id": "7ee364033ec7",
              "title": "24.3.6 QUADSPI automatic status-polling mode",
              "slug": "24-3-6-quadspi-automatic-status-polling-mode",
              "level": 3,
              "start_page": 927,
              "end_page": 927,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.6 QUADSPI automatic status-polling mode",
              "file": "10_sections/7ee364033ec7__24-3-6-quadspi-automatic-status-polling-mode.md",
              "children": []
            },
            {
              "id": "0b1abf3a93d8",
              "title": "24.3.7 QUADSPI memory-mapped mode",
              "slug": "24-3-7-quadspi-memory-mapped-mode",
              "level": 3,
              "start_page": 927,
              "end_page": 927,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.7 QUADSPI memory-mapped mode",
              "file": "10_sections/0b1abf3a93d8__24-3-7-quadspi-memory-mapped-mode.md",
              "children": []
            },
            {
              "id": "c3161b4d9fe6",
              "title": "24.3.8 QUADSPI free-running clock mode",
              "slug": "24-3-8-quadspi-free-running-clock-mode",
              "level": 3,
              "start_page": 928,
              "end_page": 928,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.8 QUADSPI free-running clock mode",
              "file": "10_sections/c3161b4d9fe6__24-3-8-quadspi-free-running-clock-mode.md",
              "children": []
            },
            {
              "id": "43a19a1768e1",
              "title": "24.3.9 QUADSPI flash memory configuration",
              "slug": "24-3-9-quadspi-flash-memory-configuration",
              "level": 3,
              "start_page": 928,
              "end_page": 928,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.9 QUADSPI flash memory configuration",
              "file": "10_sections/43a19a1768e1__24-3-9-quadspi-flash-memory-configuration.md",
              "children": []
            },
            {
              "id": "657b3b73ddf7",
              "title": "24.3.10 QUADSPI delayed data sampling",
              "slug": "24-3-10-quadspi-delayed-data-sampling",
              "level": 3,
              "start_page": 929,
              "end_page": 930,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.10 QUADSPI delayed data sampling",
              "file": "10_sections/657b3b73ddf7__24-3-10-quadspi-delayed-data-sampling.md",
              "children": []
            },
            {
              "id": "bdf02fef8520",
              "title": "24.3.11 QUADSPI configuration",
              "slug": "24-3-11-quadspi-configuration",
              "level": 3,
              "start_page": 929,
              "end_page": 930,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.11 QUADSPI configuration",
              "file": "10_sections/bdf02fef8520__24-3-11-quadspi-configuration.md",
              "children": []
            },
            {
              "id": "2cf5673dc71f",
              "title": "24.3.12 QUADSPI use",
              "slug": "24-3-12-quadspi-use",
              "level": 3,
              "start_page": 929,
              "end_page": 930,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.12 QUADSPI use",
              "file": "10_sections/2cf5673dc71f__24-3-12-quadspi-use.md",
              "children": []
            },
            {
              "id": "858cce909a11",
              "title": "24.3.13 Sending the instruction only once",
              "slug": "24-3-13-sending-the-instruction-only-once",
              "level": 3,
              "start_page": 931,
              "end_page": 931,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.13 Sending the instruction only once",
              "file": "10_sections/858cce909a11__24-3-13-sending-the-instruction-only-once.md",
              "children": []
            },
            {
              "id": "dc8ea749c202",
              "title": "24.3.14 QUADSPI error management",
              "slug": "24-3-14-quadspi-error-management",
              "level": 3,
              "start_page": 932,
              "end_page": 933,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.14 QUADSPI error management",
              "file": "10_sections/dc8ea749c202__24-3-14-quadspi-error-management.md",
              "children": []
            },
            {
              "id": "c316684ddcb0",
              "title": "24.3.15 QUADSPI busy bit and abort functionality",
              "slug": "24-3-15-quadspi-busy-bit-and-abort-functionality",
              "level": 3,
              "start_page": 932,
              "end_page": 933,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.15 QUADSPI busy bit and abort functionality",
              "file": "10_sections/c316684ddcb0__24-3-15-quadspi-busy-bit-and-abort-functionality.md",
              "children": []
            },
            {
              "id": "dde20e6cd546",
              "title": "24.3.16 NCS behavior",
              "slug": "24-3-16-ncs-behavior",
              "level": 3,
              "start_page": 932,
              "end_page": 933,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.16 NCS behavior",
              "file": "10_sections/dde20e6cd546__24-3-16-ncs-behavior.md",
              "children": [
                {
                  "id": "456684287f71",
                  "title": "Figure 136. NCS when CKMODE = 0 (T = CLK period)",
                  "slug": "figure-136-ncs-when-ckmode-0-t-clk-period",
                  "level": 4,
                  "start_page": 932,
                  "end_page": 932,
                  "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.16 NCS behavior > Figure 136. NCS when CKMODE = 0 (T = CLK period)",
                  "file": "10_sections/456684287f71__figure-136-ncs-when-ckmode-0-t-clk-period.md",
                  "children": []
                },
                {
                  "id": "3e9760918c69",
                  "title": "Figure 137. NCS when CKMODE = 1 in SDR mode (T = CLK period)",
                  "slug": "figure-137-ncs-when-ckmode-1-in-sdr-mode-t-clk-period",
                  "level": 4,
                  "start_page": 933,
                  "end_page": 933,
                  "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.16 NCS behavior > Figure 137. NCS when CKMODE = 1 in SDR mode (T = CLK period)",
                  "file": "10_sections/3e9760918c69__figure-137-ncs-when-ckmode-1-in-sdr-mode-t-clk-period.md",
                  "children": []
                },
                {
                  "id": "1eb406a9c8fb",
                  "title": "Figure 138. NCS when CKMODE = 1 in DDR mode (T = CLK period)",
                  "slug": "figure-138-ncs-when-ckmode-1-in-ddr-mode-t-clk-period",
                  "level": 4,
                  "start_page": 933,
                  "end_page": 933,
                  "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.16 NCS behavior > Figure 138. NCS when CKMODE = 1 in DDR mode (T = CLK period)",
                  "file": "10_sections/1eb406a9c8fb__figure-138-ncs-when-ckmode-1-in-ddr-mode-t-clk-period.md",
                  "children": []
                },
                {
                  "id": "06697b9a0f15",
                  "title": "Figure 139. NCS when CKMODE = 1 with an abort (T = CLK period)",
                  "slug": "figure-139-ncs-when-ckmode-1-with-an-abort-t-clk-period",
                  "level": 4,
                  "start_page": 934,
                  "end_page": 934,
                  "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.3 QUADSPI functional description > 24.3.16 NCS behavior > Figure 139. NCS when CKMODE = 1 with an abort (T = CLK period)",
                  "file": "10_sections/06697b9a0f15__figure-139-ncs-when-ckmode-1-with-an-abort-t-clk-period.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "b154d6073efa",
          "title": "24.4 QUADSPI interrupts",
          "slug": "24-4-quadspi-interrupts",
          "level": 2,
          "start_page": 934,
          "end_page": 934,
          "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.4 QUADSPI interrupts",
          "file": "10_sections/b154d6073efa__24-4-quadspi-interrupts.md",
          "children": [
            {
              "id": "09602aa2f5d8",
              "title": "Table 203. QUADSPI interrupt requests",
              "slug": "table-203-quadspi-interrupt-requests",
              "level": 3,
              "start_page": 934,
              "end_page": 934,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.4 QUADSPI interrupts > Table 203. QUADSPI interrupt requests",
              "file": "10_sections/09602aa2f5d8__table-203-quadspi-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "197d51204b0e",
          "title": "24.5 QUADSPI registers",
          "slug": "24-5-quadspi-registers",
          "level": 2,
          "start_page": 935,
          "end_page": 946,
          "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers",
          "file": "10_sections/197d51204b0e__24-5-quadspi-registers.md",
          "children": [
            {
              "id": "6774f2df6b81",
              "title": "24.5.1 QUADSPI control register (QUADSPI_CR)",
              "slug": "24-5-1-quadspi-control-register-quadspi-cr",
              "level": 3,
              "start_page": 935,
              "end_page": 936,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.1 QUADSPI control register (QUADSPI_CR)",
              "file": "10_sections/6774f2df6b81__24-5-1-quadspi-control-register-quadspi-cr.md",
              "children": []
            },
            {
              "id": "caa28df3379b",
              "title": "24.5.2 QUADSPI device configuration register (QUADSPI_DCR)",
              "slug": "24-5-2-quadspi-device-configuration-register-quadspi-dcr",
              "level": 3,
              "start_page": 937,
              "end_page": 937,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.2 QUADSPI device configuration register (QUADSPI_DCR)",
              "file": "10_sections/caa28df3379b__24-5-2-quadspi-device-configuration-register-quadspi-dcr.md",
              "children": []
            },
            {
              "id": "61f96e665d10",
              "title": "24.5.3 QUADSPI status register (QUADSPI_SR)",
              "slug": "24-5-3-quadspi-status-register-quadspi-sr",
              "level": 3,
              "start_page": 938,
              "end_page": 938,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.3 QUADSPI status register (QUADSPI_SR)",
              "file": "10_sections/61f96e665d10__24-5-3-quadspi-status-register-quadspi-sr.md",
              "children": []
            },
            {
              "id": "75b82b919a9b",
              "title": "24.5.4 QUADSPI flag clear register (QUADSPI_FCR)",
              "slug": "24-5-4-quadspi-flag-clear-register-quadspi-fcr",
              "level": 3,
              "start_page": 939,
              "end_page": 939,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.4 QUADSPI flag clear register (QUADSPI_FCR)",
              "file": "10_sections/75b82b919a9b__24-5-4-quadspi-flag-clear-register-quadspi-fcr.md",
              "children": []
            },
            {
              "id": "5e4dc30eb759",
              "title": "24.5.5 QUADSPI data length register (QUADSPI_DLR)",
              "slug": "24-5-5-quadspi-data-length-register-quadspi-dlr",
              "level": 3,
              "start_page": 940,
              "end_page": 941,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.5 QUADSPI data length register (QUADSPI_DLR)",
              "file": "10_sections/5e4dc30eb759__24-5-5-quadspi-data-length-register-quadspi-dlr.md",
              "children": []
            },
            {
              "id": "46b8bf89353f",
              "title": "24.5.6 QUADSPI communication configuration register (QUADSPI_CCR)",
              "slug": "24-5-6-quadspi-communication-configuration-register-quadspi-ccr",
              "level": 3,
              "start_page": 940,
              "end_page": 941,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.6 QUADSPI communication configuration register (QUADSPI_CCR)",
              "file": "10_sections/46b8bf89353f__24-5-6-quadspi-communication-configuration-register-quadspi-ccr.md",
              "children": []
            },
            {
              "id": "da87aec8a67c",
              "title": "24.5.7 QUADSPI address register (QUADSPI_AR)",
              "slug": "24-5-7-quadspi-address-register-quadspi-ar",
              "level": 3,
              "start_page": 942,
              "end_page": 942,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.7 QUADSPI address register (QUADSPI_AR)",
              "file": "10_sections/da87aec8a67c__24-5-7-quadspi-address-register-quadspi-ar.md",
              "children": []
            },
            {
              "id": "50a00aa92dfe",
              "title": "24.5.8 QUADSPI alternate-byte register (QUADSPI_ABR)",
              "slug": "24-5-8-quadspi-alternate-byte-register-quadspi-abr",
              "level": 3,
              "start_page": 943,
              "end_page": 943,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.8 QUADSPI alternate-byte register (QUADSPI_ABR)",
              "file": "10_sections/50a00aa92dfe__24-5-8-quadspi-alternate-byte-register-quadspi-abr.md",
              "children": []
            },
            {
              "id": "5300bef9c3e4",
              "title": "24.5.9 QUADSPI data register (QUADSPI_DR)",
              "slug": "24-5-9-quadspi-data-register-quadspi-dr",
              "level": 3,
              "start_page": 943,
              "end_page": 943,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.9 QUADSPI data register (QUADSPI_DR)",
              "file": "10_sections/5300bef9c3e4__24-5-9-quadspi-data-register-quadspi-dr.md",
              "children": []
            },
            {
              "id": "71bff5e03cc0",
              "title": "24.5.10 QUADSPI polling status mask register (QUADSPI_PSMKR)",
              "slug": "24-5-10-quadspi-polling-status-mask-register-quadspi-psmkr",
              "level": 3,
              "start_page": 944,
              "end_page": 944,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.10 QUADSPI polling status mask register (QUADSPI_PSMKR)",
              "file": "10_sections/71bff5e03cc0__24-5-10-quadspi-polling-status-mask-register-quadspi-psmkr.md",
              "children": []
            },
            {
              "id": "a205103b93b4",
              "title": "24.5.11 QUADSPI polling status match register (QUADSPI_PSMAR)",
              "slug": "24-5-11-quadspi-polling-status-match-register-quadspi-psmar",
              "level": 3,
              "start_page": 944,
              "end_page": 944,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.11 QUADSPI polling status match register (QUADSPI_PSMAR)",
              "file": "10_sections/a205103b93b4__24-5-11-quadspi-polling-status-match-register-quadspi-psmar.md",
              "children": []
            },
            {
              "id": "e1676ede83ed",
              "title": "24.5.12 QUADSPI polling interval register (QUADSPI_PIR)",
              "slug": "24-5-12-quadspi-polling-interval-register-quadspi-pir",
              "level": 3,
              "start_page": 945,
              "end_page": 945,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.12 QUADSPI polling interval register (QUADSPI_PIR)",
              "file": "10_sections/e1676ede83ed__24-5-12-quadspi-polling-interval-register-quadspi-pir.md",
              "children": []
            },
            {
              "id": "2b78f263b136",
              "title": "24.5.13 QUADSPI low-power timeout register (QUADSPI_LPTR)",
              "slug": "24-5-13-quadspi-low-power-timeout-register-quadspi-lptr",
              "level": 3,
              "start_page": 945,
              "end_page": 945,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.13 QUADSPI low-power timeout register (QUADSPI_LPTR)",
              "file": "10_sections/2b78f263b136__24-5-13-quadspi-low-power-timeout-register-quadspi-lptr.md",
              "children": []
            },
            {
              "id": "e9529348e9dc",
              "title": "24.5.14 QUADSPI register map",
              "slug": "24-5-14-quadspi-register-map",
              "level": 3,
              "start_page": 946,
              "end_page": 946,
              "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.14 QUADSPI register map",
              "file": "10_sections/e9529348e9dc__24-5-14-quadspi-register-map.md",
              "children": [
                {
                  "id": "d39862d458d2",
                  "title": "Table 204. QUADSPI register map and reset values",
                  "slug": "table-204-quadspi-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 946,
                  "end_page": 946,
                  "breadcrumb": "24 Quad-SPI interface (QUADSPI) > 24.5 QUADSPI registers > 24.5.14 QUADSPI register map > Table 204. QUADSPI register map and reset values",
                  "file": "10_sections/d39862d458d2__table-204-quadspi-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "64c34427b93c",
      "title": "25 Delay block (DLYB)",
      "slug": "25-delay-block-dlyb",
      "level": 1,
      "start_page": 947,
      "end_page": 951,
      "breadcrumb": "25 Delay block (DLYB)",
      "file": "10_sections/64c34427b93c__25-delay-block-dlyb.md",
      "children": [
        {
          "id": "41add60d29cd",
          "title": "25.1 Introduction",
          "slug": "25-1-introduction",
          "level": 2,
          "start_page": 947,
          "end_page": 949,
          "breadcrumb": "25 Delay block (DLYB) > 25.1 Introduction",
          "file": "10_sections/41add60d29cd__25-1-introduction.md",
          "children": []
        },
        {
          "id": "1ea067e710b1",
          "title": "25.2 DLYB main features",
          "slug": "25-2-dlyb-main-features",
          "level": 2,
          "start_page": 947,
          "end_page": 949,
          "breadcrumb": "25 Delay block (DLYB) > 25.2 DLYB main features",
          "file": "10_sections/1ea067e710b1__25-2-dlyb-main-features.md",
          "children": []
        },
        {
          "id": "9af43af06977",
          "title": "25.3 DLYB functional description",
          "slug": "25-3-dlyb-functional-description",
          "level": 2,
          "start_page": 947,
          "end_page": 949,
          "breadcrumb": "25 Delay block (DLYB) > 25.3 DLYB functional description",
          "file": "10_sections/9af43af06977__25-3-dlyb-functional-description.md",
          "children": [
            {
              "id": "d9f72257ce4a",
              "title": "25.3.1 DLYB diagram",
              "slug": "25-3-1-dlyb-diagram",
              "level": 3,
              "start_page": 947,
              "end_page": 947,
              "breadcrumb": "25 Delay block (DLYB) > 25.3 DLYB functional description > 25.3.1 DLYB diagram",
              "file": "10_sections/d9f72257ce4a__25-3-1-dlyb-diagram.md",
              "children": [
                {
                  "id": "fdbff3ca37cd",
                  "title": "Figure 140. DLYB block diagram",
                  "slug": "figure-140-dlyb-block-diagram",
                  "level": 4,
                  "start_page": 947,
                  "end_page": 947,
                  "breadcrumb": "25 Delay block (DLYB) > 25.3 DLYB functional description > 25.3.1 DLYB diagram > Figure 140. DLYB block diagram",
                  "file": "10_sections/fdbff3ca37cd__figure-140-dlyb-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "9dcd46b75bcb",
              "title": "25.3.2 DLYB pins and internal signals",
              "slug": "25-3-2-dlyb-pins-and-internal-signals",
              "level": 3,
              "start_page": 948,
              "end_page": 948,
              "breadcrumb": "25 Delay block (DLYB) > 25.3 DLYB functional description > 25.3.2 DLYB pins and internal signals",
              "file": "10_sections/9dcd46b75bcb__25-3-2-dlyb-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "c269033bd210",
                  "title": "Table 205. DLYB internal input/output signals",
                  "slug": "table-205-dlyb-internal-input-output-signals",
                  "level": 4,
                  "start_page": 948,
                  "end_page": 948,
                  "breadcrumb": "25 Delay block (DLYB) > 25.3 DLYB functional description > 25.3.2 DLYB pins and internal signals > Table 205. DLYB internal input/output signals",
                  "file": "10_sections/c269033bd210__table-205-dlyb-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8009164a9086",
              "title": "25.3.3 General description",
              "slug": "25-3-3-general-description",
              "level": 3,
              "start_page": 948,
              "end_page": 948,
              "breadcrumb": "25 Delay block (DLYB) > 25.3 DLYB functional description > 25.3.3 General description",
              "file": "10_sections/8009164a9086__25-3-3-general-description.md",
              "children": [
                {
                  "id": "b2c2095b29a0",
                  "title": "Table 206. Delay block control",
                  "slug": "table-206-delay-block-control",
                  "level": 4,
                  "start_page": 948,
                  "end_page": 948,
                  "breadcrumb": "25 Delay block (DLYB) > 25.3 DLYB functional description > 25.3.3 General description > Table 206. Delay block control",
                  "file": "10_sections/b2c2095b29a0__table-206-delay-block-control.md",
                  "children": []
                }
              ]
            },
            {
              "id": "26a6d4295a08",
              "title": "25.3.4 Delay line length configuration procedure",
              "slug": "25-3-4-delay-line-length-configuration-procedure",
              "level": 3,
              "start_page": 949,
              "end_page": 949,
              "breadcrumb": "25 Delay block (DLYB) > 25.3 DLYB functional description > 25.3.4 Delay line length configuration procedure",
              "file": "10_sections/26a6d4295a08__25-3-4-delay-line-length-configuration-procedure.md",
              "children": []
            },
            {
              "id": "39048c52f4e5",
              "title": "25.3.5 Output clock phase configuration procedure",
              "slug": "25-3-5-output-clock-phase-configuration-procedure",
              "level": 3,
              "start_page": 949,
              "end_page": 949,
              "breadcrumb": "25 Delay block (DLYB) > 25.3 DLYB functional description > 25.3.5 Output clock phase configuration procedure",
              "file": "10_sections/39048c52f4e5__25-3-5-output-clock-phase-configuration-procedure.md",
              "children": []
            }
          ]
        },
        {
          "id": "8bcf0b4c75ab",
          "title": "25.4 DLYB registers",
          "slug": "25-4-dlyb-registers",
          "level": 2,
          "start_page": 950,
          "end_page": 951,
          "breadcrumb": "25 Delay block (DLYB) > 25.4 DLYB registers",
          "file": "10_sections/8bcf0b4c75ab__25-4-dlyb-registers.md",
          "children": [
            {
              "id": "8948b6885d54",
              "title": "25.4.1 DLYB control register (DLYB_CR)",
              "slug": "25-4-1-dlyb-control-register-dlyb-cr",
              "level": 3,
              "start_page": 950,
              "end_page": 950,
              "breadcrumb": "25 Delay block (DLYB) > 25.4 DLYB registers > 25.4.1 DLYB control register (DLYB_CR)",
              "file": "10_sections/8948b6885d54__25-4-1-dlyb-control-register-dlyb-cr.md",
              "children": []
            },
            {
              "id": "f10d3d5ec108",
              "title": "25.4.2 DLYB configuration register (DLYB_CFGR)",
              "slug": "25-4-2-dlyb-configuration-register-dlyb-cfgr",
              "level": 3,
              "start_page": 950,
              "end_page": 950,
              "breadcrumb": "25 Delay block (DLYB) > 25.4 DLYB registers > 25.4.2 DLYB configuration register (DLYB_CFGR)",
              "file": "10_sections/f10d3d5ec108__25-4-2-dlyb-configuration-register-dlyb-cfgr.md",
              "children": []
            },
            {
              "id": "d6a7b525144f",
              "title": "25.4.3 DLYB register map",
              "slug": "25-4-3-dlyb-register-map",
              "level": 3,
              "start_page": 951,
              "end_page": 951,
              "breadcrumb": "25 Delay block (DLYB) > 25.4 DLYB registers > 25.4.3 DLYB register map",
              "file": "10_sections/d6a7b525144f__25-4-3-dlyb-register-map.md",
              "children": [
                {
                  "id": "dc80d1583925",
                  "title": "Table 207. DLYB register map and reset values",
                  "slug": "table-207-dlyb-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 951,
                  "end_page": 951,
                  "breadcrumb": "25 Delay block (DLYB) > 25.4 DLYB registers > 25.4.3 DLYB register map > Table 207. DLYB register map and reset values",
                  "file": "10_sections/dc80d1583925__table-207-dlyb-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "458354e183ec",
      "title": "26 Analog-to-digital converters (ADC)",
      "slug": "26-analog-to-digital-converters-adc",
      "level": 1,
      "start_page": 952,
      "end_page": 1076,
      "breadcrumb": "26 Analog-to-digital converters (ADC)",
      "file": "10_sections/458354e183ec__26-analog-to-digital-converters-adc.md",
      "children": [
        {
          "id": "dc1a836b418e",
          "title": "26.1 Introduction",
          "slug": "26-1-introduction",
          "level": 2,
          "start_page": 952,
          "end_page": 952,
          "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.1 Introduction",
          "file": "10_sections/dc1a836b418e__26-1-introduction.md",
          "children": []
        },
        {
          "id": "45418473ca2e",
          "title": "26.2 ADC main features",
          "slug": "26-2-adc-main-features",
          "level": 2,
          "start_page": 953,
          "end_page": 953,
          "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.2 ADC main features",
          "file": "10_sections/45418473ca2e__26-2-adc-main-features.md",
          "children": []
        },
        {
          "id": "87a794a64718",
          "title": "26.3 ADC implementation",
          "slug": "26-3-adc-implementation",
          "level": 2,
          "start_page": 954,
          "end_page": 954,
          "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.3 ADC implementation",
          "file": "10_sections/87a794a64718__26-3-adc-implementation.md",
          "children": [
            {
              "id": "b9e666a880dc",
              "title": "Table 208. ADC features",
              "slug": "table-208-adc-features",
              "level": 3,
              "start_page": 954,
              "end_page": 954,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.3 ADC implementation > Table 208. ADC features",
              "file": "10_sections/b9e666a880dc__table-208-adc-features.md",
              "children": []
            }
          ]
        },
        {
          "id": "df2748b2e34f",
          "title": "26.4 ADC functional description",
          "slug": "26-4-adc-functional-description",
          "level": 2,
          "start_page": 955,
          "end_page": 1032,
          "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description",
          "file": "10_sections/df2748b2e34f__26-4-adc-functional-description.md",
          "children": [
            {
              "id": "b12b024f1123",
              "title": "26.4.1 ADC block diagram",
              "slug": "26-4-1-adc-block-diagram",
              "level": 3,
              "start_page": 955,
              "end_page": 955,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.1 ADC block diagram",
              "file": "10_sections/b12b024f1123__26-4-1-adc-block-diagram.md",
              "children": [
                {
                  "id": "84a7a51b9ead",
                  "title": "Figure 141. ADC block diagram",
                  "slug": "figure-141-adc-block-diagram",
                  "level": 4,
                  "start_page": 955,
                  "end_page": 955,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.1 ADC block diagram > Figure 141. ADC block diagram",
                  "file": "10_sections/84a7a51b9ead__figure-141-adc-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0cf0be17178e",
              "title": "26.4.2 ADC pins and internal signals",
              "slug": "26-4-2-adc-pins-and-internal-signals",
              "level": 3,
              "start_page": 956,
              "end_page": 956,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.2 ADC pins and internal signals",
              "file": "10_sections/0cf0be17178e__26-4-2-adc-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "77bd4d571648",
                  "title": "Table 209. ADC input/output pins",
                  "slug": "table-209-adc-input-output-pins",
                  "level": 4,
                  "start_page": 956,
                  "end_page": 956,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.2 ADC pins and internal signals > Table 209. ADC input/output pins",
                  "file": "10_sections/77bd4d571648__table-209-adc-input-output-pins.md",
                  "children": []
                },
                {
                  "id": "c840ca6ff016",
                  "title": "Table 210. ADC internal input/output signals",
                  "slug": "table-210-adc-internal-input-output-signals",
                  "level": 4,
                  "start_page": 956,
                  "end_page": 956,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.2 ADC pins and internal signals > Table 210. ADC internal input/output signals",
                  "file": "10_sections/c840ca6ff016__table-210-adc-internal-input-output-signals.md",
                  "children": []
                },
                {
                  "id": "969e6e571591",
                  "title": "Table 211. ADC interconnection",
                  "slug": "table-211-adc-interconnection",
                  "level": 4,
                  "start_page": 957,
                  "end_page": 957,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.2 ADC pins and internal signals > Table 211. ADC interconnection",
                  "file": "10_sections/969e6e571591__table-211-adc-interconnection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "941875aa30ab",
              "title": "26.4.3 ADC clocks",
              "slug": "26-4-3-adc-clocks",
              "level": 3,
              "start_page": 957,
              "end_page": 958,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.3 ADC clocks",
              "file": "10_sections/941875aa30ab__26-4-3-adc-clocks.md",
              "children": [
                {
                  "id": "c6950192f4b6",
                  "title": "Figure 142. ADC Clock scheme",
                  "slug": "figure-142-adc-clock-scheme",
                  "level": 4,
                  "start_page": 958,
                  "end_page": 958,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.3 ADC clocks > Figure 142. ADC Clock scheme",
                  "file": "10_sections/c6950192f4b6__figure-142-adc-clock-scheme.md",
                  "children": []
                }
              ]
            },
            {
              "id": "004f5128f22f",
              "title": "26.4.4 ADC1/2/3 connectivity",
              "slug": "26-4-4-adc1-2-3-connectivity",
              "level": 3,
              "start_page": 959,
              "end_page": 961,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.4 ADC1/2/3 connectivity",
              "file": "10_sections/004f5128f22f__26-4-4-adc1-2-3-connectivity.md",
              "children": [
                {
                  "id": "ac7dd623275c",
                  "title": "Figure 143. ADC1 connectivity",
                  "slug": "figure-143-adc1-connectivity",
                  "level": 4,
                  "start_page": 959,
                  "end_page": 959,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.4 ADC1/2/3 connectivity > Figure 143. ADC1 connectivity",
                  "file": "10_sections/ac7dd623275c__figure-143-adc1-connectivity.md",
                  "children": []
                },
                {
                  "id": "9dd57687bba7",
                  "title": "Figure 144. ADC2 connectivity",
                  "slug": "figure-144-adc2-connectivity",
                  "level": 4,
                  "start_page": 960,
                  "end_page": 960,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.4 ADC1/2/3 connectivity > Figure 144. ADC2 connectivity",
                  "file": "10_sections/9dd57687bba7__figure-144-adc2-connectivity.md",
                  "children": []
                },
                {
                  "id": "949436038ddd",
                  "title": "Figure 145. ADC3 connectivity",
                  "slug": "figure-145-adc3-connectivity",
                  "level": 4,
                  "start_page": 961,
                  "end_page": 961,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.4 ADC1/2/3 connectivity > Figure 145. ADC3 connectivity",
                  "file": "10_sections/949436038ddd__figure-145-adc3-connectivity.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5dfb06f8553f",
              "title": "26.4.5 Slave AHB interface",
              "slug": "26-4-5-slave-ahb-interface",
              "level": 3,
              "start_page": 962,
              "end_page": 962,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.5 Slave AHB interface",
              "file": "10_sections/5dfb06f8553f__26-4-5-slave-ahb-interface.md",
              "children": []
            },
            {
              "id": "ae4144c19a7b",
              "title": "26.4.6 ADC deep-power-down mode (DEEPPWD) and ADC voltage regulator (ADVREGEN)",
              "slug": "26-4-6-adc-deep-power-down-mode-deeppwd-and-adc-voltage-regulator-advregen",
              "level": 3,
              "start_page": 962,
              "end_page": 962,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.6 ADC deep-power-down mode (DEEPPWD) and ADC voltage regulator (ADVREGEN)",
              "file": "10_sections/ae4144c19a7b__26-4-6-adc-deep-power-down-mode-deeppwd-and-adc-voltage-regulator-advregen.md",
              "children": []
            },
            {
              "id": "ffb63e595e18",
              "title": "26.4.7 Single-ended and differential input channels",
              "slug": "26-4-7-single-ended-and-differential-input-channels",
              "level": 3,
              "start_page": 963,
              "end_page": 968,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.7 Single-ended and differential input channels",
              "file": "10_sections/ffb63e595e18__26-4-7-single-ended-and-differential-input-channels.md",
              "children": []
            },
            {
              "id": "c7c315f5ba0f",
              "title": "26.4.8 Calibration (ADCAL, ADCALDIF, ADCALLIN, ADC_CALFACT)",
              "slug": "26-4-8-calibration-adcal-adcaldif-adcallin-adc-calfact",
              "level": 3,
              "start_page": 963,
              "end_page": 968,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.8 Calibration (ADCAL, ADCALDIF, ADCALLIN, ADC_CALFACT)",
              "file": "10_sections/c7c315f5ba0f__26-4-8-calibration-adcal-adcaldif-adcallin-adc-calfact.md",
              "children": [
                {
                  "id": "5c8e9ffd971e",
                  "title": "Figure 146. ADC calibration",
                  "slug": "figure-146-adc-calibration",
                  "level": 4,
                  "start_page": 965,
                  "end_page": 965,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.8 Calibration (ADCAL, ADCALDIF, ADCALLIN, ADC_CALFACT) > Figure 146. ADC calibration",
                  "file": "10_sections/5c8e9ffd971e__figure-146-adc-calibration.md",
                  "children": []
                },
                {
                  "id": "80f1e97cdb97",
                  "title": "Figure 147. Updating the ADC offset calibration factor",
                  "slug": "figure-147-updating-the-adc-offset-calibration-factor",
                  "level": 4,
                  "start_page": 965,
                  "end_page": 965,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.8 Calibration (ADCAL, ADCALDIF, ADCALLIN, ADC_CALFACT) > Figure 147. Updating the ADC offset calibration factor",
                  "file": "10_sections/80f1e97cdb97__figure-147-updating-the-adc-offset-calibration-factor.md",
                  "children": []
                },
                {
                  "id": "58e6dcc0581c",
                  "title": "Figure 148. Mixing single-ended and differential channels",
                  "slug": "figure-148-mixing-single-ended-and-differential-channels",
                  "level": 4,
                  "start_page": 966,
                  "end_page": 968,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.8 Calibration (ADCAL, ADCALDIF, ADCALLIN, ADC_CALFACT) > Figure 148. Mixing single-ended and differential channels",
                  "file": "10_sections/58e6dcc0581c__figure-148-mixing-single-ended-and-differential-channels.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0f15f8a53374",
              "title": "26.4.9 ADC on-off control (ADEN, ADDIS, ADRDY)",
              "slug": "26-4-9-adc-on-off-control-aden-addis-adrdy",
              "level": 3,
              "start_page": 969,
              "end_page": 969,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.9 ADC on-off control (ADEN, ADDIS, ADRDY)",
              "file": "10_sections/0f15f8a53374__26-4-9-adc-on-off-control-aden-addis-adrdy.md",
              "children": [
                {
                  "id": "ba60eb46402e",
                  "title": "Figure 149. Enabling / Disabling the ADC",
                  "slug": "figure-149-enabling-disabling-the-adc",
                  "level": 4,
                  "start_page": 969,
                  "end_page": 969,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.9 ADC on-off control (ADEN, ADDIS, ADRDY) > Figure 149. Enabling / Disabling the ADC",
                  "file": "10_sections/ba60eb46402e__figure-149-enabling-disabling-the-adc.md",
                  "children": []
                }
              ]
            },
            {
              "id": "72759921da4f",
              "title": "26.4.10 Constraints when writing the ADC control bits",
              "slug": "26-4-10-constraints-when-writing-the-adc-control-bits",
              "level": 3,
              "start_page": 970,
              "end_page": 970,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.10 Constraints when writing the ADC control bits",
              "file": "10_sections/72759921da4f__26-4-10-constraints-when-writing-the-adc-control-bits.md",
              "children": []
            },
            {
              "id": "139b8a3064ce",
              "title": "26.4.11 Channel selection (SQRx, JSQRx)",
              "slug": "26-4-11-channel-selection-sqrx-jsqrx",
              "level": 3,
              "start_page": 970,
              "end_page": 970,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.11 Channel selection (SQRx, JSQRx)",
              "file": "10_sections/139b8a3064ce__26-4-11-channel-selection-sqrx-jsqrx.md",
              "children": []
            },
            {
              "id": "51b734f6bb36",
              "title": "26.4.12 Channel preselection register (ADC_PCSEL)",
              "slug": "26-4-12-channel-preselection-register-adc-pcsel",
              "level": 3,
              "start_page": 971,
              "end_page": 971,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.12 Channel preselection register (ADC_PCSEL)",
              "file": "10_sections/51b734f6bb36__26-4-12-channel-preselection-register-adc-pcsel.md",
              "children": []
            },
            {
              "id": "ecc1ddbf0acc",
              "title": "26.4.13 Channel-wise programmable sampling time (SMPR1, SMPR2)",
              "slug": "26-4-13-channel-wise-programmable-sampling-time-smpr1-smpr2",
              "level": 3,
              "start_page": 972,
              "end_page": 972,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.13 Channel-wise programmable sampling time (SMPR1, SMPR2)",
              "file": "10_sections/ecc1ddbf0acc__26-4-13-channel-wise-programmable-sampling-time-smpr1-smpr2.md",
              "children": []
            },
            {
              "id": "f0a4004ded52",
              "title": "26.4.14 Single conversion mode (CONT=0)",
              "slug": "26-4-14-single-conversion-mode-cont-0",
              "level": 3,
              "start_page": 973,
              "end_page": 973,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.14 Single conversion mode (CONT=0)",
              "file": "10_sections/f0a4004ded52__26-4-14-single-conversion-mode-cont-0.md",
              "children": []
            },
            {
              "id": "9aeade7fd05c",
              "title": "26.4.15 Continuous conversion mode (CONT=1)",
              "slug": "26-4-15-continuous-conversion-mode-cont-1",
              "level": 3,
              "start_page": 973,
              "end_page": 973,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.15 Continuous conversion mode (CONT=1)",
              "file": "10_sections/9aeade7fd05c__26-4-15-continuous-conversion-mode-cont-1.md",
              "children": []
            },
            {
              "id": "2356707201e6",
              "title": "26.4.16 Starting conversions (ADSTART, JADSTART)",
              "slug": "26-4-16-starting-conversions-adstart-jadstart",
              "level": 3,
              "start_page": 974,
              "end_page": 974,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.16 Starting conversions (ADSTART, JADSTART)",
              "file": "10_sections/2356707201e6__26-4-16-starting-conversions-adstart-jadstart.md",
              "children": []
            },
            {
              "id": "9193e92666da",
              "title": "26.4.17 Timing",
              "slug": "26-4-17-timing",
              "level": 3,
              "start_page": 975,
              "end_page": 976,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.17 Timing",
              "file": "10_sections/9193e92666da__26-4-17-timing.md",
              "children": [
                {
                  "id": "a543fa14bed8",
                  "title": "Figure 150. Analog to digital conversion time",
                  "slug": "figure-150-analog-to-digital-conversion-time",
                  "level": 4,
                  "start_page": 975,
                  "end_page": 975,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.17 Timing > Figure 150. Analog to digital conversion time",
                  "file": "10_sections/a543fa14bed8__figure-150-analog-to-digital-conversion-time.md",
                  "children": []
                }
              ]
            },
            {
              "id": "fedec80242e5",
              "title": "26.4.18 Stopping an ongoing conversion (ADSTP, JADSTP)",
              "slug": "26-4-18-stopping-an-ongoing-conversion-adstp-jadstp",
              "level": 3,
              "start_page": 975,
              "end_page": 976,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.18 Stopping an ongoing conversion (ADSTP, JADSTP)",
              "file": "10_sections/fedec80242e5__26-4-18-stopping-an-ongoing-conversion-adstp-jadstp.md",
              "children": [
                {
                  "id": "1444bbd77d59",
                  "title": "Figure 151. Stopping ongoing regular conversions",
                  "slug": "figure-151-stopping-ongoing-regular-conversions",
                  "level": 4,
                  "start_page": 976,
                  "end_page": 976,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.18 Stopping an ongoing conversion (ADSTP, JADSTP) > Figure 151. Stopping ongoing regular conversions",
                  "file": "10_sections/1444bbd77d59__figure-151-stopping-ongoing-regular-conversions.md",
                  "children": []
                },
                {
                  "id": "5bac191eca06",
                  "title": "Figure 152. Stopping ongoing regular and injected conversions",
                  "slug": "figure-152-stopping-ongoing-regular-and-injected-conversions",
                  "level": 4,
                  "start_page": 976,
                  "end_page": 976,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.18 Stopping an ongoing conversion (ADSTP, JADSTP) > Figure 152. Stopping ongoing regular and injected conversions",
                  "file": "10_sections/5bac191eca06__figure-152-stopping-ongoing-regular-and-injected-conversions.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0b8de6006ed2",
              "title": "26.4.19 Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN)",
              "slug": "26-4-19-conversion-on-external-trigger-and-trigger-polarity-extsel-exten-jextsel-jexten",
              "level": 3,
              "start_page": 977,
              "end_page": 979,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.19 Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN)",
              "file": "10_sections/0b8de6006ed2__26-4-19-conversion-on-external-trigger-and-trigger-polarity-extsel-exten-jextsel-jexten.md",
              "children": [
                {
                  "id": "9340a652e0e4",
                  "title": "Table 212. Configuring the trigger polarity for regular external triggers",
                  "slug": "table-212-configuring-the-trigger-polarity-for-regular-external-triggers",
                  "level": 4,
                  "start_page": 977,
                  "end_page": 977,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.19 Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN) > Table 212. Configuring the trigger polarity for regular external triggers",
                  "file": "10_sections/9340a652e0e4__table-212-configuring-the-trigger-polarity-for-regular-external-triggers.md",
                  "children": []
                },
                {
                  "id": "8bb25d1ad177",
                  "title": "Table 213. Configuring the trigger polarity for injected external triggers",
                  "slug": "table-213-configuring-the-trigger-polarity-for-injected-external-triggers",
                  "level": 4,
                  "start_page": 977,
                  "end_page": 977,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.19 Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN) > Table 213. Configuring the trigger polarity for injected external triggers",
                  "file": "10_sections/8bb25d1ad177__table-213-configuring-the-trigger-polarity-for-injected-external-triggers.md",
                  "children": []
                },
                {
                  "id": "cda58f0e23da",
                  "title": "Figure 153. Triggers are shared between ADC master and ADC slave",
                  "slug": "figure-153-triggers-are-shared-between-adc-master-and-adc-slave",
                  "level": 4,
                  "start_page": 978,
                  "end_page": 978,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.19 Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN) > Figure 153. Triggers are shared between ADC master and ADC slave",
                  "file": "10_sections/cda58f0e23da__figure-153-triggers-are-shared-between-adc-master-and-adc-slave.md",
                  "children": []
                },
                {
                  "id": "aa22156619f9",
                  "title": "Table 214. ADC1, ADC2 and ADC3 - External triggers for regular channels",
                  "slug": "table-214-adc1-adc2-and-adc3-external-triggers-for-regular-channels",
                  "level": 4,
                  "start_page": 978,
                  "end_page": 978,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.19 Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN) > Table 214. ADC1, ADC2 and ADC3 - External triggers for regular channels",
                  "file": "10_sections/aa22156619f9__table-214-adc1-adc2-and-adc3-external-triggers-for-regular-channels.md",
                  "children": []
                },
                {
                  "id": "6d2433e432a5",
                  "title": "Table 215. ADC1, ADC2 and ADC3 - External triggers for injected channels",
                  "slug": "table-215-adc1-adc2-and-adc3-external-triggers-for-injected-channels",
                  "level": 4,
                  "start_page": 979,
                  "end_page": 979,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.19 Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN) > Table 215. ADC1, ADC2 and ADC3 - External triggers for injected channels",
                  "file": "10_sections/6d2433e432a5__table-215-adc1-adc2-and-adc3-external-triggers-for-injected-channels.md",
                  "children": []
                }
              ]
            },
            {
              "id": "88f7e9890d8d",
              "title": "26.4.20 Injected channel management",
              "slug": "26-4-20-injected-channel-management",
              "level": 3,
              "start_page": 980,
              "end_page": 981,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.20 Injected channel management",
              "file": "10_sections/88f7e9890d8d__26-4-20-injected-channel-management.md",
              "children": [
                {
                  "id": "5d63338ead41",
                  "title": "Figure 154. Injected conversion latency",
                  "slug": "figure-154-injected-conversion-latency",
                  "level": 4,
                  "start_page": 981,
                  "end_page": 981,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.20 Injected channel management > Figure 154. Injected conversion latency",
                  "file": "10_sections/5d63338ead41__figure-154-injected-conversion-latency.md",
                  "children": []
                }
              ]
            },
            {
              "id": "52e9a853cf12",
              "title": "26.4.21 Discontinuous mode (DISCEN, DISCNUM, JDISCEN)",
              "slug": "26-4-21-discontinuous-mode-discen-discnum-jdiscen",
              "level": 3,
              "start_page": 982,
              "end_page": 982,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.21 Discontinuous mode (DISCEN, DISCNUM, JDISCEN)",
              "file": "10_sections/52e9a853cf12__26-4-21-discontinuous-mode-discen-discnum-jdiscen.md",
              "children": []
            },
            {
              "id": "3924f4ebda70",
              "title": "26.4.22 Queue of context for injected conversions",
              "slug": "26-4-22-queue-of-context-for-injected-conversions",
              "level": 3,
              "start_page": 983,
              "end_page": 990,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.22 Queue of context for injected conversions",
              "file": "10_sections/3924f4ebda70__26-4-22-queue-of-context-for-injected-conversions.md",
              "children": [
                {
                  "id": "9631da38fd7a",
                  "title": "Figure 155. Example of JSQR queue of context (sequence change)",
                  "slug": "figure-155-example-of-jsqr-queue-of-context-sequence-change",
                  "level": 4,
                  "start_page": 984,
                  "end_page": 984,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.22 Queue of context for injected conversions > Figure 155. Example of JSQR queue of context (sequence change)",
                  "file": "10_sections/9631da38fd7a__figure-155-example-of-jsqr-queue-of-context-sequence-change.md",
                  "children": []
                },
                {
                  "id": "852930403920",
                  "title": "Figure 156. Example of JSQR queue of context (trigger change)",
                  "slug": "figure-156-example-of-jsqr-queue-of-context-trigger-change",
                  "level": 4,
                  "start_page": 985,
                  "end_page": 985,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.22 Queue of context for injected conversions > Figure 156. Example of JSQR queue of context (trigger change)",
                  "file": "10_sections/852930403920__figure-156-example-of-jsqr-queue-of-context-trigger-change.md",
                  "children": []
                },
                {
                  "id": "3b31eff50c89",
                  "title": "Figure 157. Example of JSQR queue of context with overflow before conversion",
                  "slug": "figure-157-example-of-jsqr-queue-of-context-with-overflow-before-conversion",
                  "level": 4,
                  "start_page": 985,
                  "end_page": 985,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.22 Queue of context for injected conversions > Figure 157. Example of JSQR queue of context with overflow before conversion",
                  "file": "10_sections/3b31eff50c89__figure-157-example-of-jsqr-queue-of-context-with-overflow-before-conversion.md",
                  "children": []
                },
                {
                  "id": "44b763e6eff1",
                  "title": "Figure 158. Example of JSQR queue of context with overflow during conversion",
                  "slug": "figure-158-example-of-jsqr-queue-of-context-with-overflow-during-conversion",
                  "level": 4,
                  "start_page": 986,
                  "end_page": 986,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.22 Queue of context for injected conversions > Figure 158. Example of JSQR queue of context with overflow during conversion",
                  "file": "10_sections/44b763e6eff1__figure-158-example-of-jsqr-queue-of-context-with-overflow-during-conversion.md",
                  "children": []
                },
                {
                  "id": "4e880cd8a9c1",
                  "title": "Figure 159. Example of JSQR queue of context with empty queue (case JQM=0)",
                  "slug": "figure-159-example-of-jsqr-queue-of-context-with-empty-queue-case-jqm-0",
                  "level": 4,
                  "start_page": 986,
                  "end_page": 986,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.22 Queue of context for injected conversions > Figure 159. Example of JSQR queue of context with empty queue (case JQM=0)",
                  "file": "10_sections/4e880cd8a9c1__figure-159-example-of-jsqr-queue-of-context-with-empty-queue-case-jqm-0.md",
                  "children": []
                },
                {
                  "id": "d7232a7a8fde",
                  "title": "Figure 160. Example of JSQR queue of context with empty queue (case JQM=1)",
                  "slug": "figure-160-example-of-jsqr-queue-of-context-with-empty-queue-case-jqm-1",
                  "level": 4,
                  "start_page": 987,
                  "end_page": 987,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.22 Queue of context for injected conversions > Figure 160. Example of JSQR queue of context with empty queue (case JQM=1)",
                  "file": "10_sections/d7232a7a8fde__figure-160-example-of-jsqr-queue-of-context-with-empty-queue-case-jqm-1.md",
                  "children": []
                },
                {
                  "id": "f088fc0890ac",
                  "title": "Figure 161. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs during an ongoing conversion.",
                  "slug": "figure-161-flushing-jsqr-queue-of-context-by-setting-jadstp-1-jqm-0-case-when-jadstp-occurs-during-an-ongoing-conversion",
                  "level": 4,
                  "start_page": 987,
                  "end_page": 987,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.22 Queue of context for injected conversions > Figure 161. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs during an ongoing conversion.",
                  "file": "10_sections/f088fc0890ac__figure-161-flushing-jsqr-queue-of-context-by-setting-jadstp-1-jqm-0-case-when-jadstp-occurs-during-an-ongoing-conversion.md",
                  "children": []
                },
                {
                  "id": "4c79f73e78c9",
                  "title": "Figure 162. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs during an ongoing conversion and a new trigger occurs.",
                  "slug": "figure-162-flushing-jsqr-queue-of-context-by-setting-jadstp-1-jqm-0-case-when-jadstp-occurs-during-an-ongoing-conversion-and-a-new-trigger-occurs",
                  "level": 4,
                  "start_page": 988,
                  "end_page": 988,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.22 Queue of context for injected conversions > Figure 162. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs during an ongoing conversion and a new trigger occurs.",
                  "file": "10_sections/4c79f73e78c9__figure-162-flushing-jsqr-queue-of-context-by-setting-jadstp-1-jqm-0-case-when-jadstp-occurs-during-an-ongoing-conversion-and-a-new-trigger-occurs.md",
                  "children": []
                },
                {
                  "id": "d24a2d585787",
                  "title": "Figure 163. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs outside an ongoing conversion",
                  "slug": "figure-163-flushing-jsqr-queue-of-context-by-setting-jadstp-1-jqm-0-case-when-jadstp-occurs-outside-an-ongoing-conversion",
                  "level": 4,
                  "start_page": 988,
                  "end_page": 988,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.22 Queue of context for injected conversions > Figure 163. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs outside an ongoing conversion",
                  "file": "10_sections/d24a2d585787__figure-163-flushing-jsqr-queue-of-context-by-setting-jadstp-1-jqm-0-case-when-jadstp-occurs-outside-an-ongoing-conversion.md",
                  "children": []
                },
                {
                  "id": "df31cca7b188",
                  "title": "Figure 164. Flushing JSQR queue of context by setting JADSTP=1 (JQM=1)",
                  "slug": "figure-164-flushing-jsqr-queue-of-context-by-setting-jadstp-1-jqm-1",
                  "level": 4,
                  "start_page": 989,
                  "end_page": 989,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.22 Queue of context for injected conversions > Figure 164. Flushing JSQR queue of context by setting JADSTP=1 (JQM=1)",
                  "file": "10_sections/df31cca7b188__figure-164-flushing-jsqr-queue-of-context-by-setting-jadstp-1-jqm-1.md",
                  "children": []
                },
                {
                  "id": "1959c2c27aa5",
                  "title": "Figure 165. Flushing JSQR queue of context by setting ADDIS=1 (JQM=0)",
                  "slug": "figure-165-flushing-jsqr-queue-of-context-by-setting-addis-1-jqm-0",
                  "level": 4,
                  "start_page": 989,
                  "end_page": 989,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.22 Queue of context for injected conversions > Figure 165. Flushing JSQR queue of context by setting ADDIS=1 (JQM=0)",
                  "file": "10_sections/1959c2c27aa5__figure-165-flushing-jsqr-queue-of-context-by-setting-addis-1-jqm-0.md",
                  "children": []
                },
                {
                  "id": "f4fe74e675b2",
                  "title": "Figure 166. Flushing JSQR queue of context by setting ADDIS=1 (JQM=1)",
                  "slug": "figure-166-flushing-jsqr-queue-of-context-by-setting-addis-1-jqm-1",
                  "level": 4,
                  "start_page": 990,
                  "end_page": 990,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.22 Queue of context for injected conversions > Figure 166. Flushing JSQR queue of context by setting ADDIS=1 (JQM=1)",
                  "file": "10_sections/f4fe74e675b2__figure-166-flushing-jsqr-queue-of-context-by-setting-addis-1-jqm-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6b2060c91acc",
              "title": "26.4.23 Programmable resolution (RES) - fast conversion mode",
              "slug": "26-4-23-programmable-resolution-res-fast-conversion-mode",
              "level": 3,
              "start_page": 991,
              "end_page": 991,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.23 Programmable resolution (RES) - fast conversion mode",
              "file": "10_sections/6b2060c91acc__26-4-23-programmable-resolution-res-fast-conversion-mode.md",
              "children": [
                {
                  "id": "3dc167e7406d",
                  "title": "Table 216. TSAR timings depending on resolution",
                  "slug": "table-216-tsar-timings-depending-on-resolution",
                  "level": 4,
                  "start_page": 991,
                  "end_page": 991,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.23 Programmable resolution (RES) - fast conversion mode > Table 216. TSAR timings depending on resolution",
                  "file": "10_sections/3dc167e7406d__table-216-tsar-timings-depending-on-resolution.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5ef9cc44aa11",
              "title": "26.4.24 End of conversion, end of sampling phase (EOC, JEOC, EOSMP)",
              "slug": "26-4-24-end-of-conversion-end-of-sampling-phase-eoc-jeoc-eosmp",
              "level": 3,
              "start_page": 991,
              "end_page": 991,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.24 End of conversion, end of sampling phase (EOC, JEOC, EOSMP)",
              "file": "10_sections/5ef9cc44aa11__26-4-24-end-of-conversion-end-of-sampling-phase-eoc-jeoc-eosmp.md",
              "children": []
            },
            {
              "id": "f20dbd05278d",
              "title": "26.4.25 End of conversion sequence (EOS, JEOS)",
              "slug": "26-4-25-end-of-conversion-sequence-eos-jeos",
              "level": 3,
              "start_page": 991,
              "end_page": 991,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.25 End of conversion sequence (EOS, JEOS)",
              "file": "10_sections/f20dbd05278d__26-4-25-end-of-conversion-sequence-eos-jeos.md",
              "children": []
            },
            {
              "id": "d7379e056aa8",
              "title": "26.4.26 Timing diagrams example (single/continuous modes, hardware/software triggers)",
              "slug": "26-4-26-timing-diagrams-example-single-continuous-modes-hardware-software-triggers",
              "level": 3,
              "start_page": 992,
              "end_page": 992,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.26 Timing diagrams example (single/continuous modes, hardware/software triggers)",
              "file": "10_sections/d7379e056aa8__26-4-26-timing-diagrams-example-single-continuous-modes-hardware-software-triggers.md",
              "children": [
                {
                  "id": "971d73989d35",
                  "title": "Figure 167. Single conversions of a sequence, software trigger",
                  "slug": "figure-167-single-conversions-of-a-sequence-software-trigger",
                  "level": 4,
                  "start_page": 992,
                  "end_page": 992,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.26 Timing diagrams example (single/continuous modes, hardware/software triggers) > Figure 167. Single conversions of a sequence, software trigger",
                  "file": "10_sections/971d73989d35__figure-167-single-conversions-of-a-sequence-software-trigger.md",
                  "children": []
                },
                {
                  "id": "e3c5accf24ca",
                  "title": "Figure 168. Continuous conversion of a sequence, software trigger",
                  "slug": "figure-168-continuous-conversion-of-a-sequence-software-trigger",
                  "level": 4,
                  "start_page": 992,
                  "end_page": 992,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.26 Timing diagrams example (single/continuous modes, hardware/software triggers) > Figure 168. Continuous conversion of a sequence, software trigger",
                  "file": "10_sections/e3c5accf24ca__figure-168-continuous-conversion-of-a-sequence-software-trigger.md",
                  "children": []
                },
                {
                  "id": "edb6824645bf",
                  "title": "Figure 169. Single conversions of a sequence, hardware trigger",
                  "slug": "figure-169-single-conversions-of-a-sequence-hardware-trigger",
                  "level": 4,
                  "start_page": 993,
                  "end_page": 993,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.26 Timing diagrams example (single/continuous modes, hardware/software triggers) > Figure 169. Single conversions of a sequence, hardware trigger",
                  "file": "10_sections/edb6824645bf__figure-169-single-conversions-of-a-sequence-hardware-trigger.md",
                  "children": []
                },
                {
                  "id": "2c9cf626d2ba",
                  "title": "Figure 170. Continuous conversions of a sequence, hardware trigger",
                  "slug": "figure-170-continuous-conversions-of-a-sequence-hardware-trigger",
                  "level": 4,
                  "start_page": 993,
                  "end_page": 993,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.26 Timing diagrams example (single/continuous modes, hardware/software triggers) > Figure 170. Continuous conversions of a sequence, hardware trigger",
                  "file": "10_sections/2c9cf626d2ba__figure-170-continuous-conversions-of-a-sequence-hardware-trigger.md",
                  "children": []
                }
              ]
            },
            {
              "id": "68a50428ebca",
              "title": "26.4.27 Data management",
              "slug": "26-4-27-data-management",
              "level": 3,
              "start_page": 993,
              "end_page": 1000,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.27 Data management",
              "file": "10_sections/68a50428ebca__26-4-27-data-management.md",
              "children": [
                {
                  "id": "710962a8a3f7",
                  "title": "Table 217. Offset computation versus data resolution",
                  "slug": "table-217-offset-computation-versus-data-resolution",
                  "level": 4,
                  "start_page": 994,
                  "end_page": 994,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.27 Data management > Table 217. Offset computation versus data resolution",
                  "file": "10_sections/710962a8a3f7__table-217-offset-computation-versus-data-resolution.md",
                  "children": []
                },
                {
                  "id": "decd438b67ca",
                  "title": "Figure 171. Right alignment (offset disabled, unsigned value)",
                  "slug": "figure-171-right-alignment-offset-disabled-unsigned-value",
                  "level": 4,
                  "start_page": 995,
                  "end_page": 995,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.27 Data management > Figure 171. Right alignment (offset disabled, unsigned value)",
                  "file": "10_sections/decd438b67ca__figure-171-right-alignment-offset-disabled-unsigned-value.md",
                  "children": []
                },
                {
                  "id": "1aa233729343",
                  "title": "Figure 172. Right alignment (offset enabled, signed value)",
                  "slug": "figure-172-right-alignment-offset-enabled-signed-value",
                  "level": 4,
                  "start_page": 995,
                  "end_page": 995,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.27 Data management > Figure 172. Right alignment (offset enabled, signed value)",
                  "file": "10_sections/1aa233729343__figure-172-right-alignment-offset-enabled-signed-value.md",
                  "children": []
                },
                {
                  "id": "31df5873d8db",
                  "title": "Figure 173. Left alignment (offset disabled, unsigned value)",
                  "slug": "figure-173-left-alignment-offset-disabled-unsigned-value",
                  "level": 4,
                  "start_page": 996,
                  "end_page": 996,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.27 Data management > Figure 173. Left alignment (offset disabled, unsigned value)",
                  "file": "10_sections/31df5873d8db__figure-173-left-alignment-offset-disabled-unsigned-value.md",
                  "children": []
                },
                {
                  "id": "ac5f6009a171",
                  "title": "Figure 174. Left alignment (offset enabled, signed value)",
                  "slug": "figure-174-left-alignment-offset-enabled-signed-value",
                  "level": 4,
                  "start_page": 996,
                  "end_page": 996,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.27 Data management > Figure 174. Left alignment (offset enabled, signed value)",
                  "file": "10_sections/ac5f6009a171__figure-174-left-alignment-offset-enabled-signed-value.md",
                  "children": []
                },
                {
                  "id": "f784d40a7a53",
                  "title": "Table 218. 16-bit data formats",
                  "slug": "table-218-16-bit-data-formats",
                  "level": 4,
                  "start_page": 997,
                  "end_page": 998,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.27 Data management > Table 218. 16-bit data formats",
                  "file": "10_sections/f784d40a7a53__table-218-16-bit-data-formats.md",
                  "children": []
                },
                {
                  "id": "d995deb25b9d",
                  "title": "Table 219. Numerical examples for 16-bit format (bold indicates saturation)",
                  "slug": "table-219-numerical-examples-for-16-bit-format-bold-indicates-saturation",
                  "level": 4,
                  "start_page": 997,
                  "end_page": 998,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.27 Data management > Table 219. Numerical examples for 16-bit format (bold indicates saturation)",
                  "file": "10_sections/d995deb25b9d__table-219-numerical-examples-for-16-bit-format-bold-indicates-saturation.md",
                  "children": []
                },
                {
                  "id": "4f2e79702eea",
                  "title": "Figure 175. Example of overrun (OVRMOD = 0)",
                  "slug": "figure-175-example-of-overrun-ovrmod-0",
                  "level": 4,
                  "start_page": 999,
                  "end_page": 1000,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.27 Data management > Figure 175. Example of overrun (OVRMOD = 0)",
                  "file": "10_sections/4f2e79702eea__figure-175-example-of-overrun-ovrmod-0.md",
                  "children": []
                },
                {
                  "id": "bce2aaca771a",
                  "title": "Figure 176. Example of overrun (OVRMOD = 1)",
                  "slug": "figure-176-example-of-overrun-ovrmod-1",
                  "level": 4,
                  "start_page": 999,
                  "end_page": 1000,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.27 Data management > Figure 176. Example of overrun (OVRMOD = 1)",
                  "file": "10_sections/bce2aaca771a__figure-176-example-of-overrun-ovrmod-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "682f66b16e3e",
              "title": "26.4.28 Managing conversions using the DFSDM",
              "slug": "26-4-28-managing-conversions-using-the-dfsdm",
              "level": 3,
              "start_page": 1001,
              "end_page": 1005,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.28 Managing conversions using the DFSDM",
              "file": "10_sections/682f66b16e3e__26-4-28-managing-conversions-using-the-dfsdm.md",
              "children": []
            },
            {
              "id": "064316d4ee2b",
              "title": "26.4.29 Dynamic low-power features",
              "slug": "26-4-29-dynamic-low-power-features",
              "level": 3,
              "start_page": 1001,
              "end_page": 1005,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.29 Dynamic low-power features",
              "file": "10_sections/064316d4ee2b__26-4-29-dynamic-low-power-features.md",
              "children": [
                {
                  "id": "d1a80ab16bbf",
                  "title": "Figure 177. AUTDLY=1, regular conversion in continuous mode, software trigger",
                  "slug": "figure-177-autdly-1-regular-conversion-in-continuous-mode-software-trigger",
                  "level": 4,
                  "start_page": 1003,
                  "end_page": 1003,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.29 Dynamic low-power features > Figure 177. AUTDLY=1, regular conversion in continuous mode, software trigger",
                  "file": "10_sections/d1a80ab16bbf__figure-177-autdly-1-regular-conversion-in-continuous-mode-software-trigger.md",
                  "children": []
                },
                {
                  "id": "965b4361f11b",
                  "title": "Figure 178. AUTDLY=1, regular HW conversions interrupted by injected conversions (DISCEN=0; JDISCEN=0)",
                  "slug": "figure-178-autdly-1-regular-hw-conversions-interrupted-by-injected-conversions-discen-0-jdiscen-0",
                  "level": 4,
                  "start_page": 1003,
                  "end_page": 1003,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.29 Dynamic low-power features > Figure 178. AUTDLY=1, regular HW conversions interrupted by injected conversions (DISCEN=0; JDISCEN=0)",
                  "file": "10_sections/965b4361f11b__figure-178-autdly-1-regular-hw-conversions-interrupted-by-injected-conversions-discen-0-jdiscen-0.md",
                  "children": []
                },
                {
                  "id": "dc09b7bfd65f",
                  "title": "Figure 179. AUTDLY=1, regular HW conversions interrupted by injected conversions (DISCEN=1, JDISCEN=1)",
                  "slug": "figure-179-autdly-1-regular-hw-conversions-interrupted-by-injected-conversions-discen-1-jdiscen-1",
                  "level": 4,
                  "start_page": 1004,
                  "end_page": 1004,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.29 Dynamic low-power features > Figure 179. AUTDLY=1, regular HW conversions interrupted by injected conversions (DISCEN=1, JDISCEN=1)",
                  "file": "10_sections/dc09b7bfd65f__figure-179-autdly-1-regular-hw-conversions-interrupted-by-injected-conversions-discen-1-jdiscen-1.md",
                  "children": []
                },
                {
                  "id": "0bfb9fbbcb75",
                  "title": "Figure 180. AUTDLY=1, regular continuous conversions interrupted by injected conversions",
                  "slug": "figure-180-autdly-1-regular-continuous-conversions-interrupted-by-injected-conversions",
                  "level": 4,
                  "start_page": 1005,
                  "end_page": 1005,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.29 Dynamic low-power features > Figure 180. AUTDLY=1, regular continuous conversions interrupted by injected conversions",
                  "file": "10_sections/0bfb9fbbcb75__figure-180-autdly-1-regular-continuous-conversions-interrupted-by-injected-conversions.md",
                  "children": []
                },
                {
                  "id": "d99beae3dd3e",
                  "title": "Figure 181. AUTDLY=1 in auto- injected mode (JAUTO=1)",
                  "slug": "figure-181-autdly-1-in-auto-injected-mode-jauto-1",
                  "level": 4,
                  "start_page": 1005,
                  "end_page": 1005,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.29 Dynamic low-power features > Figure 181. AUTDLY=1 in auto- injected mode (JAUTO=1)",
                  "file": "10_sections/d99beae3dd3e__figure-181-autdly-1-in-auto-injected-mode-jauto-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "386e16abf11a",
              "title": "26.4.30 Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)",
              "slug": "26-4-30-analog-window-watchdog-awd1en-jawd1en-awd1sgl-awd1ch-awd2ch-awd3ch-awd-htry-awd-ltry-awdy",
              "level": 3,
              "start_page": 1006,
              "end_page": 1008,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.30 Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)",
              "file": "10_sections/386e16abf11a__26-4-30-analog-window-watchdog-awd1en-jawd1en-awd1sgl-awd1ch-awd2ch-awd3ch-awd-htry-awd-ltry-awdy.md",
              "children": [
                {
                  "id": "aaa74dc03596",
                  "title": "Figure 182. Analog watchdog guarded area",
                  "slug": "figure-182-analog-watchdog-guarded-area",
                  "level": 4,
                  "start_page": 1006,
                  "end_page": 1006,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.30 Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) > Figure 182. Analog watchdog guarded area",
                  "file": "10_sections/aaa74dc03596__figure-182-analog-watchdog-guarded-area.md",
                  "children": []
                },
                {
                  "id": "82a6ed03c7c8",
                  "title": "Table 220. Analog watchdog channel selection",
                  "slug": "table-220-analog-watchdog-channel-selection",
                  "level": 4,
                  "start_page": 1006,
                  "end_page": 1006,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.30 Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) > Table 220. Analog watchdog channel selection",
                  "file": "10_sections/82a6ed03c7c8__table-220-analog-watchdog-channel-selection.md",
                  "children": []
                },
                {
                  "id": "c280db5caa41",
                  "title": "Table 221. Analog watchdog 1,2,3 comparison",
                  "slug": "table-221-analog-watchdog-1-2-3-comparison",
                  "level": 4,
                  "start_page": 1007,
                  "end_page": 1007,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.30 Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) > Table 221. Analog watchdog 1,2,3 comparison",
                  "file": "10_sections/c280db5caa41__table-221-analog-watchdog-1-2-3-comparison.md",
                  "children": []
                },
                {
                  "id": "aca880e01003",
                  "title": "Figure 183. ADCy_AWDx_OUT signal generation (on all regular channels)",
                  "slug": "figure-183-adcy-awdx-out-signal-generation-on-all-regular-channels",
                  "level": 4,
                  "start_page": 1008,
                  "end_page": 1008,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.30 Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) > Figure 183. ADCy_AWDx_OUT signal generation (on all regular channels)",
                  "file": "10_sections/aca880e01003__figure-183-adcy-awdx-out-signal-generation-on-all-regular-channels.md",
                  "children": []
                },
                {
                  "id": "a7cb70c13623",
                  "title": "Figure 184. ADCy_AWDx_OUT signal generation (AWDx flag not cleared by SW)",
                  "slug": "figure-184-adcy-awdx-out-signal-generation-awdx-flag-not-cleared-by-sw",
                  "level": 4,
                  "start_page": 1008,
                  "end_page": 1008,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.30 Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) > Figure 184. ADCy_AWDx_OUT signal generation (AWDx flag not cleared by SW)",
                  "file": "10_sections/a7cb70c13623__figure-184-adcy-awdx-out-signal-generation-awdx-flag-not-cleared-by-sw.md",
                  "children": []
                },
                {
                  "id": "6f650b73458d",
                  "title": "Figure 185. ADCy_AWDx_OUT signal generation (on a single regular channel)",
                  "slug": "figure-185-adcy-awdx-out-signal-generation-on-a-single-regular-channel",
                  "level": 4,
                  "start_page": 1009,
                  "end_page": 1009,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.30 Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) > Figure 185. ADCy_AWDx_OUT signal generation (on a single regular channel)",
                  "file": "10_sections/6f650b73458d__figure-185-adcy-awdx-out-signal-generation-on-a-single-regular-channel.md",
                  "children": []
                },
                {
                  "id": "2bb8d00fae09",
                  "title": "Figure 186. ADCy_AWDx_OUT signal generation (on all injected channels)",
                  "slug": "figure-186-adcy-awdx-out-signal-generation-on-all-injected-channels",
                  "level": 4,
                  "start_page": 1009,
                  "end_page": 1009,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.30 Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) > Figure 186. ADCy_AWDx_OUT signal generation (on all injected channels)",
                  "file": "10_sections/2bb8d00fae09__figure-186-adcy-awdx-out-signal-generation-on-all-injected-channels.md",
                  "children": []
                }
              ]
            },
            {
              "id": "da033d034009",
              "title": "26.4.31 Oversampler",
              "slug": "26-4-31-oversampler",
              "level": 3,
              "start_page": 1009,
              "end_page": 1014,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.31 Oversampler",
              "file": "10_sections/da033d034009__26-4-31-oversampler.md",
              "children": [
                {
                  "id": "031d05da0b8f",
                  "title": "Figure 187. 16-bit result oversampling with 10-bits right shift and rouding",
                  "slug": "figure-187-16-bit-result-oversampling-with-10-bits-right-shift-and-rouding",
                  "level": 4,
                  "start_page": 1010,
                  "end_page": 1010,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.31 Oversampler > Figure 187. 16-bit result oversampling with 10-bits right shift and rouding",
                  "file": "10_sections/031d05da0b8f__figure-187-16-bit-result-oversampling-with-10-bits-right-shift-and-rouding.md",
                  "children": []
                },
                {
                  "id": "0ba136c8935b",
                  "title": "Figure 188. Triggered regular oversampling mode (TROVS bit = 1)",
                  "slug": "figure-188-triggered-regular-oversampling-mode-trovs-bit-1",
                  "level": 4,
                  "start_page": 1011,
                  "end_page": 1011,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.31 Oversampler > Figure 188. Triggered regular oversampling mode (TROVS bit = 1)",
                  "file": "10_sections/0ba136c8935b__figure-188-triggered-regular-oversampling-mode-trovs-bit-1.md",
                  "children": []
                },
                {
                  "id": "1b694de2579e",
                  "title": "Figure 189. Regular oversampling modes (4x ratio)",
                  "slug": "figure-189-regular-oversampling-modes-4x-ratio",
                  "level": 4,
                  "start_page": 1012,
                  "end_page": 1012,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.31 Oversampler > Figure 189. Regular oversampling modes (4x ratio)",
                  "file": "10_sections/1b694de2579e__figure-189-regular-oversampling-modes-4x-ratio.md",
                  "children": []
                },
                {
                  "id": "833937720c29",
                  "title": "Figure 190. Regular and injected oversampling modes used simultaneously",
                  "slug": "figure-190-regular-and-injected-oversampling-modes-used-simultaneously",
                  "level": 4,
                  "start_page": 1013,
                  "end_page": 1013,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.31 Oversampler > Figure 190. Regular and injected oversampling modes used simultaneously",
                  "file": "10_sections/833937720c29__figure-190-regular-and-injected-oversampling-modes-used-simultaneously.md",
                  "children": []
                },
                {
                  "id": "4d891d9c0b1f",
                  "title": "Figure 191. Triggered regular oversampling with injection",
                  "slug": "figure-191-triggered-regular-oversampling-with-injection",
                  "level": 4,
                  "start_page": 1013,
                  "end_page": 1013,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.31 Oversampler > Figure 191. Triggered regular oversampling with injection",
                  "file": "10_sections/4d891d9c0b1f__figure-191-triggered-regular-oversampling-with-injection.md",
                  "children": []
                },
                {
                  "id": "6cd6d8920806",
                  "title": "Figure 192. Oversampling in auto-injected mode",
                  "slug": "figure-192-oversampling-in-auto-injected-mode",
                  "level": 4,
                  "start_page": 1014,
                  "end_page": 1014,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.31 Oversampler > Figure 192. Oversampling in auto-injected mode",
                  "file": "10_sections/6cd6d8920806__figure-192-oversampling-in-auto-injected-mode.md",
                  "children": []
                },
                {
                  "id": "3f7fc228e79a",
                  "title": "Table 222. Oversampler operating modes summary",
                  "slug": "table-222-oversampler-operating-modes-summary",
                  "level": 4,
                  "start_page": 1014,
                  "end_page": 1014,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.31 Oversampler > Table 222. Oversampler operating modes summary",
                  "file": "10_sections/3f7fc228e79a__table-222-oversampler-operating-modes-summary.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7488bceeaacd",
              "title": "26.4.32 Dual ADC modes",
              "slug": "26-4-32-dual-adc-modes",
              "level": 3,
              "start_page": 1015,
              "end_page": 1028,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes",
              "file": "10_sections/7488bceeaacd__26-4-32-dual-adc-modes.md",
              "children": [
                {
                  "id": "2e734396fef9",
                  "title": "Figure 193. Dual ADC block diagram(1)",
                  "slug": "figure-193-dual-adc-block-diagram-1",
                  "level": 4,
                  "start_page": 1016,
                  "end_page": 1016,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 193. Dual ADC block diagram(1)",
                  "file": "10_sections/2e734396fef9__figure-193-dual-adc-block-diagram-1.md",
                  "children": []
                },
                {
                  "id": "31d79b2c3c2f",
                  "title": "Figure 194. Injected simultaneous mode on 4 channels: dual ADC mode",
                  "slug": "figure-194-injected-simultaneous-mode-on-4-channels-dual-adc-mode",
                  "level": 4,
                  "start_page": 1017,
                  "end_page": 1018,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 194. Injected simultaneous mode on 4 channels: dual ADC mode",
                  "file": "10_sections/31d79b2c3c2f__figure-194-injected-simultaneous-mode-on-4-channels-dual-adc-mode.md",
                  "children": []
                },
                {
                  "id": "775a3e6a8da7",
                  "title": "Figure 195. Regular simultaneous mode on 16 channels: dual ADC mode",
                  "slug": "figure-195-regular-simultaneous-mode-on-16-channels-dual-adc-mode",
                  "level": 4,
                  "start_page": 1019,
                  "end_page": 1019,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 195. Regular simultaneous mode on 16 channels: dual ADC mode",
                  "file": "10_sections/775a3e6a8da7__figure-195-regular-simultaneous-mode-on-16-channels-dual-adc-mode.md",
                  "children": []
                },
                {
                  "id": "5f3b6531a06a",
                  "title": "Figure 196. Interleaved mode on 1 channel in continuous conversion mode: dual ADC mode",
                  "slug": "figure-196-interleaved-mode-on-1-channel-in-continuous-conversion-mode-dual-adc-mode",
                  "level": 4,
                  "start_page": 1020,
                  "end_page": 1020,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 196. Interleaved mode on 1 channel in continuous conversion mode: dual ADC mode",
                  "file": "10_sections/5f3b6531a06a__figure-196-interleaved-mode-on-1-channel-in-continuous-conversion-mode-dual-adc-mode.md",
                  "children": []
                },
                {
                  "id": "e144db732fcf",
                  "title": "Figure 197. Interleaved mode on 1 channel in single conversion mode: dual ADC mode",
                  "slug": "figure-197-interleaved-mode-on-1-channel-in-single-conversion-mode-dual-adc-mode",
                  "level": 4,
                  "start_page": 1021,
                  "end_page": 1021,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 197. Interleaved mode on 1 channel in single conversion mode: dual ADC mode",
                  "file": "10_sections/e144db732fcf__figure-197-interleaved-mode-on-1-channel-in-single-conversion-mode-dual-adc-mode.md",
                  "children": []
                },
                {
                  "id": "2b25f7fd2f89",
                  "title": "Figure 198. Interleaved conversion with injection",
                  "slug": "figure-198-interleaved-conversion-with-injection",
                  "level": 4,
                  "start_page": 1021,
                  "end_page": 1021,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 198. Interleaved conversion with injection",
                  "file": "10_sections/2b25f7fd2f89__figure-198-interleaved-conversion-with-injection.md",
                  "children": []
                },
                {
                  "id": "1a1ce952f18c",
                  "title": "Figure 199. Alternate trigger: injected group of each ADC",
                  "slug": "figure-199-alternate-trigger-injected-group-of-each-adc",
                  "level": 4,
                  "start_page": 1022,
                  "end_page": 1022,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 199. Alternate trigger: injected group of each ADC",
                  "file": "10_sections/1a1ce952f18c__figure-199-alternate-trigger-injected-group-of-each-adc.md",
                  "children": []
                },
                {
                  "id": "c8cdea65a515",
                  "title": "Figure 200. Alternate trigger: 4 injected channels (each ADC) in discontinuous mode",
                  "slug": "figure-200-alternate-trigger-4-injected-channels-each-adc-in-discontinuous-mode",
                  "level": 4,
                  "start_page": 1023,
                  "end_page": 1023,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 200. Alternate trigger: 4 injected channels (each ADC) in discontinuous mode",
                  "file": "10_sections/c8cdea65a515__figure-200-alternate-trigger-4-injected-channels-each-adc-in-discontinuous-mode.md",
                  "children": []
                },
                {
                  "id": "681dd1274c40",
                  "title": "Figure 201. Alternate + regular simultaneous",
                  "slug": "figure-201-alternate-regular-simultaneous",
                  "level": 4,
                  "start_page": 1024,
                  "end_page": 1024,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 201. Alternate + regular simultaneous",
                  "file": "10_sections/681dd1274c40__figure-201-alternate-regular-simultaneous.md",
                  "children": []
                },
                {
                  "id": "2970f204cc77",
                  "title": "Figure 202. Case of trigger occurring during injected conversion",
                  "slug": "figure-202-case-of-trigger-occurring-during-injected-conversion",
                  "level": 4,
                  "start_page": 1024,
                  "end_page": 1024,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 202. Case of trigger occurring during injected conversion",
                  "file": "10_sections/2970f204cc77__figure-202-case-of-trigger-occurring-during-injected-conversion.md",
                  "children": []
                },
                {
                  "id": "c6bca760a02b",
                  "title": "Figure 203. Interleaved single channel CH0 with injected sequence CH11, CH12",
                  "slug": "figure-203-interleaved-single-channel-ch0-with-injected-sequence-ch11-ch12",
                  "level": 4,
                  "start_page": 1025,
                  "end_page": 1025,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 203. Interleaved single channel CH0 with injected sequence CH11, CH12",
                  "file": "10_sections/c6bca760a02b__figure-203-interleaved-single-channel-ch0-with-injected-sequence-ch11-ch12.md",
                  "children": []
                },
                {
                  "id": "7e12dfeb8762",
                  "title": "Figure 204. Two Interleaved channels (CH1, CH2) with injected sequence CH11, CH12 - case 1: Master interrupted first",
                  "slug": "figure-204-two-interleaved-channels-ch1-ch2-with-injected-sequence-ch11-ch12-case-1-master-interrupted-first",
                  "level": 4,
                  "start_page": 1025,
                  "end_page": 1025,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 204. Two Interleaved channels (CH1, CH2) with injected sequence CH11, CH12 - case 1: Master interrupted first",
                  "file": "10_sections/7e12dfeb8762__figure-204-two-interleaved-channels-ch1-ch2-with-injected-sequence-ch11-ch12-case-1-master-interrupted-first.md",
                  "children": []
                },
                {
                  "id": "358077b12ff8",
                  "title": "Figure 205. Two Interleaved channels (CH1, CH2) with injected sequence CH11, CH12 - case 2: Slave interrupted first",
                  "slug": "figure-205-two-interleaved-channels-ch1-ch2-with-injected-sequence-ch11-ch12-case-2-slave-interrupted-first",
                  "level": 4,
                  "start_page": 1025,
                  "end_page": 1025,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 205. Two Interleaved channels (CH1, CH2) with injected sequence CH11, CH12 - case 2: Slave interrupted first",
                  "file": "10_sections/358077b12ff8__figure-205-two-interleaved-channels-ch1-ch2-with-injected-sequence-ch11-ch12-case-2-slave-interrupted-first.md",
                  "children": []
                },
                {
                  "id": "f3c0a8ecb807",
                  "title": "Figure 206. DMA Requests in regular simultaneous mode when DAMDF=0b00",
                  "slug": "figure-206-dma-requests-in-regular-simultaneous-mode-when-damdf-0b00",
                  "level": 4,
                  "start_page": 1026,
                  "end_page": 1026,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 206. DMA Requests in regular simultaneous mode when DAMDF=0b00",
                  "file": "10_sections/f3c0a8ecb807__figure-206-dma-requests-in-regular-simultaneous-mode-when-damdf-0b00.md",
                  "children": []
                },
                {
                  "id": "c4a2057e08a7",
                  "title": "Figure 207. DMA requests in regular simultaneous mode when DAMDF=0b10",
                  "slug": "figure-207-dma-requests-in-regular-simultaneous-mode-when-damdf-0b10",
                  "level": 4,
                  "start_page": 1027,
                  "end_page": 1028,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 207. DMA requests in regular simultaneous mode when DAMDF=0b10",
                  "file": "10_sections/c4a2057e08a7__figure-207-dma-requests-in-regular-simultaneous-mode-when-damdf-0b10.md",
                  "children": []
                },
                {
                  "id": "2e26a7603e5d",
                  "title": "Figure 208. DMA requests in interleaved mode when DAMDF=0b10",
                  "slug": "figure-208-dma-requests-in-interleaved-mode-when-damdf-0b10",
                  "level": 4,
                  "start_page": 1027,
                  "end_page": 1028,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.32 Dual ADC modes > Figure 208. DMA requests in interleaved mode when DAMDF=0b10",
                  "file": "10_sections/2e26a7603e5d__figure-208-dma-requests-in-interleaved-mode-when-damdf-0b10.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6360f39a22df",
              "title": "26.4.33 Temperature sensor",
              "slug": "26-4-33-temperature-sensor",
              "level": 3,
              "start_page": 1029,
              "end_page": 1029,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.33 Temperature sensor",
              "file": "10_sections/6360f39a22df__26-4-33-temperature-sensor.md",
              "children": [
                {
                  "id": "50d9cf7bf84e",
                  "title": "Figure 209. Temperature sensor channel block diagram",
                  "slug": "figure-209-temperature-sensor-channel-block-diagram",
                  "level": 4,
                  "start_page": 1029,
                  "end_page": 1029,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.33 Temperature sensor > Figure 209. Temperature sensor channel block diagram",
                  "file": "10_sections/50d9cf7bf84e__figure-209-temperature-sensor-channel-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "de4b1143e1b2",
              "title": "26.4.34 VBAT supply monitoring",
              "slug": "26-4-34-vbat-supply-monitoring",
              "level": 3,
              "start_page": 1030,
              "end_page": 1030,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.34 VBAT supply monitoring",
              "file": "10_sections/de4b1143e1b2__26-4-34-vbat-supply-monitoring.md",
              "children": [
                {
                  "id": "772629f9e5da",
                  "title": "Figure 210. VBAT channel block diagram",
                  "slug": "figure-210-vbat-channel-block-diagram",
                  "level": 4,
                  "start_page": 1031,
                  "end_page": 1032,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.34 VBAT supply monitoring > Figure 210. VBAT channel block diagram",
                  "file": "10_sections/772629f9e5da__figure-210-vbat-channel-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6fcf081ad8e5",
              "title": "26.4.35 Monitoring the internal voltage reference",
              "slug": "26-4-35-monitoring-the-internal-voltage-reference",
              "level": 3,
              "start_page": 1031,
              "end_page": 1032,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.35 Monitoring the internal voltage reference",
              "file": "10_sections/6fcf081ad8e5__26-4-35-monitoring-the-internal-voltage-reference.md",
              "children": [
                {
                  "id": "490e721f5ca3",
                  "title": "Figure 211. VREFINT channel block diagram",
                  "slug": "figure-211-vrefint-channel-block-diagram",
                  "level": 4,
                  "start_page": 1031,
                  "end_page": 1032,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.4 ADC functional description > 26.4.35 Monitoring the internal voltage reference > Figure 211. VREFINT channel block diagram",
                  "file": "10_sections/490e721f5ca3__figure-211-vrefint-channel-block-diagram.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "6e7797324f68",
          "title": "26.5 ADC interrupts",
          "slug": "26-5-adc-interrupts",
          "level": 2,
          "start_page": 1033,
          "end_page": 1033,
          "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.5 ADC interrupts",
          "file": "10_sections/6e7797324f68__26-5-adc-interrupts.md",
          "children": [
            {
              "id": "5180ae145392",
              "title": "Table 223. ADC interrupts per each ADC",
              "slug": "table-223-adc-interrupts-per-each-adc",
              "level": 3,
              "start_page": 1033,
              "end_page": 1033,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.5 ADC interrupts > Table 223. ADC interrupts per each ADC",
              "file": "10_sections/5180ae145392__table-223-adc-interrupts-per-each-adc.md",
              "children": []
            }
          ]
        },
        {
          "id": "8afd40d20796",
          "title": "26.6 ADC registers (for each ADC)",
          "slug": "26-6-adc-registers-for-each-adc",
          "level": 2,
          "start_page": 1034,
          "end_page": 1066,
          "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC)",
          "file": "10_sections/8afd40d20796__26-6-adc-registers-for-each-adc.md",
          "children": [
            {
              "id": "328662ee9c2f",
              "title": "26.6.1 ADC interrupt and status register (ADC_ISR)",
              "slug": "26-6-1-adc-interrupt-and-status-register-adc-isr",
              "level": 3,
              "start_page": 1034,
              "end_page": 1036,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.1 ADC interrupt and status register (ADC_ISR)",
              "file": "10_sections/328662ee9c2f__26-6-1-adc-interrupt-and-status-register-adc-isr.md",
              "children": []
            },
            {
              "id": "c9e6713bf000",
              "title": "26.6.2 ADC interrupt enable register (ADC_IER)",
              "slug": "26-6-2-adc-interrupt-enable-register-adc-ier",
              "level": 3,
              "start_page": 1037,
              "end_page": 1038,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.2 ADC interrupt enable register (ADC_IER)",
              "file": "10_sections/c9e6713bf000__26-6-2-adc-interrupt-enable-register-adc-ier.md",
              "children": []
            },
            {
              "id": "94c9f3dfb194",
              "title": "26.6.3 ADC control register (ADC_CR)",
              "slug": "26-6-3-adc-control-register-adc-cr",
              "level": 3,
              "start_page": 1039,
              "end_page": 1043,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.3 ADC control register (ADC_CR)",
              "file": "10_sections/94c9f3dfb194__26-6-3-adc-control-register-adc-cr.md",
              "children": []
            },
            {
              "id": "dd49ada869f3",
              "title": "26.6.4 ADC configuration register (ADC_CFGR)",
              "slug": "26-6-4-adc-configuration-register-adc-cfgr",
              "level": 3,
              "start_page": 1044,
              "end_page": 1047,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.4 ADC configuration register (ADC_CFGR)",
              "file": "10_sections/dd49ada869f3__26-6-4-adc-configuration-register-adc-cfgr.md",
              "children": []
            },
            {
              "id": "1640cfd1d885",
              "title": "26.6.5 ADC configuration register 2 (ADC_CFGR2)",
              "slug": "26-6-5-adc-configuration-register-2-adc-cfgr2",
              "level": 3,
              "start_page": 1048,
              "end_page": 1049,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.5 ADC configuration register 2 (ADC_CFGR2)",
              "file": "10_sections/1640cfd1d885__26-6-5-adc-configuration-register-2-adc-cfgr2.md",
              "children": []
            },
            {
              "id": "1e3e7ab8c599",
              "title": "26.6.6 ADC sample time register 1 (ADC_SMPR1)",
              "slug": "26-6-6-adc-sample-time-register-1-adc-smpr1",
              "level": 3,
              "start_page": 1050,
              "end_page": 1050,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.6 ADC sample time register 1 (ADC_SMPR1)",
              "file": "10_sections/1e3e7ab8c599__26-6-6-adc-sample-time-register-1-adc-smpr1.md",
              "children": []
            },
            {
              "id": "557c910c2bb2",
              "title": "26.6.7 ADC sample time register 2 (ADC_SMPR2)",
              "slug": "26-6-7-adc-sample-time-register-2-adc-smpr2",
              "level": 3,
              "start_page": 1051,
              "end_page": 1051,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.7 ADC sample time register 2 (ADC_SMPR2)",
              "file": "10_sections/557c910c2bb2__26-6-7-adc-sample-time-register-2-adc-smpr2.md",
              "children": []
            },
            {
              "id": "4273b746a87c",
              "title": "26.6.8 ADC channel preselection register (ADC_PCSEL)",
              "slug": "26-6-8-adc-channel-preselection-register-adc-pcsel",
              "level": 3,
              "start_page": 1052,
              "end_page": 1052,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.8 ADC channel preselection register (ADC_PCSEL)",
              "file": "10_sections/4273b746a87c__26-6-8-adc-channel-preselection-register-adc-pcsel.md",
              "children": []
            },
            {
              "id": "f4ca26af41cb",
              "title": "26.6.9 ADC watchdog threshold register 1 (ADC_LTR1)",
              "slug": "26-6-9-adc-watchdog-threshold-register-1-adc-ltr1",
              "level": 3,
              "start_page": 1052,
              "end_page": 1052,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.9 ADC watchdog threshold register 1 (ADC_LTR1)",
              "file": "10_sections/f4ca26af41cb__26-6-9-adc-watchdog-threshold-register-1-adc-ltr1.md",
              "children": []
            },
            {
              "id": "5773eda1d2b6",
              "title": "26.6.10 ADC watchdog threshold register 1 (ADC_HTR1)",
              "slug": "26-6-10-adc-watchdog-threshold-register-1-adc-htr1",
              "level": 3,
              "start_page": 1053,
              "end_page": 1053,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.10 ADC watchdog threshold register 1 (ADC_HTR1)",
              "file": "10_sections/5773eda1d2b6__26-6-10-adc-watchdog-threshold-register-1-adc-htr1.md",
              "children": []
            },
            {
              "id": "06885af5d168",
              "title": "26.6.11 ADC regular sequence register 1 (ADC_SQR1)",
              "slug": "26-6-11-adc-regular-sequence-register-1-adc-sqr1",
              "level": 3,
              "start_page": 1054,
              "end_page": 1054,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.11 ADC regular sequence register 1 (ADC_SQR1)",
              "file": "10_sections/06885af5d168__26-6-11-adc-regular-sequence-register-1-adc-sqr1.md",
              "children": []
            },
            {
              "id": "35e9bfbca072",
              "title": "26.6.12 ADC regular sequence register 2 (ADC_SQR2)",
              "slug": "26-6-12-adc-regular-sequence-register-2-adc-sqr2",
              "level": 3,
              "start_page": 1055,
              "end_page": 1055,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.12 ADC regular sequence register 2 (ADC_SQR2)",
              "file": "10_sections/35e9bfbca072__26-6-12-adc-regular-sequence-register-2-adc-sqr2.md",
              "children": []
            },
            {
              "id": "1708349ad07a",
              "title": "26.6.13 ADC regular sequence register 3 (ADC_SQR3)",
              "slug": "26-6-13-adc-regular-sequence-register-3-adc-sqr3",
              "level": 3,
              "start_page": 1056,
              "end_page": 1056,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.13 ADC regular sequence register 3 (ADC_SQR3)",
              "file": "10_sections/1708349ad07a__26-6-13-adc-regular-sequence-register-3-adc-sqr3.md",
              "children": []
            },
            {
              "id": "24cd8d2ed801",
              "title": "26.6.14 ADC regular sequence register 4 (ADC_SQR4)",
              "slug": "26-6-14-adc-regular-sequence-register-4-adc-sqr4",
              "level": 3,
              "start_page": 1057,
              "end_page": 1057,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.14 ADC regular sequence register 4 (ADC_SQR4)",
              "file": "10_sections/24cd8d2ed801__26-6-14-adc-regular-sequence-register-4-adc-sqr4.md",
              "children": []
            },
            {
              "id": "17c1c89b04d4",
              "title": "26.6.15 ADC regular Data Register (ADC_DR)",
              "slug": "26-6-15-adc-regular-data-register-adc-dr",
              "level": 3,
              "start_page": 1058,
              "end_page": 1058,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.15 ADC regular Data Register (ADC_DR)",
              "file": "10_sections/17c1c89b04d4__26-6-15-adc-regular-data-register-adc-dr.md",
              "children": []
            },
            {
              "id": "c42273171d05",
              "title": "26.6.16 ADC injected sequence register (ADC_JSQR)",
              "slug": "26-6-16-adc-injected-sequence-register-adc-jsqr",
              "level": 3,
              "start_page": 1059,
              "end_page": 1060,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.16 ADC injected sequence register (ADC_JSQR)",
              "file": "10_sections/c42273171d05__26-6-16-adc-injected-sequence-register-adc-jsqr.md",
              "children": []
            },
            {
              "id": "19cbc6ae6510",
              "title": "26.6.17 ADC injected channel y offset register (ADC_OFRy)",
              "slug": "26-6-17-adc-injected-channel-y-offset-register-adc-ofry",
              "level": 3,
              "start_page": 1061,
              "end_page": 1061,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.17 ADC injected channel y offset register (ADC_OFRy)",
              "file": "10_sections/19cbc6ae6510__26-6-17-adc-injected-channel-y-offset-register-adc-ofry.md",
              "children": []
            },
            {
              "id": "4e70f3f6fa61",
              "title": "26.6.18 ADC injected channel y data register (ADC_JDRy)",
              "slug": "26-6-18-adc-injected-channel-y-data-register-adc-jdry",
              "level": 3,
              "start_page": 1062,
              "end_page": 1062,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.18 ADC injected channel y data register (ADC_JDRy)",
              "file": "10_sections/4e70f3f6fa61__26-6-18-adc-injected-channel-y-data-register-adc-jdry.md",
              "children": []
            },
            {
              "id": "1573e53d846b",
              "title": "26.6.19 ADC analog watchdog 2 configuration register (ADC_AWD2CR)",
              "slug": "26-6-19-adc-analog-watchdog-2-configuration-register-adc-awd2cr",
              "level": 3,
              "start_page": 1062,
              "end_page": 1062,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.19 ADC analog watchdog 2 configuration register (ADC_AWD2CR)",
              "file": "10_sections/1573e53d846b__26-6-19-adc-analog-watchdog-2-configuration-register-adc-awd2cr.md",
              "children": []
            },
            {
              "id": "73be6f799f41",
              "title": "26.6.20 ADC analog watchdog 3 configuration register (ADC_AWD3CR)",
              "slug": "26-6-20-adc-analog-watchdog-3-configuration-register-adc-awd3cr",
              "level": 3,
              "start_page": 1063,
              "end_page": 1063,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.20 ADC analog watchdog 3 configuration register (ADC_AWD3CR)",
              "file": "10_sections/73be6f799f41__26-6-20-adc-analog-watchdog-3-configuration-register-adc-awd3cr.md",
              "children": []
            },
            {
              "id": "71e7728603b6",
              "title": "26.6.21 ADC watchdog lower threshold register 2 (ADC_LTR2)",
              "slug": "26-6-21-adc-watchdog-lower-threshold-register-2-adc-ltr2",
              "level": 3,
              "start_page": 1063,
              "end_page": 1063,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.21 ADC watchdog lower threshold register 2 (ADC_LTR2)",
              "file": "10_sections/71e7728603b6__26-6-21-adc-watchdog-lower-threshold-register-2-adc-ltr2.md",
              "children": []
            },
            {
              "id": "150985135295",
              "title": "26.6.22 ADC watchdog higher threshold register 2 (ADC_HTR2)",
              "slug": "26-6-22-adc-watchdog-higher-threshold-register-2-adc-htr2",
              "level": 3,
              "start_page": 1064,
              "end_page": 1064,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.22 ADC watchdog higher threshold register 2 (ADC_HTR2)",
              "file": "10_sections/150985135295__26-6-22-adc-watchdog-higher-threshold-register-2-adc-htr2.md",
              "children": []
            },
            {
              "id": "9dae02847943",
              "title": "26.6.23 ADC watchdog lower threshold register 3 (ADC_LTR3)",
              "slug": "26-6-23-adc-watchdog-lower-threshold-register-3-adc-ltr3",
              "level": 3,
              "start_page": 1064,
              "end_page": 1064,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.23 ADC watchdog lower threshold register 3 (ADC_LTR3)",
              "file": "10_sections/9dae02847943__26-6-23-adc-watchdog-lower-threshold-register-3-adc-ltr3.md",
              "children": []
            },
            {
              "id": "ffcd15025194",
              "title": "26.6.24 ADC watchdog higher threshold register 3 (ADC_HTR3)",
              "slug": "26-6-24-adc-watchdog-higher-threshold-register-3-adc-htr3",
              "level": 3,
              "start_page": 1065,
              "end_page": 1065,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.24 ADC watchdog higher threshold register 3 (ADC_HTR3)",
              "file": "10_sections/ffcd15025194__26-6-24-adc-watchdog-higher-threshold-register-3-adc-htr3.md",
              "children": []
            },
            {
              "id": "8096fdc1306f",
              "title": "26.6.25 ADC differential mode selection register (ADC_DIFSEL)",
              "slug": "26-6-25-adc-differential-mode-selection-register-adc-difsel",
              "level": 3,
              "start_page": 1065,
              "end_page": 1065,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.25 ADC differential mode selection register (ADC_DIFSEL)",
              "file": "10_sections/8096fdc1306f__26-6-25-adc-differential-mode-selection-register-adc-difsel.md",
              "children": []
            },
            {
              "id": "f941fbb89515",
              "title": "26.6.26 ADC calibration factors register (ADC_CALFACT)",
              "slug": "26-6-26-adc-calibration-factors-register-adc-calfact",
              "level": 3,
              "start_page": 1066,
              "end_page": 1066,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.26 ADC calibration factors register (ADC_CALFACT)",
              "file": "10_sections/f941fbb89515__26-6-26-adc-calibration-factors-register-adc-calfact.md",
              "children": []
            },
            {
              "id": "0eb525093147",
              "title": "26.6.27 ADC calibration factor register 2 (ADC_CALFACT2)",
              "slug": "26-6-27-adc-calibration-factor-register-2-adc-calfact2",
              "level": 3,
              "start_page": 1066,
              "end_page": 1066,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.6 ADC registers (for each ADC) > 26.6.27 ADC calibration factor register 2 (ADC_CALFACT2)",
              "file": "10_sections/0eb525093147__26-6-27-adc-calibration-factor-register-2-adc-calfact2.md",
              "children": []
            }
          ]
        },
        {
          "id": "6d324e52f96d",
          "title": "26.7 ADC common registers",
          "slug": "26-7-adc-common-registers",
          "level": 2,
          "start_page": 1067,
          "end_page": 1072,
          "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.7 ADC common registers",
          "file": "10_sections/6d324e52f96d__26-7-adc-common-registers.md",
          "children": [
            {
              "id": "4e7e9d0d68ee",
              "title": "26.7.1 ADC x common status register (ADCx_CSR) (x=1/2 or 3)",
              "slug": "26-7-1-adc-x-common-status-register-adcx-csr-x-1-2-or-3",
              "level": 3,
              "start_page": 1067,
              "end_page": 1068,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.7 ADC common registers > 26.7.1 ADC x common status register (ADCx_CSR) (x=1/2 or 3)",
              "file": "10_sections/4e7e9d0d68ee__26-7-1-adc-x-common-status-register-adcx-csr-x-1-2-or-3.md",
              "children": []
            },
            {
              "id": "f0d80734abd3",
              "title": "26.7.2 ADC x common control register (ADCx_CCR) (x=1/2 or 3)",
              "slug": "26-7-2-adc-x-common-control-register-adcx-ccr-x-1-2-or-3",
              "level": 3,
              "start_page": 1069,
              "end_page": 1071,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.7 ADC common registers > 26.7.2 ADC x common control register (ADCx_CCR) (x=1/2 or 3)",
              "file": "10_sections/f0d80734abd3__26-7-2-adc-x-common-control-register-adcx-ccr-x-1-2-or-3.md",
              "children": [
                {
                  "id": "7b05103a298e",
                  "title": "Table 224. DELAY bits versus ADC resolution",
                  "slug": "table-224-delay-bits-versus-adc-resolution",
                  "level": 4,
                  "start_page": 1071,
                  "end_page": 1071,
                  "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.7 ADC common registers > 26.7.2 ADC x common control register (ADCx_CCR) (x=1/2 or 3) > Table 224. DELAY bits versus ADC resolution",
                  "file": "10_sections/7b05103a298e__table-224-delay-bits-versus-adc-resolution.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c8315ab26071",
              "title": "26.7.3 ADC x common regular data register for dual mode (ADCx_CDR) (x=1/2 or 3)",
              "slug": "26-7-3-adc-x-common-regular-data-register-for-dual-mode-adcx-cdr-x-1-2-or-3",
              "level": 3,
              "start_page": 1072,
              "end_page": 1072,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.7 ADC common registers > 26.7.3 ADC x common regular data register for dual mode (ADCx_CDR) (x=1/2 or 3)",
              "file": "10_sections/c8315ab26071__26-7-3-adc-x-common-regular-data-register-for-dual-mode-adcx-cdr-x-1-2-or-3.md",
              "children": []
            },
            {
              "id": "762916dfd6bc",
              "title": "26.7.4 ADC x common regular data register for 32-bit dual mode (ADCx_CDR2) (x=1/2 or 3)",
              "slug": "26-7-4-adc-x-common-regular-data-register-for-32-bit-dual-mode-adcx-cdr2-x-1-2-or-3",
              "level": 3,
              "start_page": 1072,
              "end_page": 1072,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.7 ADC common registers > 26.7.4 ADC x common regular data register for 32-bit dual mode (ADCx_CDR2) (x=1/2 or 3)",
              "file": "10_sections/762916dfd6bc__26-7-4-adc-x-common-regular-data-register-for-32-bit-dual-mode-adcx-cdr2-x-1-2-or-3.md",
              "children": []
            }
          ]
        },
        {
          "id": "72c1f67721aa",
          "title": "26.8 ADC register map",
          "slug": "26-8-adc-register-map",
          "level": 2,
          "start_page": 1073,
          "end_page": 1076,
          "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.8 ADC register map",
          "file": "10_sections/72c1f67721aa__26-8-adc-register-map.md",
          "children": [
            {
              "id": "2e7250d7ec3a",
              "title": "Table 225. ADC global register map",
              "slug": "table-225-adc-global-register-map",
              "level": 3,
              "start_page": 1073,
              "end_page": 1075,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.8 ADC register map > Table 225. ADC global register map",
              "file": "10_sections/2e7250d7ec3a__table-225-adc-global-register-map.md",
              "children": []
            },
            {
              "id": "fe52e8a450b3",
              "title": "Table 226. ADC register map and reset values for each ADC (offset=0x000 for master ADC, 0x100 for slave ADC)",
              "slug": "table-226-adc-register-map-and-reset-values-for-each-adc-offset-0x000-for-master-adc-0x100-for-slave-adc",
              "level": 3,
              "start_page": 1073,
              "end_page": 1075,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.8 ADC register map > Table 226. ADC register map and reset values for each ADC (offset=0x000 for master ADC, 0x100 for slave ADC)",
              "file": "10_sections/fe52e8a450b3__table-226-adc-register-map-and-reset-values-for-each-adc-offset-0x000-for-master-adc-0x100-for-slave-adc.md",
              "children": []
            },
            {
              "id": "61a539992456",
              "title": "Table 227. ADC register map and reset values (master and slave ADC common registers) offset =0x300)",
              "slug": "table-227-adc-register-map-and-reset-values-master-and-slave-adc-common-registers-offset-0x300",
              "level": 3,
              "start_page": 1076,
              "end_page": 1076,
              "breadcrumb": "26 Analog-to-digital converters (ADC) > 26.8 ADC register map > Table 227. ADC register map and reset values (master and slave ADC common registers) offset =0x300)",
              "file": "10_sections/61a539992456__table-227-adc-register-map-and-reset-values-master-and-slave-adc-common-registers-offset-0x300.md",
              "children": []
            }
          ]
        }
      ]
    },
    {
      "id": "44c9234ec298",
      "title": "27 Digital-to-analog converter (DAC)",
      "slug": "27-digital-to-analog-converter-dac",
      "level": 1,
      "start_page": 1077,
      "end_page": 1113,
      "breadcrumb": "27 Digital-to-analog converter (DAC)",
      "file": "10_sections/44c9234ec298__27-digital-to-analog-converter-dac.md",
      "children": [
        {
          "id": "124c21dafe3c",
          "title": "27.1 Introduction",
          "slug": "27-1-introduction",
          "level": 2,
          "start_page": 1077,
          "end_page": 1077,
          "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.1 Introduction",
          "file": "10_sections/124c21dafe3c__27-1-introduction.md",
          "children": []
        },
        {
          "id": "909fa13bb9fe",
          "title": "27.2 DAC main features",
          "slug": "27-2-dac-main-features",
          "level": 2,
          "start_page": 1077,
          "end_page": 1077,
          "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.2 DAC main features",
          "file": "10_sections/909fa13bb9fe__27-2-dac-main-features.md",
          "children": []
        },
        {
          "id": "9de3233eba50",
          "title": "27.3 DAC implementation",
          "slug": "27-3-dac-implementation",
          "level": 2,
          "start_page": 1078,
          "end_page": 1078,
          "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.3 DAC implementation",
          "file": "10_sections/9de3233eba50__27-3-dac-implementation.md",
          "children": [
            {
              "id": "202b5fb47dcc",
              "title": "Table 228. DAC features",
              "slug": "table-228-dac-features",
              "level": 3,
              "start_page": 1078,
              "end_page": 1078,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.3 DAC implementation > Table 228. DAC features",
              "file": "10_sections/202b5fb47dcc__table-228-dac-features.md",
              "children": []
            }
          ]
        },
        {
          "id": "b7bc5c08e32a",
          "title": "27.4 DAC functional description",
          "slug": "27-4-dac-functional-description",
          "level": 2,
          "start_page": 1079,
          "end_page": 1094,
          "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description",
          "file": "10_sections/b7bc5c08e32a__27-4-dac-functional-description.md",
          "children": [
            {
              "id": "00899f8fd977",
              "title": "27.4.1 DAC block diagram",
              "slug": "27-4-1-dac-block-diagram",
              "level": 3,
              "start_page": 1079,
              "end_page": 1079,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.1 DAC block diagram",
              "file": "10_sections/00899f8fd977__27-4-1-dac-block-diagram.md",
              "children": [
                {
                  "id": "8b8505632030",
                  "title": "Figure 212. Dual-channel DAC block diagram",
                  "slug": "figure-212-dual-channel-dac-block-diagram",
                  "level": 4,
                  "start_page": 1079,
                  "end_page": 1079,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.1 DAC block diagram > Figure 212. Dual-channel DAC block diagram",
                  "file": "10_sections/8b8505632030__figure-212-dual-channel-dac-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2df6aa05ae66",
              "title": "27.4.2 DAC pins and internal signals",
              "slug": "27-4-2-dac-pins-and-internal-signals",
              "level": 3,
              "start_page": 1080,
              "end_page": 1080,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.2 DAC pins and internal signals",
              "file": "10_sections/2df6aa05ae66__27-4-2-dac-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "28ed6d390e76",
                  "title": "Table 229. DAC input/output pins",
                  "slug": "table-229-dac-input-output-pins",
                  "level": 4,
                  "start_page": 1080,
                  "end_page": 1080,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.2 DAC pins and internal signals > Table 229. DAC input/output pins",
                  "file": "10_sections/28ed6d390e76__table-229-dac-input-output-pins.md",
                  "children": []
                },
                {
                  "id": "994d7ed276f7",
                  "title": "Table 230. DAC internal input/output signals",
                  "slug": "table-230-dac-internal-input-output-signals",
                  "level": 4,
                  "start_page": 1080,
                  "end_page": 1080,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.2 DAC pins and internal signals > Table 230. DAC internal input/output signals",
                  "file": "10_sections/994d7ed276f7__table-230-dac-internal-input-output-signals.md",
                  "children": []
                },
                {
                  "id": "5b222e309de1",
                  "title": "Table 231. DAC interconnection",
                  "slug": "table-231-dac-interconnection",
                  "level": 4,
                  "start_page": 1081,
                  "end_page": 1081,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.2 DAC pins and internal signals > Table 231. DAC interconnection",
                  "file": "10_sections/5b222e309de1__table-231-dac-interconnection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3805274ea262",
              "title": "27.4.3 DAC channel enable",
              "slug": "27-4-3-dac-channel-enable",
              "level": 3,
              "start_page": 1081,
              "end_page": 1082,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.3 DAC channel enable",
              "file": "10_sections/3805274ea262__27-4-3-dac-channel-enable.md",
              "children": []
            },
            {
              "id": "c45770874e1c",
              "title": "27.4.4 DAC data format",
              "slug": "27-4-4-dac-data-format",
              "level": 3,
              "start_page": 1081,
              "end_page": 1082,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.4 DAC data format",
              "file": "10_sections/c45770874e1c__27-4-4-dac-data-format.md",
              "children": [
                {
                  "id": "6969d772fd49",
                  "title": "Figure 213. Data registers in single DAC channel mode",
                  "slug": "figure-213-data-registers-in-single-dac-channel-mode",
                  "level": 4,
                  "start_page": 1082,
                  "end_page": 1082,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.4 DAC data format > Figure 213. Data registers in single DAC channel mode",
                  "file": "10_sections/6969d772fd49__figure-213-data-registers-in-single-dac-channel-mode.md",
                  "children": []
                },
                {
                  "id": "4a181f905da2",
                  "title": "Figure 214. Data registers in dual DAC channel mode",
                  "slug": "figure-214-data-registers-in-dual-dac-channel-mode",
                  "level": 4,
                  "start_page": 1082,
                  "end_page": 1082,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.4 DAC data format > Figure 214. Data registers in dual DAC channel mode",
                  "file": "10_sections/4a181f905da2__figure-214-data-registers-in-dual-dac-channel-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "17fee7a0b9f3",
              "title": "27.4.5 DAC conversion",
              "slug": "27-4-5-dac-conversion",
              "level": 3,
              "start_page": 1083,
              "end_page": 1083,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.5 DAC conversion",
              "file": "10_sections/17fee7a0b9f3__27-4-5-dac-conversion.md",
              "children": [
                {
                  "id": "61859d3a9321",
                  "title": "Figure 215. Timing diagram for conversion with trigger disabled TEN = 0",
                  "slug": "figure-215-timing-diagram-for-conversion-with-trigger-disabled-ten-0",
                  "level": 4,
                  "start_page": 1083,
                  "end_page": 1083,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.5 DAC conversion > Figure 215. Timing diagram for conversion with trigger disabled TEN = 0",
                  "file": "10_sections/61859d3a9321__figure-215-timing-diagram-for-conversion-with-trigger-disabled-ten-0.md",
                  "children": []
                }
              ]
            },
            {
              "id": "63352205248c",
              "title": "27.4.6 DAC output voltage",
              "slug": "27-4-6-dac-output-voltage",
              "level": 3,
              "start_page": 1083,
              "end_page": 1083,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.6 DAC output voltage",
              "file": "10_sections/63352205248c__27-4-6-dac-output-voltage.md",
              "children": []
            },
            {
              "id": "6e380a25a416",
              "title": "27.4.7 DAC trigger selection",
              "slug": "27-4-7-dac-trigger-selection",
              "level": 3,
              "start_page": 1083,
              "end_page": 1083,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.7 DAC trigger selection",
              "file": "10_sections/6e380a25a416__27-4-7-dac-trigger-selection.md",
              "children": []
            },
            {
              "id": "7f04863ba768",
              "title": "27.4.8 DMA requests",
              "slug": "27-4-8-dma-requests",
              "level": 3,
              "start_page": 1084,
              "end_page": 1085,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.8 DMA requests",
              "file": "10_sections/7f04863ba768__27-4-8-dma-requests.md",
              "children": []
            },
            {
              "id": "bc22e7aa177e",
              "title": "27.4.9 Noise generation",
              "slug": "27-4-9-noise-generation",
              "level": 3,
              "start_page": 1084,
              "end_page": 1085,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.9 Noise generation",
              "file": "10_sections/bc22e7aa177e__27-4-9-noise-generation.md",
              "children": [
                {
                  "id": "1accd9f27094",
                  "title": "Figure 216. DAC LFSR register calculation algorithm",
                  "slug": "figure-216-dac-lfsr-register-calculation-algorithm",
                  "level": 4,
                  "start_page": 1085,
                  "end_page": 1085,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.9 Noise generation > Figure 216. DAC LFSR register calculation algorithm",
                  "file": "10_sections/1accd9f27094__figure-216-dac-lfsr-register-calculation-algorithm.md",
                  "children": []
                },
                {
                  "id": "0097c82326ec",
                  "title": "Figure 217. DAC conversion (SW trigger enabled) with LFSR wave generation",
                  "slug": "figure-217-dac-conversion-sw-trigger-enabled-with-lfsr-wave-generation",
                  "level": 4,
                  "start_page": 1085,
                  "end_page": 1085,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.9 Noise generation > Figure 217. DAC conversion (SW trigger enabled) with LFSR wave generation",
                  "file": "10_sections/0097c82326ec__figure-217-dac-conversion-sw-trigger-enabled-with-lfsr-wave-generation.md",
                  "children": []
                }
              ]
            },
            {
              "id": "04bda611d7fa",
              "title": "27.4.10 Triangle-wave generation",
              "slug": "27-4-10-triangle-wave-generation",
              "level": 3,
              "start_page": 1086,
              "end_page": 1086,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.10 Triangle-wave generation",
              "file": "10_sections/04bda611d7fa__27-4-10-triangle-wave-generation.md",
              "children": [
                {
                  "id": "f9d988e96ae3",
                  "title": "Figure 218. DAC triangle wave generation",
                  "slug": "figure-218-dac-triangle-wave-generation",
                  "level": 4,
                  "start_page": 1086,
                  "end_page": 1086,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.10 Triangle-wave generation > Figure 218. DAC triangle wave generation",
                  "file": "10_sections/f9d988e96ae3__figure-218-dac-triangle-wave-generation.md",
                  "children": []
                },
                {
                  "id": "46f2b1d0d766",
                  "title": "Figure 219. DAC conversion (SW trigger enabled) with triangle wave generation",
                  "slug": "figure-219-dac-conversion-sw-trigger-enabled-with-triangle-wave-generation",
                  "level": 4,
                  "start_page": 1086,
                  "end_page": 1086,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.10 Triangle-wave generation > Figure 219. DAC conversion (SW trigger enabled) with triangle wave generation",
                  "file": "10_sections/46f2b1d0d766__figure-219-dac-conversion-sw-trigger-enabled-with-triangle-wave-generation.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b68ec070e3a5",
              "title": "27.4.11 DAC channel modes",
              "slug": "27-4-11-dac-channel-modes",
              "level": 3,
              "start_page": 1087,
              "end_page": 1089,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.11 DAC channel modes",
              "file": "10_sections/b68ec070e3a5__27-4-11-dac-channel-modes.md",
              "children": [
                {
                  "id": "abb888401b4e",
                  "title": "Table 232. Sample and refresh timings",
                  "slug": "table-232-sample-and-refresh-timings",
                  "level": 4,
                  "start_page": 1088,
                  "end_page": 1088,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.11 DAC channel modes > Table 232. Sample and refresh timings",
                  "file": "10_sections/abb888401b4e__table-232-sample-and-refresh-timings.md",
                  "children": []
                },
                {
                  "id": "2f08c9116688",
                  "title": "Figure 220. DAC Sample and hold mode phase diagram",
                  "slug": "figure-220-dac-sample-and-hold-mode-phase-diagram",
                  "level": 4,
                  "start_page": 1089,
                  "end_page": 1089,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.11 DAC channel modes > Figure 220. DAC Sample and hold mode phase diagram",
                  "file": "10_sections/2f08c9116688__figure-220-dac-sample-and-hold-mode-phase-diagram.md",
                  "children": []
                },
                {
                  "id": "cac397f1e81d",
                  "title": "Table 233. Channel output modes summary",
                  "slug": "table-233-channel-output-modes-summary",
                  "level": 4,
                  "start_page": 1089,
                  "end_page": 1089,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.11 DAC channel modes > Table 233. Channel output modes summary",
                  "file": "10_sections/cac397f1e81d__table-233-channel-output-modes-summary.md",
                  "children": []
                }
              ]
            },
            {
              "id": "90c449acd117",
              "title": "27.4.12 DAC channel buffer calibration",
              "slug": "27-4-12-dac-channel-buffer-calibration",
              "level": 3,
              "start_page": 1090,
              "end_page": 1090,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.12 DAC channel buffer calibration",
              "file": "10_sections/90c449acd117__27-4-12-dac-channel-buffer-calibration.md",
              "children": []
            },
            {
              "id": "b292fca620a9",
              "title": "27.4.13 Dual DAC channel conversion modes (if dual channels are available)",
              "slug": "27-4-13-dual-dac-channel-conversion-modes-if-dual-channels-are-available",
              "level": 3,
              "start_page": 1091,
              "end_page": 1094,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.4 DAC functional description > 27.4.13 Dual DAC channel conversion modes (if dual channels are available)",
              "file": "10_sections/b292fca620a9__27-4-13-dual-dac-channel-conversion-modes-if-dual-channels-are-available.md",
              "children": []
            }
          ]
        },
        {
          "id": "f6aec876a10d",
          "title": "27.5 DAC in low-power modes",
          "slug": "27-5-dac-in-low-power-modes",
          "level": 2,
          "start_page": 1095,
          "end_page": 1095,
          "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.5 DAC in low-power modes",
          "file": "10_sections/f6aec876a10d__27-5-dac-in-low-power-modes.md",
          "children": [
            {
              "id": "5a0733c483bd",
              "title": "Table 234. Effect of low-power modes on DAC",
              "slug": "table-234-effect-of-low-power-modes-on-dac",
              "level": 3,
              "start_page": 1095,
              "end_page": 1095,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.5 DAC in low-power modes > Table 234. Effect of low-power modes on DAC",
              "file": "10_sections/5a0733c483bd__table-234-effect-of-low-power-modes-on-dac.md",
              "children": []
            }
          ]
        },
        {
          "id": "d228e916f1c8",
          "title": "27.6 DAC interrupts",
          "slug": "27-6-dac-interrupts",
          "level": 2,
          "start_page": 1096,
          "end_page": 1096,
          "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.6 DAC interrupts",
          "file": "10_sections/d228e916f1c8__27-6-dac-interrupts.md",
          "children": [
            {
              "id": "bcffd48c734a",
              "title": "Table 235. DAC interrupts",
              "slug": "table-235-dac-interrupts",
              "level": 3,
              "start_page": 1096,
              "end_page": 1096,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.6 DAC interrupts > Table 235. DAC interrupts",
              "file": "10_sections/bcffd48c734a__table-235-dac-interrupts.md",
              "children": []
            }
          ]
        },
        {
          "id": "cbf20b277a5e",
          "title": "27.7 DAC registers",
          "slug": "27-7-dac-registers",
          "level": 2,
          "start_page": 1097,
          "end_page": 1113,
          "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers",
          "file": "10_sections/cbf20b277a5e__27-7-dac-registers.md",
          "children": [
            {
              "id": "36a6224a95b1",
              "title": "27.7.1 DAC control register (DAC_CR)",
              "slug": "27-7-1-dac-control-register-dac-cr",
              "level": 3,
              "start_page": 1097,
              "end_page": 1099,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.1 DAC control register (DAC_CR)",
              "file": "10_sections/36a6224a95b1__27-7-1-dac-control-register-dac-cr.md",
              "children": []
            },
            {
              "id": "303a4c6115b2",
              "title": "27.7.2 DAC software trigger register (DAC_SWTRGR)",
              "slug": "27-7-2-dac-software-trigger-register-dac-swtrgr",
              "level": 3,
              "start_page": 1100,
              "end_page": 1100,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.2 DAC software trigger register (DAC_SWTRGR)",
              "file": "10_sections/303a4c6115b2__27-7-2-dac-software-trigger-register-dac-swtrgr.md",
              "children": []
            },
            {
              "id": "daa27bc7e561",
              "title": "27.7.3 DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1)",
              "slug": "27-7-3-dac-channel1-12-bit-right-aligned-data-holding-register-dac-dhr12r1",
              "level": 3,
              "start_page": 1101,
              "end_page": 1101,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.3 DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1)",
              "file": "10_sections/daa27bc7e561__27-7-3-dac-channel1-12-bit-right-aligned-data-holding-register-dac-dhr12r1.md",
              "children": []
            },
            {
              "id": "c20528fd8ddd",
              "title": "27.7.4 DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)",
              "slug": "27-7-4-dac-channel1-12-bit-left-aligned-data-holding-register-dac-dhr12l1",
              "level": 3,
              "start_page": 1101,
              "end_page": 1101,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.4 DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)",
              "file": "10_sections/c20528fd8ddd__27-7-4-dac-channel1-12-bit-left-aligned-data-holding-register-dac-dhr12l1.md",
              "children": []
            },
            {
              "id": "2c8b610f09de",
              "title": "27.7.5 DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)",
              "slug": "27-7-5-dac-channel1-8-bit-right-aligned-data-holding-register-dac-dhr8r1",
              "level": 3,
              "start_page": 1102,
              "end_page": 1102,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.5 DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)",
              "file": "10_sections/2c8b610f09de__27-7-5-dac-channel1-8-bit-right-aligned-data-holding-register-dac-dhr8r1.md",
              "children": []
            },
            {
              "id": "12ff3c23e9d6",
              "title": "27.7.6 DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)",
              "slug": "27-7-6-dac-channel2-12-bit-right-aligned-data-holding-register-dac-dhr12r2",
              "level": 3,
              "start_page": 1102,
              "end_page": 1102,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.6 DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)",
              "file": "10_sections/12ff3c23e9d6__27-7-6-dac-channel2-12-bit-right-aligned-data-holding-register-dac-dhr12r2.md",
              "children": []
            },
            {
              "id": "54f37a64cb08",
              "title": "27.7.7 DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)",
              "slug": "27-7-7-dac-channel2-12-bit-left-aligned-data-holding-register-dac-dhr12l2",
              "level": 3,
              "start_page": 1103,
              "end_page": 1103,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.7 DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)",
              "file": "10_sections/54f37a64cb08__27-7-7-dac-channel2-12-bit-left-aligned-data-holding-register-dac-dhr12l2.md",
              "children": []
            },
            {
              "id": "034142b458db",
              "title": "27.7.8 DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)",
              "slug": "27-7-8-dac-channel2-8-bit-right-aligned-data-holding-register-dac-dhr8r2",
              "level": 3,
              "start_page": 1103,
              "end_page": 1103,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.8 DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)",
              "file": "10_sections/034142b458db__27-7-8-dac-channel2-8-bit-right-aligned-data-holding-register-dac-dhr8r2.md",
              "children": []
            },
            {
              "id": "a95a475dab56",
              "title": "27.7.9 Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD)",
              "slug": "27-7-9-dual-dac-12-bit-right-aligned-data-holding-register-dac-dhr12rd",
              "level": 3,
              "start_page": 1104,
              "end_page": 1104,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.9 Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD)",
              "file": "10_sections/a95a475dab56__27-7-9-dual-dac-12-bit-right-aligned-data-holding-register-dac-dhr12rd.md",
              "children": []
            },
            {
              "id": "f2e59c22b007",
              "title": "27.7.10 Dual DAC 12-bit left aligned data holding register (DAC_DHR12LD)",
              "slug": "27-7-10-dual-dac-12-bit-left-aligned-data-holding-register-dac-dhr12ld",
              "level": 3,
              "start_page": 1104,
              "end_page": 1104,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.10 Dual DAC 12-bit left aligned data holding register (DAC_DHR12LD)",
              "file": "10_sections/f2e59c22b007__27-7-10-dual-dac-12-bit-left-aligned-data-holding-register-dac-dhr12ld.md",
              "children": []
            },
            {
              "id": "f5c9ca2058f5",
              "title": "27.7.11 Dual DAC 8-bit right aligned data holding register (DAC_DHR8RD)",
              "slug": "27-7-11-dual-dac-8-bit-right-aligned-data-holding-register-dac-dhr8rd",
              "level": 3,
              "start_page": 1105,
              "end_page": 1105,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.11 Dual DAC 8-bit right aligned data holding register (DAC_DHR8RD)",
              "file": "10_sections/f5c9ca2058f5__27-7-11-dual-dac-8-bit-right-aligned-data-holding-register-dac-dhr8rd.md",
              "children": []
            },
            {
              "id": "bb621708772f",
              "title": "27.7.12 DAC channel1 data output register (DAC_DOR1)",
              "slug": "27-7-12-dac-channel1-data-output-register-dac-dor1",
              "level": 3,
              "start_page": 1105,
              "end_page": 1105,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.12 DAC channel1 data output register (DAC_DOR1)",
              "file": "10_sections/bb621708772f__27-7-12-dac-channel1-data-output-register-dac-dor1.md",
              "children": []
            },
            {
              "id": "a7aec87f6279",
              "title": "27.7.13 DAC channel2 data output register (DAC_DOR2)",
              "slug": "27-7-13-dac-channel2-data-output-register-dac-dor2",
              "level": 3,
              "start_page": 1106,
              "end_page": 1107,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.13 DAC channel2 data output register (DAC_DOR2)",
              "file": "10_sections/a7aec87f6279__27-7-13-dac-channel2-data-output-register-dac-dor2.md",
              "children": []
            },
            {
              "id": "4a2771e10475",
              "title": "27.7.14 DAC status register (DAC_SR)",
              "slug": "27-7-14-dac-status-register-dac-sr",
              "level": 3,
              "start_page": 1106,
              "end_page": 1107,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.14 DAC status register (DAC_SR)",
              "file": "10_sections/4a2771e10475__27-7-14-dac-status-register-dac-sr.md",
              "children": []
            },
            {
              "id": "fbb4957de60a",
              "title": "27.7.15 DAC calibration control register (DAC_CCR)",
              "slug": "27-7-15-dac-calibration-control-register-dac-ccr",
              "level": 3,
              "start_page": 1108,
              "end_page": 1109,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.15 DAC calibration control register (DAC_CCR)",
              "file": "10_sections/fbb4957de60a__27-7-15-dac-calibration-control-register-dac-ccr.md",
              "children": []
            },
            {
              "id": "4740a6a7fb81",
              "title": "27.7.16 DAC mode control register (DAC_MCR)",
              "slug": "27-7-16-dac-mode-control-register-dac-mcr",
              "level": 3,
              "start_page": 1108,
              "end_page": 1109,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.16 DAC mode control register (DAC_MCR)",
              "file": "10_sections/4740a6a7fb81__27-7-16-dac-mode-control-register-dac-mcr.md",
              "children": []
            },
            {
              "id": "fb2132ea0a62",
              "title": "27.7.17 DAC channel1 sample and hold sample time register (DAC_SHSR1)",
              "slug": "27-7-17-dac-channel1-sample-and-hold-sample-time-register-dac-shsr1",
              "level": 3,
              "start_page": 1110,
              "end_page": 1110,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.17 DAC channel1 sample and hold sample time register (DAC_SHSR1)",
              "file": "10_sections/fb2132ea0a62__27-7-17-dac-channel1-sample-and-hold-sample-time-register-dac-shsr1.md",
              "children": []
            },
            {
              "id": "6a889cf107b8",
              "title": "27.7.18 DAC channel2 sample and hold sample time register (DAC_SHSR2)",
              "slug": "27-7-18-dac-channel2-sample-and-hold-sample-time-register-dac-shsr2",
              "level": 3,
              "start_page": 1110,
              "end_page": 1110,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.18 DAC channel2 sample and hold sample time register (DAC_SHSR2)",
              "file": "10_sections/6a889cf107b8__27-7-18-dac-channel2-sample-and-hold-sample-time-register-dac-shsr2.md",
              "children": []
            },
            {
              "id": "3b3600978905",
              "title": "27.7.19 DAC sample and hold time register (DAC_SHHR)",
              "slug": "27-7-19-dac-sample-and-hold-time-register-dac-shhr",
              "level": 3,
              "start_page": 1111,
              "end_page": 1111,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.19 DAC sample and hold time register (DAC_SHHR)",
              "file": "10_sections/3b3600978905__27-7-19-dac-sample-and-hold-time-register-dac-shhr.md",
              "children": []
            },
            {
              "id": "07ceb916c611",
              "title": "27.7.20 DAC sample and hold refresh time register (DAC_SHRR)",
              "slug": "27-7-20-dac-sample-and-hold-refresh-time-register-dac-shrr",
              "level": 3,
              "start_page": 1111,
              "end_page": 1111,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.20 DAC sample and hold refresh time register (DAC_SHRR)",
              "file": "10_sections/07ceb916c611__27-7-20-dac-sample-and-hold-refresh-time-register-dac-shrr.md",
              "children": []
            },
            {
              "id": "61a8f6cefd31",
              "title": "27.7.21 DAC register map",
              "slug": "27-7-21-dac-register-map",
              "level": 3,
              "start_page": 1112,
              "end_page": 1113,
              "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.21 DAC register map",
              "file": "10_sections/61a8f6cefd31__27-7-21-dac-register-map.md",
              "children": [
                {
                  "id": "24e943b43212",
                  "title": "Table 236. DAC register map and reset values",
                  "slug": "table-236-dac-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1112,
                  "end_page": 1113,
                  "breadcrumb": "27 Digital-to-analog converter (DAC) > 27.7 DAC registers > 27.7.21 DAC register map > Table 236. DAC register map and reset values",
                  "file": "10_sections/24e943b43212__table-236-dac-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "40addae6fa88",
      "title": "28 Voltage reference buffer (VREFBUF)",
      "slug": "28-voltage-reference-buffer-vrefbuf",
      "level": 1,
      "start_page": 1114,
      "end_page": 1116,
      "breadcrumb": "28 Voltage reference buffer (VREFBUF)",
      "file": "10_sections/40addae6fa88__28-voltage-reference-buffer-vrefbuf.md",
      "children": [
        {
          "id": "ecf761d017e0",
          "title": "28.1 Introduction",
          "slug": "28-1-introduction",
          "level": 2,
          "start_page": 1114,
          "end_page": 1114,
          "breadcrumb": "28 Voltage reference buffer (VREFBUF) > 28.1 Introduction",
          "file": "10_sections/ecf761d017e0__28-1-introduction.md",
          "children": []
        },
        {
          "id": "4adf7b12df25",
          "title": "28.2 VREFBUF functional description",
          "slug": "28-2-vrefbuf-functional-description",
          "level": 2,
          "start_page": 1114,
          "end_page": 1114,
          "breadcrumb": "28 Voltage reference buffer (VREFBUF) > 28.2 VREFBUF functional description",
          "file": "10_sections/4adf7b12df25__28-2-vrefbuf-functional-description.md",
          "children": [
            {
              "id": "9210fe143ecf",
              "title": "Table 237. VREF buffer modes",
              "slug": "table-237-vref-buffer-modes",
              "level": 3,
              "start_page": 1114,
              "end_page": 1114,
              "breadcrumb": "28 Voltage reference buffer (VREFBUF) > 28.2 VREFBUF functional description > Table 237. VREF buffer modes",
              "file": "10_sections/9210fe143ecf__table-237-vref-buffer-modes.md",
              "children": []
            }
          ]
        },
        {
          "id": "632f2503665d",
          "title": "28.3 VREFBUF registers",
          "slug": "28-3-vrefbuf-registers",
          "level": 2,
          "start_page": 1115,
          "end_page": 1116,
          "breadcrumb": "28 Voltage reference buffer (VREFBUF) > 28.3 VREFBUF registers",
          "file": "10_sections/632f2503665d__28-3-vrefbuf-registers.md",
          "children": [
            {
              "id": "99c5cb0f9fb0",
              "title": "28.3.1 VREFBUF control and status register (VREFBUF_CSR)",
              "slug": "28-3-1-vrefbuf-control-and-status-register-vrefbuf-csr",
              "level": 3,
              "start_page": 1115,
              "end_page": 1115,
              "breadcrumb": "28 Voltage reference buffer (VREFBUF) > 28.3 VREFBUF registers > 28.3.1 VREFBUF control and status register (VREFBUF_CSR)",
              "file": "10_sections/99c5cb0f9fb0__28-3-1-vrefbuf-control-and-status-register-vrefbuf-csr.md",
              "children": []
            },
            {
              "id": "c3f7ef9ed31d",
              "title": "28.3.2 VREFBUF calibration control register (VREFBUF_CCR)",
              "slug": "28-3-2-vrefbuf-calibration-control-register-vrefbuf-ccr",
              "level": 3,
              "start_page": 1116,
              "end_page": 1116,
              "breadcrumb": "28 Voltage reference buffer (VREFBUF) > 28.3 VREFBUF registers > 28.3.2 VREFBUF calibration control register (VREFBUF_CCR)",
              "file": "10_sections/c3f7ef9ed31d__28-3-2-vrefbuf-calibration-control-register-vrefbuf-ccr.md",
              "children": []
            },
            {
              "id": "a3d0ec665a32",
              "title": "28.3.3 VREFBUF register map",
              "slug": "28-3-3-vrefbuf-register-map",
              "level": 3,
              "start_page": 1116,
              "end_page": 1116,
              "breadcrumb": "28 Voltage reference buffer (VREFBUF) > 28.3 VREFBUF registers > 28.3.3 VREFBUF register map",
              "file": "10_sections/a3d0ec665a32__28-3-3-vrefbuf-register-map.md",
              "children": [
                {
                  "id": "1a28293c50fa",
                  "title": "Table 238. VREFBUF register map and reset values",
                  "slug": "table-238-vrefbuf-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1116,
                  "end_page": 1116,
                  "breadcrumb": "28 Voltage reference buffer (VREFBUF) > 28.3 VREFBUF registers > 28.3.3 VREFBUF register map > Table 238. VREFBUF register map and reset values",
                  "file": "10_sections/1a28293c50fa__table-238-vrefbuf-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "334591388825",
      "title": "29 Comparator (COMP)",
      "slug": "29-comparator-comp",
      "level": 1,
      "start_page": 1117,
      "end_page": 1132,
      "breadcrumb": "29 Comparator (COMP)",
      "file": "10_sections/334591388825__29-comparator-comp.md",
      "children": [
        {
          "id": "cf9bd2477ede",
          "title": "29.1 Introduction",
          "slug": "29-1-introduction",
          "level": 2,
          "start_page": 1117,
          "end_page": 1117,
          "breadcrumb": "29 Comparator (COMP) > 29.1 Introduction",
          "file": "10_sections/cf9bd2477ede__29-1-introduction.md",
          "children": []
        },
        {
          "id": "ebbb7c126827",
          "title": "29.2 COMP main features",
          "slug": "29-2-comp-main-features",
          "level": 2,
          "start_page": 1117,
          "end_page": 1117,
          "breadcrumb": "29 Comparator (COMP) > 29.2 COMP main features",
          "file": "10_sections/ebbb7c126827__29-2-comp-main-features.md",
          "children": []
        },
        {
          "id": "e2446a7f5b90",
          "title": "29.3 COMP functional description",
          "slug": "29-3-comp-functional-description",
          "level": 2,
          "start_page": 1118,
          "end_page": 1123,
          "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description",
          "file": "10_sections/e2446a7f5b90__29-3-comp-functional-description.md",
          "children": [
            {
              "id": "dfac09057350",
              "title": "29.3.1 COMP block diagram",
              "slug": "29-3-1-comp-block-diagram",
              "level": 3,
              "start_page": 1118,
              "end_page": 1119,
              "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.1 COMP block diagram",
              "file": "10_sections/dfac09057350__29-3-1-comp-block-diagram.md",
              "children": [
                {
                  "id": "8868ab352ec3",
                  "title": "Figure 221. Comparator functional block diagram",
                  "slug": "figure-221-comparator-functional-block-diagram",
                  "level": 4,
                  "start_page": 1118,
                  "end_page": 1118,
                  "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.1 COMP block diagram > Figure 221. Comparator functional block diagram",
                  "file": "10_sections/8868ab352ec3__figure-221-comparator-functional-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a7547fe472fd",
              "title": "29.3.2 COMP pins and internal signals",
              "slug": "29-3-2-comp-pins-and-internal-signals",
              "level": 3,
              "start_page": 1118,
              "end_page": 1119,
              "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.2 COMP pins and internal signals",
              "file": "10_sections/a7547fe472fd__29-3-2-comp-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "dbd4441cd5e6",
                  "title": "Table 239. COMP input/output internal signals",
                  "slug": "table-239-comp-input-output-internal-signals",
                  "level": 4,
                  "start_page": 1119,
                  "end_page": 1119,
                  "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.2 COMP pins and internal signals > Table 239. COMP input/output internal signals",
                  "file": "10_sections/dbd4441cd5e6__table-239-comp-input-output-internal-signals.md",
                  "children": []
                },
                {
                  "id": "b09766caa068",
                  "title": "Table 240. COMP input/output pins",
                  "slug": "table-240-comp-input-output-pins",
                  "level": 4,
                  "start_page": 1119,
                  "end_page": 1119,
                  "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.2 COMP pins and internal signals > Table 240. COMP input/output pins",
                  "file": "10_sections/b09766caa068__table-240-comp-input-output-pins.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6628b7a5a106",
              "title": "29.3.3 COMP reset and clocks",
              "slug": "29-3-3-comp-reset-and-clocks",
              "level": 3,
              "start_page": 1120,
              "end_page": 1120,
              "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.3 COMP reset and clocks",
              "file": "10_sections/6628b7a5a106__29-3-3-comp-reset-and-clocks.md",
              "children": []
            },
            {
              "id": "f00d16780b2b",
              "title": "29.3.4 Comparator LOCK mechanism",
              "slug": "29-3-4-comparator-lock-mechanism",
              "level": 3,
              "start_page": 1120,
              "end_page": 1120,
              "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.4 Comparator LOCK mechanism",
              "file": "10_sections/f00d16780b2b__29-3-4-comparator-lock-mechanism.md",
              "children": []
            },
            {
              "id": "488c315a59b9",
              "title": "29.3.5 Window comparator",
              "slug": "29-3-5-window-comparator",
              "level": 3,
              "start_page": 1120,
              "end_page": 1120,
              "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.5 Window comparator",
              "file": "10_sections/488c315a59b9__29-3-5-window-comparator.md",
              "children": []
            },
            {
              "id": "d8d4ce7aa950",
              "title": "29.3.6 Hysteresis",
              "slug": "29-3-6-hysteresis",
              "level": 3,
              "start_page": 1120,
              "end_page": 1120,
              "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.6 Hysteresis",
              "file": "10_sections/d8d4ce7aa950__29-3-6-hysteresis.md",
              "children": [
                {
                  "id": "b31a6bd137e1",
                  "title": "Figure 222. Comparator hysteresis",
                  "slug": "figure-222-comparator-hysteresis",
                  "level": 4,
                  "start_page": 1121,
                  "end_page": 1121,
                  "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.6 Hysteresis > Figure 222. Comparator hysteresis",
                  "file": "10_sections/b31a6bd137e1__figure-222-comparator-hysteresis.md",
                  "children": []
                }
              ]
            },
            {
              "id": "afcea6007b00",
              "title": "29.3.7 Comparator output blanking function",
              "slug": "29-3-7-comparator-output-blanking-function",
              "level": 3,
              "start_page": 1121,
              "end_page": 1121,
              "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.7 Comparator output blanking function",
              "file": "10_sections/afcea6007b00__29-3-7-comparator-output-blanking-function.md",
              "children": [
                {
                  "id": "c1152b7a461e",
                  "title": "Figure 223. Comparator output blanking",
                  "slug": "figure-223-comparator-output-blanking",
                  "level": 4,
                  "start_page": 1121,
                  "end_page": 1121,
                  "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.7 Comparator output blanking function > Figure 223. Comparator output blanking",
                  "file": "10_sections/c1152b7a461e__figure-223-comparator-output-blanking.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2c629102e3e2",
              "title": "29.3.8 Comparator output on GPIOs",
              "slug": "29-3-8-comparator-output-on-gpios",
              "level": 3,
              "start_page": 1122,
              "end_page": 1122,
              "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.8 Comparator output on GPIOs",
              "file": "10_sections/2c629102e3e2__29-3-8-comparator-output-on-gpios.md",
              "children": [
                {
                  "id": "4d8e928c75a2",
                  "title": "Table 241. COMP1_OUT assignment to GPIOs",
                  "slug": "table-241-comp1-out-assignment-to-gpios",
                  "level": 4,
                  "start_page": 1122,
                  "end_page": 1122,
                  "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.8 Comparator output on GPIOs > Table 241. COMP1_OUT assignment to GPIOs",
                  "file": "10_sections/4d8e928c75a2__table-241-comp1-out-assignment-to-gpios.md",
                  "children": []
                },
                {
                  "id": "4bab98567b31",
                  "title": "Table 242. COMP2_OUT assignment to GPIOs",
                  "slug": "table-242-comp2-out-assignment-to-gpios",
                  "level": 4,
                  "start_page": 1122,
                  "end_page": 1122,
                  "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.8 Comparator output on GPIOs > Table 242. COMP2_OUT assignment to GPIOs",
                  "file": "10_sections/4bab98567b31__table-242-comp2-out-assignment-to-gpios.md",
                  "children": []
                }
              ]
            },
            {
              "id": "24c9b0bd1108",
              "title": "29.3.9 Comparator output redirection",
              "slug": "29-3-9-comparator-output-redirection",
              "level": 3,
              "start_page": 1123,
              "end_page": 1123,
              "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.9 Comparator output redirection",
              "file": "10_sections/24c9b0bd1108__29-3-9-comparator-output-redirection.md",
              "children": [
                {
                  "id": "26597cbf979e",
                  "title": "Figure 224. Output redirection",
                  "slug": "figure-224-output-redirection",
                  "level": 4,
                  "start_page": 1123,
                  "end_page": 1123,
                  "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.9 Comparator output redirection > Figure 224. Output redirection",
                  "file": "10_sections/26597cbf979e__figure-224-output-redirection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "15f3f4a1c100",
              "title": "29.3.10 COMP power and speed modes",
              "slug": "29-3-10-comp-power-and-speed-modes",
              "level": 3,
              "start_page": 1123,
              "end_page": 1123,
              "breadcrumb": "29 Comparator (COMP) > 29.3 COMP functional description > 29.3.10 COMP power and speed modes",
              "file": "10_sections/15f3f4a1c100__29-3-10-comp-power-and-speed-modes.md",
              "children": []
            }
          ]
        },
        {
          "id": "a4bbe87e2270",
          "title": "29.4 COMP low-power modes",
          "slug": "29-4-comp-low-power-modes",
          "level": 2,
          "start_page": 1124,
          "end_page": 1124,
          "breadcrumb": "29 Comparator (COMP) > 29.4 COMP low-power modes",
          "file": "10_sections/a4bbe87e2270__29-4-comp-low-power-modes.md",
          "children": [
            {
              "id": "4e688942e365",
              "title": "Table 243. Comparator behavior in the low-power modes",
              "slug": "table-243-comparator-behavior-in-the-low-power-modes",
              "level": 3,
              "start_page": 1124,
              "end_page": 1124,
              "breadcrumb": "29 Comparator (COMP) > 29.4 COMP low-power modes > Table 243. Comparator behavior in the low-power modes",
              "file": "10_sections/4e688942e365__table-243-comparator-behavior-in-the-low-power-modes.md",
              "children": []
            }
          ]
        },
        {
          "id": "48023d6d496c",
          "title": "29.5 COMP interrupts",
          "slug": "29-5-comp-interrupts",
          "level": 2,
          "start_page": 1124,
          "end_page": 1124,
          "breadcrumb": "29 Comparator (COMP) > 29.5 COMP interrupts",
          "file": "10_sections/48023d6d496c__29-5-comp-interrupts.md",
          "children": [
            {
              "id": "22ea678ee099",
              "title": "29.5.1 Interrupt through EXTI block",
              "slug": "29-5-1-interrupt-through-exti-block",
              "level": 3,
              "start_page": 1124,
              "end_page": 1124,
              "breadcrumb": "29 Comparator (COMP) > 29.5 COMP interrupts > 29.5.1 Interrupt through EXTI block",
              "file": "10_sections/22ea678ee099__29-5-1-interrupt-through-exti-block.md",
              "children": [
                {
                  "id": "f25b1bd0b1e9",
                  "title": "Table 244. Interrupt control bits",
                  "slug": "table-244-interrupt-control-bits",
                  "level": 4,
                  "start_page": 1124,
                  "end_page": 1124,
                  "breadcrumb": "29 Comparator (COMP) > 29.5 COMP interrupts > 29.5.1 Interrupt through EXTI block > Table 244. Interrupt control bits",
                  "file": "10_sections/f25b1bd0b1e9__table-244-interrupt-control-bits.md",
                  "children": []
                }
              ]
            },
            {
              "id": "15dbcc9dbe4e",
              "title": "29.5.2 Interrupt through NVIC of the CPU",
              "slug": "29-5-2-interrupt-through-nvic-of-the-cpu",
              "level": 3,
              "start_page": 1125,
              "end_page": 1125,
              "breadcrumb": "29 Comparator (COMP) > 29.5 COMP interrupts > 29.5.2 Interrupt through NVIC of the CPU",
              "file": "10_sections/15dbcc9dbe4e__29-5-2-interrupt-through-nvic-of-the-cpu.md",
              "children": [
                {
                  "id": "32fc32eb7772",
                  "title": "Table 245. Interrupt control bits",
                  "slug": "table-245-interrupt-control-bits",
                  "level": 4,
                  "start_page": 1125,
                  "end_page": 1125,
                  "breadcrumb": "29 Comparator (COMP) > 29.5 COMP interrupts > 29.5.2 Interrupt through NVIC of the CPU > Table 245. Interrupt control bits",
                  "file": "10_sections/32fc32eb7772__table-245-interrupt-control-bits.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "fe86d55d6977",
          "title": "29.6 SCALER function",
          "slug": "29-6-scaler-function",
          "level": 2,
          "start_page": 1125,
          "end_page": 1125,
          "breadcrumb": "29 Comparator (COMP) > 29.6 SCALER function",
          "file": "10_sections/fe86d55d6977__29-6-scaler-function.md",
          "children": [
            {
              "id": "f3be53c854e0",
              "title": "Figure 225. Scaler block diagram",
              "slug": "figure-225-scaler-block-diagram",
              "level": 3,
              "start_page": 1125,
              "end_page": 1125,
              "breadcrumb": "29 Comparator (COMP) > 29.6 SCALER function > Figure 225. Scaler block diagram",
              "file": "10_sections/f3be53c854e0__figure-225-scaler-block-diagram.md",
              "children": []
            }
          ]
        },
        {
          "id": "504f09c5df76",
          "title": "29.7 COMP registers",
          "slug": "29-7-comp-registers",
          "level": 2,
          "start_page": 1126,
          "end_page": 1132,
          "breadcrumb": "29 Comparator (COMP) > 29.7 COMP registers",
          "file": "10_sections/504f09c5df76__29-7-comp-registers.md",
          "children": [
            {
              "id": "98d69a8b7573",
              "title": "29.7.1 Comparator status register (COMP_SR)",
              "slug": "29-7-1-comparator-status-register-comp-sr",
              "level": 3,
              "start_page": 1126,
              "end_page": 1126,
              "breadcrumb": "29 Comparator (COMP) > 29.7 COMP registers > 29.7.1 Comparator status register (COMP_SR)",
              "file": "10_sections/98d69a8b7573__29-7-1-comparator-status-register-comp-sr.md",
              "children": []
            },
            {
              "id": "ef5fc0bb1096",
              "title": "29.7.2 Comparator interrupt clear flag register (COMP_ICFR)",
              "slug": "29-7-2-comparator-interrupt-clear-flag-register-comp-icfr",
              "level": 3,
              "start_page": 1126,
              "end_page": 1126,
              "breadcrumb": "29 Comparator (COMP) > 29.7 COMP registers > 29.7.2 Comparator interrupt clear flag register (COMP_ICFR)",
              "file": "10_sections/ef5fc0bb1096__29-7-2-comparator-interrupt-clear-flag-register-comp-icfr.md",
              "children": []
            },
            {
              "id": "a81b793c5f5d",
              "title": "29.7.3 Comparator option register (COMP_OR)",
              "slug": "29-7-3-comparator-option-register-comp-or",
              "level": 3,
              "start_page": 1127,
              "end_page": 1128,
              "breadcrumb": "29 Comparator (COMP) > 29.7 COMP registers > 29.7.3 Comparator option register (COMP_OR)",
              "file": "10_sections/a81b793c5f5d__29-7-3-comparator-option-register-comp-or.md",
              "children": []
            },
            {
              "id": "25432832b605",
              "title": "29.7.4 Comparator configuration register 1 (COMP_CFGR1)",
              "slug": "29-7-4-comparator-configuration-register-1-comp-cfgr1",
              "level": 3,
              "start_page": 1127,
              "end_page": 1128,
              "breadcrumb": "29 Comparator (COMP) > 29.7 COMP registers > 29.7.4 Comparator configuration register 1 (COMP_CFGR1)",
              "file": "10_sections/25432832b605__29-7-4-comparator-configuration-register-1-comp-cfgr1.md",
              "children": []
            },
            {
              "id": "31a05c1ef47f",
              "title": "29.7.5 Comparator configuration register 2 (COMP_CFGR2)",
              "slug": "29-7-5-comparator-configuration-register-2-comp-cfgr2",
              "level": 3,
              "start_page": 1129,
              "end_page": 1131,
              "breadcrumb": "29 Comparator (COMP) > 29.7 COMP registers > 29.7.5 Comparator configuration register 2 (COMP_CFGR2)",
              "file": "10_sections/31a05c1ef47f__29-7-5-comparator-configuration-register-2-comp-cfgr2.md",
              "children": []
            },
            {
              "id": "252b562b64c4",
              "title": "29.7.6 COMP register map",
              "slug": "29-7-6-comp-register-map",
              "level": 3,
              "start_page": 1132,
              "end_page": 1132,
              "breadcrumb": "29 Comparator (COMP) > 29.7 COMP registers > 29.7.6 COMP register map",
              "file": "10_sections/252b562b64c4__29-7-6-comp-register-map.md",
              "children": [
                {
                  "id": "e05a336737a0",
                  "title": "Table 246. COMP register map and reset values",
                  "slug": "table-246-comp-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1132,
                  "end_page": 1132,
                  "breadcrumb": "29 Comparator (COMP) > 29.7 COMP registers > 29.7.6 COMP register map > Table 246. COMP register map and reset values",
                  "file": "10_sections/e05a336737a0__table-246-comp-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "92364a707e4e",
      "title": "30 Operational amplifiers (OPAMP)",
      "slug": "30-operational-amplifiers-opamp",
      "level": 1,
      "start_page": 1133,
      "end_page": 1150,
      "breadcrumb": "30 Operational amplifiers (OPAMP)",
      "file": "10_sections/92364a707e4e__30-operational-amplifiers-opamp.md",
      "children": [
        {
          "id": "fde3f62459f9",
          "title": "30.1 Introduction",
          "slug": "30-1-introduction",
          "level": 2,
          "start_page": 1133,
          "end_page": 1142,
          "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.1 Introduction",
          "file": "10_sections/fde3f62459f9__30-1-introduction.md",
          "children": []
        },
        {
          "id": "acccc0634aa5",
          "title": "30.2 OPAMP main features",
          "slug": "30-2-opamp-main-features",
          "level": 2,
          "start_page": 1133,
          "end_page": 1142,
          "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.2 OPAMP main features",
          "file": "10_sections/acccc0634aa5__30-2-opamp-main-features.md",
          "children": []
        },
        {
          "id": "8b7b6b897453",
          "title": "30.3 OPAMP functional description",
          "slug": "30-3-opamp-functional-description",
          "level": 2,
          "start_page": 1133,
          "end_page": 1142,
          "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description",
          "file": "10_sections/8b7b6b897453__30-3-opamp-functional-description.md",
          "children": [
            {
              "id": "d4af0c0df457",
              "title": "30.3.1 OPAMP reset and clocks",
              "slug": "30-3-1-opamp-reset-and-clocks",
              "level": 3,
              "start_page": 1133,
              "end_page": 1133,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.1 OPAMP reset and clocks",
              "file": "10_sections/d4af0c0df457__30-3-1-opamp-reset-and-clocks.md",
              "children": []
            },
            {
              "id": "8e19e4b01f74",
              "title": "30.3.2 Initial configuration",
              "slug": "30-3-2-initial-configuration",
              "level": 3,
              "start_page": 1134,
              "end_page": 1134,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.2 Initial configuration",
              "file": "10_sections/8e19e4b01f74__30-3-2-initial-configuration.md",
              "children": []
            },
            {
              "id": "0f76d9bab426",
              "title": "30.3.3 Signal routing",
              "slug": "30-3-3-signal-routing",
              "level": 3,
              "start_page": 1134,
              "end_page": 1134,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.3 Signal routing",
              "file": "10_sections/0f76d9bab426__30-3-3-signal-routing.md",
              "children": [
                {
                  "id": "d07fbe862f47",
                  "title": "Table 247. Operational amplifier possible connections",
                  "slug": "table-247-operational-amplifier-possible-connections",
                  "level": 4,
                  "start_page": 1134,
                  "end_page": 1134,
                  "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.3 Signal routing > Table 247. Operational amplifier possible connections",
                  "file": "10_sections/d07fbe862f47__table-247-operational-amplifier-possible-connections.md",
                  "children": []
                }
              ]
            },
            {
              "id": "e17b55605108",
              "title": "30.3.4 OPAMP modes",
              "slug": "30-3-4-opamp-modes",
              "level": 3,
              "start_page": 1135,
              "end_page": 1140,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.4 OPAMP modes",
              "file": "10_sections/e17b55605108__30-3-4-opamp-modes.md",
              "children": [
                {
                  "id": "e8c36b5c887b",
                  "title": "Figure 226. Standalone mode: external gain setting mode",
                  "slug": "figure-226-standalone-mode-external-gain-setting-mode",
                  "level": 4,
                  "start_page": 1135,
                  "end_page": 1135,
                  "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.4 OPAMP modes > Figure 226. Standalone mode: external gain setting mode",
                  "file": "10_sections/e8c36b5c887b__figure-226-standalone-mode-external-gain-setting-mode.md",
                  "children": []
                },
                {
                  "id": "c04416a54d14",
                  "title": "Figure 227. Follower configuration",
                  "slug": "figure-227-follower-configuration",
                  "level": 4,
                  "start_page": 1136,
                  "end_page": 1136,
                  "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.4 OPAMP modes > Figure 227. Follower configuration",
                  "file": "10_sections/c04416a54d14__figure-227-follower-configuration.md",
                  "children": []
                },
                {
                  "id": "ebe334a62b81",
                  "title": "Figure 228. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input not used",
                  "slug": "figure-228-pga-mode-internal-gain-setting-x2-x4-x8-x16-inverting-input-not-used",
                  "level": 4,
                  "start_page": 1137,
                  "end_page": 1137,
                  "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.4 OPAMP modes > Figure 228. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input not used",
                  "file": "10_sections/ebe334a62b81__figure-228-pga-mode-internal-gain-setting-x2-x4-x8-x16-inverting-input-not-used.md",
                  "children": []
                },
                {
                  "id": "5e4fbc2d4c8d",
                  "title": "Figure 229. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input used for filtering",
                  "slug": "figure-229-pga-mode-internal-gain-setting-x2-x4-x8-x16-inverting-input-used-for-filtering",
                  "level": 4,
                  "start_page": 1138,
                  "end_page": 1138,
                  "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.4 OPAMP modes > Figure 229. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input used for filtering",
                  "file": "10_sections/5e4fbc2d4c8d__figure-229-pga-mode-internal-gain-setting-x2-x4-x8-x16-inverting-input-used-for-filtering.md",
                  "children": []
                },
                {
                  "id": "c35c09d6ad13",
                  "title": "Figure 230. PGA mode, non-inverting gain setting (x2/x4/x8/x16) or inverting gain setting (x-1/x-3/x-7/x-15)",
                  "slug": "figure-230-pga-mode-non-inverting-gain-setting-x2-x4-x8-x16-or-inverting-gain-setting-x-1-x-3-x-7-x-15",
                  "level": 4,
                  "start_page": 1139,
                  "end_page": 1139,
                  "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.4 OPAMP modes > Figure 230. PGA mode, non-inverting gain setting (x2/x4/x8/x16) or inverting gain setting (x-1/x-3/x-7/x-15)",
                  "file": "10_sections/c35c09d6ad13__figure-230-pga-mode-non-inverting-gain-setting-x2-x4-x8-x16-or-inverting-gain-setting-x-1-x-3-x-7-x-15.md",
                  "children": []
                },
                {
                  "id": "47ed56c75faf",
                  "title": "Figure 231. Example configuration",
                  "slug": "figure-231-example-configuration",
                  "level": 4,
                  "start_page": 1139,
                  "end_page": 1139,
                  "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.4 OPAMP modes > Figure 231. Example configuration",
                  "file": "10_sections/47ed56c75faf__figure-231-example-configuration.md",
                  "children": []
                },
                {
                  "id": "9e9d5c5ad174",
                  "title": "Figure 232. PGA mode, non-inverting gain setting (x2/x4/x8/x16) or inverting gain setting (x-1/x-3/x-7/x-15) with filtering",
                  "slug": "figure-232-pga-mode-non-inverting-gain-setting-x2-x4-x8-x16-or-inverting-gain-setting-x-1-x-3-x-7-x-15-with-filtering",
                  "level": 4,
                  "start_page": 1140,
                  "end_page": 1140,
                  "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.4 OPAMP modes > Figure 232. PGA mode, non-inverting gain setting (x2/x4/x8/x16) or inverting gain setting (x-1/x-3/x-7/x-15) with filtering",
                  "file": "10_sections/9e9d5c5ad174__figure-232-pga-mode-non-inverting-gain-setting-x2-x4-x8-x16-or-inverting-gain-setting-x-1-x-3-x-7-x-15-with-filtering.md",
                  "children": []
                },
                {
                  "id": "2b367d35dcc6",
                  "title": "Figure 233. Example configuration",
                  "slug": "figure-233-example-configuration",
                  "level": 4,
                  "start_page": 1140,
                  "end_page": 1140,
                  "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.4 OPAMP modes > Figure 233. Example configuration",
                  "file": "10_sections/2b367d35dcc6__figure-233-example-configuration.md",
                  "children": []
                }
              ]
            },
            {
              "id": "34f5eb827fc7",
              "title": "30.3.5 Calibration",
              "slug": "30-3-5-calibration",
              "level": 3,
              "start_page": 1141,
              "end_page": 1142,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.5 Calibration",
              "file": "10_sections/34f5eb827fc7__30-3-5-calibration.md",
              "children": [
                {
                  "id": "9654d014146e",
                  "title": "Table 248. Operating modes and calibration",
                  "slug": "table-248-operating-modes-and-calibration",
                  "level": 4,
                  "start_page": 1141,
                  "end_page": 1142,
                  "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.3 OPAMP functional description > 30.3.5 Calibration > Table 248. Operating modes and calibration",
                  "file": "10_sections/9654d014146e__table-248-operating-modes-and-calibration.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "5d376ae1c1f9",
          "title": "30.4 OPAMP low-power modes",
          "slug": "30-4-opamp-low-power-modes",
          "level": 2,
          "start_page": 1143,
          "end_page": 1150,
          "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.4 OPAMP low-power modes",
          "file": "10_sections/5d376ae1c1f9__30-4-opamp-low-power-modes.md",
          "children": [
            {
              "id": "b20bb930c2ef",
              "title": "Table 249. Effect of low-power modes on the OPAMP",
              "slug": "table-249-effect-of-low-power-modes-on-the-opamp",
              "level": 3,
              "start_page": 1143,
              "end_page": 1144,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.4 OPAMP low-power modes > Table 249. Effect of low-power modes on the OPAMP",
              "file": "10_sections/b20bb930c2ef__table-249-effect-of-low-power-modes-on-the-opamp.md",
              "children": []
            }
          ]
        },
        {
          "id": "29bed074317f",
          "title": "30.5 OPAMP PGA gain",
          "slug": "30-5-opamp-pga-gain",
          "level": 2,
          "start_page": 1143,
          "end_page": 1150,
          "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.5 OPAMP PGA gain",
          "file": "10_sections/29bed074317f__30-5-opamp-pga-gain.md",
          "children": []
        },
        {
          "id": "00b9b07caa76",
          "title": "30.6 OPAMP registers",
          "slug": "30-6-opamp-registers",
          "level": 2,
          "start_page": 1143,
          "end_page": 1150,
          "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.6 OPAMP registers",
          "file": "10_sections/00b9b07caa76__30-6-opamp-registers.md",
          "children": [
            {
              "id": "6ecec10dec18",
              "title": "30.6.1 OPAMP1 control/status register (OPAMP1_CSR)",
              "slug": "30-6-1-opamp1-control-status-register-opamp1-csr",
              "level": 3,
              "start_page": 1143,
              "end_page": 1144,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.6 OPAMP registers > 30.6.1 OPAMP1 control/status register (OPAMP1_CSR)",
              "file": "10_sections/6ecec10dec18__30-6-1-opamp1-control-status-register-opamp1-csr.md",
              "children": []
            },
            {
              "id": "1b1d9324222c",
              "title": "30.6.2 OPAMP1 trimming register in normal mode (OPAMP1_OTR)",
              "slug": "30-6-2-opamp1-trimming-register-in-normal-mode-opamp1-otr",
              "level": 3,
              "start_page": 1145,
              "end_page": 1145,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.6 OPAMP registers > 30.6.2 OPAMP1 trimming register in normal mode (OPAMP1_OTR)",
              "file": "10_sections/1b1d9324222c__30-6-2-opamp1-trimming-register-in-normal-mode-opamp1-otr.md",
              "children": []
            },
            {
              "id": "2e10e4084e5a",
              "title": "30.6.3 OPAMP1 trimming register in high-speed mode (OPAMP1_HSOTR)",
              "slug": "30-6-3-opamp1-trimming-register-in-high-speed-mode-opamp1-hsotr",
              "level": 3,
              "start_page": 1146,
              "end_page": 1147,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.6 OPAMP registers > 30.6.3 OPAMP1 trimming register in high-speed mode (OPAMP1_HSOTR)",
              "file": "10_sections/2e10e4084e5a__30-6-3-opamp1-trimming-register-in-high-speed-mode-opamp1-hsotr.md",
              "children": []
            },
            {
              "id": "8e54633742b3",
              "title": "30.6.4 OPAMP option register (OPAMP_OR)",
              "slug": "30-6-4-opamp-option-register-opamp-or",
              "level": 3,
              "start_page": 1146,
              "end_page": 1147,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.6 OPAMP registers > 30.6.4 OPAMP option register (OPAMP_OR)",
              "file": "10_sections/8e54633742b3__30-6-4-opamp-option-register-opamp-or.md",
              "children": []
            },
            {
              "id": "684bb98c31d3",
              "title": "30.6.5 OPAMP2 control/status register (OPAMP2_CSR)",
              "slug": "30-6-5-opamp2-control-status-register-opamp2-csr",
              "level": 3,
              "start_page": 1146,
              "end_page": 1147,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.6 OPAMP registers > 30.6.5 OPAMP2 control/status register (OPAMP2_CSR)",
              "file": "10_sections/684bb98c31d3__30-6-5-opamp2-control-status-register-opamp2-csr.md",
              "children": []
            },
            {
              "id": "a79cc4039086",
              "title": "30.6.6 OPAMP2 trimming register in normal mode (OPAMP2_OTR)",
              "slug": "30-6-6-opamp2-trimming-register-in-normal-mode-opamp2-otr",
              "level": 3,
              "start_page": 1148,
              "end_page": 1148,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.6 OPAMP registers > 30.6.6 OPAMP2 trimming register in normal mode (OPAMP2_OTR)",
              "file": "10_sections/a79cc4039086__30-6-6-opamp2-trimming-register-in-normal-mode-opamp2-otr.md",
              "children": []
            },
            {
              "id": "f48ffdb8036f",
              "title": "30.6.7 OPAMP2 trimming register in high-speed mode (OPAMP2_HSOTR)",
              "slug": "30-6-7-opamp2-trimming-register-in-high-speed-mode-opamp2-hsotr",
              "level": 3,
              "start_page": 1149,
              "end_page": 1149,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.6 OPAMP registers > 30.6.7 OPAMP2 trimming register in high-speed mode (OPAMP2_HSOTR)",
              "file": "10_sections/f48ffdb8036f__30-6-7-opamp2-trimming-register-in-high-speed-mode-opamp2-hsotr.md",
              "children": []
            },
            {
              "id": "ce5b811361c5",
              "title": "30.6.8 OPAMP register map",
              "slug": "30-6-8-opamp-register-map",
              "level": 3,
              "start_page": 1150,
              "end_page": 1150,
              "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.6 OPAMP registers > 30.6.8 OPAMP register map",
              "file": "10_sections/ce5b811361c5__30-6-8-opamp-register-map.md",
              "children": [
                {
                  "id": "c76eed0bcc1f",
                  "title": "Table 250. OPAMP register map and reset values",
                  "slug": "table-250-opamp-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1150,
                  "end_page": 1150,
                  "breadcrumb": "30 Operational amplifiers (OPAMP) > 30.6 OPAMP registers > 30.6.8 OPAMP register map > Table 250. OPAMP register map and reset values",
                  "file": "10_sections/c76eed0bcc1f__table-250-opamp-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "81345ee3bf9a",
      "title": "31 Digital filter for sigma delta modulators (DFSDM)",
      "slug": "31-digital-filter-for-sigma-delta-modulators-dfsdm",
      "level": 1,
      "start_page": 1151,
      "end_page": 1209,
      "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM)",
      "file": "10_sections/81345ee3bf9a__31-digital-filter-for-sigma-delta-modulators-dfsdm.md",
      "children": [
        {
          "id": "e61a11c90e82",
          "title": "31.1 Introduction",
          "slug": "31-1-introduction",
          "level": 2,
          "start_page": 1151,
          "end_page": 1151,
          "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.1 Introduction",
          "file": "10_sections/e61a11c90e82__31-1-introduction.md",
          "children": []
        },
        {
          "id": "aa4284fc79ee",
          "title": "31.2 DFSDM main features",
          "slug": "31-2-dfsdm-main-features",
          "level": 2,
          "start_page": 1152,
          "end_page": 1152,
          "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.2 DFSDM main features",
          "file": "10_sections/aa4284fc79ee__31-2-dfsdm-main-features.md",
          "children": []
        },
        {
          "id": "0f7407c2c8c3",
          "title": "31.3 DFSDM implementation",
          "slug": "31-3-dfsdm-implementation",
          "level": 2,
          "start_page": 1153,
          "end_page": 1153,
          "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.3 DFSDM implementation",
          "file": "10_sections/0f7407c2c8c3__31-3-dfsdm-implementation.md",
          "children": [
            {
              "id": "f64134534334",
              "title": "Table 251. DFSDM1 implementation",
              "slug": "table-251-dfsdm1-implementation",
              "level": 3,
              "start_page": 1153,
              "end_page": 1153,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.3 DFSDM implementation > Table 251. DFSDM1 implementation",
              "file": "10_sections/f64134534334__table-251-dfsdm1-implementation.md",
              "children": []
            }
          ]
        },
        {
          "id": "6e2b458fac6a",
          "title": "31.4 DFSDM functional description",
          "slug": "31-4-dfsdm-functional-description",
          "level": 2,
          "start_page": 1154,
          "end_page": 1178,
          "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description",
          "file": "10_sections/6e2b458fac6a__31-4-dfsdm-functional-description.md",
          "children": [
            {
              "id": "2a0a773ae138",
              "title": "31.4.1 DFSDM block diagram",
              "slug": "31-4-1-dfsdm-block-diagram",
              "level": 3,
              "start_page": 1154,
              "end_page": 1154,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.1 DFSDM block diagram",
              "file": "10_sections/2a0a773ae138__31-4-1-dfsdm-block-diagram.md",
              "children": [
                {
                  "id": "f5ee4c0e24de",
                  "title": "Figure 234. Single DFSDM block diagram",
                  "slug": "figure-234-single-dfsdm-block-diagram",
                  "level": 4,
                  "start_page": 1154,
                  "end_page": 1154,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.1 DFSDM block diagram > Figure 234. Single DFSDM block diagram",
                  "file": "10_sections/f5ee4c0e24de__figure-234-single-dfsdm-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3231cf631f1a",
              "title": "31.4.2 DFSDM pins and internal signals",
              "slug": "31-4-2-dfsdm-pins-and-internal-signals",
              "level": 3,
              "start_page": 1155,
              "end_page": 1155,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.2 DFSDM pins and internal signals",
              "file": "10_sections/3231cf631f1a__31-4-2-dfsdm-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "51d320d7d768",
                  "title": "Table 252. DFSDM external pins",
                  "slug": "table-252-dfsdm-external-pins",
                  "level": 4,
                  "start_page": 1155,
                  "end_page": 1155,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.2 DFSDM pins and internal signals > Table 252. DFSDM external pins",
                  "file": "10_sections/51d320d7d768__table-252-dfsdm-external-pins.md",
                  "children": []
                },
                {
                  "id": "46166b271c13",
                  "title": "Table 253. DFSDM internal signals",
                  "slug": "table-253-dfsdm-internal-signals",
                  "level": 4,
                  "start_page": 1155,
                  "end_page": 1155,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.2 DFSDM pins and internal signals > Table 253. DFSDM internal signals",
                  "file": "10_sections/46166b271c13__table-253-dfsdm-internal-signals.md",
                  "children": []
                },
                {
                  "id": "df89b2559624",
                  "title": "Table 254. DFSDM triggers connection",
                  "slug": "table-254-dfsdm-triggers-connection",
                  "level": 4,
                  "start_page": 1155,
                  "end_page": 1155,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.2 DFSDM pins and internal signals > Table 254. DFSDM triggers connection",
                  "file": "10_sections/df89b2559624__table-254-dfsdm-triggers-connection.md",
                  "children": []
                },
                {
                  "id": "892dbd13f4bf",
                  "title": "Table 255. DFSDM break connection",
                  "slug": "table-255-dfsdm-break-connection",
                  "level": 4,
                  "start_page": 1156,
                  "end_page": 1156,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.2 DFSDM pins and internal signals > Table 255. DFSDM break connection",
                  "file": "10_sections/892dbd13f4bf__table-255-dfsdm-break-connection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "19f279a10a37",
              "title": "31.4.3 DFSDM reset and clocks",
              "slug": "31-4-3-dfsdm-reset-and-clocks",
              "level": 3,
              "start_page": 1156,
              "end_page": 1156,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.3 DFSDM reset and clocks",
              "file": "10_sections/19f279a10a37__31-4-3-dfsdm-reset-and-clocks.md",
              "children": []
            },
            {
              "id": "bbc3289bd4fe",
              "title": "31.4.4 Serial channel transceivers",
              "slug": "31-4-4-serial-channel-transceivers",
              "level": 3,
              "start_page": 1157,
              "end_page": 1166,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.4 Serial channel transceivers",
              "file": "10_sections/bbc3289bd4fe__31-4-4-serial-channel-transceivers.md",
              "children": [
                {
                  "id": "e9702964c131",
                  "title": "Figure 235. Input channel pins redirection",
                  "slug": "figure-235-input-channel-pins-redirection",
                  "level": 4,
                  "start_page": 1158,
                  "end_page": 1160,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.4 Serial channel transceivers > Figure 235. Input channel pins redirection",
                  "file": "10_sections/e9702964c131__figure-235-input-channel-pins-redirection.md",
                  "children": []
                },
                {
                  "id": "99e6b9719f4b",
                  "title": "Figure 236. Channel transceiver timing diagrams",
                  "slug": "figure-236-channel-transceiver-timing-diagrams",
                  "level": 4,
                  "start_page": 1161,
                  "end_page": 1161,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.4 Serial channel transceivers > Figure 236. Channel transceiver timing diagrams",
                  "file": "10_sections/99e6b9719f4b__figure-236-channel-transceiver-timing-diagrams.md",
                  "children": []
                },
                {
                  "id": "02940b76cb6a",
                  "title": "Figure 237. Clock absence timing diagram for SPI",
                  "slug": "figure-237-clock-absence-timing-diagram-for-spi",
                  "level": 4,
                  "start_page": 1162,
                  "end_page": 1162,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.4 Serial channel transceivers > Figure 237. Clock absence timing diagram for SPI",
                  "file": "10_sections/02940b76cb6a__figure-237-clock-absence-timing-diagram-for-spi.md",
                  "children": []
                },
                {
                  "id": "7ef28d6b0da3",
                  "title": "Figure 238. Clock absence timing diagram for Manchester coding",
                  "slug": "figure-238-clock-absence-timing-diagram-for-manchester-coding",
                  "level": 4,
                  "start_page": 1163,
                  "end_page": 1164,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.4 Serial channel transceivers > Figure 238. Clock absence timing diagram for Manchester coding",
                  "file": "10_sections/7ef28d6b0da3__figure-238-clock-absence-timing-diagram-for-manchester-coding.md",
                  "children": []
                },
                {
                  "id": "e105a0cc453a",
                  "title": "Figure 239. First conversion for Manchester coding (Manchester synchronization)",
                  "slug": "figure-239-first-conversion-for-manchester-coding-manchester-synchronization",
                  "level": 4,
                  "start_page": 1165,
                  "end_page": 1166,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.4 Serial channel transceivers > Figure 239. First conversion for Manchester coding (Manchester synchronization)",
                  "file": "10_sections/e105a0cc453a__figure-239-first-conversion-for-manchester-coding-manchester-synchronization.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1f0c8bb449cf",
              "title": "31.4.5 Configuring the input serial interface",
              "slug": "31-4-5-configuring-the-input-serial-interface",
              "level": 3,
              "start_page": 1167,
              "end_page": 1168,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.5 Configuring the input serial interface",
              "file": "10_sections/1f0c8bb449cf__31-4-5-configuring-the-input-serial-interface.md",
              "children": []
            },
            {
              "id": "538bb99278d4",
              "title": "31.4.6 Parallel data inputs",
              "slug": "31-4-6-parallel-data-inputs",
              "level": 3,
              "start_page": 1167,
              "end_page": 1168,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.6 Parallel data inputs",
              "file": "10_sections/538bb99278d4__31-4-6-parallel-data-inputs.md",
              "children": [
                {
                  "id": "c1c0d1c59c55",
                  "title": "Figure 240. DFSDM_CHyDATINR registers operation modes and assignment",
                  "slug": "figure-240-dfsdm-chydatinr-registers-operation-modes-and-assignment",
                  "level": 4,
                  "start_page": 1169,
                  "end_page": 1169,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.6 Parallel data inputs > Figure 240. DFSDM_CHyDATINR registers operation modes and assignment",
                  "file": "10_sections/c1c0d1c59c55__figure-240-dfsdm-chydatinr-registers-operation-modes-and-assignment.md",
                  "children": []
                }
              ]
            },
            {
              "id": "29ce0dac8864",
              "title": "31.4.7 Channel selection",
              "slug": "31-4-7-channel-selection",
              "level": 3,
              "start_page": 1169,
              "end_page": 1169,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.7 Channel selection",
              "file": "10_sections/29ce0dac8864__31-4-7-channel-selection.md",
              "children": []
            },
            {
              "id": "a5692e819bc7",
              "title": "31.4.8 Digital filter configuration",
              "slug": "31-4-8-digital-filter-configuration",
              "level": 3,
              "start_page": 1170,
              "end_page": 1170,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.8 Digital filter configuration",
              "file": "10_sections/a5692e819bc7__31-4-8-digital-filter-configuration.md",
              "children": [
                {
                  "id": "b0c26cb8ecee",
                  "title": "Figure 241. Example: Sinc3 filter response",
                  "slug": "figure-241-example-sinc3-filter-response",
                  "level": 4,
                  "start_page": 1171,
                  "end_page": 1171,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.8 Digital filter configuration > Figure 241. Example: Sinc3 filter response",
                  "file": "10_sections/b0c26cb8ecee__figure-241-example-sinc3-filter-response.md",
                  "children": []
                },
                {
                  "id": "41609ba883df",
                  "title": "Table 256. Filter maximum output resolution (peak data values from filter output) for some FOSR values",
                  "slug": "table-256-filter-maximum-output-resolution-peak-data-values-from-filter-output-for-some-fosr-values",
                  "level": 4,
                  "start_page": 1171,
                  "end_page": 1171,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.8 Digital filter configuration > Table 256. Filter maximum output resolution (peak data values from filter output) for some FOSR values",
                  "file": "10_sections/41609ba883df__table-256-filter-maximum-output-resolution-peak-data-values-from-filter-output-for-some-fosr-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a66d92407af3",
              "title": "31.4.9 Integrator unit",
              "slug": "31-4-9-integrator-unit",
              "level": 3,
              "start_page": 1171,
              "end_page": 1171,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.9 Integrator unit",
              "file": "10_sections/a66d92407af3__31-4-9-integrator-unit.md",
              "children": [
                {
                  "id": "8981da554304",
                  "title": "Table 257. Integrator maximum output resolution (peak data values from integrator output) for some IOSR values and FOSR = 256 and Sinc3 filter type (largest data)",
                  "slug": "table-257-integrator-maximum-output-resolution-peak-data-values-from-integrator-output-for-some-iosr-values-and-fosr-256-and-sinc3-filter-type-largest-data",
                  "level": 4,
                  "start_page": 1172,
                  "end_page": 1173,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.9 Integrator unit > Table 257. Integrator maximum output resolution (peak data values from integrator output) for some IOSR values and FOSR = 256 and Sinc3 filter type (largest data)",
                  "file": "10_sections/8981da554304__table-257-integrator-maximum-output-resolution-peak-data-values-from-integrator-output-for-some-iosr-values-and-fosr-256-and-sinc3-filter-type-largest-data.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1db95ae4d0f0",
              "title": "31.4.10 Analog watchdog",
              "slug": "31-4-10-analog-watchdog",
              "level": 3,
              "start_page": 1172,
              "end_page": 1173,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.10 Analog watchdog",
              "file": "10_sections/1db95ae4d0f0__31-4-10-analog-watchdog.md",
              "children": []
            },
            {
              "id": "1577ee41563b",
              "title": "31.4.11 Short-circuit detector",
              "slug": "31-4-11-short-circuit-detector",
              "level": 3,
              "start_page": 1174,
              "end_page": 1174,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.11 Short-circuit detector",
              "file": "10_sections/1577ee41563b__31-4-11-short-circuit-detector.md",
              "children": []
            },
            {
              "id": "a0c71aad0144",
              "title": "31.4.12 Extreme detector",
              "slug": "31-4-12-extreme-detector",
              "level": 3,
              "start_page": 1175,
              "end_page": 1175,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.12 Extreme detector",
              "file": "10_sections/a0c71aad0144__31-4-12-extreme-detector.md",
              "children": []
            },
            {
              "id": "708f7584e4e5",
              "title": "31.4.13 Data unit block",
              "slug": "31-4-13-data-unit-block",
              "level": 3,
              "start_page": 1175,
              "end_page": 1175,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.13 Data unit block",
              "file": "10_sections/708f7584e4e5__31-4-13-data-unit-block.md",
              "children": []
            },
            {
              "id": "14fd65ac1f76",
              "title": "31.4.14 Signed data format",
              "slug": "31-4-14-signed-data-format",
              "level": 3,
              "start_page": 1176,
              "end_page": 1176,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.14 Signed data format",
              "file": "10_sections/14fd65ac1f76__31-4-14-signed-data-format.md",
              "children": []
            },
            {
              "id": "37710b5031a4",
              "title": "31.4.15 Launching conversions",
              "slug": "31-4-15-launching-conversions",
              "level": 3,
              "start_page": 1177,
              "end_page": 1177,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.15 Launching conversions",
              "file": "10_sections/37710b5031a4__31-4-15-launching-conversions.md",
              "children": []
            },
            {
              "id": "3f6d2626b6f0",
              "title": "31.4.16 Continuous and fast continuous modes",
              "slug": "31-4-16-continuous-and-fast-continuous-modes",
              "level": 3,
              "start_page": 1177,
              "end_page": 1177,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.16 Continuous and fast continuous modes",
              "file": "10_sections/3f6d2626b6f0__31-4-16-continuous-and-fast-continuous-modes.md",
              "children": []
            },
            {
              "id": "ce7a6205bc0a",
              "title": "31.4.17 Request precedence",
              "slug": "31-4-17-request-precedence",
              "level": 3,
              "start_page": 1178,
              "end_page": 1178,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.17 Request precedence",
              "file": "10_sections/ce7a6205bc0a__31-4-17-request-precedence.md",
              "children": []
            },
            {
              "id": "5ad613bc27d2",
              "title": "31.4.18 Power optimization in run mode",
              "slug": "31-4-18-power-optimization-in-run-mode",
              "level": 3,
              "start_page": 1179,
              "end_page": 1179,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.4 DFSDM functional description > 31.4.18 Power optimization in run mode",
              "file": "10_sections/5ad613bc27d2__31-4-18-power-optimization-in-run-mode.md",
              "children": []
            }
          ]
        },
        {
          "id": "c262aa676cad",
          "title": "31.5 DFSDM interrupts",
          "slug": "31-5-dfsdm-interrupts",
          "level": 2,
          "start_page": 1179,
          "end_page": 1180,
          "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.5 DFSDM interrupts",
          "file": "10_sections/c262aa676cad__31-5-dfsdm-interrupts.md",
          "children": [
            {
              "id": "3bdce1d1928f",
              "title": "Table 258. DFSDM interrupt requests",
              "slug": "table-258-dfsdm-interrupt-requests",
              "level": 3,
              "start_page": 1180,
              "end_page": 1180,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.5 DFSDM interrupts > Table 258. DFSDM interrupt requests",
              "file": "10_sections/3bdce1d1928f__table-258-dfsdm-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "c7986f94a207",
          "title": "31.6 DFSDM DMA transfer",
          "slug": "31-6-dfsdm-dma-transfer",
          "level": 2,
          "start_page": 1181,
          "end_page": 1185,
          "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.6 DFSDM DMA transfer",
          "file": "10_sections/c7986f94a207__31-6-dfsdm-dma-transfer.md",
          "children": []
        },
        {
          "id": "efb712b3c7bc",
          "title": "31.7 DFSDM channel y registers (y=0..7)",
          "slug": "31-7-dfsdm-channel-y-registers-y-0-7",
          "level": 2,
          "start_page": 1181,
          "end_page": 1185,
          "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.7 DFSDM channel y registers (y=0..7)",
          "file": "10_sections/efb712b3c7bc__31-7-dfsdm-channel-y-registers-y-0-7.md",
          "children": [
            {
              "id": "c683a662edbd",
              "title": "31.7.1 DFSDM channel y configuration register (DFSDM_CHyCFGR1)",
              "slug": "31-7-1-dfsdm-channel-y-configuration-register-dfsdm-chycfgr1",
              "level": 3,
              "start_page": 1181,
              "end_page": 1182,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.7 DFSDM channel y registers (y=0..7) > 31.7.1 DFSDM channel y configuration register (DFSDM_CHyCFGR1)",
              "file": "10_sections/c683a662edbd__31-7-1-dfsdm-channel-y-configuration-register-dfsdm-chycfgr1.md",
              "children": []
            },
            {
              "id": "e29ede619508",
              "title": "31.7.2 DFSDM channel y configuration register (DFSDM_CHyCFGR2)",
              "slug": "31-7-2-dfsdm-channel-y-configuration-register-dfsdm-chycfgr2",
              "level": 3,
              "start_page": 1183,
              "end_page": 1183,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.7 DFSDM channel y registers (y=0..7) > 31.7.2 DFSDM channel y configuration register (DFSDM_CHyCFGR2)",
              "file": "10_sections/e29ede619508__31-7-2-dfsdm-channel-y-configuration-register-dfsdm-chycfgr2.md",
              "children": []
            },
            {
              "id": "330052126450",
              "title": "31.7.3 DFSDM channel y analog watchdog and short-circuit detector register (DFSDM_CHyAWSCDR)",
              "slug": "31-7-3-dfsdm-channel-y-analog-watchdog-and-short-circuit-detector-register-dfsdm-chyawscdr",
              "level": 3,
              "start_page": 1184,
              "end_page": 1184,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.7 DFSDM channel y registers (y=0..7) > 31.7.3 DFSDM channel y analog watchdog and short-circuit detector register (DFSDM_CHyAWSCDR)",
              "file": "10_sections/330052126450__31-7-3-dfsdm-channel-y-analog-watchdog-and-short-circuit-detector-register-dfsdm-chyawscdr.md",
              "children": []
            },
            {
              "id": "2e1b68e5c373",
              "title": "31.7.4 DFSDM channel y watchdog filter data register (DFSDM_CHyWDATR)",
              "slug": "31-7-4-dfsdm-channel-y-watchdog-filter-data-register-dfsdm-chywdatr",
              "level": 3,
              "start_page": 1185,
              "end_page": 1185,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.7 DFSDM channel y registers (y=0..7) > 31.7.4 DFSDM channel y watchdog filter data register (DFSDM_CHyWDATR)",
              "file": "10_sections/2e1b68e5c373__31-7-4-dfsdm-channel-y-watchdog-filter-data-register-dfsdm-chywdatr.md",
              "children": []
            },
            {
              "id": "387afa1d868f",
              "title": "31.7.5 DFSDM channel y data input register (DFSDM_CHyDATINR)",
              "slug": "31-7-5-dfsdm-channel-y-data-input-register-dfsdm-chydatinr",
              "level": 3,
              "start_page": 1185,
              "end_page": 1185,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.7 DFSDM channel y registers (y=0..7) > 31.7.5 DFSDM channel y data input register (DFSDM_CHyDATINR)",
              "file": "10_sections/387afa1d868f__31-7-5-dfsdm-channel-y-data-input-register-dfsdm-chydatinr.md",
              "children": []
            }
          ]
        },
        {
          "id": "f2fc966f60de",
          "title": "31.8 DFSDM filter x module registers (x=0..3)",
          "slug": "31-8-dfsdm-filter-x-module-registers-x-0-3",
          "level": 2,
          "start_page": 1186,
          "end_page": 1209,
          "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3)",
          "file": "10_sections/f2fc966f60de__31-8-dfsdm-filter-x-module-registers-x-0-3.md",
          "children": [
            {
              "id": "297c999e2c69",
              "title": "31.8.1 DFSDM filter x control register 1 (DFSDM_FLTxCR1)",
              "slug": "31-8-1-dfsdm-filter-x-control-register-1-dfsdm-fltxcr1",
              "level": 3,
              "start_page": 1186,
              "end_page": 1188,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.1 DFSDM filter x control register 1 (DFSDM_FLTxCR1)",
              "file": "10_sections/297c999e2c69__31-8-1-dfsdm-filter-x-control-register-1-dfsdm-fltxcr1.md",
              "children": []
            },
            {
              "id": "c7c4ff658bdd",
              "title": "31.8.2 DFSDM filter x control register 2 (DFSDM_FLTxCR2)",
              "slug": "31-8-2-dfsdm-filter-x-control-register-2-dfsdm-fltxcr2",
              "level": 3,
              "start_page": 1189,
              "end_page": 1189,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.2 DFSDM filter x control register 2 (DFSDM_FLTxCR2)",
              "file": "10_sections/c7c4ff658bdd__31-8-2-dfsdm-filter-x-control-register-2-dfsdm-fltxcr2.md",
              "children": []
            },
            {
              "id": "6109db2320cc",
              "title": "31.8.3 DFSDM filter x interrupt and status register (DFSDM_FLTxISR)",
              "slug": "31-8-3-dfsdm-filter-x-interrupt-and-status-register-dfsdm-fltxisr",
              "level": 3,
              "start_page": 1190,
              "end_page": 1191,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.3 DFSDM filter x interrupt and status register (DFSDM_FLTxISR)",
              "file": "10_sections/6109db2320cc__31-8-3-dfsdm-filter-x-interrupt-and-status-register-dfsdm-fltxisr.md",
              "children": []
            },
            {
              "id": "92d3b6343230",
              "title": "31.8.4 DFSDM filter x interrupt flag clear register (DFSDM_FLTxICR)",
              "slug": "31-8-4-dfsdm-filter-x-interrupt-flag-clear-register-dfsdm-fltxicr",
              "level": 3,
              "start_page": 1192,
              "end_page": 1192,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.4 DFSDM filter x interrupt flag clear register (DFSDM_FLTxICR)",
              "file": "10_sections/92d3b6343230__31-8-4-dfsdm-filter-x-interrupt-flag-clear-register-dfsdm-fltxicr.md",
              "children": []
            },
            {
              "id": "db1ec5885c95",
              "title": "31.8.5 DFSDM filter x injected channel group selection register (DFSDM_FLTxJCHGR)",
              "slug": "31-8-5-dfsdm-filter-x-injected-channel-group-selection-register-dfsdm-fltxjchgr",
              "level": 3,
              "start_page": 1193,
              "end_page": 1193,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.5 DFSDM filter x injected channel group selection register (DFSDM_FLTxJCHGR)",
              "file": "10_sections/db1ec5885c95__31-8-5-dfsdm-filter-x-injected-channel-group-selection-register-dfsdm-fltxjchgr.md",
              "children": []
            },
            {
              "id": "d697e3fce694",
              "title": "31.8.6 DFSDM filter x control register (DFSDM_FLTxFCR)",
              "slug": "31-8-6-dfsdm-filter-x-control-register-dfsdm-fltxfcr",
              "level": 3,
              "start_page": 1193,
              "end_page": 1193,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.6 DFSDM filter x control register (DFSDM_FLTxFCR)",
              "file": "10_sections/d697e3fce694__31-8-6-dfsdm-filter-x-control-register-dfsdm-fltxfcr.md",
              "children": []
            },
            {
              "id": "31f99526d7d0",
              "title": "31.8.7 DFSDM filter x data register for injected group (DFSDM_FLTxJDATAR)",
              "slug": "31-8-7-dfsdm-filter-x-data-register-for-injected-group-dfsdm-fltxjdatar",
              "level": 3,
              "start_page": 1194,
              "end_page": 1194,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.7 DFSDM filter x data register for injected group (DFSDM_FLTxJDATAR)",
              "file": "10_sections/31f99526d7d0__31-8-7-dfsdm-filter-x-data-register-for-injected-group-dfsdm-fltxjdatar.md",
              "children": []
            },
            {
              "id": "bc57f4975e11",
              "title": "31.8.8 DFSDM filter x data register for the regular channel (DFSDM_FLTxRDATAR)",
              "slug": "31-8-8-dfsdm-filter-x-data-register-for-the-regular-channel-dfsdm-fltxrdatar",
              "level": 3,
              "start_page": 1195,
              "end_page": 1195,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.8 DFSDM filter x data register for the regular channel (DFSDM_FLTxRDATAR)",
              "file": "10_sections/bc57f4975e11__31-8-8-dfsdm-filter-x-data-register-for-the-regular-channel-dfsdm-fltxrdatar.md",
              "children": []
            },
            {
              "id": "da18467fb6a5",
              "title": "31.8.9 DFSDM filter x analog watchdog high threshold register (DFSDM_FLTxAWHTR)",
              "slug": "31-8-9-dfsdm-filter-x-analog-watchdog-high-threshold-register-dfsdm-fltxawhtr",
              "level": 3,
              "start_page": 1196,
              "end_page": 1196,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.9 DFSDM filter x analog watchdog high threshold register (DFSDM_FLTxAWHTR)",
              "file": "10_sections/da18467fb6a5__31-8-9-dfsdm-filter-x-analog-watchdog-high-threshold-register-dfsdm-fltxawhtr.md",
              "children": []
            },
            {
              "id": "de1fc082f418",
              "title": "31.8.10 DFSDM filter x analog watchdog low threshold register (DFSDM_FLTxAWLTR)",
              "slug": "31-8-10-dfsdm-filter-x-analog-watchdog-low-threshold-register-dfsdm-fltxawltr",
              "level": 3,
              "start_page": 1196,
              "end_page": 1196,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.10 DFSDM filter x analog watchdog low threshold register (DFSDM_FLTxAWLTR)",
              "file": "10_sections/de1fc082f418__31-8-10-dfsdm-filter-x-analog-watchdog-low-threshold-register-dfsdm-fltxawltr.md",
              "children": []
            },
            {
              "id": "0b9db5aff181",
              "title": "31.8.11 DFSDM filter x analog watchdog status register (DFSDM_FLTxAWSR)",
              "slug": "31-8-11-dfsdm-filter-x-analog-watchdog-status-register-dfsdm-fltxawsr",
              "level": 3,
              "start_page": 1197,
              "end_page": 1197,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.11 DFSDM filter x analog watchdog status register (DFSDM_FLTxAWSR)",
              "file": "10_sections/0b9db5aff181__31-8-11-dfsdm-filter-x-analog-watchdog-status-register-dfsdm-fltxawsr.md",
              "children": []
            },
            {
              "id": "75a6ea30e71b",
              "title": "31.8.12 DFSDM filter x analog watchdog clear flag register (DFSDM_FLTxAWCFR)",
              "slug": "31-8-12-dfsdm-filter-x-analog-watchdog-clear-flag-register-dfsdm-fltxawcfr",
              "level": 3,
              "start_page": 1198,
              "end_page": 1198,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.12 DFSDM filter x analog watchdog clear flag register (DFSDM_FLTxAWCFR)",
              "file": "10_sections/75a6ea30e71b__31-8-12-dfsdm-filter-x-analog-watchdog-clear-flag-register-dfsdm-fltxawcfr.md",
              "children": []
            },
            {
              "id": "bbec0a7ad084",
              "title": "31.8.13 DFSDM filter x extremes detector maximum register (DFSDM_FLTxEXMAX)",
              "slug": "31-8-13-dfsdm-filter-x-extremes-detector-maximum-register-dfsdm-fltxexmax",
              "level": 3,
              "start_page": 1198,
              "end_page": 1198,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.13 DFSDM filter x extremes detector maximum register (DFSDM_FLTxEXMAX)",
              "file": "10_sections/bbec0a7ad084__31-8-13-dfsdm-filter-x-extremes-detector-maximum-register-dfsdm-fltxexmax.md",
              "children": []
            },
            {
              "id": "52953e71f76c",
              "title": "31.8.14 DFSDM filter x extremes detector minimum register (DFSDM_FLTxEXMIN)",
              "slug": "31-8-14-dfsdm-filter-x-extremes-detector-minimum-register-dfsdm-fltxexmin",
              "level": 3,
              "start_page": 1199,
              "end_page": 1199,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.14 DFSDM filter x extremes detector minimum register (DFSDM_FLTxEXMIN)",
              "file": "10_sections/52953e71f76c__31-8-14-dfsdm-filter-x-extremes-detector-minimum-register-dfsdm-fltxexmin.md",
              "children": []
            },
            {
              "id": "1945e1fe680c",
              "title": "31.8.15 DFSDM filter x conversion timer register (DFSDM_FLTxCNVTIMR)",
              "slug": "31-8-15-dfsdm-filter-x-conversion-timer-register-dfsdm-fltxcnvtimr",
              "level": 3,
              "start_page": 1199,
              "end_page": 1199,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.15 DFSDM filter x conversion timer register (DFSDM_FLTxCNVTIMR)",
              "file": "10_sections/1945e1fe680c__31-8-15-dfsdm-filter-x-conversion-timer-register-dfsdm-fltxcnvtimr.md",
              "children": []
            },
            {
              "id": "c6ea3de05613",
              "title": "31.8.16 DFSDM register map",
              "slug": "31-8-16-dfsdm-register-map",
              "level": 3,
              "start_page": 1200,
              "end_page": 1209,
              "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.16 DFSDM register map",
              "file": "10_sections/c6ea3de05613__31-8-16-dfsdm-register-map.md",
              "children": [
                {
                  "id": "787be97437c5",
                  "title": "Table 259. DFSDM register map and reset values",
                  "slug": "table-259-dfsdm-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1200,
                  "end_page": 1209,
                  "breadcrumb": "31 Digital filter for sigma delta modulators (DFSDM) > 31.8 DFSDM filter x module registers (x=0..3) > 31.8.16 DFSDM register map > Table 259. DFSDM register map and reset values",
                  "file": "10_sections/787be97437c5__table-259-dfsdm-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "668de4e9fe45",
      "title": "32 Digital camera interface (DCMI)",
      "slug": "32-digital-camera-interface-dcmi",
      "level": 1,
      "start_page": 1210,
      "end_page": 1232,
      "breadcrumb": "32 Digital camera interface (DCMI)",
      "file": "10_sections/668de4e9fe45__32-digital-camera-interface-dcmi.md",
      "children": [
        {
          "id": "d4c85c4e3861",
          "title": "32.1 Introduction",
          "slug": "32-1-introduction",
          "level": 2,
          "start_page": 1210,
          "end_page": 1220,
          "breadcrumb": "32 Digital camera interface (DCMI) > 32.1 Introduction",
          "file": "10_sections/d4c85c4e3861__32-1-introduction.md",
          "children": []
        },
        {
          "id": "fb80995a280b",
          "title": "32.2 DCMI main features",
          "slug": "32-2-dcmi-main-features",
          "level": 2,
          "start_page": 1210,
          "end_page": 1220,
          "breadcrumb": "32 Digital camera interface (DCMI) > 32.2 DCMI main features",
          "file": "10_sections/fb80995a280b__32-2-dcmi-main-features.md",
          "children": []
        },
        {
          "id": "491156d86c8b",
          "title": "32.3 DCMI functional description",
          "slug": "32-3-dcmi-functional-description",
          "level": 2,
          "start_page": 1210,
          "end_page": 1220,
          "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description",
          "file": "10_sections/491156d86c8b__32-3-dcmi-functional-description.md",
          "children": [
            {
              "id": "5fd575dd575c",
              "title": "32.3.1 DCMI block diagram",
              "slug": "32-3-1-dcmi-block-diagram",
              "level": 3,
              "start_page": 1211,
              "end_page": 1211,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.1 DCMI block diagram",
              "file": "10_sections/5fd575dd575c__32-3-1-dcmi-block-diagram.md",
              "children": [
                {
                  "id": "2ef2409ed1b2",
                  "title": "Figure 242. DCMI block diagram",
                  "slug": "figure-242-dcmi-block-diagram",
                  "level": 4,
                  "start_page": 1211,
                  "end_page": 1211,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.1 DCMI block diagram > Figure 242. DCMI block diagram",
                  "file": "10_sections/2ef2409ed1b2__figure-242-dcmi-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "e5e49be8e569",
              "title": "32.3.2 DCMI pins and internal signals",
              "slug": "32-3-2-dcmi-pins-and-internal-signals",
              "level": 3,
              "start_page": 1211,
              "end_page": 1211,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.2 DCMI pins and internal signals",
              "file": "10_sections/e5e49be8e569__32-3-2-dcmi-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "02a1242bd068",
                  "title": "Table 260. DCMI input/output pins",
                  "slug": "table-260-dcmi-input-output-pins",
                  "level": 4,
                  "start_page": 1211,
                  "end_page": 1211,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.2 DCMI pins and internal signals > Table 260. DCMI input/output pins",
                  "file": "10_sections/02a1242bd068__table-260-dcmi-input-output-pins.md",
                  "children": []
                },
                {
                  "id": "d1505f771c2d",
                  "title": "Table 261. DCMI internal input/output signals",
                  "slug": "table-261-dcmi-internal-input-output-signals",
                  "level": 4,
                  "start_page": 1211,
                  "end_page": 1211,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.2 DCMI pins and internal signals > Table 261. DCMI internal input/output signals",
                  "file": "10_sections/d1505f771c2d__table-261-dcmi-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "83b345843ae3",
              "title": "32.3.3 DCMI clocks",
              "slug": "32-3-3-dcmi-clocks",
              "level": 3,
              "start_page": 1212,
              "end_page": 1213,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.3 DCMI clocks",
              "file": "10_sections/83b345843ae3__32-3-3-dcmi-clocks.md",
              "children": []
            },
            {
              "id": "a3ec82ba2a5a",
              "title": "32.3.4 DCMI DMA interface",
              "slug": "32-3-4-dcmi-dma-interface",
              "level": 3,
              "start_page": 1212,
              "end_page": 1213,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.4 DCMI DMA interface",
              "file": "10_sections/a3ec82ba2a5a__32-3-4-dcmi-dma-interface.md",
              "children": []
            },
            {
              "id": "0c1fe43dca78",
              "title": "32.3.5 DCMI physical interface",
              "slug": "32-3-5-dcmi-physical-interface",
              "level": 3,
              "start_page": 1212,
              "end_page": 1213,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.5 DCMI physical interface",
              "file": "10_sections/0c1fe43dca78__32-3-5-dcmi-physical-interface.md",
              "children": [
                {
                  "id": "21fd3db9a843",
                  "title": "Figure 243. DCMI signal waveforms",
                  "slug": "figure-243-dcmi-signal-waveforms",
                  "level": 4,
                  "start_page": 1212,
                  "end_page": 1212,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.5 DCMI physical interface > Figure 243. DCMI signal waveforms",
                  "file": "10_sections/21fd3db9a843__figure-243-dcmi-signal-waveforms.md",
                  "children": []
                },
                {
                  "id": "7ffc53cdcc81",
                  "title": "Table 262. Positioning of captured data bytes in 32-bit words (8-bit width)",
                  "slug": "table-262-positioning-of-captured-data-bytes-in-32-bit-words-8-bit-width",
                  "level": 4,
                  "start_page": 1213,
                  "end_page": 1213,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.5 DCMI physical interface > Table 262. Positioning of captured data bytes in 32-bit words (8-bit width)",
                  "file": "10_sections/7ffc53cdcc81__table-262-positioning-of-captured-data-bytes-in-32-bit-words-8-bit-width.md",
                  "children": []
                },
                {
                  "id": "e2efc98758a4",
                  "title": "Table 263. Positioning of captured data bytes in 32-bit words (10-bit width)",
                  "slug": "table-263-positioning-of-captured-data-bytes-in-32-bit-words-10-bit-width",
                  "level": 4,
                  "start_page": 1213,
                  "end_page": 1213,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.5 DCMI physical interface > Table 263. Positioning of captured data bytes in 32-bit words (10-bit width)",
                  "file": "10_sections/e2efc98758a4__table-263-positioning-of-captured-data-bytes-in-32-bit-words-10-bit-width.md",
                  "children": []
                },
                {
                  "id": "8a3b38a728a5",
                  "title": "Table 264. Positioning of captured data bytes in 32-bit words (12-bit width)",
                  "slug": "table-264-positioning-of-captured-data-bytes-in-32-bit-words-12-bit-width",
                  "level": 4,
                  "start_page": 1213,
                  "end_page": 1213,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.5 DCMI physical interface > Table 264. Positioning of captured data bytes in 32-bit words (12-bit width)",
                  "file": "10_sections/8a3b38a728a5__table-264-positioning-of-captured-data-bytes-in-32-bit-words-12-bit-width.md",
                  "children": []
                },
                {
                  "id": "1570acbaf1a8",
                  "title": "Table 265. Positioning of captured data bytes in 32-bit words (14-bit width)",
                  "slug": "table-265-positioning-of-captured-data-bytes-in-32-bit-words-14-bit-width",
                  "level": 4,
                  "start_page": 1214,
                  "end_page": 1215,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.5 DCMI physical interface > Table 265. Positioning of captured data bytes in 32-bit words (14-bit width)",
                  "file": "10_sections/1570acbaf1a8__table-265-positioning-of-captured-data-bytes-in-32-bit-words-14-bit-width.md",
                  "children": []
                }
              ]
            },
            {
              "id": "efe11a9a22d0",
              "title": "32.3.6 DCMI synchronization",
              "slug": "32-3-6-dcmi-synchronization",
              "level": 3,
              "start_page": 1214,
              "end_page": 1215,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.6 DCMI synchronization",
              "file": "10_sections/efe11a9a22d0__32-3-6-dcmi-synchronization.md",
              "children": [
                {
                  "id": "ab2c86e42482",
                  "title": "Figure 244. Timing diagram",
                  "slug": "figure-244-timing-diagram",
                  "level": 4,
                  "start_page": 1214,
                  "end_page": 1215,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.6 DCMI synchronization > Figure 244. Timing diagram",
                  "file": "10_sections/ab2c86e42482__figure-244-timing-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "03b92b9562ed",
              "title": "32.3.7 DCMI capture modes",
              "slug": "32-3-7-dcmi-capture-modes",
              "level": 3,
              "start_page": 1216,
              "end_page": 1216,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.7 DCMI capture modes",
              "file": "10_sections/03b92b9562ed__32-3-7-dcmi-capture-modes.md",
              "children": [
                {
                  "id": "71a5f9bf824d",
                  "title": "Figure 245. Frame capture waveforms in snapshot mode",
                  "slug": "figure-245-frame-capture-waveforms-in-snapshot-mode",
                  "level": 4,
                  "start_page": 1216,
                  "end_page": 1216,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.7 DCMI capture modes > Figure 245. Frame capture waveforms in snapshot mode",
                  "file": "10_sections/71a5f9bf824d__figure-245-frame-capture-waveforms-in-snapshot-mode.md",
                  "children": []
                },
                {
                  "id": "176a317b6a67",
                  "title": "Figure 246. Frame capture waveforms in continuous grab mode",
                  "slug": "figure-246-frame-capture-waveforms-in-continuous-grab-mode",
                  "level": 4,
                  "start_page": 1217,
                  "end_page": 1217,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.7 DCMI capture modes > Figure 246. Frame capture waveforms in continuous grab mode",
                  "file": "10_sections/176a317b6a67__figure-246-frame-capture-waveforms-in-continuous-grab-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "bc5410794115",
              "title": "32.3.8 DCMI crop feature",
              "slug": "32-3-8-dcmi-crop-feature",
              "level": 3,
              "start_page": 1217,
              "end_page": 1217,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.8 DCMI crop feature",
              "file": "10_sections/bc5410794115__32-3-8-dcmi-crop-feature.md",
              "children": [
                {
                  "id": "587ff8baf774",
                  "title": "Figure 247. Coordinates and size of the window after cropping",
                  "slug": "figure-247-coordinates-and-size-of-the-window-after-cropping",
                  "level": 4,
                  "start_page": 1217,
                  "end_page": 1217,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.8 DCMI crop feature > Figure 247. Coordinates and size of the window after cropping",
                  "file": "10_sections/587ff8baf774__figure-247-coordinates-and-size-of-the-window-after-cropping.md",
                  "children": []
                },
                {
                  "id": "f4900cfb23d2",
                  "title": "Figure 248. Data capture waveforms",
                  "slug": "figure-248-data-capture-waveforms",
                  "level": 4,
                  "start_page": 1218,
                  "end_page": 1218,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.8 DCMI crop feature > Figure 248. Data capture waveforms",
                  "file": "10_sections/f4900cfb23d2__figure-248-data-capture-waveforms.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f234d24ef6c8",
              "title": "32.3.9 DCMI JPEG format",
              "slug": "32-3-9-dcmi-jpeg-format",
              "level": 3,
              "start_page": 1218,
              "end_page": 1218,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.9 DCMI JPEG format",
              "file": "10_sections/f234d24ef6c8__32-3-9-dcmi-jpeg-format.md",
              "children": []
            },
            {
              "id": "fa170b1131bd",
              "title": "32.3.10 DCMI FIFO",
              "slug": "32-3-10-dcmi-fifo",
              "level": 3,
              "start_page": 1218,
              "end_page": 1218,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.10 DCMI FIFO",
              "file": "10_sections/fa170b1131bd__32-3-10-dcmi-fifo.md",
              "children": []
            },
            {
              "id": "a0eaf35a9491",
              "title": "32.3.11 DCMI data format description",
              "slug": "32-3-11-dcmi-data-format-description",
              "level": 3,
              "start_page": 1219,
              "end_page": 1220,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.11 DCMI data format description",
              "file": "10_sections/a0eaf35a9491__32-3-11-dcmi-data-format-description.md",
              "children": [
                {
                  "id": "cc058f2c54ea",
                  "title": "Figure 249. Pixel raster scan order",
                  "slug": "figure-249-pixel-raster-scan-order",
                  "level": 4,
                  "start_page": 1219,
                  "end_page": 1219,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.11 DCMI data format description > Figure 249. Pixel raster scan order",
                  "file": "10_sections/cc058f2c54ea__figure-249-pixel-raster-scan-order.md",
                  "children": []
                },
                {
                  "id": "e19198d95498",
                  "title": "Table 266. Data storage in monochrome progressive video format",
                  "slug": "table-266-data-storage-in-monochrome-progressive-video-format",
                  "level": 4,
                  "start_page": 1219,
                  "end_page": 1219,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.11 DCMI data format description > Table 266. Data storage in monochrome progressive video format",
                  "file": "10_sections/e19198d95498__table-266-data-storage-in-monochrome-progressive-video-format.md",
                  "children": []
                },
                {
                  "id": "ce127eb6bec3",
                  "title": "Table 267. Data storage in RGB progressive video format",
                  "slug": "table-267-data-storage-in-rgb-progressive-video-format",
                  "level": 4,
                  "start_page": 1220,
                  "end_page": 1220,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.11 DCMI data format description > Table 267. Data storage in RGB progressive video format",
                  "file": "10_sections/ce127eb6bec3__table-267-data-storage-in-rgb-progressive-video-format.md",
                  "children": []
                },
                {
                  "id": "520380b8ce17",
                  "title": "Table 268. Data storage in YCbCr progressive video format",
                  "slug": "table-268-data-storage-in-ycbcr-progressive-video-format",
                  "level": 4,
                  "start_page": 1220,
                  "end_page": 1220,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.11 DCMI data format description > Table 268. Data storage in YCbCr progressive video format",
                  "file": "10_sections/520380b8ce17__table-268-data-storage-in-ycbcr-progressive-video-format.md",
                  "children": []
                },
                {
                  "id": "4cc3132045cf",
                  "title": "Table 269. Data storage in YCbCr progressive video format - Y extraction mode",
                  "slug": "table-269-data-storage-in-ycbcr-progressive-video-format-y-extraction-mode",
                  "level": 4,
                  "start_page": 1221,
                  "end_page": 1221,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.3 DCMI functional description > 32.3.11 DCMI data format description > Table 269. Data storage in YCbCr progressive video format - Y extraction mode",
                  "file": "10_sections/4cc3132045cf__table-269-data-storage-in-ycbcr-progressive-video-format-y-extraction-mode.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "095d71bfe70c",
          "title": "32.4 DCMI interrupts",
          "slug": "32-4-dcmi-interrupts",
          "level": 2,
          "start_page": 1221,
          "end_page": 1221,
          "breadcrumb": "32 Digital camera interface (DCMI) > 32.4 DCMI interrupts",
          "file": "10_sections/095d71bfe70c__32-4-dcmi-interrupts.md",
          "children": [
            {
              "id": "38587eba0a15",
              "title": "Table 270. DCMI interrupts",
              "slug": "table-270-dcmi-interrupts",
              "level": 3,
              "start_page": 1221,
              "end_page": 1221,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.4 DCMI interrupts > Table 270. DCMI interrupts",
              "file": "10_sections/38587eba0a15__table-270-dcmi-interrupts.md",
              "children": []
            }
          ]
        },
        {
          "id": "363c12b8008c",
          "title": "32.5 DCMI registers",
          "slug": "32-5-dcmi-registers",
          "level": 2,
          "start_page": 1222,
          "end_page": 1232,
          "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers",
          "file": "10_sections/363c12b8008c__32-5-dcmi-registers.md",
          "children": [
            {
              "id": "1aa78c247fdd",
              "title": "32.5.1 DCMI control register (DCMI_CR)",
              "slug": "32-5-1-dcmi-control-register-dcmi-cr",
              "level": 3,
              "start_page": 1222,
              "end_page": 1223,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers > 32.5.1 DCMI control register (DCMI_CR)",
              "file": "10_sections/1aa78c247fdd__32-5-1-dcmi-control-register-dcmi-cr.md",
              "children": []
            },
            {
              "id": "077ebf25a9f3",
              "title": "32.5.2 DCMI status register (DCMI_SR)",
              "slug": "32-5-2-dcmi-status-register-dcmi-sr",
              "level": 3,
              "start_page": 1224,
              "end_page": 1224,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers > 32.5.2 DCMI status register (DCMI_SR)",
              "file": "10_sections/077ebf25a9f3__32-5-2-dcmi-status-register-dcmi-sr.md",
              "children": []
            },
            {
              "id": "ef4fc9668278",
              "title": "32.5.3 DCMI raw interrupt status register (DCMI_RIS)",
              "slug": "32-5-3-dcmi-raw-interrupt-status-register-dcmi-ris",
              "level": 3,
              "start_page": 1225,
              "end_page": 1225,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers > 32.5.3 DCMI raw interrupt status register (DCMI_RIS)",
              "file": "10_sections/ef4fc9668278__32-5-3-dcmi-raw-interrupt-status-register-dcmi-ris.md",
              "children": []
            },
            {
              "id": "e3c4ced2603f",
              "title": "32.5.4 DCMI interrupt enable register (DCMI_IER)",
              "slug": "32-5-4-dcmi-interrupt-enable-register-dcmi-ier",
              "level": 3,
              "start_page": 1226,
              "end_page": 1226,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers > 32.5.4 DCMI interrupt enable register (DCMI_IER)",
              "file": "10_sections/e3c4ced2603f__32-5-4-dcmi-interrupt-enable-register-dcmi-ier.md",
              "children": []
            },
            {
              "id": "6f303632f5c0",
              "title": "32.5.5 DCMI masked interrupt status register (DCMI_MIS)",
              "slug": "32-5-5-dcmi-masked-interrupt-status-register-dcmi-mis",
              "level": 3,
              "start_page": 1227,
              "end_page": 1227,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers > 32.5.5 DCMI masked interrupt status register (DCMI_MIS)",
              "file": "10_sections/6f303632f5c0__32-5-5-dcmi-masked-interrupt-status-register-dcmi-mis.md",
              "children": []
            },
            {
              "id": "d0da1c8723b3",
              "title": "32.5.6 DCMI interrupt clear register (DCMI_ICR)",
              "slug": "32-5-6-dcmi-interrupt-clear-register-dcmi-icr",
              "level": 3,
              "start_page": 1228,
              "end_page": 1228,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers > 32.5.6 DCMI interrupt clear register (DCMI_ICR)",
              "file": "10_sections/d0da1c8723b3__32-5-6-dcmi-interrupt-clear-register-dcmi-icr.md",
              "children": []
            },
            {
              "id": "ca11a508d46b",
              "title": "32.5.7 DCMI embedded synchronization code register (DCMI_ESCR)",
              "slug": "32-5-7-dcmi-embedded-synchronization-code-register-dcmi-escr",
              "level": 3,
              "start_page": 1228,
              "end_page": 1228,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers > 32.5.7 DCMI embedded synchronization code register (DCMI_ESCR)",
              "file": "10_sections/ca11a508d46b__32-5-7-dcmi-embedded-synchronization-code-register-dcmi-escr.md",
              "children": []
            },
            {
              "id": "f7cf870bb2c9",
              "title": "32.5.8 DCMI embedded synchronization unmask register (DCMI_ESUR)",
              "slug": "32-5-8-dcmi-embedded-synchronization-unmask-register-dcmi-esur",
              "level": 3,
              "start_page": 1229,
              "end_page": 1229,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers > 32.5.8 DCMI embedded synchronization unmask register (DCMI_ESUR)",
              "file": "10_sections/f7cf870bb2c9__32-5-8-dcmi-embedded-synchronization-unmask-register-dcmi-esur.md",
              "children": []
            },
            {
              "id": "b88b0f8ce6e5",
              "title": "32.5.9 DCMI crop window start (DCMI_CWSTRT)",
              "slug": "32-5-9-dcmi-crop-window-start-dcmi-cwstrt",
              "level": 3,
              "start_page": 1230,
              "end_page": 1230,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers > 32.5.9 DCMI crop window start (DCMI_CWSTRT)",
              "file": "10_sections/b88b0f8ce6e5__32-5-9-dcmi-crop-window-start-dcmi-cwstrt.md",
              "children": []
            },
            {
              "id": "c79bcd74acb0",
              "title": "32.5.10 DCMI crop window size (DCMI_CWSIZE)",
              "slug": "32-5-10-dcmi-crop-window-size-dcmi-cwsize",
              "level": 3,
              "start_page": 1230,
              "end_page": 1230,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers > 32.5.10 DCMI crop window size (DCMI_CWSIZE)",
              "file": "10_sections/c79bcd74acb0__32-5-10-dcmi-crop-window-size-dcmi-cwsize.md",
              "children": []
            },
            {
              "id": "dcc75a5d81ab",
              "title": "32.5.11 DCMI data register (DCMI_DR)",
              "slug": "32-5-11-dcmi-data-register-dcmi-dr",
              "level": 3,
              "start_page": 1231,
              "end_page": 1232,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers > 32.5.11 DCMI data register (DCMI_DR)",
              "file": "10_sections/dcc75a5d81ab__32-5-11-dcmi-data-register-dcmi-dr.md",
              "children": []
            },
            {
              "id": "a6b8b4a0467f",
              "title": "32.5.12 DCMI register map",
              "slug": "32-5-12-dcmi-register-map",
              "level": 3,
              "start_page": 1231,
              "end_page": 1232,
              "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers > 32.5.12 DCMI register map",
              "file": "10_sections/a6b8b4a0467f__32-5-12-dcmi-register-map.md",
              "children": [
                {
                  "id": "ad921c3c70cc",
                  "title": "Table 271. DCMI register map and reset values",
                  "slug": "table-271-dcmi-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1231,
                  "end_page": 1232,
                  "breadcrumb": "32 Digital camera interface (DCMI) > 32.5 DCMI registers > 32.5.12 DCMI register map > Table 271. DCMI register map and reset values",
                  "file": "10_sections/ad921c3c70cc__table-271-dcmi-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "4a4af69b406f",
      "title": "33 LCD-TFT display controller (LTDC)",
      "slug": "33-lcd-tft-display-controller-ltdc",
      "level": 1,
      "start_page": 1233,
      "end_page": 1263,
      "breadcrumb": "33 LCD-TFT display controller (LTDC)",
      "file": "10_sections/4a4af69b406f__33-lcd-tft-display-controller-ltdc.md",
      "children": [
        {
          "id": "00111bf9312d",
          "title": "33.1 Introduction",
          "slug": "33-1-introduction",
          "level": 2,
          "start_page": 1233,
          "end_page": 1233,
          "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.1 Introduction",
          "file": "10_sections/00111bf9312d__33-1-introduction.md",
          "children": []
        },
        {
          "id": "15fc69f397c9",
          "title": "33.2 LTDC main features",
          "slug": "33-2-ltdc-main-features",
          "level": 2,
          "start_page": 1233,
          "end_page": 1233,
          "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.2 LTDC main features",
          "file": "10_sections/15fc69f397c9__33-2-ltdc-main-features.md",
          "children": []
        },
        {
          "id": "4cb07146ad01",
          "title": "33.3 LTDC functional description",
          "slug": "33-3-ltdc-functional-description",
          "level": 2,
          "start_page": 1234,
          "end_page": 1236,
          "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.3 LTDC functional description",
          "file": "10_sections/4cb07146ad01__33-3-ltdc-functional-description.md",
          "children": [
            {
              "id": "dd4c1fdce80e",
              "title": "33.3.1 LTDC block diagram",
              "slug": "33-3-1-ltdc-block-diagram",
              "level": 3,
              "start_page": 1234,
              "end_page": 1234,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.3 LTDC functional description > 33.3.1 LTDC block diagram",
              "file": "10_sections/dd4c1fdce80e__33-3-1-ltdc-block-diagram.md",
              "children": [
                {
                  "id": "bd93e4647107",
                  "title": "Figure 250. LTDC block diagram",
                  "slug": "figure-250-ltdc-block-diagram",
                  "level": 4,
                  "start_page": 1234,
                  "end_page": 1234,
                  "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.3 LTDC functional description > 33.3.1 LTDC block diagram > Figure 250. LTDC block diagram",
                  "file": "10_sections/bd93e4647107__figure-250-ltdc-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1c3e8d5bbc7b",
              "title": "33.3.2 LTDC pins and internal signals",
              "slug": "33-3-2-ltdc-pins-and-internal-signals",
              "level": 3,
              "start_page": 1234,
              "end_page": 1234,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.3 LTDC functional description > 33.3.2 LTDC pins and internal signals",
              "file": "10_sections/1c3e8d5bbc7b__33-3-2-ltdc-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "8b84390d6134",
                  "title": "Table 272. LTDC external pins",
                  "slug": "table-272-ltdc-external-pins",
                  "level": 4,
                  "start_page": 1234,
                  "end_page": 1234,
                  "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.3 LTDC functional description > 33.3.2 LTDC pins and internal signals > Table 272. LTDC external pins",
                  "file": "10_sections/8b84390d6134__table-272-ltdc-external-pins.md",
                  "children": []
                },
                {
                  "id": "26a62e3ffaf1",
                  "title": "Table 273. LTDC internal signals",
                  "slug": "table-273-ltdc-internal-signals",
                  "level": 4,
                  "start_page": 1235,
                  "end_page": 1235,
                  "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.3 LTDC functional description > 33.3.2 LTDC pins and internal signals > Table 273. LTDC internal signals",
                  "file": "10_sections/26a62e3ffaf1__table-273-ltdc-internal-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5f7ec676e5a2",
              "title": "33.3.3 LTDC reset and clocks",
              "slug": "33-3-3-ltdc-reset-and-clocks",
              "level": 3,
              "start_page": 1235,
              "end_page": 1236,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.3 LTDC functional description > 33.3.3 LTDC reset and clocks",
              "file": "10_sections/5f7ec676e5a2__33-3-3-ltdc-reset-and-clocks.md",
              "children": [
                {
                  "id": "13a65f2f67a2",
                  "title": "Table 274. Clock domain for each register",
                  "slug": "table-274-clock-domain-for-each-register",
                  "level": 4,
                  "start_page": 1235,
                  "end_page": 1235,
                  "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.3 LTDC functional description > 33.3.3 LTDC reset and clocks > Table 274. Clock domain for each register",
                  "file": "10_sections/13a65f2f67a2__table-274-clock-domain-for-each-register.md",
                  "children": []
                },
                {
                  "id": "855c53243764",
                  "title": "Table 275. LTDC register access and update durations",
                  "slug": "table-275-ltdc-register-access-and-update-durations",
                  "level": 4,
                  "start_page": 1236,
                  "end_page": 1236,
                  "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.3 LTDC functional description > 33.3.3 LTDC reset and clocks > Table 275. LTDC register access and update durations",
                  "file": "10_sections/855c53243764__table-275-ltdc-register-access-and-update-durations.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "96a16d0eb8da",
          "title": "33.4 LTDC programmable parameters",
          "slug": "33-4-ltdc-programmable-parameters",
          "level": 2,
          "start_page": 1237,
          "end_page": 1242,
          "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.4 LTDC programmable parameters",
          "file": "10_sections/96a16d0eb8da__33-4-ltdc-programmable-parameters.md",
          "children": [
            {
              "id": "afc61b084a5e",
              "title": "33.4.1 LTDC global configuration parameters",
              "slug": "33-4-1-ltdc-global-configuration-parameters",
              "level": 3,
              "start_page": 1237,
              "end_page": 1238,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.4 LTDC programmable parameters > 33.4.1 LTDC global configuration parameters",
              "file": "10_sections/afc61b084a5e__33-4-1-ltdc-global-configuration-parameters.md",
              "children": [
                {
                  "id": "002ea3839932",
                  "title": "Figure 251. LTDC synchronous timings",
                  "slug": "figure-251-ltdc-synchronous-timings",
                  "level": 4,
                  "start_page": 1237,
                  "end_page": 1238,
                  "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.4 LTDC programmable parameters > 33.4.1 LTDC global configuration parameters > Figure 251. LTDC synchronous timings",
                  "file": "10_sections/002ea3839932__figure-251-ltdc-synchronous-timings.md",
                  "children": []
                }
              ]
            },
            {
              "id": "764955b5c49b",
              "title": "33.4.2 Layer programmable parameters",
              "slug": "33-4-2-layer-programmable-parameters",
              "level": 3,
              "start_page": 1239,
              "end_page": 1242,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.4 LTDC programmable parameters > 33.4.2 Layer programmable parameters",
              "file": "10_sections/764955b5c49b__33-4-2-layer-programmable-parameters.md",
              "children": [
                {
                  "id": "d22eb4012faa",
                  "title": "Figure 252. Layer window programmable parameters",
                  "slug": "figure-252-layer-window-programmable-parameters",
                  "level": 4,
                  "start_page": 1240,
                  "end_page": 1241,
                  "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.4 LTDC programmable parameters > 33.4.2 Layer programmable parameters > Figure 252. Layer window programmable parameters",
                  "file": "10_sections/d22eb4012faa__figure-252-layer-window-programmable-parameters.md",
                  "children": []
                },
                {
                  "id": "a45cb5756f08",
                  "title": "Table 276. Pixel data mapping versus color format",
                  "slug": "table-276-pixel-data-mapping-versus-color-format",
                  "level": 4,
                  "start_page": 1240,
                  "end_page": 1241,
                  "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.4 LTDC programmable parameters > 33.4.2 Layer programmable parameters > Table 276. Pixel data mapping versus color format",
                  "file": "10_sections/a45cb5756f08__table-276-pixel-data-mapping-versus-color-format.md",
                  "children": []
                },
                {
                  "id": "72f0dc6b8406",
                  "title": "Figure 253. Blending two layers with background",
                  "slug": "figure-253-blending-two-layers-with-background",
                  "level": 4,
                  "start_page": 1242,
                  "end_page": 1242,
                  "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.4 LTDC programmable parameters > 33.4.2 Layer programmable parameters > Figure 253. Blending two layers with background",
                  "file": "10_sections/72f0dc6b8406__figure-253-blending-two-layers-with-background.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "62a931e109bb",
          "title": "33.5 LTDC interrupts",
          "slug": "33-5-ltdc-interrupts",
          "level": 2,
          "start_page": 1243,
          "end_page": 1243,
          "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.5 LTDC interrupts",
          "file": "10_sections/62a931e109bb__33-5-ltdc-interrupts.md",
          "children": [
            {
              "id": "8b141a2721e6",
              "title": "Figure 254. Interrupt events",
              "slug": "figure-254-interrupt-events",
              "level": 3,
              "start_page": 1244,
              "end_page": 1244,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.5 LTDC interrupts > Figure 254. Interrupt events",
              "file": "10_sections/8b141a2721e6__figure-254-interrupt-events.md",
              "children": []
            },
            {
              "id": "638e522304ee",
              "title": "Table 277. LTDC interrupt requests",
              "slug": "table-277-ltdc-interrupt-requests",
              "level": 3,
              "start_page": 1244,
              "end_page": 1244,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.5 LTDC interrupts > Table 277. LTDC interrupt requests",
              "file": "10_sections/638e522304ee__table-277-ltdc-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "25bd50e22305",
          "title": "33.6 LTDC programming procedure",
          "slug": "33-6-ltdc-programming-procedure",
          "level": 2,
          "start_page": 1244,
          "end_page": 1244,
          "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.6 LTDC programming procedure",
          "file": "10_sections/25bd50e22305__33-6-ltdc-programming-procedure.md",
          "children": []
        },
        {
          "id": "db4c9bb6fdbf",
          "title": "33.7 LTDC registers",
          "slug": "33-7-ltdc-registers",
          "level": 2,
          "start_page": 1245,
          "end_page": 1263,
          "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers",
          "file": "10_sections/db4c9bb6fdbf__33-7-ltdc-registers.md",
          "children": [
            {
              "id": "9cfd09eef43f",
              "title": "33.7.1 LTDC synchronization size configuration register (LTDC_SSCR)",
              "slug": "33-7-1-ltdc-synchronization-size-configuration-register-ltdc-sscr",
              "level": 3,
              "start_page": 1245,
              "end_page": 1245,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.1 LTDC synchronization size configuration register (LTDC_SSCR)",
              "file": "10_sections/9cfd09eef43f__33-7-1-ltdc-synchronization-size-configuration-register-ltdc-sscr.md",
              "children": []
            },
            {
              "id": "118096d4dd3d",
              "title": "33.7.2 LTDC back porch configuration register (LTDC_BPCR)",
              "slug": "33-7-2-ltdc-back-porch-configuration-register-ltdc-bpcr",
              "level": 3,
              "start_page": 1245,
              "end_page": 1245,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.2 LTDC back porch configuration register (LTDC_BPCR)",
              "file": "10_sections/118096d4dd3d__33-7-2-ltdc-back-porch-configuration-register-ltdc-bpcr.md",
              "children": []
            },
            {
              "id": "ec3f80a3b1b2",
              "title": "33.7.3 LTDC active width configuration register (LTDC_AWCR)",
              "slug": "33-7-3-ltdc-active-width-configuration-register-ltdc-awcr",
              "level": 3,
              "start_page": 1246,
              "end_page": 1246,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.3 LTDC active width configuration register (LTDC_AWCR)",
              "file": "10_sections/ec3f80a3b1b2__33-7-3-ltdc-active-width-configuration-register-ltdc-awcr.md",
              "children": []
            },
            {
              "id": "ff98af18474a",
              "title": "33.7.4 LTDC total width configuration register (LTDC_TWCR)",
              "slug": "33-7-4-ltdc-total-width-configuration-register-ltdc-twcr",
              "level": 3,
              "start_page": 1247,
              "end_page": 1248,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.4 LTDC total width configuration register (LTDC_TWCR)",
              "file": "10_sections/ff98af18474a__33-7-4-ltdc-total-width-configuration-register-ltdc-twcr.md",
              "children": []
            },
            {
              "id": "08fdf4dc98d1",
              "title": "33.7.5 LTDC global control register (LTDC_GCR)",
              "slug": "33-7-5-ltdc-global-control-register-ltdc-gcr",
              "level": 3,
              "start_page": 1247,
              "end_page": 1248,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.5 LTDC global control register (LTDC_GCR)",
              "file": "10_sections/08fdf4dc98d1__33-7-5-ltdc-global-control-register-ltdc-gcr.md",
              "children": []
            },
            {
              "id": "b3d26e2849df",
              "title": "33.7.6 LTDC shadow reload configuration register (LTDC_SRCR)",
              "slug": "33-7-6-ltdc-shadow-reload-configuration-register-ltdc-srcr",
              "level": 3,
              "start_page": 1249,
              "end_page": 1249,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.6 LTDC shadow reload configuration register (LTDC_SRCR)",
              "file": "10_sections/b3d26e2849df__33-7-6-ltdc-shadow-reload-configuration-register-ltdc-srcr.md",
              "children": []
            },
            {
              "id": "f82cb716b9d7",
              "title": "33.7.7 LTDC background color configuration register (LTDC_BCCR)",
              "slug": "33-7-7-ltdc-background-color-configuration-register-ltdc-bccr",
              "level": 3,
              "start_page": 1249,
              "end_page": 1249,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.7 LTDC background color configuration register (LTDC_BCCR)",
              "file": "10_sections/f82cb716b9d7__33-7-7-ltdc-background-color-configuration-register-ltdc-bccr.md",
              "children": []
            },
            {
              "id": "8ba9a9867b2c",
              "title": "33.7.8 LTDC interrupt enable register (LTDC_IER)",
              "slug": "33-7-8-ltdc-interrupt-enable-register-ltdc-ier",
              "level": 3,
              "start_page": 1250,
              "end_page": 1250,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.8 LTDC interrupt enable register (LTDC_IER)",
              "file": "10_sections/8ba9a9867b2c__33-7-8-ltdc-interrupt-enable-register-ltdc-ier.md",
              "children": []
            },
            {
              "id": "01ab3d5fe15a",
              "title": "33.7.9 LTDC interrupt status register (LTDC_ISR)",
              "slug": "33-7-9-ltdc-interrupt-status-register-ltdc-isr",
              "level": 3,
              "start_page": 1251,
              "end_page": 1251,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.9 LTDC interrupt status register (LTDC_ISR)",
              "file": "10_sections/01ab3d5fe15a__33-7-9-ltdc-interrupt-status-register-ltdc-isr.md",
              "children": []
            },
            {
              "id": "a3c8f64d5944",
              "title": "33.7.10 LTDC interrupt clear register (LTDC_ICR)",
              "slug": "33-7-10-ltdc-interrupt-clear-register-ltdc-icr",
              "level": 3,
              "start_page": 1251,
              "end_page": 1251,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.10 LTDC interrupt clear register (LTDC_ICR)",
              "file": "10_sections/a3c8f64d5944__33-7-10-ltdc-interrupt-clear-register-ltdc-icr.md",
              "children": []
            },
            {
              "id": "2aa4c88ed454",
              "title": "33.7.11 LTDC line interrupt position configuration register (LTDC_LIPCR)",
              "slug": "33-7-11-ltdc-line-interrupt-position-configuration-register-ltdc-lipcr",
              "level": 3,
              "start_page": 1252,
              "end_page": 1252,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.11 LTDC line interrupt position configuration register (LTDC_LIPCR)",
              "file": "10_sections/2aa4c88ed454__33-7-11-ltdc-line-interrupt-position-configuration-register-ltdc-lipcr.md",
              "children": []
            },
            {
              "id": "e816e228c16e",
              "title": "33.7.12 LTDC current position status register (LTDC_CPSR)",
              "slug": "33-7-12-ltdc-current-position-status-register-ltdc-cpsr",
              "level": 3,
              "start_page": 1252,
              "end_page": 1252,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.12 LTDC current position status register (LTDC_CPSR)",
              "file": "10_sections/e816e228c16e__33-7-12-ltdc-current-position-status-register-ltdc-cpsr.md",
              "children": []
            },
            {
              "id": "283d62e22cbb",
              "title": "33.7.13 LTDC current display status register (LTDC_CDSR)",
              "slug": "33-7-13-ltdc-current-display-status-register-ltdc-cdsr",
              "level": 3,
              "start_page": 1253,
              "end_page": 1253,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.13 LTDC current display status register (LTDC_CDSR)",
              "file": "10_sections/283d62e22cbb__33-7-13-ltdc-current-display-status-register-ltdc-cdsr.md",
              "children": []
            },
            {
              "id": "1752e11f2205",
              "title": "33.7.14 LTDC layer x control register (LTDC_LxCR)",
              "slug": "33-7-14-ltdc-layer-x-control-register-ltdc-lxcr",
              "level": 3,
              "start_page": 1253,
              "end_page": 1253,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.14 LTDC layer x control register (LTDC_LxCR)",
              "file": "10_sections/1752e11f2205__33-7-14-ltdc-layer-x-control-register-ltdc-lxcr.md",
              "children": []
            },
            {
              "id": "64b4d08cbf74",
              "title": "33.7.15 LTDC layer x window horizontal position configuration register (LTDC_LxWHPCR)",
              "slug": "33-7-15-ltdc-layer-x-window-horizontal-position-configuration-register-ltdc-lxwhpcr",
              "level": 3,
              "start_page": 1254,
              "end_page": 1254,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.15 LTDC layer x window horizontal position configuration register (LTDC_LxWHPCR)",
              "file": "10_sections/64b4d08cbf74__33-7-15-ltdc-layer-x-window-horizontal-position-configuration-register-ltdc-lxwhpcr.md",
              "children": []
            },
            {
              "id": "cbdc423e0200",
              "title": "33.7.16 LTDC layer x window vertical position configuration register (LTDC_LxWVPCR)",
              "slug": "33-7-16-ltdc-layer-x-window-vertical-position-configuration-register-ltdc-lxwvpcr",
              "level": 3,
              "start_page": 1255,
              "end_page": 1255,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.16 LTDC layer x window vertical position configuration register (LTDC_LxWVPCR)",
              "file": "10_sections/cbdc423e0200__33-7-16-ltdc-layer-x-window-vertical-position-configuration-register-ltdc-lxwvpcr.md",
              "children": []
            },
            {
              "id": "8bb3f64b5e1c",
              "title": "33.7.17 LTDC layer x color keying configuration register (LTDC_LxCKCR)",
              "slug": "33-7-17-ltdc-layer-x-color-keying-configuration-register-ltdc-lxckcr",
              "level": 3,
              "start_page": 1256,
              "end_page": 1256,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.17 LTDC layer x color keying configuration register (LTDC_LxCKCR)",
              "file": "10_sections/8bb3f64b5e1c__33-7-17-ltdc-layer-x-color-keying-configuration-register-ltdc-lxckcr.md",
              "children": []
            },
            {
              "id": "187464950f16",
              "title": "33.7.18 LTDC layer x pixel format configuration register (LTDC_LxPFCR)",
              "slug": "33-7-18-ltdc-layer-x-pixel-format-configuration-register-ltdc-lxpfcr",
              "level": 3,
              "start_page": 1256,
              "end_page": 1256,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.18 LTDC layer x pixel format configuration register (LTDC_LxPFCR)",
              "file": "10_sections/187464950f16__33-7-18-ltdc-layer-x-pixel-format-configuration-register-ltdc-lxpfcr.md",
              "children": []
            },
            {
              "id": "fec9d6a63dbc",
              "title": "33.7.19 LTDC layer x constant alpha configuration register (LTDC_LxCACR)",
              "slug": "33-7-19-ltdc-layer-x-constant-alpha-configuration-register-ltdc-lxcacr",
              "level": 3,
              "start_page": 1257,
              "end_page": 1257,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.19 LTDC layer x constant alpha configuration register (LTDC_LxCACR)",
              "file": "10_sections/fec9d6a63dbc__33-7-19-ltdc-layer-x-constant-alpha-configuration-register-ltdc-lxcacr.md",
              "children": []
            },
            {
              "id": "07514e1ca00e",
              "title": "33.7.20 LTDC layer x default color configuration register (LTDC_LxDCCR)",
              "slug": "33-7-20-ltdc-layer-x-default-color-configuration-register-ltdc-lxdccr",
              "level": 3,
              "start_page": 1257,
              "end_page": 1257,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.20 LTDC layer x default color configuration register (LTDC_LxDCCR)",
              "file": "10_sections/07514e1ca00e__33-7-20-ltdc-layer-x-default-color-configuration-register-ltdc-lxdccr.md",
              "children": []
            },
            {
              "id": "db2ce7ee67b8",
              "title": "33.7.21 LTDC layer x blending factors configuration register (LTDC_LxBFCR)",
              "slug": "33-7-21-ltdc-layer-x-blending-factors-configuration-register-ltdc-lxbfcr",
              "level": 3,
              "start_page": 1258,
              "end_page": 1258,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.21 LTDC layer x blending factors configuration register (LTDC_LxBFCR)",
              "file": "10_sections/db2ce7ee67b8__33-7-21-ltdc-layer-x-blending-factors-configuration-register-ltdc-lxbfcr.md",
              "children": []
            },
            {
              "id": "f84909dd81ea",
              "title": "33.7.22 LTDC layer x color frame buffer address register (LTDC_LxCFBAR)",
              "slug": "33-7-22-ltdc-layer-x-color-frame-buffer-address-register-ltdc-lxcfbar",
              "level": 3,
              "start_page": 1259,
              "end_page": 1259,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.22 LTDC layer x color frame buffer address register (LTDC_LxCFBAR)",
              "file": "10_sections/f84909dd81ea__33-7-22-ltdc-layer-x-color-frame-buffer-address-register-ltdc-lxcfbar.md",
              "children": []
            },
            {
              "id": "6a03871174b3",
              "title": "33.7.23 LTDC layer x color frame buffer length register (LTDC_LxCFBLR)",
              "slug": "33-7-23-ltdc-layer-x-color-frame-buffer-length-register-ltdc-lxcfblr",
              "level": 3,
              "start_page": 1259,
              "end_page": 1259,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.23 LTDC layer x color frame buffer length register (LTDC_LxCFBLR)",
              "file": "10_sections/6a03871174b3__33-7-23-ltdc-layer-x-color-frame-buffer-length-register-ltdc-lxcfblr.md",
              "children": []
            },
            {
              "id": "a6799030a7fc",
              "title": "33.7.24 LTDC layer x color frame buffer line number register (LTDC_LxCFBLNR)",
              "slug": "33-7-24-ltdc-layer-x-color-frame-buffer-line-number-register-ltdc-lxcfblnr",
              "level": 3,
              "start_page": 1260,
              "end_page": 1260,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.24 LTDC layer x color frame buffer line number register (LTDC_LxCFBLNR)",
              "file": "10_sections/a6799030a7fc__33-7-24-ltdc-layer-x-color-frame-buffer-line-number-register-ltdc-lxcfblnr.md",
              "children": []
            },
            {
              "id": "488681762845",
              "title": "33.7.25 LTDC layer x CLUT write register (LTDC_LxCLUTWR)",
              "slug": "33-7-25-ltdc-layer-x-clut-write-register-ltdc-lxclutwr",
              "level": 3,
              "start_page": 1260,
              "end_page": 1260,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.25 LTDC layer x CLUT write register (LTDC_LxCLUTWR)",
              "file": "10_sections/488681762845__33-7-25-ltdc-layer-x-clut-write-register-ltdc-lxclutwr.md",
              "children": []
            },
            {
              "id": "28c68518f129",
              "title": "33.7.26 LTDC register map",
              "slug": "33-7-26-ltdc-register-map",
              "level": 3,
              "start_page": 1261,
              "end_page": 1263,
              "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.26 LTDC register map",
              "file": "10_sections/28c68518f129__33-7-26-ltdc-register-map.md",
              "children": [
                {
                  "id": "13e4a710cb1b",
                  "title": "Table 278. LTDC register map and reset values",
                  "slug": "table-278-ltdc-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1261,
                  "end_page": 1263,
                  "breadcrumb": "33 LCD-TFT display controller (LTDC) > 33.7 LTDC registers > 33.7.26 LTDC register map > Table 278. LTDC register map and reset values",
                  "file": "10_sections/13e4a710cb1b__table-278-ltdc-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "a0a27b267f40",
      "title": "34 DSI Host (DSI)",
      "slug": "34-dsi-host-dsi",
      "level": 1,
      "start_page": 1264,
      "end_page": 1380,
      "breadcrumb": "34 DSI Host (DSI)",
      "file": "10_sections/a0a27b267f40__34-dsi-host-dsi.md",
      "children": [
        {
          "id": "4d41cb408b90",
          "title": "34.1 Introduction",
          "slug": "34-1-introduction",
          "level": 2,
          "start_page": 1264,
          "end_page": 1264,
          "breadcrumb": "34 DSI Host (DSI) > 34.1 Introduction",
          "file": "10_sections/4d41cb408b90__34-1-introduction.md",
          "children": []
        },
        {
          "id": "5d70be116ca5",
          "title": "34.2 Standard and references",
          "slug": "34-2-standard-and-references",
          "level": 2,
          "start_page": 1264,
          "end_page": 1264,
          "breadcrumb": "34 DSI Host (DSI) > 34.2 Standard and references",
          "file": "10_sections/5d70be116ca5__34-2-standard-and-references.md",
          "children": []
        },
        {
          "id": "7340dba30f60",
          "title": "34.3 DSI Host main features",
          "slug": "34-3-dsi-host-main-features",
          "level": 2,
          "start_page": 1265,
          "end_page": 1265,
          "breadcrumb": "34 DSI Host (DSI) > 34.3 DSI Host main features",
          "file": "10_sections/7340dba30f60__34-3-dsi-host-main-features.md",
          "children": []
        },
        {
          "id": "435343e5e3a4",
          "title": "34.4 DSI Host functional description",
          "slug": "34-4-dsi-host-functional-description",
          "level": 2,
          "start_page": 1266,
          "end_page": 1269,
          "breadcrumb": "34 DSI Host (DSI) > 34.4 DSI Host functional description",
          "file": "10_sections/435343e5e3a4__34-4-dsi-host-functional-description.md",
          "children": [
            {
              "id": "54260cc0cdf5",
              "title": "34.4.1 General description",
              "slug": "34-4-1-general-description",
              "level": 3,
              "start_page": 1266,
              "end_page": 1266,
              "breadcrumb": "34 DSI Host (DSI) > 34.4 DSI Host functional description > 34.4.1 General description",
              "file": "10_sections/54260cc0cdf5__34-4-1-general-description.md",
              "children": [
                {
                  "id": "b2f23a2638aa",
                  "title": "Figure 255. DSI block diagram",
                  "slug": "figure-255-dsi-block-diagram",
                  "level": 4,
                  "start_page": 1266,
                  "end_page": 1266,
                  "breadcrumb": "34 DSI Host (DSI) > 34.4 DSI Host functional description > 34.4.1 General description > Figure 255. DSI block diagram",
                  "file": "10_sections/b2f23a2638aa__figure-255-dsi-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a9048a0623a6",
              "title": "34.4.2 DSI Host pins and internal signals",
              "slug": "34-4-2-dsi-host-pins-and-internal-signals",
              "level": 3,
              "start_page": 1266,
              "end_page": 1266,
              "breadcrumb": "34 DSI Host (DSI) > 34.4 DSI Host functional description > 34.4.2 DSI Host pins and internal signals",
              "file": "10_sections/a9048a0623a6__34-4-2-dsi-host-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "5556b5c56493",
                  "title": "Table 279. DSI pins",
                  "slug": "table-279-dsi-pins",
                  "level": 4,
                  "start_page": 1266,
                  "end_page": 1266,
                  "breadcrumb": "34 DSI Host (DSI) > 34.4 DSI Host functional description > 34.4.2 DSI Host pins and internal signals > Table 279. DSI pins",
                  "file": "10_sections/5556b5c56493__table-279-dsi-pins.md",
                  "children": []
                },
                {
                  "id": "cfcede452101",
                  "title": "Table 280. DSI internal input/output signals",
                  "slug": "table-280-dsi-internal-input-output-signals",
                  "level": 4,
                  "start_page": 1267,
                  "end_page": 1267,
                  "breadcrumb": "34 DSI Host (DSI) > 34.4 DSI Host functional description > 34.4.2 DSI Host pins and internal signals > Table 280. DSI internal input/output signals",
                  "file": "10_sections/cfcede452101__table-280-dsi-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5c473dffa7d4",
              "title": "34.4.3 Supported resolutions and frame rates",
              "slug": "34-4-3-supported-resolutions-and-frame-rates",
              "level": 3,
              "start_page": 1267,
              "end_page": 1269,
              "breadcrumb": "34 DSI Host (DSI) > 34.4 DSI Host functional description > 34.4.3 Supported resolutions and frame rates",
              "file": "10_sections/5c473dffa7d4__34-4-3-supported-resolutions-and-frame-rates.md",
              "children": []
            },
            {
              "id": "d3a08ceb346a",
              "title": "34.4.4 System level architecture",
              "slug": "34-4-4-system-level-architecture",
              "level": 3,
              "start_page": 1267,
              "end_page": 1269,
              "breadcrumb": "34 DSI Host (DSI) > 34.4 DSI Host functional description > 34.4.4 System level architecture",
              "file": "10_sections/d3a08ceb346a__34-4-4-system-level-architecture.md",
              "children": [
                {
                  "id": "38bebde63ca5",
                  "title": "Figure 256. DSI Host architecture",
                  "slug": "figure-256-dsi-host-architecture",
                  "level": 4,
                  "start_page": 1268,
                  "end_page": 1269,
                  "breadcrumb": "34 DSI Host (DSI) > 34.4 DSI Host functional description > 34.4.4 System level architecture > Figure 256. DSI Host architecture",
                  "file": "10_sections/38bebde63ca5__figure-256-dsi-host-architecture.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "0767eb374c8c",
          "title": "34.5 Functional description: video mode on LTDC interface",
          "slug": "34-5-functional-description-video-mode-on-ltdc-interface",
          "level": 2,
          "start_page": 1270,
          "end_page": 1274,
          "breadcrumb": "34 DSI Host (DSI) > 34.5 Functional description: video mode on LTDC interface",
          "file": "10_sections/0767eb374c8c__34-5-functional-description-video-mode-on-ltdc-interface.md",
          "children": [
            {
              "id": "3d69f4508017",
              "title": "Table 281. Location of color components in the LTDC interface",
              "slug": "table-281-location-of-color-components-in-the-ltdc-interface",
              "level": 3,
              "start_page": 1270,
              "end_page": 1270,
              "breadcrumb": "34 DSI Host (DSI) > 34.5 Functional description: video mode on LTDC interface > Table 281. Location of color components in the LTDC interface",
              "file": "10_sections/3d69f4508017__table-281-location-of-color-components-in-the-ltdc-interface.md",
              "children": []
            },
            {
              "id": "889425b62b8a",
              "title": "Table 282. Multiplicity of the payload size in pixels for each data type",
              "slug": "table-282-multiplicity-of-the-payload-size-in-pixels-for-each-data-type",
              "level": 3,
              "start_page": 1271,
              "end_page": 1272,
              "breadcrumb": "34 DSI Host (DSI) > 34.5 Functional description: video mode on LTDC interface > Table 282. Multiplicity of the payload size in pixels for each data type",
              "file": "10_sections/889425b62b8a__table-282-multiplicity-of-the-payload-size-in-pixels-for-each-data-type.md",
              "children": []
            },
            {
              "id": "e88eb7e35ac5",
              "title": "34.5.1 Video transmission mode",
              "slug": "34-5-1-video-transmission-mode",
              "level": 3,
              "start_page": 1271,
              "end_page": 1272,
              "breadcrumb": "34 DSI Host (DSI) > 34.5 Functional description: video mode on LTDC interface > 34.5.1 Video transmission mode",
              "file": "10_sections/e88eb7e35ac5__34-5-1-video-transmission-mode.md",
              "children": []
            },
            {
              "id": "f3689a296c49",
              "title": "34.5.2 Updating the LTDC interface configuration in video mode",
              "slug": "34-5-2-updating-the-ltdc-interface-configuration-in-video-mode",
              "level": 3,
              "start_page": 1273,
              "end_page": 1274,
              "breadcrumb": "34 DSI Host (DSI) > 34.5 Functional description: video mode on LTDC interface > 34.5.2 Updating the LTDC interface configuration in video mode",
              "file": "10_sections/f3689a296c49__34-5-2-updating-the-ltdc-interface-configuration-in-video-mode.md",
              "children": [
                {
                  "id": "33d09761af9f",
                  "title": "Figure 257. Flow to update the LTDC interface configuration using shadow registers",
                  "slug": "figure-257-flow-to-update-the-ltdc-interface-configuration-using-shadow-registers",
                  "level": 4,
                  "start_page": 1273,
                  "end_page": 1273,
                  "breadcrumb": "34 DSI Host (DSI) > 34.5 Functional description: video mode on LTDC interface > 34.5.2 Updating the LTDC interface configuration in video mode > Figure 257. Flow to update the LTDC interface configuration using shadow registers",
                  "file": "10_sections/33d09761af9f__figure-257-flow-to-update-the-ltdc-interface-configuration-using-shadow-registers.md",
                  "children": []
                },
                {
                  "id": "1f873d799a57",
                  "title": "Figure 258. Immediate update procedure",
                  "slug": "figure-258-immediate-update-procedure",
                  "level": 4,
                  "start_page": 1274,
                  "end_page": 1274,
                  "breadcrumb": "34 DSI Host (DSI) > 34.5 Functional description: video mode on LTDC interface > 34.5.2 Updating the LTDC interface configuration in video mode > Figure 258. Immediate update procedure",
                  "file": "10_sections/1f873d799a57__figure-258-immediate-update-procedure.md",
                  "children": []
                },
                {
                  "id": "1c5ca1c8d172",
                  "title": "Figure 259. Configuration update during the transmission of a frame",
                  "slug": "figure-259-configuration-update-during-the-transmission-of-a-frame",
                  "level": 4,
                  "start_page": 1274,
                  "end_page": 1274,
                  "breadcrumb": "34 DSI Host (DSI) > 34.5 Functional description: video mode on LTDC interface > 34.5.2 Updating the LTDC interface configuration in video mode > Figure 259. Configuration update during the transmission of a frame",
                  "file": "10_sections/1c5ca1c8d172__figure-259-configuration-update-during-the-transmission-of-a-frame.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "9f32a97fea23",
          "title": "34.6 Functional description: adapted command mode on LTDC interface",
          "slug": "34-6-functional-description-adapted-command-mode-on-ltdc-interface",
          "level": 2,
          "start_page": 1275,
          "end_page": 1278,
          "breadcrumb": "34 DSI Host (DSI) > 34.6 Functional description: adapted command mode on LTDC interface",
          "file": "10_sections/9f32a97fea23__34-6-functional-description-adapted-command-mode-on-ltdc-interface.md",
          "children": [
            {
              "id": "a36c9f3aeae0",
              "title": "Figure 260. Adapted command mode usage flow",
              "slug": "figure-260-adapted-command-mode-usage-flow",
              "level": 3,
              "start_page": 1276,
              "end_page": 1278,
              "breadcrumb": "34 DSI Host (DSI) > 34.6 Functional description: adapted command mode on LTDC interface > Figure 260. Adapted command mode usage flow",
              "file": "10_sections/a36c9f3aeae0__figure-260-adapted-command-mode-usage-flow.md",
              "children": []
            }
          ]
        },
        {
          "id": "562cd6a6b50c",
          "title": "34.7 Functional description: APB slave generic interface",
          "slug": "34-7-functional-description-apb-slave-generic-interface",
          "level": 2,
          "start_page": 1279,
          "end_page": 1282,
          "breadcrumb": "34 DSI Host (DSI) > 34.7 Functional description: APB slave generic interface",
          "file": "10_sections/562cd6a6b50c__34-7-functional-description-apb-slave-generic-interface.md",
          "children": [
            {
              "id": "63651c241ea0",
              "title": "34.7.1 Packet transmission using the generic interface",
              "slug": "34-7-1-packet-transmission-using-the-generic-interface",
              "level": 3,
              "start_page": 1279,
              "end_page": 1282,
              "breadcrumb": "34 DSI Host (DSI) > 34.7 Functional description: APB slave generic interface > 34.7.1 Packet transmission using the generic interface",
              "file": "10_sections/63651c241ea0__34-7-1-packet-transmission-using-the-generic-interface.md",
              "children": [
                {
                  "id": "af2467313994",
                  "title": "Figure 261. 24 bpp APB pixel to byte organization",
                  "slug": "figure-261-24-bpp-apb-pixel-to-byte-organization",
                  "level": 4,
                  "start_page": 1280,
                  "end_page": 1280,
                  "breadcrumb": "34 DSI Host (DSI) > 34.7 Functional description: APB slave generic interface > 34.7.1 Packet transmission using the generic interface > Figure 261. 24 bpp APB pixel to byte organization",
                  "file": "10_sections/af2467313994__figure-261-24-bpp-apb-pixel-to-byte-organization.md",
                  "children": []
                },
                {
                  "id": "475e855ce6be",
                  "title": "Figure 262. 18 bpp APB pixel to byte organization",
                  "slug": "figure-262-18-bpp-apb-pixel-to-byte-organization",
                  "level": 4,
                  "start_page": 1281,
                  "end_page": 1281,
                  "breadcrumb": "34 DSI Host (DSI) > 34.7 Functional description: APB slave generic interface > 34.7.1 Packet transmission using the generic interface > Figure 262. 18 bpp APB pixel to byte organization",
                  "file": "10_sections/475e855ce6be__figure-262-18-bpp-apb-pixel-to-byte-organization.md",
                  "children": []
                },
                {
                  "id": "b54836081631",
                  "title": "Figure 263. 16 bpp APB pixel to byte organization",
                  "slug": "figure-263-16-bpp-apb-pixel-to-byte-organization",
                  "level": 4,
                  "start_page": 1281,
                  "end_page": 1281,
                  "breadcrumb": "34 DSI Host (DSI) > 34.7 Functional description: APB slave generic interface > 34.7.1 Packet transmission using the generic interface > Figure 263. 16 bpp APB pixel to byte organization",
                  "file": "10_sections/b54836081631__figure-263-16-bpp-apb-pixel-to-byte-organization.md",
                  "children": []
                },
                {
                  "id": "898c3fc5fdf3",
                  "title": "Figure 264. 12 bpp APB pixel to byte organization",
                  "slug": "figure-264-12-bpp-apb-pixel-to-byte-organization",
                  "level": 4,
                  "start_page": 1282,
                  "end_page": 1282,
                  "breadcrumb": "34 DSI Host (DSI) > 34.7 Functional description: APB slave generic interface > 34.7.1 Packet transmission using the generic interface > Figure 264. 12 bpp APB pixel to byte organization",
                  "file": "10_sections/898c3fc5fdf3__figure-264-12-bpp-apb-pixel-to-byte-organization.md",
                  "children": []
                },
                {
                  "id": "b76c186a6e59",
                  "title": "Figure 265. 8 bpp APB pixel to byte organization",
                  "slug": "figure-265-8-bpp-apb-pixel-to-byte-organization",
                  "level": 4,
                  "start_page": 1282,
                  "end_page": 1282,
                  "breadcrumb": "34 DSI Host (DSI) > 34.7 Functional description: APB slave generic interface > 34.7.1 Packet transmission using the generic interface > Figure 265. 8 bpp APB pixel to byte organization",
                  "file": "10_sections/b76c186a6e59__figure-265-8-bpp-apb-pixel-to-byte-organization.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "e6e002ed21c2",
          "title": "34.8 Functional description: timeout counters",
          "slug": "34-8-functional-description-timeout-counters",
          "level": 2,
          "start_page": 1283,
          "end_page": 1288,
          "breadcrumb": "34 DSI Host (DSI) > 34.8 Functional description: timeout counters",
          "file": "10_sections/e6e002ed21c2__34-8-functional-description-timeout-counters.md",
          "children": [
            {
              "id": "cca96c300b74",
              "title": "34.8.1 Contention error detection timeout counters",
              "slug": "34-8-1-contention-error-detection-timeout-counters",
              "level": 3,
              "start_page": 1283,
              "end_page": 1283,
              "breadcrumb": "34 DSI Host (DSI) > 34.8 Functional description: timeout counters > 34.8.1 Contention error detection timeout counters",
              "file": "10_sections/cca96c300b74__34-8-1-contention-error-detection-timeout-counters.md",
              "children": [
                {
                  "id": "132d36cc5ce9",
                  "title": "Table 283. Contention detection timeout counters configuration",
                  "slug": "table-283-contention-detection-timeout-counters-configuration",
                  "level": 4,
                  "start_page": 1283,
                  "end_page": 1283,
                  "breadcrumb": "34 DSI Host (DSI) > 34.8 Functional description: timeout counters > 34.8.1 Contention error detection timeout counters > Table 283. Contention detection timeout counters configuration",
                  "file": "10_sections/132d36cc5ce9__table-283-contention-detection-timeout-counters-configuration.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3f93fa459aaf",
              "title": "34.8.2 Peripheral response timeout counters",
              "slug": "34-8-2-peripheral-response-timeout-counters",
              "level": 3,
              "start_page": 1284,
              "end_page": 1288,
              "breadcrumb": "34 DSI Host (DSI) > 34.8 Functional description: timeout counters > 34.8.2 Peripheral response timeout counters",
              "file": "10_sections/3f93fa459aaf__34-8-2-peripheral-response-timeout-counters.md",
              "children": [
                {
                  "id": "fe15870986e7",
                  "title": "Table 284. List of events of different categories of the PRESP_TO counter",
                  "slug": "table-284-list-of-events-of-different-categories-of-the-presp-to-counter",
                  "level": 4,
                  "start_page": 1284,
                  "end_page": 1284,
                  "breadcrumb": "34 DSI Host (DSI) > 34.8 Functional description: timeout counters > 34.8.2 Peripheral response timeout counters > Table 284. List of events of different categories of the PRESP_TO counter",
                  "file": "10_sections/fe15870986e7__table-284-list-of-events-of-different-categories-of-the-presp-to-counter.md",
                  "children": []
                },
                {
                  "id": "55626894d64f",
                  "title": "Figure 266. Timing of PRESP_TO after a bus-turn-around",
                  "slug": "figure-266-timing-of-presp-to-after-a-bus-turn-around",
                  "level": 4,
                  "start_page": 1285,
                  "end_page": 1285,
                  "breadcrumb": "34 DSI Host (DSI) > 34.8 Functional description: timeout counters > 34.8.2 Peripheral response timeout counters > Figure 266. Timing of PRESP_TO after a bus-turn-around",
                  "file": "10_sections/55626894d64f__figure-266-timing-of-presp-to-after-a-bus-turn-around.md",
                  "children": []
                },
                {
                  "id": "6ab240fefafd",
                  "title": "Figure 267. Timing of PRESP_TO after a read request (HS or LP)",
                  "slug": "figure-267-timing-of-presp-to-after-a-read-request-hs-or-lp",
                  "level": 4,
                  "start_page": 1286,
                  "end_page": 1286,
                  "breadcrumb": "34 DSI Host (DSI) > 34.8 Functional description: timeout counters > 34.8.2 Peripheral response timeout counters > Figure 267. Timing of PRESP_TO after a read request (HS or LP)",
                  "file": "10_sections/6ab240fefafd__figure-267-timing-of-presp-to-after-a-read-request-hs-or-lp.md",
                  "children": []
                },
                {
                  "id": "62c40ad1135a",
                  "title": "Figure 268. Timing of PRESP_TO after a write request (HS or LP)",
                  "slug": "figure-268-timing-of-presp-to-after-a-write-request-hs-or-lp",
                  "level": 4,
                  "start_page": 1287,
                  "end_page": 1287,
                  "breadcrumb": "34 DSI Host (DSI) > 34.8 Functional description: timeout counters > 34.8.2 Peripheral response timeout counters > Figure 268. Timing of PRESP_TO after a write request (HS or LP)",
                  "file": "10_sections/62c40ad1135a__figure-268-timing-of-presp-to-after-a-write-request-hs-or-lp.md",
                  "children": []
                },
                {
                  "id": "59f4021d5af3",
                  "title": "Table 285. PRESP_TO counter configuration",
                  "slug": "table-285-presp-to-counter-configuration",
                  "level": 4,
                  "start_page": 1287,
                  "end_page": 1287,
                  "breadcrumb": "34 DSI Host (DSI) > 34.8 Functional description: timeout counters > 34.8.2 Peripheral response timeout counters > Table 285. PRESP_TO counter configuration",
                  "file": "10_sections/59f4021d5af3__table-285-presp-to-counter-configuration.md",
                  "children": []
                },
                {
                  "id": "9cc4e650d76d",
                  "title": "Figure 269. Effect of prep mode at 1",
                  "slug": "figure-269-effect-of-prep-mode-at-1",
                  "level": 4,
                  "start_page": 1288,
                  "end_page": 1288,
                  "breadcrumb": "34 DSI Host (DSI) > 34.8 Functional description: timeout counters > 34.8.2 Peripheral response timeout counters > Figure 269. Effect of prep mode at 1",
                  "file": "10_sections/9cc4e650d76d__figure-269-effect-of-prep-mode-at-1.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "193343dc6b86",
          "title": "34.9 Functional description: transmission of commands",
          "slug": "34-9-functional-description-transmission-of-commands",
          "level": 2,
          "start_page": 1289,
          "end_page": 1297,
          "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands",
          "file": "10_sections/193343dc6b86__34-9-functional-description-transmission-of-commands.md",
          "children": [
            {
              "id": "2e2abac517f7",
              "title": "34.9.1 Transmission of commands in video mode",
              "slug": "34-9-1-transmission-of-commands-in-video-mode",
              "level": 3,
              "start_page": 1289,
              "end_page": 1290,
              "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.1 Transmission of commands in video mode",
              "file": "10_sections/2e2abac517f7__34-9-1-transmission-of-commands-in-video-mode.md",
              "children": [
                {
                  "id": "c402e9ffac54",
                  "title": "Figure 270. Command transmission periods within the image area",
                  "slug": "figure-270-command-transmission-periods-within-the-image-area",
                  "level": 4,
                  "start_page": 1289,
                  "end_page": 1289,
                  "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.1 Transmission of commands in video mode > Figure 270. Command transmission periods within the image area",
                  "file": "10_sections/c402e9ffac54__figure-270-command-transmission-periods-within-the-image-area.md",
                  "children": []
                },
                {
                  "id": "afd045211308",
                  "title": "Figure 271. Transmission of commands on the last line of a frame",
                  "slug": "figure-271-transmission-of-commands-on-the-last-line-of-a-frame",
                  "level": 4,
                  "start_page": 1290,
                  "end_page": 1290,
                  "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.1 Transmission of commands in video mode > Figure 271. Transmission of commands on the last line of a frame",
                  "file": "10_sections/afd045211308__figure-271-transmission-of-commands-on-the-last-line-of-a-frame.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0a0ab6d11d4c",
              "title": "34.9.2 Transmission of commands in low-power mode",
              "slug": "34-9-2-transmission-of-commands-in-low-power-mode",
              "level": 3,
              "start_page": 1291,
              "end_page": 1294,
              "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.2 Transmission of commands in low-power mode",
              "file": "10_sections/0a0ab6d11d4c__34-9-2-transmission-of-commands-in-low-power-mode.md",
              "children": [
                {
                  "id": "8f5f23ff47d9",
                  "title": "Figure 272. LPSIZE for non-burst with sync pulses",
                  "slug": "figure-272-lpsize-for-non-burst-with-sync-pulses",
                  "level": 4,
                  "start_page": 1291,
                  "end_page": 1292,
                  "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.2 Transmission of commands in low-power mode > Figure 272. LPSIZE for non-burst with sync pulses",
                  "file": "10_sections/8f5f23ff47d9__figure-272-lpsize-for-non-burst-with-sync-pulses.md",
                  "children": []
                },
                {
                  "id": "a7ee9216c01f",
                  "title": "Figure 273. LPSIZE for burst or non-burst with sync events",
                  "slug": "figure-273-lpsize-for-burst-or-non-burst-with-sync-events",
                  "level": 4,
                  "start_page": 1291,
                  "end_page": 1292,
                  "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.2 Transmission of commands in low-power mode > Figure 273. LPSIZE for burst or non-burst with sync events",
                  "file": "10_sections/a7ee9216c01f__figure-273-lpsize-for-burst-or-non-burst-with-sync-events.md",
                  "children": []
                },
                {
                  "id": "92628bc14302",
                  "title": "Figure 274. VLPSIZE for non-burst with sync pulses",
                  "slug": "figure-274-vlpsize-for-non-burst-with-sync-pulses",
                  "level": 4,
                  "start_page": 1293,
                  "end_page": 1294,
                  "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.2 Transmission of commands in low-power mode > Figure 274. VLPSIZE for non-burst with sync pulses",
                  "file": "10_sections/92628bc14302__figure-274-vlpsize-for-non-burst-with-sync-pulses.md",
                  "children": []
                },
                {
                  "id": "d7de6922f74d",
                  "title": "Figure 275. VLPSIZE for non-burst with sync events",
                  "slug": "figure-275-vlpsize-for-non-burst-with-sync-events",
                  "level": 4,
                  "start_page": 1293,
                  "end_page": 1294,
                  "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.2 Transmission of commands in low-power mode > Figure 275. VLPSIZE for non-burst with sync events",
                  "file": "10_sections/d7de6922f74d__figure-275-vlpsize-for-non-burst-with-sync-events.md",
                  "children": []
                },
                {
                  "id": "a6188d2925aa",
                  "title": "Figure 276. VLPSIZE for burst mode",
                  "slug": "figure-276-vlpsize-for-burst-mode",
                  "level": 4,
                  "start_page": 1293,
                  "end_page": 1294,
                  "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.2 Transmission of commands in low-power mode > Figure 276. VLPSIZE for burst mode",
                  "file": "10_sections/a6188d2925aa__figure-276-vlpsize-for-burst-mode.md",
                  "children": []
                },
                {
                  "id": "360e0faa6891",
                  "title": "Figure 277. Location of LPSIZE and VLPSIZE in the image area",
                  "slug": "figure-277-location-of-lpsize-and-vlpsize-in-the-image-area",
                  "level": 4,
                  "start_page": 1295,
                  "end_page": 1295,
                  "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.2 Transmission of commands in low-power mode > Figure 277. Location of LPSIZE and VLPSIZE in the image area",
                  "file": "10_sections/360e0faa6891__figure-277-location-of-lpsize-and-vlpsize-in-the-image-area.md",
                  "children": []
                }
              ]
            },
            {
              "id": "926b0911c665",
              "title": "34.9.3 Transmission of commands in high-speed",
              "slug": "34-9-3-transmission-of-commands-in-high-speed",
              "level": 3,
              "start_page": 1295,
              "end_page": 1295,
              "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.3 Transmission of commands in high-speed",
              "file": "10_sections/926b0911c665__34-9-3-transmission-of-commands-in-high-speed.md",
              "children": []
            },
            {
              "id": "33d480519603",
              "title": "34.9.4 Read command transmission",
              "slug": "34-9-4-read-command-transmission",
              "level": 3,
              "start_page": 1295,
              "end_page": 1295,
              "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.4 Read command transmission",
              "file": "10_sections/33d480519603__34-9-4-read-command-transmission.md",
              "children": []
            },
            {
              "id": "32f508845ca1",
              "title": "34.9.5 Clock lane in low-power mode",
              "slug": "34-9-5-clock-lane-in-low-power-mode",
              "level": 3,
              "start_page": 1296,
              "end_page": 1297,
              "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.5 Clock lane in low-power mode",
              "file": "10_sections/32f508845ca1__34-9-5-clock-lane-in-low-power-mode.md",
              "children": [
                {
                  "id": "05b7e34c24f5",
                  "title": "Figure 278. Clock lane and data lane in HS",
                  "slug": "figure-278-clock-lane-and-data-lane-in-hs",
                  "level": 4,
                  "start_page": 1296,
                  "end_page": 1296,
                  "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.5 Clock lane in low-power mode > Figure 278. Clock lane and data lane in HS",
                  "file": "10_sections/05b7e34c24f5__figure-278-clock-lane-and-data-lane-in-hs.md",
                  "children": []
                },
                {
                  "id": "308d28872065",
                  "title": "Figure 279. Clock lane in HS and data lanes in LP",
                  "slug": "figure-279-clock-lane-in-hs-and-data-lanes-in-lp",
                  "level": 4,
                  "start_page": 1297,
                  "end_page": 1297,
                  "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.5 Clock lane in low-power mode > Figure 279. Clock lane in HS and data lanes in LP",
                  "file": "10_sections/308d28872065__figure-279-clock-lane-in-hs-and-data-lanes-in-lp.md",
                  "children": []
                },
                {
                  "id": "28b53982c494",
                  "title": "Figure 280. Clock lane and data lane in LP",
                  "slug": "figure-280-clock-lane-and-data-lane-in-lp",
                  "level": 4,
                  "start_page": 1297,
                  "end_page": 1297,
                  "breadcrumb": "34 DSI Host (DSI) > 34.9 Functional description: transmission of commands > 34.9.5 Clock lane in low-power mode > Figure 280. Clock lane and data lane in LP",
                  "file": "10_sections/28b53982c494__figure-280-clock-lane-and-data-lane-in-lp.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "56c2397cf68d",
          "title": "34.10 Functional description: virtual channels",
          "slug": "34-10-functional-description-virtual-channels",
          "level": 2,
          "start_page": 1298,
          "end_page": 1298,
          "breadcrumb": "34 DSI Host (DSI) > 34.10 Functional description: virtual channels",
          "file": "10_sections/56c2397cf68d__34-10-functional-description-virtual-channels.md",
          "children": [
            {
              "id": "69ab29ef1983",
              "title": "Figure 281. Command transmission by the generic interface",
              "slug": "figure-281-command-transmission-by-the-generic-interface",
              "level": 3,
              "start_page": 1298,
              "end_page": 1298,
              "breadcrumb": "34 DSI Host (DSI) > 34.10 Functional description: virtual channels > Figure 281. Command transmission by the generic interface",
              "file": "10_sections/69ab29ef1983__figure-281-command-transmission-by-the-generic-interface.md",
              "children": []
            }
          ]
        },
        {
          "id": "5e26da585ee0",
          "title": "34.11 Functional description: video mode pattern generator",
          "slug": "34-11-functional-description-video-mode-pattern-generator",
          "level": 2,
          "start_page": 1299,
          "end_page": 1302,
          "breadcrumb": "34 DSI Host (DSI) > 34.11 Functional description: video mode pattern generator",
          "file": "10_sections/5e26da585ee0__34-11-functional-description-video-mode-pattern-generator.md",
          "children": [
            {
              "id": "05f05533d745",
              "title": "Table 286. Frame requirement configuration registers",
              "slug": "table-286-frame-requirement-configuration-registers",
              "level": 3,
              "start_page": 1299,
              "end_page": 1300,
              "breadcrumb": "34 DSI Host (DSI) > 34.11 Functional description: video mode pattern generator > Table 286. Frame requirement configuration registers",
              "file": "10_sections/05f05533d745__table-286-frame-requirement-configuration-registers.md",
              "children": []
            },
            {
              "id": "8148f014a706",
              "title": "34.11.1 Color bar pattern",
              "slug": "34-11-1-color-bar-pattern",
              "level": 3,
              "start_page": 1299,
              "end_page": 1300,
              "breadcrumb": "34 DSI Host (DSI) > 34.11 Functional description: video mode pattern generator > 34.11.1 Color bar pattern",
              "file": "10_sections/8148f014a706__34-11-1-color-bar-pattern.md",
              "children": [
                {
                  "id": "861deb9b5321",
                  "title": "Figure 282. Vertical color bar mode",
                  "slug": "figure-282-vertical-color-bar-mode",
                  "level": 4,
                  "start_page": 1300,
                  "end_page": 1300,
                  "breadcrumb": "34 DSI Host (DSI) > 34.11 Functional description: video mode pattern generator > 34.11.1 Color bar pattern > Figure 282. Vertical color bar mode",
                  "file": "10_sections/861deb9b5321__figure-282-vertical-color-bar-mode.md",
                  "children": []
                },
                {
                  "id": "ccc3e5ec4466",
                  "title": "Figure 283. Horizontal color bar mode",
                  "slug": "figure-283-horizontal-color-bar-mode",
                  "level": 4,
                  "start_page": 1300,
                  "end_page": 1300,
                  "breadcrumb": "34 DSI Host (DSI) > 34.11 Functional description: video mode pattern generator > 34.11.1 Color bar pattern > Figure 283. Horizontal color bar mode",
                  "file": "10_sections/ccc3e5ec4466__figure-283-horizontal-color-bar-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "adeca5a7d785",
              "title": "34.11.2 Color coding",
              "slug": "34-11-2-color-coding",
              "level": 3,
              "start_page": 1301,
              "end_page": 1301,
              "breadcrumb": "34 DSI Host (DSI) > 34.11 Functional description: video mode pattern generator > 34.11.2 Color coding",
              "file": "10_sections/adeca5a7d785__34-11-2-color-coding.md",
              "children": [
                {
                  "id": "8f99df81be3b",
                  "title": "Table 287. RGB components",
                  "slug": "table-287-rgb-components",
                  "level": 4,
                  "start_page": 1301,
                  "end_page": 1301,
                  "breadcrumb": "34 DSI Host (DSI) > 34.11 Functional description: video mode pattern generator > 34.11.2 Color coding > Table 287. RGB components",
                  "file": "10_sections/8f99df81be3b__table-287-rgb-components.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0a7065a4ad5b",
              "title": "34.11.3 BER testing pattern",
              "slug": "34-11-3-ber-testing-pattern",
              "level": 3,
              "start_page": 1301,
              "end_page": 1301,
              "breadcrumb": "34 DSI Host (DSI) > 34.11 Functional description: video mode pattern generator > 34.11.3 BER testing pattern",
              "file": "10_sections/0a7065a4ad5b__34-11-3-ber-testing-pattern.md",
              "children": [
                {
                  "id": "cb7192ef5bc0",
                  "title": "Figure 284. RGB888 BER testing pattern",
                  "slug": "figure-284-rgb888-ber-testing-pattern",
                  "level": 4,
                  "start_page": 1301,
                  "end_page": 1301,
                  "breadcrumb": "34 DSI Host (DSI) > 34.11 Functional description: video mode pattern generator > 34.11.3 BER testing pattern > Figure 284. RGB888 BER testing pattern",
                  "file": "10_sections/cb7192ef5bc0__figure-284-rgb888-ber-testing-pattern.md",
                  "children": []
                }
              ]
            },
            {
              "id": "cd274e12a1f5",
              "title": "34.11.4 Video mode pattern generator resolution",
              "slug": "34-11-4-video-mode-pattern-generator-resolution",
              "level": 3,
              "start_page": 1302,
              "end_page": 1302,
              "breadcrumb": "34 DSI Host (DSI) > 34.11 Functional description: video mode pattern generator > 34.11.4 Video mode pattern generator resolution",
              "file": "10_sections/cd274e12a1f5__34-11-4-video-mode-pattern-generator-resolution.md",
              "children": [
                {
                  "id": "fe7c4922fc14",
                  "title": "Figure 285. Vertical pattern (103x15)",
                  "slug": "figure-285-vertical-pattern-103x15",
                  "level": 4,
                  "start_page": 1302,
                  "end_page": 1302,
                  "breadcrumb": "34 DSI Host (DSI) > 34.11 Functional description: video mode pattern generator > 34.11.4 Video mode pattern generator resolution > Figure 285. Vertical pattern (103x15)",
                  "file": "10_sections/fe7c4922fc14__figure-285-vertical-pattern-103x15.md",
                  "children": []
                },
                {
                  "id": "66722e56a1a2",
                  "title": "Figure 286. Horizontal pattern (103x15)",
                  "slug": "figure-286-horizontal-pattern-103x15",
                  "level": 4,
                  "start_page": 1302,
                  "end_page": 1302,
                  "breadcrumb": "34 DSI Host (DSI) > 34.11 Functional description: video mode pattern generator > 34.11.4 Video mode pattern generator resolution > Figure 286. Horizontal pattern (103x15)",
                  "file": "10_sections/66722e56a1a2__figure-286-horizontal-pattern-103x15.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "a27497420c62",
          "title": "34.12 Functional description: D-PHY management",
          "slug": "34-12-functional-description-d-phy-management",
          "level": 2,
          "start_page": 1303,
          "end_page": 1306,
          "breadcrumb": "34 DSI Host (DSI) > 34.12 Functional description: D-PHY management",
          "file": "10_sections/a27497420c62__34-12-functional-description-d-phy-management.md",
          "children": [
            {
              "id": "c2a5874bdc75",
              "title": "34.12.1 D-PHY configuration",
              "slug": "34-12-1-d-phy-configuration",
              "level": 3,
              "start_page": 1303,
              "end_page": 1304,
              "breadcrumb": "34 DSI Host (DSI) > 34.12 Functional description: D-PHY management > 34.12.1 D-PHY configuration",
              "file": "10_sections/c2a5874bdc75__34-12-1-d-phy-configuration.md",
              "children": [
                {
                  "id": "fe5ec3f76c3c",
                  "title": "Table 288. Slew-rate and delay tuning",
                  "slug": "table-288-slew-rate-and-delay-tuning",
                  "level": 4,
                  "start_page": 1303,
                  "end_page": 1303,
                  "breadcrumb": "34 DSI Host (DSI) > 34.12 Functional description: D-PHY management > 34.12.1 D-PHY configuration > Table 288. Slew-rate and delay tuning",
                  "file": "10_sections/fe5ec3f76c3c__table-288-slew-rate-and-delay-tuning.md",
                  "children": []
                },
                {
                  "id": "222d611f5b42",
                  "title": "Table 289. Custom lane configuration",
                  "slug": "table-289-custom-lane-configuration",
                  "level": 4,
                  "start_page": 1304,
                  "end_page": 1304,
                  "breadcrumb": "34 DSI Host (DSI) > 34.12 Functional description: D-PHY management > 34.12.1 D-PHY configuration > Table 289. Custom lane configuration",
                  "file": "10_sections/222d611f5b42__table-289-custom-lane-configuration.md",
                  "children": []
                },
                {
                  "id": "b419219e3121",
                  "title": "Table 290. Custom timing parameters",
                  "slug": "table-290-custom-timing-parameters",
                  "level": 4,
                  "start_page": 1304,
                  "end_page": 1304,
                  "breadcrumb": "34 DSI Host (DSI) > 34.12 Functional description: D-PHY management > 34.12.1 D-PHY configuration > Table 290. Custom timing parameters",
                  "file": "10_sections/b419219e3121__table-290-custom-timing-parameters.md",
                  "children": []
                }
              ]
            },
            {
              "id": "960bb7dd16e6",
              "title": "34.12.2 D-PHY HS2LP and LP2HS durations",
              "slug": "34-12-2-d-phy-hs2lp-and-lp2hs-durations",
              "level": 3,
              "start_page": 1305,
              "end_page": 1305,
              "breadcrumb": "34 DSI Host (DSI) > 34.12 Functional description: D-PHY management > 34.12.2 D-PHY HS2LP and LP2HS durations",
              "file": "10_sections/960bb7dd16e6__34-12-2-d-phy-hs2lp-and-lp2hs-durations.md",
              "children": [
                {
                  "id": "0ee213684921",
                  "title": "Table 291. HS2LP and LP2HS values",
                  "slug": "table-291-hs2lp-and-lp2hs-values",
                  "level": 4,
                  "start_page": 1305,
                  "end_page": 1305,
                  "breadcrumb": "34 DSI Host (DSI) > 34.12 Functional description: D-PHY management > 34.12.2 D-PHY HS2LP and LP2HS durations > Table 291. HS2LP and LP2HS values",
                  "file": "10_sections/0ee213684921__table-291-hs2lp-and-lp2hs-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "64d479a44b2f",
              "title": "34.12.3 Special D-PHY operations",
              "slug": "34-12-3-special-d-phy-operations",
              "level": 3,
              "start_page": 1305,
              "end_page": 1305,
              "breadcrumb": "34 DSI Host (DSI) > 34.12 Functional description: D-PHY management > 34.12.3 Special D-PHY operations",
              "file": "10_sections/64d479a44b2f__34-12-3-special-d-phy-operations.md",
              "children": []
            },
            {
              "id": "1793c5a4c987",
              "title": "34.12.4 Special low-power D-PHY functions",
              "slug": "34-12-4-special-low-power-d-phy-functions",
              "level": 3,
              "start_page": 1305,
              "end_page": 1305,
              "breadcrumb": "34 DSI Host (DSI) > 34.12 Functional description: D-PHY management > 34.12.4 Special low-power D-PHY functions",
              "file": "10_sections/1793c5a4c987__34-12-4-special-low-power-d-phy-functions.md",
              "children": []
            },
            {
              "id": "eff346d57ab5",
              "title": "34.12.5 DSI PLL control",
              "slug": "34-12-5-dsi-pll-control",
              "level": 3,
              "start_page": 1306,
              "end_page": 1306,
              "breadcrumb": "34 DSI Host (DSI) > 34.12 Functional description: D-PHY management > 34.12.5 DSI PLL control",
              "file": "10_sections/eff346d57ab5__34-12-5-dsi-pll-control.md",
              "children": [
                {
                  "id": "4266a46fca8a",
                  "title": "Figure 287. PLL block diagram",
                  "slug": "figure-287-pll-block-diagram",
                  "level": 4,
                  "start_page": 1306,
                  "end_page": 1306,
                  "breadcrumb": "34 DSI Host (DSI) > 34.12 Functional description: D-PHY management > 34.12.5 DSI PLL control > Figure 287. PLL block diagram",
                  "file": "10_sections/4266a46fca8a__figure-287-pll-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "76a57abc6ba5",
              "title": "34.12.6 Regulator control",
              "slug": "34-12-6-regulator-control",
              "level": 3,
              "start_page": 1307,
              "end_page": 1307,
              "breadcrumb": "34 DSI Host (DSI) > 34.12 Functional description: D-PHY management > 34.12.6 Regulator control",
              "file": "10_sections/76a57abc6ba5__34-12-6-regulator-control.md",
              "children": []
            }
          ]
        },
        {
          "id": "e6979d1b3daf",
          "title": "34.13 Functional description: interrupts and errors",
          "slug": "34-13-functional-description-interrupts-and-errors",
          "level": 2,
          "start_page": 1307,
          "end_page": 1314,
          "breadcrumb": "34 DSI Host (DSI) > 34.13 Functional description: interrupts and errors",
          "file": "10_sections/e6979d1b3daf__34-13-functional-description-interrupts-and-errors.md",
          "children": [
            {
              "id": "908551e8c03c",
              "title": "34.13.1 DSI Wrapper interrupts",
              "slug": "34-13-1-dsi-wrapper-interrupts",
              "level": 3,
              "start_page": 1307,
              "end_page": 1307,
              "breadcrumb": "34 DSI Host (DSI) > 34.13 Functional description: interrupts and errors > 34.13.1 DSI Wrapper interrupts",
              "file": "10_sections/908551e8c03c__34-13-1-dsi-wrapper-interrupts.md",
              "children": [
                {
                  "id": "bf61a74bec89",
                  "title": "Table 292. DSI Wrapper interrupt requests",
                  "slug": "table-292-dsi-wrapper-interrupt-requests",
                  "level": 4,
                  "start_page": 1308,
                  "end_page": 1308,
                  "breadcrumb": "34 DSI Host (DSI) > 34.13 Functional description: interrupts and errors > 34.13.1 DSI Wrapper interrupts > Table 292. DSI Wrapper interrupt requests",
                  "file": "10_sections/bf61a74bec89__table-292-dsi-wrapper-interrupt-requests.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a5265c6fe5a5",
              "title": "34.13.2 DSI Host interrupts and errors",
              "slug": "34-13-2-dsi-host-interrupts-and-errors",
              "level": 3,
              "start_page": 1308,
              "end_page": 1314,
              "breadcrumb": "34 DSI Host (DSI) > 34.13 Functional description: interrupts and errors > 34.13.2 DSI Host interrupts and errors",
              "file": "10_sections/a5265c6fe5a5__34-13-2-dsi-host-interrupts-and-errors.md",
              "children": [
                {
                  "id": "cc8336d32b2e",
                  "title": "Figure 288. Error sources",
                  "slug": "figure-288-error-sources",
                  "level": 4,
                  "start_page": 1309,
                  "end_page": 1314,
                  "breadcrumb": "34 DSI Host (DSI) > 34.13 Functional description: interrupts and errors > 34.13.2 DSI Host interrupts and errors > Figure 288. Error sources",
                  "file": "10_sections/cc8336d32b2e__figure-288-error-sources.md",
                  "children": []
                },
                {
                  "id": "e9550f615167",
                  "title": "Table 293. Error causes and recovery",
                  "slug": "table-293-error-causes-and-recovery",
                  "level": 4,
                  "start_page": 1309,
                  "end_page": 1314,
                  "breadcrumb": "34 DSI Host (DSI) > 34.13 Functional description: interrupts and errors > 34.13.2 DSI Host interrupts and errors > Table 293. Error causes and recovery",
                  "file": "10_sections/e9550f615167__table-293-error-causes-and-recovery.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "ccbb37a8d56e",
          "title": "34.14 Programing procedure",
          "slug": "34-14-programing-procedure",
          "level": 2,
          "start_page": 1315,
          "end_page": 1325,
          "breadcrumb": "34 DSI Host (DSI) > 34.14 Programing procedure",
          "file": "10_sections/ccbb37a8d56e__34-14-programing-procedure.md",
          "children": [
            {
              "id": "c0d433128596",
              "title": "34.14.1 Programing procedure overview",
              "slug": "34-14-1-programing-procedure-overview",
              "level": 3,
              "start_page": 1315,
              "end_page": 1315,
              "breadcrumb": "34 DSI Host (DSI) > 34.14 Programing procedure > 34.14.1 Programing procedure overview",
              "file": "10_sections/c0d433128596__34-14-1-programing-procedure-overview.md",
              "children": []
            },
            {
              "id": "3ca7ac43e3b8",
              "title": "34.14.2 Configuring the D-PHY parameters",
              "slug": "34-14-2-configuring-the-d-phy-parameters",
              "level": 3,
              "start_page": 1315,
              "end_page": 1315,
              "breadcrumb": "34 DSI Host (DSI) > 34.14 Programing procedure > 34.14.2 Configuring the D-PHY parameters",
              "file": "10_sections/3ca7ac43e3b8__34-14-2-configuring-the-d-phy-parameters.md",
              "children": []
            },
            {
              "id": "58f69617be38",
              "title": "34.14.3 Configuring the DSI Host timing",
              "slug": "34-14-3-configuring-the-dsi-host-timing",
              "level": 3,
              "start_page": 1316,
              "end_page": 1316,
              "breadcrumb": "34 DSI Host (DSI) > 34.14 Programing procedure > 34.14.3 Configuring the DSI Host timing",
              "file": "10_sections/58f69617be38__34-14-3-configuring-the-dsi-host-timing.md",
              "children": []
            },
            {
              "id": "84e02f77cb1e",
              "title": "34.14.4 Configuring flow control and DBI interface",
              "slug": "34-14-4-configuring-flow-control-and-dbi-interface",
              "level": 3,
              "start_page": 1317,
              "end_page": 1317,
              "breadcrumb": "34 DSI Host (DSI) > 34.14 Programing procedure > 34.14.4 Configuring flow control and DBI interface",
              "file": "10_sections/84e02f77cb1e__34-14-4-configuring-flow-control-and-dbi-interface.md",
              "children": []
            },
            {
              "id": "f839b631931b",
              "title": "34.14.5 Configuring the DSI Host LTDC interface",
              "slug": "34-14-5-configuring-the-dsi-host-ltdc-interface",
              "level": 3,
              "start_page": 1317,
              "end_page": 1317,
              "breadcrumb": "34 DSI Host (DSI) > 34.14 Programing procedure > 34.14.5 Configuring the DSI Host LTDC interface",
              "file": "10_sections/f839b631931b__34-14-5-configuring-the-dsi-host-ltdc-interface.md",
              "children": []
            },
            {
              "id": "49c21197e592",
              "title": "34.14.6 Configuring the video mode",
              "slug": "34-14-6-configuring-the-video-mode",
              "level": 3,
              "start_page": 1318,
              "end_page": 1321,
              "breadcrumb": "34 DSI Host (DSI) > 34.14 Programing procedure > 34.14.6 Configuring the video mode",
              "file": "10_sections/49c21197e592__34-14-6-configuring-the-video-mode.md",
              "children": [
                {
                  "id": "d05d96ca1020",
                  "title": "Figure 289. Video packet transmission configuration flow diagram",
                  "slug": "figure-289-video-packet-transmission-configuration-flow-diagram",
                  "level": 4,
                  "start_page": 1320,
                  "end_page": 1321,
                  "breadcrumb": "34 DSI Host (DSI) > 34.14 Programing procedure > 34.14.6 Configuring the video mode > Figure 289. Video packet transmission configuration flow diagram",
                  "file": "10_sections/d05d96ca1020__figure-289-video-packet-transmission-configuration-flow-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ec53964a0219",
              "title": "34.14.7 Configuring the adapted command mode",
              "slug": "34-14-7-configuring-the-adapted-command-mode",
              "level": 3,
              "start_page": 1322,
              "end_page": 1322,
              "breadcrumb": "34 DSI Host (DSI) > 34.14 Programing procedure > 34.14.7 Configuring the adapted command mode",
              "file": "10_sections/ec53964a0219__34-14-7-configuring-the-adapted-command-mode.md",
              "children": []
            },
            {
              "id": "3c06f513b5b1",
              "title": "34.14.8 Configuring the video mode pattern generator",
              "slug": "34-14-8-configuring-the-video-mode-pattern-generator",
              "level": 3,
              "start_page": 1322,
              "end_page": 1322,
              "breadcrumb": "34 DSI Host (DSI) > 34.14 Programing procedure > 34.14.8 Configuring the video mode pattern generator",
              "file": "10_sections/3c06f513b5b1__34-14-8-configuring-the-video-mode-pattern-generator.md",
              "children": [
                {
                  "id": "c069edf0429e",
                  "title": "Figure 290. Programming sequence to send a test pattern",
                  "slug": "figure-290-programming-sequence-to-send-a-test-pattern",
                  "level": 4,
                  "start_page": 1322,
                  "end_page": 1322,
                  "breadcrumb": "34 DSI Host (DSI) > 34.14 Programing procedure > 34.14.8 Configuring the video mode pattern generator > Figure 290. Programming sequence to send a test pattern",
                  "file": "10_sections/c069edf0429e__figure-290-programming-sequence-to-send-a-test-pattern.md",
                  "children": []
                },
                {
                  "id": "6fdb87e3bbe9",
                  "title": "Figure 291. Frame configuration registers",
                  "slug": "figure-291-frame-configuration-registers",
                  "level": 4,
                  "start_page": 1323,
                  "end_page": 1325,
                  "breadcrumb": "34 DSI Host (DSI) > 34.14 Programing procedure > 34.14.8 Configuring the video mode pattern generator > Figure 291. Frame configuration registers",
                  "file": "10_sections/6fdb87e3bbe9__figure-291-frame-configuration-registers.md",
                  "children": []
                }
              ]
            },
            {
              "id": "10de77c2c770",
              "title": "34.14.9 Managing ULPM",
              "slug": "34-14-9-managing-ulpm",
              "level": 3,
              "start_page": 1323,
              "end_page": 1325,
              "breadcrumb": "34 DSI Host (DSI) > 34.14 Programing procedure > 34.14.9 Managing ULPM",
              "file": "10_sections/10de77c2c770__34-14-9-managing-ulpm.md",
              "children": []
            }
          ]
        },
        {
          "id": "e7f212b04418",
          "title": "34.15 DSI Host registers",
          "slug": "34-15-dsi-host-registers",
          "level": 2,
          "start_page": 1326,
          "end_page": 1363,
          "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers",
          "file": "10_sections/e7f212b04418__34-15-dsi-host-registers.md",
          "children": [
            {
              "id": "89f092bd39d8",
              "title": "34.15.1 DSI Host version register (DSI_VR)",
              "slug": "34-15-1-dsi-host-version-register-dsi-vr",
              "level": 3,
              "start_page": 1326,
              "end_page": 1326,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.1 DSI Host version register (DSI_VR)",
              "file": "10_sections/89f092bd39d8__34-15-1-dsi-host-version-register-dsi-vr.md",
              "children": []
            },
            {
              "id": "240ce9c6321f",
              "title": "34.15.2 DSI Host control register (DSI_CR)",
              "slug": "34-15-2-dsi-host-control-register-dsi-cr",
              "level": 3,
              "start_page": 1326,
              "end_page": 1326,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.2 DSI Host control register (DSI_CR)",
              "file": "10_sections/240ce9c6321f__34-15-2-dsi-host-control-register-dsi-cr.md",
              "children": []
            },
            {
              "id": "d5c19ac8cc96",
              "title": "34.15.3 DSI Host clock control register (DSI_CCR)",
              "slug": "34-15-3-dsi-host-clock-control-register-dsi-ccr",
              "level": 3,
              "start_page": 1326,
              "end_page": 1326,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.3 DSI Host clock control register (DSI_CCR)",
              "file": "10_sections/d5c19ac8cc96__34-15-3-dsi-host-clock-control-register-dsi-ccr.md",
              "children": []
            },
            {
              "id": "f36ca45cd81d",
              "title": "34.15.4 DSI Host LTDC VCID register (DSI_LVCIDR)",
              "slug": "34-15-4-dsi-host-ltdc-vcid-register-dsi-lvcidr",
              "level": 3,
              "start_page": 1327,
              "end_page": 1327,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.4 DSI Host LTDC VCID register (DSI_LVCIDR)",
              "file": "10_sections/f36ca45cd81d__34-15-4-dsi-host-ltdc-vcid-register-dsi-lvcidr.md",
              "children": []
            },
            {
              "id": "39bb6229aa91",
              "title": "34.15.5 DSI Host LTDC color coding register (DSI_LCOLCR)",
              "slug": "34-15-5-dsi-host-ltdc-color-coding-register-dsi-lcolcr",
              "level": 3,
              "start_page": 1327,
              "end_page": 1327,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.5 DSI Host LTDC color coding register (DSI_LCOLCR)",
              "file": "10_sections/39bb6229aa91__34-15-5-dsi-host-ltdc-color-coding-register-dsi-lcolcr.md",
              "children": []
            },
            {
              "id": "6af032b36eea",
              "title": "34.15.6 DSI Host LTDC polarity configuration register (DSI_LPCR)",
              "slug": "34-15-6-dsi-host-ltdc-polarity-configuration-register-dsi-lpcr",
              "level": 3,
              "start_page": 1328,
              "end_page": 1328,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.6 DSI Host LTDC polarity configuration register (DSI_LPCR)",
              "file": "10_sections/6af032b36eea__34-15-6-dsi-host-ltdc-polarity-configuration-register-dsi-lpcr.md",
              "children": []
            },
            {
              "id": "cbbd8bf876e4",
              "title": "34.15.7 DSI Host low-power mode configuration register (DSI_LPMCR)",
              "slug": "34-15-7-dsi-host-low-power-mode-configuration-register-dsi-lpmcr",
              "level": 3,
              "start_page": 1328,
              "end_page": 1328,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.7 DSI Host low-power mode configuration register (DSI_LPMCR)",
              "file": "10_sections/cbbd8bf876e4__34-15-7-dsi-host-low-power-mode-configuration-register-dsi-lpmcr.md",
              "children": []
            },
            {
              "id": "394180411fb6",
              "title": "34.15.8 DSI Host protocol configuration register (DSI_PCR)",
              "slug": "34-15-8-dsi-host-protocol-configuration-register-dsi-pcr",
              "level": 3,
              "start_page": 1329,
              "end_page": 1329,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.8 DSI Host protocol configuration register (DSI_PCR)",
              "file": "10_sections/394180411fb6__34-15-8-dsi-host-protocol-configuration-register-dsi-pcr.md",
              "children": []
            },
            {
              "id": "eb571a7fa53e",
              "title": "34.15.9 DSI Host generic VCID register (DSI_GVCIDR)",
              "slug": "34-15-9-dsi-host-generic-vcid-register-dsi-gvcidr",
              "level": 3,
              "start_page": 1330,
              "end_page": 1331,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.9 DSI Host generic VCID register (DSI_GVCIDR)",
              "file": "10_sections/eb571a7fa53e__34-15-9-dsi-host-generic-vcid-register-dsi-gvcidr.md",
              "children": []
            },
            {
              "id": "697503645ed1",
              "title": "34.15.10 DSI Host mode configuration register (DSI_MCR)",
              "slug": "34-15-10-dsi-host-mode-configuration-register-dsi-mcr",
              "level": 3,
              "start_page": 1330,
              "end_page": 1331,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.10 DSI Host mode configuration register (DSI_MCR)",
              "file": "10_sections/697503645ed1__34-15-10-dsi-host-mode-configuration-register-dsi-mcr.md",
              "children": []
            },
            {
              "id": "f6cbf7ea8e2c",
              "title": "34.15.11 DSI Host video mode configuration register (DSI_VMCR)",
              "slug": "34-15-11-dsi-host-video-mode-configuration-register-dsi-vmcr",
              "level": 3,
              "start_page": 1330,
              "end_page": 1331,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.11 DSI Host video mode configuration register (DSI_VMCR)",
              "file": "10_sections/f6cbf7ea8e2c__34-15-11-dsi-host-video-mode-configuration-register-dsi-vmcr.md",
              "children": []
            },
            {
              "id": "f3b0edfc4eea",
              "title": "34.15.12 DSI Host video packet configuration register (DSI_VPCR)",
              "slug": "34-15-12-dsi-host-video-packet-configuration-register-dsi-vpcr",
              "level": 3,
              "start_page": 1332,
              "end_page": 1332,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.12 DSI Host video packet configuration register (DSI_VPCR)",
              "file": "10_sections/f3b0edfc4eea__34-15-12-dsi-host-video-packet-configuration-register-dsi-vpcr.md",
              "children": []
            },
            {
              "id": "2f23a5d2cae1",
              "title": "34.15.13 DSI Host video chunks configuration register (DSI_VCCR)",
              "slug": "34-15-13-dsi-host-video-chunks-configuration-register-dsi-vccr",
              "level": 3,
              "start_page": 1332,
              "end_page": 1332,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.13 DSI Host video chunks configuration register (DSI_VCCR)",
              "file": "10_sections/2f23a5d2cae1__34-15-13-dsi-host-video-chunks-configuration-register-dsi-vccr.md",
              "children": []
            },
            {
              "id": "7ec2f8c5da0b",
              "title": "34.15.14 DSI Host video null packet configuration register (DSI_VNPCR)",
              "slug": "34-15-14-dsi-host-video-null-packet-configuration-register-dsi-vnpcr",
              "level": 3,
              "start_page": 1333,
              "end_page": 1333,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.14 DSI Host video null packet configuration register (DSI_VNPCR)",
              "file": "10_sections/7ec2f8c5da0b__34-15-14-dsi-host-video-null-packet-configuration-register-dsi-vnpcr.md",
              "children": []
            },
            {
              "id": "5022bef5148c",
              "title": "34.15.15 DSI Host video HSA configuration register (DSI_VHSACR)",
              "slug": "34-15-15-dsi-host-video-hsa-configuration-register-dsi-vhsacr",
              "level": 3,
              "start_page": 1333,
              "end_page": 1333,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.15 DSI Host video HSA configuration register (DSI_VHSACR)",
              "file": "10_sections/5022bef5148c__34-15-15-dsi-host-video-hsa-configuration-register-dsi-vhsacr.md",
              "children": []
            },
            {
              "id": "509755385417",
              "title": "34.15.16 DSI Host video HBP configuration register (DSI_VHBPCR)",
              "slug": "34-15-16-dsi-host-video-hbp-configuration-register-dsi-vhbpcr",
              "level": 3,
              "start_page": 1334,
              "end_page": 1334,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.16 DSI Host video HBP configuration register (DSI_VHBPCR)",
              "file": "10_sections/509755385417__34-15-16-dsi-host-video-hbp-configuration-register-dsi-vhbpcr.md",
              "children": []
            },
            {
              "id": "951341c2fe27",
              "title": "34.15.17 DSI Host video line configuration register (DSI_VLCR)",
              "slug": "34-15-17-dsi-host-video-line-configuration-register-dsi-vlcr",
              "level": 3,
              "start_page": 1334,
              "end_page": 1334,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.17 DSI Host video line configuration register (DSI_VLCR)",
              "file": "10_sections/951341c2fe27__34-15-17-dsi-host-video-line-configuration-register-dsi-vlcr.md",
              "children": []
            },
            {
              "id": "6e3553b4d8d9",
              "title": "34.15.18 DSI Host video VSA configuration register (DSI_VVSACR)",
              "slug": "34-15-18-dsi-host-video-vsa-configuration-register-dsi-vvsacr",
              "level": 3,
              "start_page": 1334,
              "end_page": 1334,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.18 DSI Host video VSA configuration register (DSI_VVSACR)",
              "file": "10_sections/6e3553b4d8d9__34-15-18-dsi-host-video-vsa-configuration-register-dsi-vvsacr.md",
              "children": []
            },
            {
              "id": "344608dd27b2",
              "title": "34.15.19 DSI Host video VBP configuration register (DSI_VVBPCR)",
              "slug": "34-15-19-dsi-host-video-vbp-configuration-register-dsi-vvbpcr",
              "level": 3,
              "start_page": 1335,
              "end_page": 1335,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.19 DSI Host video VBP configuration register (DSI_VVBPCR)",
              "file": "10_sections/344608dd27b2__34-15-19-dsi-host-video-vbp-configuration-register-dsi-vvbpcr.md",
              "children": []
            },
            {
              "id": "7fd85d59c6f2",
              "title": "34.15.20 DSI Host video VFP configuration register (DSI_VVFPCR)",
              "slug": "34-15-20-dsi-host-video-vfp-configuration-register-dsi-vvfpcr",
              "level": 3,
              "start_page": 1335,
              "end_page": 1335,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.20 DSI Host video VFP configuration register (DSI_VVFPCR)",
              "file": "10_sections/7fd85d59c6f2__34-15-20-dsi-host-video-vfp-configuration-register-dsi-vvfpcr.md",
              "children": []
            },
            {
              "id": "d060ae966fa8",
              "title": "34.15.21 DSI Host video VA configuration register (DSI_VVACR)",
              "slug": "34-15-21-dsi-host-video-va-configuration-register-dsi-vvacr",
              "level": 3,
              "start_page": 1335,
              "end_page": 1335,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.21 DSI Host video VA configuration register (DSI_VVACR)",
              "file": "10_sections/d060ae966fa8__34-15-21-dsi-host-video-va-configuration-register-dsi-vvacr.md",
              "children": []
            },
            {
              "id": "d36eb27dc933",
              "title": "34.15.22 DSI Host LTDC command configuration register (DSI_LCCR)",
              "slug": "34-15-22-dsi-host-ltdc-command-configuration-register-dsi-lccr",
              "level": 3,
              "start_page": 1336,
              "end_page": 1337,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.22 DSI Host LTDC command configuration register (DSI_LCCR)",
              "file": "10_sections/d36eb27dc933__34-15-22-dsi-host-ltdc-command-configuration-register-dsi-lccr.md",
              "children": []
            },
            {
              "id": "ad60433a803b",
              "title": "34.15.23 DSI Host command mode configuration register (DSI_CMCR)",
              "slug": "34-15-23-dsi-host-command-mode-configuration-register-dsi-cmcr",
              "level": 3,
              "start_page": 1336,
              "end_page": 1337,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.23 DSI Host command mode configuration register (DSI_CMCR)",
              "file": "10_sections/ad60433a803b__34-15-23-dsi-host-command-mode-configuration-register-dsi-cmcr.md",
              "children": []
            },
            {
              "id": "cc1afcd1931d",
              "title": "34.15.24 DSI Host generic header configuration register (DSI_GHCR)",
              "slug": "34-15-24-dsi-host-generic-header-configuration-register-dsi-ghcr",
              "level": 3,
              "start_page": 1338,
              "end_page": 1338,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.24 DSI Host generic header configuration register (DSI_GHCR)",
              "file": "10_sections/cc1afcd1931d__34-15-24-dsi-host-generic-header-configuration-register-dsi-ghcr.md",
              "children": []
            },
            {
              "id": "bfa5ba444bb0",
              "title": "34.15.25 DSI Host generic payload data register (DSI_GPDR)",
              "slug": "34-15-25-dsi-host-generic-payload-data-register-dsi-gpdr",
              "level": 3,
              "start_page": 1339,
              "end_page": 1339,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.25 DSI Host generic payload data register (DSI_GPDR)",
              "file": "10_sections/bfa5ba444bb0__34-15-25-dsi-host-generic-payload-data-register-dsi-gpdr.md",
              "children": []
            },
            {
              "id": "e178b9848f70",
              "title": "34.15.26 DSI Host generic packet status register (DSI_GPSR)",
              "slug": "34-15-26-dsi-host-generic-packet-status-register-dsi-gpsr",
              "level": 3,
              "start_page": 1339,
              "end_page": 1339,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.26 DSI Host generic packet status register (DSI_GPSR)",
              "file": "10_sections/e178b9848f70__34-15-26-dsi-host-generic-packet-status-register-dsi-gpsr.md",
              "children": []
            },
            {
              "id": "c36c0245a216",
              "title": "34.15.27 DSI Host timeout counter configuration register 0 (DSI_TCCR0)",
              "slug": "34-15-27-dsi-host-timeout-counter-configuration-register-0-dsi-tccr0",
              "level": 3,
              "start_page": 1340,
              "end_page": 1340,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.27 DSI Host timeout counter configuration register 0 (DSI_TCCR0)",
              "file": "10_sections/c36c0245a216__34-15-27-dsi-host-timeout-counter-configuration-register-0-dsi-tccr0.md",
              "children": []
            },
            {
              "id": "4fc23ab618a0",
              "title": "34.15.28 DSI Host timeout counter configuration register 1 (DSI_TCCR1)",
              "slug": "34-15-28-dsi-host-timeout-counter-configuration-register-1-dsi-tccr1",
              "level": 3,
              "start_page": 1341,
              "end_page": 1341,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.28 DSI Host timeout counter configuration register 1 (DSI_TCCR1)",
              "file": "10_sections/4fc23ab618a0__34-15-28-dsi-host-timeout-counter-configuration-register-1-dsi-tccr1.md",
              "children": []
            },
            {
              "id": "38a4f763257d",
              "title": "34.15.29 DSI Host timeout counter configuration register 2 (DSI_TCCR2)",
              "slug": "34-15-29-dsi-host-timeout-counter-configuration-register-2-dsi-tccr2",
              "level": 3,
              "start_page": 1341,
              "end_page": 1341,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.29 DSI Host timeout counter configuration register 2 (DSI_TCCR2)",
              "file": "10_sections/38a4f763257d__34-15-29-dsi-host-timeout-counter-configuration-register-2-dsi-tccr2.md",
              "children": []
            },
            {
              "id": "cd749e38d168",
              "title": "34.15.30 DSI Host timeout counter configuration register 3 (DSI_TCCR3)",
              "slug": "34-15-30-dsi-host-timeout-counter-configuration-register-3-dsi-tccr3",
              "level": 3,
              "start_page": 1341,
              "end_page": 1341,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.30 DSI Host timeout counter configuration register 3 (DSI_TCCR3)",
              "file": "10_sections/cd749e38d168__34-15-30-dsi-host-timeout-counter-configuration-register-3-dsi-tccr3.md",
              "children": []
            },
            {
              "id": "cea0b81c73b5",
              "title": "34.15.31 DSI Host timeout counter configuration register 4 (DSI_TCCR4)",
              "slug": "34-15-31-dsi-host-timeout-counter-configuration-register-4-dsi-tccr4",
              "level": 3,
              "start_page": 1342,
              "end_page": 1342,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.31 DSI Host timeout counter configuration register 4 (DSI_TCCR4)",
              "file": "10_sections/cea0b81c73b5__34-15-31-dsi-host-timeout-counter-configuration-register-4-dsi-tccr4.md",
              "children": []
            },
            {
              "id": "0fb9c3592b2d",
              "title": "34.15.32 DSI Host timeout counter configuration register 5 (DSI_TCCR5)",
              "slug": "34-15-32-dsi-host-timeout-counter-configuration-register-5-dsi-tccr5",
              "level": 3,
              "start_page": 1342,
              "end_page": 1342,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.32 DSI Host timeout counter configuration register 5 (DSI_TCCR5)",
              "file": "10_sections/0fb9c3592b2d__34-15-32-dsi-host-timeout-counter-configuration-register-5-dsi-tccr5.md",
              "children": []
            },
            {
              "id": "e5204d92a14c",
              "title": "34.15.33 DSI Host clock lane configuration register (DSI_CLCR)",
              "slug": "34-15-33-dsi-host-clock-lane-configuration-register-dsi-clcr",
              "level": 3,
              "start_page": 1343,
              "end_page": 1343,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.33 DSI Host clock lane configuration register (DSI_CLCR)",
              "file": "10_sections/e5204d92a14c__34-15-33-dsi-host-clock-lane-configuration-register-dsi-clcr.md",
              "children": []
            },
            {
              "id": "abf93ceb5267",
              "title": "34.15.34 DSI Host clock lane timer configuration register (DSI_CLTCR)",
              "slug": "34-15-34-dsi-host-clock-lane-timer-configuration-register-dsi-cltcr",
              "level": 3,
              "start_page": 1343,
              "end_page": 1343,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.34 DSI Host clock lane timer configuration register (DSI_CLTCR)",
              "file": "10_sections/abf93ceb5267__34-15-34-dsi-host-clock-lane-timer-configuration-register-dsi-cltcr.md",
              "children": []
            },
            {
              "id": "242d1a7923e6",
              "title": "34.15.35 DSI Host data lane timer configuration register (DSI_DLTCR)",
              "slug": "34-15-35-dsi-host-data-lane-timer-configuration-register-dsi-dltcr",
              "level": 3,
              "start_page": 1344,
              "end_page": 1344,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.35 DSI Host data lane timer configuration register (DSI_DLTCR)",
              "file": "10_sections/242d1a7923e6__34-15-35-dsi-host-data-lane-timer-configuration-register-dsi-dltcr.md",
              "children": []
            },
            {
              "id": "be018fc75386",
              "title": "34.15.36 DSI Host PHY control register (DSI_PCTLR)",
              "slug": "34-15-36-dsi-host-phy-control-register-dsi-pctlr",
              "level": 3,
              "start_page": 1344,
              "end_page": 1344,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.36 DSI Host PHY control register (DSI_PCTLR)",
              "file": "10_sections/be018fc75386__34-15-36-dsi-host-phy-control-register-dsi-pctlr.md",
              "children": []
            },
            {
              "id": "ebbbce652e8e",
              "title": "34.15.37 DSI Host PHY configuration register (DSI_PCONFR)",
              "slug": "34-15-37-dsi-host-phy-configuration-register-dsi-pconfr",
              "level": 3,
              "start_page": 1345,
              "end_page": 1345,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.37 DSI Host PHY configuration register (DSI_PCONFR)",
              "file": "10_sections/ebbbce652e8e__34-15-37-dsi-host-phy-configuration-register-dsi-pconfr.md",
              "children": []
            },
            {
              "id": "937693613e64",
              "title": "34.15.38 DSI Host PHY ULPS control register (DSI_PUCR)",
              "slug": "34-15-38-dsi-host-phy-ulps-control-register-dsi-pucr",
              "level": 3,
              "start_page": 1345,
              "end_page": 1345,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.38 DSI Host PHY ULPS control register (DSI_PUCR)",
              "file": "10_sections/937693613e64__34-15-38-dsi-host-phy-ulps-control-register-dsi-pucr.md",
              "children": []
            },
            {
              "id": "5060932d501a",
              "title": "34.15.39 DSI Host PHY TX triggers configuration register (DSI_PTTCR)",
              "slug": "34-15-39-dsi-host-phy-tx-triggers-configuration-register-dsi-pttcr",
              "level": 3,
              "start_page": 1346,
              "end_page": 1346,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.39 DSI Host PHY TX triggers configuration register (DSI_PTTCR)",
              "file": "10_sections/5060932d501a__34-15-39-dsi-host-phy-tx-triggers-configuration-register-dsi-pttcr.md",
              "children": []
            },
            {
              "id": "0ba78199a2c0",
              "title": "34.15.40 DSI Host PHY status register (DSI_PSR)",
              "slug": "34-15-40-dsi-host-phy-status-register-dsi-psr",
              "level": 3,
              "start_page": 1346,
              "end_page": 1346,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.40 DSI Host PHY status register (DSI_PSR)",
              "file": "10_sections/0ba78199a2c0__34-15-40-dsi-host-phy-status-register-dsi-psr.md",
              "children": []
            },
            {
              "id": "50529c792176",
              "title": "34.15.41 DSI Host interrupt and status register 0 (DSI_ISR0)",
              "slug": "34-15-41-dsi-host-interrupt-and-status-register-0-dsi-isr0",
              "level": 3,
              "start_page": 1347,
              "end_page": 1348,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.41 DSI Host interrupt and status register 0 (DSI_ISR0)",
              "file": "10_sections/50529c792176__34-15-41-dsi-host-interrupt-and-status-register-0-dsi-isr0.md",
              "children": []
            },
            {
              "id": "8bd285be6461",
              "title": "34.15.42 DSI Host interrupt and status register 1 (DSI_ISR1)",
              "slug": "34-15-42-dsi-host-interrupt-and-status-register-1-dsi-isr1",
              "level": 3,
              "start_page": 1349,
              "end_page": 1349,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.42 DSI Host interrupt and status register 1 (DSI_ISR1)",
              "file": "10_sections/8bd285be6461__34-15-42-dsi-host-interrupt-and-status-register-1-dsi-isr1.md",
              "children": []
            },
            {
              "id": "4dbf8eec367c",
              "title": "34.15.43 DSI Host interrupt enable register 0 (DSI_IER0)",
              "slug": "34-15-43-dsi-host-interrupt-enable-register-0-dsi-ier0",
              "level": 3,
              "start_page": 1350,
              "end_page": 1351,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.43 DSI Host interrupt enable register 0 (DSI_IER0)",
              "file": "10_sections/4dbf8eec367c__34-15-43-dsi-host-interrupt-enable-register-0-dsi-ier0.md",
              "children": []
            },
            {
              "id": "43d4a5821708",
              "title": "34.15.44 DSI Host interrupt enable register 1 (DSI_IER1)",
              "slug": "34-15-44-dsi-host-interrupt-enable-register-1-dsi-ier1",
              "level": 3,
              "start_page": 1352,
              "end_page": 1353,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.44 DSI Host interrupt enable register 1 (DSI_IER1)",
              "file": "10_sections/43d4a5821708__34-15-44-dsi-host-interrupt-enable-register-1-dsi-ier1.md",
              "children": []
            },
            {
              "id": "ad916c349859",
              "title": "34.15.45 DSI Host force interrupt register 0 (DSI_FIR0)",
              "slug": "34-15-45-dsi-host-force-interrupt-register-0-dsi-fir0",
              "level": 3,
              "start_page": 1354,
              "end_page": 1354,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.45 DSI Host force interrupt register 0 (DSI_FIR0)",
              "file": "10_sections/ad916c349859__34-15-45-dsi-host-force-interrupt-register-0-dsi-fir0.md",
              "children": []
            },
            {
              "id": "b65a3a698c12",
              "title": "34.15.46 DSI Host force interrupt register 1 (DSI_FIR1)",
              "slug": "34-15-46-dsi-host-force-interrupt-register-1-dsi-fir1",
              "level": 3,
              "start_page": 1355,
              "end_page": 1355,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.46 DSI Host force interrupt register 1 (DSI_FIR1)",
              "file": "10_sections/b65a3a698c12__34-15-46-dsi-host-force-interrupt-register-1-dsi-fir1.md",
              "children": []
            },
            {
              "id": "352872fedef4",
              "title": "34.15.47 DSI Host video shadow control register (DSI_VSCR)",
              "slug": "34-15-47-dsi-host-video-shadow-control-register-dsi-vscr",
              "level": 3,
              "start_page": 1356,
              "end_page": 1356,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.47 DSI Host video shadow control register (DSI_VSCR)",
              "file": "10_sections/352872fedef4__34-15-47-dsi-host-video-shadow-control-register-dsi-vscr.md",
              "children": []
            },
            {
              "id": "7ee6bec28538",
              "title": "34.15.48 DSI Host LTDC current VCID register (DSI_LCVCIDR)",
              "slug": "34-15-48-dsi-host-ltdc-current-vcid-register-dsi-lcvcidr",
              "level": 3,
              "start_page": 1357,
              "end_page": 1357,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.48 DSI Host LTDC current VCID register (DSI_LCVCIDR)",
              "file": "10_sections/7ee6bec28538__34-15-48-dsi-host-ltdc-current-vcid-register-dsi-lcvcidr.md",
              "children": []
            },
            {
              "id": "f98444b6b3e6",
              "title": "34.15.49 DSI Host LTDC current color coding register (DSI_LCCCR)",
              "slug": "34-15-49-dsi-host-ltdc-current-color-coding-register-dsi-lcccr",
              "level": 3,
              "start_page": 1357,
              "end_page": 1357,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.49 DSI Host LTDC current color coding register (DSI_LCCCR)",
              "file": "10_sections/f98444b6b3e6__34-15-49-dsi-host-ltdc-current-color-coding-register-dsi-lcccr.md",
              "children": []
            },
            {
              "id": "8e016af62340",
              "title": "34.15.50 DSI Host low-power mode current configuration register (DSI_LPMCCR)",
              "slug": "34-15-50-dsi-host-low-power-mode-current-configuration-register-dsi-lpmccr",
              "level": 3,
              "start_page": 1358,
              "end_page": 1358,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.50 DSI Host low-power mode current configuration register (DSI_LPMCCR)",
              "file": "10_sections/8e016af62340__34-15-50-dsi-host-low-power-mode-current-configuration-register-dsi-lpmccr.md",
              "children": []
            },
            {
              "id": "8ea70cfb9f09",
              "title": "34.15.51 DSI Host video mode current configuration register (DSI_VMCCR)",
              "slug": "34-15-51-dsi-host-video-mode-current-configuration-register-dsi-vmccr",
              "level": 3,
              "start_page": 1358,
              "end_page": 1358,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.51 DSI Host video mode current configuration register (DSI_VMCCR)",
              "file": "10_sections/8ea70cfb9f09__34-15-51-dsi-host-video-mode-current-configuration-register-dsi-vmccr.md",
              "children": []
            },
            {
              "id": "74c019d200ca",
              "title": "34.15.52 DSI Host video packet current configuration register (DSI_VPCCR)",
              "slug": "34-15-52-dsi-host-video-packet-current-configuration-register-dsi-vpccr",
              "level": 3,
              "start_page": 1359,
              "end_page": 1359,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.52 DSI Host video packet current configuration register (DSI_VPCCR)",
              "file": "10_sections/74c019d200ca__34-15-52-dsi-host-video-packet-current-configuration-register-dsi-vpccr.md",
              "children": []
            },
            {
              "id": "f042841a171c",
              "title": "34.15.53 DSI Host video chunks current configuration register (DSI_VCCCR)",
              "slug": "34-15-53-dsi-host-video-chunks-current-configuration-register-dsi-vcccr",
              "level": 3,
              "start_page": 1360,
              "end_page": 1360,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.53 DSI Host video chunks current configuration register (DSI_VCCCR)",
              "file": "10_sections/f042841a171c__34-15-53-dsi-host-video-chunks-current-configuration-register-dsi-vcccr.md",
              "children": []
            },
            {
              "id": "7f075d599758",
              "title": "34.15.54 DSI Host video null packet current configuration register (DSI_VNPCCR)",
              "slug": "34-15-54-dsi-host-video-null-packet-current-configuration-register-dsi-vnpccr",
              "level": 3,
              "start_page": 1360,
              "end_page": 1360,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.54 DSI Host video null packet current configuration register (DSI_VNPCCR)",
              "file": "10_sections/7f075d599758__34-15-54-dsi-host-video-null-packet-current-configuration-register-dsi-vnpccr.md",
              "children": []
            },
            {
              "id": "f3776200f872",
              "title": "34.15.55 DSI Host video HSA current configuration register (DSI_VHSACCR)",
              "slug": "34-15-55-dsi-host-video-hsa-current-configuration-register-dsi-vhsaccr",
              "level": 3,
              "start_page": 1361,
              "end_page": 1361,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.55 DSI Host video HSA current configuration register (DSI_VHSACCR)",
              "file": "10_sections/f3776200f872__34-15-55-dsi-host-video-hsa-current-configuration-register-dsi-vhsaccr.md",
              "children": []
            },
            {
              "id": "2bdea4d61a69",
              "title": "34.15.56 DSI Host video HBP current configuration register (DSI_VHBPCCR)",
              "slug": "34-15-56-dsi-host-video-hbp-current-configuration-register-dsi-vhbpccr",
              "level": 3,
              "start_page": 1361,
              "end_page": 1361,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.56 DSI Host video HBP current configuration register (DSI_VHBPCCR)",
              "file": "10_sections/2bdea4d61a69__34-15-56-dsi-host-video-hbp-current-configuration-register-dsi-vhbpccr.md",
              "children": []
            },
            {
              "id": "27e92ca08b36",
              "title": "34.15.57 DSI Host video line current configuration register (DSI_VLCCR)",
              "slug": "34-15-57-dsi-host-video-line-current-configuration-register-dsi-vlccr",
              "level": 3,
              "start_page": 1361,
              "end_page": 1361,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.57 DSI Host video line current configuration register (DSI_VLCCR)",
              "file": "10_sections/27e92ca08b36__34-15-57-dsi-host-video-line-current-configuration-register-dsi-vlccr.md",
              "children": []
            },
            {
              "id": "f93d723a853e",
              "title": "34.15.58 DSI Host video VSA current configuration register (DSI_VVSACCR)",
              "slug": "34-15-58-dsi-host-video-vsa-current-configuration-register-dsi-vvsaccr",
              "level": 3,
              "start_page": 1362,
              "end_page": 1362,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.58 DSI Host video VSA current configuration register (DSI_VVSACCR)",
              "file": "10_sections/f93d723a853e__34-15-58-dsi-host-video-vsa-current-configuration-register-dsi-vvsaccr.md",
              "children": []
            },
            {
              "id": "641eac4c2ce1",
              "title": "34.15.59 DSI Host video VBP current configuration register (DSI_VVBPCCR)",
              "slug": "34-15-59-dsi-host-video-vbp-current-configuration-register-dsi-vvbpccr",
              "level": 3,
              "start_page": 1362,
              "end_page": 1362,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.59 DSI Host video VBP current configuration register (DSI_VVBPCCR)",
              "file": "10_sections/641eac4c2ce1__34-15-59-dsi-host-video-vbp-current-configuration-register-dsi-vvbpccr.md",
              "children": []
            },
            {
              "id": "26b8e48a625f",
              "title": "34.15.60 DSI Host video VFP current configuration register (DSI_VVFPCCR)",
              "slug": "34-15-60-dsi-host-video-vfp-current-configuration-register-dsi-vvfpccr",
              "level": 3,
              "start_page": 1363,
              "end_page": 1363,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.60 DSI Host video VFP current configuration register (DSI_VVFPCCR)",
              "file": "10_sections/26b8e48a625f__34-15-60-dsi-host-video-vfp-current-configuration-register-dsi-vvfpccr.md",
              "children": []
            },
            {
              "id": "506fd9019b41",
              "title": "34.15.61 DSI Host video VA current configuration register (DSI_VVACCR)",
              "slug": "34-15-61-dsi-host-video-va-current-configuration-register-dsi-vvaccr",
              "level": 3,
              "start_page": 1363,
              "end_page": 1363,
              "breadcrumb": "34 DSI Host (DSI) > 34.15 DSI Host registers > 34.15.61 DSI Host video VA current configuration register (DSI_VVACCR)",
              "file": "10_sections/506fd9019b41__34-15-61-dsi-host-video-va-current-configuration-register-dsi-vvaccr.md",
              "children": []
            }
          ]
        },
        {
          "id": "52f02e168166",
          "title": "34.16 DSI Wrapper registers",
          "slug": "34-16-dsi-wrapper-registers",
          "level": 2,
          "start_page": 1364,
          "end_page": 1380,
          "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers",
          "file": "10_sections/52f02e168166__34-16-dsi-wrapper-registers.md",
          "children": [
            {
              "id": "4551e2e91554",
              "title": "34.16.1 DSI Wrapper configuration register (DSI_WCFGR)",
              "slug": "34-16-1-dsi-wrapper-configuration-register-dsi-wcfgr",
              "level": 3,
              "start_page": 1364,
              "end_page": 1364,
              "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers > 34.16.1 DSI Wrapper configuration register (DSI_WCFGR)",
              "file": "10_sections/4551e2e91554__34-16-1-dsi-wrapper-configuration-register-dsi-wcfgr.md",
              "children": []
            },
            {
              "id": "2eb4b9d922a6",
              "title": "34.16.2 DSI Wrapper control register (DSI_WCR)",
              "slug": "34-16-2-dsi-wrapper-control-register-dsi-wcr",
              "level": 3,
              "start_page": 1365,
              "end_page": 1365,
              "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers > 34.16.2 DSI Wrapper control register (DSI_WCR)",
              "file": "10_sections/2eb4b9d922a6__34-16-2-dsi-wrapper-control-register-dsi-wcr.md",
              "children": []
            },
            {
              "id": "1df77a9dbd70",
              "title": "34.16.3 DSI Wrapper interrupt enable register (DSI_WIER)",
              "slug": "34-16-3-dsi-wrapper-interrupt-enable-register-dsi-wier",
              "level": 3,
              "start_page": 1365,
              "end_page": 1365,
              "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers > 34.16.3 DSI Wrapper interrupt enable register (DSI_WIER)",
              "file": "10_sections/1df77a9dbd70__34-16-3-dsi-wrapper-interrupt-enable-register-dsi-wier.md",
              "children": []
            },
            {
              "id": "1f70d8b60870",
              "title": "34.16.4 DSI Wrapper interrupt and status register (DSI_WISR)",
              "slug": "34-16-4-dsi-wrapper-interrupt-and-status-register-dsi-wisr",
              "level": 3,
              "start_page": 1366,
              "end_page": 1366,
              "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers > 34.16.4 DSI Wrapper interrupt and status register (DSI_WISR)",
              "file": "10_sections/1f70d8b60870__34-16-4-dsi-wrapper-interrupt-and-status-register-dsi-wisr.md",
              "children": []
            },
            {
              "id": "347b70be3cf4",
              "title": "34.16.5 DSI Wrapper interrupt flag clear register (DSI_WIFCR)",
              "slug": "34-16-5-dsi-wrapper-interrupt-flag-clear-register-dsi-wifcr",
              "level": 3,
              "start_page": 1367,
              "end_page": 1367,
              "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers > 34.16.5 DSI Wrapper interrupt flag clear register (DSI_WIFCR)",
              "file": "10_sections/347b70be3cf4__34-16-5-dsi-wrapper-interrupt-flag-clear-register-dsi-wifcr.md",
              "children": []
            },
            {
              "id": "406183901ca1",
              "title": "34.16.6 DSI Wrapper PHY configuration register 0 (DSI_WPCR0)",
              "slug": "34-16-6-dsi-wrapper-phy-configuration-register-0-dsi-wpcr0",
              "level": 3,
              "start_page": 1368,
              "end_page": 1369,
              "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers > 34.16.6 DSI Wrapper PHY configuration register 0 (DSI_WPCR0)",
              "file": "10_sections/406183901ca1__34-16-6-dsi-wrapper-phy-configuration-register-0-dsi-wpcr0.md",
              "children": []
            },
            {
              "id": "3ddded9a5d34",
              "title": "34.16.7 DSI Wrapper PHY configuration register 1 (DSI_WPCR1)",
              "slug": "34-16-7-dsi-wrapper-phy-configuration-register-1-dsi-wpcr1",
              "level": 3,
              "start_page": 1370,
              "end_page": 1371,
              "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers > 34.16.7 DSI Wrapper PHY configuration register 1 (DSI_WPCR1)",
              "file": "10_sections/3ddded9a5d34__34-16-7-dsi-wrapper-phy-configuration-register-1-dsi-wpcr1.md",
              "children": []
            },
            {
              "id": "06251a5c0e1e",
              "title": "34.16.8 DSI Wrapper PHY configuration register 2 (DSI_WPCR2)",
              "slug": "34-16-8-dsi-wrapper-phy-configuration-register-2-dsi-wpcr2",
              "level": 3,
              "start_page": 1372,
              "end_page": 1372,
              "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers > 34.16.8 DSI Wrapper PHY configuration register 2 (DSI_WPCR2)",
              "file": "10_sections/06251a5c0e1e__34-16-8-dsi-wrapper-phy-configuration-register-2-dsi-wpcr2.md",
              "children": []
            },
            {
              "id": "957973593c36",
              "title": "34.16.9 DSI Wrapper PHY configuration register 3 (DSI_WPCR3)",
              "slug": "34-16-9-dsi-wrapper-phy-configuration-register-3-dsi-wpcr3",
              "level": 3,
              "start_page": 1373,
              "end_page": 1373,
              "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers > 34.16.9 DSI Wrapper PHY configuration register 3 (DSI_WPCR3)",
              "file": "10_sections/957973593c36__34-16-9-dsi-wrapper-phy-configuration-register-3-dsi-wpcr3.md",
              "children": []
            },
            {
              "id": "20b438ecebc6",
              "title": "34.16.10 DSI Wrapper PHY configuration register 4 (DSI_WPCR4)",
              "slug": "34-16-10-dsi-wrapper-phy-configuration-register-4-dsi-wpcr4",
              "level": 3,
              "start_page": 1373,
              "end_page": 1373,
              "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers > 34.16.10 DSI Wrapper PHY configuration register 4 (DSI_WPCR4)",
              "file": "10_sections/20b438ecebc6__34-16-10-dsi-wrapper-phy-configuration-register-4-dsi-wpcr4.md",
              "children": []
            },
            {
              "id": "af8e1cbe1da7",
              "title": "34.16.11 DSI Wrapper regulator and PLL control register (DSI_WRPCR)",
              "slug": "34-16-11-dsi-wrapper-regulator-and-pll-control-register-dsi-wrpcr",
              "level": 3,
              "start_page": 1374,
              "end_page": 1374,
              "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers > 34.16.11 DSI Wrapper regulator and PLL control register (DSI_WRPCR)",
              "file": "10_sections/af8e1cbe1da7__34-16-11-dsi-wrapper-regulator-and-pll-control-register-dsi-wrpcr.md",
              "children": []
            },
            {
              "id": "38adcc67d072",
              "title": "34.16.12 DSI register map",
              "slug": "34-16-12-dsi-register-map",
              "level": 3,
              "start_page": 1375,
              "end_page": 1380,
              "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers > 34.16.12 DSI register map",
              "file": "10_sections/38adcc67d072__34-16-12-dsi-register-map.md",
              "children": [
                {
                  "id": "5c34cb5901d5",
                  "title": "Table 294. DSI register map and reset values",
                  "slug": "table-294-dsi-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1375,
                  "end_page": 1380,
                  "breadcrumb": "34 DSI Host (DSI) > 34.16 DSI Wrapper registers > 34.16.12 DSI register map > Table 294. DSI register map and reset values",
                  "file": "10_sections/5c34cb5901d5__table-294-dsi-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "a349cb14df44",
      "title": "35 JPEG codec (JPEG)",
      "slug": "35-jpeg-codec-jpeg",
      "level": 1,
      "start_page": 1381,
      "end_page": 1400,
      "breadcrumb": "35 JPEG codec (JPEG)",
      "file": "10_sections/a349cb14df44__35-jpeg-codec-jpeg.md",
      "children": [
        {
          "id": "fda592f004fb",
          "title": "35.1 Introduction",
          "slug": "35-1-introduction",
          "level": 2,
          "start_page": 1381,
          "end_page": 1381,
          "breadcrumb": "35 JPEG codec (JPEG) > 35.1 Introduction",
          "file": "10_sections/fda592f004fb__35-1-introduction.md",
          "children": []
        },
        {
          "id": "df4e24497817",
          "title": "35.2 JPEG codec main features",
          "slug": "35-2-jpeg-codec-main-features",
          "level": 2,
          "start_page": 1381,
          "end_page": 1381,
          "breadcrumb": "35 JPEG codec (JPEG) > 35.2 JPEG codec main features",
          "file": "10_sections/df4e24497817__35-2-jpeg-codec-main-features.md",
          "children": []
        },
        {
          "id": "e06d9be030f8",
          "title": "35.3 JPEG codec block functional description",
          "slug": "35-3-jpeg-codec-block-functional-description",
          "level": 2,
          "start_page": 1382,
          "end_page": 1385,
          "breadcrumb": "35 JPEG codec (JPEG) > 35.3 JPEG codec block functional description",
          "file": "10_sections/e06d9be030f8__35-3-jpeg-codec-block-functional-description.md",
          "children": [
            {
              "id": "f79c089016d7",
              "title": "35.3.1 General description",
              "slug": "35-3-1-general-description",
              "level": 3,
              "start_page": 1382,
              "end_page": 1382,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.3 JPEG codec block functional description > 35.3.1 General description",
              "file": "10_sections/f79c089016d7__35-3-1-general-description.md",
              "children": [
                {
                  "id": "2371915609a5",
                  "title": "Figure 292. JPEG codec block diagram",
                  "slug": "figure-292-jpeg-codec-block-diagram",
                  "level": 4,
                  "start_page": 1382,
                  "end_page": 1382,
                  "breadcrumb": "35 JPEG codec (JPEG) > 35.3 JPEG codec block functional description > 35.3.1 General description > Figure 292. JPEG codec block diagram",
                  "file": "10_sections/2371915609a5__figure-292-jpeg-codec-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "96d06f1cf88b",
              "title": "35.3.2 JPEG internal signals",
              "slug": "35-3-2-jpeg-internal-signals",
              "level": 3,
              "start_page": 1382,
              "end_page": 1382,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.3 JPEG codec block functional description > 35.3.2 JPEG internal signals",
              "file": "10_sections/96d06f1cf88b__35-3-2-jpeg-internal-signals.md",
              "children": [
                {
                  "id": "3cb7fe006a11",
                  "title": "Table 295. JPEG internal signals",
                  "slug": "table-295-jpeg-internal-signals",
                  "level": 4,
                  "start_page": 1382,
                  "end_page": 1382,
                  "breadcrumb": "35 JPEG codec (JPEG) > 35.3 JPEG codec block functional description > 35.3.2 JPEG internal signals > Table 295. JPEG internal signals",
                  "file": "10_sections/3cb7fe006a11__table-295-jpeg-internal-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "844f1c8a9ba5",
              "title": "35.3.3 JPEG decoding procedure",
              "slug": "35-3-3-jpeg-decoding-procedure",
              "level": 3,
              "start_page": 1383,
              "end_page": 1383,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.3 JPEG codec block functional description > 35.3.3 JPEG decoding procedure",
              "file": "10_sections/844f1c8a9ba5__35-3-3-jpeg-decoding-procedure.md",
              "children": []
            },
            {
              "id": "806279072c79",
              "title": "35.3.4 JPEG encoding procedure",
              "slug": "35-3-4-jpeg-encoding-procedure",
              "level": 3,
              "start_page": 1384,
              "end_page": 1385,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.3 JPEG codec block functional description > 35.3.4 JPEG encoding procedure",
              "file": "10_sections/806279072c79__35-3-4-jpeg-encoding-procedure.md",
              "children": []
            }
          ]
        },
        {
          "id": "12fbf4d8deea",
          "title": "35.4 JPEG codec interrupts",
          "slug": "35-4-jpeg-codec-interrupts",
          "level": 2,
          "start_page": 1386,
          "end_page": 1386,
          "breadcrumb": "35 JPEG codec (JPEG) > 35.4 JPEG codec interrupts",
          "file": "10_sections/12fbf4d8deea__35-4-jpeg-codec-interrupts.md",
          "children": [
            {
              "id": "aefab049d84f",
              "title": "Table 296. JPEG codec interrupt requests",
              "slug": "table-296-jpeg-codec-interrupt-requests",
              "level": 3,
              "start_page": 1386,
              "end_page": 1386,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.4 JPEG codec interrupts > Table 296. JPEG codec interrupt requests",
              "file": "10_sections/aefab049d84f__table-296-jpeg-codec-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "4910cda88f3c",
          "title": "35.5 JPEG codec registers",
          "slug": "35-5-jpeg-codec-registers",
          "level": 2,
          "start_page": 1387,
          "end_page": 1400,
          "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers",
          "file": "10_sections/4910cda88f3c__35-5-jpeg-codec-registers.md",
          "children": [
            {
              "id": "63a76080417a",
              "title": "35.5.1 JPEG codec control register (JPEG_CONFR0)",
              "slug": "35-5-1-jpeg-codec-control-register-jpeg-confr0",
              "level": 3,
              "start_page": 1387,
              "end_page": 1387,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.1 JPEG codec control register (JPEG_CONFR0)",
              "file": "10_sections/63a76080417a__35-5-1-jpeg-codec-control-register-jpeg-confr0.md",
              "children": []
            },
            {
              "id": "7d530057be63",
              "title": "35.5.2 JPEG codec configuration register 1 (JPEG_CONFR1)",
              "slug": "35-5-2-jpeg-codec-configuration-register-1-jpeg-confr1",
              "level": 3,
              "start_page": 1387,
              "end_page": 1387,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.2 JPEG codec configuration register 1 (JPEG_CONFR1)",
              "file": "10_sections/7d530057be63__35-5-2-jpeg-codec-configuration-register-1-jpeg-confr1.md",
              "children": []
            },
            {
              "id": "d9270b64b01a",
              "title": "35.5.3 JPEG codec configuration register 2 (JPEG_CONFR2)",
              "slug": "35-5-3-jpeg-codec-configuration-register-2-jpeg-confr2",
              "level": 3,
              "start_page": 1388,
              "end_page": 1388,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.3 JPEG codec configuration register 2 (JPEG_CONFR2)",
              "file": "10_sections/d9270b64b01a__35-5-3-jpeg-codec-configuration-register-2-jpeg-confr2.md",
              "children": []
            },
            {
              "id": "8e204ab24a47",
              "title": "35.5.4 JPEG codec configuration register 3 (JPEG_CONFR3)",
              "slug": "35-5-4-jpeg-codec-configuration-register-3-jpeg-confr3",
              "level": 3,
              "start_page": 1389,
              "end_page": 1389,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.4 JPEG codec configuration register 3 (JPEG_CONFR3)",
              "file": "10_sections/8e204ab24a47__35-5-4-jpeg-codec-configuration-register-3-jpeg-confr3.md",
              "children": []
            },
            {
              "id": "41e489093570",
              "title": "35.5.5 JPEG codec configuration register x (JPEG_CONFRx)",
              "slug": "35-5-5-jpeg-codec-configuration-register-x-jpeg-confrx",
              "level": 3,
              "start_page": 1389,
              "end_page": 1389,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.5 JPEG codec configuration register x (JPEG_CONFRx)",
              "file": "10_sections/41e489093570__35-5-5-jpeg-codec-configuration-register-x-jpeg-confrx.md",
              "children": []
            },
            {
              "id": "9f698fd42eab",
              "title": "35.5.6 JPEG control register (JPEG_CR)",
              "slug": "35-5-6-jpeg-control-register-jpeg-cr",
              "level": 3,
              "start_page": 1390,
              "end_page": 1390,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.6 JPEG control register (JPEG_CR)",
              "file": "10_sections/9f698fd42eab__35-5-6-jpeg-control-register-jpeg-cr.md",
              "children": []
            },
            {
              "id": "0d0214749f3a",
              "title": "35.5.7 JPEG status register (JPEG_SR)",
              "slug": "35-5-7-jpeg-status-register-jpeg-sr",
              "level": 3,
              "start_page": 1391,
              "end_page": 1391,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.7 JPEG status register (JPEG_SR)",
              "file": "10_sections/0d0214749f3a__35-5-7-jpeg-status-register-jpeg-sr.md",
              "children": []
            },
            {
              "id": "2505ace2fd24",
              "title": "35.5.8 JPEG clear flag register (JPEG_CFR)",
              "slug": "35-5-8-jpeg-clear-flag-register-jpeg-cfr",
              "level": 3,
              "start_page": 1392,
              "end_page": 1392,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.8 JPEG clear flag register (JPEG_CFR)",
              "file": "10_sections/2505ace2fd24__35-5-8-jpeg-clear-flag-register-jpeg-cfr.md",
              "children": []
            },
            {
              "id": "54f346ccaf8c",
              "title": "35.5.9 JPEG data input register (JPEG_DIR)",
              "slug": "35-5-9-jpeg-data-input-register-jpeg-dir",
              "level": 3,
              "start_page": 1393,
              "end_page": 1393,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.9 JPEG data input register (JPEG_DIR)",
              "file": "10_sections/54f346ccaf8c__35-5-9-jpeg-data-input-register-jpeg-dir.md",
              "children": []
            },
            {
              "id": "ffa89a0d1dce",
              "title": "35.5.10 JPEG data output register (JPEG_DOR)",
              "slug": "35-5-10-jpeg-data-output-register-jpeg-dor",
              "level": 3,
              "start_page": 1393,
              "end_page": 1393,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.10 JPEG data output register (JPEG_DOR)",
              "file": "10_sections/ffa89a0d1dce__35-5-10-jpeg-data-output-register-jpeg-dor.md",
              "children": []
            },
            {
              "id": "784e62c6987c",
              "title": "35.5.11 JPEG quantization memory x (JPEG_QMEMx_y)",
              "slug": "35-5-11-jpeg-quantization-memory-x-jpeg-qmemx-y",
              "level": 3,
              "start_page": 1394,
              "end_page": 1394,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.11 JPEG quantization memory x (JPEG_QMEMx_y)",
              "file": "10_sections/784e62c6987c__35-5-11-jpeg-quantization-memory-x-jpeg-qmemx-y.md",
              "children": []
            },
            {
              "id": "79e91d19e4d5",
              "title": "35.5.12 JPEG Huffman min (JPEG_HUFFMINx_y)",
              "slug": "35-5-12-jpeg-huffman-min-jpeg-huffminx-y",
              "level": 3,
              "start_page": 1394,
              "end_page": 1394,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.12 JPEG Huffman min (JPEG_HUFFMINx_y)",
              "file": "10_sections/79e91d19e4d5__35-5-12-jpeg-huffman-min-jpeg-huffminx-y.md",
              "children": []
            },
            {
              "id": "acb33dde97bf",
              "title": "35.5.13 JPEG Huffman min x (JPEG_HUFFMINx_y)",
              "slug": "35-5-13-jpeg-huffman-min-x-jpeg-huffminx-y",
              "level": 3,
              "start_page": 1395,
              "end_page": 1395,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.13 JPEG Huffman min x (JPEG_HUFFMINx_y)",
              "file": "10_sections/acb33dde97bf__35-5-13-jpeg-huffman-min-x-jpeg-huffminx-y.md",
              "children": []
            },
            {
              "id": "66cf48cc8d34",
              "title": "35.5.14 JPEG Huffman base (JPEG_HUFFBASEx)",
              "slug": "35-5-14-jpeg-huffman-base-jpeg-huffbasex",
              "level": 3,
              "start_page": 1395,
              "end_page": 1395,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.14 JPEG Huffman base (JPEG_HUFFBASEx)",
              "file": "10_sections/66cf48cc8d34__35-5-14-jpeg-huffman-base-jpeg-huffbasex.md",
              "children": []
            },
            {
              "id": "14a571925a50",
              "title": "35.5.15 JPEG Huffman symbol (JPEG_HUFFSYMBx)",
              "slug": "35-5-15-jpeg-huffman-symbol-jpeg-huffsymbx",
              "level": 3,
              "start_page": 1396,
              "end_page": 1396,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.15 JPEG Huffman symbol (JPEG_HUFFSYMBx)",
              "file": "10_sections/14a571925a50__35-5-15-jpeg-huffman-symbol-jpeg-huffsymbx.md",
              "children": []
            },
            {
              "id": "b04184c970f1",
              "title": "35.5.16 JPEG DHT memory (JPEG_DHTMEMx)",
              "slug": "35-5-16-jpeg-dht-memory-jpeg-dhtmemx",
              "level": 3,
              "start_page": 1397,
              "end_page": 1397,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.16 JPEG DHT memory (JPEG_DHTMEMx)",
              "file": "10_sections/b04184c970f1__35-5-16-jpeg-dht-memory-jpeg-dhtmemx.md",
              "children": []
            },
            {
              "id": "5ffcf43d60b6",
              "title": "35.5.17 JPEG Huffman encoder ACx (JPEG_HUFFENC_ACx_y)",
              "slug": "35-5-17-jpeg-huffman-encoder-acx-jpeg-huffenc-acx-y",
              "level": 3,
              "start_page": 1397,
              "end_page": 1397,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.17 JPEG Huffman encoder ACx (JPEG_HUFFENC_ACx_y)",
              "file": "10_sections/5ffcf43d60b6__35-5-17-jpeg-huffman-encoder-acx-jpeg-huffenc-acx-y.md",
              "children": []
            },
            {
              "id": "74a4801cd8e8",
              "title": "35.5.18 JPEG Huffman encoder DCx (JPEG_HUFFENC_DCx_y)",
              "slug": "35-5-18-jpeg-huffman-encoder-dcx-jpeg-huffenc-dcx-y",
              "level": 3,
              "start_page": 1398,
              "end_page": 1398,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.18 JPEG Huffman encoder DCx (JPEG_HUFFENC_DCx_y)",
              "file": "10_sections/74a4801cd8e8__35-5-18-jpeg-huffman-encoder-dcx-jpeg-huffenc-dcx-y.md",
              "children": []
            },
            {
              "id": "57a4c993cf18",
              "title": "35.5.19 JPEG codec register map",
              "slug": "35-5-19-jpeg-codec-register-map",
              "level": 3,
              "start_page": 1399,
              "end_page": 1400,
              "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.19 JPEG codec register map",
              "file": "10_sections/57a4c993cf18__35-5-19-jpeg-codec-register-map.md",
              "children": [
                {
                  "id": "43deb5c29a04",
                  "title": "Table 297. JPEG codec register map and reset values",
                  "slug": "table-297-jpeg-codec-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1399,
                  "end_page": 1400,
                  "breadcrumb": "35 JPEG codec (JPEG) > 35.5 JPEG codec registers > 35.5.19 JPEG codec register map > Table 297. JPEG codec register map and reset values",
                  "file": "10_sections/43deb5c29a04__table-297-jpeg-codec-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "4ebc34321c82",
      "title": "36 True random number generator (RNG)",
      "slug": "36-true-random-number-generator-rng",
      "level": 1,
      "start_page": 1401,
      "end_page": 1412,
      "breadcrumb": "36 True random number generator (RNG)",
      "file": "10_sections/4ebc34321c82__36-true-random-number-generator-rng.md",
      "children": [
        {
          "id": "aaa0233c4f28",
          "title": "36.1 Introduction",
          "slug": "36-1-introduction",
          "level": 2,
          "start_page": 1401,
          "end_page": 1401,
          "breadcrumb": "36 True random number generator (RNG) > 36.1 Introduction",
          "file": "10_sections/aaa0233c4f28__36-1-introduction.md",
          "children": []
        },
        {
          "id": "32155f929866",
          "title": "36.2 RNG main features",
          "slug": "36-2-rng-main-features",
          "level": 2,
          "start_page": 1401,
          "end_page": 1401,
          "breadcrumb": "36 True random number generator (RNG) > 36.2 RNG main features",
          "file": "10_sections/32155f929866__36-2-rng-main-features.md",
          "children": []
        },
        {
          "id": "35b863680d34",
          "title": "36.3 RNG functional description",
          "slug": "36-3-rng-functional-description",
          "level": 2,
          "start_page": 1402,
          "end_page": 1408,
          "breadcrumb": "36 True random number generator (RNG) > 36.3 RNG functional description",
          "file": "10_sections/35b863680d34__36-3-rng-functional-description.md",
          "children": [
            {
              "id": "d1f32d9e5287",
              "title": "36.3.1 RNG block diagram",
              "slug": "36-3-1-rng-block-diagram",
              "level": 3,
              "start_page": 1402,
              "end_page": 1402,
              "breadcrumb": "36 True random number generator (RNG) > 36.3 RNG functional description > 36.3.1 RNG block diagram",
              "file": "10_sections/d1f32d9e5287__36-3-1-rng-block-diagram.md",
              "children": [
                {
                  "id": "50e1f0b6ea7e",
                  "title": "Figure 293. RNG block diagram",
                  "slug": "figure-293-rng-block-diagram",
                  "level": 4,
                  "start_page": 1402,
                  "end_page": 1402,
                  "breadcrumb": "36 True random number generator (RNG) > 36.3 RNG functional description > 36.3.1 RNG block diagram > Figure 293. RNG block diagram",
                  "file": "10_sections/50e1f0b6ea7e__figure-293-rng-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f848f9f7e3e6",
              "title": "36.3.2 RNG internal signals",
              "slug": "36-3-2-rng-internal-signals",
              "level": 3,
              "start_page": 1402,
              "end_page": 1402,
              "breadcrumb": "36 True random number generator (RNG) > 36.3 RNG functional description > 36.3.2 RNG internal signals",
              "file": "10_sections/f848f9f7e3e6__36-3-2-rng-internal-signals.md",
              "children": [
                {
                  "id": "45ca510a2696",
                  "title": "Table 298. RNG internal input/output signals",
                  "slug": "table-298-rng-internal-input-output-signals",
                  "level": 4,
                  "start_page": 1402,
                  "end_page": 1402,
                  "breadcrumb": "36 True random number generator (RNG) > 36.3 RNG functional description > 36.3.2 RNG internal signals > Table 298. RNG internal input/output signals",
                  "file": "10_sections/45ca510a2696__table-298-rng-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d654a00a4152",
              "title": "36.3.3 Random number generation",
              "slug": "36-3-3-random-number-generation",
              "level": 3,
              "start_page": 1403,
              "end_page": 1404,
              "breadcrumb": "36 True random number generator (RNG) > 36.3 RNG functional description > 36.3.3 Random number generation",
              "file": "10_sections/d654a00a4152__36-3-3-random-number-generation.md",
              "children": [
                {
                  "id": "ccbb1853bac5",
                  "title": "Figure 294. Entropy source model",
                  "slug": "figure-294-entropy-source-model",
                  "level": 4,
                  "start_page": 1403,
                  "end_page": 1404,
                  "breadcrumb": "36 True random number generator (RNG) > 36.3 RNG functional description > 36.3.3 Random number generation > Figure 294. Entropy source model",
                  "file": "10_sections/ccbb1853bac5__figure-294-entropy-source-model.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ed2f4c6c197a",
              "title": "36.3.4 RNG initialization",
              "slug": "36-3-4-rng-initialization",
              "level": 3,
              "start_page": 1405,
              "end_page": 1405,
              "breadcrumb": "36 True random number generator (RNG) > 36.3 RNG functional description > 36.3.4 RNG initialization",
              "file": "10_sections/ed2f4c6c197a__36-3-4-rng-initialization.md",
              "children": [
                {
                  "id": "005158ccaa79",
                  "title": "Figure 295. RNG initialization overview",
                  "slug": "figure-295-rng-initialization-overview",
                  "level": 4,
                  "start_page": 1406,
                  "end_page": 1406,
                  "breadcrumb": "36 True random number generator (RNG) > 36.3 RNG functional description > 36.3.4 RNG initialization > Figure 295. RNG initialization overview",
                  "file": "10_sections/005158ccaa79__figure-295-rng-initialization-overview.md",
                  "children": []
                }
              ]
            },
            {
              "id": "bec6da18e878",
              "title": "36.3.5 RNG operation",
              "slug": "36-3-5-rng-operation",
              "level": 3,
              "start_page": 1406,
              "end_page": 1406,
              "breadcrumb": "36 True random number generator (RNG) > 36.3 RNG functional description > 36.3.5 RNG operation",
              "file": "10_sections/bec6da18e878__36-3-5-rng-operation.md",
              "children": []
            },
            {
              "id": "f24043aee162",
              "title": "36.3.6 RNG clocking",
              "slug": "36-3-6-rng-clocking",
              "level": 3,
              "start_page": 1407,
              "end_page": 1407,
              "breadcrumb": "36 True random number generator (RNG) > 36.3 RNG functional description > 36.3.6 RNG clocking",
              "file": "10_sections/f24043aee162__36-3-6-rng-clocking.md",
              "children": []
            },
            {
              "id": "cdc9346de8be",
              "title": "36.3.7 Error management",
              "slug": "36-3-7-error-management",
              "level": 3,
              "start_page": 1407,
              "end_page": 1407,
              "breadcrumb": "36 True random number generator (RNG) > 36.3 RNG functional description > 36.3.7 Error management",
              "file": "10_sections/cdc9346de8be__36-3-7-error-management.md",
              "children": []
            },
            {
              "id": "52a4d4c6011c",
              "title": "36.3.8 RNG low-power use",
              "slug": "36-3-8-rng-low-power-use",
              "level": 3,
              "start_page": 1408,
              "end_page": 1408,
              "breadcrumb": "36 True random number generator (RNG) > 36.3 RNG functional description > 36.3.8 RNG low-power use",
              "file": "10_sections/52a4d4c6011c__36-3-8-rng-low-power-use.md",
              "children": []
            }
          ]
        },
        {
          "id": "ba800505669e",
          "title": "36.4 RNG interrupts",
          "slug": "36-4-rng-interrupts",
          "level": 2,
          "start_page": 1409,
          "end_page": 1409,
          "breadcrumb": "36 True random number generator (RNG) > 36.4 RNG interrupts",
          "file": "10_sections/ba800505669e__36-4-rng-interrupts.md",
          "children": [
            {
              "id": "13c99795c216",
              "title": "Table 299. RNG interrupt requests",
              "slug": "table-299-rng-interrupt-requests",
              "level": 3,
              "start_page": 1409,
              "end_page": 1409,
              "breadcrumb": "36 True random number generator (RNG) > 36.4 RNG interrupts > Table 299. RNG interrupt requests",
              "file": "10_sections/13c99795c216__table-299-rng-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "8950780ade0d",
          "title": "36.5 RNG processing time",
          "slug": "36-5-rng-processing-time",
          "level": 2,
          "start_page": 1409,
          "end_page": 1409,
          "breadcrumb": "36 True random number generator (RNG) > 36.5 RNG processing time",
          "file": "10_sections/8950780ade0d__36-5-rng-processing-time.md",
          "children": []
        },
        {
          "id": "e7dd6795fe7e",
          "title": "36.6 RNG entropy source validation",
          "slug": "36-6-rng-entropy-source-validation",
          "level": 2,
          "start_page": 1409,
          "end_page": 1409,
          "breadcrumb": "36 True random number generator (RNG) > 36.6 RNG entropy source validation",
          "file": "10_sections/e7dd6795fe7e__36-6-rng-entropy-source-validation.md",
          "children": [
            {
              "id": "49d4389f3881",
              "title": "36.6.1 Introduction",
              "slug": "36-6-1-introduction",
              "level": 3,
              "start_page": 1409,
              "end_page": 1409,
              "breadcrumb": "36 True random number generator (RNG) > 36.6 RNG entropy source validation > 36.6.1 Introduction",
              "file": "10_sections/49d4389f3881__36-6-1-introduction.md",
              "children": []
            },
            {
              "id": "b3fb12ea62ec",
              "title": "36.6.2 Validation conditions",
              "slug": "36-6-2-validation-conditions",
              "level": 3,
              "start_page": 1409,
              "end_page": 1409,
              "breadcrumb": "36 True random number generator (RNG) > 36.6 RNG entropy source validation > 36.6.2 Validation conditions",
              "file": "10_sections/b3fb12ea62ec__36-6-2-validation-conditions.md",
              "children": []
            },
            {
              "id": "1e6b821042d7",
              "title": "36.6.3 Data collection",
              "slug": "36-6-3-data-collection",
              "level": 3,
              "start_page": 1410,
              "end_page": 1410,
              "breadcrumb": "36 True random number generator (RNG) > 36.6 RNG entropy source validation > 36.6.3 Data collection",
              "file": "10_sections/1e6b821042d7__36-6-3-data-collection.md",
              "children": []
            }
          ]
        },
        {
          "id": "f5db6bbbc8c7",
          "title": "36.7 RNG registers",
          "slug": "36-7-rng-registers",
          "level": 2,
          "start_page": 1410,
          "end_page": 1412,
          "breadcrumb": "36 True random number generator (RNG) > 36.7 RNG registers",
          "file": "10_sections/f5db6bbbc8c7__36-7-rng-registers.md",
          "children": [
            {
              "id": "765efcb3562d",
              "title": "36.7.1 RNG control register (RNG_CR)",
              "slug": "36-7-1-rng-control-register-rng-cr",
              "level": 3,
              "start_page": 1410,
              "end_page": 1410,
              "breadcrumb": "36 True random number generator (RNG) > 36.7 RNG registers > 36.7.1 RNG control register (RNG_CR)",
              "file": "10_sections/765efcb3562d__36-7-1-rng-control-register-rng-cr.md",
              "children": []
            },
            {
              "id": "f16bec2baaff",
              "title": "36.7.2 RNG status register (RNG_SR)",
              "slug": "36-7-2-rng-status-register-rng-sr",
              "level": 3,
              "start_page": 1411,
              "end_page": 1411,
              "breadcrumb": "36 True random number generator (RNG) > 36.7 RNG registers > 36.7.2 RNG status register (RNG_SR)",
              "file": "10_sections/f16bec2baaff__36-7-2-rng-status-register-rng-sr.md",
              "children": []
            },
            {
              "id": "fcb64729e6dc",
              "title": "36.7.3 RNG data register (RNG_DR)",
              "slug": "36-7-3-rng-data-register-rng-dr",
              "level": 3,
              "start_page": 1412,
              "end_page": 1412,
              "breadcrumb": "36 True random number generator (RNG) > 36.7 RNG registers > 36.7.3 RNG data register (RNG_DR)",
              "file": "10_sections/fcb64729e6dc__36-7-3-rng-data-register-rng-dr.md",
              "children": []
            },
            {
              "id": "980e3e8cf9af",
              "title": "36.7.4 RNG register map",
              "slug": "36-7-4-rng-register-map",
              "level": 3,
              "start_page": 1412,
              "end_page": 1412,
              "breadcrumb": "36 True random number generator (RNG) > 36.7 RNG registers > 36.7.4 RNG register map",
              "file": "10_sections/980e3e8cf9af__36-7-4-rng-register-map.md",
              "children": [
                {
                  "id": "e10b642468c7",
                  "title": "Table 300. RNG register map and reset map",
                  "slug": "table-300-rng-register-map-and-reset-map",
                  "level": 4,
                  "start_page": 1412,
                  "end_page": 1412,
                  "breadcrumb": "36 True random number generator (RNG) > 36.7 RNG registers > 36.7.4 RNG register map > Table 300. RNG register map and reset map",
                  "file": "10_sections/e10b642468c7__table-300-rng-register-map-and-reset-map.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "56be0e4911a2",
      "title": "37 Cryptographic processor (CRYP)",
      "slug": "37-cryptographic-processor-cryp",
      "level": 1,
      "start_page": 1413,
      "end_page": 1479,
      "breadcrumb": "37 Cryptographic processor (CRYP)",
      "file": "10_sections/56be0e4911a2__37-cryptographic-processor-cryp.md",
      "children": [
        {
          "id": "879664b71e68",
          "title": "37.1 Introduction",
          "slug": "37-1-introduction",
          "level": 2,
          "start_page": 1413,
          "end_page": 1413,
          "breadcrumb": "37 Cryptographic processor (CRYP) > 37.1 Introduction",
          "file": "10_sections/879664b71e68__37-1-introduction.md",
          "children": []
        },
        {
          "id": "5e6d68b4fc06",
          "title": "37.2 CRYP main features",
          "slug": "37-2-cryp-main-features",
          "level": 2,
          "start_page": 1413,
          "end_page": 1413,
          "breadcrumb": "37 Cryptographic processor (CRYP) > 37.2 CRYP main features",
          "file": "10_sections/5e6d68b4fc06__37-2-cryp-main-features.md",
          "children": []
        },
        {
          "id": "63f3daacc5e0",
          "title": "37.3 CRYP implementation",
          "slug": "37-3-cryp-implementation",
          "level": 2,
          "start_page": 1414,
          "end_page": 1414,
          "breadcrumb": "37 Cryptographic processor (CRYP) > 37.3 CRYP implementation",
          "file": "10_sections/63f3daacc5e0__37-3-cryp-implementation.md",
          "children": []
        },
        {
          "id": "991bc449eaaa",
          "title": "37.4 CRYP functional description",
          "slug": "37-4-cryp-functional-description",
          "level": 2,
          "start_page": 1415,
          "end_page": 1460,
          "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description",
          "file": "10_sections/991bc449eaaa__37-4-cryp-functional-description.md",
          "children": [
            {
              "id": "a3a435d70d15",
              "title": "37.4.1 CRYP block diagram",
              "slug": "37-4-1-cryp-block-diagram",
              "level": 3,
              "start_page": 1415,
              "end_page": 1415,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.1 CRYP block diagram",
              "file": "10_sections/a3a435d70d15__37-4-1-cryp-block-diagram.md",
              "children": [
                {
                  "id": "3daf2438eb69",
                  "title": "Figure 296. CRYP block diagram",
                  "slug": "figure-296-cryp-block-diagram",
                  "level": 4,
                  "start_page": 1415,
                  "end_page": 1415,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.1 CRYP block diagram > Figure 296. CRYP block diagram",
                  "file": "10_sections/3daf2438eb69__figure-296-cryp-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "03d6dde74763",
              "title": "37.4.2 CRYP internal signals",
              "slug": "37-4-2-cryp-internal-signals",
              "level": 3,
              "start_page": 1416,
              "end_page": 1416,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.2 CRYP internal signals",
              "file": "10_sections/03d6dde74763__37-4-2-cryp-internal-signals.md",
              "children": [
                {
                  "id": "3a058c4ba768",
                  "title": "Table 301. CRYP internal input/output signals",
                  "slug": "table-301-cryp-internal-input-output-signals",
                  "level": 4,
                  "start_page": 1416,
                  "end_page": 1416,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.2 CRYP internal signals > Table 301. CRYP internal input/output signals",
                  "file": "10_sections/3a058c4ba768__table-301-cryp-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "90752a458937",
              "title": "37.4.3 CRYP DES/TDES cryptographic core",
              "slug": "37-4-3-cryp-des-tdes-cryptographic-core",
              "level": 3,
              "start_page": 1416,
              "end_page": 1416,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.3 CRYP DES/TDES cryptographic core",
              "file": "10_sections/90752a458937__37-4-3-cryp-des-tdes-cryptographic-core.md",
              "children": []
            },
            {
              "id": "d87189292057",
              "title": "37.4.4 CRYP AES cryptographic core",
              "slug": "37-4-4-cryp-aes-cryptographic-core",
              "level": 3,
              "start_page": 1417,
              "end_page": 1422,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.4 CRYP AES cryptographic core",
              "file": "10_sections/d87189292057__37-4-4-cryp-aes-cryptographic-core.md",
              "children": [
                {
                  "id": "d1f4cdaca54d",
                  "title": "Figure 297. AES-ECB mode overview",
                  "slug": "figure-297-aes-ecb-mode-overview",
                  "level": 4,
                  "start_page": 1418,
                  "end_page": 1418,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.4 CRYP AES cryptographic core > Figure 297. AES-ECB mode overview",
                  "file": "10_sections/d1f4cdaca54d__figure-297-aes-ecb-mode-overview.md",
                  "children": []
                },
                {
                  "id": "21f480ac1535",
                  "title": "Figure 298. AES-CBC mode overview",
                  "slug": "figure-298-aes-cbc-mode-overview",
                  "level": 4,
                  "start_page": 1419,
                  "end_page": 1419,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.4 CRYP AES cryptographic core > Figure 298. AES-CBC mode overview",
                  "file": "10_sections/21f480ac1535__figure-298-aes-cbc-mode-overview.md",
                  "children": []
                },
                {
                  "id": "d247c96fef3c",
                  "title": "Figure 299. AES-CTR mode overview",
                  "slug": "figure-299-aes-ctr-mode-overview",
                  "level": 4,
                  "start_page": 1420,
                  "end_page": 1420,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.4 CRYP AES cryptographic core > Figure 299. AES-CTR mode overview",
                  "file": "10_sections/d247c96fef3c__figure-299-aes-ctr-mode-overview.md",
                  "children": []
                },
                {
                  "id": "7541ae60edc8",
                  "title": "Figure 300. AES-GCM mode overview",
                  "slug": "figure-300-aes-gcm-mode-overview",
                  "level": 4,
                  "start_page": 1421,
                  "end_page": 1421,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.4 CRYP AES cryptographic core > Figure 300. AES-GCM mode overview",
                  "file": "10_sections/7541ae60edc8__figure-300-aes-gcm-mode-overview.md",
                  "children": []
                },
                {
                  "id": "4dbf6419e8ac",
                  "title": "Figure 301. AES-GMAC mode overview",
                  "slug": "figure-301-aes-gmac-mode-overview",
                  "level": 4,
                  "start_page": 1421,
                  "end_page": 1421,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.4 CRYP AES cryptographic core > Figure 301. AES-GMAC mode overview",
                  "file": "10_sections/4dbf6419e8ac__figure-301-aes-gmac-mode-overview.md",
                  "children": []
                },
                {
                  "id": "c7acaccd71b9",
                  "title": "Figure 302. AES-CCM mode overview",
                  "slug": "figure-302-aes-ccm-mode-overview",
                  "level": 4,
                  "start_page": 1422,
                  "end_page": 1422,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.4 CRYP AES cryptographic core > Figure 302. AES-CCM mode overview",
                  "file": "10_sections/c7acaccd71b9__figure-302-aes-ccm-mode-overview.md",
                  "children": []
                }
              ]
            },
            {
              "id": "419909ce5205",
              "title": "37.4.5 CRYP procedure to perform a cipher operation",
              "slug": "37-4-5-cryp-procedure-to-perform-a-cipher-operation",
              "level": 3,
              "start_page": 1423,
              "end_page": 1424,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.5 CRYP procedure to perform a cipher operation",
              "file": "10_sections/419909ce5205__37-4-5-cryp-procedure-to-perform-a-cipher-operation.md",
              "children": []
            },
            {
              "id": "1fd203905b11",
              "title": "37.4.6 CRYP busy state",
              "slug": "37-4-6-cryp-busy-state",
              "level": 3,
              "start_page": 1425,
              "end_page": 1425,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.6 CRYP busy state",
              "file": "10_sections/1fd203905b11__37-4-6-cryp-busy-state.md",
              "children": []
            },
            {
              "id": "2e59c018321d",
              "title": "37.4.7 Preparing the CRYP AES key for decryption",
              "slug": "37-4-7-preparing-the-cryp-aes-key-for-decryption",
              "level": 3,
              "start_page": 1426,
              "end_page": 1426,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.7 Preparing the CRYP AES key for decryption",
              "file": "10_sections/2e59c018321d__37-4-7-preparing-the-cryp-aes-key-for-decryption.md",
              "children": []
            },
            {
              "id": "57c82d0acab5",
              "title": "37.4.8 CRYP stealing and data padding",
              "slug": "37-4-8-cryp-stealing-and-data-padding",
              "level": 3,
              "start_page": 1426,
              "end_page": 1426,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.8 CRYP stealing and data padding",
              "file": "10_sections/57c82d0acab5__37-4-8-cryp-stealing-and-data-padding.md",
              "children": []
            },
            {
              "id": "529ac5933425",
              "title": "37.4.9 CRYP suspend/resume operations",
              "slug": "37-4-9-cryp-suspend-resume-operations",
              "level": 3,
              "start_page": 1427,
              "end_page": 1427,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.9 CRYP suspend/resume operations",
              "file": "10_sections/529ac5933425__37-4-9-cryp-suspend-resume-operations.md",
              "children": [
                {
                  "id": "1c65459d3764",
                  "title": "Figure 303. Example of suspend mode management",
                  "slug": "figure-303-example-of-suspend-mode-management",
                  "level": 4,
                  "start_page": 1427,
                  "end_page": 1427,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.9 CRYP suspend/resume operations > Figure 303. Example of suspend mode management",
                  "file": "10_sections/1c65459d3764__figure-303-example-of-suspend-mode-management.md",
                  "children": []
                }
              ]
            },
            {
              "id": "07b2db9efc3f",
              "title": "37.4.10 CRYP DES/TDES basic chaining modes (ECB, CBC)",
              "slug": "37-4-10-cryp-des-tdes-basic-chaining-modes-ecb-cbc",
              "level": 3,
              "start_page": 1428,
              "end_page": 1432,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.10 CRYP DES/TDES basic chaining modes (ECB, CBC)",
              "file": "10_sections/07b2db9efc3f__37-4-10-cryp-des-tdes-basic-chaining-modes-ecb-cbc.md",
              "children": [
                {
                  "id": "49b2afab9c5c",
                  "title": "Figure 304. DES/TDES-ECB mode encryption",
                  "slug": "figure-304-des-tdes-ecb-mode-encryption",
                  "level": 4,
                  "start_page": 1428,
                  "end_page": 1428,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.10 CRYP DES/TDES basic chaining modes (ECB, CBC) > Figure 304. DES/TDES-ECB mode encryption",
                  "file": "10_sections/49b2afab9c5c__figure-304-des-tdes-ecb-mode-encryption.md",
                  "children": []
                },
                {
                  "id": "230d5587b4e5",
                  "title": "Figure 305. DES/TDES-ECB mode decryption",
                  "slug": "figure-305-des-tdes-ecb-mode-decryption",
                  "level": 4,
                  "start_page": 1429,
                  "end_page": 1429,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.10 CRYP DES/TDES basic chaining modes (ECB, CBC) > Figure 305. DES/TDES-ECB mode decryption",
                  "file": "10_sections/230d5587b4e5__figure-305-des-tdes-ecb-mode-decryption.md",
                  "children": []
                },
                {
                  "id": "206a0197c7d9",
                  "title": "Figure 306. DES/TDES-CBC mode encryption",
                  "slug": "figure-306-des-tdes-cbc-mode-encryption",
                  "level": 4,
                  "start_page": 1430,
                  "end_page": 1430,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.10 CRYP DES/TDES basic chaining modes (ECB, CBC) > Figure 306. DES/TDES-CBC mode encryption",
                  "file": "10_sections/206a0197c7d9__figure-306-des-tdes-cbc-mode-encryption.md",
                  "children": []
                },
                {
                  "id": "af461bfbfcbf",
                  "title": "Figure 307. DES/TDES-CBC mode decryption",
                  "slug": "figure-307-des-tdes-cbc-mode-decryption",
                  "level": 4,
                  "start_page": 1431,
                  "end_page": 1432,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.10 CRYP DES/TDES basic chaining modes (ECB, CBC) > Figure 307. DES/TDES-CBC mode decryption",
                  "file": "10_sections/af461bfbfcbf__figure-307-des-tdes-cbc-mode-decryption.md",
                  "children": []
                }
              ]
            },
            {
              "id": "63de51b38432",
              "title": "37.4.11 CRYP AES basic chaining modes (ECB, CBC)",
              "slug": "37-4-11-cryp-aes-basic-chaining-modes-ecb-cbc",
              "level": 3,
              "start_page": 1433,
              "end_page": 1437,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.11 CRYP AES basic chaining modes (ECB, CBC)",
              "file": "10_sections/63de51b38432__37-4-11-cryp-aes-basic-chaining-modes-ecb-cbc.md",
              "children": [
                {
                  "id": "af6994c72778",
                  "title": "Figure 308. AES-ECB mode encryption",
                  "slug": "figure-308-aes-ecb-mode-encryption",
                  "level": 4,
                  "start_page": 1433,
                  "end_page": 1433,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.11 CRYP AES basic chaining modes (ECB, CBC) > Figure 308. AES-ECB mode encryption",
                  "file": "10_sections/af6994c72778__figure-308-aes-ecb-mode-encryption.md",
                  "children": []
                },
                {
                  "id": "4805b26160ef",
                  "title": "Figure 309. AES-ECB mode decryption",
                  "slug": "figure-309-aes-ecb-mode-decryption",
                  "level": 4,
                  "start_page": 1434,
                  "end_page": 1434,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.11 CRYP AES basic chaining modes (ECB, CBC) > Figure 309. AES-ECB mode decryption",
                  "file": "10_sections/4805b26160ef__figure-309-aes-ecb-mode-decryption.md",
                  "children": []
                },
                {
                  "id": "1312a0772b2c",
                  "title": "Figure 310. AES-CBC mode encryption",
                  "slug": "figure-310-aes-cbc-mode-encryption",
                  "level": 4,
                  "start_page": 1435,
                  "end_page": 1435,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.11 CRYP AES basic chaining modes (ECB, CBC) > Figure 310. AES-CBC mode encryption",
                  "file": "10_sections/1312a0772b2c__figure-310-aes-cbc-mode-encryption.md",
                  "children": []
                },
                {
                  "id": "bb96763106fd",
                  "title": "Figure 311. AES-CBC mode decryption",
                  "slug": "figure-311-aes-cbc-mode-decryption",
                  "level": 4,
                  "start_page": 1436,
                  "end_page": 1437,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.11 CRYP AES basic chaining modes (ECB, CBC) > Figure 311. AES-CBC mode decryption",
                  "file": "10_sections/bb96763106fd__figure-311-aes-cbc-mode-decryption.md",
                  "children": []
                }
              ]
            },
            {
              "id": "329ae56f48a6",
              "title": "37.4.12 CRYP AES counter mode (AES-CTR)",
              "slug": "37-4-12-cryp-aes-counter-mode-aes-ctr",
              "level": 3,
              "start_page": 1438,
              "end_page": 1441,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.12 CRYP AES counter mode (AES-CTR)",
              "file": "10_sections/329ae56f48a6__37-4-12-cryp-aes-counter-mode-aes-ctr.md",
              "children": [
                {
                  "id": "cc806d605a61",
                  "title": "Figure 312. Message construction for the Counter mode",
                  "slug": "figure-312-message-construction-for-the-counter-mode",
                  "level": 4,
                  "start_page": 1438,
                  "end_page": 1438,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.12 CRYP AES counter mode (AES-CTR) > Figure 312. Message construction for the Counter mode",
                  "file": "10_sections/cc806d605a61__figure-312-message-construction-for-the-counter-mode.md",
                  "children": []
                },
                {
                  "id": "9ea51a365a8d",
                  "title": "Figure 313. AES-CTR mode encryption",
                  "slug": "figure-313-aes-ctr-mode-encryption",
                  "level": 4,
                  "start_page": 1439,
                  "end_page": 1439,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.12 CRYP AES counter mode (AES-CTR) > Figure 313. AES-CTR mode encryption",
                  "file": "10_sections/9ea51a365a8d__figure-313-aes-ctr-mode-encryption.md",
                  "children": []
                },
                {
                  "id": "d5d072b778d7",
                  "title": "Figure 314. AES-CTR mode decryption",
                  "slug": "figure-314-aes-ctr-mode-decryption",
                  "level": 4,
                  "start_page": 1440,
                  "end_page": 1441,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.12 CRYP AES counter mode (AES-CTR) > Figure 314. AES-CTR mode decryption",
                  "file": "10_sections/d5d072b778d7__figure-314-aes-ctr-mode-decryption.md",
                  "children": []
                },
                {
                  "id": "a57513144729",
                  "title": "Table 302. Counter mode initialization vector",
                  "slug": "table-302-counter-mode-initialization-vector",
                  "level": 4,
                  "start_page": 1440,
                  "end_page": 1441,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.12 CRYP AES counter mode (AES-CTR) > Table 302. Counter mode initialization vector",
                  "file": "10_sections/a57513144729__table-302-counter-mode-initialization-vector.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7fe20b72a161",
              "title": "37.4.13 CRYP AES Galois/counter mode (GCM)",
              "slug": "37-4-13-cryp-aes-galois-counter-mode-gcm",
              "level": 3,
              "start_page": 1442,
              "end_page": 1446,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.13 CRYP AES Galois/counter mode (GCM)",
              "file": "10_sections/7fe20b72a161__37-4-13-cryp-aes-galois-counter-mode-gcm.md",
              "children": [
                {
                  "id": "d5104906e40b",
                  "title": "Figure 315. Message construction for the Galois/counter mode",
                  "slug": "figure-315-message-construction-for-the-galois-counter-mode",
                  "level": 4,
                  "start_page": 1442,
                  "end_page": 1442,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.13 CRYP AES Galois/counter mode (GCM) > Figure 315. Message construction for the Galois/counter mode",
                  "file": "10_sections/d5104906e40b__figure-315-message-construction-for-the-galois-counter-mode.md",
                  "children": []
                },
                {
                  "id": "cd8acb11ff52",
                  "title": "Table 303. GCM last block definition",
                  "slug": "table-303-gcm-last-block-definition",
                  "level": 4,
                  "start_page": 1443,
                  "end_page": 1446,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.13 CRYP AES Galois/counter mode (GCM) > Table 303. GCM last block definition",
                  "file": "10_sections/cd8acb11ff52__table-303-gcm-last-block-definition.md",
                  "children": []
                },
                {
                  "id": "a53f7f3ef902",
                  "title": "Table 304. GCM mode IV registers initialization",
                  "slug": "table-304-gcm-mode-iv-registers-initialization",
                  "level": 4,
                  "start_page": 1443,
                  "end_page": 1446,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.13 CRYP AES Galois/counter mode (GCM) > Table 304. GCM mode IV registers initialization",
                  "file": "10_sections/a53f7f3ef902__table-304-gcm-mode-iv-registers-initialization.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1240e22a2a22",
              "title": "37.4.14 CRYP AES Galois message authentication code (GMAC)",
              "slug": "37-4-14-cryp-aes-galois-message-authentication-code-gmac",
              "level": 3,
              "start_page": 1447,
              "end_page": 1447,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.14 CRYP AES Galois message authentication code (GMAC)",
              "file": "10_sections/1240e22a2a22__37-4-14-cryp-aes-galois-message-authentication-code-gmac.md",
              "children": [
                {
                  "id": "3f756b0ec2dd",
                  "title": "Figure 316. Message construction for the Galois Message Authentication Code mode",
                  "slug": "figure-316-message-construction-for-the-galois-message-authentication-code-mode",
                  "level": 4,
                  "start_page": 1447,
                  "end_page": 1447,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.14 CRYP AES Galois message authentication code (GMAC) > Figure 316. Message construction for the Galois Message Authentication Code mode",
                  "file": "10_sections/3f756b0ec2dd__figure-316-message-construction-for-the-galois-message-authentication-code-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d44e15b0b98f",
              "title": "37.4.15 CRYP AES Counter with CBC-MAC (CCM)",
              "slug": "37-4-15-cryp-aes-counter-with-cbc-mac-ccm",
              "level": 3,
              "start_page": 1448,
              "end_page": 1452,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.15 CRYP AES Counter with CBC-MAC (CCM)",
              "file": "10_sections/d44e15b0b98f__37-4-15-cryp-aes-counter-with-cbc-mac-ccm.md",
              "children": [
                {
                  "id": "2a9c0885eba3",
                  "title": "Figure 317. Message construction for the Counter with CBC-MAC mode",
                  "slug": "figure-317-message-construction-for-the-counter-with-cbc-mac-mode",
                  "level": 4,
                  "start_page": 1448,
                  "end_page": 1449,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.15 CRYP AES Counter with CBC-MAC (CCM) > Figure 317. Message construction for the Counter with CBC-MAC mode",
                  "file": "10_sections/2a9c0885eba3__figure-317-message-construction-for-the-counter-with-cbc-mac-mode.md",
                  "children": []
                },
                {
                  "id": "5371c63ae256",
                  "title": "Table 305. CCM mode IV registers initialization",
                  "slug": "table-305-ccm-mode-iv-registers-initialization",
                  "level": 4,
                  "start_page": 1450,
                  "end_page": 1452,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.15 CRYP AES Counter with CBC-MAC (CCM) > Table 305. CCM mode IV registers initialization",
                  "file": "10_sections/5371c63ae256__table-305-ccm-mode-iv-registers-initialization.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3acc4190ae56",
              "title": "37.4.16 CRYP data registers and data swapping",
              "slug": "37-4-16-cryp-data-registers-and-data-swapping",
              "level": 3,
              "start_page": 1453,
              "end_page": 1456,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.16 CRYP data registers and data swapping",
              "file": "10_sections/3acc4190ae56__37-4-16-cryp-data-registers-and-data-swapping.md",
              "children": [
                {
                  "id": "f30cc9e5d250",
                  "title": "Table 306. DES/TDES data swapping example",
                  "slug": "table-306-des-tdes-data-swapping-example",
                  "level": 4,
                  "start_page": 1454,
                  "end_page": 1454,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.16 CRYP data registers and data swapping > Table 306. DES/TDES data swapping example",
                  "file": "10_sections/f30cc9e5d250__table-306-des-tdes-data-swapping-example.md",
                  "children": []
                },
                {
                  "id": "2c0aa7569fb9",
                  "title": "Figure 318. 64-bit block construction according to the data type (IN FIFO)",
                  "slug": "figure-318-64-bit-block-construction-according-to-the-data-type-in-fifo",
                  "level": 4,
                  "start_page": 1455,
                  "end_page": 1456,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.16 CRYP data registers and data swapping > Figure 318. 64-bit block construction according to the data type (IN FIFO)",
                  "file": "10_sections/2c0aa7569fb9__figure-318-64-bit-block-construction-according-to-the-data-type-in-fifo.md",
                  "children": []
                },
                {
                  "id": "87e7a82efd31",
                  "title": "Table 307. AES data swapping example",
                  "slug": "table-307-aes-data-swapping-example",
                  "level": 4,
                  "start_page": 1455,
                  "end_page": 1456,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.16 CRYP data registers and data swapping > Table 307. AES data swapping example",
                  "file": "10_sections/87e7a82efd31__table-307-aes-data-swapping-example.md",
                  "children": []
                },
                {
                  "id": "717731382316",
                  "title": "Figure 319. 128-bit block construction according to the data type",
                  "slug": "figure-319-128-bit-block-construction-according-to-the-data-type",
                  "level": 4,
                  "start_page": 1457,
                  "end_page": 1457,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.16 CRYP data registers and data swapping > Figure 319. 128-bit block construction according to the data type",
                  "file": "10_sections/717731382316__figure-319-128-bit-block-construction-according-to-the-data-type.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4a40999633fa",
              "title": "37.4.17 CRYP key registers",
              "slug": "37-4-17-cryp-key-registers",
              "level": 3,
              "start_page": 1457,
              "end_page": 1457,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.17 CRYP key registers",
              "file": "10_sections/4a40999633fa__37-4-17-cryp-key-registers.md",
              "children": [
                {
                  "id": "fb00763acbe7",
                  "title": "Table 308. Key endianness in CRYP_KxR/LR registers (AES 128/192/256-bit keys)",
                  "slug": "table-308-key-endianness-in-cryp-kxr-lr-registers-aes-128-192-256-bit-keys",
                  "level": 4,
                  "start_page": 1457,
                  "end_page": 1457,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.17 CRYP key registers > Table 308. Key endianness in CRYP_KxR/LR registers (AES 128/192/256-bit keys)",
                  "file": "10_sections/fb00763acbe7__table-308-key-endianness-in-cryp-kxr-lr-registers-aes-128-192-256-bit-keys.md",
                  "children": []
                },
                {
                  "id": "337a76aef6ca",
                  "title": "Table 309. Key endianness in CRYP_KxR/LR registers (DES K1 and TDES K1/2/3)",
                  "slug": "table-309-key-endianness-in-cryp-kxr-lr-registers-des-k1-and-tdes-k1-2-3",
                  "level": 4,
                  "start_page": 1458,
                  "end_page": 1458,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.17 CRYP key registers > Table 309. Key endianness in CRYP_KxR/LR registers (DES K1 and TDES K1/2/3)",
                  "file": "10_sections/337a76aef6ca__table-309-key-endianness-in-cryp-kxr-lr-registers-des-k1-and-tdes-k1-2-3.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7c1368514da7",
              "title": "37.4.18 CRYP initialization vector registers",
              "slug": "37-4-18-cryp-initialization-vector-registers",
              "level": 3,
              "start_page": 1458,
              "end_page": 1458,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.18 CRYP initialization vector registers",
              "file": "10_sections/7c1368514da7__37-4-18-cryp-initialization-vector-registers.md",
              "children": [
                {
                  "id": "c6ee03c33b4d",
                  "title": "Table 310. Initialization vector endianness in CRYP_IVx(L/R)R registers (AES)",
                  "slug": "table-310-initialization-vector-endianness-in-cryp-ivx-l-r-r-registers-aes",
                  "level": 4,
                  "start_page": 1458,
                  "end_page": 1458,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.18 CRYP initialization vector registers > Table 310. Initialization vector endianness in CRYP_IVx(L/R)R registers (AES)",
                  "file": "10_sections/c6ee03c33b4d__table-310-initialization-vector-endianness-in-cryp-ivx-l-r-r-registers-aes.md",
                  "children": []
                },
                {
                  "id": "9134213ef176",
                  "title": "Table 311. Initialization vector endianness in CRYP_IVx(L/R)R registers (DES/TDES)",
                  "slug": "table-311-initialization-vector-endianness-in-cryp-ivx-l-r-r-registers-des-tdes",
                  "level": 4,
                  "start_page": 1458,
                  "end_page": 1458,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.18 CRYP initialization vector registers > Table 311. Initialization vector endianness in CRYP_IVx(L/R)R registers (DES/TDES)",
                  "file": "10_sections/9134213ef176__table-311-initialization-vector-endianness-in-cryp-ivx-l-r-r-registers-des-tdes.md",
                  "children": []
                }
              ]
            },
            {
              "id": "eff19445500d",
              "title": "37.4.19 CRYP DMA interface",
              "slug": "37-4-19-cryp-dma-interface",
              "level": 3,
              "start_page": 1459,
              "end_page": 1460,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.19 CRYP DMA interface",
              "file": "10_sections/eff19445500d__37-4-19-cryp-dma-interface.md",
              "children": [
                {
                  "id": "b13b5f6542c3",
                  "title": "Table 312. Cryptographic processor configuration for memory-to-peripheral DMA transfers",
                  "slug": "table-312-cryptographic-processor-configuration-for-memory-to-peripheral-dma-transfers",
                  "level": 4,
                  "start_page": 1459,
                  "end_page": 1459,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.19 CRYP DMA interface > Table 312. Cryptographic processor configuration for memory-to-peripheral DMA transfers",
                  "file": "10_sections/b13b5f6542c3__table-312-cryptographic-processor-configuration-for-memory-to-peripheral-dma-transfers.md",
                  "children": []
                },
                {
                  "id": "284b28ed0344",
                  "title": "Table 313. Cryptographic processor configuration for peripheral-to-memory DMA transfers",
                  "slug": "table-313-cryptographic-processor-configuration-for-peripheral-to-memory-dma-transfers",
                  "level": 4,
                  "start_page": 1460,
                  "end_page": 1460,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.19 CRYP DMA interface > Table 313. Cryptographic processor configuration for peripheral-to-memory DMA transfers",
                  "file": "10_sections/284b28ed0344__table-313-cryptographic-processor-configuration-for-peripheral-to-memory-dma-transfers.md",
                  "children": []
                }
              ]
            },
            {
              "id": "50467e429e6f",
              "title": "37.4.20 CRYP error management",
              "slug": "37-4-20-cryp-error-management",
              "level": 3,
              "start_page": 1461,
              "end_page": 1461,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.4 CRYP functional description > 37.4.20 CRYP error management",
              "file": "10_sections/50467e429e6f__37-4-20-cryp-error-management.md",
              "children": []
            }
          ]
        },
        {
          "id": "9681155aaa88",
          "title": "37.5 CRYP interrupts",
          "slug": "37-5-cryp-interrupts",
          "level": 2,
          "start_page": 1461,
          "end_page": 1461,
          "breadcrumb": "37 Cryptographic processor (CRYP) > 37.5 CRYP interrupts",
          "file": "10_sections/9681155aaa88__37-5-cryp-interrupts.md",
          "children": [
            {
              "id": "5b185b913bea",
              "title": "Table 314. CRYP interrupt requests",
              "slug": "table-314-cryp-interrupt-requests",
              "level": 3,
              "start_page": 1462,
              "end_page": 1462,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.5 CRYP interrupts > Table 314. CRYP interrupt requests",
              "file": "10_sections/5b185b913bea__table-314-cryp-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "cd89dc0d3dbf",
          "title": "37.6 CRYP processing time",
          "slug": "37-6-cryp-processing-time",
          "level": 2,
          "start_page": 1462,
          "end_page": 1462,
          "breadcrumb": "37 Cryptographic processor (CRYP) > 37.6 CRYP processing time",
          "file": "10_sections/cd89dc0d3dbf__37-6-cryp-processing-time.md",
          "children": [
            {
              "id": "0d1fc3d1c2a8",
              "title": "Table 315. Processing latency for ECB, CBC and CTR",
              "slug": "table-315-processing-latency-for-ecb-cbc-and-ctr",
              "level": 3,
              "start_page": 1463,
              "end_page": 1464,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.6 CRYP processing time > Table 315. Processing latency for ECB, CBC and CTR",
              "file": "10_sections/0d1fc3d1c2a8__table-315-processing-latency-for-ecb-cbc-and-ctr.md",
              "children": []
            },
            {
              "id": "05957095341e",
              "title": "Table 316. Processing time (in clock cycle) for GCM and CCM per 128-bit block",
              "slug": "table-316-processing-time-in-clock-cycle-for-gcm-and-ccm-per-128-bit-block",
              "level": 3,
              "start_page": 1463,
              "end_page": 1464,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.6 CRYP processing time > Table 316. Processing time (in clock cycle) for GCM and CCM per 128-bit block",
              "file": "10_sections/05957095341e__table-316-processing-time-in-clock-cycle-for-gcm-and-ccm-per-128-bit-block.md",
              "children": []
            }
          ]
        },
        {
          "id": "c8a4748e8007",
          "title": "37.7 CRYP registers",
          "slug": "37-7-cryp-registers",
          "level": 2,
          "start_page": 1463,
          "end_page": 1479,
          "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers",
          "file": "10_sections/c8a4748e8007__37-7-cryp-registers.md",
          "children": [
            {
              "id": "141178442b66",
              "title": "37.7.1 CRYP control register (CRYP_CR)",
              "slug": "37-7-1-cryp-control-register-cryp-cr",
              "level": 3,
              "start_page": 1463,
              "end_page": 1464,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.1 CRYP control register (CRYP_CR)",
              "file": "10_sections/141178442b66__37-7-1-cryp-control-register-cryp-cr.md",
              "children": []
            },
            {
              "id": "551ae596ab9a",
              "title": "37.7.2 CRYP status register (CRYP_SR)",
              "slug": "37-7-2-cryp-status-register-cryp-sr",
              "level": 3,
              "start_page": 1465,
              "end_page": 1465,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.2 CRYP status register (CRYP_SR)",
              "file": "10_sections/551ae596ab9a__37-7-2-cryp-status-register-cryp-sr.md",
              "children": []
            },
            {
              "id": "183325575deb",
              "title": "37.7.3 CRYP data input register (CRYP_DIN)",
              "slug": "37-7-3-cryp-data-input-register-cryp-din",
              "level": 3,
              "start_page": 1466,
              "end_page": 1466,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.3 CRYP data input register (CRYP_DIN)",
              "file": "10_sections/183325575deb__37-7-3-cryp-data-input-register-cryp-din.md",
              "children": []
            },
            {
              "id": "c6f310b43d47",
              "title": "37.7.4 CRYP data output register (CRYP_DOUT)",
              "slug": "37-7-4-cryp-data-output-register-cryp-dout",
              "level": 3,
              "start_page": 1467,
              "end_page": 1467,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.4 CRYP data output register (CRYP_DOUT)",
              "file": "10_sections/c6f310b43d47__37-7-4-cryp-data-output-register-cryp-dout.md",
              "children": []
            },
            {
              "id": "ef526ffd1d2c",
              "title": "37.7.5 CRYP DMA control register (CRYP_DMACR)",
              "slug": "37-7-5-cryp-dma-control-register-cryp-dmacr",
              "level": 3,
              "start_page": 1468,
              "end_page": 1468,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.5 CRYP DMA control register (CRYP_DMACR)",
              "file": "10_sections/ef526ffd1d2c__37-7-5-cryp-dma-control-register-cryp-dmacr.md",
              "children": []
            },
            {
              "id": "a9a5c3f45545",
              "title": "37.7.6 CRYP interrupt mask set/clear register (CRYP_IMSCR)",
              "slug": "37-7-6-cryp-interrupt-mask-set-clear-register-cryp-imscr",
              "level": 3,
              "start_page": 1468,
              "end_page": 1468,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.6 CRYP interrupt mask set/clear register (CRYP_IMSCR)",
              "file": "10_sections/a9a5c3f45545__37-7-6-cryp-interrupt-mask-set-clear-register-cryp-imscr.md",
              "children": []
            },
            {
              "id": "eea49b45c61f",
              "title": "37.7.7 CRYP raw interrupt status register (CRYP_RISR)",
              "slug": "37-7-7-cryp-raw-interrupt-status-register-cryp-risr",
              "level": 3,
              "start_page": 1469,
              "end_page": 1469,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.7 CRYP raw interrupt status register (CRYP_RISR)",
              "file": "10_sections/eea49b45c61f__37-7-7-cryp-raw-interrupt-status-register-cryp-risr.md",
              "children": []
            },
            {
              "id": "bc002c88fec8",
              "title": "37.7.8 CRYP masked interrupt status register (CRYP_MISR)",
              "slug": "37-7-8-cryp-masked-interrupt-status-register-cryp-misr",
              "level": 3,
              "start_page": 1470,
              "end_page": 1470,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.8 CRYP masked interrupt status register (CRYP_MISR)",
              "file": "10_sections/bc002c88fec8__37-7-8-cryp-masked-interrupt-status-register-cryp-misr.md",
              "children": []
            },
            {
              "id": "3e0fea7e5e85",
              "title": "37.7.9 CRYP key register 0L (CRYP_K0LR)",
              "slug": "37-7-9-cryp-key-register-0l-cryp-k0lr",
              "level": 3,
              "start_page": 1470,
              "end_page": 1470,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.9 CRYP key register 0L (CRYP_K0LR)",
              "file": "10_sections/3e0fea7e5e85__37-7-9-cryp-key-register-0l-cryp-k0lr.md",
              "children": []
            },
            {
              "id": "0a2d998416b7",
              "title": "37.7.10 CRYP key register 0R (CRYP_K0RR)",
              "slug": "37-7-10-cryp-key-register-0r-cryp-k0rr",
              "level": 3,
              "start_page": 1471,
              "end_page": 1471,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.10 CRYP key register 0R (CRYP_K0RR)",
              "file": "10_sections/0a2d998416b7__37-7-10-cryp-key-register-0r-cryp-k0rr.md",
              "children": []
            },
            {
              "id": "51dabe9494df",
              "title": "37.7.11 CRYP key register 1L (CRYP_K1LR)",
              "slug": "37-7-11-cryp-key-register-1l-cryp-k1lr",
              "level": 3,
              "start_page": 1471,
              "end_page": 1471,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.11 CRYP key register 1L (CRYP_K1LR)",
              "file": "10_sections/51dabe9494df__37-7-11-cryp-key-register-1l-cryp-k1lr.md",
              "children": []
            },
            {
              "id": "12c69b1b65af",
              "title": "37.7.12 CRYP key register 1R (CRYP_K1RR)",
              "slug": "37-7-12-cryp-key-register-1r-cryp-k1rr",
              "level": 3,
              "start_page": 1472,
              "end_page": 1472,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.12 CRYP key register 1R (CRYP_K1RR)",
              "file": "10_sections/12c69b1b65af__37-7-12-cryp-key-register-1r-cryp-k1rr.md",
              "children": []
            },
            {
              "id": "224e164140c3",
              "title": "37.7.13 CRYP key register 2L (CRYP_K2LR)",
              "slug": "37-7-13-cryp-key-register-2l-cryp-k2lr",
              "level": 3,
              "start_page": 1472,
              "end_page": 1472,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.13 CRYP key register 2L (CRYP_K2LR)",
              "file": "10_sections/224e164140c3__37-7-13-cryp-key-register-2l-cryp-k2lr.md",
              "children": []
            },
            {
              "id": "a5935b1bbdbc",
              "title": "37.7.14 CRYP key register 2R (CRYP_K2RR)",
              "slug": "37-7-14-cryp-key-register-2r-cryp-k2rr",
              "level": 3,
              "start_page": 1473,
              "end_page": 1473,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.14 CRYP key register 2R (CRYP_K2RR)",
              "file": "10_sections/a5935b1bbdbc__37-7-14-cryp-key-register-2r-cryp-k2rr.md",
              "children": []
            },
            {
              "id": "f7cd7bc83a5e",
              "title": "37.7.15 CRYP key register 3L (CRYP_K3LR)",
              "slug": "37-7-15-cryp-key-register-3l-cryp-k3lr",
              "level": 3,
              "start_page": 1473,
              "end_page": 1473,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.15 CRYP key register 3L (CRYP_K3LR)",
              "file": "10_sections/f7cd7bc83a5e__37-7-15-cryp-key-register-3l-cryp-k3lr.md",
              "children": []
            },
            {
              "id": "f9b5c5a466a0",
              "title": "37.7.16 CRYP key register 3R (CRYP_K3RR)",
              "slug": "37-7-16-cryp-key-register-3r-cryp-k3rr",
              "level": 3,
              "start_page": 1474,
              "end_page": 1474,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.16 CRYP key register 3R (CRYP_K3RR)",
              "file": "10_sections/f9b5c5a466a0__37-7-16-cryp-key-register-3r-cryp-k3rr.md",
              "children": []
            },
            {
              "id": "4e4418bd23ab",
              "title": "37.7.17 CRYP initialization vector register 0L (CRYP_IV0LR)",
              "slug": "37-7-17-cryp-initialization-vector-register-0l-cryp-iv0lr",
              "level": 3,
              "start_page": 1474,
              "end_page": 1474,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.17 CRYP initialization vector register 0L (CRYP_IV0LR)",
              "file": "10_sections/4e4418bd23ab__37-7-17-cryp-initialization-vector-register-0l-cryp-iv0lr.md",
              "children": []
            },
            {
              "id": "a37475320377",
              "title": "37.7.18 CRYP initialization vector register 0R (CRYP_IV0RR)",
              "slug": "37-7-18-cryp-initialization-vector-register-0r-cryp-iv0rr",
              "level": 3,
              "start_page": 1475,
              "end_page": 1475,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.18 CRYP initialization vector register 0R (CRYP_IV0RR)",
              "file": "10_sections/a37475320377__37-7-18-cryp-initialization-vector-register-0r-cryp-iv0rr.md",
              "children": []
            },
            {
              "id": "e6fce6e9a34b",
              "title": "37.7.19 CRYP initialization vector register 1L (CRYP_IV1LR)",
              "slug": "37-7-19-cryp-initialization-vector-register-1l-cryp-iv1lr",
              "level": 3,
              "start_page": 1475,
              "end_page": 1475,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.19 CRYP initialization vector register 1L (CRYP_IV1LR)",
              "file": "10_sections/e6fce6e9a34b__37-7-19-cryp-initialization-vector-register-1l-cryp-iv1lr.md",
              "children": []
            },
            {
              "id": "fb87e9a385f4",
              "title": "37.7.20 CRYP initialization vector register 1R (CRYP_IV1RR)",
              "slug": "37-7-20-cryp-initialization-vector-register-1r-cryp-iv1rr",
              "level": 3,
              "start_page": 1476,
              "end_page": 1476,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.20 CRYP initialization vector register 1R (CRYP_IV1RR)",
              "file": "10_sections/fb87e9a385f4__37-7-20-cryp-initialization-vector-register-1r-cryp-iv1rr.md",
              "children": []
            },
            {
              "id": "eac4a898e2a3",
              "title": "37.7.21 CRYP context swap GCM-CCM registers (CRYP_CSGCMCCMxR)",
              "slug": "37-7-21-cryp-context-swap-gcm-ccm-registers-cryp-csgcmccmxr",
              "level": 3,
              "start_page": 1476,
              "end_page": 1476,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.21 CRYP context swap GCM-CCM registers (CRYP_CSGCMCCMxR)",
              "file": "10_sections/eac4a898e2a3__37-7-21-cryp-context-swap-gcm-ccm-registers-cryp-csgcmccmxr.md",
              "children": []
            },
            {
              "id": "578e2be1544e",
              "title": "37.7.22 CRYP context swap GCM registers (CRYP_CSGCMxR)",
              "slug": "37-7-22-cryp-context-swap-gcm-registers-cryp-csgcmxr",
              "level": 3,
              "start_page": 1477,
              "end_page": 1479,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.22 CRYP context swap GCM registers (CRYP_CSGCMxR)",
              "file": "10_sections/578e2be1544e__37-7-22-cryp-context-swap-gcm-registers-cryp-csgcmxr.md",
              "children": []
            },
            {
              "id": "94fb7db64483",
              "title": "37.7.23 CRYP register map",
              "slug": "37-7-23-cryp-register-map",
              "level": 3,
              "start_page": 1477,
              "end_page": 1479,
              "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.23 CRYP register map",
              "file": "10_sections/94fb7db64483__37-7-23-cryp-register-map.md",
              "children": [
                {
                  "id": "6527431c3304",
                  "title": "Table 317. CRYP register map and reset values",
                  "slug": "table-317-cryp-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1477,
                  "end_page": 1479,
                  "breadcrumb": "37 Cryptographic processor (CRYP) > 37.7 CRYP registers > 37.7.23 CRYP register map > Table 317. CRYP register map and reset values",
                  "file": "10_sections/6527431c3304__table-317-cryp-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "0f770312207e",
      "title": "38 Hash processor (HASH)",
      "slug": "38-hash-processor-hash",
      "level": 1,
      "start_page": 1480,
      "end_page": 1501,
      "breadcrumb": "38 Hash processor (HASH)",
      "file": "10_sections/0f770312207e__38-hash-processor-hash.md",
      "children": [
        {
          "id": "51f79d978783",
          "title": "38.1 Introduction",
          "slug": "38-1-introduction",
          "level": 2,
          "start_page": 1480,
          "end_page": 1480,
          "breadcrumb": "38 Hash processor (HASH) > 38.1 Introduction",
          "file": "10_sections/51f79d978783__38-1-introduction.md",
          "children": []
        },
        {
          "id": "d50602c464d7",
          "title": "38.2 HASH main features",
          "slug": "38-2-hash-main-features",
          "level": 2,
          "start_page": 1480,
          "end_page": 1480,
          "breadcrumb": "38 Hash processor (HASH) > 38.2 HASH main features",
          "file": "10_sections/d50602c464d7__38-2-hash-main-features.md",
          "children": []
        },
        {
          "id": "c3620bdc4d55",
          "title": "38.3 HASH implementation",
          "slug": "38-3-hash-implementation",
          "level": 2,
          "start_page": 1481,
          "end_page": 1490,
          "breadcrumb": "38 Hash processor (HASH) > 38.3 HASH implementation",
          "file": "10_sections/c3620bdc4d55__38-3-hash-implementation.md",
          "children": []
        },
        {
          "id": "dc562d67c3ea",
          "title": "38.4 HASH functional description",
          "slug": "38-4-hash-functional-description",
          "level": 2,
          "start_page": 1481,
          "end_page": 1490,
          "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description",
          "file": "10_sections/dc562d67c3ea__38-4-hash-functional-description.md",
          "children": [
            {
              "id": "144df60c84df",
              "title": "38.4.1 HASH block diagram",
              "slug": "38-4-1-hash-block-diagram",
              "level": 3,
              "start_page": 1481,
              "end_page": 1481,
              "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.1 HASH block diagram",
              "file": "10_sections/144df60c84df__38-4-1-hash-block-diagram.md",
              "children": [
                {
                  "id": "f4ed65965c86",
                  "title": "Figure 320. HASH block diagram",
                  "slug": "figure-320-hash-block-diagram",
                  "level": 4,
                  "start_page": 1481,
                  "end_page": 1481,
                  "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.1 HASH block diagram > Figure 320. HASH block diagram",
                  "file": "10_sections/f4ed65965c86__figure-320-hash-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b016adf6d728",
              "title": "38.4.2 HASH internal signals",
              "slug": "38-4-2-hash-internal-signals",
              "level": 3,
              "start_page": 1482,
              "end_page": 1483,
              "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.2 HASH internal signals",
              "file": "10_sections/b016adf6d728__38-4-2-hash-internal-signals.md",
              "children": [
                {
                  "id": "0cb6236f19ca",
                  "title": "Table 318. HASH internal input/output signals",
                  "slug": "table-318-hash-internal-input-output-signals",
                  "level": 4,
                  "start_page": 1482,
                  "end_page": 1482,
                  "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.2 HASH internal signals > Table 318. HASH internal input/output signals",
                  "file": "10_sections/0cb6236f19ca__table-318-hash-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7cc6892c7784",
              "title": "38.4.3 About secure hash algorithms",
              "slug": "38-4-3-about-secure-hash-algorithms",
              "level": 3,
              "start_page": 1482,
              "end_page": 1483,
              "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.3 About secure hash algorithms",
              "file": "10_sections/7cc6892c7784__38-4-3-about-secure-hash-algorithms.md",
              "children": []
            },
            {
              "id": "da034986b820",
              "title": "38.4.4 Message data feeding",
              "slug": "38-4-4-message-data-feeding",
              "level": 3,
              "start_page": 1482,
              "end_page": 1483,
              "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.4 Message data feeding",
              "file": "10_sections/da034986b820__38-4-4-message-data-feeding.md",
              "children": [
                {
                  "id": "3b5f87059b0b",
                  "title": "Figure 321. Message data swapping feature",
                  "slug": "figure-321-message-data-swapping-feature",
                  "level": 4,
                  "start_page": 1483,
                  "end_page": 1483,
                  "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.4 Message data feeding > Figure 321. Message data swapping feature",
                  "file": "10_sections/3b5f87059b0b__figure-321-message-data-swapping-feature.md",
                  "children": []
                }
              ]
            },
            {
              "id": "dc32425cf10f",
              "title": "38.4.5 Message digest computing",
              "slug": "38-4-5-message-digest-computing",
              "level": 3,
              "start_page": 1484,
              "end_page": 1484,
              "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.5 Message digest computing",
              "file": "10_sections/dc32425cf10f__38-4-5-message-digest-computing.md",
              "children": [
                {
                  "id": "e29d88706607",
                  "title": "Table 319. Hash processor outputs",
                  "slug": "table-319-hash-processor-outputs",
                  "level": 4,
                  "start_page": 1485,
                  "end_page": 1486,
                  "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.5 Message digest computing > Table 319. Hash processor outputs",
                  "file": "10_sections/e29d88706607__table-319-hash-processor-outputs.md",
                  "children": []
                }
              ]
            },
            {
              "id": "99e4dbe8593f",
              "title": "38.4.6 Message padding",
              "slug": "38-4-6-message-padding",
              "level": 3,
              "start_page": 1485,
              "end_page": 1486,
              "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.6 Message padding",
              "file": "10_sections/99e4dbe8593f__38-4-6-message-padding.md",
              "children": []
            },
            {
              "id": "0659068ac42c",
              "title": "38.4.7 HMAC operation",
              "slug": "38-4-7-hmac-operation",
              "level": 3,
              "start_page": 1487,
              "end_page": 1488,
              "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.7 HMAC operation",
              "file": "10_sections/0659068ac42c__38-4-7-hmac-operation.md",
              "children": []
            },
            {
              "id": "881168256712",
              "title": "38.4.8 HASH suspend/resume operations",
              "slug": "38-4-8-hash-suspend-resume-operations",
              "level": 3,
              "start_page": 1489,
              "end_page": 1490,
              "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.8 HASH suspend/resume operations",
              "file": "10_sections/881168256712__38-4-8-hash-suspend-resume-operations.md",
              "children": [
                {
                  "id": "488a6f9abc6d",
                  "title": "Figure 322. HASH suspend/resume mechanism",
                  "slug": "figure-322-hash-suspend-resume-mechanism",
                  "level": 4,
                  "start_page": 1489,
                  "end_page": 1490,
                  "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.8 HASH suspend/resume operations > Figure 322. HASH suspend/resume mechanism",
                  "file": "10_sections/488a6f9abc6d__figure-322-hash-suspend-resume-mechanism.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2c97d1748f43",
              "title": "38.4.9 HASH DMA interface",
              "slug": "38-4-9-hash-dma-interface",
              "level": 3,
              "start_page": 1491,
              "end_page": 1491,
              "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.9 HASH DMA interface",
              "file": "10_sections/2c97d1748f43__38-4-9-hash-dma-interface.md",
              "children": []
            },
            {
              "id": "249193d71c9a",
              "title": "38.4.10 HASH error management",
              "slug": "38-4-10-hash-error-management",
              "level": 3,
              "start_page": 1491,
              "end_page": 1491,
              "breadcrumb": "38 Hash processor (HASH) > 38.4 HASH functional description > 38.4.10 HASH error management",
              "file": "10_sections/249193d71c9a__38-4-10-hash-error-management.md",
              "children": []
            }
          ]
        },
        {
          "id": "511eac770e39",
          "title": "38.5 HASH interrupts",
          "slug": "38-5-hash-interrupts",
          "level": 2,
          "start_page": 1491,
          "end_page": 1491,
          "breadcrumb": "38 Hash processor (HASH) > 38.5 HASH interrupts",
          "file": "10_sections/511eac770e39__38-5-hash-interrupts.md",
          "children": [
            {
              "id": "1a6d4377041f",
              "title": "Table 320. HASH interrupt requests",
              "slug": "table-320-hash-interrupt-requests",
              "level": 3,
              "start_page": 1492,
              "end_page": 1492,
              "breadcrumb": "38 Hash processor (HASH) > 38.5 HASH interrupts > Table 320. HASH interrupt requests",
              "file": "10_sections/1a6d4377041f__table-320-hash-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "c7ba045595e3",
          "title": "38.6 HASH processing time",
          "slug": "38-6-hash-processing-time",
          "level": 2,
          "start_page": 1492,
          "end_page": 1492,
          "breadcrumb": "38 Hash processor (HASH) > 38.6 HASH processing time",
          "file": "10_sections/c7ba045595e3__38-6-hash-processing-time.md",
          "children": [
            {
              "id": "cb95aab75b42",
              "title": "Table 321. Processing time (in clock cycle)",
              "slug": "table-321-processing-time-in-clock-cycle",
              "level": 3,
              "start_page": 1492,
              "end_page": 1492,
              "breadcrumb": "38 Hash processor (HASH) > 38.6 HASH processing time > Table 321. Processing time (in clock cycle)",
              "file": "10_sections/cb95aab75b42__table-321-processing-time-in-clock-cycle.md",
              "children": []
            }
          ]
        },
        {
          "id": "2ff8941868e6",
          "title": "38.7 HASH registers",
          "slug": "38-7-hash-registers",
          "level": 2,
          "start_page": 1493,
          "end_page": 1501,
          "breadcrumb": "38 Hash processor (HASH) > 38.7 HASH registers",
          "file": "10_sections/2ff8941868e6__38-7-hash-registers.md",
          "children": [
            {
              "id": "00eb7a1e38f8",
              "title": "38.7.1 HASH control register (HASH_CR)",
              "slug": "38-7-1-hash-control-register-hash-cr",
              "level": 3,
              "start_page": 1493,
              "end_page": 1494,
              "breadcrumb": "38 Hash processor (HASH) > 38.7 HASH registers > 38.7.1 HASH control register (HASH_CR)",
              "file": "10_sections/00eb7a1e38f8__38-7-1-hash-control-register-hash-cr.md",
              "children": []
            },
            {
              "id": "7ec965042e27",
              "title": "38.7.2 HASH data input register (HASH_DIN)",
              "slug": "38-7-2-hash-data-input-register-hash-din",
              "level": 3,
              "start_page": 1495,
              "end_page": 1495,
              "breadcrumb": "38 Hash processor (HASH) > 38.7 HASH registers > 38.7.2 HASH data input register (HASH_DIN)",
              "file": "10_sections/7ec965042e27__38-7-2-hash-data-input-register-hash-din.md",
              "children": []
            },
            {
              "id": "13761c24c215",
              "title": "38.7.3 HASH start register (HASH_STR)",
              "slug": "38-7-3-hash-start-register-hash-str",
              "level": 3,
              "start_page": 1496,
              "end_page": 1496,
              "breadcrumb": "38 Hash processor (HASH) > 38.7 HASH registers > 38.7.3 HASH start register (HASH_STR)",
              "file": "10_sections/13761c24c215__38-7-3-hash-start-register-hash-str.md",
              "children": []
            },
            {
              "id": "daa23be98882",
              "title": "38.7.4 HASH digest registers",
              "slug": "38-7-4-hash-digest-registers",
              "level": 3,
              "start_page": 1497,
              "end_page": 1497,
              "breadcrumb": "38 Hash processor (HASH) > 38.7 HASH registers > 38.7.4 HASH digest registers",
              "file": "10_sections/daa23be98882__38-7-4-hash-digest-registers.md",
              "children": []
            },
            {
              "id": "986507fcf93c",
              "title": "38.7.5 HASH interrupt enable register (HASH_IMR)",
              "slug": "38-7-5-hash-interrupt-enable-register-hash-imr",
              "level": 3,
              "start_page": 1498,
              "end_page": 1498,
              "breadcrumb": "38 Hash processor (HASH) > 38.7 HASH registers > 38.7.5 HASH interrupt enable register (HASH_IMR)",
              "file": "10_sections/986507fcf93c__38-7-5-hash-interrupt-enable-register-hash-imr.md",
              "children": []
            },
            {
              "id": "76e6ee1150d5",
              "title": "38.7.6 HASH status register (HASH_SR)",
              "slug": "38-7-6-hash-status-register-hash-sr",
              "level": 3,
              "start_page": 1499,
              "end_page": 1499,
              "breadcrumb": "38 Hash processor (HASH) > 38.7 HASH registers > 38.7.6 HASH status register (HASH_SR)",
              "file": "10_sections/76e6ee1150d5__38-7-6-hash-status-register-hash-sr.md",
              "children": []
            },
            {
              "id": "d561f088e2b3",
              "title": "38.7.7 HASH context swap registers",
              "slug": "38-7-7-hash-context-swap-registers",
              "level": 3,
              "start_page": 1499,
              "end_page": 1499,
              "breadcrumb": "38 Hash processor (HASH) > 38.7 HASH registers > 38.7.7 HASH context swap registers",
              "file": "10_sections/d561f088e2b3__38-7-7-hash-context-swap-registers.md",
              "children": []
            },
            {
              "id": "4566d88de191",
              "title": "38.7.8 HASH register map",
              "slug": "38-7-8-hash-register-map",
              "level": 3,
              "start_page": 1500,
              "end_page": 1501,
              "breadcrumb": "38 Hash processor (HASH) > 38.7 HASH registers > 38.7.8 HASH register map",
              "file": "10_sections/4566d88de191__38-7-8-hash-register-map.md",
              "children": [
                {
                  "id": "bca7ff952226",
                  "title": "Table 322. HASH register map and reset values",
                  "slug": "table-322-hash-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1500,
                  "end_page": 1501,
                  "breadcrumb": "38 Hash processor (HASH) > 38.7 HASH registers > 38.7.8 HASH register map > Table 322. HASH register map and reset values",
                  "file": "10_sections/bca7ff952226__table-322-hash-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "8a6d2c7349cd",
      "title": "39 High-resolution timer (HRTIM)",
      "slug": "39-high-resolution-timer-hrtim",
      "level": 1,
      "start_page": 1502,
      "end_page": 1676,
      "breadcrumb": "39 High-resolution timer (HRTIM)",
      "file": "10_sections/8a6d2c7349cd__39-high-resolution-timer-hrtim.md",
      "children": [
        {
          "id": "9d9c90205f62",
          "title": "39.1 Introduction",
          "slug": "39-1-introduction",
          "level": 2,
          "start_page": 1502,
          "end_page": 1502,
          "breadcrumb": "39 High-resolution timer (HRTIM) > 39.1 Introduction",
          "file": "10_sections/9d9c90205f62__39-1-introduction.md",
          "children": []
        },
        {
          "id": "4ab6a615613e",
          "title": "39.2 Main features",
          "slug": "39-2-main-features",
          "level": 2,
          "start_page": 1503,
          "end_page": 1503,
          "breadcrumb": "39 High-resolution timer (HRTIM) > 39.2 Main features",
          "file": "10_sections/4ab6a615613e__39-2-main-features.md",
          "children": []
        },
        {
          "id": "bb2cc16e7514",
          "title": "39.3 Functional description",
          "slug": "39-3-functional-description",
          "level": 2,
          "start_page": 1504,
          "end_page": 1582,
          "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description",
          "file": "10_sections/bb2cc16e7514__39-3-functional-description.md",
          "children": [
            {
              "id": "56580e6d4abe",
              "title": "39.3.1 General description",
              "slug": "39-3-1-general-description",
              "level": 3,
              "start_page": 1504,
              "end_page": 1505,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.1 General description",
              "file": "10_sections/56580e6d4abe__39-3-1-general-description.md",
              "children": [
                {
                  "id": "0abe608e0780",
                  "title": "Figure 323. High-resolution timer block diagram",
                  "slug": "figure-323-high-resolution-timer-block-diagram",
                  "level": 4,
                  "start_page": 1505,
                  "end_page": 1505,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.1 General description > Figure 323. High-resolution timer block diagram",
                  "file": "10_sections/0abe608e0780__figure-323-high-resolution-timer-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "434ef3cfc44f",
              "title": "39.3.2 HRTIM pins and internal signals",
              "slug": "39-3-2-hrtim-pins-and-internal-signals",
              "level": 3,
              "start_page": 1506,
              "end_page": 1506,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.2 HRTIM pins and internal signals",
              "file": "10_sections/434ef3cfc44f__39-3-2-hrtim-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "b31aa660f9b2",
                  "title": "Table 323. HRTIM Input/output summary",
                  "slug": "table-323-hrtim-input-output-summary",
                  "level": 4,
                  "start_page": 1506,
                  "end_page": 1506,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.2 HRTIM pins and internal signals > Table 323. HRTIM Input/output summary",
                  "file": "10_sections/b31aa660f9b2__table-323-hrtim-input-output-summary.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ac73926a3397",
              "title": "39.3.3 Clocks",
              "slug": "39-3-3-clocks",
              "level": 3,
              "start_page": 1507,
              "end_page": 1509,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.3 Clocks",
              "file": "10_sections/ac73926a3397__39-3-3-clocks.md",
              "children": [
                {
                  "id": "b19a10bad09b",
                  "title": "Table 324. Timer resolution and min. PWM frequency for fHRTIM = 400 MHz",
                  "slug": "table-324-timer-resolution-and-min-pwm-frequency-for-fhrtim-400-mhz",
                  "level": 4,
                  "start_page": 1508,
                  "end_page": 1509,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.3 Clocks > Table 324. Timer resolution and min. PWM frequency for fHRTIM = 400 MHz",
                  "file": "10_sections/b19a10bad09b__table-324-timer-resolution-and-min-pwm-frequency-for-fhrtim-400-mhz.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5a36b4760d00",
              "title": "39.3.4 Timer A..E timing units",
              "slug": "39-3-4-timer-a-e-timing-units",
              "level": 3,
              "start_page": 1510,
              "end_page": 1526,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units",
              "file": "10_sections/5a36b4760d00__39-3-4-timer-a-e-timing-units.md",
              "children": [
                {
                  "id": "d7e6a8f2ebbb",
                  "title": "Figure 324. Timer A..E overview",
                  "slug": "figure-324-timer-a-e-overview",
                  "level": 4,
                  "start_page": 1510,
                  "end_page": 1510,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 324. Timer A..E overview",
                  "file": "10_sections/d7e6a8f2ebbb__figure-324-timer-a-e-overview.md",
                  "children": []
                },
                {
                  "id": "c088eb3a9948",
                  "title": "Table 325. Period and Compare registers min and max values",
                  "slug": "table-325-period-and-compare-registers-min-and-max-values",
                  "level": 4,
                  "start_page": 1510,
                  "end_page": 1510,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Table 325. Period and Compare registers min and max values",
                  "file": "10_sections/c088eb3a9948__table-325-period-and-compare-registers-min-and-max-values.md",
                  "children": []
                },
                {
                  "id": "90f5ac7749f1",
                  "title": "Table 326. Timer operating modes",
                  "slug": "table-326-timer-operating-modes",
                  "level": 4,
                  "start_page": 1511,
                  "end_page": 1511,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Table 326. Timer operating modes",
                  "file": "10_sections/90f5ac7749f1__table-326-timer-operating-modes.md",
                  "children": []
                },
                {
                  "id": "651e11c0a426",
                  "title": "Figure 325. Continuous timer operation",
                  "slug": "figure-325-continuous-timer-operation",
                  "level": 4,
                  "start_page": 1511,
                  "end_page": 1511,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 325. Continuous timer operation",
                  "file": "10_sections/651e11c0a426__figure-325-continuous-timer-operation.md",
                  "children": []
                },
                {
                  "id": "9e4514f7ebfa",
                  "title": "Figure 326. Single-shot timer operation",
                  "slug": "figure-326-single-shot-timer-operation",
                  "level": 4,
                  "start_page": 1512,
                  "end_page": 1512,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 326. Single-shot timer operation",
                  "file": "10_sections/9e4514f7ebfa__figure-326-single-shot-timer-operation.md",
                  "children": []
                },
                {
                  "id": "ef0d5d01b360",
                  "title": "Figure 327. Timer reset resynchronization (prescaling ratio above 32)",
                  "slug": "figure-327-timer-reset-resynchronization-prescaling-ratio-above-32",
                  "level": 4,
                  "start_page": 1513,
                  "end_page": 1513,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 327. Timer reset resynchronization (prescaling ratio above 32)",
                  "file": "10_sections/ef0d5d01b360__figure-327-timer-reset-resynchronization-prescaling-ratio-above-32.md",
                  "children": []
                },
                {
                  "id": "fbffda204779",
                  "title": "Figure 328. Repetition rate vs HRTIM_REPxR content in continuous mode",
                  "slug": "figure-328-repetition-rate-vs-hrtim-repxr-content-in-continuous-mode",
                  "level": 4,
                  "start_page": 1514,
                  "end_page": 1514,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 328. Repetition rate vs HRTIM_REPxR content in continuous mode",
                  "file": "10_sections/fbffda204779__figure-328-repetition-rate-vs-hrtim-repxr-content-in-continuous-mode.md",
                  "children": []
                },
                {
                  "id": "98e533352b99",
                  "title": "Figure 329. Repetition counter behavior in single-shot mode",
                  "slug": "figure-329-repetition-counter-behavior-in-single-shot-mode",
                  "level": 4,
                  "start_page": 1515,
                  "end_page": 1515,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 329. Repetition counter behavior in single-shot mode",
                  "file": "10_sections/98e533352b99__figure-329-repetition-counter-behavior-in-single-shot-mode.md",
                  "children": []
                },
                {
                  "id": "856ce861a99a",
                  "title": "Table 327. Events mapping across Timer A to E",
                  "slug": "table-327-events-mapping-across-timer-a-to-e",
                  "level": 4,
                  "start_page": 1516,
                  "end_page": 1517,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Table 327. Events mapping across Timer A to E",
                  "file": "10_sections/856ce861a99a__table-327-events-mapping-across-timer-a-to-e.md",
                  "children": []
                },
                {
                  "id": "45178c7c244c",
                  "title": "Figure 330. Compare events action on outputs: set on compare 1, reset on compare 2",
                  "slug": "figure-330-compare-events-action-on-outputs-set-on-compare-1-reset-on-compare-2",
                  "level": 4,
                  "start_page": 1516,
                  "end_page": 1517,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 330. Compare events action on outputs: set on compare 1, reset on compare 2",
                  "file": "10_sections/45178c7c244c__figure-330-compare-events-action-on-outputs-set-on-compare-1-reset-on-compare-2.md",
                  "children": []
                },
                {
                  "id": "9153416aebe4",
                  "title": "Figure 331. Timing unit capture circuitry",
                  "slug": "figure-331-timing-unit-capture-circuitry",
                  "level": 4,
                  "start_page": 1518,
                  "end_page": 1518,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 331. Timing unit capture circuitry",
                  "file": "10_sections/9153416aebe4__figure-331-timing-unit-capture-circuitry.md",
                  "children": []
                },
                {
                  "id": "75ddfa35eba3",
                  "title": "Figure 332. Auto-delayed overview (Compare 2 only)",
                  "slug": "figure-332-auto-delayed-overview-compare-2-only",
                  "level": 4,
                  "start_page": 1519,
                  "end_page": 1519,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 332. Auto-delayed overview (Compare 2 only)",
                  "file": "10_sections/75ddfa35eba3__figure-332-auto-delayed-overview-compare-2-only.md",
                  "children": []
                },
                {
                  "id": "f08b4afa9b35",
                  "title": "Figure 333. Auto-delayed compare",
                  "slug": "figure-333-auto-delayed-compare",
                  "level": 4,
                  "start_page": 1520,
                  "end_page": 1521,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 333. Auto-delayed compare",
                  "file": "10_sections/f08b4afa9b35__figure-333-auto-delayed-compare.md",
                  "children": []
                },
                {
                  "id": "4c590c8d7359",
                  "title": "Figure 334. Push-pull mode block diagram",
                  "slug": "figure-334-push-pull-mode-block-diagram",
                  "level": 4,
                  "start_page": 1522,
                  "end_page": 1522,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 334. Push-pull mode block diagram",
                  "file": "10_sections/4c590c8d7359__figure-334-push-pull-mode-block-diagram.md",
                  "children": []
                },
                {
                  "id": "94273c05079d",
                  "title": "Figure 335. Push-pull mode example",
                  "slug": "figure-335-push-pull-mode-example",
                  "level": 4,
                  "start_page": 1523,
                  "end_page": 1523,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 335. Push-pull mode example",
                  "file": "10_sections/94273c05079d__figure-335-push-pull-mode-example.md",
                  "children": []
                },
                {
                  "id": "95e4c3f0b678",
                  "title": "Figure 336. Complementary outputs with deadtime insertion",
                  "slug": "figure-336-complementary-outputs-with-deadtime-insertion",
                  "level": 4,
                  "start_page": 1523,
                  "end_page": 1523,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 336. Complementary outputs with deadtime insertion",
                  "file": "10_sections/95e4c3f0b678__figure-336-complementary-outputs-with-deadtime-insertion.md",
                  "children": []
                },
                {
                  "id": "06832715e697",
                  "title": "Figure 337. Deadtime insertion vs deadtime sign (1 indicates negative deadtime)",
                  "slug": "figure-337-deadtime-insertion-vs-deadtime-sign-1-indicates-negative-deadtime",
                  "level": 4,
                  "start_page": 1524,
                  "end_page": 1524,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 337. Deadtime insertion vs deadtime sign (1 indicates negative deadtime)",
                  "file": "10_sections/06832715e697__figure-337-deadtime-insertion-vs-deadtime-sign-1-indicates-negative-deadtime.md",
                  "children": []
                },
                {
                  "id": "23508aeed9cf",
                  "title": "Table 328. Deadtime resolution and max absolute values",
                  "slug": "table-328-deadtime-resolution-and-max-absolute-values",
                  "level": 4,
                  "start_page": 1524,
                  "end_page": 1524,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Table 328. Deadtime resolution and max absolute values",
                  "file": "10_sections/23508aeed9cf__table-328-deadtime-resolution-and-max-absolute-values.md",
                  "children": []
                },
                {
                  "id": "f3f7889f32ed",
                  "title": "Figure 338. Complementary outputs for low pulse width (SDTRx = SDTFx = 0)",
                  "slug": "figure-338-complementary-outputs-for-low-pulse-width-sdtrx-sdtfx-0",
                  "level": 4,
                  "start_page": 1525,
                  "end_page": 1525,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 338. Complementary outputs for low pulse width (SDTRx = SDTFx = 0)",
                  "file": "10_sections/f3f7889f32ed__figure-338-complementary-outputs-for-low-pulse-width-sdtrx-sdtfx-0.md",
                  "children": []
                },
                {
                  "id": "2190706952f3",
                  "title": "Figure 339. Complementary outputs for low pulse width (SDTRx = SDTFx = 1)",
                  "slug": "figure-339-complementary-outputs-for-low-pulse-width-sdtrx-sdtfx-1",
                  "level": 4,
                  "start_page": 1525,
                  "end_page": 1525,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 339. Complementary outputs for low pulse width (SDTRx = SDTFx = 1)",
                  "file": "10_sections/2190706952f3__figure-339-complementary-outputs-for-low-pulse-width-sdtrx-sdtfx-1.md",
                  "children": []
                },
                {
                  "id": "109302bd695e",
                  "title": "Figure 340. Complementary outputs for low pulse width (SDTRx = 0, SDTFx = 1)",
                  "slug": "figure-340-complementary-outputs-for-low-pulse-width-sdtrx-0-sdtfx-1",
                  "level": 4,
                  "start_page": 1525,
                  "end_page": 1525,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 340. Complementary outputs for low pulse width (SDTRx = 0, SDTFx = 1)",
                  "file": "10_sections/109302bd695e__figure-340-complementary-outputs-for-low-pulse-width-sdtrx-0-sdtfx-1.md",
                  "children": []
                },
                {
                  "id": "546cba89e11f",
                  "title": "Figure 341. Complementary outputs for low pulse width (SDTRx = 1, SDTFx=0)",
                  "slug": "figure-341-complementary-outputs-for-low-pulse-width-sdtrx-1-sdtfx-0",
                  "level": 4,
                  "start_page": 1526,
                  "end_page": 1526,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.4 Timer A..E timing units > Figure 341. Complementary outputs for low pulse width (SDTRx = 1, SDTFx=0)",
                  "file": "10_sections/546cba89e11f__figure-341-complementary-outputs-for-low-pulse-width-sdtrx-1-sdtfx-0.md",
                  "children": []
                }
              ]
            },
            {
              "id": "806434ecb447",
              "title": "39.3.5 Master timer",
              "slug": "39-3-5-master-timer",
              "level": 3,
              "start_page": 1527,
              "end_page": 1527,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.5 Master timer",
              "file": "10_sections/806434ecb447__39-3-5-master-timer.md",
              "children": [
                {
                  "id": "d094268b763b",
                  "title": "Figure 342. Master timer overview",
                  "slug": "figure-342-master-timer-overview",
                  "level": 4,
                  "start_page": 1527,
                  "end_page": 1527,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.5 Master timer > Figure 342. Master timer overview",
                  "file": "10_sections/d094268b763b__figure-342-master-timer-overview.md",
                  "children": []
                }
              ]
            },
            {
              "id": "aa3bbd16bd6c",
              "title": "39.3.6 Set/reset events priorities and narrow pulses management",
              "slug": "39-3-6-set-reset-events-priorities-and-narrow-pulses-management",
              "level": 3,
              "start_page": 1528,
              "end_page": 1528,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.6 Set/reset events priorities and narrow pulses management",
              "file": "10_sections/aa3bbd16bd6c__39-3-6-set-reset-events-priorities-and-narrow-pulses-management.md",
              "children": []
            },
            {
              "id": "16344a81e60d",
              "title": "39.3.7 External events global conditioning",
              "slug": "39-3-7-external-events-global-conditioning",
              "level": 3,
              "start_page": 1529,
              "end_page": 1533,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.7 External events global conditioning",
              "file": "10_sections/16344a81e60d__39-3-7-external-events-global-conditioning.md",
              "children": [
                {
                  "id": "f0aa33f51e36",
                  "title": "Figure 343. External event conditioning overview (1 channel represented)",
                  "slug": "figure-343-external-event-conditioning-overview-1-channel-represented",
                  "level": 4,
                  "start_page": 1530,
                  "end_page": 1530,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.7 External events global conditioning > Figure 343. External event conditioning overview (1 channel represented)",
                  "file": "10_sections/f0aa33f51e36__figure-343-external-event-conditioning-overview-1-channel-represented.md",
                  "children": []
                },
                {
                  "id": "9fb285f80833",
                  "title": "Table 329. External events mapping and associated features",
                  "slug": "table-329-external-events-mapping-and-associated-features",
                  "level": 4,
                  "start_page": 1531,
                  "end_page": 1531,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.7 External events global conditioning > Table 329. External events mapping and associated features",
                  "file": "10_sections/9fb285f80833__table-329-external-events-mapping-and-associated-features.md",
                  "children": []
                },
                {
                  "id": "00ef871d2328",
                  "title": "Table 330. Output set/reset latency and jitter vs external event operating mode",
                  "slug": "table-330-output-set-reset-latency-and-jitter-vs-external-event-operating-mode",
                  "level": 4,
                  "start_page": 1532,
                  "end_page": 1532,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.7 External events global conditioning > Table 330. Output set/reset latency and jitter vs external event operating mode",
                  "file": "10_sections/00ef871d2328__table-330-output-set-reset-latency-and-jitter-vs-external-event-operating-mode.md",
                  "children": []
                },
                {
                  "id": "5f321d6535f8",
                  "title": "Figure 344. Latency to external events falling edge (counter reset and output set)",
                  "slug": "figure-344-latency-to-external-events-falling-edge-counter-reset-and-output-set",
                  "level": 4,
                  "start_page": 1533,
                  "end_page": 1533,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.7 External events global conditioning > Figure 344. Latency to external events falling edge (counter reset and output set)",
                  "file": "10_sections/5f321d6535f8__figure-344-latency-to-external-events-falling-edge-counter-reset-and-output-set.md",
                  "children": []
                },
                {
                  "id": "d8dcf981c041",
                  "title": "Figure 345. Latency to external events (output reset on external event)",
                  "slug": "figure-345-latency-to-external-events-output-reset-on-external-event",
                  "level": 4,
                  "start_page": 1533,
                  "end_page": 1533,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.7 External events global conditioning > Figure 345. Latency to external events (output reset on external event)",
                  "file": "10_sections/d8dcf981c041__figure-345-latency-to-external-events-output-reset-on-external-event.md",
                  "children": []
                }
              ]
            },
            {
              "id": "32116b0ec6cb",
              "title": "39.3.8 External event filtering in timing units",
              "slug": "39-3-8-external-event-filtering-in-timing-units",
              "level": 3,
              "start_page": 1534,
              "end_page": 1538,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.8 External event filtering in timing units",
              "file": "10_sections/32116b0ec6cb__39-3-8-external-event-filtering-in-timing-units.md",
              "children": [
                {
                  "id": "90dc683a07b5",
                  "title": "Figure 346. Event blanking mode",
                  "slug": "figure-346-event-blanking-mode",
                  "level": 4,
                  "start_page": 1534,
                  "end_page": 1534,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.8 External event filtering in timing units > Figure 346. Event blanking mode",
                  "file": "10_sections/90dc683a07b5__figure-346-event-blanking-mode.md",
                  "children": []
                },
                {
                  "id": "9ffa244cef8d",
                  "title": "Figure 347. Event postpone mode",
                  "slug": "figure-347-event-postpone-mode",
                  "level": 4,
                  "start_page": 1534,
                  "end_page": 1534,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.8 External event filtering in timing units > Figure 347. Event postpone mode",
                  "file": "10_sections/9ffa244cef8d__figure-347-event-postpone-mode.md",
                  "children": []
                },
                {
                  "id": "fc526a7aac3e",
                  "title": "Table 331. Filtering signals mapping per time",
                  "slug": "table-331-filtering-signals-mapping-per-time",
                  "level": 4,
                  "start_page": 1535,
                  "end_page": 1535,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.8 External event filtering in timing units > Table 331. Filtering signals mapping per time",
                  "file": "10_sections/fc526a7aac3e__table-331-filtering-signals-mapping-per-time.md",
                  "children": []
                },
                {
                  "id": "acc572e1ebcd",
                  "title": "Figure 348. External trigger blanking with edge-sensitive trigger",
                  "slug": "figure-348-external-trigger-blanking-with-edge-sensitive-trigger",
                  "level": 4,
                  "start_page": 1536,
                  "end_page": 1536,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.8 External event filtering in timing units > Figure 348. External trigger blanking with edge-sensitive trigger",
                  "file": "10_sections/acc572e1ebcd__figure-348-external-trigger-blanking-with-edge-sensitive-trigger.md",
                  "children": []
                },
                {
                  "id": "5863e32580b9",
                  "title": "Figure 349. External trigger blanking, level sensitive triggering",
                  "slug": "figure-349-external-trigger-blanking-level-sensitive-triggering",
                  "level": 4,
                  "start_page": 1536,
                  "end_page": 1536,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.8 External event filtering in timing units > Figure 349. External trigger blanking, level sensitive triggering",
                  "file": "10_sections/5863e32580b9__figure-349-external-trigger-blanking-level-sensitive-triggering.md",
                  "children": []
                },
                {
                  "id": "3a4357a0b289",
                  "title": "Figure 350. Event windowing mode",
                  "slug": "figure-350-event-windowing-mode",
                  "level": 4,
                  "start_page": 1537,
                  "end_page": 1537,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.8 External event filtering in timing units > Figure 350. Event windowing mode",
                  "file": "10_sections/3a4357a0b289__figure-350-event-windowing-mode.md",
                  "children": []
                },
                {
                  "id": "48a24ddbbb7f",
                  "title": "Table 332. Windowing signals mapping per timer (EEFLTR[3:0] = 1111)",
                  "slug": "table-332-windowing-signals-mapping-per-timer-eefltr-3-0-1111",
                  "level": 4,
                  "start_page": 1537,
                  "end_page": 1537,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.8 External event filtering in timing units > Table 332. Windowing signals mapping per timer (EEFLTR[3:0] = 1111)",
                  "file": "10_sections/48a24ddbbb7f__table-332-windowing-signals-mapping-per-timer-eefltr-3-0-1111.md",
                  "children": []
                },
                {
                  "id": "1b24f9e2d2d7",
                  "title": "Figure 351. External trigger windowing with edge-sensitive trigger",
                  "slug": "figure-351-external-trigger-windowing-with-edge-sensitive-trigger",
                  "level": 4,
                  "start_page": 1538,
                  "end_page": 1538,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.8 External event filtering in timing units > Figure 351. External trigger windowing with edge-sensitive trigger",
                  "file": "10_sections/1b24f9e2d2d7__figure-351-external-trigger-windowing-with-edge-sensitive-trigger.md",
                  "children": []
                },
                {
                  "id": "0b24ddca0953",
                  "title": "Figure 352. External trigger windowing, level sensitive triggering",
                  "slug": "figure-352-external-trigger-windowing-level-sensitive-triggering",
                  "level": 4,
                  "start_page": 1538,
                  "end_page": 1538,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.8 External event filtering in timing units > Figure 352. External trigger windowing, level sensitive triggering",
                  "file": "10_sections/0b24ddca0953__figure-352-external-trigger-windowing-level-sensitive-triggering.md",
                  "children": []
                }
              ]
            },
            {
              "id": "43d8b3a8f3c2",
              "title": "39.3.9 Delayed Protection",
              "slug": "39-3-9-delayed-protection",
              "level": 3,
              "start_page": 1539,
              "end_page": 1544,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.9 Delayed Protection",
              "file": "10_sections/43d8b3a8f3c2__39-3-9-delayed-protection.md",
              "children": [
                {
                  "id": "540a2ed17039",
                  "title": "Figure 353. Delayed Idle mode entry",
                  "slug": "figure-353-delayed-idle-mode-entry",
                  "level": 4,
                  "start_page": 1540,
                  "end_page": 1540,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.9 Delayed Protection > Figure 353. Delayed Idle mode entry",
                  "file": "10_sections/540a2ed17039__figure-353-delayed-idle-mode-entry.md",
                  "children": []
                },
                {
                  "id": "72296d845af6",
                  "title": "Figure 354. Burst mode and delayed protection priorities (DIDL = 0)",
                  "slug": "figure-354-burst-mode-and-delayed-protection-priorities-didl-0",
                  "level": 4,
                  "start_page": 1541,
                  "end_page": 1541,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.9 Delayed Protection > Figure 354. Burst mode and delayed protection priorities (DIDL = 0)",
                  "file": "10_sections/72296d845af6__figure-354-burst-mode-and-delayed-protection-priorities-didl-0.md",
                  "children": []
                },
                {
                  "id": "552ed07c17a7",
                  "title": "Figure 355. Burst mode and delayed protection priorities (DIDL = 1)",
                  "slug": "figure-355-burst-mode-and-delayed-protection-priorities-didl-1",
                  "level": 4,
                  "start_page": 1542,
                  "end_page": 1542,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.9 Delayed Protection > Figure 355. Burst mode and delayed protection priorities (DIDL = 1)",
                  "file": "10_sections/552ed07c17a7__figure-355-burst-mode-and-delayed-protection-priorities-didl-1.md",
                  "children": []
                },
                {
                  "id": "2c34e5cf1f61",
                  "title": "Figure 356. Balanced Idle protection example",
                  "slug": "figure-356-balanced-idle-protection-example",
                  "level": 4,
                  "start_page": 1543,
                  "end_page": 1544,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.9 Delayed Protection > Figure 356. Balanced Idle protection example",
                  "file": "10_sections/2c34e5cf1f61__figure-356-balanced-idle-protection-example.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3ae286729487",
              "title": "39.3.10 Register preload and update management",
              "slug": "39-3-10-register-preload-and-update-management",
              "level": 3,
              "start_page": 1545,
              "end_page": 1547,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.10 Register preload and update management",
              "file": "10_sections/3ae286729487__39-3-10-register-preload-and-update-management.md",
              "children": [
                {
                  "id": "4322d4b19584",
                  "title": "Table 333. HRTIM preloadable control registers and associated update sources",
                  "slug": "table-333-hrtim-preloadable-control-registers-and-associated-update-sources",
                  "level": 4,
                  "start_page": 1546,
                  "end_page": 1546,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.10 Register preload and update management > Table 333. HRTIM preloadable control registers and associated update sources",
                  "file": "10_sections/4322d4b19584__table-333-hrtim-preloadable-control-registers-and-associated-update-sources.md",
                  "children": []
                },
                {
                  "id": "6aabfc91a21d",
                  "title": "Table 334. Update enable inputs and sources",
                  "slug": "table-334-update-enable-inputs-and-sources",
                  "level": 4,
                  "start_page": 1547,
                  "end_page": 1547,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.10 Register preload and update management > Table 334. Update enable inputs and sources",
                  "file": "10_sections/6aabfc91a21d__table-334-update-enable-inputs-and-sources.md",
                  "children": []
                }
              ]
            },
            {
              "id": "96294a293459",
              "title": "39.3.11 Events propagation within or across multiple timers",
              "slug": "39-3-11-events-propagation-within-or-across-multiple-timers",
              "level": 3,
              "start_page": 1548,
              "end_page": 1551,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.11 Events propagation within or across multiple timers",
              "file": "10_sections/96294a293459__39-3-11-events-propagation-within-or-across-multiple-timers.md",
              "children": [
                {
                  "id": "3ab817891803",
                  "title": "Table 335. Master timer update event propagation",
                  "slug": "table-335-master-timer-update-event-propagation",
                  "level": 4,
                  "start_page": 1549,
                  "end_page": 1549,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.11 Events propagation within or across multiple timers > Table 335. Master timer update event propagation",
                  "file": "10_sections/3ab817891803__table-335-master-timer-update-event-propagation.md",
                  "children": []
                },
                {
                  "id": "8304df4d3df5",
                  "title": "Table 336. TIMx update event propagation",
                  "slug": "table-336-timx-update-event-propagation",
                  "level": 4,
                  "start_page": 1549,
                  "end_page": 1549,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.11 Events propagation within or across multiple timers > Table 336. TIMx update event propagation",
                  "file": "10_sections/8304df4d3df5__table-336-timx-update-event-propagation.md",
                  "children": []
                },
                {
                  "id": "8a8970089715",
                  "title": "Table 337. Reset events able to generate an update",
                  "slug": "table-337-reset-events-able-to-generate-an-update",
                  "level": 4,
                  "start_page": 1550,
                  "end_page": 1550,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.11 Events propagation within or across multiple timers > Table 337. Reset events able to generate an update",
                  "file": "10_sections/8a8970089715__table-337-reset-events-able-to-generate-an-update.md",
                  "children": []
                },
                {
                  "id": "e5d094fda9cf",
                  "title": "Table 338. Update event propagation for a timer reset",
                  "slug": "table-338-update-event-propagation-for-a-timer-reset",
                  "level": 4,
                  "start_page": 1551,
                  "end_page": 1551,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.11 Events propagation within or across multiple timers > Table 338. Update event propagation for a timer reset",
                  "file": "10_sections/e5d094fda9cf__table-338-update-event-propagation-for-a-timer-reset.md",
                  "children": []
                }
              ]
            },
            {
              "id": "cdf602599395",
              "title": "39.3.12 Output management",
              "slug": "39-3-12-output-management",
              "level": 3,
              "start_page": 1552,
              "end_page": 1553,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.12 Output management",
              "file": "10_sections/cdf602599395__39-3-12-output-management.md",
              "children": [
                {
                  "id": "0845fd1a191e",
                  "title": "Table 339. Output state programming, x= A..E, y = 1 or 2",
                  "slug": "table-339-output-state-programming-x-a-e-y-1-or-2",
                  "level": 4,
                  "start_page": 1552,
                  "end_page": 1552,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.12 Output management > Table 339. Output state programming, x= A..E, y = 1 or 2",
                  "file": "10_sections/0845fd1a191e__table-339-output-state-programming-x-a-e-y-1-or-2.md",
                  "children": []
                },
                {
                  "id": "6c630e1a5c6d",
                  "title": "Figure 357. Output management overview",
                  "slug": "figure-357-output-management-overview",
                  "level": 4,
                  "start_page": 1553,
                  "end_page": 1553,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.12 Output management > Figure 357. Output management overview",
                  "file": "10_sections/6c630e1a5c6d__figure-357-output-management-overview.md",
                  "children": []
                },
                {
                  "id": "cc07c90865b9",
                  "title": "Figure 358. HRTIM output states and transitions",
                  "slug": "figure-358-hrtim-output-states-and-transitions",
                  "level": 4,
                  "start_page": 1553,
                  "end_page": 1553,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.12 Output management > Figure 358. HRTIM output states and transitions",
                  "file": "10_sections/cc07c90865b9__figure-358-hrtim-output-states-and-transitions.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6096cfb0ec95",
              "title": "39.3.13 Burst mode controller",
              "slug": "39-3-13-burst-mode-controller",
              "level": 3,
              "start_page": 1554,
              "end_page": 1562,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.13 Burst mode controller",
              "file": "10_sections/6096cfb0ec95__39-3-13-burst-mode-controller.md",
              "children": [
                {
                  "id": "5ef72568c3c3",
                  "title": "Figure 359. Burst mode operation example",
                  "slug": "figure-359-burst-mode-operation-example",
                  "level": 4,
                  "start_page": 1555,
                  "end_page": 1556,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.13 Burst mode controller > Figure 359. Burst mode operation example",
                  "file": "10_sections/5ef72568c3c3__figure-359-burst-mode-operation-example.md",
                  "children": []
                },
                {
                  "id": "d3cbbbb641be",
                  "title": "Table 340. Timer output programming for burst mode",
                  "slug": "table-340-timer-output-programming-for-burst-mode",
                  "level": 4,
                  "start_page": 1555,
                  "end_page": 1556,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.13 Burst mode controller > Table 340. Timer output programming for burst mode",
                  "file": "10_sections/d3cbbbb641be__table-340-timer-output-programming-for-burst-mode.md",
                  "children": []
                },
                {
                  "id": "3125e1305e7b",
                  "title": "Table 341. Burst mode clock sources from general purpose timer",
                  "slug": "table-341-burst-mode-clock-sources-from-general-purpose-timer",
                  "level": 4,
                  "start_page": 1557,
                  "end_page": 1558,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.13 Burst mode controller > Table 341. Burst mode clock sources from general purpose timer",
                  "file": "10_sections/3125e1305e7b__table-341-burst-mode-clock-sources-from-general-purpose-timer.md",
                  "children": []
                },
                {
                  "id": "b8b5a5ce5c8f",
                  "title": "Figure 360. Burst mode trigger on external event",
                  "slug": "figure-360-burst-mode-trigger-on-external-event",
                  "level": 4,
                  "start_page": 1557,
                  "end_page": 1558,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.13 Burst mode controller > Figure 360. Burst mode trigger on external event",
                  "file": "10_sections/b8b5a5ce5c8f__figure-360-burst-mode-trigger-on-external-event.md",
                  "children": []
                },
                {
                  "id": "1e8d96ffa6d9",
                  "title": "Figure 361. Delayed burst mode entry with deadtime enabled and IDLESx = 1",
                  "slug": "figure-361-delayed-burst-mode-entry-with-deadtime-enabled-and-idlesx-1",
                  "level": 4,
                  "start_page": 1559,
                  "end_page": 1559,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.13 Burst mode controller > Figure 361. Delayed burst mode entry with deadtime enabled and IDLESx = 1",
                  "file": "10_sections/1e8d96ffa6d9__figure-361-delayed-burst-mode-entry-with-deadtime-enabled-and-idlesx-1.md",
                  "children": []
                },
                {
                  "id": "c082a2cae565",
                  "title": "Figure 362. Delayed Burst mode entry during deadtime",
                  "slug": "figure-362-delayed-burst-mode-entry-during-deadtime",
                  "level": 4,
                  "start_page": 1560,
                  "end_page": 1560,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.13 Burst mode controller > Figure 362. Delayed Burst mode entry during deadtime",
                  "file": "10_sections/c082a2cae565__figure-362-delayed-burst-mode-entry-during-deadtime.md",
                  "children": []
                },
                {
                  "id": "fbdc0f5551d7",
                  "title": "Figure 363. Burst mode exit when the deadtime generator is enabled",
                  "slug": "figure-363-burst-mode-exit-when-the-deadtime-generator-is-enabled",
                  "level": 4,
                  "start_page": 1561,
                  "end_page": 1562,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.13 Burst mode controller > Figure 363. Burst mode exit when the deadtime generator is enabled",
                  "file": "10_sections/fbdc0f5551d7__figure-363-burst-mode-exit-when-the-deadtime-generator-is-enabled.md",
                  "children": []
                },
                {
                  "id": "804706a1d403",
                  "title": "Figure 364. Burst mode emulation example",
                  "slug": "figure-364-burst-mode-emulation-example",
                  "level": 4,
                  "start_page": 1563,
                  "end_page": 1563,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.13 Burst mode controller > Figure 364. Burst mode emulation example",
                  "file": "10_sections/804706a1d403__figure-364-burst-mode-emulation-example.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8aaede95a685",
              "title": "39.3.14 Chopper",
              "slug": "39-3-14-chopper",
              "level": 3,
              "start_page": 1563,
              "end_page": 1563,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.14 Chopper",
              "file": "10_sections/8aaede95a685__39-3-14-chopper.md",
              "children": [
                {
                  "id": "b0ab24ebcf80",
                  "title": "Figure 365. Carrier frequency signal insertion",
                  "slug": "figure-365-carrier-frequency-signal-insertion",
                  "level": 4,
                  "start_page": 1563,
                  "end_page": 1563,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.14 Chopper > Figure 365. Carrier frequency signal insertion",
                  "file": "10_sections/b0ab24ebcf80__figure-365-carrier-frequency-signal-insertion.md",
                  "children": []
                },
                {
                  "id": "eb4aca7d76c5",
                  "title": "Figure 366. HRTIM outputs with Chopper mode enabled",
                  "slug": "figure-366-hrtim-outputs-with-chopper-mode-enabled",
                  "level": 4,
                  "start_page": 1564,
                  "end_page": 1564,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.14 Chopper > Figure 366. HRTIM outputs with Chopper mode enabled",
                  "file": "10_sections/eb4aca7d76c5__figure-366-hrtim-outputs-with-chopper-mode-enabled.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ae65feb5c485",
              "title": "39.3.15 Fault protection",
              "slug": "39-3-15-fault-protection",
              "level": 3,
              "start_page": 1564,
              "end_page": 1566,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.15 Fault protection",
              "file": "10_sections/ae65feb5c485__39-3-15-fault-protection.md",
              "children": [
                {
                  "id": "e2b0630711f8",
                  "title": "Figure 367. Fault protection circuitry (FAULT1 fully represented, FAULT2..5 partially)",
                  "slug": "figure-367-fault-protection-circuitry-fault1-fully-represented-fault2-5-partially",
                  "level": 4,
                  "start_page": 1565,
                  "end_page": 1565,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.15 Fault protection > Figure 367. Fault protection circuitry (FAULT1 fully represented, FAULT2..5 partially)",
                  "file": "10_sections/e2b0630711f8__figure-367-fault-protection-circuitry-fault1-fully-represented-fault2-5-partially.md",
                  "children": []
                },
                {
                  "id": "ba30c1419d16",
                  "title": "Table 342. Fault inputs",
                  "slug": "table-342-fault-inputs",
                  "level": 4,
                  "start_page": 1565,
                  "end_page": 1565,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.15 Fault protection > Table 342. Fault inputs",
                  "file": "10_sections/ba30c1419d16__table-342-fault-inputs.md",
                  "children": []
                },
                {
                  "id": "0a7ee2e573fe",
                  "title": "Figure 368. Fault signal filtering (FLTxF[3:0]= 0010: fSAMPLING = fHRTIM, N = 4)",
                  "slug": "figure-368-fault-signal-filtering-fltxf-3-0-0010-fsampling-fhrtim-n-4",
                  "level": 4,
                  "start_page": 1566,
                  "end_page": 1566,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.15 Fault protection > Figure 368. Fault signal filtering (FLTxF[3:0]= 0010: fSAMPLING = fHRTIM, N = 4)",
                  "file": "10_sections/0a7ee2e573fe__figure-368-fault-signal-filtering-fltxf-3-0-0010-fsampling-fhrtim-n-4.md",
                  "children": []
                },
                {
                  "id": "0f9e5180436f",
                  "title": "Table 343. Sampling rate and filter length vs FLTFxF[3:0] and clock setting",
                  "slug": "table-343-sampling-rate-and-filter-length-vs-fltfxf-3-0-and-clock-setting",
                  "level": 4,
                  "start_page": 1566,
                  "end_page": 1566,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.15 Fault protection > Table 343. Sampling rate and filter length vs FLTFxF[3:0] and clock setting",
                  "file": "10_sections/0f9e5180436f__table-343-sampling-rate-and-filter-length-vs-fltfxf-3-0-and-clock-setting.md",
                  "children": []
                }
              ]
            },
            {
              "id": "56b51215a769",
              "title": "39.3.16 Auxiliary outputs",
              "slug": "39-3-16-auxiliary-outputs",
              "level": 3,
              "start_page": 1567,
              "end_page": 1569,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.16 Auxiliary outputs",
              "file": "10_sections/56b51215a769__39-3-16-auxiliary-outputs.md",
              "children": [
                {
                  "id": "2888fb7935a2",
                  "title": "Figure 369. Auxiliary outputs",
                  "slug": "figure-369-auxiliary-outputs",
                  "level": 4,
                  "start_page": 1568,
                  "end_page": 1568,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.16 Auxiliary outputs > Figure 369. Auxiliary outputs",
                  "file": "10_sections/2888fb7935a2__figure-369-auxiliary-outputs.md",
                  "children": []
                },
                {
                  "id": "e1c76ba0613c",
                  "title": "Figure 370. Auxiliary and main outputs during burst mode (DIDLx = 0)",
                  "slug": "figure-370-auxiliary-and-main-outputs-during-burst-mode-didlx-0",
                  "level": 4,
                  "start_page": 1569,
                  "end_page": 1569,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.16 Auxiliary outputs > Figure 370. Auxiliary and main outputs during burst mode (DIDLx = 0)",
                  "file": "10_sections/e1c76ba0613c__figure-370-auxiliary-and-main-outputs-during-burst-mode-didlx-0.md",
                  "children": []
                },
                {
                  "id": "aa6fd06d62d3",
                  "title": "Figure 371. Deadtime distortion on auxiliary output when exiting burst mode",
                  "slug": "figure-371-deadtime-distortion-on-auxiliary-output-when-exiting-burst-mode",
                  "level": 4,
                  "start_page": 1569,
                  "end_page": 1569,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.16 Auxiliary outputs > Figure 371. Deadtime distortion on auxiliary output when exiting burst mode",
                  "file": "10_sections/aa6fd06d62d3__figure-371-deadtime-distortion-on-auxiliary-output-when-exiting-burst-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "bd388bcfc045",
              "title": "39.3.17 Synchronizing the HRTIM with other timers or HRTIM instances",
              "slug": "39-3-17-synchronizing-the-hrtim-with-other-timers-or-hrtim-instances",
              "level": 3,
              "start_page": 1570,
              "end_page": 1572,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.17 Synchronizing the HRTIM with other timers or HRTIM instances",
              "file": "10_sections/bd388bcfc045__39-3-17-synchronizing-the-hrtim-with-other-timers-or-hrtim-instances.md",
              "children": [
                {
                  "id": "78c4b7f60be3",
                  "title": "Table 344. Effect of sync event vs timer operating modes",
                  "slug": "table-344-effect-of-sync-event-vs-timer-operating-modes",
                  "level": 4,
                  "start_page": 1571,
                  "end_page": 1572,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.17 Synchronizing the HRTIM with other timers or HRTIM instances > Table 344. Effect of sync event vs timer operating modes",
                  "file": "10_sections/78c4b7f60be3__table-344-effect-of-sync-event-vs-timer-operating-modes.md",
                  "children": []
                },
                {
                  "id": "4cd690a5ed93",
                  "title": "Figure 372. Counter behavior in synchronized start mode",
                  "slug": "figure-372-counter-behavior-in-synchronized-start-mode",
                  "level": 4,
                  "start_page": 1573,
                  "end_page": 1573,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.17 Synchronizing the HRTIM with other timers or HRTIM instances > Figure 372. Counter behavior in synchronized start mode",
                  "file": "10_sections/4cd690a5ed93__figure-372-counter-behavior-in-synchronized-start-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "962bca0a468a",
              "title": "39.3.18 ADC triggers",
              "slug": "39-3-18-adc-triggers",
              "level": 3,
              "start_page": 1573,
              "end_page": 1573,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.18 ADC triggers",
              "file": "10_sections/962bca0a468a__39-3-18-adc-triggers.md",
              "children": [
                {
                  "id": "be4f6929dc6d",
                  "title": "Figure 373. ADC trigger selection overview",
                  "slug": "figure-373-adc-trigger-selection-overview",
                  "level": 4,
                  "start_page": 1574,
                  "end_page": 1574,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.18 ADC triggers > Figure 373. ADC trigger selection overview",
                  "file": "10_sections/be4f6929dc6d__figure-373-adc-trigger-selection-overview.md",
                  "children": []
                }
              ]
            },
            {
              "id": "9055f901e628",
              "title": "39.3.19 DAC triggers",
              "slug": "39-3-19-dac-triggers",
              "level": 3,
              "start_page": 1574,
              "end_page": 1575,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.19 DAC triggers",
              "file": "10_sections/9055f901e628__39-3-19-dac-triggers.md",
              "children": [
                {
                  "id": "8d7bde260b8f",
                  "title": "Figure 374. Combining several updates on a single hrtim_dac_trgx output",
                  "slug": "figure-374-combining-several-updates-on-a-single-hrtim-dac-trgx-output",
                  "level": 4,
                  "start_page": 1575,
                  "end_page": 1575,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.19 DAC triggers > Figure 374. Combining several updates on a single hrtim_dac_trgx output",
                  "file": "10_sections/8d7bde260b8f__figure-374-combining-several-updates-on-a-single-hrtim-dac-trgx-output.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7dcd05c7dc79",
              "title": "39.3.20 HRTIM Interrupts",
              "slug": "39-3-20-hrtim-interrupts",
              "level": 3,
              "start_page": 1576,
              "end_page": 1577,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.20 HRTIM Interrupts",
              "file": "10_sections/7dcd05c7dc79__39-3-20-hrtim-interrupts.md",
              "children": [
                {
                  "id": "5fa388a7bdc7",
                  "title": "Table 345. HRTIM interrupt summary",
                  "slug": "table-345-hrtim-interrupt-summary",
                  "level": 4,
                  "start_page": 1577,
                  "end_page": 1577,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.20 HRTIM Interrupts > Table 345. HRTIM interrupt summary",
                  "file": "10_sections/5fa388a7bdc7__table-345-hrtim-interrupt-summary.md",
                  "children": []
                }
              ]
            },
            {
              "id": "07a972c7adf0",
              "title": "39.3.21 DMA",
              "slug": "39-3-21-dma",
              "level": 3,
              "start_page": 1578,
              "end_page": 1580,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.21 DMA",
              "file": "10_sections/07a972c7adf0__39-3-21-dma.md",
              "children": [
                {
                  "id": "1ae79665c7f8",
                  "title": "Table 346. HRTIM DMA request summary",
                  "slug": "table-346-hrtim-dma-request-summary",
                  "level": 4,
                  "start_page": 1578,
                  "end_page": 1578,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.21 DMA > Table 346. HRTIM DMA request summary",
                  "file": "10_sections/1ae79665c7f8__table-346-hrtim-dma-request-summary.md",
                  "children": []
                },
                {
                  "id": "de64f5e1da99",
                  "title": "Figure 375. DMA burst overview",
                  "slug": "figure-375-dma-burst-overview",
                  "level": 4,
                  "start_page": 1579,
                  "end_page": 1579,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.21 DMA > Figure 375. DMA burst overview",
                  "file": "10_sections/de64f5e1da99__figure-375-dma-burst-overview.md",
                  "children": []
                },
                {
                  "id": "1a88ecc02947",
                  "title": "Figure 376. Burst DMA operation flowchart",
                  "slug": "figure-376-burst-dma-operation-flowchart",
                  "level": 4,
                  "start_page": 1580,
                  "end_page": 1580,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.21 DMA > Figure 376. Burst DMA operation flowchart",
                  "file": "10_sections/1a88ecc02947__figure-376-burst-dma-operation-flowchart.md",
                  "children": []
                },
                {
                  "id": "90104dc82e60",
                  "title": "Figure 377. Registers update following DMA burst transfer",
                  "slug": "figure-377-registers-update-following-dma-burst-transfer",
                  "level": 4,
                  "start_page": 1581,
                  "end_page": 1581,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.21 DMA > Figure 377. Registers update following DMA burst transfer",
                  "file": "10_sections/90104dc82e60__figure-377-registers-update-following-dma-burst-transfer.md",
                  "children": []
                }
              ]
            },
            {
              "id": "cd71994229de",
              "title": "39.3.22 HRTIM initialization",
              "slug": "39-3-22-hrtim-initialization",
              "level": 3,
              "start_page": 1581,
              "end_page": 1581,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.22 HRTIM initialization",
              "file": "10_sections/cd71994229de__39-3-22-hrtim-initialization.md",
              "children": []
            },
            {
              "id": "0ffc16c9dd07",
              "title": "39.3.23 Debug",
              "slug": "39-3-23-debug",
              "level": 3,
              "start_page": 1582,
              "end_page": 1582,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.3 Functional description > 39.3.23 Debug",
              "file": "10_sections/0ffc16c9dd07__39-3-23-debug.md",
              "children": []
            }
          ]
        },
        {
          "id": "663f0fc25444",
          "title": "39.4 Application use cases",
          "slug": "39-4-application-use-cases",
          "level": 2,
          "start_page": 1583,
          "end_page": 1588,
          "breadcrumb": "39 High-resolution timer (HRTIM) > 39.4 Application use cases",
          "file": "10_sections/663f0fc25444__39-4-application-use-cases.md",
          "children": [
            {
              "id": "4ed87e2bfe54",
              "title": "39.4.1 Buck converter",
              "slug": "39-4-1-buck-converter",
              "level": 3,
              "start_page": 1583,
              "end_page": 1583,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.4 Application use cases > 39.4.1 Buck converter",
              "file": "10_sections/4ed87e2bfe54__39-4-1-buck-converter.md",
              "children": [
                {
                  "id": "2b86893a3ecc",
                  "title": "Figure 378. Buck converter topology",
                  "slug": "figure-378-buck-converter-topology",
                  "level": 4,
                  "start_page": 1583,
                  "end_page": 1583,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.4 Application use cases > 39.4.1 Buck converter > Figure 378. Buck converter topology",
                  "file": "10_sections/2b86893a3ecc__figure-378-buck-converter-topology.md",
                  "children": []
                },
                {
                  "id": "163bf137b33e",
                  "title": "Figure 379. Dual Buck converter management",
                  "slug": "figure-379-dual-buck-converter-management",
                  "level": 4,
                  "start_page": 1584,
                  "end_page": 1584,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.4 Application use cases > 39.4.1 Buck converter > Figure 379. Dual Buck converter management",
                  "file": "10_sections/163bf137b33e__figure-379-dual-buck-converter-management.md",
                  "children": []
                }
              ]
            },
            {
              "id": "97a53d0ff38b",
              "title": "39.4.2 Buck converter with synchronous rectification",
              "slug": "39-4-2-buck-converter-with-synchronous-rectification",
              "level": 3,
              "start_page": 1584,
              "end_page": 1584,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.4 Application use cases > 39.4.2 Buck converter with synchronous rectification",
              "file": "10_sections/97a53d0ff38b__39-4-2-buck-converter-with-synchronous-rectification.md",
              "children": [
                {
                  "id": "8b858693b1f4",
                  "title": "Figure 380. Synchronous rectification depending on output current",
                  "slug": "figure-380-synchronous-rectification-depending-on-output-current",
                  "level": 4,
                  "start_page": 1584,
                  "end_page": 1584,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.4 Application use cases > 39.4.2 Buck converter with synchronous rectification > Figure 380. Synchronous rectification depending on output current",
                  "file": "10_sections/8b858693b1f4__figure-380-synchronous-rectification-depending-on-output-current.md",
                  "children": []
                },
                {
                  "id": "4d760fcad402",
                  "title": "Figure 381. Buck with synchronous rectification",
                  "slug": "figure-381-buck-with-synchronous-rectification",
                  "level": 4,
                  "start_page": 1585,
                  "end_page": 1585,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.4 Application use cases > 39.4.2 Buck converter with synchronous rectification > Figure 381. Buck with synchronous rectification",
                  "file": "10_sections/4d760fcad402__figure-381-buck-with-synchronous-rectification.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a61cc93fbead",
              "title": "39.4.3 Multiphase converters",
              "slug": "39-4-3-multiphase-converters",
              "level": 3,
              "start_page": 1585,
              "end_page": 1586,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.4 Application use cases > 39.4.3 Multiphase converters",
              "file": "10_sections/a61cc93fbead__39-4-3-multiphase-converters.md",
              "children": [
                {
                  "id": "7b23b68f3ba7",
                  "title": "Figure 382. 3-phase interleaved buck converter",
                  "slug": "figure-382-3-phase-interleaved-buck-converter",
                  "level": 4,
                  "start_page": 1586,
                  "end_page": 1586,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.4 Application use cases > 39.4.3 Multiphase converters > Figure 382. 3-phase interleaved buck converter",
                  "file": "10_sections/7b23b68f3ba7__figure-382-3-phase-interleaved-buck-converter.md",
                  "children": []
                },
                {
                  "id": "66f5a35ee0f4",
                  "title": "Figure 383. 3-phase interleaved buck converter control",
                  "slug": "figure-383-3-phase-interleaved-buck-converter-control",
                  "level": 4,
                  "start_page": 1587,
                  "end_page": 1587,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.4 Application use cases > 39.4.3 Multiphase converters > Figure 383. 3-phase interleaved buck converter control",
                  "file": "10_sections/66f5a35ee0f4__figure-383-3-phase-interleaved-buck-converter-control.md",
                  "children": []
                }
              ]
            },
            {
              "id": "575498cda2a3",
              "title": "39.4.4 Transition mode Power Factor Correction",
              "slug": "39-4-4-transition-mode-power-factor-correction",
              "level": 3,
              "start_page": 1587,
              "end_page": 1588,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.4 Application use cases > 39.4.4 Transition mode Power Factor Correction",
              "file": "10_sections/575498cda2a3__39-4-4-transition-mode-power-factor-correction.md",
              "children": [
                {
                  "id": "3a3dcb362a9f",
                  "title": "Figure 384. Transition mode PFC",
                  "slug": "figure-384-transition-mode-pfc",
                  "level": 4,
                  "start_page": 1587,
                  "end_page": 1587,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.4 Application use cases > 39.4.4 Transition mode Power Factor Correction > Figure 384. Transition mode PFC",
                  "file": "10_sections/3a3dcb362a9f__figure-384-transition-mode-pfc.md",
                  "children": []
                },
                {
                  "id": "7304ff0d4f5d",
                  "title": "Figure 385. Transition mode PFC waveforms",
                  "slug": "figure-385-transition-mode-pfc-waveforms",
                  "level": 4,
                  "start_page": 1588,
                  "end_page": 1588,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.4 Application use cases > 39.4.4 Transition mode Power Factor Correction > Figure 385. Transition mode PFC waveforms",
                  "file": "10_sections/7304ff0d4f5d__figure-385-transition-mode-pfc-waveforms.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "b7fd6f80af7b",
          "title": "39.5 HRTIM registers",
          "slug": "39-5-hrtim-registers",
          "level": 2,
          "start_page": 1589,
          "end_page": 1676,
          "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers",
          "file": "10_sections/b7fd6f80af7b__39-5-hrtim-registers.md",
          "children": [
            {
              "id": "d5f41fd5fd57",
              "title": "39.5.1 HRTIM Master Timer Control Register (HRTIM_MCR)",
              "slug": "39-5-1-hrtim-master-timer-control-register-hrtim-mcr",
              "level": 3,
              "start_page": 1589,
              "end_page": 1591,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.1 HRTIM Master Timer Control Register (HRTIM_MCR)",
              "file": "10_sections/d5f41fd5fd57__39-5-1-hrtim-master-timer-control-register-hrtim-mcr.md",
              "children": []
            },
            {
              "id": "e4ad8913d9ba",
              "title": "39.5.2 HRTIM Master Timer Interrupt Status Register (HRTIM_MISR)",
              "slug": "39-5-2-hrtim-master-timer-interrupt-status-register-hrtim-misr",
              "level": 3,
              "start_page": 1592,
              "end_page": 1592,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.2 HRTIM Master Timer Interrupt Status Register (HRTIM_MISR)",
              "file": "10_sections/e4ad8913d9ba__39-5-2-hrtim-master-timer-interrupt-status-register-hrtim-misr.md",
              "children": []
            },
            {
              "id": "40c7a1acd0e7",
              "title": "39.5.3 HRTIM Master Timer Interrupt Clear Register (HRTIM_MICR)",
              "slug": "39-5-3-hrtim-master-timer-interrupt-clear-register-hrtim-micr",
              "level": 3,
              "start_page": 1593,
              "end_page": 1593,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.3 HRTIM Master Timer Interrupt Clear Register (HRTIM_MICR)",
              "file": "10_sections/40c7a1acd0e7__39-5-3-hrtim-master-timer-interrupt-clear-register-hrtim-micr.md",
              "children": []
            },
            {
              "id": "39890e545a4c",
              "title": "39.5.4 HRTIM Master Timer DMA / Interrupt Enable Register (HRTIM_MDIER)",
              "slug": "39-5-4-hrtim-master-timer-dma-interrupt-enable-register-hrtim-mdier",
              "level": 3,
              "start_page": 1594,
              "end_page": 1595,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.4 HRTIM Master Timer DMA / Interrupt Enable Register (HRTIM_MDIER)",
              "file": "10_sections/39890e545a4c__39-5-4-hrtim-master-timer-dma-interrupt-enable-register-hrtim-mdier.md",
              "children": []
            },
            {
              "id": "0edf9a1bacdc",
              "title": "39.5.5 HRTIM Master Timer Counter Register (HRTIM_MCNTR)",
              "slug": "39-5-5-hrtim-master-timer-counter-register-hrtim-mcntr",
              "level": 3,
              "start_page": 1596,
              "end_page": 1596,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.5 HRTIM Master Timer Counter Register (HRTIM_MCNTR)",
              "file": "10_sections/0edf9a1bacdc__39-5-5-hrtim-master-timer-counter-register-hrtim-mcntr.md",
              "children": []
            },
            {
              "id": "1760ec22dbd5",
              "title": "39.5.6 HRTIM Master Timer Period Register (HRTIM_MPER)",
              "slug": "39-5-6-hrtim-master-timer-period-register-hrtim-mper",
              "level": 3,
              "start_page": 1596,
              "end_page": 1596,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.6 HRTIM Master Timer Period Register (HRTIM_MPER)",
              "file": "10_sections/1760ec22dbd5__39-5-6-hrtim-master-timer-period-register-hrtim-mper.md",
              "children": []
            },
            {
              "id": "eda6d01d5c52",
              "title": "39.5.7 HRTIM Master Timer Repetition Register (HRTIM_MREP)",
              "slug": "39-5-7-hrtim-master-timer-repetition-register-hrtim-mrep",
              "level": 3,
              "start_page": 1597,
              "end_page": 1597,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.7 HRTIM Master Timer Repetition Register (HRTIM_MREP)",
              "file": "10_sections/eda6d01d5c52__39-5-7-hrtim-master-timer-repetition-register-hrtim-mrep.md",
              "children": []
            },
            {
              "id": "3e4b7f9186e1",
              "title": "39.5.8 HRTIM Master Timer Compare 1 Register (HRTIM_MCMP1R)",
              "slug": "39-5-8-hrtim-master-timer-compare-1-register-hrtim-mcmp1r",
              "level": 3,
              "start_page": 1597,
              "end_page": 1597,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.8 HRTIM Master Timer Compare 1 Register (HRTIM_MCMP1R)",
              "file": "10_sections/3e4b7f9186e1__39-5-8-hrtim-master-timer-compare-1-register-hrtim-mcmp1r.md",
              "children": []
            },
            {
              "id": "240cd3220b8e",
              "title": "39.5.9 HRTIM Master Timer Compare 2 Register (HRTIM_MCMP2R)",
              "slug": "39-5-9-hrtim-master-timer-compare-2-register-hrtim-mcmp2r",
              "level": 3,
              "start_page": 1598,
              "end_page": 1598,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.9 HRTIM Master Timer Compare 2 Register (HRTIM_MCMP2R)",
              "file": "10_sections/240cd3220b8e__39-5-9-hrtim-master-timer-compare-2-register-hrtim-mcmp2r.md",
              "children": []
            },
            {
              "id": "91f06a342e0a",
              "title": "39.5.10 HRTIM Master Timer Compare 3 Register (HRTIM_MCMP3R)",
              "slug": "39-5-10-hrtim-master-timer-compare-3-register-hrtim-mcmp3r",
              "level": 3,
              "start_page": 1598,
              "end_page": 1598,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.10 HRTIM Master Timer Compare 3 Register (HRTIM_MCMP3R)",
              "file": "10_sections/91f06a342e0a__39-5-10-hrtim-master-timer-compare-3-register-hrtim-mcmp3r.md",
              "children": []
            },
            {
              "id": "c37c2aa0a5c7",
              "title": "39.5.11 HRTIM Master Timer Compare 4 Register (HRTIM_MCMP4R)",
              "slug": "39-5-11-hrtim-master-timer-compare-4-register-hrtim-mcmp4r",
              "level": 3,
              "start_page": 1599,
              "end_page": 1599,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.11 HRTIM Master Timer Compare 4 Register (HRTIM_MCMP4R)",
              "file": "10_sections/c37c2aa0a5c7__39-5-11-hrtim-master-timer-compare-4-register-hrtim-mcmp4r.md",
              "children": []
            },
            {
              "id": "ce06226fed7f",
              "title": "39.5.12 HRTIM Timerx Control Register (HRTIM_TIMxCR)",
              "slug": "39-5-12-hrtim-timerx-control-register-hrtim-timxcr",
              "level": 3,
              "start_page": 1600,
              "end_page": 1603,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.12 HRTIM Timerx Control Register (HRTIM_TIMxCR)",
              "file": "10_sections/ce06226fed7f__39-5-12-hrtim-timerx-control-register-hrtim-timxcr.md",
              "children": []
            },
            {
              "id": "ff002d83658a",
              "title": "39.5.13 HRTIM Timerx Interrupt Status Register (HRTIM_TIMxISR)",
              "slug": "39-5-13-hrtim-timerx-interrupt-status-register-hrtim-timxisr",
              "level": 3,
              "start_page": 1604,
              "end_page": 1605,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.13 HRTIM Timerx Interrupt Status Register (HRTIM_TIMxISR)",
              "file": "10_sections/ff002d83658a__39-5-13-hrtim-timerx-interrupt-status-register-hrtim-timxisr.md",
              "children": []
            },
            {
              "id": "70f37ed049b2",
              "title": "39.5.14 HRTIM Timerx Interrupt Clear Register (HRTIM_TIMxICR)",
              "slug": "39-5-14-hrtim-timerx-interrupt-clear-register-hrtim-timxicr",
              "level": 3,
              "start_page": 1606,
              "end_page": 1606,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.14 HRTIM Timerx Interrupt Clear Register (HRTIM_TIMxICR)",
              "file": "10_sections/70f37ed049b2__39-5-14-hrtim-timerx-interrupt-clear-register-hrtim-timxicr.md",
              "children": []
            },
            {
              "id": "9e360165146f",
              "title": "39.5.15 HRTIM Timerx DMA / Interrupt Enable Register (HRTIM_TIMxDIER)",
              "slug": "39-5-15-hrtim-timerx-dma-interrupt-enable-register-hrtim-timxdier",
              "level": 3,
              "start_page": 1607,
              "end_page": 1609,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.15 HRTIM Timerx DMA / Interrupt Enable Register (HRTIM_TIMxDIER)",
              "file": "10_sections/9e360165146f__39-5-15-hrtim-timerx-dma-interrupt-enable-register-hrtim-timxdier.md",
              "children": []
            },
            {
              "id": "5f34a49da263",
              "title": "39.5.16 HRTIM Timerx Counter Register (HRTIM_CNTxR)",
              "slug": "39-5-16-hrtim-timerx-counter-register-hrtim-cntxr",
              "level": 3,
              "start_page": 1610,
              "end_page": 1610,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.16 HRTIM Timerx Counter Register (HRTIM_CNTxR)",
              "file": "10_sections/5f34a49da263__39-5-16-hrtim-timerx-counter-register-hrtim-cntxr.md",
              "children": []
            },
            {
              "id": "200109f99858",
              "title": "39.5.17 HRTIM Timerx Period Register (HRTIM_PERxR)",
              "slug": "39-5-17-hrtim-timerx-period-register-hrtim-perxr",
              "level": 3,
              "start_page": 1610,
              "end_page": 1610,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.17 HRTIM Timerx Period Register (HRTIM_PERxR)",
              "file": "10_sections/200109f99858__39-5-17-hrtim-timerx-period-register-hrtim-perxr.md",
              "children": []
            },
            {
              "id": "339faee1cddd",
              "title": "39.5.18 HRTIM Timerx Repetition Register (HRTIM_REPxR)",
              "slug": "39-5-18-hrtim-timerx-repetition-register-hrtim-repxr",
              "level": 3,
              "start_page": 1611,
              "end_page": 1611,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.18 HRTIM Timerx Repetition Register (HRTIM_REPxR)",
              "file": "10_sections/339faee1cddd__39-5-18-hrtim-timerx-repetition-register-hrtim-repxr.md",
              "children": []
            },
            {
              "id": "06b909cd3cdb",
              "title": "39.5.19 HRTIM Timerx Compare 1 Register (HRTIM_CMP1xR)",
              "slug": "39-5-19-hrtim-timerx-compare-1-register-hrtim-cmp1xr",
              "level": 3,
              "start_page": 1611,
              "end_page": 1611,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.19 HRTIM Timerx Compare 1 Register (HRTIM_CMP1xR)",
              "file": "10_sections/06b909cd3cdb__39-5-19-hrtim-timerx-compare-1-register-hrtim-cmp1xr.md",
              "children": []
            },
            {
              "id": "819bbb48d4a8",
              "title": "39.5.20 HRTIM Timerx Compare 1 Compound Register (HRTIM_CMP1CxR)",
              "slug": "39-5-20-hrtim-timerx-compare-1-compound-register-hrtim-cmp1cxr",
              "level": 3,
              "start_page": 1612,
              "end_page": 1612,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.20 HRTIM Timerx Compare 1 Compound Register (HRTIM_CMP1CxR)",
              "file": "10_sections/819bbb48d4a8__39-5-20-hrtim-timerx-compare-1-compound-register-hrtim-cmp1cxr.md",
              "children": []
            },
            {
              "id": "3b51af7ce112",
              "title": "39.5.21 HRTIM Timerx Compare 2 Register (HRTIM_CMP2xR)",
              "slug": "39-5-21-hrtim-timerx-compare-2-register-hrtim-cmp2xr",
              "level": 3,
              "start_page": 1612,
              "end_page": 1612,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.21 HRTIM Timerx Compare 2 Register (HRTIM_CMP2xR)",
              "file": "10_sections/3b51af7ce112__39-5-21-hrtim-timerx-compare-2-register-hrtim-cmp2xr.md",
              "children": []
            },
            {
              "id": "83c8ff391167",
              "title": "39.5.22 HRTIM Timerx Compare 3 Register (HRTIM_CMP3xR)",
              "slug": "39-5-22-hrtim-timerx-compare-3-register-hrtim-cmp3xr",
              "level": 3,
              "start_page": 1613,
              "end_page": 1613,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.22 HRTIM Timerx Compare 3 Register (HRTIM_CMP3xR)",
              "file": "10_sections/83c8ff391167__39-5-22-hrtim-timerx-compare-3-register-hrtim-cmp3xr.md",
              "children": []
            },
            {
              "id": "0aabb26277c5",
              "title": "39.5.23 HRTIM Timerx Compare 4 Register (HRTIM_CMP4xR)",
              "slug": "39-5-23-hrtim-timerx-compare-4-register-hrtim-cmp4xr",
              "level": 3,
              "start_page": 1613,
              "end_page": 1613,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.23 HRTIM Timerx Compare 4 Register (HRTIM_CMP4xR)",
              "file": "10_sections/0aabb26277c5__39-5-23-hrtim-timerx-compare-4-register-hrtim-cmp4xr.md",
              "children": []
            },
            {
              "id": "880060dcd022",
              "title": "39.5.24 HRTIM Timerx Capture 1 Register (HRTIM_CPT1xR)",
              "slug": "39-5-24-hrtim-timerx-capture-1-register-hrtim-cpt1xr",
              "level": 3,
              "start_page": 1614,
              "end_page": 1614,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.24 HRTIM Timerx Capture 1 Register (HRTIM_CPT1xR)",
              "file": "10_sections/880060dcd022__39-5-24-hrtim-timerx-capture-1-register-hrtim-cpt1xr.md",
              "children": []
            },
            {
              "id": "3d5a3846d077",
              "title": "39.5.25 HRTIM Timerx Capture 2 Register (HRTIM_CPT2xR)",
              "slug": "39-5-25-hrtim-timerx-capture-2-register-hrtim-cpt2xr",
              "level": 3,
              "start_page": 1614,
              "end_page": 1614,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.25 HRTIM Timerx Capture 2 Register (HRTIM_CPT2xR)",
              "file": "10_sections/3d5a3846d077__39-5-25-hrtim-timerx-capture-2-register-hrtim-cpt2xr.md",
              "children": []
            },
            {
              "id": "2c7126333c4f",
              "title": "39.5.26 HRTIM Timerx Deadtime Register (HRTIM_DTxR)",
              "slug": "39-5-26-hrtim-timerx-deadtime-register-hrtim-dtxr",
              "level": 3,
              "start_page": 1615,
              "end_page": 1616,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.26 HRTIM Timerx Deadtime Register (HRTIM_DTxR)",
              "file": "10_sections/2c7126333c4f__39-5-26-hrtim-timerx-deadtime-register-hrtim-dtxr.md",
              "children": []
            },
            {
              "id": "51b272066353",
              "title": "39.5.27 HRTIM Timerx Output1 Set Register (HRTIM_SETx1R)",
              "slug": "39-5-27-hrtim-timerx-output1-set-register-hrtim-setx1r",
              "level": 3,
              "start_page": 1617,
              "end_page": 1618,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.27 HRTIM Timerx Output1 Set Register (HRTIM_SETx1R)",
              "file": "10_sections/51b272066353__39-5-27-hrtim-timerx-output1-set-register-hrtim-setx1r.md",
              "children": []
            },
            {
              "id": "fe8e34a174da",
              "title": "39.5.28 HRTIM Timerx Output1 Reset Register (HRTIM_RSTx1R)",
              "slug": "39-5-28-hrtim-timerx-output1-reset-register-hrtim-rstx1r",
              "level": 3,
              "start_page": 1619,
              "end_page": 1619,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.28 HRTIM Timerx Output1 Reset Register (HRTIM_RSTx1R)",
              "file": "10_sections/fe8e34a174da__39-5-28-hrtim-timerx-output1-reset-register-hrtim-rstx1r.md",
              "children": []
            },
            {
              "id": "843471848b26",
              "title": "39.5.29 HRTIM Timerx Output2 Set Register (HRTIM_SETx2R)",
              "slug": "39-5-29-hrtim-timerx-output2-set-register-hrtim-setx2r",
              "level": 3,
              "start_page": 1619,
              "end_page": 1619,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.29 HRTIM Timerx Output2 Set Register (HRTIM_SETx2R)",
              "file": "10_sections/843471848b26__39-5-29-hrtim-timerx-output2-set-register-hrtim-setx2r.md",
              "children": []
            },
            {
              "id": "7c83821eca20",
              "title": "39.5.30 HRTIM Timerx Output2 Reset Register (HRTIM_RSTx2R)",
              "slug": "39-5-30-hrtim-timerx-output2-reset-register-hrtim-rstx2r",
              "level": 3,
              "start_page": 1620,
              "end_page": 1620,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.30 HRTIM Timerx Output2 Reset Register (HRTIM_RSTx2R)",
              "file": "10_sections/7c83821eca20__39-5-30-hrtim-timerx-output2-reset-register-hrtim-rstx2r.md",
              "children": []
            },
            {
              "id": "e663b700a5d1",
              "title": "39.5.31 HRTIM Timerx External Event Filtering Register 1 (HRTIM_EEFxR1)",
              "slug": "39-5-31-hrtim-timerx-external-event-filtering-register-1-hrtim-eefxr1",
              "level": 3,
              "start_page": 1621,
              "end_page": 1622,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.31 HRTIM Timerx External Event Filtering Register 1 (HRTIM_EEFxR1)",
              "file": "10_sections/e663b700a5d1__39-5-31-hrtim-timerx-external-event-filtering-register-1-hrtim-eefxr1.md",
              "children": []
            },
            {
              "id": "cc54a267b749",
              "title": "39.5.32 HRTIM Timerx External Event Filtering Register 2 (HRTIM_EEFxR2)",
              "slug": "39-5-32-hrtim-timerx-external-event-filtering-register-2-hrtim-eefxr2",
              "level": 3,
              "start_page": 1623,
              "end_page": 1623,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.32 HRTIM Timerx External Event Filtering Register 2 (HRTIM_EEFxR2)",
              "file": "10_sections/cc54a267b749__39-5-32-hrtim-timerx-external-event-filtering-register-2-hrtim-eefxr2.md",
              "children": []
            },
            {
              "id": "009518d0a47c",
              "title": "39.5.33 HRTIM Timerx Reset Register (HRTIM_RSTxR)",
              "slug": "39-5-33-hrtim-timerx-reset-register-hrtim-rstxr",
              "level": 3,
              "start_page": 1624,
              "end_page": 1626,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.33 HRTIM Timerx Reset Register (HRTIM_RSTxR)",
              "file": "10_sections/009518d0a47c__39-5-33-hrtim-timerx-reset-register-hrtim-rstxr.md",
              "children": []
            },
            {
              "id": "706557d7f0b1",
              "title": "39.5.34 HRTIM Timerx Chopper Register (HRTIM_CHPxR)",
              "slug": "39-5-34-hrtim-timerx-chopper-register-hrtim-chpxr",
              "level": 3,
              "start_page": 1627,
              "end_page": 1628,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.34 HRTIM Timerx Chopper Register (HRTIM_CHPxR)",
              "file": "10_sections/706557d7f0b1__39-5-34-hrtim-timerx-chopper-register-hrtim-chpxr.md",
              "children": []
            },
            {
              "id": "954b57311c07",
              "title": "39.5.35 HRTIM Timerx Capture 1 Control Register (HRTIM_CPT1xCR)",
              "slug": "39-5-35-hrtim-timerx-capture-1-control-register-hrtim-cpt1xcr",
              "level": 3,
              "start_page": 1629,
              "end_page": 1629,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.35 HRTIM Timerx Capture 1 Control Register (HRTIM_CPT1xCR)",
              "file": "10_sections/954b57311c07__39-5-35-hrtim-timerx-capture-1-control-register-hrtim-cpt1xcr.md",
              "children": []
            },
            {
              "id": "964684f73285",
              "title": "39.5.36 HRTIM Timerx Capture 2 Control Register (HRTIM_CPT2xCR)",
              "slug": "39-5-36-hrtim-timerx-capture-2-control-register-hrtim-cpt2xcr",
              "level": 3,
              "start_page": 1630,
              "end_page": 1632,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.36 HRTIM Timerx Capture 2 Control Register (HRTIM_CPT2xCR)",
              "file": "10_sections/964684f73285__39-5-36-hrtim-timerx-capture-2-control-register-hrtim-cpt2xcr.md",
              "children": []
            },
            {
              "id": "9476ec3ae0e7",
              "title": "39.5.37 HRTIM Timerx Output Register (HRTIM_OUTxR)",
              "slug": "39-5-37-hrtim-timerx-output-register-hrtim-outxr",
              "level": 3,
              "start_page": 1633,
              "end_page": 1635,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.37 HRTIM Timerx Output Register (HRTIM_OUTxR)",
              "file": "10_sections/9476ec3ae0e7__39-5-37-hrtim-timerx-output-register-hrtim-outxr.md",
              "children": []
            },
            {
              "id": "1d7a1679c193",
              "title": "39.5.38 HRTIM Timerx Fault Register (HRTIM_FLTxR)",
              "slug": "39-5-38-hrtim-timerx-fault-register-hrtim-fltxr",
              "level": 3,
              "start_page": 1636,
              "end_page": 1636,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.38 HRTIM Timerx Fault Register (HRTIM_FLTxR)",
              "file": "10_sections/1d7a1679c193__39-5-38-hrtim-timerx-fault-register-hrtim-fltxr.md",
              "children": []
            },
            {
              "id": "ba7986b4b8f7",
              "title": "39.5.39 HRTIM Control Register 1 (HRTIM_CR1)",
              "slug": "39-5-39-hrtim-control-register-1-hrtim-cr1",
              "level": 3,
              "start_page": 1637,
              "end_page": 1638,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.39 HRTIM Control Register 1 (HRTIM_CR1)",
              "file": "10_sections/ba7986b4b8f7__39-5-39-hrtim-control-register-1-hrtim-cr1.md",
              "children": []
            },
            {
              "id": "07c975c88e94",
              "title": "39.5.40 HRTIM Control Register 2 (HRTIM_CR2)",
              "slug": "39-5-40-hrtim-control-register-2-hrtim-cr2",
              "level": 3,
              "start_page": 1639,
              "end_page": 1639,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.40 HRTIM Control Register 2 (HRTIM_CR2)",
              "file": "10_sections/07c975c88e94__39-5-40-hrtim-control-register-2-hrtim-cr2.md",
              "children": []
            },
            {
              "id": "48465b81f478",
              "title": "39.5.41 HRTIM Interrupt Status Register (HRTIM_ISR)",
              "slug": "39-5-41-hrtim-interrupt-status-register-hrtim-isr",
              "level": 3,
              "start_page": 1640,
              "end_page": 1640,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.41 HRTIM Interrupt Status Register (HRTIM_ISR)",
              "file": "10_sections/48465b81f478__39-5-41-hrtim-interrupt-status-register-hrtim-isr.md",
              "children": []
            },
            {
              "id": "5f991b700a53",
              "title": "39.5.42 HRTIM Interrupt Clear Register (HRTIM_ICR)",
              "slug": "39-5-42-hrtim-interrupt-clear-register-hrtim-icr",
              "level": 3,
              "start_page": 1641,
              "end_page": 1641,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.42 HRTIM Interrupt Clear Register (HRTIM_ICR)",
              "file": "10_sections/5f991b700a53__39-5-42-hrtim-interrupt-clear-register-hrtim-icr.md",
              "children": []
            },
            {
              "id": "201ceb438e1f",
              "title": "39.5.43 HRTIM Interrupt Enable Register (HRTIM_IER)",
              "slug": "39-5-43-hrtim-interrupt-enable-register-hrtim-ier",
              "level": 3,
              "start_page": 1642,
              "end_page": 1642,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.43 HRTIM Interrupt Enable Register (HRTIM_IER)",
              "file": "10_sections/201ceb438e1f__39-5-43-hrtim-interrupt-enable-register-hrtim-ier.md",
              "children": []
            },
            {
              "id": "2b873983ea45",
              "title": "39.5.44 HRTIM Output Enable Register (HRTIM_OENR)",
              "slug": "39-5-44-hrtim-output-enable-register-hrtim-oenr",
              "level": 3,
              "start_page": 1643,
              "end_page": 1643,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.44 HRTIM Output Enable Register (HRTIM_OENR)",
              "file": "10_sections/2b873983ea45__39-5-44-hrtim-output-enable-register-hrtim-oenr.md",
              "children": []
            },
            {
              "id": "6b422af22a7a",
              "title": "39.5.45 HRTIM Output Disable Register (HRTIM_ODISR)",
              "slug": "39-5-45-hrtim-output-disable-register-hrtim-odisr",
              "level": 3,
              "start_page": 1644,
              "end_page": 1644,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.45 HRTIM Output Disable Register (HRTIM_ODISR)",
              "file": "10_sections/6b422af22a7a__39-5-45-hrtim-output-disable-register-hrtim-odisr.md",
              "children": []
            },
            {
              "id": "5d99f2040d0f",
              "title": "39.5.46 HRTIM Output Disable Status Register (HRTIM_ODSR)",
              "slug": "39-5-46-hrtim-output-disable-status-register-hrtim-odsr",
              "level": 3,
              "start_page": 1645,
              "end_page": 1645,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.46 HRTIM Output Disable Status Register (HRTIM_ODSR)",
              "file": "10_sections/5d99f2040d0f__39-5-46-hrtim-output-disable-status-register-hrtim-odsr.md",
              "children": []
            },
            {
              "id": "c4bde4dd8f73",
              "title": "39.5.47 HRTIM Burst Mode Control Register (HRTIM_BMCR)",
              "slug": "39-5-47-hrtim-burst-mode-control-register-hrtim-bmcr",
              "level": 3,
              "start_page": 1646,
              "end_page": 1647,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.47 HRTIM Burst Mode Control Register (HRTIM_BMCR)",
              "file": "10_sections/c4bde4dd8f73__39-5-47-hrtim-burst-mode-control-register-hrtim-bmcr.md",
              "children": []
            },
            {
              "id": "f7a5b409ddab",
              "title": "39.5.48 HRTIM Burst Mode Trigger Register (HRTIM_BMTRGR)",
              "slug": "39-5-48-hrtim-burst-mode-trigger-register-hrtim-bmtrgr",
              "level": 3,
              "start_page": 1648,
              "end_page": 1649,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.48 HRTIM Burst Mode Trigger Register (HRTIM_BMTRGR)",
              "file": "10_sections/f7a5b409ddab__39-5-48-hrtim-burst-mode-trigger-register-hrtim-bmtrgr.md",
              "children": []
            },
            {
              "id": "b0f7a5da5e85",
              "title": "39.5.49 HRTIM Burst Mode Compare Register (HRTIM_BMCMPR)",
              "slug": "39-5-49-hrtim-burst-mode-compare-register-hrtim-bmcmpr",
              "level": 3,
              "start_page": 1650,
              "end_page": 1650,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.49 HRTIM Burst Mode Compare Register (HRTIM_BMCMPR)",
              "file": "10_sections/b0f7a5da5e85__39-5-49-hrtim-burst-mode-compare-register-hrtim-bmcmpr.md",
              "children": []
            },
            {
              "id": "4a8ca4c0cb62",
              "title": "39.5.50 HRTIM Burst Mode Period Register (HRTIM_BMPER)",
              "slug": "39-5-50-hrtim-burst-mode-period-register-hrtim-bmper",
              "level": 3,
              "start_page": 1650,
              "end_page": 1650,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.50 HRTIM Burst Mode Period Register (HRTIM_BMPER)",
              "file": "10_sections/4a8ca4c0cb62__39-5-50-hrtim-burst-mode-period-register-hrtim-bmper.md",
              "children": []
            },
            {
              "id": "7bfdd8b44117",
              "title": "39.5.51 HRTIM Timer External Event Control Register 1 (HRTIM_EECR1)",
              "slug": "39-5-51-hrtim-timer-external-event-control-register-1-hrtim-eecr1",
              "level": 3,
              "start_page": 1651,
              "end_page": 1652,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.51 HRTIM Timer External Event Control Register 1 (HRTIM_EECR1)",
              "file": "10_sections/7bfdd8b44117__39-5-51-hrtim-timer-external-event-control-register-1-hrtim-eecr1.md",
              "children": []
            },
            {
              "id": "9e25b3a65baf",
              "title": "39.5.52 HRTIM Timer External Event Control Register 2 (HRTIM_EECR2)",
              "slug": "39-5-52-hrtim-timer-external-event-control-register-2-hrtim-eecr2",
              "level": 3,
              "start_page": 1653,
              "end_page": 1653,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.52 HRTIM Timer External Event Control Register 2 (HRTIM_EECR2)",
              "file": "10_sections/9e25b3a65baf__39-5-52-hrtim-timer-external-event-control-register-2-hrtim-eecr2.md",
              "children": []
            },
            {
              "id": "3ae232957925",
              "title": "39.5.53 HRTIM Timer External Event Control Register 3 (HRTIM_EECR3)",
              "slug": "39-5-53-hrtim-timer-external-event-control-register-3-hrtim-eecr3",
              "level": 3,
              "start_page": 1654,
              "end_page": 1654,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.53 HRTIM Timer External Event Control Register 3 (HRTIM_EECR3)",
              "file": "10_sections/3ae232957925__39-5-53-hrtim-timer-external-event-control-register-3-hrtim-eecr3.md",
              "children": []
            },
            {
              "id": "42bb7aee81d2",
              "title": "39.5.54 HRTIM ADC Trigger 1 Register (HRTIM_ADC1R)",
              "slug": "39-5-54-hrtim-adc-trigger-1-register-hrtim-adc1r",
              "level": 3,
              "start_page": 1655,
              "end_page": 1655,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.54 HRTIM ADC Trigger 1 Register (HRTIM_ADC1R)",
              "file": "10_sections/42bb7aee81d2__39-5-54-hrtim-adc-trigger-1-register-hrtim-adc1r.md",
              "children": []
            },
            {
              "id": "4bd36b07cd89",
              "title": "39.5.55 HRTIM ADC Trigger 2 Register (HRTIM_ADC2R)",
              "slug": "39-5-55-hrtim-adc-trigger-2-register-hrtim-adc2r",
              "level": 3,
              "start_page": 1656,
              "end_page": 1656,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.55 HRTIM ADC Trigger 2 Register (HRTIM_ADC2R)",
              "file": "10_sections/4bd36b07cd89__39-5-55-hrtim-adc-trigger-2-register-hrtim-adc2r.md",
              "children": []
            },
            {
              "id": "aa376bb49946",
              "title": "39.5.56 HRTIM ADC Trigger 3 Register (HRTIM_ADC3R)",
              "slug": "39-5-56-hrtim-adc-trigger-3-register-hrtim-adc3r",
              "level": 3,
              "start_page": 1657,
              "end_page": 1658,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.56 HRTIM ADC Trigger 3 Register (HRTIM_ADC3R)",
              "file": "10_sections/aa376bb49946__39-5-56-hrtim-adc-trigger-3-register-hrtim-adc3r.md",
              "children": []
            },
            {
              "id": "91754882ec08",
              "title": "39.5.57 HRTIM ADC Trigger 4 Register (HRTIM_ADC4R)",
              "slug": "39-5-57-hrtim-adc-trigger-4-register-hrtim-adc4r",
              "level": 3,
              "start_page": 1659,
              "end_page": 1660,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.57 HRTIM ADC Trigger 4 Register (HRTIM_ADC4R)",
              "file": "10_sections/91754882ec08__39-5-57-hrtim-adc-trigger-4-register-hrtim-adc4r.md",
              "children": []
            },
            {
              "id": "25b03501edd3",
              "title": "39.5.58 HRTIM Fault Input Register 1 (HRTIM_FLTINR1)",
              "slug": "39-5-58-hrtim-fault-input-register-1-hrtim-fltinr1",
              "level": 3,
              "start_page": 1661,
              "end_page": 1662,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.58 HRTIM Fault Input Register 1 (HRTIM_FLTINR1)",
              "file": "10_sections/25b03501edd3__39-5-58-hrtim-fault-input-register-1-hrtim-fltinr1.md",
              "children": []
            },
            {
              "id": "8e025160a41a",
              "title": "39.5.59 HRTIM Fault Input Register 2 (HRTIM_FLTINR2)",
              "slug": "39-5-59-hrtim-fault-input-register-2-hrtim-fltinr2",
              "level": 3,
              "start_page": 1663,
              "end_page": 1664,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.59 HRTIM Fault Input Register 2 (HRTIM_FLTINR2)",
              "file": "10_sections/8e025160a41a__39-5-59-hrtim-fault-input-register-2-hrtim-fltinr2.md",
              "children": []
            },
            {
              "id": "20ae8c0b3399",
              "title": "39.5.60 HRTIM Burst DMA Master timer update Register (HRTIM_BDMUPR)",
              "slug": "39-5-60-hrtim-burst-dma-master-timer-update-register-hrtim-bdmupr",
              "level": 3,
              "start_page": 1665,
              "end_page": 1665,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.60 HRTIM Burst DMA Master timer update Register (HRTIM_BDMUPR)",
              "file": "10_sections/20ae8c0b3399__39-5-60-hrtim-burst-dma-master-timer-update-register-hrtim-bdmupr.md",
              "children": []
            },
            {
              "id": "70bb41aa3dac",
              "title": "39.5.61 HRTIM Burst DMA Timerx update Register (HRTIM_BDTxUPR)",
              "slug": "39-5-61-hrtim-burst-dma-timerx-update-register-hrtim-bdtxupr",
              "level": 3,
              "start_page": 1666,
              "end_page": 1666,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.61 HRTIM Burst DMA Timerx update Register (HRTIM_BDTxUPR)",
              "file": "10_sections/70bb41aa3dac__39-5-61-hrtim-burst-dma-timerx-update-register-hrtim-bdtxupr.md",
              "children": []
            },
            {
              "id": "e7486f8c7f66",
              "title": "39.5.62 HRTIM Burst DMA Data Register (HRTIM_BDMADR)",
              "slug": "39-5-62-hrtim-burst-dma-data-register-hrtim-bdmadr",
              "level": 3,
              "start_page": 1667,
              "end_page": 1667,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.62 HRTIM Burst DMA Data Register (HRTIM_BDMADR)",
              "file": "10_sections/e7486f8c7f66__39-5-62-hrtim-burst-dma-data-register-hrtim-bdmadr.md",
              "children": []
            },
            {
              "id": "96d2af34e928",
              "title": "39.5.63 HRTIM register map",
              "slug": "39-5-63-hrtim-register-map",
              "level": 3,
              "start_page": 1668,
              "end_page": 1676,
              "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.63 HRTIM register map",
              "file": "10_sections/96d2af34e928__39-5-63-hrtim-register-map.md",
              "children": [
                {
                  "id": "4bc979277cf8",
                  "title": "Table 347. RTIM global register map",
                  "slug": "table-347-rtim-global-register-map",
                  "level": 4,
                  "start_page": 1668,
                  "end_page": 1669,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.63 HRTIM register map > Table 347. RTIM global register map",
                  "file": "10_sections/4bc979277cf8__table-347-rtim-global-register-map.md",
                  "children": []
                },
                {
                  "id": "d14541f6dd96",
                  "title": "Table 348. HRTIM Register map and reset values: Master timer",
                  "slug": "table-348-hrtim-register-map-and-reset-values-master-timer",
                  "level": 4,
                  "start_page": 1668,
                  "end_page": 1669,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.63 HRTIM register map > Table 348. HRTIM Register map and reset values: Master timer",
                  "file": "10_sections/d14541f6dd96__table-348-hrtim-register-map-and-reset-values-master-timer.md",
                  "children": []
                },
                {
                  "id": "2c9f0ba65755",
                  "title": "Table 349. HRTIM Register map and reset values: TIMx (x= A..E)",
                  "slug": "table-349-hrtim-register-map-and-reset-values-timx-x-a-e",
                  "level": 4,
                  "start_page": 1670,
                  "end_page": 1673,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.63 HRTIM register map > Table 349. HRTIM Register map and reset values: TIMx (x= A..E)",
                  "file": "10_sections/2c9f0ba65755__table-349-hrtim-register-map-and-reset-values-timx-x-a-e.md",
                  "children": []
                },
                {
                  "id": "c54b09a6824a",
                  "title": "Table 350. HRTIM Register map and reset values: Common functions",
                  "slug": "table-350-hrtim-register-map-and-reset-values-common-functions",
                  "level": 4,
                  "start_page": 1674,
                  "end_page": 1676,
                  "breadcrumb": "39 High-resolution timer (HRTIM) > 39.5 HRTIM registers > 39.5.63 HRTIM register map > Table 350. HRTIM Register map and reset values: Common functions",
                  "file": "10_sections/c54b09a6824a__table-350-hrtim-register-map-and-reset-values-common-functions.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "3f53f07e85aa",
      "title": "40 Advanced-control timers (TIM1/TIM8)",
      "slug": "40-advanced-control-timers-tim1-tim8",
      "level": 1,
      "start_page": 1677,
      "end_page": 1780,
      "breadcrumb": "40 Advanced-control timers (TIM1/TIM8)",
      "file": "10_sections/3f53f07e85aa__40-advanced-control-timers-tim1-tim8.md",
      "children": [
        {
          "id": "5dd58c138c03",
          "title": "40.1 TIM1/TIM8 introduction",
          "slug": "40-1-tim1-tim8-introduction",
          "level": 2,
          "start_page": 1677,
          "end_page": 1678,
          "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.1 TIM1/TIM8 introduction",
          "file": "10_sections/5dd58c138c03__40-1-tim1-tim8-introduction.md",
          "children": []
        },
        {
          "id": "f6a3e947dc9a",
          "title": "40.2 TIM1/TIM8 main features",
          "slug": "40-2-tim1-tim8-main-features",
          "level": 2,
          "start_page": 1677,
          "end_page": 1678,
          "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.2 TIM1/TIM8 main features",
          "file": "10_sections/f6a3e947dc9a__40-2-tim1-tim8-main-features.md",
          "children": [
            {
              "id": "3687ff76f4ce",
              "title": "Figure 386. Advanced-control timer block diagram",
              "slug": "figure-386-advanced-control-timer-block-diagram",
              "level": 3,
              "start_page": 1678,
              "end_page": 1678,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.2 TIM1/TIM8 main features > Figure 386. Advanced-control timer block diagram",
              "file": "10_sections/3687ff76f4ce__figure-386-advanced-control-timer-block-diagram.md",
              "children": []
            }
          ]
        },
        {
          "id": "d49744a8841d",
          "title": "40.3 TIM1/TIM8 functional description",
          "slug": "40-3-tim1-tim8-functional-description",
          "level": 2,
          "start_page": 1679,
          "end_page": 1735,
          "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description",
          "file": "10_sections/d49744a8841d__40-3-tim1-tim8-functional-description.md",
          "children": [
            {
              "id": "b3c781bfc593",
              "title": "40.3.1 Time-base unit",
              "slug": "40-3-1-time-base-unit",
              "level": 3,
              "start_page": 1679,
              "end_page": 1680,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.1 Time-base unit",
              "file": "10_sections/b3c781bfc593__40-3-1-time-base-unit.md",
              "children": [
                {
                  "id": "ed9b1a5c0b8f",
                  "title": "Figure 387. Counter timing diagram with prescaler division change from 1 to 2",
                  "slug": "figure-387-counter-timing-diagram-with-prescaler-division-change-from-1-to-2",
                  "level": 4,
                  "start_page": 1680,
                  "end_page": 1680,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.1 Time-base unit > Figure 387. Counter timing diagram with prescaler division change from 1 to 2",
                  "file": "10_sections/ed9b1a5c0b8f__figure-387-counter-timing-diagram-with-prescaler-division-change-from-1-to-2.md",
                  "children": []
                },
                {
                  "id": "0f362e489e1c",
                  "title": "Figure 388. Counter timing diagram with prescaler division change from 1 to 4",
                  "slug": "figure-388-counter-timing-diagram-with-prescaler-division-change-from-1-to-4",
                  "level": 4,
                  "start_page": 1680,
                  "end_page": 1680,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.1 Time-base unit > Figure 388. Counter timing diagram with prescaler division change from 1 to 4",
                  "file": "10_sections/0f362e489e1c__figure-388-counter-timing-diagram-with-prescaler-division-change-from-1-to-4.md",
                  "children": []
                }
              ]
            },
            {
              "id": "fb70e8d79089",
              "title": "40.3.2 Counter modes",
              "slug": "40-3-2-counter-modes",
              "level": 3,
              "start_page": 1681,
              "end_page": 1691,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes",
              "file": "10_sections/fb70e8d79089__40-3-2-counter-modes.md",
              "children": [
                {
                  "id": "3b7fea2deef9",
                  "title": "Figure 389. Counter timing diagram, internal clock divided by 1",
                  "slug": "figure-389-counter-timing-diagram-internal-clock-divided-by-1",
                  "level": 4,
                  "start_page": 1682,
                  "end_page": 1682,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 389. Counter timing diagram, internal clock divided by 1",
                  "file": "10_sections/3b7fea2deef9__figure-389-counter-timing-diagram-internal-clock-divided-by-1.md",
                  "children": []
                },
                {
                  "id": "155232eac001",
                  "title": "Figure 390. Counter timing diagram, internal clock divided by 2",
                  "slug": "figure-390-counter-timing-diagram-internal-clock-divided-by-2",
                  "level": 4,
                  "start_page": 1682,
                  "end_page": 1682,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 390. Counter timing diagram, internal clock divided by 2",
                  "file": "10_sections/155232eac001__figure-390-counter-timing-diagram-internal-clock-divided-by-2.md",
                  "children": []
                },
                {
                  "id": "81f744e81cbe",
                  "title": "Figure 391. Counter timing diagram, internal clock divided by 4",
                  "slug": "figure-391-counter-timing-diagram-internal-clock-divided-by-4",
                  "level": 4,
                  "start_page": 1683,
                  "end_page": 1683,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 391. Counter timing diagram, internal clock divided by 4",
                  "file": "10_sections/81f744e81cbe__figure-391-counter-timing-diagram-internal-clock-divided-by-4.md",
                  "children": []
                },
                {
                  "id": "4bdd7d02cac4",
                  "title": "Figure 392. Counter timing diagram, internal clock divided by N",
                  "slug": "figure-392-counter-timing-diagram-internal-clock-divided-by-n",
                  "level": 4,
                  "start_page": 1683,
                  "end_page": 1683,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 392. Counter timing diagram, internal clock divided by N",
                  "file": "10_sections/4bdd7d02cac4__figure-392-counter-timing-diagram-internal-clock-divided-by-n.md",
                  "children": []
                },
                {
                  "id": "2c38b1c49b0e",
                  "title": "Figure 393. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)",
                  "slug": "figure-393-counter-timing-diagram-update-event-when-arpe-0-timx-arr-not-preloaded",
                  "level": 4,
                  "start_page": 1684,
                  "end_page": 1685,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 393. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)",
                  "file": "10_sections/2c38b1c49b0e__figure-393-counter-timing-diagram-update-event-when-arpe-0-timx-arr-not-preloaded.md",
                  "children": []
                },
                {
                  "id": "bb233b518c74",
                  "title": "Figure 394. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)",
                  "slug": "figure-394-counter-timing-diagram-update-event-when-arpe-1-timx-arr-preloaded",
                  "level": 4,
                  "start_page": 1684,
                  "end_page": 1685,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 394. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)",
                  "file": "10_sections/bb233b518c74__figure-394-counter-timing-diagram-update-event-when-arpe-1-timx-arr-preloaded.md",
                  "children": []
                },
                {
                  "id": "07ef30fa9d5e",
                  "title": "Figure 395. Counter timing diagram, internal clock divided by 1",
                  "slug": "figure-395-counter-timing-diagram-internal-clock-divided-by-1",
                  "level": 4,
                  "start_page": 1686,
                  "end_page": 1686,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 395. Counter timing diagram, internal clock divided by 1",
                  "file": "10_sections/07ef30fa9d5e__figure-395-counter-timing-diagram-internal-clock-divided-by-1.md",
                  "children": []
                },
                {
                  "id": "11881bad4cb6",
                  "title": "Figure 396. Counter timing diagram, internal clock divided by 2",
                  "slug": "figure-396-counter-timing-diagram-internal-clock-divided-by-2",
                  "level": 4,
                  "start_page": 1686,
                  "end_page": 1686,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 396. Counter timing diagram, internal clock divided by 2",
                  "file": "10_sections/11881bad4cb6__figure-396-counter-timing-diagram-internal-clock-divided-by-2.md",
                  "children": []
                },
                {
                  "id": "89705efec85f",
                  "title": "Figure 397. Counter timing diagram, internal clock divided by 4",
                  "slug": "figure-397-counter-timing-diagram-internal-clock-divided-by-4",
                  "level": 4,
                  "start_page": 1687,
                  "end_page": 1687,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 397. Counter timing diagram, internal clock divided by 4",
                  "file": "10_sections/89705efec85f__figure-397-counter-timing-diagram-internal-clock-divided-by-4.md",
                  "children": []
                },
                {
                  "id": "96d3cf85897d",
                  "title": "Figure 398. Counter timing diagram, internal clock divided by N",
                  "slug": "figure-398-counter-timing-diagram-internal-clock-divided-by-n",
                  "level": 4,
                  "start_page": 1687,
                  "end_page": 1687,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 398. Counter timing diagram, internal clock divided by N",
                  "file": "10_sections/96d3cf85897d__figure-398-counter-timing-diagram-internal-clock-divided-by-n.md",
                  "children": []
                },
                {
                  "id": "b6616a340e8d",
                  "title": "Figure 399. Counter timing diagram, update event when repetition counter is not used",
                  "slug": "figure-399-counter-timing-diagram-update-event-when-repetition-counter-is-not-used",
                  "level": 4,
                  "start_page": 1688,
                  "end_page": 1688,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 399. Counter timing diagram, update event when repetition counter is not used",
                  "file": "10_sections/b6616a340e8d__figure-399-counter-timing-diagram-update-event-when-repetition-counter-is-not-used.md",
                  "children": []
                },
                {
                  "id": "0bac01863a35",
                  "title": "Figure 400. Counter timing diagram, internal clock divided by 1, TIMx_ARR = 0x6",
                  "slug": "figure-400-counter-timing-diagram-internal-clock-divided-by-1-timx-arr-0x6",
                  "level": 4,
                  "start_page": 1689,
                  "end_page": 1689,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 400. Counter timing diagram, internal clock divided by 1, TIMx_ARR = 0x6",
                  "file": "10_sections/0bac01863a35__figure-400-counter-timing-diagram-internal-clock-divided-by-1-timx-arr-0x6.md",
                  "children": []
                },
                {
                  "id": "b1cfe4b5f3f4",
                  "title": "Figure 401. Counter timing diagram, internal clock divided by 2",
                  "slug": "figure-401-counter-timing-diagram-internal-clock-divided-by-2",
                  "level": 4,
                  "start_page": 1690,
                  "end_page": 1690,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 401. Counter timing diagram, internal clock divided by 2",
                  "file": "10_sections/b1cfe4b5f3f4__figure-401-counter-timing-diagram-internal-clock-divided-by-2.md",
                  "children": []
                },
                {
                  "id": "772923379e64",
                  "title": "Figure 402. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36",
                  "slug": "figure-402-counter-timing-diagram-internal-clock-divided-by-4-timx-arr-0x36",
                  "level": 4,
                  "start_page": 1690,
                  "end_page": 1690,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 402. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36",
                  "file": "10_sections/772923379e64__figure-402-counter-timing-diagram-internal-clock-divided-by-4-timx-arr-0x36.md",
                  "children": []
                },
                {
                  "id": "7255628682f9",
                  "title": "Figure 403. Counter timing diagram, internal clock divided by N",
                  "slug": "figure-403-counter-timing-diagram-internal-clock-divided-by-n",
                  "level": 4,
                  "start_page": 1691,
                  "end_page": 1691,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 403. Counter timing diagram, internal clock divided by N",
                  "file": "10_sections/7255628682f9__figure-403-counter-timing-diagram-internal-clock-divided-by-n.md",
                  "children": []
                },
                {
                  "id": "afedbde3d0a9",
                  "title": "Figure 404. Counter timing diagram, update event with ARPE=1 (counter underflow)",
                  "slug": "figure-404-counter-timing-diagram-update-event-with-arpe-1-counter-underflow",
                  "level": 4,
                  "start_page": 1691,
                  "end_page": 1691,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 404. Counter timing diagram, update event with ARPE=1 (counter underflow)",
                  "file": "10_sections/afedbde3d0a9__figure-404-counter-timing-diagram-update-event-with-arpe-1-counter-underflow.md",
                  "children": []
                },
                {
                  "id": "94452735c1d8",
                  "title": "Figure 405. Counter timing diagram, Update event with ARPE=1 (counter overflow)",
                  "slug": "figure-405-counter-timing-diagram-update-event-with-arpe-1-counter-overflow",
                  "level": 4,
                  "start_page": 1692,
                  "end_page": 1692,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.2 Counter modes > Figure 405. Counter timing diagram, Update event with ARPE=1 (counter overflow)",
                  "file": "10_sections/94452735c1d8__figure-405-counter-timing-diagram-update-event-with-arpe-1-counter-overflow.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7a9d10b27665",
              "title": "40.3.3 Repetition counter",
              "slug": "40-3-3-repetition-counter",
              "level": 3,
              "start_page": 1692,
              "end_page": 1693,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.3 Repetition counter",
              "file": "10_sections/7a9d10b27665__40-3-3-repetition-counter.md",
              "children": [
                {
                  "id": "e8e993025a0f",
                  "title": "Figure 406. Update rate examples depending on mode and TIMx_RCR register settings",
                  "slug": "figure-406-update-rate-examples-depending-on-mode-and-timx-rcr-register-settings",
                  "level": 4,
                  "start_page": 1693,
                  "end_page": 1693,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.3 Repetition counter > Figure 406. Update rate examples depending on mode and TIMx_RCR register settings",
                  "file": "10_sections/e8e993025a0f__figure-406-update-rate-examples-depending-on-mode-and-timx-rcr-register-settings.md",
                  "children": []
                }
              ]
            },
            {
              "id": "e9c2d34a5c5c",
              "title": "40.3.4 External trigger input",
              "slug": "40-3-4-external-trigger-input",
              "level": 3,
              "start_page": 1694,
              "end_page": 1694,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.4 External trigger input",
              "file": "10_sections/e9c2d34a5c5c__40-3-4-external-trigger-input.md",
              "children": [
                {
                  "id": "45e062837610",
                  "title": "Figure 407. External trigger input block",
                  "slug": "figure-407-external-trigger-input-block",
                  "level": 4,
                  "start_page": 1694,
                  "end_page": 1694,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.4 External trigger input > Figure 407. External trigger input block",
                  "file": "10_sections/45e062837610__figure-407-external-trigger-input-block.md",
                  "children": []
                },
                {
                  "id": "a6d98ce851da",
                  "title": "Figure 408. TIM1/TIM8 ETR input circuitry",
                  "slug": "figure-408-tim1-tim8-etr-input-circuitry",
                  "level": 4,
                  "start_page": 1694,
                  "end_page": 1694,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.4 External trigger input > Figure 408. TIM1/TIM8 ETR input circuitry",
                  "file": "10_sections/a6d98ce851da__figure-408-tim1-tim8-etr-input-circuitry.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b3b4e58716b9",
              "title": "40.3.5 Clock selection",
              "slug": "40-3-5-clock-selection",
              "level": 3,
              "start_page": 1695,
              "end_page": 1698,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.5 Clock selection",
              "file": "10_sections/b3b4e58716b9__40-3-5-clock-selection.md",
              "children": [
                {
                  "id": "f687a79dce8f",
                  "title": "Figure 409. Control circuit in normal mode, internal clock divided by 1",
                  "slug": "figure-409-control-circuit-in-normal-mode-internal-clock-divided-by-1",
                  "level": 4,
                  "start_page": 1695,
                  "end_page": 1695,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.5 Clock selection > Figure 409. Control circuit in normal mode, internal clock divided by 1",
                  "file": "10_sections/f687a79dce8f__figure-409-control-circuit-in-normal-mode-internal-clock-divided-by-1.md",
                  "children": []
                },
                {
                  "id": "c3f005bb6e72",
                  "title": "Figure 410. TI2 external clock connection example",
                  "slug": "figure-410-ti2-external-clock-connection-example",
                  "level": 4,
                  "start_page": 1696,
                  "end_page": 1696,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.5 Clock selection > Figure 410. TI2 external clock connection example",
                  "file": "10_sections/c3f005bb6e72__figure-410-ti2-external-clock-connection-example.md",
                  "children": []
                },
                {
                  "id": "ef8526a5877c",
                  "title": "Figure 411. Control circuit in external clock mode 1",
                  "slug": "figure-411-control-circuit-in-external-clock-mode-1",
                  "level": 4,
                  "start_page": 1697,
                  "end_page": 1697,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.5 Clock selection > Figure 411. Control circuit in external clock mode 1",
                  "file": "10_sections/ef8526a5877c__figure-411-control-circuit-in-external-clock-mode-1.md",
                  "children": []
                },
                {
                  "id": "68591682c43d",
                  "title": "Figure 412. External trigger input block",
                  "slug": "figure-412-external-trigger-input-block",
                  "level": 4,
                  "start_page": 1697,
                  "end_page": 1697,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.5 Clock selection > Figure 412. External trigger input block",
                  "file": "10_sections/68591682c43d__figure-412-external-trigger-input-block.md",
                  "children": []
                },
                {
                  "id": "531ad16bd61d",
                  "title": "Figure 413. Control circuit in external clock mode 2",
                  "slug": "figure-413-control-circuit-in-external-clock-mode-2",
                  "level": 4,
                  "start_page": 1698,
                  "end_page": 1698,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.5 Clock selection > Figure 413. Control circuit in external clock mode 2",
                  "file": "10_sections/531ad16bd61d__figure-413-control-circuit-in-external-clock-mode-2.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ccb62a90cc17",
              "title": "40.3.6 Capture/compare channels",
              "slug": "40-3-6-capture-compare-channels",
              "level": 3,
              "start_page": 1699,
              "end_page": 1700,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.6 Capture/compare channels",
              "file": "10_sections/ccb62a90cc17__40-3-6-capture-compare-channels.md",
              "children": [
                {
                  "id": "3f444886acb8",
                  "title": "Figure 414. Capture/compare channel (example: channel 1 input stage)",
                  "slug": "figure-414-capture-compare-channel-example-channel-1-input-stage",
                  "level": 4,
                  "start_page": 1699,
                  "end_page": 1699,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.6 Capture/compare channels > Figure 414. Capture/compare channel (example: channel 1 input stage)",
                  "file": "10_sections/3f444886acb8__figure-414-capture-compare-channel-example-channel-1-input-stage.md",
                  "children": []
                },
                {
                  "id": "c07d4d7341ea",
                  "title": "Figure 415. Capture/compare channel 1 main circuit",
                  "slug": "figure-415-capture-compare-channel-1-main-circuit",
                  "level": 4,
                  "start_page": 1699,
                  "end_page": 1699,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.6 Capture/compare channels > Figure 415. Capture/compare channel 1 main circuit",
                  "file": "10_sections/c07d4d7341ea__figure-415-capture-compare-channel-1-main-circuit.md",
                  "children": []
                },
                {
                  "id": "fe51a9c2d275",
                  "title": "Figure 416. Output stage of capture/compare channel (channel 1, idem ch. 2 and 3)",
                  "slug": "figure-416-output-stage-of-capture-compare-channel-channel-1-idem-ch-2-and-3",
                  "level": 4,
                  "start_page": 1700,
                  "end_page": 1700,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.6 Capture/compare channels > Figure 416. Output stage of capture/compare channel (channel 1, idem ch. 2 and 3)",
                  "file": "10_sections/fe51a9c2d275__figure-416-output-stage-of-capture-compare-channel-channel-1-idem-ch-2-and-3.md",
                  "children": []
                },
                {
                  "id": "feff5746da77",
                  "title": "Figure 417. Output stage of capture/compare channel (channel 4)",
                  "slug": "figure-417-output-stage-of-capture-compare-channel-channel-4",
                  "level": 4,
                  "start_page": 1700,
                  "end_page": 1700,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.6 Capture/compare channels > Figure 417. Output stage of capture/compare channel (channel 4)",
                  "file": "10_sections/feff5746da77__figure-417-output-stage-of-capture-compare-channel-channel-4.md",
                  "children": []
                },
                {
                  "id": "b8797de1d187",
                  "title": "Figure 418. Output stage of capture/compare channel (channel 5, idem ch. 6)",
                  "slug": "figure-418-output-stage-of-capture-compare-channel-channel-5-idem-ch-6",
                  "level": 4,
                  "start_page": 1701,
                  "end_page": 1701,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.6 Capture/compare channels > Figure 418. Output stage of capture/compare channel (channel 5, idem ch. 6)",
                  "file": "10_sections/b8797de1d187__figure-418-output-stage-of-capture-compare-channel-channel-5-idem-ch-6.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2e380ad45de7",
              "title": "40.3.7 Input capture mode",
              "slug": "40-3-7-input-capture-mode",
              "level": 3,
              "start_page": 1701,
              "end_page": 1701,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.7 Input capture mode",
              "file": "10_sections/2e380ad45de7__40-3-7-input-capture-mode.md",
              "children": []
            },
            {
              "id": "ee1c4bde31f1",
              "title": "40.3.8 PWM input mode",
              "slug": "40-3-8-pwm-input-mode",
              "level": 3,
              "start_page": 1702,
              "end_page": 1702,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.8 PWM input mode",
              "file": "10_sections/ee1c4bde31f1__40-3-8-pwm-input-mode.md",
              "children": [
                {
                  "id": "cec60640b41c",
                  "title": "Figure 419. PWM input mode timing",
                  "slug": "figure-419-pwm-input-mode-timing",
                  "level": 4,
                  "start_page": 1703,
                  "end_page": 1703,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.8 PWM input mode > Figure 419. PWM input mode timing",
                  "file": "10_sections/cec60640b41c__figure-419-pwm-input-mode-timing.md",
                  "children": []
                }
              ]
            },
            {
              "id": "32eb6f87180f",
              "title": "40.3.9 Forced output mode",
              "slug": "40-3-9-forced-output-mode",
              "level": 3,
              "start_page": 1703,
              "end_page": 1703,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.9 Forced output mode",
              "file": "10_sections/32eb6f87180f__40-3-9-forced-output-mode.md",
              "children": []
            },
            {
              "id": "93a83912e9f3",
              "title": "40.3.10 Output compare mode",
              "slug": "40-3-10-output-compare-mode",
              "level": 3,
              "start_page": 1704,
              "end_page": 1704,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.10 Output compare mode",
              "file": "10_sections/93a83912e9f3__40-3-10-output-compare-mode.md",
              "children": [
                {
                  "id": "5b3151015fe8",
                  "title": "Figure 420. Output compare mode, toggle on OC1",
                  "slug": "figure-420-output-compare-mode-toggle-on-oc1",
                  "level": 4,
                  "start_page": 1705,
                  "end_page": 1705,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.10 Output compare mode > Figure 420. Output compare mode, toggle on OC1",
                  "file": "10_sections/5b3151015fe8__figure-420-output-compare-mode-toggle-on-oc1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4a8126ff4247",
              "title": "40.3.11 PWM mode",
              "slug": "40-3-11-pwm-mode",
              "level": 3,
              "start_page": 1705,
              "end_page": 1707,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.11 PWM mode",
              "file": "10_sections/4a8126ff4247__40-3-11-pwm-mode.md",
              "children": [
                {
                  "id": "8715f1313d21",
                  "title": "Figure 421. Edge-aligned PWM waveforms (ARR=8)",
                  "slug": "figure-421-edge-aligned-pwm-waveforms-arr-8",
                  "level": 4,
                  "start_page": 1706,
                  "end_page": 1706,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.11 PWM mode > Figure 421. Edge-aligned PWM waveforms (ARR=8)",
                  "file": "10_sections/8715f1313d21__figure-421-edge-aligned-pwm-waveforms-arr-8.md",
                  "children": []
                },
                {
                  "id": "578e01af54d0",
                  "title": "Figure 422. Center-aligned PWM waveforms (ARR=8)",
                  "slug": "figure-422-center-aligned-pwm-waveforms-arr-8",
                  "level": 4,
                  "start_page": 1707,
                  "end_page": 1707,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.11 PWM mode > Figure 422. Center-aligned PWM waveforms (ARR=8)",
                  "file": "10_sections/578e01af54d0__figure-422-center-aligned-pwm-waveforms-arr-8.md",
                  "children": []
                }
              ]
            },
            {
              "id": "cbf9ccc9ac70",
              "title": "40.3.12 Asymmetric PWM mode",
              "slug": "40-3-12-asymmetric-pwm-mode",
              "level": 3,
              "start_page": 1708,
              "end_page": 1708,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.12 Asymmetric PWM mode",
              "file": "10_sections/cbf9ccc9ac70__40-3-12-asymmetric-pwm-mode.md",
              "children": [
                {
                  "id": "fb6c6d108c3a",
                  "title": "Figure 423. Generation of 2 phase-shifted PWM signals with 50% duty cycle",
                  "slug": "figure-423-generation-of-2-phase-shifted-pwm-signals-with-50-duty-cycle",
                  "level": 4,
                  "start_page": 1709,
                  "end_page": 1709,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.12 Asymmetric PWM mode > Figure 423. Generation of 2 phase-shifted PWM signals with 50% duty cycle",
                  "file": "10_sections/fb6c6d108c3a__figure-423-generation-of-2-phase-shifted-pwm-signals-with-50-duty-cycle.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2cbfe8a57f88",
              "title": "40.3.13 Combined PWM mode",
              "slug": "40-3-13-combined-pwm-mode",
              "level": 3,
              "start_page": 1709,
              "end_page": 1709,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.13 Combined PWM mode",
              "file": "10_sections/2cbfe8a57f88__40-3-13-combined-pwm-mode.md",
              "children": [
                {
                  "id": "54d10f69f18e",
                  "title": "Figure 424. Combined PWM mode on channel 1 and 3",
                  "slug": "figure-424-combined-pwm-mode-on-channel-1-and-3",
                  "level": 4,
                  "start_page": 1710,
                  "end_page": 1710,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.13 Combined PWM mode > Figure 424. Combined PWM mode on channel 1 and 3",
                  "file": "10_sections/54d10f69f18e__figure-424-combined-pwm-mode-on-channel-1-and-3.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b05c8c5a058a",
              "title": "40.3.14 Combined 3-phase PWM mode",
              "slug": "40-3-14-combined-3-phase-pwm-mode",
              "level": 3,
              "start_page": 1710,
              "end_page": 1710,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.14 Combined 3-phase PWM mode",
              "file": "10_sections/b05c8c5a058a__40-3-14-combined-3-phase-pwm-mode.md",
              "children": [
                {
                  "id": "ce548f897a15",
                  "title": "Figure 425. 3-phase combined PWM signals with multiple trigger pulses per period",
                  "slug": "figure-425-3-phase-combined-pwm-signals-with-multiple-trigger-pulses-per-period",
                  "level": 4,
                  "start_page": 1711,
                  "end_page": 1711,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.14 Combined 3-phase PWM mode > Figure 425. 3-phase combined PWM signals with multiple trigger pulses per period",
                  "file": "10_sections/ce548f897a15__figure-425-3-phase-combined-pwm-signals-with-multiple-trigger-pulses-per-period.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d56a45c3a2bc",
              "title": "40.3.15 Complementary outputs and dead-time insertion",
              "slug": "40-3-15-complementary-outputs-and-dead-time-insertion",
              "level": 3,
              "start_page": 1711,
              "end_page": 1712,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.15 Complementary outputs and dead-time insertion",
              "file": "10_sections/d56a45c3a2bc__40-3-15-complementary-outputs-and-dead-time-insertion.md",
              "children": [
                {
                  "id": "b3ddf23866e1",
                  "title": "Figure 426. Complementary output with dead-time insertion",
                  "slug": "figure-426-complementary-output-with-dead-time-insertion",
                  "level": 4,
                  "start_page": 1712,
                  "end_page": 1712,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.15 Complementary outputs and dead-time insertion > Figure 426. Complementary output with dead-time insertion",
                  "file": "10_sections/b3ddf23866e1__figure-426-complementary-output-with-dead-time-insertion.md",
                  "children": []
                },
                {
                  "id": "6453c4b370d2",
                  "title": "Figure 427. Dead-time waveforms with delay greater than the negative pulse",
                  "slug": "figure-427-dead-time-waveforms-with-delay-greater-than-the-negative-pulse",
                  "level": 4,
                  "start_page": 1712,
                  "end_page": 1712,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.15 Complementary outputs and dead-time insertion > Figure 427. Dead-time waveforms with delay greater than the negative pulse",
                  "file": "10_sections/6453c4b370d2__figure-427-dead-time-waveforms-with-delay-greater-than-the-negative-pulse.md",
                  "children": []
                },
                {
                  "id": "41105134246f",
                  "title": "Figure 428. Dead-time waveforms with delay greater than the positive pulse",
                  "slug": "figure-428-dead-time-waveforms-with-delay-greater-than-the-positive-pulse",
                  "level": 4,
                  "start_page": 1713,
                  "end_page": 1714,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.15 Complementary outputs and dead-time insertion > Figure 428. Dead-time waveforms with delay greater than the positive pulse",
                  "file": "10_sections/41105134246f__figure-428-dead-time-waveforms-with-delay-greater-than-the-positive-pulse.md",
                  "children": []
                }
              ]
            },
            {
              "id": "95fc34bed71e",
              "title": "40.3.16 Using the break function",
              "slug": "40-3-16-using-the-break-function",
              "level": 3,
              "start_page": 1713,
              "end_page": 1718,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.16 Using the break function",
              "file": "10_sections/95fc34bed71e__40-3-16-using-the-break-function.md",
              "children": [
                {
                  "id": "b0a03cabfb7b",
                  "title": "Figure 429. Break and Break2 circuitry overview",
                  "slug": "figure-429-break-and-break2-circuitry-overview",
                  "level": 4,
                  "start_page": 1715,
                  "end_page": 1716,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.16 Using the break function > Figure 429. Break and Break2 circuitry overview",
                  "file": "10_sections/b0a03cabfb7b__figure-429-break-and-break2-circuitry-overview.md",
                  "children": []
                },
                {
                  "id": "a543d6099bab",
                  "title": "Figure 430. Various output behavior in response to a break event on BRK (OSSI = 1)",
                  "slug": "figure-430-various-output-behavior-in-response-to-a-break-event-on-brk-ossi-1",
                  "level": 4,
                  "start_page": 1717,
                  "end_page": 1717,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.16 Using the break function > Figure 430. Various output behavior in response to a break event on BRK (OSSI = 1)",
                  "file": "10_sections/a543d6099bab__figure-430-various-output-behavior-in-response-to-a-break-event-on-brk-ossi-1.md",
                  "children": []
                },
                {
                  "id": "47d4f4d81278",
                  "title": "Table 351. Behavior of timer outputs versus BRK/BRK2 inputs",
                  "slug": "table-351-behavior-of-timer-outputs-versus-brk-brk2-inputs",
                  "level": 4,
                  "start_page": 1718,
                  "end_page": 1718,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.16 Using the break function > Table 351. Behavior of timer outputs versus BRK/BRK2 inputs",
                  "file": "10_sections/47d4f4d81278__table-351-behavior-of-timer-outputs-versus-brk-brk2-inputs.md",
                  "children": []
                },
                {
                  "id": "c6d349df9985",
                  "title": "Figure 431. PWM output state following BRK and BRK2 pins assertion (OSSI=1)",
                  "slug": "figure-431-pwm-output-state-following-brk-and-brk2-pins-assertion-ossi-1",
                  "level": 4,
                  "start_page": 1718,
                  "end_page": 1718,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.16 Using the break function > Figure 431. PWM output state following BRK and BRK2 pins assertion (OSSI=1)",
                  "file": "10_sections/c6d349df9985__figure-431-pwm-output-state-following-brk-and-brk2-pins-assertion-ossi-1.md",
                  "children": []
                },
                {
                  "id": "540fc7f2e2c6",
                  "title": "Figure 432. PWM output state following BRK assertion (OSSI=0)",
                  "slug": "figure-432-pwm-output-state-following-brk-assertion-ossi-0",
                  "level": 4,
                  "start_page": 1719,
                  "end_page": 1719,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.16 Using the break function > Figure 432. PWM output state following BRK assertion (OSSI=0)",
                  "file": "10_sections/540fc7f2e2c6__figure-432-pwm-output-state-following-brk-assertion-ossi-0.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f521ca437f65",
              "title": "40.3.17 Bidirectional break inputs",
              "slug": "40-3-17-bidirectional-break-inputs",
              "level": 3,
              "start_page": 1719,
              "end_page": 1720,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.17 Bidirectional break inputs",
              "file": "10_sections/f521ca437f65__40-3-17-bidirectional-break-inputs.md",
              "children": [
                {
                  "id": "9023060ab41c",
                  "title": "Figure 433. Output redirection",
                  "slug": "figure-433-output-redirection",
                  "level": 4,
                  "start_page": 1719,
                  "end_page": 1719,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.17 Bidirectional break inputs > Figure 433. Output redirection",
                  "file": "10_sections/9023060ab41c__figure-433-output-redirection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d767ea840f70",
              "title": "40.3.18 Clearing the OCxREF signal on an external event",
              "slug": "40-3-18-clearing-the-ocxref-signal-on-an-external-event",
              "level": 3,
              "start_page": 1719,
              "end_page": 1720,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.18 Clearing the OCxREF signal on an external event",
              "file": "10_sections/d767ea840f70__40-3-18-clearing-the-ocxref-signal-on-an-external-event.md",
              "children": [
                {
                  "id": "1b361d4ca5a8",
                  "title": "Figure 434. Clearing TIMx OCxREF",
                  "slug": "figure-434-clearing-timx-ocxref",
                  "level": 4,
                  "start_page": 1720,
                  "end_page": 1720,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.18 Clearing the OCxREF signal on an external event > Figure 434. Clearing TIMx OCxREF",
                  "file": "10_sections/1b361d4ca5a8__figure-434-clearing-timx-ocxref.md",
                  "children": []
                }
              ]
            },
            {
              "id": "eb863aaf4ab6",
              "title": "40.3.19 6-step PWM generation",
              "slug": "40-3-19-6-step-pwm-generation",
              "level": 3,
              "start_page": 1721,
              "end_page": 1721,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.19 6-step PWM generation",
              "file": "10_sections/eb863aaf4ab6__40-3-19-6-step-pwm-generation.md",
              "children": [
                {
                  "id": "bffcce411137",
                  "title": "Figure 435. 6-step generation, COM example (OSSR=1)",
                  "slug": "figure-435-6-step-generation-com-example-ossr-1",
                  "level": 4,
                  "start_page": 1721,
                  "end_page": 1721,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.19 6-step PWM generation > Figure 435. 6-step generation, COM example (OSSR=1)",
                  "file": "10_sections/bffcce411137__figure-435-6-step-generation-com-example-ossr-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4a3fc97b1b88",
              "title": "40.3.20 One-pulse mode",
              "slug": "40-3-20-one-pulse-mode",
              "level": 3,
              "start_page": 1722,
              "end_page": 1722,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.20 One-pulse mode",
              "file": "10_sections/4a3fc97b1b88__40-3-20-one-pulse-mode.md",
              "children": [
                {
                  "id": "934ca5ca02ba",
                  "title": "Figure 436. Example of one pulse mode.",
                  "slug": "figure-436-example-of-one-pulse-mode",
                  "level": 4,
                  "start_page": 1722,
                  "end_page": 1722,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.20 One-pulse mode > Figure 436. Example of one pulse mode.",
                  "file": "10_sections/934ca5ca02ba__figure-436-example-of-one-pulse-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "9d14750ee5e4",
              "title": "40.3.21 Retriggerable one pulse mode",
              "slug": "40-3-21-retriggerable-one-pulse-mode",
              "level": 3,
              "start_page": 1723,
              "end_page": 1723,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.21 Retriggerable one pulse mode",
              "file": "10_sections/9d14750ee5e4__40-3-21-retriggerable-one-pulse-mode.md",
              "children": [
                {
                  "id": "8f91a5aa03c9",
                  "title": "Figure 437. Retriggerable one pulse mode",
                  "slug": "figure-437-retriggerable-one-pulse-mode",
                  "level": 4,
                  "start_page": 1724,
                  "end_page": 1724,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.21 Retriggerable one pulse mode > Figure 437. Retriggerable one pulse mode",
                  "file": "10_sections/8f91a5aa03c9__figure-437-retriggerable-one-pulse-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "13ab24cc04d1",
              "title": "40.3.22 Encoder interface mode",
              "slug": "40-3-22-encoder-interface-mode",
              "level": 3,
              "start_page": 1724,
              "end_page": 1725,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.22 Encoder interface mode",
              "file": "10_sections/13ab24cc04d1__40-3-22-encoder-interface-mode.md",
              "children": [
                {
                  "id": "86860f64d336",
                  "title": "Table 352. Counting direction versus encoder signals",
                  "slug": "table-352-counting-direction-versus-encoder-signals",
                  "level": 4,
                  "start_page": 1725,
                  "end_page": 1725,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.22 Encoder interface mode > Table 352. Counting direction versus encoder signals",
                  "file": "10_sections/86860f64d336__table-352-counting-direction-versus-encoder-signals.md",
                  "children": []
                },
                {
                  "id": "23a4d2d0621f",
                  "title": "Figure 438. Example of counter operation in encoder interface mode.",
                  "slug": "figure-438-example-of-counter-operation-in-encoder-interface-mode",
                  "level": 4,
                  "start_page": 1725,
                  "end_page": 1725,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.22 Encoder interface mode > Figure 438. Example of counter operation in encoder interface mode.",
                  "file": "10_sections/23a4d2d0621f__figure-438-example-of-counter-operation-in-encoder-interface-mode.md",
                  "children": []
                },
                {
                  "id": "bfcc7ca44dd8",
                  "title": "Figure 439. Example of encoder interface mode with TI1FP1 polarity inverted.",
                  "slug": "figure-439-example-of-encoder-interface-mode-with-ti1fp1-polarity-inverted",
                  "level": 4,
                  "start_page": 1726,
                  "end_page": 1726,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.22 Encoder interface mode > Figure 439. Example of encoder interface mode with TI1FP1 polarity inverted.",
                  "file": "10_sections/bfcc7ca44dd8__figure-439-example-of-encoder-interface-mode-with-ti1fp1-polarity-inverted.md",
                  "children": []
                }
              ]
            },
            {
              "id": "43e3cccc06bb",
              "title": "40.3.23 UIF bit remapping",
              "slug": "40-3-23-uif-bit-remapping",
              "level": 3,
              "start_page": 1726,
              "end_page": 1726,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.23 UIF bit remapping",
              "file": "10_sections/43e3cccc06bb__40-3-23-uif-bit-remapping.md",
              "children": []
            },
            {
              "id": "1c7763e66a0a",
              "title": "40.3.24 Timer input XOR function",
              "slug": "40-3-24-timer-input-xor-function",
              "level": 3,
              "start_page": 1727,
              "end_page": 1729,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.24 Timer input XOR function",
              "file": "10_sections/1c7763e66a0a__40-3-24-timer-input-xor-function.md",
              "children": [
                {
                  "id": "7f0d4d32ca64",
                  "title": "Figure 440. Measuring time interval between edges on 3 signals",
                  "slug": "figure-440-measuring-time-interval-between-edges-on-3-signals",
                  "level": 4,
                  "start_page": 1727,
                  "end_page": 1728,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.24 Timer input XOR function > Figure 440. Measuring time interval between edges on 3 signals",
                  "file": "10_sections/7f0d4d32ca64__figure-440-measuring-time-interval-between-edges-on-3-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4a81e9576448",
              "title": "40.3.25 Interfacing with Hall sensors",
              "slug": "40-3-25-interfacing-with-hall-sensors",
              "level": 3,
              "start_page": 1727,
              "end_page": 1729,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.25 Interfacing with Hall sensors",
              "file": "10_sections/4a81e9576448__40-3-25-interfacing-with-hall-sensors.md",
              "children": [
                {
                  "id": "0139c67fa87d",
                  "title": "Figure 441. Example of Hall sensor interface",
                  "slug": "figure-441-example-of-hall-sensor-interface",
                  "level": 4,
                  "start_page": 1729,
                  "end_page": 1729,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.25 Interfacing with Hall sensors > Figure 441. Example of Hall sensor interface",
                  "file": "10_sections/0139c67fa87d__figure-441-example-of-hall-sensor-interface.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f9259f34fcec",
              "title": "40.3.26 Timer synchronization",
              "slug": "40-3-26-timer-synchronization",
              "level": 3,
              "start_page": 1730,
              "end_page": 1733,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.26 Timer synchronization",
              "file": "10_sections/f9259f34fcec__40-3-26-timer-synchronization.md",
              "children": [
                {
                  "id": "f76d12e16169",
                  "title": "Figure 442. Control circuit in reset mode",
                  "slug": "figure-442-control-circuit-in-reset-mode",
                  "level": 4,
                  "start_page": 1730,
                  "end_page": 1730,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.26 Timer synchronization > Figure 442. Control circuit in reset mode",
                  "file": "10_sections/f76d12e16169__figure-442-control-circuit-in-reset-mode.md",
                  "children": []
                },
                {
                  "id": "b8c9846eb76a",
                  "title": "Figure 443. Control circuit in Gated mode",
                  "slug": "figure-443-control-circuit-in-gated-mode",
                  "level": 4,
                  "start_page": 1731,
                  "end_page": 1731,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.26 Timer synchronization > Figure 443. Control circuit in Gated mode",
                  "file": "10_sections/b8c9846eb76a__figure-443-control-circuit-in-gated-mode.md",
                  "children": []
                },
                {
                  "id": "56e7b2f0a7ed",
                  "title": "Figure 444. Control circuit in trigger mode",
                  "slug": "figure-444-control-circuit-in-trigger-mode",
                  "level": 4,
                  "start_page": 1732,
                  "end_page": 1732,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.26 Timer synchronization > Figure 444. Control circuit in trigger mode",
                  "file": "10_sections/56e7b2f0a7ed__figure-444-control-circuit-in-trigger-mode.md",
                  "children": []
                },
                {
                  "id": "f6b287bc6842",
                  "title": "Figure 445. Control circuit in external clock mode 2 + trigger mode",
                  "slug": "figure-445-control-circuit-in-external-clock-mode-2-trigger-mode",
                  "level": 4,
                  "start_page": 1733,
                  "end_page": 1733,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.26 Timer synchronization > Figure 445. Control circuit in external clock mode 2 + trigger mode",
                  "file": "10_sections/f6b287bc6842__figure-445-control-circuit-in-external-clock-mode-2-trigger-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "85954e614f99",
              "title": "40.3.27 ADC synchronization",
              "slug": "40-3-27-adc-synchronization",
              "level": 3,
              "start_page": 1734,
              "end_page": 1734,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.27 ADC synchronization",
              "file": "10_sections/85954e614f99__40-3-27-adc-synchronization.md",
              "children": []
            },
            {
              "id": "54bc304f4908",
              "title": "40.3.28 DMA burst mode",
              "slug": "40-3-28-dma-burst-mode",
              "level": 3,
              "start_page": 1734,
              "end_page": 1734,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.28 DMA burst mode",
              "file": "10_sections/54bc304f4908__40-3-28-dma-burst-mode.md",
              "children": []
            },
            {
              "id": "fb751d689e8b",
              "title": "40.3.29 Debug mode",
              "slug": "40-3-29-debug-mode",
              "level": 3,
              "start_page": 1735,
              "end_page": 1735,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.3 TIM1/TIM8 functional description > 40.3.29 Debug mode",
              "file": "10_sections/fb751d689e8b__40-3-29-debug-mode.md",
              "children": []
            }
          ]
        },
        {
          "id": "256f9f912c5e",
          "title": "40.4 TIM1/TIM8 registers",
          "slug": "40-4-tim1-tim8-registers",
          "level": 2,
          "start_page": 1736,
          "end_page": 1780,
          "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers",
          "file": "10_sections/256f9f912c5e__40-4-tim1-tim8-registers.md",
          "children": [
            {
              "id": "fb75b902e6fb",
              "title": "40.4.1 TIMx control register 1 (TIMx_CR1)(x = 1, 8)",
              "slug": "40-4-1-timx-control-register-1-timx-cr1-x-1-8",
              "level": 3,
              "start_page": 1736,
              "end_page": 1736,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.1 TIMx control register 1 (TIMx_CR1)(x = 1, 8)",
              "file": "10_sections/fb75b902e6fb__40-4-1-timx-control-register-1-timx-cr1-x-1-8.md",
              "children": []
            },
            {
              "id": "280325b36acd",
              "title": "40.4.2 TIMx control register 2 (TIMx_CR2)(x = 1, 8)",
              "slug": "40-4-2-timx-control-register-2-timx-cr2-x-1-8",
              "level": 3,
              "start_page": 1737,
              "end_page": 1739,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.2 TIMx control register 2 (TIMx_CR2)(x = 1, 8)",
              "file": "10_sections/280325b36acd__40-4-2-timx-control-register-2-timx-cr2-x-1-8.md",
              "children": []
            },
            {
              "id": "edcce061f96a",
              "title": "40.4.3 TIMx slave mode control register (TIMx_SMCR)(x = 1, 8)",
              "slug": "40-4-3-timx-slave-mode-control-register-timx-smcr-x-1-8",
              "level": 3,
              "start_page": 1740,
              "end_page": 1741,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.3 TIMx slave mode control register (TIMx_SMCR)(x = 1, 8)",
              "file": "10_sections/edcce061f96a__40-4-3-timx-slave-mode-control-register-timx-smcr-x-1-8.md",
              "children": [
                {
                  "id": "742a612d5572",
                  "title": "Table 353. TIMx internal trigger connection",
                  "slug": "table-353-timx-internal-trigger-connection",
                  "level": 4,
                  "start_page": 1742,
                  "end_page": 1743,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.3 TIMx slave mode control register (TIMx_SMCR)(x = 1, 8) > Table 353. TIMx internal trigger connection",
                  "file": "10_sections/742a612d5572__table-353-timx-internal-trigger-connection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6cd9ceed578a",
              "title": "40.4.4 TIMx DMA/interrupt enable register (TIMx_DIER)(x = 1, 8)",
              "slug": "40-4-4-timx-dma-interrupt-enable-register-timx-dier-x-1-8",
              "level": 3,
              "start_page": 1742,
              "end_page": 1743,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.4 TIMx DMA/interrupt enable register (TIMx_DIER)(x = 1, 8)",
              "file": "10_sections/6cd9ceed578a__40-4-4-timx-dma-interrupt-enable-register-timx-dier-x-1-8.md",
              "children": []
            },
            {
              "id": "adfcf3581109",
              "title": "40.4.5 TIMx status register (TIMx_SR)(x = 1, 8)",
              "slug": "40-4-5-timx-status-register-timx-sr-x-1-8",
              "level": 3,
              "start_page": 1744,
              "end_page": 1745,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.5 TIMx status register (TIMx_SR)(x = 1, 8)",
              "file": "10_sections/adfcf3581109__40-4-5-timx-status-register-timx-sr-x-1-8.md",
              "children": []
            },
            {
              "id": "508af5cf86bf",
              "title": "40.4.6 TIMx event generation register (TIMx_EGR)(x = 1, 8)",
              "slug": "40-4-6-timx-event-generation-register-timx-egr-x-1-8",
              "level": 3,
              "start_page": 1746,
              "end_page": 1746,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.6 TIMx event generation register (TIMx_EGR)(x = 1, 8)",
              "file": "10_sections/508af5cf86bf__40-4-6-timx-event-generation-register-timx-egr-x-1-8.md",
              "children": []
            },
            {
              "id": "ec0c975dcec6",
              "title": "40.4.7 TIMx capture/compare mode register 1(TIMx_CCMR1)(x = 1, 8)",
              "slug": "40-4-7-timx-capture-compare-mode-register-1-timx-ccmr1-x-1-8",
              "level": 3,
              "start_page": 1747,
              "end_page": 1747,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.7 TIMx capture/compare mode register 1(TIMx_CCMR1)(x = 1, 8)",
              "file": "10_sections/ec0c975dcec6__40-4-7-timx-capture-compare-mode-register-1-timx-ccmr1-x-1-8.md",
              "children": []
            },
            {
              "id": "701d99529386",
              "title": "40.4.8 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 1, 8)",
              "slug": "40-4-8-timx-capture-compare-mode-register-1-alternate-timx-ccmr1-x-1-8",
              "level": 3,
              "start_page": 1748,
              "end_page": 1750,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.8 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 1, 8)",
              "file": "10_sections/701d99529386__40-4-8-timx-capture-compare-mode-register-1-alternate-timx-ccmr1-x-1-8.md",
              "children": []
            },
            {
              "id": "af5218729acc",
              "title": "40.4.9 TIMx capture/compare mode register 2 (TIMx_CCMR2)(x = 1, 8)",
              "slug": "40-4-9-timx-capture-compare-mode-register-2-timx-ccmr2-x-1-8",
              "level": 3,
              "start_page": 1751,
              "end_page": 1751,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.9 TIMx capture/compare mode register 2 (TIMx_CCMR2)(x = 1, 8)",
              "file": "10_sections/af5218729acc__40-4-9-timx-capture-compare-mode-register-2-timx-ccmr2-x-1-8.md",
              "children": []
            },
            {
              "id": "00bdd393ae0c",
              "title": "40.4.10 TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2)(x = 1, 8)",
              "slug": "40-4-10-timx-capture-compare-mode-register-2-alternate-timx-ccmr2-x-1-8",
              "level": 3,
              "start_page": 1752,
              "end_page": 1753,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.10 TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2)(x = 1, 8)",
              "file": "10_sections/00bdd393ae0c__40-4-10-timx-capture-compare-mode-register-2-alternate-timx-ccmr2-x-1-8.md",
              "children": []
            },
            {
              "id": "1df8ee38e768",
              "title": "40.4.11 TIMx capture/compare enable register (TIMx_CCER)(x = 1, 8)",
              "slug": "40-4-11-timx-capture-compare-enable-register-timx-ccer-x-1-8",
              "level": 3,
              "start_page": 1754,
              "end_page": 1756,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.11 TIMx capture/compare enable register (TIMx_CCER)(x = 1, 8)",
              "file": "10_sections/1df8ee38e768__40-4-11-timx-capture-compare-enable-register-timx-ccer-x-1-8.md",
              "children": [
                {
                  "id": "78f5b82e12d9",
                  "title": "Table 354. Output control bits for complementary OCx and OCxN channels with break feature",
                  "slug": "table-354-output-control-bits-for-complementary-ocx-and-ocxn-channels-with-break-feature",
                  "level": 4,
                  "start_page": 1756,
                  "end_page": 1756,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.11 TIMx capture/compare enable register (TIMx_CCER)(x = 1, 8) > Table 354. Output control bits for complementary OCx and OCxN channels with break feature",
                  "file": "10_sections/78f5b82e12d9__table-354-output-control-bits-for-complementary-ocx-and-ocxn-channels-with-break-feature.md",
                  "children": []
                }
              ]
            },
            {
              "id": "78115cc5719d",
              "title": "40.4.12 TIMx counter (TIMx_CNT)(x = 1, 8)",
              "slug": "40-4-12-timx-counter-timx-cnt-x-1-8",
              "level": 3,
              "start_page": 1757,
              "end_page": 1757,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.12 TIMx counter (TIMx_CNT)(x = 1, 8)",
              "file": "10_sections/78115cc5719d__40-4-12-timx-counter-timx-cnt-x-1-8.md",
              "children": []
            },
            {
              "id": "08a7b951bb13",
              "title": "40.4.13 TIMx prescaler (TIMx_PSC)(x = 1, 8)",
              "slug": "40-4-13-timx-prescaler-timx-psc-x-1-8",
              "level": 3,
              "start_page": 1757,
              "end_page": 1757,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.13 TIMx prescaler (TIMx_PSC)(x = 1, 8)",
              "file": "10_sections/08a7b951bb13__40-4-13-timx-prescaler-timx-psc-x-1-8.md",
              "children": []
            },
            {
              "id": "5bbb5182f104",
              "title": "40.4.14 TIMx auto-reload register (TIMx_ARR)(x = 1, 8)",
              "slug": "40-4-14-timx-auto-reload-register-timx-arr-x-1-8",
              "level": 3,
              "start_page": 1757,
              "end_page": 1757,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.14 TIMx auto-reload register (TIMx_ARR)(x = 1, 8)",
              "file": "10_sections/5bbb5182f104__40-4-14-timx-auto-reload-register-timx-arr-x-1-8.md",
              "children": []
            },
            {
              "id": "d3da370252e4",
              "title": "40.4.15 TIMx repetition counter register (TIMx_RCR)(x = 1, 8)",
              "slug": "40-4-15-timx-repetition-counter-register-timx-rcr-x-1-8",
              "level": 3,
              "start_page": 1758,
              "end_page": 1758,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.15 TIMx repetition counter register (TIMx_RCR)(x = 1, 8)",
              "file": "10_sections/d3da370252e4__40-4-15-timx-repetition-counter-register-timx-rcr-x-1-8.md",
              "children": []
            },
            {
              "id": "198c7ef4e402",
              "title": "40.4.16 TIMx capture/compare register 1 (TIMx_CCR1)(x = 1, 8)",
              "slug": "40-4-16-timx-capture-compare-register-1-timx-ccr1-x-1-8",
              "level": 3,
              "start_page": 1758,
              "end_page": 1758,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.16 TIMx capture/compare register 1 (TIMx_CCR1)(x = 1, 8)",
              "file": "10_sections/198c7ef4e402__40-4-16-timx-capture-compare-register-1-timx-ccr1-x-1-8.md",
              "children": []
            },
            {
              "id": "b9dc2ab5b897",
              "title": "40.4.17 TIMx capture/compare register 2 (TIMx_CCR2)(x = 1, 8)",
              "slug": "40-4-17-timx-capture-compare-register-2-timx-ccr2-x-1-8",
              "level": 3,
              "start_page": 1759,
              "end_page": 1759,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.17 TIMx capture/compare register 2 (TIMx_CCR2)(x = 1, 8)",
              "file": "10_sections/b9dc2ab5b897__40-4-17-timx-capture-compare-register-2-timx-ccr2-x-1-8.md",
              "children": []
            },
            {
              "id": "551d63bd8684",
              "title": "40.4.18 TIMx capture/compare register 3 (TIMx_CCR3)(x = 1, 8)",
              "slug": "40-4-18-timx-capture-compare-register-3-timx-ccr3-x-1-8",
              "level": 3,
              "start_page": 1759,
              "end_page": 1759,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.18 TIMx capture/compare register 3 (TIMx_CCR3)(x = 1, 8)",
              "file": "10_sections/551d63bd8684__40-4-18-timx-capture-compare-register-3-timx-ccr3-x-1-8.md",
              "children": []
            },
            {
              "id": "080410e1dc71",
              "title": "40.4.19 TIMx capture/compare register 4 (TIMx_CCR4)(x = 1, 8)",
              "slug": "40-4-19-timx-capture-compare-register-4-timx-ccr4-x-1-8",
              "level": 3,
              "start_page": 1760,
              "end_page": 1762,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.19 TIMx capture/compare register 4 (TIMx_CCR4)(x = 1, 8)",
              "file": "10_sections/080410e1dc71__40-4-19-timx-capture-compare-register-4-timx-ccr4-x-1-8.md",
              "children": []
            },
            {
              "id": "9fe3dc4ac37b",
              "title": "40.4.20 TIMx break and dead-time register (TIMx_BDTR)(x = 1, 8)",
              "slug": "40-4-20-timx-break-and-dead-time-register-timx-bdtr-x-1-8",
              "level": 3,
              "start_page": 1760,
              "end_page": 1762,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.20 TIMx break and dead-time register (TIMx_BDTR)(x = 1, 8)",
              "file": "10_sections/9fe3dc4ac37b__40-4-20-timx-break-and-dead-time-register-timx-bdtr-x-1-8.md",
              "children": []
            },
            {
              "id": "375a9a30ac7e",
              "title": "40.4.21 TIMx DMA control register (TIMx_DCR)(x = 1, 8)",
              "slug": "40-4-21-timx-dma-control-register-timx-dcr-x-1-8",
              "level": 3,
              "start_page": 1763,
              "end_page": 1763,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.21 TIMx DMA control register (TIMx_DCR)(x = 1, 8)",
              "file": "10_sections/375a9a30ac7e__40-4-21-timx-dma-control-register-timx-dcr-x-1-8.md",
              "children": []
            },
            {
              "id": "4082c1aa9984",
              "title": "40.4.22 TIMx DMA address for full transfer (TIMx_DMAR)(x = 1, 8)",
              "slug": "40-4-22-timx-dma-address-for-full-transfer-timx-dmar-x-1-8",
              "level": 3,
              "start_page": 1764,
              "end_page": 1764,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.22 TIMx DMA address for full transfer (TIMx_DMAR)(x = 1, 8)",
              "file": "10_sections/4082c1aa9984__40-4-22-timx-dma-address-for-full-transfer-timx-dmar-x-1-8.md",
              "children": []
            },
            {
              "id": "0fdf484425d2",
              "title": "40.4.23 TIMx capture/compare mode register 3 (TIMx_CCMR3)(x = 1, 8)",
              "slug": "40-4-23-timx-capture-compare-mode-register-3-timx-ccmr3-x-1-8",
              "level": 3,
              "start_page": 1765,
              "end_page": 1765,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.23 TIMx capture/compare mode register 3 (TIMx_CCMR3)(x = 1, 8)",
              "file": "10_sections/0fdf484425d2__40-4-23-timx-capture-compare-mode-register-3-timx-ccmr3-x-1-8.md",
              "children": []
            },
            {
              "id": "25ddda7e970d",
              "title": "40.4.24 TIMx capture/compare register 5 (TIMx_CCR5)(x = 1, 8)",
              "slug": "40-4-24-timx-capture-compare-register-5-timx-ccr5-x-1-8",
              "level": 3,
              "start_page": 1766,
              "end_page": 1766,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.24 TIMx capture/compare register 5 (TIMx_CCR5)(x = 1, 8)",
              "file": "10_sections/25ddda7e970d__40-4-24-timx-capture-compare-register-5-timx-ccr5-x-1-8.md",
              "children": []
            },
            {
              "id": "ecf8cc2595a9",
              "title": "40.4.25 TIMx capture/compare register 6 (TIMx_CCR6)(x = 1, 8)",
              "slug": "40-4-25-timx-capture-compare-register-6-timx-ccr6-x-1-8",
              "level": 3,
              "start_page": 1767,
              "end_page": 1768,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.25 TIMx capture/compare register 6 (TIMx_CCR6)(x = 1, 8)",
              "file": "10_sections/ecf8cc2595a9__40-4-25-timx-capture-compare-register-6-timx-ccr6-x-1-8.md",
              "children": []
            },
            {
              "id": "c322731e0467",
              "title": "40.4.26 TIM1 alternate function option register 1 (TIM1_AF1)",
              "slug": "40-4-26-tim1-alternate-function-option-register-1-tim1-af1",
              "level": 3,
              "start_page": 1767,
              "end_page": 1768,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.26 TIM1 alternate function option register 1 (TIM1_AF1)",
              "file": "10_sections/c322731e0467__40-4-26-tim1-alternate-function-option-register-1-tim1-af1.md",
              "children": []
            },
            {
              "id": "336da9a688af",
              "title": "40.4.27 TIM1 Alternate function register 2 (TIM1_AF2)",
              "slug": "40-4-27-tim1-alternate-function-register-2-tim1-af2",
              "level": 3,
              "start_page": 1769,
              "end_page": 1769,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.27 TIM1 Alternate function register 2 (TIM1_AF2)",
              "file": "10_sections/336da9a688af__40-4-27-tim1-alternate-function-register-2-tim1-af2.md",
              "children": []
            },
            {
              "id": "58c79e2379a3",
              "title": "40.4.28 TIM8 Alternate function option register 1 (TIM8_AF1)",
              "slug": "40-4-28-tim8-alternate-function-option-register-1-tim8-af1",
              "level": 3,
              "start_page": 1770,
              "end_page": 1771,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.28 TIM8 Alternate function option register 1 (TIM8_AF1)",
              "file": "10_sections/58c79e2379a3__40-4-28-tim8-alternate-function-option-register-1-tim8-af1.md",
              "children": []
            },
            {
              "id": "3a59ab3552e5",
              "title": "40.4.29 TIM8 Alternate function option register 2 (TIM8_AF2)",
              "slug": "40-4-29-tim8-alternate-function-option-register-2-tim8-af2",
              "level": 3,
              "start_page": 1772,
              "end_page": 1773,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.29 TIM8 Alternate function option register 2 (TIM8_AF2)",
              "file": "10_sections/3a59ab3552e5__40-4-29-tim8-alternate-function-option-register-2-tim8-af2.md",
              "children": []
            },
            {
              "id": "2aa5e6d7b9c2",
              "title": "40.4.30 TIM1 timer input selection register (TIM1_TISEL)",
              "slug": "40-4-30-tim1-timer-input-selection-register-tim1-tisel",
              "level": 3,
              "start_page": 1774,
              "end_page": 1775,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.30 TIM1 timer input selection register (TIM1_TISEL)",
              "file": "10_sections/2aa5e6d7b9c2__40-4-30-tim1-timer-input-selection-register-tim1-tisel.md",
              "children": []
            },
            {
              "id": "2dd03d2a0d77",
              "title": "40.4.31 TIM8 timer input selection register (TIM8_TISEL)",
              "slug": "40-4-31-tim8-timer-input-selection-register-tim8-tisel",
              "level": 3,
              "start_page": 1774,
              "end_page": 1775,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.31 TIM8 timer input selection register (TIM8_TISEL)",
              "file": "10_sections/2dd03d2a0d77__40-4-31-tim8-timer-input-selection-register-tim8-tisel.md",
              "children": []
            },
            {
              "id": "282c8bbce18d",
              "title": "40.4.32 TIM1 register map",
              "slug": "40-4-32-tim1-register-map",
              "level": 3,
              "start_page": 1776,
              "end_page": 1777,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.32 TIM1 register map",
              "file": "10_sections/282c8bbce18d__40-4-32-tim1-register-map.md",
              "children": [
                {
                  "id": "fd5fbc253317",
                  "title": "Table 355. TIM1 register map and reset values",
                  "slug": "table-355-tim1-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1776,
                  "end_page": 1777,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.32 TIM1 register map > Table 355. TIM1 register map and reset values",
                  "file": "10_sections/fd5fbc253317__table-355-tim1-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "038ad0127574",
              "title": "40.4.33 TIM8 register map",
              "slug": "40-4-33-tim8-register-map",
              "level": 3,
              "start_page": 1778,
              "end_page": 1780,
              "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.33 TIM8 register map",
              "file": "10_sections/038ad0127574__40-4-33-tim8-register-map.md",
              "children": [
                {
                  "id": "0e5d7bb942ef",
                  "title": "Table 356. TIM8 register map and reset values",
                  "slug": "table-356-tim8-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1778,
                  "end_page": 1780,
                  "breadcrumb": "40 Advanced-control timers (TIM1/TIM8) > 40.4 TIM1/TIM8 registers > 40.4.33 TIM8 register map > Table 356. TIM8 register map and reset values",
                  "file": "10_sections/0e5d7bb942ef__table-356-tim8-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "a6913c58cc24",
      "title": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5)",
      "slug": "41-general-purpose-timers-tim2-tim3-tim4-tim5",
      "level": 1,
      "start_page": 1781,
      "end_page": 1857,
      "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5)",
      "file": "10_sections/a6913c58cc24__41-general-purpose-timers-tim2-tim3-tim4-tim5.md",
      "children": [
        {
          "id": "507667fbaa21",
          "title": "41.1 TIM2/TIM3/TIM4/TIM5 introduction",
          "slug": "41-1-tim2-tim3-tim4-tim5-introduction",
          "level": 2,
          "start_page": 1781,
          "end_page": 1782,
          "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.1 TIM2/TIM3/TIM4/TIM5 introduction",
          "file": "10_sections/507667fbaa21__41-1-tim2-tim3-tim4-tim5-introduction.md",
          "children": []
        },
        {
          "id": "d146d7f76c40",
          "title": "41.2 TIM2/TIM3/TIM4/TIM5 main features",
          "slug": "41-2-tim2-tim3-tim4-tim5-main-features",
          "level": 2,
          "start_page": 1781,
          "end_page": 1782,
          "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.2 TIM2/TIM3/TIM4/TIM5 main features",
          "file": "10_sections/d146d7f76c40__41-2-tim2-tim3-tim4-tim5-main-features.md",
          "children": [
            {
              "id": "0c450b36d158",
              "title": "Figure 446. General-purpose timer block diagram",
              "slug": "figure-446-general-purpose-timer-block-diagram",
              "level": 3,
              "start_page": 1782,
              "end_page": 1782,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.2 TIM2/TIM3/TIM4/TIM5 main features > Figure 446. General-purpose timer block diagram",
              "file": "10_sections/0c450b36d158__figure-446-general-purpose-timer-block-diagram.md",
              "children": []
            }
          ]
        },
        {
          "id": "92ed2468b9b6",
          "title": "41.3 TIM2/TIM3/TIM4/TIM5 functional description",
          "slug": "41-3-tim2-tim3-tim4-tim5-functional-description",
          "level": 2,
          "start_page": 1783,
          "end_page": 1825,
          "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description",
          "file": "10_sections/92ed2468b9b6__41-3-tim2-tim3-tim4-tim5-functional-description.md",
          "children": [
            {
              "id": "a99683c03c05",
              "title": "41.3.1 Time-base unit",
              "slug": "41-3-1-time-base-unit",
              "level": 3,
              "start_page": 1783,
              "end_page": 1784,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.1 Time-base unit",
              "file": "10_sections/a99683c03c05__41-3-1-time-base-unit.md",
              "children": [
                {
                  "id": "a4b720f23e69",
                  "title": "Figure 447. Counter timing diagram with prescaler division change from 1 to 2",
                  "slug": "figure-447-counter-timing-diagram-with-prescaler-division-change-from-1-to-2",
                  "level": 4,
                  "start_page": 1784,
                  "end_page": 1784,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.1 Time-base unit > Figure 447. Counter timing diagram with prescaler division change from 1 to 2",
                  "file": "10_sections/a4b720f23e69__figure-447-counter-timing-diagram-with-prescaler-division-change-from-1-to-2.md",
                  "children": []
                },
                {
                  "id": "c6fefc5d0e35",
                  "title": "Figure 448. Counter timing diagram with prescaler division change from 1 to 4",
                  "slug": "figure-448-counter-timing-diagram-with-prescaler-division-change-from-1-to-4",
                  "level": 4,
                  "start_page": 1784,
                  "end_page": 1784,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.1 Time-base unit > Figure 448. Counter timing diagram with prescaler division change from 1 to 4",
                  "file": "10_sections/c6fefc5d0e35__figure-448-counter-timing-diagram-with-prescaler-division-change-from-1-to-4.md",
                  "children": []
                }
              ]
            },
            {
              "id": "93c054aa5985",
              "title": "41.3.2 Counter modes",
              "slug": "41-3-2-counter-modes",
              "level": 3,
              "start_page": 1785,
              "end_page": 1794,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes",
              "file": "10_sections/93c054aa5985__41-3-2-counter-modes.md",
              "children": [
                {
                  "id": "2ba3b0b01e30",
                  "title": "Figure 449. Counter timing diagram, internal clock divided by 1",
                  "slug": "figure-449-counter-timing-diagram-internal-clock-divided-by-1",
                  "level": 4,
                  "start_page": 1785,
                  "end_page": 1785,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 449. Counter timing diagram, internal clock divided by 1",
                  "file": "10_sections/2ba3b0b01e30__figure-449-counter-timing-diagram-internal-clock-divided-by-1.md",
                  "children": []
                },
                {
                  "id": "ece653d1ba7e",
                  "title": "Figure 450. Counter timing diagram, internal clock divided by 2",
                  "slug": "figure-450-counter-timing-diagram-internal-clock-divided-by-2",
                  "level": 4,
                  "start_page": 1786,
                  "end_page": 1786,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 450. Counter timing diagram, internal clock divided by 2",
                  "file": "10_sections/ece653d1ba7e__figure-450-counter-timing-diagram-internal-clock-divided-by-2.md",
                  "children": []
                },
                {
                  "id": "21ff4ae5c7fc",
                  "title": "Figure 451. Counter timing diagram, internal clock divided by 4",
                  "slug": "figure-451-counter-timing-diagram-internal-clock-divided-by-4",
                  "level": 4,
                  "start_page": 1786,
                  "end_page": 1786,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 451. Counter timing diagram, internal clock divided by 4",
                  "file": "10_sections/21ff4ae5c7fc__figure-451-counter-timing-diagram-internal-clock-divided-by-4.md",
                  "children": []
                },
                {
                  "id": "e398874d8ae8",
                  "title": "Figure 452. Counter timing diagram, internal clock divided by N",
                  "slug": "figure-452-counter-timing-diagram-internal-clock-divided-by-n",
                  "level": 4,
                  "start_page": 1787,
                  "end_page": 1787,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 452. Counter timing diagram, internal clock divided by N",
                  "file": "10_sections/e398874d8ae8__figure-452-counter-timing-diagram-internal-clock-divided-by-n.md",
                  "children": []
                },
                {
                  "id": "25b95664e2f5",
                  "title": "Figure 453. Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not preloaded)",
                  "slug": "figure-453-counter-timing-diagram-update-event-when-arpe-0-timx-arr-not-preloaded",
                  "level": 4,
                  "start_page": 1787,
                  "end_page": 1787,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 453. Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not preloaded)",
                  "file": "10_sections/25b95664e2f5__figure-453-counter-timing-diagram-update-event-when-arpe-0-timx-arr-not-preloaded.md",
                  "children": []
                },
                {
                  "id": "8ecf1c330691",
                  "title": "Figure 454. Counter timing diagram, Update event when ARPE=1 (TIMx_ARR preloaded)",
                  "slug": "figure-454-counter-timing-diagram-update-event-when-arpe-1-timx-arr-preloaded",
                  "level": 4,
                  "start_page": 1788,
                  "end_page": 1788,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 454. Counter timing diagram, Update event when ARPE=1 (TIMx_ARR preloaded)",
                  "file": "10_sections/8ecf1c330691__figure-454-counter-timing-diagram-update-event-when-arpe-1-timx-arr-preloaded.md",
                  "children": []
                },
                {
                  "id": "b8f5643f6729",
                  "title": "Figure 455. Counter timing diagram, internal clock divided by 1",
                  "slug": "figure-455-counter-timing-diagram-internal-clock-divided-by-1",
                  "level": 4,
                  "start_page": 1789,
                  "end_page": 1789,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 455. Counter timing diagram, internal clock divided by 1",
                  "file": "10_sections/b8f5643f6729__figure-455-counter-timing-diagram-internal-clock-divided-by-1.md",
                  "children": []
                },
                {
                  "id": "e17c0a5a49d9",
                  "title": "Figure 456. Counter timing diagram, internal clock divided by 2",
                  "slug": "figure-456-counter-timing-diagram-internal-clock-divided-by-2",
                  "level": 4,
                  "start_page": 1789,
                  "end_page": 1789,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 456. Counter timing diagram, internal clock divided by 2",
                  "file": "10_sections/e17c0a5a49d9__figure-456-counter-timing-diagram-internal-clock-divided-by-2.md",
                  "children": []
                },
                {
                  "id": "2ece9f8bfc23",
                  "title": "Figure 457. Counter timing diagram, internal clock divided by 4",
                  "slug": "figure-457-counter-timing-diagram-internal-clock-divided-by-4",
                  "level": 4,
                  "start_page": 1790,
                  "end_page": 1790,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 457. Counter timing diagram, internal clock divided by 4",
                  "file": "10_sections/2ece9f8bfc23__figure-457-counter-timing-diagram-internal-clock-divided-by-4.md",
                  "children": []
                },
                {
                  "id": "b64fd7672e26",
                  "title": "Figure 458. Counter timing diagram, internal clock divided by N",
                  "slug": "figure-458-counter-timing-diagram-internal-clock-divided-by-n",
                  "level": 4,
                  "start_page": 1790,
                  "end_page": 1790,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 458. Counter timing diagram, internal clock divided by N",
                  "file": "10_sections/b64fd7672e26__figure-458-counter-timing-diagram-internal-clock-divided-by-n.md",
                  "children": []
                },
                {
                  "id": "dbabcfbb3f11",
                  "title": "Figure 459. Counter timing diagram, Update event",
                  "slug": "figure-459-counter-timing-diagram-update-event",
                  "level": 4,
                  "start_page": 1791,
                  "end_page": 1791,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 459. Counter timing diagram, Update event",
                  "file": "10_sections/dbabcfbb3f11__figure-459-counter-timing-diagram-update-event.md",
                  "children": []
                },
                {
                  "id": "24d96555c0d4",
                  "title": "Figure 460. Counter timing diagram, internal clock divided by 1, TIMx_ARR=0x6",
                  "slug": "figure-460-counter-timing-diagram-internal-clock-divided-by-1-timx-arr-0x6",
                  "level": 4,
                  "start_page": 1792,
                  "end_page": 1792,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 460. Counter timing diagram, internal clock divided by 1, TIMx_ARR=0x6",
                  "file": "10_sections/24d96555c0d4__figure-460-counter-timing-diagram-internal-clock-divided-by-1-timx-arr-0x6.md",
                  "children": []
                },
                {
                  "id": "3d9777c08b6e",
                  "title": "Figure 461. Counter timing diagram, internal clock divided by 2",
                  "slug": "figure-461-counter-timing-diagram-internal-clock-divided-by-2",
                  "level": 4,
                  "start_page": 1793,
                  "end_page": 1793,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 461. Counter timing diagram, internal clock divided by 2",
                  "file": "10_sections/3d9777c08b6e__figure-461-counter-timing-diagram-internal-clock-divided-by-2.md",
                  "children": []
                },
                {
                  "id": "b3b85863c38d",
                  "title": "Figure 462. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36",
                  "slug": "figure-462-counter-timing-diagram-internal-clock-divided-by-4-timx-arr-0x36",
                  "level": 4,
                  "start_page": 1793,
                  "end_page": 1793,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 462. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36",
                  "file": "10_sections/b3b85863c38d__figure-462-counter-timing-diagram-internal-clock-divided-by-4-timx-arr-0x36.md",
                  "children": []
                },
                {
                  "id": "5152413ccc62",
                  "title": "Figure 463. Counter timing diagram, internal clock divided by N",
                  "slug": "figure-463-counter-timing-diagram-internal-clock-divided-by-n",
                  "level": 4,
                  "start_page": 1794,
                  "end_page": 1794,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 463. Counter timing diagram, internal clock divided by N",
                  "file": "10_sections/5152413ccc62__figure-463-counter-timing-diagram-internal-clock-divided-by-n.md",
                  "children": []
                },
                {
                  "id": "fd833dfcddfc",
                  "title": "Figure 464. Counter timing diagram, Update event with ARPE=1 (counter underflow)",
                  "slug": "figure-464-counter-timing-diagram-update-event-with-arpe-1-counter-underflow",
                  "level": 4,
                  "start_page": 1794,
                  "end_page": 1794,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 464. Counter timing diagram, Update event with ARPE=1 (counter underflow)",
                  "file": "10_sections/fd833dfcddfc__figure-464-counter-timing-diagram-update-event-with-arpe-1-counter-underflow.md",
                  "children": []
                },
                {
                  "id": "a74be1df363d",
                  "title": "Figure 465. Counter timing diagram, Update event with ARPE=1 (counter overflow)",
                  "slug": "figure-465-counter-timing-diagram-update-event-with-arpe-1-counter-overflow",
                  "level": 4,
                  "start_page": 1795,
                  "end_page": 1795,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.2 Counter modes > Figure 465. Counter timing diagram, Update event with ARPE=1 (counter overflow)",
                  "file": "10_sections/a74be1df363d__figure-465-counter-timing-diagram-update-event-with-arpe-1-counter-overflow.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a7210d44ca29",
              "title": "41.3.3 Clock selection",
              "slug": "41-3-3-clock-selection",
              "level": 3,
              "start_page": 1795,
              "end_page": 1798,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.3 Clock selection",
              "file": "10_sections/a7210d44ca29__41-3-3-clock-selection.md",
              "children": [
                {
                  "id": "6d0a40461a39",
                  "title": "Figure 466. Control circuit in normal mode, internal clock divided by 1",
                  "slug": "figure-466-control-circuit-in-normal-mode-internal-clock-divided-by-1",
                  "level": 4,
                  "start_page": 1796,
                  "end_page": 1796,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.3 Clock selection > Figure 466. Control circuit in normal mode, internal clock divided by 1",
                  "file": "10_sections/6d0a40461a39__figure-466-control-circuit-in-normal-mode-internal-clock-divided-by-1.md",
                  "children": []
                },
                {
                  "id": "6c138d04feb7",
                  "title": "Figure 467. TI2 external clock connection example",
                  "slug": "figure-467-ti2-external-clock-connection-example",
                  "level": 4,
                  "start_page": 1796,
                  "end_page": 1796,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.3 Clock selection > Figure 467. TI2 external clock connection example",
                  "file": "10_sections/6c138d04feb7__figure-467-ti2-external-clock-connection-example.md",
                  "children": []
                },
                {
                  "id": "2920bd0dc4c0",
                  "title": "Figure 468. Control circuit in external clock mode 1",
                  "slug": "figure-468-control-circuit-in-external-clock-mode-1",
                  "level": 4,
                  "start_page": 1797,
                  "end_page": 1797,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.3 Clock selection > Figure 468. Control circuit in external clock mode 1",
                  "file": "10_sections/2920bd0dc4c0__figure-468-control-circuit-in-external-clock-mode-1.md",
                  "children": []
                },
                {
                  "id": "b6c8d3aa5f5a",
                  "title": "Figure 469. External trigger input block",
                  "slug": "figure-469-external-trigger-input-block",
                  "level": 4,
                  "start_page": 1798,
                  "end_page": 1798,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.3 Clock selection > Figure 469. External trigger input block",
                  "file": "10_sections/b6c8d3aa5f5a__figure-469-external-trigger-input-block.md",
                  "children": []
                },
                {
                  "id": "228dbb600422",
                  "title": "Figure 470. Control circuit in external clock mode 2",
                  "slug": "figure-470-control-circuit-in-external-clock-mode-2",
                  "level": 4,
                  "start_page": 1799,
                  "end_page": 1799,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.3 Clock selection > Figure 470. Control circuit in external clock mode 2",
                  "file": "10_sections/228dbb600422__figure-470-control-circuit-in-external-clock-mode-2.md",
                  "children": []
                }
              ]
            },
            {
              "id": "03db53126b21",
              "title": "41.3.4 Capture/Compare channels",
              "slug": "41-3-4-capture-compare-channels",
              "level": 3,
              "start_page": 1799,
              "end_page": 1799,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.4 Capture/Compare channels",
              "file": "10_sections/03db53126b21__41-3-4-capture-compare-channels.md",
              "children": [
                {
                  "id": "95ffcc939573",
                  "title": "Figure 471. Capture/Compare channel (example: channel 1 input stage)",
                  "slug": "figure-471-capture-compare-channel-example-channel-1-input-stage",
                  "level": 4,
                  "start_page": 1799,
                  "end_page": 1799,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.4 Capture/Compare channels > Figure 471. Capture/Compare channel (example: channel 1 input stage)",
                  "file": "10_sections/95ffcc939573__figure-471-capture-compare-channel-example-channel-1-input-stage.md",
                  "children": []
                },
                {
                  "id": "4af3e5b6578f",
                  "title": "Figure 472. Capture/Compare channel 1 main circuit",
                  "slug": "figure-472-capture-compare-channel-1-main-circuit",
                  "level": 4,
                  "start_page": 1800,
                  "end_page": 1800,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.4 Capture/Compare channels > Figure 472. Capture/Compare channel 1 main circuit",
                  "file": "10_sections/4af3e5b6578f__figure-472-capture-compare-channel-1-main-circuit.md",
                  "children": []
                },
                {
                  "id": "4020e26219d1",
                  "title": "Figure 473. Output stage of Capture/Compare channel (channel 1)",
                  "slug": "figure-473-output-stage-of-capture-compare-channel-channel-1",
                  "level": 4,
                  "start_page": 1800,
                  "end_page": 1800,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.4 Capture/Compare channels > Figure 473. Output stage of Capture/Compare channel (channel 1)",
                  "file": "10_sections/4020e26219d1__figure-473-output-stage-of-capture-compare-channel-channel-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "478a1539f20a",
              "title": "41.3.5 Input capture mode",
              "slug": "41-3-5-input-capture-mode",
              "level": 3,
              "start_page": 1800,
              "end_page": 1800,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.5 Input capture mode",
              "file": "10_sections/478a1539f20a__41-3-5-input-capture-mode.md",
              "children": []
            },
            {
              "id": "7af5b37a1ed7",
              "title": "41.3.6 PWM input mode",
              "slug": "41-3-6-pwm-input-mode",
              "level": 3,
              "start_page": 1801,
              "end_page": 1801,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.6 PWM input mode",
              "file": "10_sections/7af5b37a1ed7__41-3-6-pwm-input-mode.md",
              "children": [
                {
                  "id": "933ec187d4bf",
                  "title": "Figure 474. PWM input mode timing",
                  "slug": "figure-474-pwm-input-mode-timing",
                  "level": 4,
                  "start_page": 1802,
                  "end_page": 1802,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.6 PWM input mode > Figure 474. PWM input mode timing",
                  "file": "10_sections/933ec187d4bf__figure-474-pwm-input-mode-timing.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c08575aa505f",
              "title": "41.3.7 Forced output mode",
              "slug": "41-3-7-forced-output-mode",
              "level": 3,
              "start_page": 1802,
              "end_page": 1802,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.7 Forced output mode",
              "file": "10_sections/c08575aa505f__41-3-7-forced-output-mode.md",
              "children": []
            },
            {
              "id": "03657d5b046f",
              "title": "41.3.8 Output compare mode",
              "slug": "41-3-8-output-compare-mode",
              "level": 3,
              "start_page": 1803,
              "end_page": 1803,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.8 Output compare mode",
              "file": "10_sections/03657d5b046f__41-3-8-output-compare-mode.md",
              "children": [
                {
                  "id": "c38d333621a7",
                  "title": "Figure 475. Output compare mode, toggle on OC1",
                  "slug": "figure-475-output-compare-mode-toggle-on-oc1",
                  "level": 4,
                  "start_page": 1804,
                  "end_page": 1804,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.8 Output compare mode > Figure 475. Output compare mode, toggle on OC1",
                  "file": "10_sections/c38d333621a7__figure-475-output-compare-mode-toggle-on-oc1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ab95cd48c992",
              "title": "41.3.9 PWM mode",
              "slug": "41-3-9-pwm-mode",
              "level": 3,
              "start_page": 1804,
              "end_page": 1806,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.9 PWM mode",
              "file": "10_sections/ab95cd48c992__41-3-9-pwm-mode.md",
              "children": [
                {
                  "id": "fa1e0bb0e90a",
                  "title": "Figure 476. Edge-aligned PWM waveforms (ARR=8)",
                  "slug": "figure-476-edge-aligned-pwm-waveforms-arr-8",
                  "level": 4,
                  "start_page": 1805,
                  "end_page": 1805,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.9 PWM mode > Figure 476. Edge-aligned PWM waveforms (ARR=8)",
                  "file": "10_sections/fa1e0bb0e90a__figure-476-edge-aligned-pwm-waveforms-arr-8.md",
                  "children": []
                },
                {
                  "id": "2fee531f1e4e",
                  "title": "Figure 477. Center-aligned PWM waveforms (ARR=8)",
                  "slug": "figure-477-center-aligned-pwm-waveforms-arr-8",
                  "level": 4,
                  "start_page": 1806,
                  "end_page": 1806,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.9 PWM mode > Figure 477. Center-aligned PWM waveforms (ARR=8)",
                  "file": "10_sections/2fee531f1e4e__figure-477-center-aligned-pwm-waveforms-arr-8.md",
                  "children": []
                }
              ]
            },
            {
              "id": "cc1ece7e5d7d",
              "title": "41.3.10 Asymmetric PWM mode",
              "slug": "41-3-10-asymmetric-pwm-mode",
              "level": 3,
              "start_page": 1807,
              "end_page": 1807,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.10 Asymmetric PWM mode",
              "file": "10_sections/cc1ece7e5d7d__41-3-10-asymmetric-pwm-mode.md",
              "children": [
                {
                  "id": "321a4e8fa4ed",
                  "title": "Figure 478. Generation of 2 phase-shifted PWM signals with 50% duty cycle",
                  "slug": "figure-478-generation-of-2-phase-shifted-pwm-signals-with-50-duty-cycle",
                  "level": 4,
                  "start_page": 1807,
                  "end_page": 1807,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.10 Asymmetric PWM mode > Figure 478. Generation of 2 phase-shifted PWM signals with 50% duty cycle",
                  "file": "10_sections/321a4e8fa4ed__figure-478-generation-of-2-phase-shifted-pwm-signals-with-50-duty-cycle.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6eac833a343c",
              "title": "41.3.11 Combined PWM mode",
              "slug": "41-3-11-combined-pwm-mode",
              "level": 3,
              "start_page": 1808,
              "end_page": 1808,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.11 Combined PWM mode",
              "file": "10_sections/6eac833a343c__41-3-11-combined-pwm-mode.md",
              "children": [
                {
                  "id": "2167d262b808",
                  "title": "Figure 479. Combined PWM mode on channels 1 and 3",
                  "slug": "figure-479-combined-pwm-mode-on-channels-1-and-3",
                  "level": 4,
                  "start_page": 1809,
                  "end_page": 1809,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.11 Combined PWM mode > Figure 479. Combined PWM mode on channels 1 and 3",
                  "file": "10_sections/2167d262b808__figure-479-combined-pwm-mode-on-channels-1-and-3.md",
                  "children": []
                }
              ]
            },
            {
              "id": "51d36bff4553",
              "title": "41.3.12 Clearing the OCxREF signal on an external event",
              "slug": "41-3-12-clearing-the-ocxref-signal-on-an-external-event",
              "level": 3,
              "start_page": 1809,
              "end_page": 1810,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.12 Clearing the OCxREF signal on an external event",
              "file": "10_sections/51d36bff4553__41-3-12-clearing-the-ocxref-signal-on-an-external-event.md",
              "children": [
                {
                  "id": "708a918d6b68",
                  "title": "Figure 480. Clearing TIMx OCxREF",
                  "slug": "figure-480-clearing-timx-ocxref",
                  "level": 4,
                  "start_page": 1810,
                  "end_page": 1810,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.12 Clearing the OCxREF signal on an external event > Figure 480. Clearing TIMx OCxREF",
                  "file": "10_sections/708a918d6b68__figure-480-clearing-timx-ocxref.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ef1581a4ce98",
              "title": "41.3.13 One-pulse mode",
              "slug": "41-3-13-one-pulse-mode",
              "level": 3,
              "start_page": 1811,
              "end_page": 1811,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.13 One-pulse mode",
              "file": "10_sections/ef1581a4ce98__41-3-13-one-pulse-mode.md",
              "children": [
                {
                  "id": "91c675de3a97",
                  "title": "Figure 481. Example of one-pulse mode.",
                  "slug": "figure-481-example-of-one-pulse-mode",
                  "level": 4,
                  "start_page": 1811,
                  "end_page": 1811,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.13 One-pulse mode > Figure 481. Example of one-pulse mode.",
                  "file": "10_sections/91c675de3a97__figure-481-example-of-one-pulse-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1622b2d77e6f",
              "title": "41.3.14 Retriggerable one pulse mode",
              "slug": "41-3-14-retriggerable-one-pulse-mode",
              "level": 3,
              "start_page": 1812,
              "end_page": 1812,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.14 Retriggerable one pulse mode",
              "file": "10_sections/1622b2d77e6f__41-3-14-retriggerable-one-pulse-mode.md",
              "children": [
                {
                  "id": "4215266bc7ba",
                  "title": "Figure 482. Retriggerable one-pulse mode.",
                  "slug": "figure-482-retriggerable-one-pulse-mode",
                  "level": 4,
                  "start_page": 1813,
                  "end_page": 1813,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.14 Retriggerable one pulse mode > Figure 482. Retriggerable one-pulse mode.",
                  "file": "10_sections/4215266bc7ba__figure-482-retriggerable-one-pulse-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "67f204b41bc5",
              "title": "41.3.15 Encoder interface mode",
              "slug": "41-3-15-encoder-interface-mode",
              "level": 3,
              "start_page": 1813,
              "end_page": 1814,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.15 Encoder interface mode",
              "file": "10_sections/67f204b41bc5__41-3-15-encoder-interface-mode.md",
              "children": [
                {
                  "id": "e2660745b7de",
                  "title": "Table 357. Counting direction versus encoder signals",
                  "slug": "table-357-counting-direction-versus-encoder-signals",
                  "level": 4,
                  "start_page": 1814,
                  "end_page": 1814,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.15 Encoder interface mode > Table 357. Counting direction versus encoder signals",
                  "file": "10_sections/e2660745b7de__table-357-counting-direction-versus-encoder-signals.md",
                  "children": []
                },
                {
                  "id": "69b250f9a809",
                  "title": "Figure 483. Example of counter operation in encoder interface mode",
                  "slug": "figure-483-example-of-counter-operation-in-encoder-interface-mode",
                  "level": 4,
                  "start_page": 1814,
                  "end_page": 1814,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.15 Encoder interface mode > Figure 483. Example of counter operation in encoder interface mode",
                  "file": "10_sections/69b250f9a809__figure-483-example-of-counter-operation-in-encoder-interface-mode.md",
                  "children": []
                },
                {
                  "id": "b12215b0d05a",
                  "title": "Figure 484. Example of encoder interface mode with TI1FP1 polarity inverted",
                  "slug": "figure-484-example-of-encoder-interface-mode-with-ti1fp1-polarity-inverted",
                  "level": 4,
                  "start_page": 1815,
                  "end_page": 1815,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.15 Encoder interface mode > Figure 484. Example of encoder interface mode with TI1FP1 polarity inverted",
                  "file": "10_sections/b12215b0d05a__figure-484-example-of-encoder-interface-mode-with-ti1fp1-polarity-inverted.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3f3276acc5a3",
              "title": "41.3.16 UIF bit remapping",
              "slug": "41-3-16-uif-bit-remapping",
              "level": 3,
              "start_page": 1815,
              "end_page": 1815,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.16 UIF bit remapping",
              "file": "10_sections/3f3276acc5a3__41-3-16-uif-bit-remapping.md",
              "children": []
            },
            {
              "id": "b49809ab06be",
              "title": "41.3.17 Timer input XOR function",
              "slug": "41-3-17-timer-input-xor-function",
              "level": 3,
              "start_page": 1815,
              "end_page": 1815,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.17 Timer input XOR function",
              "file": "10_sections/b49809ab06be__41-3-17-timer-input-xor-function.md",
              "children": []
            },
            {
              "id": "3a2c1bfb5dce",
              "title": "41.3.18 Timers and external trigger synchronization",
              "slug": "41-3-18-timers-and-external-trigger-synchronization",
              "level": 3,
              "start_page": 1816,
              "end_page": 1818,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.18 Timers and external trigger synchronization",
              "file": "10_sections/3a2c1bfb5dce__41-3-18-timers-and-external-trigger-synchronization.md",
              "children": [
                {
                  "id": "96bacf612372",
                  "title": "Figure 485. Control circuit in reset mode",
                  "slug": "figure-485-control-circuit-in-reset-mode",
                  "level": 4,
                  "start_page": 1816,
                  "end_page": 1816,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.18 Timers and external trigger synchronization > Figure 485. Control circuit in reset mode",
                  "file": "10_sections/96bacf612372__figure-485-control-circuit-in-reset-mode.md",
                  "children": []
                },
                {
                  "id": "d05c89ffacc3",
                  "title": "Figure 486. Control circuit in gated mode",
                  "slug": "figure-486-control-circuit-in-gated-mode",
                  "level": 4,
                  "start_page": 1817,
                  "end_page": 1817,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.18 Timers and external trigger synchronization > Figure 486. Control circuit in gated mode",
                  "file": "10_sections/d05c89ffacc3__figure-486-control-circuit-in-gated-mode.md",
                  "children": []
                },
                {
                  "id": "ec9d489a072b",
                  "title": "Figure 487. Control circuit in trigger mode",
                  "slug": "figure-487-control-circuit-in-trigger-mode",
                  "level": 4,
                  "start_page": 1818,
                  "end_page": 1818,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.18 Timers and external trigger synchronization > Figure 487. Control circuit in trigger mode",
                  "file": "10_sections/ec9d489a072b__figure-487-control-circuit-in-trigger-mode.md",
                  "children": []
                },
                {
                  "id": "0627685a4402",
                  "title": "Figure 488. Control circuit in external clock mode 2 + trigger mode",
                  "slug": "figure-488-control-circuit-in-external-clock-mode-2-trigger-mode",
                  "level": 4,
                  "start_page": 1819,
                  "end_page": 1819,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.18 Timers and external trigger synchronization > Figure 488. Control circuit in external clock mode 2 + trigger mode",
                  "file": "10_sections/0627685a4402__figure-488-control-circuit-in-external-clock-mode-2-trigger-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0958db7edddb",
              "title": "41.3.19 Timer synchronization",
              "slug": "41-3-19-timer-synchronization",
              "level": 3,
              "start_page": 1819,
              "end_page": 1823,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.19 Timer synchronization",
              "file": "10_sections/0958db7edddb__41-3-19-timer-synchronization.md",
              "children": [
                {
                  "id": "aa290d421e83",
                  "title": "Figure 489. Master/Slave timer example",
                  "slug": "figure-489-master-slave-timer-example",
                  "level": 4,
                  "start_page": 1819,
                  "end_page": 1819,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.19 Timer synchronization > Figure 489. Master/Slave timer example",
                  "file": "10_sections/aa290d421e83__figure-489-master-slave-timer-example.md",
                  "children": []
                },
                {
                  "id": "e27b459814a5",
                  "title": "Figure 490. Master/slave connection example with 1 channel only timers",
                  "slug": "figure-490-master-slave-connection-example-with-1-channel-only-timers",
                  "level": 4,
                  "start_page": 1820,
                  "end_page": 1820,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.19 Timer synchronization > Figure 490. Master/slave connection example with 1 channel only timers",
                  "file": "10_sections/e27b459814a5__figure-490-master-slave-connection-example-with-1-channel-only-timers.md",
                  "children": []
                },
                {
                  "id": "93befeaa0f71",
                  "title": "Figure 491. Gating TIM2 with OC1REF of TIM3",
                  "slug": "figure-491-gating-tim2-with-oc1ref-of-tim3",
                  "level": 4,
                  "start_page": 1821,
                  "end_page": 1821,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.19 Timer synchronization > Figure 491. Gating TIM2 with OC1REF of TIM3",
                  "file": "10_sections/93befeaa0f71__figure-491-gating-tim2-with-oc1ref-of-tim3.md",
                  "children": []
                },
                {
                  "id": "3ceeb790e990",
                  "title": "Figure 492. Gating TIM2 with Enable of TIM3",
                  "slug": "figure-492-gating-tim2-with-enable-of-tim3",
                  "level": 4,
                  "start_page": 1822,
                  "end_page": 1822,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.19 Timer synchronization > Figure 492. Gating TIM2 with Enable of TIM3",
                  "file": "10_sections/3ceeb790e990__figure-492-gating-tim2-with-enable-of-tim3.md",
                  "children": []
                },
                {
                  "id": "34ab429a246f",
                  "title": "Figure 493. Triggering TIM2 with update of TIM3",
                  "slug": "figure-493-triggering-tim2-with-update-of-tim3",
                  "level": 4,
                  "start_page": 1822,
                  "end_page": 1822,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.19 Timer synchronization > Figure 493. Triggering TIM2 with update of TIM3",
                  "file": "10_sections/34ab429a246f__figure-493-triggering-tim2-with-update-of-tim3.md",
                  "children": []
                },
                {
                  "id": "38fd62189253",
                  "title": "Figure 494. Triggering TIM2 with Enable of TIM3",
                  "slug": "figure-494-triggering-tim2-with-enable-of-tim3",
                  "level": 4,
                  "start_page": 1823,
                  "end_page": 1823,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.19 Timer synchronization > Figure 494. Triggering TIM2 with Enable of TIM3",
                  "file": "10_sections/38fd62189253__figure-494-triggering-tim2-with-enable-of-tim3.md",
                  "children": []
                },
                {
                  "id": "77609831a657",
                  "title": "Figure 495. Triggering TIM3 and TIM2 with TIM3 TI1 input",
                  "slug": "figure-495-triggering-tim3-and-tim2-with-tim3-ti1-input",
                  "level": 4,
                  "start_page": 1824,
                  "end_page": 1824,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.19 Timer synchronization > Figure 495. Triggering TIM3 and TIM2 with TIM3 TI1 input",
                  "file": "10_sections/77609831a657__figure-495-triggering-tim3-and-tim2-with-tim3-ti1-input.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0148263ca616",
              "title": "41.3.20 DMA burst mode",
              "slug": "41-3-20-dma-burst-mode",
              "level": 3,
              "start_page": 1824,
              "end_page": 1824,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.20 DMA burst mode",
              "file": "10_sections/0148263ca616__41-3-20-dma-burst-mode.md",
              "children": []
            },
            {
              "id": "9e4142d34ac5",
              "title": "41.3.21 Debug mode",
              "slug": "41-3-21-debug-mode",
              "level": 3,
              "start_page": 1825,
              "end_page": 1825,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.3 TIM2/TIM3/TIM4/TIM5 functional description > 41.3.21 Debug mode",
              "file": "10_sections/9e4142d34ac5__41-3-21-debug-mode.md",
              "children": []
            }
          ]
        },
        {
          "id": "3d1e442ff34b",
          "title": "41.4 TIM2/TIM3/TIM4/TIM5 registers",
          "slug": "41-4-tim2-tim3-tim4-tim5-registers",
          "level": 2,
          "start_page": 1826,
          "end_page": 1857,
          "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers",
          "file": "10_sections/3d1e442ff34b__41-4-tim2-tim3-tim4-tim5-registers.md",
          "children": [
            {
              "id": "97d18c4b1e0d",
              "title": "41.4.1 TIMx control register 1 (TIMx_CR1)(x = 2 to 5)",
              "slug": "41-4-1-timx-control-register-1-timx-cr1-x-2-to-5",
              "level": 3,
              "start_page": 1826,
              "end_page": 1826,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.1 TIMx control register 1 (TIMx_CR1)(x = 2 to 5)",
              "file": "10_sections/97d18c4b1e0d__41-4-1-timx-control-register-1-timx-cr1-x-2-to-5.md",
              "children": []
            },
            {
              "id": "dfbe0a1063c0",
              "title": "41.4.2 TIMx control register 2 (TIMx_CR2)(x = 2 to 5)",
              "slug": "41-4-2-timx-control-register-2-timx-cr2-x-2-to-5",
              "level": 3,
              "start_page": 1827,
              "end_page": 1828,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.2 TIMx control register 2 (TIMx_CR2)(x = 2 to 5)",
              "file": "10_sections/dfbe0a1063c0__41-4-2-timx-control-register-2-timx-cr2-x-2-to-5.md",
              "children": []
            },
            {
              "id": "f6ff3e57d942",
              "title": "41.4.3 TIMx slave mode control register (TIMx_SMCR)(x = 2 to 5)",
              "slug": "41-4-3-timx-slave-mode-control-register-timx-smcr-x-2-to-5",
              "level": 3,
              "start_page": 1829,
              "end_page": 1831,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.3 TIMx slave mode control register (TIMx_SMCR)(x = 2 to 5)",
              "file": "10_sections/f6ff3e57d942__41-4-3-timx-slave-mode-control-register-timx-smcr-x-2-to-5.md",
              "children": [
                {
                  "id": "cf61f3cc03d4",
                  "title": "Table 358. TIMx internal trigger connection",
                  "slug": "table-358-timx-internal-trigger-connection",
                  "level": 4,
                  "start_page": 1832,
                  "end_page": 1832,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.3 TIMx slave mode control register (TIMx_SMCR)(x = 2 to 5) > Table 358. TIMx internal trigger connection",
                  "file": "10_sections/cf61f3cc03d4__table-358-timx-internal-trigger-connection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a3ee3248ac5a",
              "title": "41.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 2 to 5)",
              "slug": "41-4-4-timx-dma-interrupt-enable-register-timx-dier-x-2-to-5",
              "level": 3,
              "start_page": 1832,
              "end_page": 1832,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 2 to 5)",
              "file": "10_sections/a3ee3248ac5a__41-4-4-timx-dma-interrupt-enable-register-timx-dier-x-2-to-5.md",
              "children": []
            },
            {
              "id": "68a04b8671f6",
              "title": "41.4.5 TIMx status register (TIMx_SR)(x = 2 to 5)",
              "slug": "41-4-5-timx-status-register-timx-sr-x-2-to-5",
              "level": 3,
              "start_page": 1833,
              "end_page": 1833,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.5 TIMx status register (TIMx_SR)(x = 2 to 5)",
              "file": "10_sections/68a04b8671f6__41-4-5-timx-status-register-timx-sr-x-2-to-5.md",
              "children": []
            },
            {
              "id": "899756776e56",
              "title": "41.4.6 TIMx event generation register (TIMx_EGR)(x = 2 to 5)",
              "slug": "41-4-6-timx-event-generation-register-timx-egr-x-2-to-5",
              "level": 3,
              "start_page": 1834,
              "end_page": 1835,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.6 TIMx event generation register (TIMx_EGR)(x = 2 to 5)",
              "file": "10_sections/899756776e56__41-4-6-timx-event-generation-register-timx-egr-x-2-to-5.md",
              "children": []
            },
            {
              "id": "16a37dd887a2",
              "title": "41.4.7 TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 2 to 5)",
              "slug": "41-4-7-timx-capture-compare-mode-register-1-timx-ccmr1-x-2-to-5",
              "level": 3,
              "start_page": 1836,
              "end_page": 1837,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.7 TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 2 to 5)",
              "file": "10_sections/16a37dd887a2__41-4-7-timx-capture-compare-mode-register-1-timx-ccmr1-x-2-to-5.md",
              "children": []
            },
            {
              "id": "391aba97b190",
              "title": "41.4.8 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1) (x = 2 to 5)",
              "slug": "41-4-8-timx-capture-compare-mode-register-1-alternate-timx-ccmr1-x-2-to-5",
              "level": 3,
              "start_page": 1838,
              "end_page": 1839,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.8 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1) (x = 2 to 5)",
              "file": "10_sections/391aba97b190__41-4-8-timx-capture-compare-mode-register-1-alternate-timx-ccmr1-x-2-to-5.md",
              "children": []
            },
            {
              "id": "06a42459c994",
              "title": "41.4.9 TIMx capture/compare mode register 2 (TIMx_CCMR2)(x = 2 to 5)",
              "slug": "41-4-9-timx-capture-compare-mode-register-2-timx-ccmr2-x-2-to-5",
              "level": 3,
              "start_page": 1840,
              "end_page": 1840,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.9 TIMx capture/compare mode register 2 (TIMx_CCMR2)(x = 2 to 5)",
              "file": "10_sections/06a42459c994__41-4-9-timx-capture-compare-mode-register-2-timx-ccmr2-x-2-to-5.md",
              "children": []
            },
            {
              "id": "7b7183859ad7",
              "title": "41.4.10 TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2) (x = 2 to 5)",
              "slug": "41-4-10-timx-capture-compare-mode-register-2-alternate-timx-ccmr2-x-2-to-5",
              "level": 3,
              "start_page": 1841,
              "end_page": 1841,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.10 TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2) (x = 2 to 5)",
              "file": "10_sections/7b7183859ad7__41-4-10-timx-capture-compare-mode-register-2-alternate-timx-ccmr2-x-2-to-5.md",
              "children": []
            },
            {
              "id": "4044d82560b3",
              "title": "41.4.11 TIMx capture/compare enable register (TIMx_CCER)(x = 2 to 5)",
              "slug": "41-4-11-timx-capture-compare-enable-register-timx-ccer-x-2-to-5",
              "level": 3,
              "start_page": 1842,
              "end_page": 1842,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.11 TIMx capture/compare enable register (TIMx_CCER)(x = 2 to 5)",
              "file": "10_sections/4044d82560b3__41-4-11-timx-capture-compare-enable-register-timx-ccer-x-2-to-5.md",
              "children": [
                {
                  "id": "1aae5b685628",
                  "title": "Table 359. Output control bit for standard OCx channels",
                  "slug": "table-359-output-control-bit-for-standard-ocx-channels",
                  "level": 4,
                  "start_page": 1843,
                  "end_page": 1843,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.11 TIMx capture/compare enable register (TIMx_CCER)(x = 2 to 5) > Table 359. Output control bit for standard OCx channels",
                  "file": "10_sections/1aae5b685628__table-359-output-control-bit-for-standard-ocx-channels.md",
                  "children": []
                }
              ]
            },
            {
              "id": "9771478827b8",
              "title": "41.4.12 TIMx counter (TIMx_CNT)(x = 2 to 5)",
              "slug": "41-4-12-timx-counter-timx-cnt-x-2-to-5",
              "level": 3,
              "start_page": 1843,
              "end_page": 1843,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.12 TIMx counter (TIMx_CNT)(x = 2 to 5)",
              "file": "10_sections/9771478827b8__41-4-12-timx-counter-timx-cnt-x-2-to-5.md",
              "children": []
            },
            {
              "id": "4cc39b6ddaf9",
              "title": "41.4.13 TIMx counter [alternate] (TIMx_CNT)(x = 2 to 5)",
              "slug": "41-4-13-timx-counter-alternate-timx-cnt-x-2-to-5",
              "level": 3,
              "start_page": 1844,
              "end_page": 1844,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.13 TIMx counter [alternate] (TIMx_CNT)(x = 2 to 5)",
              "file": "10_sections/4cc39b6ddaf9__41-4-13-timx-counter-alternate-timx-cnt-x-2-to-5.md",
              "children": []
            },
            {
              "id": "899d82faaa89",
              "title": "41.4.14 TIMx prescaler (TIMx_PSC)(x = 2 to 5)",
              "slug": "41-4-14-timx-prescaler-timx-psc-x-2-to-5",
              "level": 3,
              "start_page": 1844,
              "end_page": 1844,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.14 TIMx prescaler (TIMx_PSC)(x = 2 to 5)",
              "file": "10_sections/899d82faaa89__41-4-14-timx-prescaler-timx-psc-x-2-to-5.md",
              "children": []
            },
            {
              "id": "7ee0760273c9",
              "title": "41.4.15 TIMx auto-reload register (TIMx_ARR)(x = 2 to 5)",
              "slug": "41-4-15-timx-auto-reload-register-timx-arr-x-2-to-5",
              "level": 3,
              "start_page": 1845,
              "end_page": 1845,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.15 TIMx auto-reload register (TIMx_ARR)(x = 2 to 5)",
              "file": "10_sections/7ee0760273c9__41-4-15-timx-auto-reload-register-timx-arr-x-2-to-5.md",
              "children": []
            },
            {
              "id": "6430f49a10f2",
              "title": "41.4.16 TIMx capture/compare register 1 (TIMx_CCR1)(x = 2 to 5)",
              "slug": "41-4-16-timx-capture-compare-register-1-timx-ccr1-x-2-to-5",
              "level": 3,
              "start_page": 1845,
              "end_page": 1845,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.16 TIMx capture/compare register 1 (TIMx_CCR1)(x = 2 to 5)",
              "file": "10_sections/6430f49a10f2__41-4-16-timx-capture-compare-register-1-timx-ccr1-x-2-to-5.md",
              "children": []
            },
            {
              "id": "8520dd89911b",
              "title": "41.4.17 TIMx capture/compare register 2 (TIMx_CCR2)(x = 2 to 5)",
              "slug": "41-4-17-timx-capture-compare-register-2-timx-ccr2-x-2-to-5",
              "level": 3,
              "start_page": 1846,
              "end_page": 1846,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.17 TIMx capture/compare register 2 (TIMx_CCR2)(x = 2 to 5)",
              "file": "10_sections/8520dd89911b__41-4-17-timx-capture-compare-register-2-timx-ccr2-x-2-to-5.md",
              "children": []
            },
            {
              "id": "9c2b18e2d5a4",
              "title": "41.4.18 TIMx capture/compare register 3 (TIMx_CCR3)(x = 2 to 5)",
              "slug": "41-4-18-timx-capture-compare-register-3-timx-ccr3-x-2-to-5",
              "level": 3,
              "start_page": 1846,
              "end_page": 1846,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.18 TIMx capture/compare register 3 (TIMx_CCR3)(x = 2 to 5)",
              "file": "10_sections/9c2b18e2d5a4__41-4-18-timx-capture-compare-register-3-timx-ccr3-x-2-to-5.md",
              "children": []
            },
            {
              "id": "755114a12c64",
              "title": "41.4.19 TIMx capture/compare register 4 (TIMx_CCR4)(x = 2 to 5)",
              "slug": "41-4-19-timx-capture-compare-register-4-timx-ccr4-x-2-to-5",
              "level": 3,
              "start_page": 1847,
              "end_page": 1847,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.19 TIMx capture/compare register 4 (TIMx_CCR4)(x = 2 to 5)",
              "file": "10_sections/755114a12c64__41-4-19-timx-capture-compare-register-4-timx-ccr4-x-2-to-5.md",
              "children": []
            },
            {
              "id": "c9cff231f805",
              "title": "41.4.20 TIMx DMA control register (TIMx_DCR)(x = 2 to 5)",
              "slug": "41-4-20-timx-dma-control-register-timx-dcr-x-2-to-5",
              "level": 3,
              "start_page": 1848,
              "end_page": 1848,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.20 TIMx DMA control register (TIMx_DCR)(x = 2 to 5)",
              "file": "10_sections/c9cff231f805__41-4-20-timx-dma-control-register-timx-dcr-x-2-to-5.md",
              "children": []
            },
            {
              "id": "e1d1c55d24e2",
              "title": "41.4.21 TIMx DMA address for full transfer (TIMx_DMAR)(x = 2 to 5)",
              "slug": "41-4-21-timx-dma-address-for-full-transfer-timx-dmar-x-2-to-5",
              "level": 3,
              "start_page": 1848,
              "end_page": 1848,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.21 TIMx DMA address for full transfer (TIMx_DMAR)(x = 2 to 5)",
              "file": "10_sections/e1d1c55d24e2__41-4-21-timx-dma-address-for-full-transfer-timx-dmar-x-2-to-5.md",
              "children": []
            },
            {
              "id": "0afd880c5de6",
              "title": "41.4.22 TIM2 alternate function option register 1 (TIM2_AF1)",
              "slug": "41-4-22-tim2-alternate-function-option-register-1-tim2-af1",
              "level": 3,
              "start_page": 1849,
              "end_page": 1849,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.22 TIM2 alternate function option register 1 (TIM2_AF1)",
              "file": "10_sections/0afd880c5de6__41-4-22-tim2-alternate-function-option-register-1-tim2-af1.md",
              "children": []
            },
            {
              "id": "34c14d0b83b0",
              "title": "41.4.23 TIM3 alternate function option register 1 (TIM3_AF1)",
              "slug": "41-4-23-tim3-alternate-function-option-register-1-tim3-af1",
              "level": 3,
              "start_page": 1849,
              "end_page": 1849,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.23 TIM3 alternate function option register 1 (TIM3_AF1)",
              "file": "10_sections/34c14d0b83b0__41-4-23-tim3-alternate-function-option-register-1-tim3-af1.md",
              "children": []
            },
            {
              "id": "ed1d23ade57f",
              "title": "41.4.24 TIM4 alternate function option register 1 (TIM4_AF1)",
              "slug": "41-4-24-tim4-alternate-function-option-register-1-tim4-af1",
              "level": 3,
              "start_page": 1850,
              "end_page": 1850,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.24 TIM4 alternate function option register 1 (TIM4_AF1)",
              "file": "10_sections/ed1d23ade57f__41-4-24-tim4-alternate-function-option-register-1-tim4-af1.md",
              "children": []
            },
            {
              "id": "b36905bc2a2f",
              "title": "41.4.25 TIM5 alternate function option register 1 (TIM5_AF1)",
              "slug": "41-4-25-tim5-alternate-function-option-register-1-tim5-af1",
              "level": 3,
              "start_page": 1850,
              "end_page": 1850,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.25 TIM5 alternate function option register 1 (TIM5_AF1)",
              "file": "10_sections/b36905bc2a2f__41-4-25-tim5-alternate-function-option-register-1-tim5-af1.md",
              "children": []
            },
            {
              "id": "15658386e92b",
              "title": "41.4.26 TIM2 timer input selection register (TIM2_TISEL)",
              "slug": "41-4-26-tim2-timer-input-selection-register-tim2-tisel",
              "level": 3,
              "start_page": 1851,
              "end_page": 1851,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.26 TIM2 timer input selection register (TIM2_TISEL)",
              "file": "10_sections/15658386e92b__41-4-26-tim2-timer-input-selection-register-tim2-tisel.md",
              "children": []
            },
            {
              "id": "476960e99af5",
              "title": "41.4.27 TIM3 timer input selection register (TIM3_TISEL)",
              "slug": "41-4-27-tim3-timer-input-selection-register-tim3-tisel",
              "level": 3,
              "start_page": 1851,
              "end_page": 1851,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.27 TIM3 timer input selection register (TIM3_TISEL)",
              "file": "10_sections/476960e99af5__41-4-27-tim3-timer-input-selection-register-tim3-tisel.md",
              "children": []
            },
            {
              "id": "9e7e69cd61db",
              "title": "41.4.28 TIM4 timer input selection register (TIM4_TISEL)",
              "slug": "41-4-28-tim4-timer-input-selection-register-tim4-tisel",
              "level": 3,
              "start_page": 1852,
              "end_page": 1852,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.28 TIM4 timer input selection register (TIM4_TISEL)",
              "file": "10_sections/9e7e69cd61db__41-4-28-tim4-timer-input-selection-register-tim4-tisel.md",
              "children": []
            },
            {
              "id": "d1fe836539ae",
              "title": "41.4.29 TIM5 timer input selection register (TIM5_TISEL)",
              "slug": "41-4-29-tim5-timer-input-selection-register-tim5-tisel",
              "level": 3,
              "start_page": 1853,
              "end_page": 1854,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.29 TIM5 timer input selection register (TIM5_TISEL)",
              "file": "10_sections/d1fe836539ae__41-4-29-tim5-timer-input-selection-register-tim5-tisel.md",
              "children": []
            },
            {
              "id": "4df5b0b16f3b",
              "title": "41.4.30 TIMx register map",
              "slug": "41-4-30-timx-register-map",
              "level": 3,
              "start_page": 1855,
              "end_page": 1857,
              "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.30 TIMx register map",
              "file": "10_sections/4df5b0b16f3b__41-4-30-timx-register-map.md",
              "children": [
                {
                  "id": "d80fab1f566e",
                  "title": "Table 360. TIM2/TIM3/TIM4/TIM5 register map and reset values",
                  "slug": "table-360-tim2-tim3-tim4-tim5-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1855,
                  "end_page": 1857,
                  "breadcrumb": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5) > 41.4 TIM2/TIM3/TIM4/TIM5 registers > 41.4.30 TIMx register map > Table 360. TIM2/TIM3/TIM4/TIM5 register map and reset values",
                  "file": "10_sections/d80fab1f566e__table-360-tim2-tim3-tim4-tim5-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "8382dba8eadd",
      "title": "42 General-purpose timers (TIM12/TIM13/TIM14)",
      "slug": "42-general-purpose-timers-tim12-tim13-tim14",
      "level": 1,
      "start_page": 1858,
      "end_page": 1910,
      "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14)",
      "file": "10_sections/8382dba8eadd__42-general-purpose-timers-tim12-tim13-tim14.md",
      "children": [
        {
          "id": "171804063c38",
          "title": "42.1 TIM12/TIM13/TIM14 introduction",
          "slug": "42-1-tim12-tim13-tim14-introduction",
          "level": 2,
          "start_page": 1858,
          "end_page": 1860,
          "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.1 TIM12/TIM13/TIM14 introduction",
          "file": "10_sections/171804063c38__42-1-tim12-tim13-tim14-introduction.md",
          "children": []
        },
        {
          "id": "911f3099a9f7",
          "title": "42.2 TIM12/TIM13/TIM14 main features",
          "slug": "42-2-tim12-tim13-tim14-main-features",
          "level": 2,
          "start_page": 1858,
          "end_page": 1860,
          "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.2 TIM12/TIM13/TIM14 main features",
          "file": "10_sections/911f3099a9f7__42-2-tim12-tim13-tim14-main-features.md",
          "children": [
            {
              "id": "c986554a32e8",
              "title": "42.2.1 TIM12 main features",
              "slug": "42-2-1-tim12-main-features",
              "level": 3,
              "start_page": 1858,
              "end_page": 1858,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.2 TIM12/TIM13/TIM14 main features > 42.2.1 TIM12 main features",
              "file": "10_sections/c986554a32e8__42-2-1-tim12-main-features.md",
              "children": [
                {
                  "id": "aa091b85977a",
                  "title": "Figure 496. General-purpose timer block diagram (TIM12)",
                  "slug": "figure-496-general-purpose-timer-block-diagram-tim12",
                  "level": 4,
                  "start_page": 1859,
                  "end_page": 1859,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.2 TIM12/TIM13/TIM14 main features > 42.2.1 TIM12 main features > Figure 496. General-purpose timer block diagram (TIM12)",
                  "file": "10_sections/aa091b85977a__figure-496-general-purpose-timer-block-diagram-tim12.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2ef52e78705f",
              "title": "42.2.2 TIM13/TIM14 main features",
              "slug": "42-2-2-tim13-tim14-main-features",
              "level": 3,
              "start_page": 1859,
              "end_page": 1860,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.2 TIM12/TIM13/TIM14 main features > 42.2.2 TIM13/TIM14 main features",
              "file": "10_sections/2ef52e78705f__42-2-2-tim13-tim14-main-features.md",
              "children": [
                {
                  "id": "25c37cd26f0a",
                  "title": "Figure 497. General-purpose timer block diagram (TIM13/TIM14)",
                  "slug": "figure-497-general-purpose-timer-block-diagram-tim13-tim14",
                  "level": 4,
                  "start_page": 1860,
                  "end_page": 1860,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.2 TIM12/TIM13/TIM14 main features > 42.2.2 TIM13/TIM14 main features > Figure 497. General-purpose timer block diagram (TIM13/TIM14)",
                  "file": "10_sections/25c37cd26f0a__figure-497-general-purpose-timer-block-diagram-tim13-tim14.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "d675e06d8ff9",
          "title": "42.3 TIM12/TIM13/TIM14 functional description",
          "slug": "42-3-tim12-tim13-tim14-functional-description",
          "level": 2,
          "start_page": 1861,
          "end_page": 1882,
          "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description",
          "file": "10_sections/d675e06d8ff9__42-3-tim12-tim13-tim14-functional-description.md",
          "children": [
            {
              "id": "b533145346db",
              "title": "42.3.1 Time-base unit",
              "slug": "42-3-1-time-base-unit",
              "level": 3,
              "start_page": 1861,
              "end_page": 1862,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.1 Time-base unit",
              "file": "10_sections/b533145346db__42-3-1-time-base-unit.md",
              "children": [
                {
                  "id": "65fcf840f532",
                  "title": "Figure 498. Counter timing diagram with prescaler division change from 1 to 2",
                  "slug": "figure-498-counter-timing-diagram-with-prescaler-division-change-from-1-to-2",
                  "level": 4,
                  "start_page": 1862,
                  "end_page": 1862,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.1 Time-base unit > Figure 498. Counter timing diagram with prescaler division change from 1 to 2",
                  "file": "10_sections/65fcf840f532__figure-498-counter-timing-diagram-with-prescaler-division-change-from-1-to-2.md",
                  "children": []
                },
                {
                  "id": "85e5f9dccb90",
                  "title": "Figure 499. Counter timing diagram with prescaler division change from 1 to 4",
                  "slug": "figure-499-counter-timing-diagram-with-prescaler-division-change-from-1-to-4",
                  "level": 4,
                  "start_page": 1862,
                  "end_page": 1862,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.1 Time-base unit > Figure 499. Counter timing diagram with prescaler division change from 1 to 4",
                  "file": "10_sections/85e5f9dccb90__figure-499-counter-timing-diagram-with-prescaler-division-change-from-1-to-4.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5fb0309dc629",
              "title": "42.3.2 Counter modes",
              "slug": "42-3-2-counter-modes",
              "level": 3,
              "start_page": 1863,
              "end_page": 1865,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.2 Counter modes",
              "file": "10_sections/5fb0309dc629__42-3-2-counter-modes.md",
              "children": [
                {
                  "id": "32ef02825b60",
                  "title": "Figure 500. Counter timing diagram, internal clock divided by 1",
                  "slug": "figure-500-counter-timing-diagram-internal-clock-divided-by-1",
                  "level": 4,
                  "start_page": 1863,
                  "end_page": 1863,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.2 Counter modes > Figure 500. Counter timing diagram, internal clock divided by 1",
                  "file": "10_sections/32ef02825b60__figure-500-counter-timing-diagram-internal-clock-divided-by-1.md",
                  "children": []
                },
                {
                  "id": "9a41f9a63c16",
                  "title": "Figure 501. Counter timing diagram, internal clock divided by 2",
                  "slug": "figure-501-counter-timing-diagram-internal-clock-divided-by-2",
                  "level": 4,
                  "start_page": 1864,
                  "end_page": 1864,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.2 Counter modes > Figure 501. Counter timing diagram, internal clock divided by 2",
                  "file": "10_sections/9a41f9a63c16__figure-501-counter-timing-diagram-internal-clock-divided-by-2.md",
                  "children": []
                },
                {
                  "id": "4d48aea94e67",
                  "title": "Figure 502. Counter timing diagram, internal clock divided by 4",
                  "slug": "figure-502-counter-timing-diagram-internal-clock-divided-by-4",
                  "level": 4,
                  "start_page": 1864,
                  "end_page": 1864,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.2 Counter modes > Figure 502. Counter timing diagram, internal clock divided by 4",
                  "file": "10_sections/4d48aea94e67__figure-502-counter-timing-diagram-internal-clock-divided-by-4.md",
                  "children": []
                },
                {
                  "id": "2f5a78e5d27c",
                  "title": "Figure 503. Counter timing diagram, internal clock divided by N",
                  "slug": "figure-503-counter-timing-diagram-internal-clock-divided-by-n",
                  "level": 4,
                  "start_page": 1865,
                  "end_page": 1865,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.2 Counter modes > Figure 503. Counter timing diagram, internal clock divided by N",
                  "file": "10_sections/2f5a78e5d27c__figure-503-counter-timing-diagram-internal-clock-divided-by-n.md",
                  "children": []
                },
                {
                  "id": "aea1e0c04791",
                  "title": "Figure 504. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)",
                  "slug": "figure-504-counter-timing-diagram-update-event-when-arpe-0-timx-arr-not-preloaded",
                  "level": 4,
                  "start_page": 1865,
                  "end_page": 1865,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.2 Counter modes > Figure 504. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)",
                  "file": "10_sections/aea1e0c04791__figure-504-counter-timing-diagram-update-event-when-arpe-0-timx-arr-not-preloaded.md",
                  "children": []
                },
                {
                  "id": "57569801445e",
                  "title": "Figure 505. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)",
                  "slug": "figure-505-counter-timing-diagram-update-event-when-arpe-1-timx-arr-preloaded",
                  "level": 4,
                  "start_page": 1866,
                  "end_page": 1866,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.2 Counter modes > Figure 505. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)",
                  "file": "10_sections/57569801445e__figure-505-counter-timing-diagram-update-event-when-arpe-1-timx-arr-preloaded.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6c4b31fe5965",
              "title": "42.3.3 Clock selection",
              "slug": "42-3-3-clock-selection",
              "level": 3,
              "start_page": 1866,
              "end_page": 1867,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.3 Clock selection",
              "file": "10_sections/6c4b31fe5965__42-3-3-clock-selection.md",
              "children": [
                {
                  "id": "50ded83ee980",
                  "title": "Figure 506. Control circuit in normal mode, internal clock divided by 1",
                  "slug": "figure-506-control-circuit-in-normal-mode-internal-clock-divided-by-1",
                  "level": 4,
                  "start_page": 1867,
                  "end_page": 1867,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.3 Clock selection > Figure 506. Control circuit in normal mode, internal clock divided by 1",
                  "file": "10_sections/50ded83ee980__figure-506-control-circuit-in-normal-mode-internal-clock-divided-by-1.md",
                  "children": []
                },
                {
                  "id": "0d061ece1e18",
                  "title": "Figure 507. TI2 external clock connection example",
                  "slug": "figure-507-ti2-external-clock-connection-example",
                  "level": 4,
                  "start_page": 1867,
                  "end_page": 1867,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.3 Clock selection > Figure 507. TI2 external clock connection example",
                  "file": "10_sections/0d061ece1e18__figure-507-ti2-external-clock-connection-example.md",
                  "children": []
                },
                {
                  "id": "4b7d8d3cf4fc",
                  "title": "Figure 508. Control circuit in external clock mode 1",
                  "slug": "figure-508-control-circuit-in-external-clock-mode-1",
                  "level": 4,
                  "start_page": 1868,
                  "end_page": 1868,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.3 Clock selection > Figure 508. Control circuit in external clock mode 1",
                  "file": "10_sections/4b7d8d3cf4fc__figure-508-control-circuit-in-external-clock-mode-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2940b107e65b",
              "title": "42.3.4 Capture/compare channels",
              "slug": "42-3-4-capture-compare-channels",
              "level": 3,
              "start_page": 1868,
              "end_page": 1869,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.4 Capture/compare channels",
              "file": "10_sections/2940b107e65b__42-3-4-capture-compare-channels.md",
              "children": [
                {
                  "id": "7bd7c9a12a8e",
                  "title": "Figure 509. Capture/compare channel (example: channel 1 input stage)",
                  "slug": "figure-509-capture-compare-channel-example-channel-1-input-stage",
                  "level": 4,
                  "start_page": 1869,
                  "end_page": 1869,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.4 Capture/compare channels > Figure 509. Capture/compare channel (example: channel 1 input stage)",
                  "file": "10_sections/7bd7c9a12a8e__figure-509-capture-compare-channel-example-channel-1-input-stage.md",
                  "children": []
                },
                {
                  "id": "0f273378e4c0",
                  "title": "Figure 510. Capture/compare channel 1 main circuit",
                  "slug": "figure-510-capture-compare-channel-1-main-circuit",
                  "level": 4,
                  "start_page": 1869,
                  "end_page": 1869,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.4 Capture/compare channels > Figure 510. Capture/compare channel 1 main circuit",
                  "file": "10_sections/0f273378e4c0__figure-510-capture-compare-channel-1-main-circuit.md",
                  "children": []
                },
                {
                  "id": "521659930e2a",
                  "title": "Figure 511. Output stage of capture/compare channel (channel 1)",
                  "slug": "figure-511-output-stage-of-capture-compare-channel-channel-1",
                  "level": 4,
                  "start_page": 1870,
                  "end_page": 1870,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.4 Capture/compare channels > Figure 511. Output stage of capture/compare channel (channel 1)",
                  "file": "10_sections/521659930e2a__figure-511-output-stage-of-capture-compare-channel-channel-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5c90d7e51134",
              "title": "42.3.5 Input capture mode",
              "slug": "42-3-5-input-capture-mode",
              "level": 3,
              "start_page": 1870,
              "end_page": 1870,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.5 Input capture mode",
              "file": "10_sections/5c90d7e51134__42-3-5-input-capture-mode.md",
              "children": []
            },
            {
              "id": "33d2c27452af",
              "title": "42.3.6 PWM input mode (only for TIM12)",
              "slug": "42-3-6-pwm-input-mode-only-for-tim12",
              "level": 3,
              "start_page": 1871,
              "end_page": 1871,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.6 PWM input mode (only for TIM12)",
              "file": "10_sections/33d2c27452af__42-3-6-pwm-input-mode-only-for-tim12.md",
              "children": [
                {
                  "id": "ad3e906a02bb",
                  "title": "Figure 512. PWM input mode timing",
                  "slug": "figure-512-pwm-input-mode-timing",
                  "level": 4,
                  "start_page": 1872,
                  "end_page": 1872,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.6 PWM input mode (only for TIM12) > Figure 512. PWM input mode timing",
                  "file": "10_sections/ad3e906a02bb__figure-512-pwm-input-mode-timing.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5d07a410456b",
              "title": "42.3.7 Forced output mode",
              "slug": "42-3-7-forced-output-mode",
              "level": 3,
              "start_page": 1872,
              "end_page": 1872,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.7 Forced output mode",
              "file": "10_sections/5d07a410456b__42-3-7-forced-output-mode.md",
              "children": []
            },
            {
              "id": "59d66b083e7e",
              "title": "42.3.8 Output compare mode",
              "slug": "42-3-8-output-compare-mode",
              "level": 3,
              "start_page": 1873,
              "end_page": 1873,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.8 Output compare mode",
              "file": "10_sections/59d66b083e7e__42-3-8-output-compare-mode.md",
              "children": [
                {
                  "id": "49793edc015b",
                  "title": "Figure 513. Output compare mode, toggle on OC1.",
                  "slug": "figure-513-output-compare-mode-toggle-on-oc1",
                  "level": 4,
                  "start_page": 1874,
                  "end_page": 1874,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.8 Output compare mode > Figure 513. Output compare mode, toggle on OC1.",
                  "file": "10_sections/49793edc015b__figure-513-output-compare-mode-toggle-on-oc1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1768ec032ccd",
              "title": "42.3.9 PWM mode",
              "slug": "42-3-9-pwm-mode",
              "level": 3,
              "start_page": 1874,
              "end_page": 1874,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.9 PWM mode",
              "file": "10_sections/1768ec032ccd__42-3-9-pwm-mode.md",
              "children": [
                {
                  "id": "1466470fef35",
                  "title": "Figure 514. Edge-aligned PWM waveforms (ARR=8)",
                  "slug": "figure-514-edge-aligned-pwm-waveforms-arr-8",
                  "level": 4,
                  "start_page": 1875,
                  "end_page": 1875,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.9 PWM mode > Figure 514. Edge-aligned PWM waveforms (ARR=8)",
                  "file": "10_sections/1466470fef35__figure-514-edge-aligned-pwm-waveforms-arr-8.md",
                  "children": []
                }
              ]
            },
            {
              "id": "73f17cd33ab0",
              "title": "42.3.10 Combined PWM mode (TIM12 only)",
              "slug": "42-3-10-combined-pwm-mode-tim12-only",
              "level": 3,
              "start_page": 1875,
              "end_page": 1875,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.10 Combined PWM mode (TIM12 only)",
              "file": "10_sections/73f17cd33ab0__42-3-10-combined-pwm-mode-tim12-only.md",
              "children": [
                {
                  "id": "c432d7caa8ee",
                  "title": "Figure 515. Combined PWM mode on channel 1 and 2",
                  "slug": "figure-515-combined-pwm-mode-on-channel-1-and-2",
                  "level": 4,
                  "start_page": 1876,
                  "end_page": 1876,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.10 Combined PWM mode (TIM12 only) > Figure 515. Combined PWM mode on channel 1 and 2",
                  "file": "10_sections/c432d7caa8ee__figure-515-combined-pwm-mode-on-channel-1-and-2.md",
                  "children": []
                }
              ]
            },
            {
              "id": "094b79f0c3e3",
              "title": "42.3.11 One-pulse mode",
              "slug": "42-3-11-one-pulse-mode",
              "level": 3,
              "start_page": 1876,
              "end_page": 1877,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.11 One-pulse mode",
              "file": "10_sections/094b79f0c3e3__42-3-11-one-pulse-mode.md",
              "children": [
                {
                  "id": "64bf85b93260",
                  "title": "Figure 516. Example of one pulse mode.",
                  "slug": "figure-516-example-of-one-pulse-mode",
                  "level": 4,
                  "start_page": 1877,
                  "end_page": 1877,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.11 One-pulse mode > Figure 516. Example of one pulse mode.",
                  "file": "10_sections/64bf85b93260__figure-516-example-of-one-pulse-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0a551b04b89f",
              "title": "42.3.12 Retriggerable one pulse mode (TIM12 only)",
              "slug": "42-3-12-retriggerable-one-pulse-mode-tim12-only",
              "level": 3,
              "start_page": 1878,
              "end_page": 1878,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.12 Retriggerable one pulse mode (TIM12 only)",
              "file": "10_sections/0a551b04b89f__42-3-12-retriggerable-one-pulse-mode-tim12-only.md",
              "children": [
                {
                  "id": "4c0713385531",
                  "title": "Figure 517. Retriggerable one pulse mode",
                  "slug": "figure-517-retriggerable-one-pulse-mode",
                  "level": 4,
                  "start_page": 1878,
                  "end_page": 1878,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.12 Retriggerable one pulse mode (TIM12 only) > Figure 517. Retriggerable one pulse mode",
                  "file": "10_sections/4c0713385531__figure-517-retriggerable-one-pulse-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2136f0a9c13a",
              "title": "42.3.13 UIF bit remapping",
              "slug": "42-3-13-uif-bit-remapping",
              "level": 3,
              "start_page": 1878,
              "end_page": 1878,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.13 UIF bit remapping",
              "file": "10_sections/2136f0a9c13a__42-3-13-uif-bit-remapping.md",
              "children": []
            },
            {
              "id": "8b51b6301e51",
              "title": "42.3.14 Timer input XOR function",
              "slug": "42-3-14-timer-input-xor-function",
              "level": 3,
              "start_page": 1879,
              "end_page": 1881,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.14 Timer input XOR function",
              "file": "10_sections/8b51b6301e51__42-3-14-timer-input-xor-function.md",
              "children": [
                {
                  "id": "ba4ad8050263",
                  "title": "Figure 518. Measuring time interval between edges on 2 signals",
                  "slug": "figure-518-measuring-time-interval-between-edges-on-2-signals",
                  "level": 4,
                  "start_page": 1879,
                  "end_page": 1879,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.14 Timer input XOR function > Figure 518. Measuring time interval between edges on 2 signals",
                  "file": "10_sections/ba4ad8050263__figure-518-measuring-time-interval-between-edges-on-2-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "02c47a421c2a",
              "title": "42.3.15 TIM12 external trigger synchronization",
              "slug": "42-3-15-tim12-external-trigger-synchronization",
              "level": 3,
              "start_page": 1879,
              "end_page": 1881,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.15 TIM12 external trigger synchronization",
              "file": "10_sections/02c47a421c2a__42-3-15-tim12-external-trigger-synchronization.md",
              "children": [
                {
                  "id": "52d872d7f5d5",
                  "title": "Figure 519. Control circuit in reset mode",
                  "slug": "figure-519-control-circuit-in-reset-mode",
                  "level": 4,
                  "start_page": 1880,
                  "end_page": 1880,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.15 TIM12 external trigger synchronization > Figure 519. Control circuit in reset mode",
                  "file": "10_sections/52d872d7f5d5__figure-519-control-circuit-in-reset-mode.md",
                  "children": []
                },
                {
                  "id": "e6993015464d",
                  "title": "Figure 520. Control circuit in gated mode",
                  "slug": "figure-520-control-circuit-in-gated-mode",
                  "level": 4,
                  "start_page": 1881,
                  "end_page": 1881,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.15 TIM12 external trigger synchronization > Figure 520. Control circuit in gated mode",
                  "file": "10_sections/e6993015464d__figure-520-control-circuit-in-gated-mode.md",
                  "children": []
                },
                {
                  "id": "fd2953ed9c45",
                  "title": "Figure 521. Control circuit in trigger mode",
                  "slug": "figure-521-control-circuit-in-trigger-mode",
                  "level": 4,
                  "start_page": 1881,
                  "end_page": 1881,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.15 TIM12 external trigger synchronization > Figure 521. Control circuit in trigger mode",
                  "file": "10_sections/fd2953ed9c45__figure-521-control-circuit-in-trigger-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3865a938bc9d",
              "title": "42.3.16 Slave mode  combined reset + trigger mode",
              "slug": "42-3-16-slave-mode-combined-reset-trigger-mode",
              "level": 3,
              "start_page": 1882,
              "end_page": 1882,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.16 Slave mode  combined reset + trigger mode",
              "file": "10_sections/3865a938bc9d__42-3-16-slave-mode-combined-reset-trigger-mode.md",
              "children": []
            },
            {
              "id": "481a827365dd",
              "title": "42.3.17 Timer synchronization (TIM12)",
              "slug": "42-3-17-timer-synchronization-tim12",
              "level": 3,
              "start_page": 1883,
              "end_page": 1883,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.17 Timer synchronization (TIM12)",
              "file": "10_sections/481a827365dd__42-3-17-timer-synchronization-tim12.md",
              "children": []
            },
            {
              "id": "d37264b0f1e9",
              "title": "42.3.18 Using timer output as trigger for other timers (TIM13/TIM14)",
              "slug": "42-3-18-using-timer-output-as-trigger-for-other-timers-tim13-tim14",
              "level": 3,
              "start_page": 1883,
              "end_page": 1883,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.18 Using timer output as trigger for other timers (TIM13/TIM14)",
              "file": "10_sections/d37264b0f1e9__42-3-18-using-timer-output-as-trigger-for-other-timers-tim13-tim14.md",
              "children": []
            },
            {
              "id": "77e99ab622c5",
              "title": "42.3.19 Debug mode",
              "slug": "42-3-19-debug-mode",
              "level": 3,
              "start_page": 1883,
              "end_page": 1883,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.3 TIM12/TIM13/TIM14 functional description > 42.3.19 Debug mode",
              "file": "10_sections/77e99ab622c5__42-3-19-debug-mode.md",
              "children": []
            }
          ]
        },
        {
          "id": "d9931d372e78",
          "title": "42.4 TIM12 registers",
          "slug": "42-4-tim12-registers",
          "level": 2,
          "start_page": 1883,
          "end_page": 1898,
          "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers",
          "file": "10_sections/d9931d372e78__42-4-tim12-registers.md",
          "children": [
            {
              "id": "c40e8f07697d",
              "title": "42.4.1 TIM12 control register 1 (TIM12_CR1)",
              "slug": "42-4-1-tim12-control-register-1-tim12-cr1",
              "level": 3,
              "start_page": 1883,
              "end_page": 1883,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.1 TIM12 control register 1 (TIM12_CR1)",
              "file": "10_sections/c40e8f07697d__42-4-1-tim12-control-register-1-tim12-cr1.md",
              "children": []
            },
            {
              "id": "b42d0ad78bee",
              "title": "42.4.2 TIM12 control register 2 (TIM12_CR2)",
              "slug": "42-4-2-tim12-control-register-2-tim12-cr2",
              "level": 3,
              "start_page": 1884,
              "end_page": 1884,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.2 TIM12 control register 2 (TIM12_CR2)",
              "file": "10_sections/b42d0ad78bee__42-4-2-tim12-control-register-2-tim12-cr2.md",
              "children": []
            },
            {
              "id": "3429f33eed5a",
              "title": "42.4.3 TIM12 slave mode control register (TIM12_SMCR)",
              "slug": "42-4-3-tim12-slave-mode-control-register-tim12-smcr",
              "level": 3,
              "start_page": 1885,
              "end_page": 1886,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.3 TIM12 slave mode control register (TIM12_SMCR)",
              "file": "10_sections/3429f33eed5a__42-4-3-tim12-slave-mode-control-register-tim12-smcr.md",
              "children": [
                {
                  "id": "fd76c8988928",
                  "title": "Table 361. TIMx internal trigger connection",
                  "slug": "table-361-timx-internal-trigger-connection",
                  "level": 4,
                  "start_page": 1886,
                  "end_page": 1886,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.3 TIM12 slave mode control register (TIM12_SMCR) > Table 361. TIMx internal trigger connection",
                  "file": "10_sections/fd76c8988928__table-361-timx-internal-trigger-connection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d66d8f4dc5f3",
              "title": "42.4.4 TIM12 Interrupt enable register (TIM12_DIER)",
              "slug": "42-4-4-tim12-interrupt-enable-register-tim12-dier",
              "level": 3,
              "start_page": 1887,
              "end_page": 1887,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.4 TIM12 Interrupt enable register (TIM12_DIER)",
              "file": "10_sections/d66d8f4dc5f3__42-4-4-tim12-interrupt-enable-register-tim12-dier.md",
              "children": []
            },
            {
              "id": "19fbbcfc0ec7",
              "title": "42.4.5 TIM12 status register (TIM12_SR)",
              "slug": "42-4-5-tim12-status-register-tim12-sr",
              "level": 3,
              "start_page": 1887,
              "end_page": 1887,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.5 TIM12 status register (TIM12_SR)",
              "file": "10_sections/19fbbcfc0ec7__42-4-5-tim12-status-register-tim12-sr.md",
              "children": []
            },
            {
              "id": "5843eda39b3c",
              "title": "42.4.6 TIM12 event generation register (TIM12_EGR)",
              "slug": "42-4-6-tim12-event-generation-register-tim12-egr",
              "level": 3,
              "start_page": 1888,
              "end_page": 1888,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.6 TIM12 event generation register (TIM12_EGR)",
              "file": "10_sections/5843eda39b3c__42-4-6-tim12-event-generation-register-tim12-egr.md",
              "children": []
            },
            {
              "id": "8667540d42ee",
              "title": "42.4.7 TIM12 capture/compare mode register 1 (TIM12_CCMR1)",
              "slug": "42-4-7-tim12-capture-compare-mode-register-1-tim12-ccmr1",
              "level": 3,
              "start_page": 1889,
              "end_page": 1889,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.7 TIM12 capture/compare mode register 1 (TIM12_CCMR1)",
              "file": "10_sections/8667540d42ee__42-4-7-tim12-capture-compare-mode-register-1-tim12-ccmr1.md",
              "children": []
            },
            {
              "id": "f6253c6dd959",
              "title": "42.4.8 TIM12 capture/compare mode register 1 [alternate] (TIM12_CCMR1)",
              "slug": "42-4-8-tim12-capture-compare-mode-register-1-alternate-tim12-ccmr1",
              "level": 3,
              "start_page": 1890,
              "end_page": 1892,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.8 TIM12 capture/compare mode register 1 [alternate] (TIM12_CCMR1)",
              "file": "10_sections/f6253c6dd959__42-4-8-tim12-capture-compare-mode-register-1-alternate-tim12-ccmr1.md",
              "children": []
            },
            {
              "id": "13608dd037d0",
              "title": "42.4.9 TIM12 capture/compare enable register (TIM12_CCER)",
              "slug": "42-4-9-tim12-capture-compare-enable-register-tim12-ccer",
              "level": 3,
              "start_page": 1893,
              "end_page": 1893,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.9 TIM12 capture/compare enable register (TIM12_CCER)",
              "file": "10_sections/13608dd037d0__42-4-9-tim12-capture-compare-enable-register-tim12-ccer.md",
              "children": [
                {
                  "id": "61b952d1cf2a",
                  "title": "Table 362. Output control bit for standard OCx channels",
                  "slug": "table-362-output-control-bit-for-standard-ocx-channels",
                  "level": 4,
                  "start_page": 1894,
                  "end_page": 1894,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.9 TIM12 capture/compare enable register (TIM12_CCER) > Table 362. Output control bit for standard OCx channels",
                  "file": "10_sections/61b952d1cf2a__table-362-output-control-bit-for-standard-ocx-channels.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0ec9fdd4dfb3",
              "title": "42.4.10 TIM12 counter (TIM12_CNT)",
              "slug": "42-4-10-tim12-counter-tim12-cnt",
              "level": 3,
              "start_page": 1894,
              "end_page": 1894,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.10 TIM12 counter (TIM12_CNT)",
              "file": "10_sections/0ec9fdd4dfb3__42-4-10-tim12-counter-tim12-cnt.md",
              "children": []
            },
            {
              "id": "82da574b477d",
              "title": "42.4.11 TIM12 prescaler (TIM12_PSC)",
              "slug": "42-4-11-tim12-prescaler-tim12-psc",
              "level": 3,
              "start_page": 1895,
              "end_page": 1895,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.11 TIM12 prescaler (TIM12_PSC)",
              "file": "10_sections/82da574b477d__42-4-11-tim12-prescaler-tim12-psc.md",
              "children": []
            },
            {
              "id": "b8e78e728a66",
              "title": "42.4.12 TIM12 auto-reload register (TIM12_ARR)",
              "slug": "42-4-12-tim12-auto-reload-register-tim12-arr",
              "level": 3,
              "start_page": 1895,
              "end_page": 1895,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.12 TIM12 auto-reload register (TIM12_ARR)",
              "file": "10_sections/b8e78e728a66__42-4-12-tim12-auto-reload-register-tim12-arr.md",
              "children": []
            },
            {
              "id": "055570bf455e",
              "title": "42.4.13 TIM12 capture/compare register 1 (TIM12_CCR1)",
              "slug": "42-4-13-tim12-capture-compare-register-1-tim12-ccr1",
              "level": 3,
              "start_page": 1895,
              "end_page": 1895,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.13 TIM12 capture/compare register 1 (TIM12_CCR1)",
              "file": "10_sections/055570bf455e__42-4-13-tim12-capture-compare-register-1-tim12-ccr1.md",
              "children": []
            },
            {
              "id": "4cda2967ba53",
              "title": "42.4.14 TIM12 capture/compare register 2 (TIM12_CCR2)",
              "slug": "42-4-14-tim12-capture-compare-register-2-tim12-ccr2",
              "level": 3,
              "start_page": 1896,
              "end_page": 1896,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.14 TIM12 capture/compare register 2 (TIM12_CCR2)",
              "file": "10_sections/4cda2967ba53__42-4-14-tim12-capture-compare-register-2-tim12-ccr2.md",
              "children": []
            },
            {
              "id": "0e265e3a0568",
              "title": "42.4.15 TIM12 timer input selection register (TIM12_TISEL)",
              "slug": "42-4-15-tim12-timer-input-selection-register-tim12-tisel",
              "level": 3,
              "start_page": 1896,
              "end_page": 1896,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.15 TIM12 timer input selection register (TIM12_TISEL)",
              "file": "10_sections/0e265e3a0568__42-4-15-tim12-timer-input-selection-register-tim12-tisel.md",
              "children": []
            },
            {
              "id": "f1c3c38a2455",
              "title": "42.4.16 TIM12 register map",
              "slug": "42-4-16-tim12-register-map",
              "level": 3,
              "start_page": 1897,
              "end_page": 1898,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.16 TIM12 register map",
              "file": "10_sections/f1c3c38a2455__42-4-16-tim12-register-map.md",
              "children": [
                {
                  "id": "1135acc7ae40",
                  "title": "Table 363. TIM12 register map and reset values",
                  "slug": "table-363-tim12-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1897,
                  "end_page": 1898,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.4 TIM12 registers > 42.4.16 TIM12 register map > Table 363. TIM12 register map and reset values",
                  "file": "10_sections/1135acc7ae40__table-363-tim12-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "24bb92524f15",
          "title": "42.5 TIM13/TIM14 registers",
          "slug": "42-5-tim13-tim14-registers",
          "level": 2,
          "start_page": 1899,
          "end_page": 1910,
          "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers",
          "file": "10_sections/24bb92524f15__42-5-tim13-tim14-registers.md",
          "children": [
            {
              "id": "aec81d348a12",
              "title": "42.5.1 TIMx control register 1 (TIMx_CR1)(x = 13 to 14)",
              "slug": "42-5-1-timx-control-register-1-timx-cr1-x-13-to-14",
              "level": 3,
              "start_page": 1899,
              "end_page": 1899,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.1 TIMx control register 1 (TIMx_CR1)(x = 13 to 14)",
              "file": "10_sections/aec81d348a12__42-5-1-timx-control-register-1-timx-cr1-x-13-to-14.md",
              "children": []
            },
            {
              "id": "4747bfbaf45e",
              "title": "42.5.2 TIMx Interrupt enable register (TIMx_DIER)(x = 13 to 14)",
              "slug": "42-5-2-timx-interrupt-enable-register-timx-dier-x-13-to-14",
              "level": 3,
              "start_page": 1900,
              "end_page": 1900,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.2 TIMx Interrupt enable register (TIMx_DIER)(x = 13 to 14)",
              "file": "10_sections/4747bfbaf45e__42-5-2-timx-interrupt-enable-register-timx-dier-x-13-to-14.md",
              "children": []
            },
            {
              "id": "e49906a1f4f9",
              "title": "42.5.3 TIMx status register (TIMx_SR)(x = 13 to 14)",
              "slug": "42-5-3-timx-status-register-timx-sr-x-13-to-14",
              "level": 3,
              "start_page": 1900,
              "end_page": 1900,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.3 TIMx status register (TIMx_SR)(x = 13 to 14)",
              "file": "10_sections/e49906a1f4f9__42-5-3-timx-status-register-timx-sr-x-13-to-14.md",
              "children": []
            },
            {
              "id": "4b8d97ef80e0",
              "title": "42.5.4 TIMx event generation register (TIMx_EGR)(x = 13 to 14)",
              "slug": "42-5-4-timx-event-generation-register-timx-egr-x-13-to-14",
              "level": 3,
              "start_page": 1901,
              "end_page": 1901,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.4 TIMx event generation register (TIMx_EGR)(x = 13 to 14)",
              "file": "10_sections/4b8d97ef80e0__42-5-4-timx-event-generation-register-timx-egr-x-13-to-14.md",
              "children": []
            },
            {
              "id": "8ee9fc895619",
              "title": "42.5.5 TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 13 to 14)",
              "slug": "42-5-5-timx-capture-compare-mode-register-1-timx-ccmr1-x-13-to-14",
              "level": 3,
              "start_page": 1902,
              "end_page": 1902,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.5 TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 13 to 14)",
              "file": "10_sections/8ee9fc895619__42-5-5-timx-capture-compare-mode-register-1-timx-ccmr1-x-13-to-14.md",
              "children": []
            },
            {
              "id": "c3a2210d0bee",
              "title": "42.5.6 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 13 to 14)",
              "slug": "42-5-6-timx-capture-compare-mode-register-1-alternate-timx-ccmr1-x-13-to-14",
              "level": 3,
              "start_page": 1903,
              "end_page": 1904,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.6 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 13 to 14)",
              "file": "10_sections/c3a2210d0bee__42-5-6-timx-capture-compare-mode-register-1-alternate-timx-ccmr1-x-13-to-14.md",
              "children": []
            },
            {
              "id": "43484f1713b1",
              "title": "42.5.7 TIMx capture/compare enable register (TIMx_CCER)(x = 13 to 14)",
              "slug": "42-5-7-timx-capture-compare-enable-register-timx-ccer-x-13-to-14",
              "level": 3,
              "start_page": 1905,
              "end_page": 1905,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.7 TIMx capture/compare enable register (TIMx_CCER)(x = 13 to 14)",
              "file": "10_sections/43484f1713b1__42-5-7-timx-capture-compare-enable-register-timx-ccer-x-13-to-14.md",
              "children": [
                {
                  "id": "49ce281c452c",
                  "title": "Table 364. Output control bit for standard OCx channels",
                  "slug": "table-364-output-control-bit-for-standard-ocx-channels",
                  "level": 4,
                  "start_page": 1906,
                  "end_page": 1906,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.7 TIMx capture/compare enable register (TIMx_CCER)(x = 13 to 14) > Table 364. Output control bit for standard OCx channels",
                  "file": "10_sections/49ce281c452c__table-364-output-control-bit-for-standard-ocx-channels.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3d00a39ed5d5",
              "title": "42.5.8 TIMx counter (TIMx_CNT)(x = 13 to 14)",
              "slug": "42-5-8-timx-counter-timx-cnt-x-13-to-14",
              "level": 3,
              "start_page": 1906,
              "end_page": 1906,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.8 TIMx counter (TIMx_CNT)(x = 13 to 14)",
              "file": "10_sections/3d00a39ed5d5__42-5-8-timx-counter-timx-cnt-x-13-to-14.md",
              "children": []
            },
            {
              "id": "59744a269273",
              "title": "42.5.9 TIMx prescaler (TIMx_PSC)(x = 13 to 14)",
              "slug": "42-5-9-timx-prescaler-timx-psc-x-13-to-14",
              "level": 3,
              "start_page": 1907,
              "end_page": 1907,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.9 TIMx prescaler (TIMx_PSC)(x = 13 to 14)",
              "file": "10_sections/59744a269273__42-5-9-timx-prescaler-timx-psc-x-13-to-14.md",
              "children": []
            },
            {
              "id": "140f40af049f",
              "title": "42.5.10 TIMx auto-reload register (TIMx_ARR)(x = 13 to 14)",
              "slug": "42-5-10-timx-auto-reload-register-timx-arr-x-13-to-14",
              "level": 3,
              "start_page": 1907,
              "end_page": 1907,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.10 TIMx auto-reload register (TIMx_ARR)(x = 13 to 14)",
              "file": "10_sections/140f40af049f__42-5-10-timx-auto-reload-register-timx-arr-x-13-to-14.md",
              "children": []
            },
            {
              "id": "b027beac960b",
              "title": "42.5.11 TIMx capture/compare register 1 (TIMx_CCR1)(x = 13 to 14)",
              "slug": "42-5-11-timx-capture-compare-register-1-timx-ccr1-x-13-to-14",
              "level": 3,
              "start_page": 1907,
              "end_page": 1907,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.11 TIMx capture/compare register 1 (TIMx_CCR1)(x = 13 to 14)",
              "file": "10_sections/b027beac960b__42-5-11-timx-capture-compare-register-1-timx-ccr1-x-13-to-14.md",
              "children": []
            },
            {
              "id": "2cebcdefc8c2",
              "title": "42.5.12 TIM13 timer input selection register (TIM13_TISEL)",
              "slug": "42-5-12-tim13-timer-input-selection-register-tim13-tisel",
              "level": 3,
              "start_page": 1908,
              "end_page": 1908,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.12 TIM13 timer input selection register (TIM13_TISEL)",
              "file": "10_sections/2cebcdefc8c2__42-5-12-tim13-timer-input-selection-register-tim13-tisel.md",
              "children": []
            },
            {
              "id": "8529a93b2682",
              "title": "42.5.13 TIM14 timer input selection register (TIM14_TISEL)",
              "slug": "42-5-13-tim14-timer-input-selection-register-tim14-tisel",
              "level": 3,
              "start_page": 1908,
              "end_page": 1908,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.13 TIM14 timer input selection register (TIM14_TISEL)",
              "file": "10_sections/8529a93b2682__42-5-13-tim14-timer-input-selection-register-tim14-tisel.md",
              "children": []
            },
            {
              "id": "80261e408d99",
              "title": "42.5.14 TIM13/TIM14 register map",
              "slug": "42-5-14-tim13-tim14-register-map",
              "level": 3,
              "start_page": 1909,
              "end_page": 1910,
              "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.14 TIM13/TIM14 register map",
              "file": "10_sections/80261e408d99__42-5-14-tim13-tim14-register-map.md",
              "children": [
                {
                  "id": "106acc54735e",
                  "title": "Table 365. TIM13/TIM14 register map and reset values",
                  "slug": "table-365-tim13-tim14-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1909,
                  "end_page": 1910,
                  "breadcrumb": "42 General-purpose timers (TIM12/TIM13/TIM14) > 42.5 TIM13/TIM14 registers > 42.5.14 TIM13/TIM14 register map > Table 365. TIM13/TIM14 register map and reset values",
                  "file": "10_sections/106acc54735e__table-365-tim13-tim14-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "87ef0cc59c34",
      "title": "43 General-purpose timers (TIM15/TIM16/TIM17)",
      "slug": "43-general-purpose-timers-tim15-tim16-tim17",
      "level": 1,
      "start_page": 1911,
      "end_page": 1996,
      "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17)",
      "file": "10_sections/87ef0cc59c34__43-general-purpose-timers-tim15-tim16-tim17.md",
      "children": [
        {
          "id": "7466058f6663",
          "title": "43.1 TIM15/TIM16/TIM17 introduction",
          "slug": "43-1-tim15-tim16-tim17-introduction",
          "level": 2,
          "start_page": 1911,
          "end_page": 1911,
          "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.1 TIM15/TIM16/TIM17 introduction",
          "file": "10_sections/7466058f6663__43-1-tim15-tim16-tim17-introduction.md",
          "children": []
        },
        {
          "id": "3b23a401cd1b",
          "title": "43.2 TIM15 main features",
          "slug": "43-2-tim15-main-features",
          "level": 2,
          "start_page": 1911,
          "end_page": 1911,
          "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.2 TIM15 main features",
          "file": "10_sections/3b23a401cd1b__43-2-tim15-main-features.md",
          "children": []
        },
        {
          "id": "d3e71776029e",
          "title": "43.3 TIM16/TIM17 main features",
          "slug": "43-3-tim16-tim17-main-features",
          "level": 2,
          "start_page": 1912,
          "end_page": 1914,
          "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.3 TIM16/TIM17 main features",
          "file": "10_sections/d3e71776029e__43-3-tim16-tim17-main-features.md",
          "children": [
            {
              "id": "5389e00404fc",
              "title": "Figure 522. TIM15 block diagram",
              "slug": "figure-522-tim15-block-diagram",
              "level": 3,
              "start_page": 1913,
              "end_page": 1913,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.3 TIM16/TIM17 main features > Figure 522. TIM15 block diagram",
              "file": "10_sections/5389e00404fc__figure-522-tim15-block-diagram.md",
              "children": []
            },
            {
              "id": "06eec1ee45ad",
              "title": "Figure 523. TIM16/TIM17 block diagram",
              "slug": "figure-523-tim16-tim17-block-diagram",
              "level": 3,
              "start_page": 1914,
              "end_page": 1914,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.3 TIM16/TIM17 main features > Figure 523. TIM16/TIM17 block diagram",
              "file": "10_sections/06eec1ee45ad__figure-523-tim16-tim17-block-diagram.md",
              "children": []
            }
          ]
        },
        {
          "id": "312a6f1ce52d",
          "title": "43.4 TIM15/TIM16/TIM17 functional description",
          "slug": "43-4-tim15-tim16-tim17-functional-description",
          "level": 2,
          "start_page": 1915,
          "end_page": 1948,
          "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description",
          "file": "10_sections/312a6f1ce52d__43-4-tim15-tim16-tim17-functional-description.md",
          "children": [
            {
              "id": "a3abad43f968",
              "title": "43.4.1 Time-base unit",
              "slug": "43-4-1-time-base-unit",
              "level": 3,
              "start_page": 1915,
              "end_page": 1916,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.1 Time-base unit",
              "file": "10_sections/a3abad43f968__43-4-1-time-base-unit.md",
              "children": [
                {
                  "id": "919230b5c50a",
                  "title": "Figure 524. Counter timing diagram with prescaler division change from 1 to 2",
                  "slug": "figure-524-counter-timing-diagram-with-prescaler-division-change-from-1-to-2",
                  "level": 4,
                  "start_page": 1916,
                  "end_page": 1916,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.1 Time-base unit > Figure 524. Counter timing diagram with prescaler division change from 1 to 2",
                  "file": "10_sections/919230b5c50a__figure-524-counter-timing-diagram-with-prescaler-division-change-from-1-to-2.md",
                  "children": []
                },
                {
                  "id": "81c7ee9ab3be",
                  "title": "Figure 525. Counter timing diagram with prescaler division change from 1 to 4",
                  "slug": "figure-525-counter-timing-diagram-with-prescaler-division-change-from-1-to-4",
                  "level": 4,
                  "start_page": 1916,
                  "end_page": 1916,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.1 Time-base unit > Figure 525. Counter timing diagram with prescaler division change from 1 to 4",
                  "file": "10_sections/81c7ee9ab3be__figure-525-counter-timing-diagram-with-prescaler-division-change-from-1-to-4.md",
                  "children": []
                }
              ]
            },
            {
              "id": "62c5c303997c",
              "title": "43.4.2 Counter modes",
              "slug": "43-4-2-counter-modes",
              "level": 3,
              "start_page": 1917,
              "end_page": 1920,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.2 Counter modes",
              "file": "10_sections/62c5c303997c__43-4-2-counter-modes.md",
              "children": [
                {
                  "id": "22c6f4284f6c",
                  "title": "Figure 526. Counter timing diagram, internal clock divided by 1",
                  "slug": "figure-526-counter-timing-diagram-internal-clock-divided-by-1",
                  "level": 4,
                  "start_page": 1918,
                  "end_page": 1918,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.2 Counter modes > Figure 526. Counter timing diagram, internal clock divided by 1",
                  "file": "10_sections/22c6f4284f6c__figure-526-counter-timing-diagram-internal-clock-divided-by-1.md",
                  "children": []
                },
                {
                  "id": "b1d7a67886e7",
                  "title": "Figure 527. Counter timing diagram, internal clock divided by 2",
                  "slug": "figure-527-counter-timing-diagram-internal-clock-divided-by-2",
                  "level": 4,
                  "start_page": 1918,
                  "end_page": 1918,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.2 Counter modes > Figure 527. Counter timing diagram, internal clock divided by 2",
                  "file": "10_sections/b1d7a67886e7__figure-527-counter-timing-diagram-internal-clock-divided-by-2.md",
                  "children": []
                },
                {
                  "id": "62b360df5942",
                  "title": "Figure 528. Counter timing diagram, internal clock divided by 4",
                  "slug": "figure-528-counter-timing-diagram-internal-clock-divided-by-4",
                  "level": 4,
                  "start_page": 1919,
                  "end_page": 1919,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.2 Counter modes > Figure 528. Counter timing diagram, internal clock divided by 4",
                  "file": "10_sections/62b360df5942__figure-528-counter-timing-diagram-internal-clock-divided-by-4.md",
                  "children": []
                },
                {
                  "id": "1d89947cee74",
                  "title": "Figure 529. Counter timing diagram, internal clock divided by N",
                  "slug": "figure-529-counter-timing-diagram-internal-clock-divided-by-n",
                  "level": 4,
                  "start_page": 1919,
                  "end_page": 1919,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.2 Counter modes > Figure 529. Counter timing diagram, internal clock divided by N",
                  "file": "10_sections/1d89947cee74__figure-529-counter-timing-diagram-internal-clock-divided-by-n.md",
                  "children": []
                },
                {
                  "id": "42c6ceb430d9",
                  "title": "Figure 530. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)",
                  "slug": "figure-530-counter-timing-diagram-update-event-when-arpe-0-timx-arr-not-preloaded",
                  "level": 4,
                  "start_page": 1920,
                  "end_page": 1920,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.2 Counter modes > Figure 530. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)",
                  "file": "10_sections/42c6ceb430d9__figure-530-counter-timing-diagram-update-event-when-arpe-0-timx-arr-not-preloaded.md",
                  "children": []
                },
                {
                  "id": "903d4ead0b5b",
                  "title": "Figure 531. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)",
                  "slug": "figure-531-counter-timing-diagram-update-event-when-arpe-1-timx-arr-preloaded",
                  "level": 4,
                  "start_page": 1920,
                  "end_page": 1920,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.2 Counter modes > Figure 531. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)",
                  "file": "10_sections/903d4ead0b5b__figure-531-counter-timing-diagram-update-event-when-arpe-1-timx-arr-preloaded.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ad379a8e0113",
              "title": "43.4.3 Repetition counter",
              "slug": "43-4-3-repetition-counter",
              "level": 3,
              "start_page": 1921,
              "end_page": 1921,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.3 Repetition counter",
              "file": "10_sections/ad379a8e0113__43-4-3-repetition-counter.md",
              "children": [
                {
                  "id": "a3cbe42d8622",
                  "title": "Figure 532. Update rate examples depending on mode and TIMx_RCR register settings",
                  "slug": "figure-532-update-rate-examples-depending-on-mode-and-timx-rcr-register-settings",
                  "level": 4,
                  "start_page": 1922,
                  "end_page": 1922,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.3 Repetition counter > Figure 532. Update rate examples depending on mode and TIMx_RCR register settings",
                  "file": "10_sections/a3cbe42d8622__figure-532-update-rate-examples-depending-on-mode-and-timx-rcr-register-settings.md",
                  "children": []
                }
              ]
            },
            {
              "id": "e991debf114b",
              "title": "43.4.4 Clock selection",
              "slug": "43-4-4-clock-selection",
              "level": 3,
              "start_page": 1922,
              "end_page": 1923,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.4 Clock selection",
              "file": "10_sections/e991debf114b__43-4-4-clock-selection.md",
              "children": [
                {
                  "id": "fff54b6c1ac2",
                  "title": "Figure 533. Control circuit in normal mode, internal clock divided by 1",
                  "slug": "figure-533-control-circuit-in-normal-mode-internal-clock-divided-by-1",
                  "level": 4,
                  "start_page": 1923,
                  "end_page": 1923,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.4 Clock selection > Figure 533. Control circuit in normal mode, internal clock divided by 1",
                  "file": "10_sections/fff54b6c1ac2__figure-533-control-circuit-in-normal-mode-internal-clock-divided-by-1.md",
                  "children": []
                },
                {
                  "id": "e4d3192726ad",
                  "title": "Figure 534. TI2 external clock connection example",
                  "slug": "figure-534-ti2-external-clock-connection-example",
                  "level": 4,
                  "start_page": 1923,
                  "end_page": 1923,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.4 Clock selection > Figure 534. TI2 external clock connection example",
                  "file": "10_sections/e4d3192726ad__figure-534-ti2-external-clock-connection-example.md",
                  "children": []
                },
                {
                  "id": "601b98598099",
                  "title": "Figure 535. Control circuit in external clock mode 1",
                  "slug": "figure-535-control-circuit-in-external-clock-mode-1",
                  "level": 4,
                  "start_page": 1924,
                  "end_page": 1924,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.4 Clock selection > Figure 535. Control circuit in external clock mode 1",
                  "file": "10_sections/601b98598099__figure-535-control-circuit-in-external-clock-mode-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d5ee7b93f5e1",
              "title": "43.4.5 Capture/compare channels",
              "slug": "43-4-5-capture-compare-channels",
              "level": 3,
              "start_page": 1924,
              "end_page": 1925,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.5 Capture/compare channels",
              "file": "10_sections/d5ee7b93f5e1__43-4-5-capture-compare-channels.md",
              "children": [
                {
                  "id": "7b430a1ccf0c",
                  "title": "Figure 536. Capture/compare channel (example: channel 1 input stage)",
                  "slug": "figure-536-capture-compare-channel-example-channel-1-input-stage",
                  "level": 4,
                  "start_page": 1925,
                  "end_page": 1925,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.5 Capture/compare channels > Figure 536. Capture/compare channel (example: channel 1 input stage)",
                  "file": "10_sections/7b430a1ccf0c__figure-536-capture-compare-channel-example-channel-1-input-stage.md",
                  "children": []
                },
                {
                  "id": "45d72947fb69",
                  "title": "Figure 537. Capture/compare channel 1 main circuit",
                  "slug": "figure-537-capture-compare-channel-1-main-circuit",
                  "level": 4,
                  "start_page": 1925,
                  "end_page": 1925,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.5 Capture/compare channels > Figure 537. Capture/compare channel 1 main circuit",
                  "file": "10_sections/45d72947fb69__figure-537-capture-compare-channel-1-main-circuit.md",
                  "children": []
                },
                {
                  "id": "657b2690a5a6",
                  "title": "Figure 538. Output stage of capture/compare channel (channel 1)",
                  "slug": "figure-538-output-stage-of-capture-compare-channel-channel-1",
                  "level": 4,
                  "start_page": 1926,
                  "end_page": 1926,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.5 Capture/compare channels > Figure 538. Output stage of capture/compare channel (channel 1)",
                  "file": "10_sections/657b2690a5a6__figure-538-output-stage-of-capture-compare-channel-channel-1.md",
                  "children": []
                },
                {
                  "id": "92509afe8dc6",
                  "title": "Figure 539. Output stage of capture/compare channel (channel 2 for TIM15)",
                  "slug": "figure-539-output-stage-of-capture-compare-channel-channel-2-for-tim15",
                  "level": 4,
                  "start_page": 1926,
                  "end_page": 1926,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.5 Capture/compare channels > Figure 539. Output stage of capture/compare channel (channel 2 for TIM15)",
                  "file": "10_sections/92509afe8dc6__figure-539-output-stage-of-capture-compare-channel-channel-2-for-tim15.md",
                  "children": []
                }
              ]
            },
            {
              "id": "9c7ba4617f29",
              "title": "43.4.6 Input capture mode",
              "slug": "43-4-6-input-capture-mode",
              "level": 3,
              "start_page": 1926,
              "end_page": 1926,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.6 Input capture mode",
              "file": "10_sections/9c7ba4617f29__43-4-6-input-capture-mode.md",
              "children": []
            },
            {
              "id": "f5485ce3a3e8",
              "title": "43.4.7 PWM input mode (only for TIM15)",
              "slug": "43-4-7-pwm-input-mode-only-for-tim15",
              "level": 3,
              "start_page": 1927,
              "end_page": 1927,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.7 PWM input mode (only for TIM15)",
              "file": "10_sections/f5485ce3a3e8__43-4-7-pwm-input-mode-only-for-tim15.md",
              "children": [
                {
                  "id": "82099dfa5e3d",
                  "title": "Figure 540. PWM input mode timing",
                  "slug": "figure-540-pwm-input-mode-timing",
                  "level": 4,
                  "start_page": 1928,
                  "end_page": 1928,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.7 PWM input mode (only for TIM15) > Figure 540. PWM input mode timing",
                  "file": "10_sections/82099dfa5e3d__figure-540-pwm-input-mode-timing.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6306d7489149",
              "title": "43.4.8 Forced output mode",
              "slug": "43-4-8-forced-output-mode",
              "level": 3,
              "start_page": 1928,
              "end_page": 1928,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.8 Forced output mode",
              "file": "10_sections/6306d7489149__43-4-8-forced-output-mode.md",
              "children": []
            },
            {
              "id": "2d230d29d53d",
              "title": "43.4.9 Output compare mode",
              "slug": "43-4-9-output-compare-mode",
              "level": 3,
              "start_page": 1929,
              "end_page": 1929,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.9 Output compare mode",
              "file": "10_sections/2d230d29d53d__43-4-9-output-compare-mode.md",
              "children": [
                {
                  "id": "3697017bb53d",
                  "title": "Figure 541. Output compare mode, toggle on OC1",
                  "slug": "figure-541-output-compare-mode-toggle-on-oc1",
                  "level": 4,
                  "start_page": 1930,
                  "end_page": 1930,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.9 Output compare mode > Figure 541. Output compare mode, toggle on OC1",
                  "file": "10_sections/3697017bb53d__figure-541-output-compare-mode-toggle-on-oc1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2bb80d6042ec",
              "title": "43.4.10 PWM mode",
              "slug": "43-4-10-pwm-mode",
              "level": 3,
              "start_page": 1930,
              "end_page": 1930,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.10 PWM mode",
              "file": "10_sections/2bb80d6042ec__43-4-10-pwm-mode.md",
              "children": [
                {
                  "id": "db49ae418a59",
                  "title": "Figure 542. Edge-aligned PWM waveforms (ARR=8)",
                  "slug": "figure-542-edge-aligned-pwm-waveforms-arr-8",
                  "level": 4,
                  "start_page": 1931,
                  "end_page": 1931,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.10 PWM mode > Figure 542. Edge-aligned PWM waveforms (ARR=8)",
                  "file": "10_sections/db49ae418a59__figure-542-edge-aligned-pwm-waveforms-arr-8.md",
                  "children": []
                }
              ]
            },
            {
              "id": "11594a6ea66a",
              "title": "43.4.11 Combined PWM mode (TIM15 only)",
              "slug": "43-4-11-combined-pwm-mode-tim15-only",
              "level": 3,
              "start_page": 1931,
              "end_page": 1931,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.11 Combined PWM mode (TIM15 only)",
              "file": "10_sections/11594a6ea66a__43-4-11-combined-pwm-mode-tim15-only.md",
              "children": [
                {
                  "id": "9ca215bd59cb",
                  "title": "Figure 543. Combined PWM mode on channel 1 and 2",
                  "slug": "figure-543-combined-pwm-mode-on-channel-1-and-2",
                  "level": 4,
                  "start_page": 1932,
                  "end_page": 1932,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.11 Combined PWM mode (TIM15 only) > Figure 543. Combined PWM mode on channel 1 and 2",
                  "file": "10_sections/9ca215bd59cb__figure-543-combined-pwm-mode-on-channel-1-and-2.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6bc6d4bdd7cd",
              "title": "43.4.12 Complementary outputs and dead-time insertion",
              "slug": "43-4-12-complementary-outputs-and-dead-time-insertion",
              "level": 3,
              "start_page": 1932,
              "end_page": 1933,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.12 Complementary outputs and dead-time insertion",
              "file": "10_sections/6bc6d4bdd7cd__43-4-12-complementary-outputs-and-dead-time-insertion.md",
              "children": [
                {
                  "id": "0a2dcce47802",
                  "title": "Figure 544. Complementary output with dead-time insertion.",
                  "slug": "figure-544-complementary-output-with-dead-time-insertion",
                  "level": 4,
                  "start_page": 1933,
                  "end_page": 1933,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.12 Complementary outputs and dead-time insertion > Figure 544. Complementary output with dead-time insertion.",
                  "file": "10_sections/0a2dcce47802__figure-544-complementary-output-with-dead-time-insertion.md",
                  "children": []
                },
                {
                  "id": "d13dc8148818",
                  "title": "Figure 545. Dead-time waveforms with delay greater than the negative pulse.",
                  "slug": "figure-545-dead-time-waveforms-with-delay-greater-than-the-negative-pulse",
                  "level": 4,
                  "start_page": 1933,
                  "end_page": 1933,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.12 Complementary outputs and dead-time insertion > Figure 545. Dead-time waveforms with delay greater than the negative pulse.",
                  "file": "10_sections/d13dc8148818__figure-545-dead-time-waveforms-with-delay-greater-than-the-negative-pulse.md",
                  "children": []
                },
                {
                  "id": "b28b3b799c97",
                  "title": "Figure 546. Dead-time waveforms with delay greater than the positive pulse.",
                  "slug": "figure-546-dead-time-waveforms-with-delay-greater-than-the-positive-pulse",
                  "level": 4,
                  "start_page": 1934,
                  "end_page": 1935,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.12 Complementary outputs and dead-time insertion > Figure 546. Dead-time waveforms with delay greater than the positive pulse.",
                  "file": "10_sections/b28b3b799c97__figure-546-dead-time-waveforms-with-delay-greater-than-the-positive-pulse.md",
                  "children": []
                }
              ]
            },
            {
              "id": "994b91d39fec",
              "title": "43.4.13 Using the break function",
              "slug": "43-4-13-using-the-break-function",
              "level": 3,
              "start_page": 1934,
              "end_page": 1938,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.13 Using the break function",
              "file": "10_sections/994b91d39fec__43-4-13-using-the-break-function.md",
              "children": [
                {
                  "id": "d5c2e20707aa",
                  "title": "Figure 547. Break circuitry overview",
                  "slug": "figure-547-break-circuitry-overview",
                  "level": 4,
                  "start_page": 1936,
                  "end_page": 1937,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.13 Using the break function > Figure 547. Break circuitry overview",
                  "file": "10_sections/d5c2e20707aa__figure-547-break-circuitry-overview.md",
                  "children": []
                },
                {
                  "id": "c0eec2f2c78f",
                  "title": "Figure 548. Output behavior in response to a break",
                  "slug": "figure-548-output-behavior-in-response-to-a-break",
                  "level": 4,
                  "start_page": 1938,
                  "end_page": 1938,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.13 Using the break function > Figure 548. Output behavior in response to a break",
                  "file": "10_sections/c0eec2f2c78f__figure-548-output-behavior-in-response-to-a-break.md",
                  "children": []
                }
              ]
            },
            {
              "id": "31cbda800633",
              "title": "43.4.14 6-step PWM generation",
              "slug": "43-4-14-6-step-pwm-generation",
              "level": 3,
              "start_page": 1939,
              "end_page": 1939,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.14 6-step PWM generation",
              "file": "10_sections/31cbda800633__43-4-14-6-step-pwm-generation.md",
              "children": [
                {
                  "id": "957f2bca569c",
                  "title": "Figure 549. 6-step generation, COM example (OSSR=1)",
                  "slug": "figure-549-6-step-generation-com-example-ossr-1",
                  "level": 4,
                  "start_page": 1939,
                  "end_page": 1939,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.14 6-step PWM generation > Figure 549. 6-step generation, COM example (OSSR=1)",
                  "file": "10_sections/957f2bca569c__figure-549-6-step-generation-com-example-ossr-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "dd1a1ed9a0f7",
              "title": "43.4.15 One-pulse mode",
              "slug": "43-4-15-one-pulse-mode",
              "level": 3,
              "start_page": 1940,
              "end_page": 1940,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.15 One-pulse mode",
              "file": "10_sections/dd1a1ed9a0f7__43-4-15-one-pulse-mode.md",
              "children": [
                {
                  "id": "d7cdb6f021a5",
                  "title": "Figure 550. Example of one pulse mode",
                  "slug": "figure-550-example-of-one-pulse-mode",
                  "level": 4,
                  "start_page": 1940,
                  "end_page": 1940,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.15 One-pulse mode > Figure 550. Example of one pulse mode",
                  "file": "10_sections/d7cdb6f021a5__figure-550-example-of-one-pulse-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "9614d78abb68",
              "title": "43.4.16 Retriggerable one pulse mode (TIM15 only)",
              "slug": "43-4-16-retriggerable-one-pulse-mode-tim15-only",
              "level": 3,
              "start_page": 1941,
              "end_page": 1941,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.16 Retriggerable one pulse mode (TIM15 only)",
              "file": "10_sections/9614d78abb68__43-4-16-retriggerable-one-pulse-mode-tim15-only.md",
              "children": [
                {
                  "id": "70f613ec9915",
                  "title": "Figure 551. Retriggerable one pulse mode",
                  "slug": "figure-551-retriggerable-one-pulse-mode",
                  "level": 4,
                  "start_page": 1942,
                  "end_page": 1942,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.16 Retriggerable one pulse mode (TIM15 only) > Figure 551. Retriggerable one pulse mode",
                  "file": "10_sections/70f613ec9915__figure-551-retriggerable-one-pulse-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f5c569368572",
              "title": "43.4.17 UIF bit remapping",
              "slug": "43-4-17-uif-bit-remapping",
              "level": 3,
              "start_page": 1942,
              "end_page": 1942,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.17 UIF bit remapping",
              "file": "10_sections/f5c569368572__43-4-17-uif-bit-remapping.md",
              "children": []
            },
            {
              "id": "5d0c3561d826",
              "title": "43.4.18 Timer input XOR function (TIM15 only)",
              "slug": "43-4-18-timer-input-xor-function-tim15-only",
              "level": 3,
              "start_page": 1943,
              "end_page": 1943,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.18 Timer input XOR function (TIM15 only)",
              "file": "10_sections/5d0c3561d826__43-4-18-timer-input-xor-function-tim15-only.md",
              "children": [
                {
                  "id": "e8041890a7ec",
                  "title": "Figure 552. Measuring time interval between edges on 2 signals",
                  "slug": "figure-552-measuring-time-interval-between-edges-on-2-signals",
                  "level": 4,
                  "start_page": 1943,
                  "end_page": 1943,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.18 Timer input XOR function (TIM15 only) > Figure 552. Measuring time interval between edges on 2 signals",
                  "file": "10_sections/e8041890a7ec__figure-552-measuring-time-interval-between-edges-on-2-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3a356b1f690e",
              "title": "43.4.19 External trigger synchronization (TIM15 only)",
              "slug": "43-4-19-external-trigger-synchronization-tim15-only",
              "level": 3,
              "start_page": 1944,
              "end_page": 1945,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.19 External trigger synchronization (TIM15 only)",
              "file": "10_sections/3a356b1f690e__43-4-19-external-trigger-synchronization-tim15-only.md",
              "children": [
                {
                  "id": "ab70eba5ef3c",
                  "title": "Figure 553. Control circuit in reset mode",
                  "slug": "figure-553-control-circuit-in-reset-mode",
                  "level": 4,
                  "start_page": 1944,
                  "end_page": 1944,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.19 External trigger synchronization (TIM15 only) > Figure 553. Control circuit in reset mode",
                  "file": "10_sections/ab70eba5ef3c__figure-553-control-circuit-in-reset-mode.md",
                  "children": []
                },
                {
                  "id": "cd3b290a102f",
                  "title": "Figure 554. Control circuit in gated mode",
                  "slug": "figure-554-control-circuit-in-gated-mode",
                  "level": 4,
                  "start_page": 1945,
                  "end_page": 1945,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.19 External trigger synchronization (TIM15 only) > Figure 554. Control circuit in gated mode",
                  "file": "10_sections/cd3b290a102f__figure-554-control-circuit-in-gated-mode.md",
                  "children": []
                },
                {
                  "id": "0b0548bb62ac",
                  "title": "Figure 555. Control circuit in trigger mode",
                  "slug": "figure-555-control-circuit-in-trigger-mode",
                  "level": 4,
                  "start_page": 1946,
                  "end_page": 1947,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.19 External trigger synchronization (TIM15 only) > Figure 555. Control circuit in trigger mode",
                  "file": "10_sections/0b0548bb62ac__figure-555-control-circuit-in-trigger-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "988bc86458d0",
              "title": "43.4.20 Slave mode  combined reset + trigger mode",
              "slug": "43-4-20-slave-mode-combined-reset-trigger-mode",
              "level": 3,
              "start_page": 1946,
              "end_page": 1947,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.20 Slave mode  combined reset + trigger mode",
              "file": "10_sections/988bc86458d0__43-4-20-slave-mode-combined-reset-trigger-mode.md",
              "children": []
            },
            {
              "id": "7735c14f81bb",
              "title": "43.4.21 DMA burst mode",
              "slug": "43-4-21-dma-burst-mode",
              "level": 3,
              "start_page": 1946,
              "end_page": 1947,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.21 DMA burst mode",
              "file": "10_sections/7735c14f81bb__43-4-21-dma-burst-mode.md",
              "children": []
            },
            {
              "id": "f9553b560197",
              "title": "43.4.22 Timer synchronization (TIM15)",
              "slug": "43-4-22-timer-synchronization-tim15",
              "level": 3,
              "start_page": 1948,
              "end_page": 1948,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.22 Timer synchronization (TIM15)",
              "file": "10_sections/f9553b560197__43-4-22-timer-synchronization-tim15.md",
              "children": []
            },
            {
              "id": "0a504653eb91",
              "title": "43.4.23 Using timer output as trigger for other timers (TIM16/TIM17)",
              "slug": "43-4-23-using-timer-output-as-trigger-for-other-timers-tim16-tim17",
              "level": 3,
              "start_page": 1948,
              "end_page": 1948,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.23 Using timer output as trigger for other timers (TIM16/TIM17)",
              "file": "10_sections/0a504653eb91__43-4-23-using-timer-output-as-trigger-for-other-timers-tim16-tim17.md",
              "children": []
            },
            {
              "id": "d9adefb2c423",
              "title": "43.4.24 Debug mode",
              "slug": "43-4-24-debug-mode",
              "level": 3,
              "start_page": 1948,
              "end_page": 1948,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.4 TIM15/TIM16/TIM17 functional description > 43.4.24 Debug mode",
              "file": "10_sections/d9adefb2c423__43-4-24-debug-mode.md",
              "children": []
            }
          ]
        },
        {
          "id": "9b924bcd1756",
          "title": "43.5 TIM15 registers",
          "slug": "43-5-tim15-registers",
          "level": 2,
          "start_page": 1949,
          "end_page": 1973,
          "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers",
          "file": "10_sections/9b924bcd1756__43-5-tim15-registers.md",
          "children": [
            {
              "id": "db8c5f63bc59",
              "title": "43.5.1 TIM15 control register 1 (TIM15_CR1)",
              "slug": "43-5-1-tim15-control-register-1-tim15-cr1",
              "level": 3,
              "start_page": 1949,
              "end_page": 1949,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.1 TIM15 control register 1 (TIM15_CR1)",
              "file": "10_sections/db8c5f63bc59__43-5-1-tim15-control-register-1-tim15-cr1.md",
              "children": []
            },
            {
              "id": "c044671e50dc",
              "title": "43.5.2 TIM15 control register 2 (TIM15_CR2)",
              "slug": "43-5-2-tim15-control-register-2-tim15-cr2",
              "level": 3,
              "start_page": 1950,
              "end_page": 1951,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.2 TIM15 control register 2 (TIM15_CR2)",
              "file": "10_sections/c044671e50dc__43-5-2-tim15-control-register-2-tim15-cr2.md",
              "children": []
            },
            {
              "id": "6e1eba73c425",
              "title": "43.5.3 TIM15 slave mode control register (TIM15_SMCR)",
              "slug": "43-5-3-tim15-slave-mode-control-register-tim15-smcr",
              "level": 3,
              "start_page": 1952,
              "end_page": 1952,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.3 TIM15 slave mode control register (TIM15_SMCR)",
              "file": "10_sections/6e1eba73c425__43-5-3-tim15-slave-mode-control-register-tim15-smcr.md",
              "children": [
                {
                  "id": "50b57571d044",
                  "title": "Table 366. TIMx Internal trigger connection",
                  "slug": "table-366-timx-internal-trigger-connection",
                  "level": 4,
                  "start_page": 1953,
                  "end_page": 1953,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.3 TIM15 slave mode control register (TIM15_SMCR) > Table 366. TIMx Internal trigger connection",
                  "file": "10_sections/50b57571d044__table-366-timx-internal-trigger-connection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "720ffdb658da",
              "title": "43.5.4 TIM15 DMA/interrupt enable register (TIM15_DIER)",
              "slug": "43-5-4-tim15-dma-interrupt-enable-register-tim15-dier",
              "level": 3,
              "start_page": 1953,
              "end_page": 1953,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.4 TIM15 DMA/interrupt enable register (TIM15_DIER)",
              "file": "10_sections/720ffdb658da__43-5-4-tim15-dma-interrupt-enable-register-tim15-dier.md",
              "children": []
            },
            {
              "id": "26a664d76a17",
              "title": "43.5.5 TIM15 status register (TIM15_SR)",
              "slug": "43-5-5-tim15-status-register-tim15-sr",
              "level": 3,
              "start_page": 1954,
              "end_page": 1955,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.5 TIM15 status register (TIM15_SR)",
              "file": "10_sections/26a664d76a17__43-5-5-tim15-status-register-tim15-sr.md",
              "children": []
            },
            {
              "id": "d9f3b4ba9788",
              "title": "43.5.6 TIM15 event generation register (TIM15_EGR)",
              "slug": "43-5-6-tim15-event-generation-register-tim15-egr",
              "level": 3,
              "start_page": 1956,
              "end_page": 1956,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.6 TIM15 event generation register (TIM15_EGR)",
              "file": "10_sections/d9f3b4ba9788__43-5-6-tim15-event-generation-register-tim15-egr.md",
              "children": []
            },
            {
              "id": "2ce92ce00c92",
              "title": "43.5.7 TIM15 capture/compare mode register 1 (TIM15_CCMR1)",
              "slug": "43-5-7-tim15-capture-compare-mode-register-1-tim15-ccmr1",
              "level": 3,
              "start_page": 1957,
              "end_page": 1957,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.7 TIM15 capture/compare mode register 1 (TIM15_CCMR1)",
              "file": "10_sections/2ce92ce00c92__43-5-7-tim15-capture-compare-mode-register-1-tim15-ccmr1.md",
              "children": []
            },
            {
              "id": "34f59be2f6dd",
              "title": "43.5.8 TIM15 capture/compare mode register 1 [alternate] (TIM15_CCMR1)",
              "slug": "43-5-8-tim15-capture-compare-mode-register-1-alternate-tim15-ccmr1",
              "level": 3,
              "start_page": 1958,
              "end_page": 1960,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.8 TIM15 capture/compare mode register 1 [alternate] (TIM15_CCMR1)",
              "file": "10_sections/34f59be2f6dd__43-5-8-tim15-capture-compare-mode-register-1-alternate-tim15-ccmr1.md",
              "children": []
            },
            {
              "id": "9365a1e65d11",
              "title": "43.5.9 TIM15 capture/compare enable register (TIM15_CCER)",
              "slug": "43-5-9-tim15-capture-compare-enable-register-tim15-ccer",
              "level": 3,
              "start_page": 1961,
              "end_page": 1963,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.9 TIM15 capture/compare enable register (TIM15_CCER)",
              "file": "10_sections/9365a1e65d11__43-5-9-tim15-capture-compare-enable-register-tim15-ccer.md",
              "children": [
                {
                  "id": "57f0cd047e54",
                  "title": "Table 367. Output control bits for complementary OCx and OCxN channels with break feature (TIM15)",
                  "slug": "table-367-output-control-bits-for-complementary-ocx-and-ocxn-channels-with-break-feature-tim15",
                  "level": 4,
                  "start_page": 1963,
                  "end_page": 1963,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.9 TIM15 capture/compare enable register (TIM15_CCER) > Table 367. Output control bits for complementary OCx and OCxN channels with break feature (TIM15)",
                  "file": "10_sections/57f0cd047e54__table-367-output-control-bits-for-complementary-ocx-and-ocxn-channels-with-break-feature-tim15.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1a6c72766316",
              "title": "43.5.10 TIM15 counter (TIM15_CNT)",
              "slug": "43-5-10-tim15-counter-tim15-cnt",
              "level": 3,
              "start_page": 1964,
              "end_page": 1964,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.10 TIM15 counter (TIM15_CNT)",
              "file": "10_sections/1a6c72766316__43-5-10-tim15-counter-tim15-cnt.md",
              "children": []
            },
            {
              "id": "5e348a254da9",
              "title": "43.5.11 TIM15 prescaler (TIM15_PSC)",
              "slug": "43-5-11-tim15-prescaler-tim15-psc",
              "level": 3,
              "start_page": 1964,
              "end_page": 1964,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.11 TIM15 prescaler (TIM15_PSC)",
              "file": "10_sections/5e348a254da9__43-5-11-tim15-prescaler-tim15-psc.md",
              "children": []
            },
            {
              "id": "e2f1025e5430",
              "title": "43.5.12 TIM15 auto-reload register (TIM15_ARR)",
              "slug": "43-5-12-tim15-auto-reload-register-tim15-arr",
              "level": 3,
              "start_page": 1964,
              "end_page": 1964,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.12 TIM15 auto-reload register (TIM15_ARR)",
              "file": "10_sections/e2f1025e5430__43-5-12-tim15-auto-reload-register-tim15-arr.md",
              "children": []
            },
            {
              "id": "87f9a65cc99f",
              "title": "43.5.13 TIM15 repetition counter register (TIM15_RCR)",
              "slug": "43-5-13-tim15-repetition-counter-register-tim15-rcr",
              "level": 3,
              "start_page": 1965,
              "end_page": 1965,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.13 TIM15 repetition counter register (TIM15_RCR)",
              "file": "10_sections/87f9a65cc99f__43-5-13-tim15-repetition-counter-register-tim15-rcr.md",
              "children": []
            },
            {
              "id": "bf87f8b6eebf",
              "title": "43.5.14 TIM15 capture/compare register 1 (TIM15_CCR1)",
              "slug": "43-5-14-tim15-capture-compare-register-1-tim15-ccr1",
              "level": 3,
              "start_page": 1965,
              "end_page": 1965,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.14 TIM15 capture/compare register 1 (TIM15_CCR1)",
              "file": "10_sections/bf87f8b6eebf__43-5-14-tim15-capture-compare-register-1-tim15-ccr1.md",
              "children": []
            },
            {
              "id": "0f745be96e99",
              "title": "43.5.15 TIM15 capture/compare register 2 (TIM15_CCR2)",
              "slug": "43-5-15-tim15-capture-compare-register-2-tim15-ccr2",
              "level": 3,
              "start_page": 1966,
              "end_page": 1968,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.15 TIM15 capture/compare register 2 (TIM15_CCR2)",
              "file": "10_sections/0f745be96e99__43-5-15-tim15-capture-compare-register-2-tim15-ccr2.md",
              "children": []
            },
            {
              "id": "d100046acb4f",
              "title": "43.5.16 TIM15 break and dead-time register (TIM15_BDTR)",
              "slug": "43-5-16-tim15-break-and-dead-time-register-tim15-bdtr",
              "level": 3,
              "start_page": 1966,
              "end_page": 1968,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.16 TIM15 break and dead-time register (TIM15_BDTR)",
              "file": "10_sections/d100046acb4f__43-5-16-tim15-break-and-dead-time-register-tim15-bdtr.md",
              "children": []
            },
            {
              "id": "7303fcef31c6",
              "title": "43.5.17 TIM15 DMA control register (TIM15_DCR)",
              "slug": "43-5-17-tim15-dma-control-register-tim15-dcr",
              "level": 3,
              "start_page": 1969,
              "end_page": 1969,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.17 TIM15 DMA control register (TIM15_DCR)",
              "file": "10_sections/7303fcef31c6__43-5-17-tim15-dma-control-register-tim15-dcr.md",
              "children": []
            },
            {
              "id": "4d479145acfb",
              "title": "43.5.18 TIM15 DMA address for full transfer (TIM15_DMAR)",
              "slug": "43-5-18-tim15-dma-address-for-full-transfer-tim15-dmar",
              "level": 3,
              "start_page": 1969,
              "end_page": 1969,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.18 TIM15 DMA address for full transfer (TIM15_DMAR)",
              "file": "10_sections/4d479145acfb__43-5-18-tim15-dma-address-for-full-transfer-tim15-dmar.md",
              "children": []
            },
            {
              "id": "05da7d23ac90",
              "title": "43.5.19 TIM15 alternate register 1 (TIM15_AF1)",
              "slug": "43-5-19-tim15-alternate-register-1-tim15-af1",
              "level": 3,
              "start_page": 1970,
              "end_page": 1970,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.19 TIM15 alternate register 1 (TIM15_AF1)",
              "file": "10_sections/05da7d23ac90__43-5-19-tim15-alternate-register-1-tim15-af1.md",
              "children": []
            },
            {
              "id": "015383151d96",
              "title": "43.5.20 TIM15 input selection register (TIM15_TISEL)",
              "slug": "43-5-20-tim15-input-selection-register-tim15-tisel",
              "level": 3,
              "start_page": 1971,
              "end_page": 1971,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.20 TIM15 input selection register (TIM15_TISEL)",
              "file": "10_sections/015383151d96__43-5-20-tim15-input-selection-register-tim15-tisel.md",
              "children": []
            },
            {
              "id": "17989b6c84f1",
              "title": "43.5.21 TIM15 register map",
              "slug": "43-5-21-tim15-register-map",
              "level": 3,
              "start_page": 1972,
              "end_page": 1973,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.21 TIM15 register map",
              "file": "10_sections/17989b6c84f1__43-5-21-tim15-register-map.md",
              "children": [
                {
                  "id": "bbefb4ee67f6",
                  "title": "Table 368. TIM15 register map and reset values",
                  "slug": "table-368-tim15-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1972,
                  "end_page": 1973,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.5 TIM15 registers > 43.5.21 TIM15 register map > Table 368. TIM15 register map and reset values",
                  "file": "10_sections/bbefb4ee67f6__table-368-tim15-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "ffa706ad4fc4",
          "title": "43.6 TIM16/TIM17 registers",
          "slug": "43-6-tim16-tim17-registers",
          "level": 2,
          "start_page": 1974,
          "end_page": 1996,
          "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers",
          "file": "10_sections/ffa706ad4fc4__43-6-tim16-tim17-registers.md",
          "children": [
            {
              "id": "bcdcbe0a9913",
              "title": "43.6.1 TIMx control register 1 (TIMx_CR1)(x = 16 to 17)",
              "slug": "43-6-1-timx-control-register-1-timx-cr1-x-16-to-17",
              "level": 3,
              "start_page": 1974,
              "end_page": 1974,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.1 TIMx control register 1 (TIMx_CR1)(x = 16 to 17)",
              "file": "10_sections/bcdcbe0a9913__43-6-1-timx-control-register-1-timx-cr1-x-16-to-17.md",
              "children": []
            },
            {
              "id": "db56f178ff1f",
              "title": "43.6.2 TIMx control register 2 (TIMx_CR2)(x = 16 to 17)",
              "slug": "43-6-2-timx-control-register-2-timx-cr2-x-16-to-17",
              "level": 3,
              "start_page": 1975,
              "end_page": 1975,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.2 TIMx control register 2 (TIMx_CR2)(x = 16 to 17)",
              "file": "10_sections/db56f178ff1f__43-6-2-timx-control-register-2-timx-cr2-x-16-to-17.md",
              "children": []
            },
            {
              "id": "9eb3170cc61a",
              "title": "43.6.3 TIMx DMA/interrupt enable register (TIMx_DIER)(x = 16 to 17)",
              "slug": "43-6-3-timx-dma-interrupt-enable-register-timx-dier-x-16-to-17",
              "level": 3,
              "start_page": 1976,
              "end_page": 1976,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.3 TIMx DMA/interrupt enable register (TIMx_DIER)(x = 16 to 17)",
              "file": "10_sections/9eb3170cc61a__43-6-3-timx-dma-interrupt-enable-register-timx-dier-x-16-to-17.md",
              "children": []
            },
            {
              "id": "c0945641eaa7",
              "title": "43.6.4 TIMx status register (TIMx_SR)(x = 16 to 17)",
              "slug": "43-6-4-timx-status-register-timx-sr-x-16-to-17",
              "level": 3,
              "start_page": 1977,
              "end_page": 1977,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.4 TIMx status register (TIMx_SR)(x = 16 to 17)",
              "file": "10_sections/c0945641eaa7__43-6-4-timx-status-register-timx-sr-x-16-to-17.md",
              "children": []
            },
            {
              "id": "0e8f92ad9ff6",
              "title": "43.6.5 TIMx event generation register (TIMx_EGR)(x = 16 to 17)",
              "slug": "43-6-5-timx-event-generation-register-timx-egr-x-16-to-17",
              "level": 3,
              "start_page": 1978,
              "end_page": 1978,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.5 TIMx event generation register (TIMx_EGR)(x = 16 to 17)",
              "file": "10_sections/0e8f92ad9ff6__43-6-5-timx-event-generation-register-timx-egr-x-16-to-17.md",
              "children": []
            },
            {
              "id": "0cf6abf46fce",
              "title": "43.6.6 TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 16 to 17)",
              "slug": "43-6-6-timx-capture-compare-mode-register-1-timx-ccmr1-x-16-to-17",
              "level": 3,
              "start_page": 1979,
              "end_page": 1979,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.6 TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 16 to 17)",
              "file": "10_sections/0cf6abf46fce__43-6-6-timx-capture-compare-mode-register-1-timx-ccmr1-x-16-to-17.md",
              "children": []
            },
            {
              "id": "493e265a9899",
              "title": "43.6.7 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 16 to 17)",
              "slug": "43-6-7-timx-capture-compare-mode-register-1-alternate-timx-ccmr1-x-16-to-17",
              "level": 3,
              "start_page": 1980,
              "end_page": 1981,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.7 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 16 to 17)",
              "file": "10_sections/493e265a9899__43-6-7-timx-capture-compare-mode-register-1-alternate-timx-ccmr1-x-16-to-17.md",
              "children": []
            },
            {
              "id": "fe2b326c5bab",
              "title": "43.6.8 TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17)",
              "slug": "43-6-8-timx-capture-compare-enable-register-timx-ccer-x-16-to-17",
              "level": 3,
              "start_page": 1982,
              "end_page": 1983,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.8 TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17)",
              "file": "10_sections/fe2b326c5bab__43-6-8-timx-capture-compare-enable-register-timx-ccer-x-16-to-17.md",
              "children": [
                {
                  "id": "5c83a9969e4e",
                  "title": "Table 369. Output control bits for complementary OCx and OCxN channels with break feature (TIM16/17)",
                  "slug": "table-369-output-control-bits-for-complementary-ocx-and-ocxn-channels-with-break-feature-tim16-17",
                  "level": 4,
                  "start_page": 1984,
                  "end_page": 1984,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.8 TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17) > Table 369. Output control bits for complementary OCx and OCxN channels with break feature (TIM16/17)",
                  "file": "10_sections/5c83a9969e4e__table-369-output-control-bits-for-complementary-ocx-and-ocxn-channels-with-break-feature-tim16-17.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c533019c11a1",
              "title": "43.6.9 TIMx counter (TIMx_CNT)(x = 16 to 17)",
              "slug": "43-6-9-timx-counter-timx-cnt-x-16-to-17",
              "level": 3,
              "start_page": 1984,
              "end_page": 1984,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.9 TIMx counter (TIMx_CNT)(x = 16 to 17)",
              "file": "10_sections/c533019c11a1__43-6-9-timx-counter-timx-cnt-x-16-to-17.md",
              "children": []
            },
            {
              "id": "82b78771b8e2",
              "title": "43.6.10 TIMx prescaler (TIMx_PSC)(x = 16 to 17)",
              "slug": "43-6-10-timx-prescaler-timx-psc-x-16-to-17",
              "level": 3,
              "start_page": 1985,
              "end_page": 1985,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.10 TIMx prescaler (TIMx_PSC)(x = 16 to 17)",
              "file": "10_sections/82b78771b8e2__43-6-10-timx-prescaler-timx-psc-x-16-to-17.md",
              "children": []
            },
            {
              "id": "60694a834de6",
              "title": "43.6.11 TIMx auto-reload register (TIMx_ARR)(x = 16 to 17)",
              "slug": "43-6-11-timx-auto-reload-register-timx-arr-x-16-to-17",
              "level": 3,
              "start_page": 1985,
              "end_page": 1985,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.11 TIMx auto-reload register (TIMx_ARR)(x = 16 to 17)",
              "file": "10_sections/60694a834de6__43-6-11-timx-auto-reload-register-timx-arr-x-16-to-17.md",
              "children": []
            },
            {
              "id": "200dc62188f8",
              "title": "43.6.12 TIMx repetition counter register (TIMx_RCR)(x = 16 to 17)",
              "slug": "43-6-12-timx-repetition-counter-register-timx-rcr-x-16-to-17",
              "level": 3,
              "start_page": 1986,
              "end_page": 1986,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.12 TIMx repetition counter register (TIMx_RCR)(x = 16 to 17)",
              "file": "10_sections/200dc62188f8__43-6-12-timx-repetition-counter-register-timx-rcr-x-16-to-17.md",
              "children": []
            },
            {
              "id": "c385b832d197",
              "title": "43.6.13 TIMx capture/compare register 1 (TIMx_CCR1)(x = 16 to 17)",
              "slug": "43-6-13-timx-capture-compare-register-1-timx-ccr1-x-16-to-17",
              "level": 3,
              "start_page": 1986,
              "end_page": 1986,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.13 TIMx capture/compare register 1 (TIMx_CCR1)(x = 16 to 17)",
              "file": "10_sections/c385b832d197__43-6-13-timx-capture-compare-register-1-timx-ccr1-x-16-to-17.md",
              "children": []
            },
            {
              "id": "61caec188f78",
              "title": "43.6.14 TIMx break and dead-time register (TIMx_BDTR)(x = 16 to 17)",
              "slug": "43-6-14-timx-break-and-dead-time-register-timx-bdtr-x-16-to-17",
              "level": 3,
              "start_page": 1987,
              "end_page": 1988,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.14 TIMx break and dead-time register (TIMx_BDTR)(x = 16 to 17)",
              "file": "10_sections/61caec188f78__43-6-14-timx-break-and-dead-time-register-timx-bdtr-x-16-to-17.md",
              "children": []
            },
            {
              "id": "e6b8ce82a989",
              "title": "43.6.15 TIMx DMA control register (TIMx_DCR)(x = 16 to 17)",
              "slug": "43-6-15-timx-dma-control-register-timx-dcr-x-16-to-17",
              "level": 3,
              "start_page": 1989,
              "end_page": 1989,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.15 TIMx DMA control register (TIMx_DCR)(x = 16 to 17)",
              "file": "10_sections/e6b8ce82a989__43-6-15-timx-dma-control-register-timx-dcr-x-16-to-17.md",
              "children": []
            },
            {
              "id": "f6095057c0f4",
              "title": "43.6.16 TIMx DMA address for full transfer (TIMx_DMAR)(x = 16 to 17)",
              "slug": "43-6-16-timx-dma-address-for-full-transfer-timx-dmar-x-16-to-17",
              "level": 3,
              "start_page": 1990,
              "end_page": 1990,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.16 TIMx DMA address for full transfer (TIMx_DMAR)(x = 16 to 17)",
              "file": "10_sections/f6095057c0f4__43-6-16-timx-dma-address-for-full-transfer-timx-dmar-x-16-to-17.md",
              "children": []
            },
            {
              "id": "4c3d35af3c86",
              "title": "43.6.17 TIM16 alternate function register 1 (TIM16_AF1)",
              "slug": "43-6-17-tim16-alternate-function-register-1-tim16-af1",
              "level": 3,
              "start_page": 1991,
              "end_page": 1991,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.17 TIM16 alternate function register 1 (TIM16_AF1)",
              "file": "10_sections/4c3d35af3c86__43-6-17-tim16-alternate-function-register-1-tim16-af1.md",
              "children": []
            },
            {
              "id": "abb7458ab5e1",
              "title": "43.6.18 TIM16 input selection register (TIM16_TISEL)",
              "slug": "43-6-18-tim16-input-selection-register-tim16-tisel",
              "level": 3,
              "start_page": 1992,
              "end_page": 1992,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.18 TIM16 input selection register (TIM16_TISEL)",
              "file": "10_sections/abb7458ab5e1__43-6-18-tim16-input-selection-register-tim16-tisel.md",
              "children": []
            },
            {
              "id": "d85314feef37",
              "title": "43.6.19 TIM17 alternate function register 1 (TIM17_AF1)",
              "slug": "43-6-19-tim17-alternate-function-register-1-tim17-af1",
              "level": 3,
              "start_page": 1993,
              "end_page": 1993,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.19 TIM17 alternate function register 1 (TIM17_AF1)",
              "file": "10_sections/d85314feef37__43-6-19-tim17-alternate-function-register-1-tim17-af1.md",
              "children": []
            },
            {
              "id": "907ac7948b5d",
              "title": "43.6.20 TIM17 input selection register (TIM17_TISEL)",
              "slug": "43-6-20-tim17-input-selection-register-tim17-tisel",
              "level": 3,
              "start_page": 1994,
              "end_page": 1994,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.20 TIM17 input selection register (TIM17_TISEL)",
              "file": "10_sections/907ac7948b5d__43-6-20-tim17-input-selection-register-tim17-tisel.md",
              "children": []
            },
            {
              "id": "405a349d0aa1",
              "title": "43.6.21 TIM16/TIM17 register map",
              "slug": "43-6-21-tim16-tim17-register-map",
              "level": 3,
              "start_page": 1995,
              "end_page": 1996,
              "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.21 TIM16/TIM17 register map",
              "file": "10_sections/405a349d0aa1__43-6-21-tim16-tim17-register-map.md",
              "children": [
                {
                  "id": "e4b1ec907078",
                  "title": "Table 370. TIM16/TIM17 register map and reset values",
                  "slug": "table-370-tim16-tim17-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 1995,
                  "end_page": 1996,
                  "breadcrumb": "43 General-purpose timers (TIM15/TIM16/TIM17) > 43.6 TIM16/TIM17 registers > 43.6.21 TIM16/TIM17 register map > Table 370. TIM16/TIM17 register map and reset values",
                  "file": "10_sections/e4b1ec907078__table-370-tim16-tim17-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "fe66091f4898",
      "title": "44 Basic timers (TIM6/TIM7)",
      "slug": "44-basic-timers-tim6-tim7",
      "level": 1,
      "start_page": 1997,
      "end_page": 2009,
      "breadcrumb": "44 Basic timers (TIM6/TIM7)",
      "file": "10_sections/fe66091f4898__44-basic-timers-tim6-tim7.md",
      "children": [
        {
          "id": "de67b185e46f",
          "title": "44.1 TIM6/TIM7 introduction",
          "slug": "44-1-tim6-tim7-introduction",
          "level": 2,
          "start_page": 1997,
          "end_page": 1997,
          "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.1 TIM6/TIM7 introduction",
          "file": "10_sections/de67b185e46f__44-1-tim6-tim7-introduction.md",
          "children": []
        },
        {
          "id": "83fddbf2828b",
          "title": "44.2 TIM6/TIM7 main features",
          "slug": "44-2-tim6-tim7-main-features",
          "level": 2,
          "start_page": 1997,
          "end_page": 1997,
          "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.2 TIM6/TIM7 main features",
          "file": "10_sections/83fddbf2828b__44-2-tim6-tim7-main-features.md",
          "children": [
            {
              "id": "33bd895998b1",
              "title": "Figure 556. Basic timer block diagram",
              "slug": "figure-556-basic-timer-block-diagram",
              "level": 3,
              "start_page": 1997,
              "end_page": 1997,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.2 TIM6/TIM7 main features > Figure 556. Basic timer block diagram",
              "file": "10_sections/33bd895998b1__figure-556-basic-timer-block-diagram.md",
              "children": []
            }
          ]
        },
        {
          "id": "a6d3ace22d3b",
          "title": "44.3 TIM6/TIM7 functional description",
          "slug": "44-3-tim6-tim7-functional-description",
          "level": 2,
          "start_page": 1998,
          "end_page": 2003,
          "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description",
          "file": "10_sections/a6d3ace22d3b__44-3-tim6-tim7-functional-description.md",
          "children": [
            {
              "id": "492850703320",
              "title": "44.3.1 Time-base unit",
              "slug": "44-3-1-time-base-unit",
              "level": 3,
              "start_page": 1998,
              "end_page": 1999,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.1 Time-base unit",
              "file": "10_sections/492850703320__44-3-1-time-base-unit.md",
              "children": [
                {
                  "id": "dabf3a9b235b",
                  "title": "Figure 557. Counter timing diagram with prescaler division change from 1 to 2",
                  "slug": "figure-557-counter-timing-diagram-with-prescaler-division-change-from-1-to-2",
                  "level": 4,
                  "start_page": 1999,
                  "end_page": 1999,
                  "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.1 Time-base unit > Figure 557. Counter timing diagram with prescaler division change from 1 to 2",
                  "file": "10_sections/dabf3a9b235b__figure-557-counter-timing-diagram-with-prescaler-division-change-from-1-to-2.md",
                  "children": []
                },
                {
                  "id": "fa3b6b918a00",
                  "title": "Figure 558. Counter timing diagram with prescaler division change from 1 to 4",
                  "slug": "figure-558-counter-timing-diagram-with-prescaler-division-change-from-1-to-4",
                  "level": 4,
                  "start_page": 1999,
                  "end_page": 1999,
                  "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.1 Time-base unit > Figure 558. Counter timing diagram with prescaler division change from 1 to 4",
                  "file": "10_sections/fa3b6b918a00__figure-558-counter-timing-diagram-with-prescaler-division-change-from-1-to-4.md",
                  "children": []
                }
              ]
            },
            {
              "id": "052f66d5d474",
              "title": "44.3.2 Counting mode",
              "slug": "44-3-2-counting-mode",
              "level": 3,
              "start_page": 2000,
              "end_page": 2002,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.2 Counting mode",
              "file": "10_sections/052f66d5d474__44-3-2-counting-mode.md",
              "children": [
                {
                  "id": "243a7e290db7",
                  "title": "Figure 559. Counter timing diagram, internal clock divided by 1",
                  "slug": "figure-559-counter-timing-diagram-internal-clock-divided-by-1",
                  "level": 4,
                  "start_page": 2000,
                  "end_page": 2000,
                  "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.2 Counting mode > Figure 559. Counter timing diagram, internal clock divided by 1",
                  "file": "10_sections/243a7e290db7__figure-559-counter-timing-diagram-internal-clock-divided-by-1.md",
                  "children": []
                },
                {
                  "id": "f56ffaeb393f",
                  "title": "Figure 560. Counter timing diagram, internal clock divided by 2",
                  "slug": "figure-560-counter-timing-diagram-internal-clock-divided-by-2",
                  "level": 4,
                  "start_page": 2001,
                  "end_page": 2001,
                  "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.2 Counting mode > Figure 560. Counter timing diagram, internal clock divided by 2",
                  "file": "10_sections/f56ffaeb393f__figure-560-counter-timing-diagram-internal-clock-divided-by-2.md",
                  "children": []
                },
                {
                  "id": "2daf3c2b1e98",
                  "title": "Figure 561. Counter timing diagram, internal clock divided by 4",
                  "slug": "figure-561-counter-timing-diagram-internal-clock-divided-by-4",
                  "level": 4,
                  "start_page": 2001,
                  "end_page": 2001,
                  "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.2 Counting mode > Figure 561. Counter timing diagram, internal clock divided by 4",
                  "file": "10_sections/2daf3c2b1e98__figure-561-counter-timing-diagram-internal-clock-divided-by-4.md",
                  "children": []
                },
                {
                  "id": "e521604de6ca",
                  "title": "Figure 562. Counter timing diagram, internal clock divided by N",
                  "slug": "figure-562-counter-timing-diagram-internal-clock-divided-by-n",
                  "level": 4,
                  "start_page": 2002,
                  "end_page": 2002,
                  "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.2 Counting mode > Figure 562. Counter timing diagram, internal clock divided by N",
                  "file": "10_sections/e521604de6ca__figure-562-counter-timing-diagram-internal-clock-divided-by-n.md",
                  "children": []
                },
                {
                  "id": "2d1a3c6677c2",
                  "title": "Figure 563. Counter timing diagram, update event when ARPE = 0 (TIMx_ARR not preloaded)",
                  "slug": "figure-563-counter-timing-diagram-update-event-when-arpe-0-timx-arr-not-preloaded",
                  "level": 4,
                  "start_page": 2002,
                  "end_page": 2002,
                  "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.2 Counting mode > Figure 563. Counter timing diagram, update event when ARPE = 0 (TIMx_ARR not preloaded)",
                  "file": "10_sections/2d1a3c6677c2__figure-563-counter-timing-diagram-update-event-when-arpe-0-timx-arr-not-preloaded.md",
                  "children": []
                },
                {
                  "id": "1f1fcf9fb930",
                  "title": "Figure 564. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)",
                  "slug": "figure-564-counter-timing-diagram-update-event-when-arpe-1-timx-arr-preloaded",
                  "level": 4,
                  "start_page": 2003,
                  "end_page": 2003,
                  "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.2 Counting mode > Figure 564. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)",
                  "file": "10_sections/1f1fcf9fb930__figure-564-counter-timing-diagram-update-event-when-arpe-1-timx-arr-preloaded.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ca31d50f54da",
              "title": "44.3.3 UIF bit remapping",
              "slug": "44-3-3-uif-bit-remapping",
              "level": 3,
              "start_page": 2003,
              "end_page": 2003,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.3 UIF bit remapping",
              "file": "10_sections/ca31d50f54da__44-3-3-uif-bit-remapping.md",
              "children": []
            },
            {
              "id": "916020e74bf4",
              "title": "44.3.4 Clock source",
              "slug": "44-3-4-clock-source",
              "level": 3,
              "start_page": 2003,
              "end_page": 2003,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.4 Clock source",
              "file": "10_sections/916020e74bf4__44-3-4-clock-source.md",
              "children": [
                {
                  "id": "bc31c84d0696",
                  "title": "Figure 565. Control circuit in normal mode, internal clock divided by 1",
                  "slug": "figure-565-control-circuit-in-normal-mode-internal-clock-divided-by-1",
                  "level": 4,
                  "start_page": 2004,
                  "end_page": 2005,
                  "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.4 Clock source > Figure 565. Control circuit in normal mode, internal clock divided by 1",
                  "file": "10_sections/bc31c84d0696__figure-565-control-circuit-in-normal-mode-internal-clock-divided-by-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3bcedc67a68d",
              "title": "44.3.5 Debug mode",
              "slug": "44-3-5-debug-mode",
              "level": 3,
              "start_page": 2004,
              "end_page": 2005,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.3 TIM6/TIM7 functional description > 44.3.5 Debug mode",
              "file": "10_sections/3bcedc67a68d__44-3-5-debug-mode.md",
              "children": []
            }
          ]
        },
        {
          "id": "504e9e37d8e2",
          "title": "44.4 TIM6/TIM7 registers",
          "slug": "44-4-tim6-tim7-registers",
          "level": 2,
          "start_page": 2004,
          "end_page": 2009,
          "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.4 TIM6/TIM7 registers",
          "file": "10_sections/504e9e37d8e2__44-4-tim6-tim7-registers.md",
          "children": [
            {
              "id": "f1f4b66c7c20",
              "title": "44.4.1 TIMx control register 1 (TIMx_CR1)(x = 6 to 7)",
              "slug": "44-4-1-timx-control-register-1-timx-cr1-x-6-to-7",
              "level": 3,
              "start_page": 2004,
              "end_page": 2005,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.4 TIM6/TIM7 registers > 44.4.1 TIMx control register 1 (TIMx_CR1)(x = 6 to 7)",
              "file": "10_sections/f1f4b66c7c20__44-4-1-timx-control-register-1-timx-cr1-x-6-to-7.md",
              "children": []
            },
            {
              "id": "d1485bf50b8a",
              "title": "44.4.2 TIMx control register 2 (TIMx_CR2)(x = 6 to 7)",
              "slug": "44-4-2-timx-control-register-2-timx-cr2-x-6-to-7",
              "level": 3,
              "start_page": 2006,
              "end_page": 2006,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.4 TIM6/TIM7 registers > 44.4.2 TIMx control register 2 (TIMx_CR2)(x = 6 to 7)",
              "file": "10_sections/d1485bf50b8a__44-4-2-timx-control-register-2-timx-cr2-x-6-to-7.md",
              "children": []
            },
            {
              "id": "1666b5b31786",
              "title": "44.4.3 TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 6 to 7)",
              "slug": "44-4-3-timx-dma-interrupt-enable-register-timx-dier-x-6-to-7",
              "level": 3,
              "start_page": 2006,
              "end_page": 2006,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.4 TIM6/TIM7 registers > 44.4.3 TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 6 to 7)",
              "file": "10_sections/1666b5b31786__44-4-3-timx-dma-interrupt-enable-register-timx-dier-x-6-to-7.md",
              "children": []
            },
            {
              "id": "af1db33fa9cf",
              "title": "44.4.4 TIMx status register (TIMx_SR)(x = 6 to 7)",
              "slug": "44-4-4-timx-status-register-timx-sr-x-6-to-7",
              "level": 3,
              "start_page": 2007,
              "end_page": 2007,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.4 TIM6/TIM7 registers > 44.4.4 TIMx status register (TIMx_SR)(x = 6 to 7)",
              "file": "10_sections/af1db33fa9cf__44-4-4-timx-status-register-timx-sr-x-6-to-7.md",
              "children": []
            },
            {
              "id": "0ab24034ce31",
              "title": "44.4.5 TIMx event generation register (TIMx_EGR)(x = 6 to 7)",
              "slug": "44-4-5-timx-event-generation-register-timx-egr-x-6-to-7",
              "level": 3,
              "start_page": 2007,
              "end_page": 2007,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.4 TIM6/TIM7 registers > 44.4.5 TIMx event generation register (TIMx_EGR)(x = 6 to 7)",
              "file": "10_sections/0ab24034ce31__44-4-5-timx-event-generation-register-timx-egr-x-6-to-7.md",
              "children": []
            },
            {
              "id": "e1343f0d83bb",
              "title": "44.4.6 TIMx counter (TIMx_CNT)(x = 6 to 7)",
              "slug": "44-4-6-timx-counter-timx-cnt-x-6-to-7",
              "level": 3,
              "start_page": 2007,
              "end_page": 2007,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.4 TIM6/TIM7 registers > 44.4.6 TIMx counter (TIMx_CNT)(x = 6 to 7)",
              "file": "10_sections/e1343f0d83bb__44-4-6-timx-counter-timx-cnt-x-6-to-7.md",
              "children": []
            },
            {
              "id": "65e34d544fa6",
              "title": "44.4.7 TIMx prescaler (TIMx_PSC)(x = 6 to 7)",
              "slug": "44-4-7-timx-prescaler-timx-psc-x-6-to-7",
              "level": 3,
              "start_page": 2008,
              "end_page": 2008,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.4 TIM6/TIM7 registers > 44.4.7 TIMx prescaler (TIMx_PSC)(x = 6 to 7)",
              "file": "10_sections/65e34d544fa6__44-4-7-timx-prescaler-timx-psc-x-6-to-7.md",
              "children": []
            },
            {
              "id": "318ef068e6c1",
              "title": "44.4.8 TIMx auto-reload register (TIMx_ARR)(x = 6 to 7)",
              "slug": "44-4-8-timx-auto-reload-register-timx-arr-x-6-to-7",
              "level": 3,
              "start_page": 2008,
              "end_page": 2008,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.4 TIM6/TIM7 registers > 44.4.8 TIMx auto-reload register (TIMx_ARR)(x = 6 to 7)",
              "file": "10_sections/318ef068e6c1__44-4-8-timx-auto-reload-register-timx-arr-x-6-to-7.md",
              "children": []
            },
            {
              "id": "e71e2227749f",
              "title": "44.4.9 TIMx register map",
              "slug": "44-4-9-timx-register-map",
              "level": 3,
              "start_page": 2009,
              "end_page": 2009,
              "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.4 TIM6/TIM7 registers > 44.4.9 TIMx register map",
              "file": "10_sections/e71e2227749f__44-4-9-timx-register-map.md",
              "children": [
                {
                  "id": "bb0259a20871",
                  "title": "Table 371. TIMx register map and reset values",
                  "slug": "table-371-timx-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2009,
                  "end_page": 2009,
                  "breadcrumb": "44 Basic timers (TIM6/TIM7) > 44.4 TIM6/TIM7 registers > 44.4.9 TIMx register map > Table 371. TIMx register map and reset values",
                  "file": "10_sections/bb0259a20871__table-371-timx-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "80a169b0cc59",
      "title": "45 Low-power timer (LPTIM)",
      "slug": "45-low-power-timer-lptim",
      "level": 1,
      "start_page": 2010,
      "end_page": 2037,
      "breadcrumb": "45 Low-power timer (LPTIM)",
      "file": "10_sections/80a169b0cc59__45-low-power-timer-lptim.md",
      "children": [
        {
          "id": "b404793cdfb6",
          "title": "45.1 Introduction",
          "slug": "45-1-introduction",
          "level": 2,
          "start_page": 2010,
          "end_page": 2010,
          "breadcrumb": "45 Low-power timer (LPTIM) > 45.1 Introduction",
          "file": "10_sections/b404793cdfb6__45-1-introduction.md",
          "children": []
        },
        {
          "id": "9b4896ad505c",
          "title": "45.2 LPTIM main features",
          "slug": "45-2-lptim-main-features",
          "level": 2,
          "start_page": 2010,
          "end_page": 2010,
          "breadcrumb": "45 Low-power timer (LPTIM) > 45.2 LPTIM main features",
          "file": "10_sections/9b4896ad505c__45-2-lptim-main-features.md",
          "children": []
        },
        {
          "id": "4f9d94291b23",
          "title": "45.3 LPTIM implementation",
          "slug": "45-3-lptim-implementation",
          "level": 2,
          "start_page": 2011,
          "end_page": 2024,
          "breadcrumb": "45 Low-power timer (LPTIM) > 45.3 LPTIM implementation",
          "file": "10_sections/4f9d94291b23__45-3-lptim-implementation.md",
          "children": [
            {
              "id": "75aec6f19164",
              "title": "Table 372. STM32H745/755 and STM32H747/757 LPTIM features",
              "slug": "table-372-stm32h745-755-and-stm32h747-757-lptim-features",
              "level": 3,
              "start_page": 2011,
              "end_page": 2012,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.3 LPTIM implementation > Table 372. STM32H745/755 and STM32H747/757 LPTIM features",
              "file": "10_sections/75aec6f19164__table-372-stm32h745-755-and-stm32h747-757-lptim-features.md",
              "children": []
            }
          ]
        },
        {
          "id": "d379bf3420d7",
          "title": "45.4 LPTIM functional description",
          "slug": "45-4-lptim-functional-description",
          "level": 2,
          "start_page": 2011,
          "end_page": 2024,
          "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description",
          "file": "10_sections/d379bf3420d7__45-4-lptim-functional-description.md",
          "children": [
            {
              "id": "0e28cab3c5b2",
              "title": "45.4.1 LPTIM block diagram",
              "slug": "45-4-1-lptim-block-diagram",
              "level": 3,
              "start_page": 2011,
              "end_page": 2012,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.1 LPTIM block diagram",
              "file": "10_sections/0e28cab3c5b2__45-4-1-lptim-block-diagram.md",
              "children": [
                {
                  "id": "1c8153fe25fe",
                  "title": "Figure 566. Low-power timer block diagram (LPTIM1 and LPTIM2)",
                  "slug": "figure-566-low-power-timer-block-diagram-lptim1-and-lptim2",
                  "level": 4,
                  "start_page": 2011,
                  "end_page": 2011,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.1 LPTIM block diagram > Figure 566. Low-power timer block diagram (LPTIM1 and LPTIM2)",
                  "file": "10_sections/1c8153fe25fe__figure-566-low-power-timer-block-diagram-lptim1-and-lptim2.md",
                  "children": []
                },
                {
                  "id": "b7d8226cd4cf",
                  "title": "Figure 567. Low-power timer block diagram (LPTIM3)",
                  "slug": "figure-567-low-power-timer-block-diagram-lptim3",
                  "level": 4,
                  "start_page": 2012,
                  "end_page": 2012,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.1 LPTIM block diagram > Figure 567. Low-power timer block diagram (LPTIM3)",
                  "file": "10_sections/b7d8226cd4cf__figure-567-low-power-timer-block-diagram-lptim3.md",
                  "children": []
                },
                {
                  "id": "7ba732a25c74",
                  "title": "Figure 568. Low-power timer block diagram (LPTIM4 and LPTIM5)",
                  "slug": "figure-568-low-power-timer-block-diagram-lptim4-and-lptim5",
                  "level": 4,
                  "start_page": 2012,
                  "end_page": 2012,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.1 LPTIM block diagram > Figure 568. Low-power timer block diagram (LPTIM4 and LPTIM5)",
                  "file": "10_sections/7ba732a25c74__figure-568-low-power-timer-block-diagram-lptim4-and-lptim5.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2af9bb14a6ef",
              "title": "45.4.2 LPTIM pins and internal signals",
              "slug": "45-4-2-lptim-pins-and-internal-signals",
              "level": 3,
              "start_page": 2013,
              "end_page": 2015,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.2 LPTIM pins and internal signals",
              "file": "10_sections/2af9bb14a6ef__45-4-2-lptim-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "5fee2bf6542a",
                  "title": "Table 373. LPTIM input/output pins",
                  "slug": "table-373-lptim-input-output-pins",
                  "level": 4,
                  "start_page": 2013,
                  "end_page": 2013,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.2 LPTIM pins and internal signals > Table 373. LPTIM input/output pins",
                  "file": "10_sections/5fee2bf6542a__table-373-lptim-input-output-pins.md",
                  "children": []
                },
                {
                  "id": "1ff460367ba5",
                  "title": "Table 374. LPTIM internal signals",
                  "slug": "table-374-lptim-internal-signals",
                  "level": 4,
                  "start_page": 2013,
                  "end_page": 2013,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.2 LPTIM pins and internal signals > Table 374. LPTIM internal signals",
                  "file": "10_sections/1ff460367ba5__table-374-lptim-internal-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "aaffbeb7854b",
              "title": "45.4.3 LPTIM input and trigger mapping",
              "slug": "45-4-3-lptim-input-and-trigger-mapping",
              "level": 3,
              "start_page": 2013,
              "end_page": 2015,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.3 LPTIM input and trigger mapping",
              "file": "10_sections/aaffbeb7854b__45-4-3-lptim-input-and-trigger-mapping.md",
              "children": [
                {
                  "id": "5c451ed0eab7",
                  "title": "Table 375. LPTIM1 external trigger connection",
                  "slug": "table-375-lptim1-external-trigger-connection",
                  "level": 4,
                  "start_page": 2013,
                  "end_page": 2013,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.3 LPTIM input and trigger mapping > Table 375. LPTIM1 external trigger connection",
                  "file": "10_sections/5c451ed0eab7__table-375-lptim1-external-trigger-connection.md",
                  "children": []
                },
                {
                  "id": "9e30c4b261fb",
                  "title": "Table 376. LPTIM2 external trigger connection",
                  "slug": "table-376-lptim2-external-trigger-connection",
                  "level": 4,
                  "start_page": 2014,
                  "end_page": 2014,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.3 LPTIM input and trigger mapping > Table 376. LPTIM2 external trigger connection",
                  "file": "10_sections/9e30c4b261fb__table-376-lptim2-external-trigger-connection.md",
                  "children": []
                },
                {
                  "id": "b7b0b3146066",
                  "title": "Table 377. LPTIM3 external trigger connection",
                  "slug": "table-377-lptim3-external-trigger-connection",
                  "level": 4,
                  "start_page": 2014,
                  "end_page": 2014,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.3 LPTIM input and trigger mapping > Table 377. LPTIM3 external trigger connection",
                  "file": "10_sections/b7b0b3146066__table-377-lptim3-external-trigger-connection.md",
                  "children": []
                },
                {
                  "id": "d1797fb90a06",
                  "title": "Table 378. LPTIM4 external trigger connection",
                  "slug": "table-378-lptim4-external-trigger-connection",
                  "level": 4,
                  "start_page": 2014,
                  "end_page": 2014,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.3 LPTIM input and trigger mapping > Table 378. LPTIM4 external trigger connection",
                  "file": "10_sections/d1797fb90a06__table-378-lptim4-external-trigger-connection.md",
                  "children": []
                },
                {
                  "id": "2e0e62a4dc04",
                  "title": "Table 379. LPTIM5 external trigger connection",
                  "slug": "table-379-lptim5-external-trigger-connection",
                  "level": 4,
                  "start_page": 2015,
                  "end_page": 2015,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.3 LPTIM input and trigger mapping > Table 379. LPTIM5 external trigger connection",
                  "file": "10_sections/2e0e62a4dc04__table-379-lptim5-external-trigger-connection.md",
                  "children": []
                },
                {
                  "id": "1a1daa642f37",
                  "title": "Table 380. LPTIM1 input 1 connection",
                  "slug": "table-380-lptim1-input-1-connection",
                  "level": 4,
                  "start_page": 2015,
                  "end_page": 2015,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.3 LPTIM input and trigger mapping > Table 380. LPTIM1 input 1 connection",
                  "file": "10_sections/1a1daa642f37__table-380-lptim1-input-1-connection.md",
                  "children": []
                },
                {
                  "id": "3b812b71b81d",
                  "title": "Table 381. LPTIM1 input 2 connection",
                  "slug": "table-381-lptim1-input-2-connection",
                  "level": 4,
                  "start_page": 2015,
                  "end_page": 2015,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.3 LPTIM input and trigger mapping > Table 381. LPTIM1 input 2 connection",
                  "file": "10_sections/3b812b71b81d__table-381-lptim1-input-2-connection.md",
                  "children": []
                },
                {
                  "id": "5ce0d6bb53b7",
                  "title": "Table 382. LPTIM2 input 1 connection",
                  "slug": "table-382-lptim2-input-1-connection",
                  "level": 4,
                  "start_page": 2015,
                  "end_page": 2015,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.3 LPTIM input and trigger mapping > Table 382. LPTIM2 input 1 connection",
                  "file": "10_sections/5ce0d6bb53b7__table-382-lptim2-input-1-connection.md",
                  "children": []
                },
                {
                  "id": "64d25d640ed7",
                  "title": "Table 383. LPTIM2 input 2 connection",
                  "slug": "table-383-lptim2-input-2-connection",
                  "level": 4,
                  "start_page": 2016,
                  "end_page": 2016,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.3 LPTIM input and trigger mapping > Table 383. LPTIM2 input 2 connection",
                  "file": "10_sections/64d25d640ed7__table-383-lptim2-input-2-connection.md",
                  "children": []
                },
                {
                  "id": "5a107020898c",
                  "title": "Table 384. LPTIM3 input 1 connection",
                  "slug": "table-384-lptim3-input-1-connection",
                  "level": 4,
                  "start_page": 2016,
                  "end_page": 2016,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.3 LPTIM input and trigger mapping > Table 384. LPTIM3 input 1 connection",
                  "file": "10_sections/5a107020898c__table-384-lptim3-input-1-connection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6e1b98b83a8d",
              "title": "45.4.4 LPTIM reset and clocks",
              "slug": "45-4-4-lptim-reset-and-clocks",
              "level": 3,
              "start_page": 2016,
              "end_page": 2016,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.4 LPTIM reset and clocks",
              "file": "10_sections/6e1b98b83a8d__45-4-4-lptim-reset-and-clocks.md",
              "children": []
            },
            {
              "id": "82245f72cc09",
              "title": "45.4.5 Glitch filter",
              "slug": "45-4-5-glitch-filter",
              "level": 3,
              "start_page": 2016,
              "end_page": 2016,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.5 Glitch filter",
              "file": "10_sections/82245f72cc09__45-4-5-glitch-filter.md",
              "children": [
                {
                  "id": "d257eff4a6a7",
                  "title": "Figure 569. Glitch filter timing diagram",
                  "slug": "figure-569-glitch-filter-timing-diagram",
                  "level": 4,
                  "start_page": 2017,
                  "end_page": 2017,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.5 Glitch filter > Figure 569. Glitch filter timing diagram",
                  "file": "10_sections/d257eff4a6a7__figure-569-glitch-filter-timing-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2d667c7ff679",
              "title": "45.4.6 Prescaler",
              "slug": "45-4-6-prescaler",
              "level": 3,
              "start_page": 2017,
              "end_page": 2017,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.6 Prescaler",
              "file": "10_sections/2d667c7ff679__45-4-6-prescaler.md",
              "children": [
                {
                  "id": "8b00ba2c4707",
                  "title": "Table 385. Prescaler division ratios",
                  "slug": "table-385-prescaler-division-ratios",
                  "level": 4,
                  "start_page": 2017,
                  "end_page": 2017,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.6 Prescaler > Table 385. Prescaler division ratios",
                  "file": "10_sections/8b00ba2c4707__table-385-prescaler-division-ratios.md",
                  "children": []
                }
              ]
            },
            {
              "id": "53d115265f05",
              "title": "45.4.7 Trigger multiplexer",
              "slug": "45-4-7-trigger-multiplexer",
              "level": 3,
              "start_page": 2018,
              "end_page": 2019,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.7 Trigger multiplexer",
              "file": "10_sections/53d115265f05__45-4-7-trigger-multiplexer.md",
              "children": []
            },
            {
              "id": "38504c86b2cd",
              "title": "45.4.8 Operating mode",
              "slug": "45-4-8-operating-mode",
              "level": 3,
              "start_page": 2018,
              "end_page": 2019,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.8 Operating mode",
              "file": "10_sections/38504c86b2cd__45-4-8-operating-mode.md",
              "children": [
                {
                  "id": "57400485303a",
                  "title": "Figure 570. LPTIM output waveform, single counting mode configuration",
                  "slug": "figure-570-lptim-output-waveform-single-counting-mode-configuration",
                  "level": 4,
                  "start_page": 2019,
                  "end_page": 2019,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.8 Operating mode > Figure 570. LPTIM output waveform, single counting mode configuration",
                  "file": "10_sections/57400485303a__figure-570-lptim-output-waveform-single-counting-mode-configuration.md",
                  "children": []
                },
                {
                  "id": "a589d5b7da84",
                  "title": "Figure 571. LPTIM output waveform, Single counting mode configuration and Set-once mode activated (WAVE bit is set)",
                  "slug": "figure-571-lptim-output-waveform-single-counting-mode-configuration-and-set-once-mode-activated-wave-bit-is-set",
                  "level": 4,
                  "start_page": 2019,
                  "end_page": 2019,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.8 Operating mode > Figure 571. LPTIM output waveform, Single counting mode configuration and Set-once mode activated (WAVE bit is set)",
                  "file": "10_sections/a589d5b7da84__figure-571-lptim-output-waveform-single-counting-mode-configuration-and-set-once-mode-activated-wave-bit-is-set.md",
                  "children": []
                },
                {
                  "id": "b4e924b9da36",
                  "title": "Figure 572. LPTIM output waveform, Continuous counting mode configuration",
                  "slug": "figure-572-lptim-output-waveform-continuous-counting-mode-configuration",
                  "level": 4,
                  "start_page": 2020,
                  "end_page": 2020,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.8 Operating mode > Figure 572. LPTIM output waveform, Continuous counting mode configuration",
                  "file": "10_sections/b4e924b9da36__figure-572-lptim-output-waveform-continuous-counting-mode-configuration.md",
                  "children": []
                }
              ]
            },
            {
              "id": "835a224c9302",
              "title": "45.4.9 Timeout function",
              "slug": "45-4-9-timeout-function",
              "level": 3,
              "start_page": 2020,
              "end_page": 2020,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.9 Timeout function",
              "file": "10_sections/835a224c9302__45-4-9-timeout-function.md",
              "children": []
            },
            {
              "id": "6b05dbd3ee32",
              "title": "45.4.10 Waveform generation",
              "slug": "45-4-10-waveform-generation",
              "level": 3,
              "start_page": 2020,
              "end_page": 2020,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.10 Waveform generation",
              "file": "10_sections/6b05dbd3ee32__45-4-10-waveform-generation.md",
              "children": [
                {
                  "id": "d0457d4ce91b",
                  "title": "Figure 573. Waveform generation",
                  "slug": "figure-573-waveform-generation",
                  "level": 4,
                  "start_page": 2021,
                  "end_page": 2021,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.10 Waveform generation > Figure 573. Waveform generation",
                  "file": "10_sections/d0457d4ce91b__figure-573-waveform-generation.md",
                  "children": []
                }
              ]
            },
            {
              "id": "cadda1ad6bd3",
              "title": "45.4.11 Register update",
              "slug": "45-4-11-register-update",
              "level": 3,
              "start_page": 2021,
              "end_page": 2021,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.11 Register update",
              "file": "10_sections/cadda1ad6bd3__45-4-11-register-update.md",
              "children": []
            },
            {
              "id": "91700b6cba6d",
              "title": "45.4.12 Counter mode",
              "slug": "45-4-12-counter-mode",
              "level": 3,
              "start_page": 2022,
              "end_page": 2022,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.12 Counter mode",
              "file": "10_sections/91700b6cba6d__45-4-12-counter-mode.md",
              "children": []
            },
            {
              "id": "e333f74cee53",
              "title": "45.4.13 Timer enable",
              "slug": "45-4-13-timer-enable",
              "level": 3,
              "start_page": 2022,
              "end_page": 2022,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.13 Timer enable",
              "file": "10_sections/e333f74cee53__45-4-13-timer-enable.md",
              "children": []
            },
            {
              "id": "75d3b3a62e82",
              "title": "45.4.14 Timer counter reset",
              "slug": "45-4-14-timer-counter-reset",
              "level": 3,
              "start_page": 2023,
              "end_page": 2024,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.14 Timer counter reset",
              "file": "10_sections/75d3b3a62e82__45-4-14-timer-counter-reset.md",
              "children": []
            },
            {
              "id": "2d916d2ca80e",
              "title": "45.4.15 Encoder mode",
              "slug": "45-4-15-encoder-mode",
              "level": 3,
              "start_page": 2023,
              "end_page": 2024,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.15 Encoder mode",
              "file": "10_sections/2d916d2ca80e__45-4-15-encoder-mode.md",
              "children": [
                {
                  "id": "ec878a77b7e0",
                  "title": "Table 386. Encoder counting scenarios",
                  "slug": "table-386-encoder-counting-scenarios",
                  "level": 4,
                  "start_page": 2024,
                  "end_page": 2024,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.15 Encoder mode > Table 386. Encoder counting scenarios",
                  "file": "10_sections/ec878a77b7e0__table-386-encoder-counting-scenarios.md",
                  "children": []
                },
                {
                  "id": "e6bcab8629ea",
                  "title": "Figure 574. Encoder mode counting sequence",
                  "slug": "figure-574-encoder-mode-counting-sequence",
                  "level": 4,
                  "start_page": 2025,
                  "end_page": 2025,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.15 Encoder mode > Figure 574. Encoder mode counting sequence",
                  "file": "10_sections/e6bcab8629ea__figure-574-encoder-mode-counting-sequence.md",
                  "children": []
                }
              ]
            },
            {
              "id": "797c438701b0",
              "title": "45.4.16 Debug mode",
              "slug": "45-4-16-debug-mode",
              "level": 3,
              "start_page": 2025,
              "end_page": 2025,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.4 LPTIM functional description > 45.4.16 Debug mode",
              "file": "10_sections/797c438701b0__45-4-16-debug-mode.md",
              "children": []
            }
          ]
        },
        {
          "id": "18b4671c86b5",
          "title": "45.5 LPTIM low-power modes",
          "slug": "45-5-lptim-low-power-modes",
          "level": 2,
          "start_page": 2025,
          "end_page": 2025,
          "breadcrumb": "45 Low-power timer (LPTIM) > 45.5 LPTIM low-power modes",
          "file": "10_sections/18b4671c86b5__45-5-lptim-low-power-modes.md",
          "children": [
            {
              "id": "96a79180a1f8",
              "title": "Table 387. Effect of low-power modes on the LPTIM",
              "slug": "table-387-effect-of-low-power-modes-on-the-lptim",
              "level": 3,
              "start_page": 2025,
              "end_page": 2025,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.5 LPTIM low-power modes > Table 387. Effect of low-power modes on the LPTIM",
              "file": "10_sections/96a79180a1f8__table-387-effect-of-low-power-modes-on-the-lptim.md",
              "children": []
            }
          ]
        },
        {
          "id": "65d7f6722edf",
          "title": "45.6 LPTIM interrupts",
          "slug": "45-6-lptim-interrupts",
          "level": 2,
          "start_page": 2026,
          "end_page": 2037,
          "breadcrumb": "45 Low-power timer (LPTIM) > 45.6 LPTIM interrupts",
          "file": "10_sections/65d7f6722edf__45-6-lptim-interrupts.md",
          "children": [
            {
              "id": "900270bbf6c9",
              "title": "Table 388. Interrupt events",
              "slug": "table-388-interrupt-events",
              "level": 3,
              "start_page": 2026,
              "end_page": 2026,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.6 LPTIM interrupts > Table 388. Interrupt events",
              "file": "10_sections/900270bbf6c9__table-388-interrupt-events.md",
              "children": []
            }
          ]
        },
        {
          "id": "5ee61f34de96",
          "title": "45.7 LPTIM registers",
          "slug": "45-7-lptim-registers",
          "level": 2,
          "start_page": 2026,
          "end_page": 2037,
          "breadcrumb": "45 Low-power timer (LPTIM) > 45.7 LPTIM registers",
          "file": "10_sections/5ee61f34de96__45-7-lptim-registers.md",
          "children": [
            {
              "id": "53f1f50ed794",
              "title": "45.7.1 LPTIM interrupt and status register (LPTIM_ISR)",
              "slug": "45-7-1-lptim-interrupt-and-status-register-lptim-isr",
              "level": 3,
              "start_page": 2027,
              "end_page": 2027,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.7 LPTIM registers > 45.7.1 LPTIM interrupt and status register (LPTIM_ISR)",
              "file": "10_sections/53f1f50ed794__45-7-1-lptim-interrupt-and-status-register-lptim-isr.md",
              "children": []
            },
            {
              "id": "cd4eb1c02a30",
              "title": "45.7.2 LPTIM interrupt clear register (LPTIM_ICR)",
              "slug": "45-7-2-lptim-interrupt-clear-register-lptim-icr",
              "level": 3,
              "start_page": 2028,
              "end_page": 2028,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.7 LPTIM registers > 45.7.2 LPTIM interrupt clear register (LPTIM_ICR)",
              "file": "10_sections/cd4eb1c02a30__45-7-2-lptim-interrupt-clear-register-lptim-icr.md",
              "children": []
            },
            {
              "id": "a3ebe39427fb",
              "title": "45.7.3 LPTIM interrupt enable register (LPTIM_IER)",
              "slug": "45-7-3-lptim-interrupt-enable-register-lptim-ier",
              "level": 3,
              "start_page": 2028,
              "end_page": 2028,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.7 LPTIM registers > 45.7.3 LPTIM interrupt enable register (LPTIM_IER)",
              "file": "10_sections/a3ebe39427fb__45-7-3-lptim-interrupt-enable-register-lptim-ier.md",
              "children": []
            },
            {
              "id": "8792361281ab",
              "title": "45.7.4 LPTIM configuration register (LPTIM_CFGR)",
              "slug": "45-7-4-lptim-configuration-register-lptim-cfgr",
              "level": 3,
              "start_page": 2029,
              "end_page": 2031,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.7 LPTIM registers > 45.7.4 LPTIM configuration register (LPTIM_CFGR)",
              "file": "10_sections/8792361281ab__45-7-4-lptim-configuration-register-lptim-cfgr.md",
              "children": []
            },
            {
              "id": "2542d3239603",
              "title": "45.7.5 LPTIM control register (LPTIM_CR)",
              "slug": "45-7-5-lptim-control-register-lptim-cr",
              "level": 3,
              "start_page": 2032,
              "end_page": 2033,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.7 LPTIM registers > 45.7.5 LPTIM control register (LPTIM_CR)",
              "file": "10_sections/2542d3239603__45-7-5-lptim-control-register-lptim-cr.md",
              "children": []
            },
            {
              "id": "14639f061a1e",
              "title": "45.7.6 LPTIM compare register (LPTIM_CMP)",
              "slug": "45-7-6-lptim-compare-register-lptim-cmp",
              "level": 3,
              "start_page": 2034,
              "end_page": 2034,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.7 LPTIM registers > 45.7.6 LPTIM compare register (LPTIM_CMP)",
              "file": "10_sections/14639f061a1e__45-7-6-lptim-compare-register-lptim-cmp.md",
              "children": []
            },
            {
              "id": "a4f9fae491b3",
              "title": "45.7.7 LPTIM autoreload register (LPTIM_ARR)",
              "slug": "45-7-7-lptim-autoreload-register-lptim-arr",
              "level": 3,
              "start_page": 2034,
              "end_page": 2034,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.7 LPTIM registers > 45.7.7 LPTIM autoreload register (LPTIM_ARR)",
              "file": "10_sections/a4f9fae491b3__45-7-7-lptim-autoreload-register-lptim-arr.md",
              "children": []
            },
            {
              "id": "d7bbdeb73ab3",
              "title": "45.7.8 LPTIM counter register (LPTIM_CNT)",
              "slug": "45-7-8-lptim-counter-register-lptim-cnt",
              "level": 3,
              "start_page": 2035,
              "end_page": 2035,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.7 LPTIM registers > 45.7.8 LPTIM counter register (LPTIM_CNT)",
              "file": "10_sections/d7bbdeb73ab3__45-7-8-lptim-counter-register-lptim-cnt.md",
              "children": []
            },
            {
              "id": "a5ec51c3981f",
              "title": "45.7.9 LPTIM configuration register 2 (LPTIM_CFGR2)",
              "slug": "45-7-9-lptim-configuration-register-2-lptim-cfgr2",
              "level": 3,
              "start_page": 2035,
              "end_page": 2035,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.7 LPTIM registers > 45.7.9 LPTIM configuration register 2 (LPTIM_CFGR2)",
              "file": "10_sections/a5ec51c3981f__45-7-9-lptim-configuration-register-2-lptim-cfgr2.md",
              "children": []
            },
            {
              "id": "584cf22f8017",
              "title": "45.7.10 LPTIM3 configuration register 2 (LPTIM3_CFGR2)",
              "slug": "45-7-10-lptim3-configuration-register-2-lptim3-cfgr2",
              "level": 3,
              "start_page": 2036,
              "end_page": 2036,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.7 LPTIM registers > 45.7.10 LPTIM3 configuration register 2 (LPTIM3_CFGR2)",
              "file": "10_sections/584cf22f8017__45-7-10-lptim3-configuration-register-2-lptim3-cfgr2.md",
              "children": []
            },
            {
              "id": "5a40bcf8435a",
              "title": "45.7.11 LPTIM register map",
              "slug": "45-7-11-lptim-register-map",
              "level": 3,
              "start_page": 2037,
              "end_page": 2037,
              "breadcrumb": "45 Low-power timer (LPTIM) > 45.7 LPTIM registers > 45.7.11 LPTIM register map",
              "file": "10_sections/5a40bcf8435a__45-7-11-lptim-register-map.md",
              "children": [
                {
                  "id": "41eea609a763",
                  "title": "Table 389. LPTIM register map and reset values",
                  "slug": "table-389-lptim-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2037,
                  "end_page": 2037,
                  "breadcrumb": "45 Low-power timer (LPTIM) > 45.7 LPTIM registers > 45.7.11 LPTIM register map > Table 389. LPTIM register map and reset values",
                  "file": "10_sections/41eea609a763__table-389-lptim-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "aec159371268",
      "title": "46 Watchdog overview",
      "slug": "46-watchdog-overview",
      "level": 1,
      "start_page": 2038,
      "end_page": 2040,
      "breadcrumb": "46 Watchdog overview",
      "file": "10_sections/aec159371268__46-watchdog-overview.md",
      "children": [
        {
          "id": "420e684e0b6a",
          "title": "46.1 Watchdog main features",
          "slug": "46-1-watchdog-main-features",
          "level": 2,
          "start_page": 2038,
          "end_page": 2040,
          "breadcrumb": "46 Watchdog overview > 46.1 Watchdog main features",
          "file": "10_sections/420e684e0b6a__46-1-watchdog-main-features.md",
          "children": []
        },
        {
          "id": "804b8403ab58",
          "title": "46.2 Watchdog brief functional description",
          "slug": "46-2-watchdog-brief-functional-description",
          "level": 2,
          "start_page": 2038,
          "end_page": 2040,
          "breadcrumb": "46 Watchdog overview > 46.2 Watchdog brief functional description",
          "file": "10_sections/804b8403ab58__46-2-watchdog-brief-functional-description.md",
          "children": [
            {
              "id": "86974f2bd155",
              "title": "Figure 575. Watchdog high-level block diagram",
              "slug": "figure-575-watchdog-high-level-block-diagram",
              "level": 3,
              "start_page": 2039,
              "end_page": 2039,
              "breadcrumb": "46 Watchdog overview > 46.2 Watchdog brief functional description > Figure 575. Watchdog high-level block diagram",
              "file": "10_sections/86974f2bd155__figure-575-watchdog-high-level-block-diagram.md",
              "children": []
            },
            {
              "id": "d421ddd9074d",
              "title": "46.2.1 Enabling the watchdog clock",
              "slug": "46-2-1-enabling-the-watchdog-clock",
              "level": 3,
              "start_page": 2040,
              "end_page": 2040,
              "breadcrumb": "46 Watchdog overview > 46.2 Watchdog brief functional description > 46.2.1 Enabling the watchdog clock",
              "file": "10_sections/d421ddd9074d__46-2-1-enabling-the-watchdog-clock.md",
              "children": []
            },
            {
              "id": "f936f1cc051e",
              "title": "46.2.2 Window watchdog reset scope",
              "slug": "46-2-2-window-watchdog-reset-scope",
              "level": 3,
              "start_page": 2040,
              "end_page": 2040,
              "breadcrumb": "46 Watchdog overview > 46.2 Watchdog brief functional description > 46.2.2 Window watchdog reset scope",
              "file": "10_sections/f936f1cc051e__46-2-2-window-watchdog-reset-scope.md",
              "children": []
            },
            {
              "id": "77f0b147d76f",
              "title": "46.2.3 Watchdog behavior versus CPU state",
              "slug": "46-2-3-watchdog-behavior-versus-cpu-state",
              "level": 3,
              "start_page": 2040,
              "end_page": 2040,
              "breadcrumb": "46 Watchdog overview > 46.2 Watchdog brief functional description > 46.2.3 Watchdog behavior versus CPU state",
              "file": "10_sections/77f0b147d76f__46-2-3-watchdog-behavior-versus-cpu-state.md",
              "children": []
            }
          ]
        }
      ]
    },
    {
      "id": "55a79ff378c6",
      "title": "47 System window watchdog (WWDG)",
      "slug": "47-system-window-watchdog-wwdg",
      "level": 1,
      "start_page": 2041,
      "end_page": 2046,
      "breadcrumb": "47 System window watchdog (WWDG)",
      "file": "10_sections/55a79ff378c6__47-system-window-watchdog-wwdg.md",
      "children": [
        {
          "id": "f50562a77798",
          "title": "47.1 Introduction",
          "slug": "47-1-introduction",
          "level": 2,
          "start_page": 2041,
          "end_page": 2043,
          "breadcrumb": "47 System window watchdog (WWDG) > 47.1 Introduction",
          "file": "10_sections/f50562a77798__47-1-introduction.md",
          "children": []
        },
        {
          "id": "2af2d05c6894",
          "title": "47.2 WWDG main features",
          "slug": "47-2-wwdg-main-features",
          "level": 2,
          "start_page": 2041,
          "end_page": 2043,
          "breadcrumb": "47 System window watchdog (WWDG) > 47.2 WWDG main features",
          "file": "10_sections/2af2d05c6894__47-2-wwdg-main-features.md",
          "children": []
        },
        {
          "id": "41a835a37e4b",
          "title": "47.3 WWDG functional description",
          "slug": "47-3-wwdg-functional-description",
          "level": 2,
          "start_page": 2041,
          "end_page": 2043,
          "breadcrumb": "47 System window watchdog (WWDG) > 47.3 WWDG functional description",
          "file": "10_sections/41a835a37e4b__47-3-wwdg-functional-description.md",
          "children": [
            {
              "id": "feb782f807a0",
              "title": "47.3.1 WWDG block diagram",
              "slug": "47-3-1-wwdg-block-diagram",
              "level": 3,
              "start_page": 2042,
              "end_page": 2042,
              "breadcrumb": "47 System window watchdog (WWDG) > 47.3 WWDG functional description > 47.3.1 WWDG block diagram",
              "file": "10_sections/feb782f807a0__47-3-1-wwdg-block-diagram.md",
              "children": [
                {
                  "id": "6cefd5e39ed0",
                  "title": "Figure 576. Watchdog block diagram",
                  "slug": "figure-576-watchdog-block-diagram",
                  "level": 4,
                  "start_page": 2042,
                  "end_page": 2042,
                  "breadcrumb": "47 System window watchdog (WWDG) > 47.3 WWDG functional description > 47.3.1 WWDG block diagram > Figure 576. Watchdog block diagram",
                  "file": "10_sections/6cefd5e39ed0__figure-576-watchdog-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1ad0b59aed4b",
              "title": "47.3.2 WWDG internal signals",
              "slug": "47-3-2-wwdg-internal-signals",
              "level": 3,
              "start_page": 2042,
              "end_page": 2042,
              "breadcrumb": "47 System window watchdog (WWDG) > 47.3 WWDG functional description > 47.3.2 WWDG internal signals",
              "file": "10_sections/1ad0b59aed4b__47-3-2-wwdg-internal-signals.md",
              "children": [
                {
                  "id": "beba7fe70ace",
                  "title": "Table 390. WWDG internal input/output signals",
                  "slug": "table-390-wwdg-internal-input-output-signals",
                  "level": 4,
                  "start_page": 2042,
                  "end_page": 2042,
                  "breadcrumb": "47 System window watchdog (WWDG) > 47.3 WWDG functional description > 47.3.2 WWDG internal signals > Table 390. WWDG internal input/output signals",
                  "file": "10_sections/beba7fe70ace__table-390-wwdg-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "33ec9ec802ca",
              "title": "47.3.3 Enabling the watchdog",
              "slug": "47-3-3-enabling-the-watchdog",
              "level": 3,
              "start_page": 2042,
              "end_page": 2042,
              "breadcrumb": "47 System window watchdog (WWDG) > 47.3 WWDG functional description > 47.3.3 Enabling the watchdog",
              "file": "10_sections/33ec9ec802ca__47-3-3-enabling-the-watchdog.md",
              "children": []
            },
            {
              "id": "6c40cef89f7b",
              "title": "47.3.4 Controlling the down-counter",
              "slug": "47-3-4-controlling-the-down-counter",
              "level": 3,
              "start_page": 2042,
              "end_page": 2042,
              "breadcrumb": "47 System window watchdog (WWDG) > 47.3 WWDG functional description > 47.3.4 Controlling the down-counter",
              "file": "10_sections/6c40cef89f7b__47-3-4-controlling-the-down-counter.md",
              "children": []
            },
            {
              "id": "b97c80a88d95",
              "title": "47.3.5 How to program the watchdog timeout",
              "slug": "47-3-5-how-to-program-the-watchdog-timeout",
              "level": 3,
              "start_page": 2043,
              "end_page": 2043,
              "breadcrumb": "47 System window watchdog (WWDG) > 47.3 WWDG functional description > 47.3.5 How to program the watchdog timeout",
              "file": "10_sections/b97c80a88d95__47-3-5-how-to-program-the-watchdog-timeout.md",
              "children": [
                {
                  "id": "613b7bd018b0",
                  "title": "Figure 577. Window watchdog timing diagram",
                  "slug": "figure-577-window-watchdog-timing-diagram",
                  "level": 4,
                  "start_page": 2043,
                  "end_page": 2043,
                  "breadcrumb": "47 System window watchdog (WWDG) > 47.3 WWDG functional description > 47.3.5 How to program the watchdog timeout > Figure 577. Window watchdog timing diagram",
                  "file": "10_sections/613b7bd018b0__figure-577-window-watchdog-timing-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4420bef2060f",
              "title": "47.3.6 Debug mode",
              "slug": "47-3-6-debug-mode",
              "level": 3,
              "start_page": 2044,
              "end_page": 2044,
              "breadcrumb": "47 System window watchdog (WWDG) > 47.3 WWDG functional description > 47.3.6 Debug mode",
              "file": "10_sections/4420bef2060f__47-3-6-debug-mode.md",
              "children": []
            }
          ]
        },
        {
          "id": "7533c8df8380",
          "title": "47.4 WWDG interrupts",
          "slug": "47-4-wwdg-interrupts",
          "level": 2,
          "start_page": 2044,
          "end_page": 2046,
          "breadcrumb": "47 System window watchdog (WWDG) > 47.4 WWDG interrupts",
          "file": "10_sections/7533c8df8380__47-4-wwdg-interrupts.md",
          "children": []
        },
        {
          "id": "7aa4d99911c1",
          "title": "47.5 WWDG registers",
          "slug": "47-5-wwdg-registers",
          "level": 2,
          "start_page": 2044,
          "end_page": 2046,
          "breadcrumb": "47 System window watchdog (WWDG) > 47.5 WWDG registers",
          "file": "10_sections/7aa4d99911c1__47-5-wwdg-registers.md",
          "children": [
            {
              "id": "9870386e0faf",
              "title": "47.5.1 WWDG control register (WWDG_CR)",
              "slug": "47-5-1-wwdg-control-register-wwdg-cr",
              "level": 3,
              "start_page": 2045,
              "end_page": 2045,
              "breadcrumb": "47 System window watchdog (WWDG) > 47.5 WWDG registers > 47.5.1 WWDG control register (WWDG_CR)",
              "file": "10_sections/9870386e0faf__47-5-1-wwdg-control-register-wwdg-cr.md",
              "children": []
            },
            {
              "id": "9a5ba282394a",
              "title": "47.5.2 WWDG configuration register (WWDG_CFR)",
              "slug": "47-5-2-wwdg-configuration-register-wwdg-cfr",
              "level": 3,
              "start_page": 2045,
              "end_page": 2045,
              "breadcrumb": "47 System window watchdog (WWDG) > 47.5 WWDG registers > 47.5.2 WWDG configuration register (WWDG_CFR)",
              "file": "10_sections/9a5ba282394a__47-5-2-wwdg-configuration-register-wwdg-cfr.md",
              "children": []
            },
            {
              "id": "585532f7a54c",
              "title": "47.5.3 WWDG status register (WWDG_SR)",
              "slug": "47-5-3-wwdg-status-register-wwdg-sr",
              "level": 3,
              "start_page": 2046,
              "end_page": 2046,
              "breadcrumb": "47 System window watchdog (WWDG) > 47.5 WWDG registers > 47.5.3 WWDG status register (WWDG_SR)",
              "file": "10_sections/585532f7a54c__47-5-3-wwdg-status-register-wwdg-sr.md",
              "children": []
            },
            {
              "id": "3b473fc73a05",
              "title": "47.5.4 WWDG register map",
              "slug": "47-5-4-wwdg-register-map",
              "level": 3,
              "start_page": 2046,
              "end_page": 2046,
              "breadcrumb": "47 System window watchdog (WWDG) > 47.5 WWDG registers > 47.5.4 WWDG register map",
              "file": "10_sections/3b473fc73a05__47-5-4-wwdg-register-map.md",
              "children": [
                {
                  "id": "2c49890e71dd",
                  "title": "Table 391. WWDG register map and reset values",
                  "slug": "table-391-wwdg-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2046,
                  "end_page": 2046,
                  "breadcrumb": "47 System window watchdog (WWDG) > 47.5 WWDG registers > 47.5.4 WWDG register map > Table 391. WWDG register map and reset values",
                  "file": "10_sections/2c49890e71dd__table-391-wwdg-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "6a68ee956160",
      "title": "48 Independent watchdog (IWDG)",
      "slug": "48-independent-watchdog-iwdg",
      "level": 1,
      "start_page": 2047,
      "end_page": 2055,
      "breadcrumb": "48 Independent watchdog (IWDG)",
      "file": "10_sections/6a68ee956160__48-independent-watchdog-iwdg.md",
      "children": [
        {
          "id": "ac0807b18eb5",
          "title": "48.1 Introduction",
          "slug": "48-1-introduction",
          "level": 2,
          "start_page": 2047,
          "end_page": 2049,
          "breadcrumb": "48 Independent watchdog (IWDG) > 48.1 Introduction",
          "file": "10_sections/ac0807b18eb5__48-1-introduction.md",
          "children": []
        },
        {
          "id": "be49e12c3e15",
          "title": "48.2 IWDG main features",
          "slug": "48-2-iwdg-main-features",
          "level": 2,
          "start_page": 2047,
          "end_page": 2049,
          "breadcrumb": "48 Independent watchdog (IWDG) > 48.2 IWDG main features",
          "file": "10_sections/be49e12c3e15__48-2-iwdg-main-features.md",
          "children": []
        },
        {
          "id": "b86ea60b804f",
          "title": "48.3 IWDG functional description",
          "slug": "48-3-iwdg-functional-description",
          "level": 2,
          "start_page": 2047,
          "end_page": 2049,
          "breadcrumb": "48 Independent watchdog (IWDG) > 48.3 IWDG functional description",
          "file": "10_sections/b86ea60b804f__48-3-iwdg-functional-description.md",
          "children": [
            {
              "id": "7939a9777bcb",
              "title": "48.3.1 IWDG block diagram",
              "slug": "48-3-1-iwdg-block-diagram",
              "level": 3,
              "start_page": 2047,
              "end_page": 2047,
              "breadcrumb": "48 Independent watchdog (IWDG) > 48.3 IWDG functional description > 48.3.1 IWDG block diagram",
              "file": "10_sections/7939a9777bcb__48-3-1-iwdg-block-diagram.md",
              "children": [
                {
                  "id": "9991617f1319",
                  "title": "Figure 578. Independent watchdog block diagram",
                  "slug": "figure-578-independent-watchdog-block-diagram",
                  "level": 4,
                  "start_page": 2047,
                  "end_page": 2047,
                  "breadcrumb": "48 Independent watchdog (IWDG) > 48.3 IWDG functional description > 48.3.1 IWDG block diagram > Figure 578. Independent watchdog block diagram",
                  "file": "10_sections/9991617f1319__figure-578-independent-watchdog-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "109f4f0f9f5e",
              "title": "48.3.2 IWDG internal signals",
              "slug": "48-3-2-iwdg-internal-signals",
              "level": 3,
              "start_page": 2048,
              "end_page": 2048,
              "breadcrumb": "48 Independent watchdog (IWDG) > 48.3 IWDG functional description > 48.3.2 IWDG internal signals",
              "file": "10_sections/109f4f0f9f5e__48-3-2-iwdg-internal-signals.md",
              "children": [
                {
                  "id": "d95815da0aff",
                  "title": "Table 392. IWDG internal input/output signals",
                  "slug": "table-392-iwdg-internal-input-output-signals",
                  "level": 4,
                  "start_page": 2048,
                  "end_page": 2048,
                  "breadcrumb": "48 Independent watchdog (IWDG) > 48.3 IWDG functional description > 48.3.2 IWDG internal signals > Table 392. IWDG internal input/output signals",
                  "file": "10_sections/d95815da0aff__table-392-iwdg-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "37bd976febe5",
              "title": "48.3.3 Window option",
              "slug": "48-3-3-window-option",
              "level": 3,
              "start_page": 2048,
              "end_page": 2048,
              "breadcrumb": "48 Independent watchdog (IWDG) > 48.3 IWDG functional description > 48.3.3 Window option",
              "file": "10_sections/37bd976febe5__48-3-3-window-option.md",
              "children": []
            },
            {
              "id": "dd068f2bbe71",
              "title": "48.3.4 Hardware watchdog",
              "slug": "48-3-4-hardware-watchdog",
              "level": 3,
              "start_page": 2049,
              "end_page": 2049,
              "breadcrumb": "48 Independent watchdog (IWDG) > 48.3 IWDG functional description > 48.3.4 Hardware watchdog",
              "file": "10_sections/dd068f2bbe71__48-3-4-hardware-watchdog.md",
              "children": []
            },
            {
              "id": "a80bd3ca256c",
              "title": "48.3.5 Low-power freeze",
              "slug": "48-3-5-low-power-freeze",
              "level": 3,
              "start_page": 2049,
              "end_page": 2049,
              "breadcrumb": "48 Independent watchdog (IWDG) > 48.3 IWDG functional description > 48.3.5 Low-power freeze",
              "file": "10_sections/a80bd3ca256c__48-3-5-low-power-freeze.md",
              "children": []
            },
            {
              "id": "b03f1ff7662f",
              "title": "48.3.6 Register access protection",
              "slug": "48-3-6-register-access-protection",
              "level": 3,
              "start_page": 2049,
              "end_page": 2049,
              "breadcrumb": "48 Independent watchdog (IWDG) > 48.3 IWDG functional description > 48.3.6 Register access protection",
              "file": "10_sections/b03f1ff7662f__48-3-6-register-access-protection.md",
              "children": []
            },
            {
              "id": "e19154f47d4a",
              "title": "48.3.7 Debug mode",
              "slug": "48-3-7-debug-mode",
              "level": 3,
              "start_page": 2049,
              "end_page": 2049,
              "breadcrumb": "48 Independent watchdog (IWDG) > 48.3 IWDG functional description > 48.3.7 Debug mode",
              "file": "10_sections/e19154f47d4a__48-3-7-debug-mode.md",
              "children": []
            }
          ]
        },
        {
          "id": "a84119373c81",
          "title": "48.4 IWDG registers",
          "slug": "48-4-iwdg-registers",
          "level": 2,
          "start_page": 2050,
          "end_page": 2055,
          "breadcrumb": "48 Independent watchdog (IWDG) > 48.4 IWDG registers",
          "file": "10_sections/a84119373c81__48-4-iwdg-registers.md",
          "children": [
            {
              "id": "faa15dea4a1d",
              "title": "48.4.1 IWDG key register (IWDG_KR)",
              "slug": "48-4-1-iwdg-key-register-iwdg-kr",
              "level": 3,
              "start_page": 2050,
              "end_page": 2050,
              "breadcrumb": "48 Independent watchdog (IWDG) > 48.4 IWDG registers > 48.4.1 IWDG key register (IWDG_KR)",
              "file": "10_sections/faa15dea4a1d__48-4-1-iwdg-key-register-iwdg-kr.md",
              "children": []
            },
            {
              "id": "a3dbf57f22c4",
              "title": "48.4.2 IWDG prescaler register (IWDG_PR)",
              "slug": "48-4-2-iwdg-prescaler-register-iwdg-pr",
              "level": 3,
              "start_page": 2051,
              "end_page": 2051,
              "breadcrumb": "48 Independent watchdog (IWDG) > 48.4 IWDG registers > 48.4.2 IWDG prescaler register (IWDG_PR)",
              "file": "10_sections/a3dbf57f22c4__48-4-2-iwdg-prescaler-register-iwdg-pr.md",
              "children": []
            },
            {
              "id": "f5b4c32e74ae",
              "title": "48.4.3 IWDG reload register (IWDG_RLR)",
              "slug": "48-4-3-iwdg-reload-register-iwdg-rlr",
              "level": 3,
              "start_page": 2052,
              "end_page": 2052,
              "breadcrumb": "48 Independent watchdog (IWDG) > 48.4 IWDG registers > 48.4.3 IWDG reload register (IWDG_RLR)",
              "file": "10_sections/f5b4c32e74ae__48-4-3-iwdg-reload-register-iwdg-rlr.md",
              "children": []
            },
            {
              "id": "45e28bd44a9d",
              "title": "48.4.4 IWDG status register (IWDG_SR)",
              "slug": "48-4-4-iwdg-status-register-iwdg-sr",
              "level": 3,
              "start_page": 2053,
              "end_page": 2053,
              "breadcrumb": "48 Independent watchdog (IWDG) > 48.4 IWDG registers > 48.4.4 IWDG status register (IWDG_SR)",
              "file": "10_sections/45e28bd44a9d__48-4-4-iwdg-status-register-iwdg-sr.md",
              "children": []
            },
            {
              "id": "5a6d12cfe682",
              "title": "48.4.5 IWDG window register (IWDG_WINR)",
              "slug": "48-4-5-iwdg-window-register-iwdg-winr",
              "level": 3,
              "start_page": 2054,
              "end_page": 2054,
              "breadcrumb": "48 Independent watchdog (IWDG) > 48.4 IWDG registers > 48.4.5 IWDG window register (IWDG_WINR)",
              "file": "10_sections/5a6d12cfe682__48-4-5-iwdg-window-register-iwdg-winr.md",
              "children": []
            },
            {
              "id": "fb93f35e7f25",
              "title": "48.4.6 IWDG register map",
              "slug": "48-4-6-iwdg-register-map",
              "level": 3,
              "start_page": 2055,
              "end_page": 2055,
              "breadcrumb": "48 Independent watchdog (IWDG) > 48.4 IWDG registers > 48.4.6 IWDG register map",
              "file": "10_sections/fb93f35e7f25__48-4-6-iwdg-register-map.md",
              "children": [
                {
                  "id": "497971e805a6",
                  "title": "Table 393. IWDG register map and reset values",
                  "slug": "table-393-iwdg-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2055,
                  "end_page": 2055,
                  "breadcrumb": "48 Independent watchdog (IWDG) > 48.4 IWDG registers > 48.4.6 IWDG register map > Table 393. IWDG register map and reset values",
                  "file": "10_sections/497971e805a6__table-393-iwdg-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "c26a45843cf9",
      "title": "49 Real-time clock (RTC)",
      "slug": "49-real-time-clock-rtc",
      "level": 1,
      "start_page": 2056,
      "end_page": 2101,
      "breadcrumb": "49 Real-time clock (RTC)",
      "file": "10_sections/c26a45843cf9__49-real-time-clock-rtc.md",
      "children": [
        {
          "id": "5bace18fa069",
          "title": "49.1 Introduction",
          "slug": "49-1-introduction",
          "level": 2,
          "start_page": 2056,
          "end_page": 2056,
          "breadcrumb": "49 Real-time clock (RTC) > 49.1 Introduction",
          "file": "10_sections/5bace18fa069__49-1-introduction.md",
          "children": []
        },
        {
          "id": "1c7e4d6d0fe6",
          "title": "49.2 RTC main features",
          "slug": "49-2-rtc-main-features",
          "level": 2,
          "start_page": 2057,
          "end_page": 2073,
          "breadcrumb": "49 Real-time clock (RTC) > 49.2 RTC main features",
          "file": "10_sections/1c7e4d6d0fe6__49-2-rtc-main-features.md",
          "children": []
        },
        {
          "id": "3700edb82438",
          "title": "49.3 RTC functional description",
          "slug": "49-3-rtc-functional-description",
          "level": 2,
          "start_page": 2057,
          "end_page": 2073,
          "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description",
          "file": "10_sections/3700edb82438__49-3-rtc-functional-description.md",
          "children": [
            {
              "id": "13f2eb86da4a",
              "title": "49.3.1 RTC block diagram",
              "slug": "49-3-1-rtc-block-diagram",
              "level": 3,
              "start_page": 2057,
              "end_page": 2059,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.1 RTC block diagram",
              "file": "10_sections/13f2eb86da4a__49-3-1-rtc-block-diagram.md",
              "children": [
                {
                  "id": "0f611395996b",
                  "title": "Figure 579. RTC block overview",
                  "slug": "figure-579-rtc-block-overview",
                  "level": 4,
                  "start_page": 2057,
                  "end_page": 2057,
                  "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.1 RTC block diagram > Figure 579. RTC block overview",
                  "file": "10_sections/0f611395996b__figure-579-rtc-block-overview.md",
                  "children": []
                },
                {
                  "id": "0f4ce0b46c5a",
                  "title": "Figure 580. Detailed RTC block diagram",
                  "slug": "figure-580-detailed-rtc-block-diagram",
                  "level": 4,
                  "start_page": 2058,
                  "end_page": 2058,
                  "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.1 RTC block diagram > Figure 580. Detailed RTC block diagram",
                  "file": "10_sections/0f4ce0b46c5a__figure-580-detailed-rtc-block-diagram.md",
                  "children": []
                },
                {
                  "id": "be5a040ee307",
                  "title": "Figure 581. Tamper detection",
                  "slug": "figure-581-tamper-detection",
                  "level": 4,
                  "start_page": 2059,
                  "end_page": 2059,
                  "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.1 RTC block diagram > Figure 581. Tamper detection",
                  "file": "10_sections/be5a040ee307__figure-581-tamper-detection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "87fc5bbdeaf5",
              "title": "49.3.2 RTC pins and internal signals",
              "slug": "49-3-2-rtc-pins-and-internal-signals",
              "level": 3,
              "start_page": 2060,
              "end_page": 2061,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.2 RTC pins and internal signals",
              "file": "10_sections/87fc5bbdeaf5__49-3-2-rtc-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "70d5d27a5eaf",
                  "title": "Table 394. RTC pins and internal signals",
                  "slug": "table-394-rtc-pins-and-internal-signals",
                  "level": 4,
                  "start_page": 2060,
                  "end_page": 2060,
                  "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.2 RTC pins and internal signals > Table 394. RTC pins and internal signals",
                  "file": "10_sections/70d5d27a5eaf__table-394-rtc-pins-and-internal-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "79e918c45627",
              "title": "49.3.3 GPIOs controlled by the RTC",
              "slug": "49-3-3-gpios-controlled-by-the-rtc",
              "level": 3,
              "start_page": 2060,
              "end_page": 2061,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.3 GPIOs controlled by the RTC",
              "file": "10_sections/79e918c45627__49-3-3-gpios-controlled-by-the-rtc.md",
              "children": [
                {
                  "id": "9b6e2477a09a",
                  "title": "Table 395. RTC pin PC13 configuration",
                  "slug": "table-395-rtc-pin-pc13-configuration",
                  "level": 4,
                  "start_page": 2060,
                  "end_page": 2060,
                  "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.3 GPIOs controlled by the RTC > Table 395. RTC pin PC13 configuration",
                  "file": "10_sections/9b6e2477a09a__table-395-rtc-pin-pc13-configuration.md",
                  "children": []
                },
                {
                  "id": "b1e94239cff8",
                  "title": "Table 396. RTC_OUT mapping",
                  "slug": "table-396-rtc-out-mapping",
                  "level": 4,
                  "start_page": 2061,
                  "end_page": 2061,
                  "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.3 GPIOs controlled by the RTC > Table 396. RTC_OUT mapping",
                  "file": "10_sections/b1e94239cff8__table-396-rtc-out-mapping.md",
                  "children": []
                },
                {
                  "id": "15cf32968996",
                  "title": "Table 397. RTC functions over modes",
                  "slug": "table-397-rtc-functions-over-modes",
                  "level": 4,
                  "start_page": 2062,
                  "end_page": 2062,
                  "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.3 GPIOs controlled by the RTC > Table 397. RTC functions over modes",
                  "file": "10_sections/15cf32968996__table-397-rtc-functions-over-modes.md",
                  "children": []
                }
              ]
            },
            {
              "id": "608bf6f3b391",
              "title": "49.3.4 Clock and prescalers",
              "slug": "49-3-4-clock-and-prescalers",
              "level": 3,
              "start_page": 2062,
              "end_page": 2062,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.4 Clock and prescalers",
              "file": "10_sections/608bf6f3b391__49-3-4-clock-and-prescalers.md",
              "children": []
            },
            {
              "id": "5069c8be9d40",
              "title": "49.3.5 Real-time clock and calendar",
              "slug": "49-3-5-real-time-clock-and-calendar",
              "level": 3,
              "start_page": 2063,
              "end_page": 2063,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.5 Real-time clock and calendar",
              "file": "10_sections/5069c8be9d40__49-3-5-real-time-clock-and-calendar.md",
              "children": []
            },
            {
              "id": "bb853620e74b",
              "title": "49.3.6 Programmable alarms",
              "slug": "49-3-6-programmable-alarms",
              "level": 3,
              "start_page": 2063,
              "end_page": 2063,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.6 Programmable alarms",
              "file": "10_sections/bb853620e74b__49-3-6-programmable-alarms.md",
              "children": []
            },
            {
              "id": "4a84da765bea",
              "title": "49.3.7 Periodic auto-wake-up",
              "slug": "49-3-7-periodic-auto-wake-up",
              "level": 3,
              "start_page": 2063,
              "end_page": 2063,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.7 Periodic auto-wake-up",
              "file": "10_sections/4a84da765bea__49-3-7-periodic-auto-wake-up.md",
              "children": []
            },
            {
              "id": "948a5744f41f",
              "title": "49.3.8 RTC initialization and configuration",
              "slug": "49-3-8-rtc-initialization-and-configuration",
              "level": 3,
              "start_page": 2064,
              "end_page": 2065,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.8 RTC initialization and configuration",
              "file": "10_sections/948a5744f41f__49-3-8-rtc-initialization-and-configuration.md",
              "children": []
            },
            {
              "id": "5c9c44997500",
              "title": "49.3.9 Reading the calendar",
              "slug": "49-3-9-reading-the-calendar",
              "level": 3,
              "start_page": 2066,
              "end_page": 2066,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.9 Reading the calendar",
              "file": "10_sections/5c9c44997500__49-3-9-reading-the-calendar.md",
              "children": []
            },
            {
              "id": "1ed0c75ab5e9",
              "title": "49.3.10 Resetting the RTC",
              "slug": "49-3-10-resetting-the-rtc",
              "level": 3,
              "start_page": 2067,
              "end_page": 2067,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.10 Resetting the RTC",
              "file": "10_sections/1ed0c75ab5e9__49-3-10-resetting-the-rtc.md",
              "children": []
            },
            {
              "id": "a66a6c87291c",
              "title": "49.3.11 RTC synchronization",
              "slug": "49-3-11-rtc-synchronization",
              "level": 3,
              "start_page": 2067,
              "end_page": 2067,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.11 RTC synchronization",
              "file": "10_sections/a66a6c87291c__49-3-11-rtc-synchronization.md",
              "children": []
            },
            {
              "id": "797157ddc4e3",
              "title": "49.3.12 RTC reference clock detection",
              "slug": "49-3-12-rtc-reference-clock-detection",
              "level": 3,
              "start_page": 2068,
              "end_page": 2069,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.12 RTC reference clock detection",
              "file": "10_sections/797157ddc4e3__49-3-12-rtc-reference-clock-detection.md",
              "children": []
            },
            {
              "id": "122633570e6e",
              "title": "49.3.13 RTC smooth digital calibration",
              "slug": "49-3-13-rtc-smooth-digital-calibration",
              "level": 3,
              "start_page": 2068,
              "end_page": 2069,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.13 RTC smooth digital calibration",
              "file": "10_sections/122633570e6e__49-3-13-rtc-smooth-digital-calibration.md",
              "children": []
            },
            {
              "id": "b088b7809ef6",
              "title": "49.3.14 Time-stamp function",
              "slug": "49-3-14-time-stamp-function",
              "level": 3,
              "start_page": 2070,
              "end_page": 2070,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.14 Time-stamp function",
              "file": "10_sections/b088b7809ef6__49-3-14-time-stamp-function.md",
              "children": []
            },
            {
              "id": "343c0374c220",
              "title": "49.3.15 Tamper detection",
              "slug": "49-3-15-tamper-detection",
              "level": 3,
              "start_page": 2071,
              "end_page": 2072,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.15 Tamper detection",
              "file": "10_sections/343c0374c220__49-3-15-tamper-detection.md",
              "children": []
            },
            {
              "id": "dbd857595bae",
              "title": "49.3.16 Calibration clock output",
              "slug": "49-3-16-calibration-clock-output",
              "level": 3,
              "start_page": 2073,
              "end_page": 2073,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.16 Calibration clock output",
              "file": "10_sections/dbd857595bae__49-3-16-calibration-clock-output.md",
              "children": []
            },
            {
              "id": "adf46170f078",
              "title": "49.3.17 Alarm output",
              "slug": "49-3-17-alarm-output",
              "level": 3,
              "start_page": 2074,
              "end_page": 2074,
              "breadcrumb": "49 Real-time clock (RTC) > 49.3 RTC functional description > 49.3.17 Alarm output",
              "file": "10_sections/adf46170f078__49-3-17-alarm-output.md",
              "children": []
            }
          ]
        },
        {
          "id": "17c57156fbf7",
          "title": "49.4 RTC low-power modes",
          "slug": "49-4-rtc-low-power-modes",
          "level": 2,
          "start_page": 2074,
          "end_page": 2074,
          "breadcrumb": "49 Real-time clock (RTC) > 49.4 RTC low-power modes",
          "file": "10_sections/17c57156fbf7__49-4-rtc-low-power-modes.md",
          "children": [
            {
              "id": "a5bdf8e2111e",
              "title": "Table 398. Effect of low-power modes on RTC",
              "slug": "table-398-effect-of-low-power-modes-on-rtc",
              "level": 3,
              "start_page": 2074,
              "end_page": 2074,
              "breadcrumb": "49 Real-time clock (RTC) > 49.4 RTC low-power modes > Table 398. Effect of low-power modes on RTC",
              "file": "10_sections/a5bdf8e2111e__table-398-effect-of-low-power-modes-on-rtc.md",
              "children": []
            }
          ]
        },
        {
          "id": "60ab3c2c995e",
          "title": "49.5 RTC interrupts",
          "slug": "49-5-rtc-interrupts",
          "level": 2,
          "start_page": 2074,
          "end_page": 2074,
          "breadcrumb": "49 Real-time clock (RTC) > 49.5 RTC interrupts",
          "file": "10_sections/60ab3c2c995e__49-5-rtc-interrupts.md",
          "children": [
            {
              "id": "a3c3209bc19a",
              "title": "Table 399. Interrupt control bits",
              "slug": "table-399-interrupt-control-bits",
              "level": 3,
              "start_page": 2075,
              "end_page": 2075,
              "breadcrumb": "49 Real-time clock (RTC) > 49.5 RTC interrupts > Table 399. Interrupt control bits",
              "file": "10_sections/a3c3209bc19a__table-399-interrupt-control-bits.md",
              "children": []
            }
          ]
        },
        {
          "id": "3f8e043b1471",
          "title": "49.6 RTC registers",
          "slug": "49-6-rtc-registers",
          "level": 2,
          "start_page": 2075,
          "end_page": 2101,
          "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers",
          "file": "10_sections/3f8e043b1471__49-6-rtc-registers.md",
          "children": [
            {
              "id": "2f2e24050ca7",
              "title": "49.6.1 RTC time register (RTC_TR)",
              "slug": "49-6-1-rtc-time-register-rtc-tr",
              "level": 3,
              "start_page": 2075,
              "end_page": 2075,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.1 RTC time register (RTC_TR)",
              "file": "10_sections/2f2e24050ca7__49-6-1-rtc-time-register-rtc-tr.md",
              "children": []
            },
            {
              "id": "495557cbaff2",
              "title": "49.6.2 RTC date register (RTC_DR)",
              "slug": "49-6-2-rtc-date-register-rtc-dr",
              "level": 3,
              "start_page": 2076,
              "end_page": 2077,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.2 RTC date register (RTC_DR)",
              "file": "10_sections/495557cbaff2__49-6-2-rtc-date-register-rtc-dr.md",
              "children": []
            },
            {
              "id": "d1cc85eb010b",
              "title": "49.6.3 RTC control register (RTC_CR)",
              "slug": "49-6-3-rtc-control-register-rtc-cr",
              "level": 3,
              "start_page": 2078,
              "end_page": 2080,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.3 RTC control register (RTC_CR)",
              "file": "10_sections/d1cc85eb010b__49-6-3-rtc-control-register-rtc-cr.md",
              "children": []
            },
            {
              "id": "c40112f30473",
              "title": "49.6.4 RTC initialization and status register (RTC_ISR)",
              "slug": "49-6-4-rtc-initialization-and-status-register-rtc-isr",
              "level": 3,
              "start_page": 2081,
              "end_page": 2083,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.4 RTC initialization and status register (RTC_ISR)",
              "file": "10_sections/c40112f30473__49-6-4-rtc-initialization-and-status-register-rtc-isr.md",
              "children": []
            },
            {
              "id": "fd63fcace7bc",
              "title": "49.6.5 RTC prescaler register (RTC_PRER)",
              "slug": "49-6-5-rtc-prescaler-register-rtc-prer",
              "level": 3,
              "start_page": 2084,
              "end_page": 2084,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.5 RTC prescaler register (RTC_PRER)",
              "file": "10_sections/fd63fcace7bc__49-6-5-rtc-prescaler-register-rtc-prer.md",
              "children": []
            },
            {
              "id": "aa2ca6b627dc",
              "title": "49.6.6 RTC wake-up timer register (RTC_WUTR)",
              "slug": "49-6-6-rtc-wake-up-timer-register-rtc-wutr",
              "level": 3,
              "start_page": 2085,
              "end_page": 2085,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.6 RTC wake-up timer register (RTC_WUTR)",
              "file": "10_sections/aa2ca6b627dc__49-6-6-rtc-wake-up-timer-register-rtc-wutr.md",
              "children": []
            },
            {
              "id": "2afe7b26c535",
              "title": "49.6.7 RTC alarm A register (RTC_ALRMAR)",
              "slug": "49-6-7-rtc-alarm-a-register-rtc-alrmar",
              "level": 3,
              "start_page": 2086,
              "end_page": 2086,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.7 RTC alarm A register (RTC_ALRMAR)",
              "file": "10_sections/2afe7b26c535__49-6-7-rtc-alarm-a-register-rtc-alrmar.md",
              "children": []
            },
            {
              "id": "6b7376fe31da",
              "title": "49.6.8 RTC alarm B register (RTC_ALRMBR)",
              "slug": "49-6-8-rtc-alarm-b-register-rtc-alrmbr",
              "level": 3,
              "start_page": 2087,
              "end_page": 2087,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.8 RTC alarm B register (RTC_ALRMBR)",
              "file": "10_sections/6b7376fe31da__49-6-8-rtc-alarm-b-register-rtc-alrmbr.md",
              "children": []
            },
            {
              "id": "5fe18f76c1d0",
              "title": "49.6.9 RTC write protection register (RTC_WPR)",
              "slug": "49-6-9-rtc-write-protection-register-rtc-wpr",
              "level": 3,
              "start_page": 2088,
              "end_page": 2088,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.9 RTC write protection register (RTC_WPR)",
              "file": "10_sections/5fe18f76c1d0__49-6-9-rtc-write-protection-register-rtc-wpr.md",
              "children": []
            },
            {
              "id": "a90d8615993f",
              "title": "49.6.10 RTC sub second register (RTC_SSR)",
              "slug": "49-6-10-rtc-sub-second-register-rtc-ssr",
              "level": 3,
              "start_page": 2088,
              "end_page": 2088,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.10 RTC sub second register (RTC_SSR)",
              "file": "10_sections/a90d8615993f__49-6-10-rtc-sub-second-register-rtc-ssr.md",
              "children": []
            },
            {
              "id": "c606c19b5b14",
              "title": "49.6.11 RTC shift control register (RTC_SHIFTR)",
              "slug": "49-6-11-rtc-shift-control-register-rtc-shiftr",
              "level": 3,
              "start_page": 2089,
              "end_page": 2089,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.11 RTC shift control register (RTC_SHIFTR)",
              "file": "10_sections/c606c19b5b14__49-6-11-rtc-shift-control-register-rtc-shiftr.md",
              "children": []
            },
            {
              "id": "d5211a4151f4",
              "title": "49.6.12 RTC timestamp time register (RTC_TSTR)",
              "slug": "49-6-12-rtc-timestamp-time-register-rtc-tstr",
              "level": 3,
              "start_page": 2090,
              "end_page": 2090,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.12 RTC timestamp time register (RTC_TSTR)",
              "file": "10_sections/d5211a4151f4__49-6-12-rtc-timestamp-time-register-rtc-tstr.md",
              "children": []
            },
            {
              "id": "81d58d98d861",
              "title": "49.6.13 RTC timestamp date register (RTC_TSDR)",
              "slug": "49-6-13-rtc-timestamp-date-register-rtc-tsdr",
              "level": 3,
              "start_page": 2091,
              "end_page": 2091,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.13 RTC timestamp date register (RTC_TSDR)",
              "file": "10_sections/81d58d98d861__49-6-13-rtc-timestamp-date-register-rtc-tsdr.md",
              "children": []
            },
            {
              "id": "db7ee750dc26",
              "title": "49.6.14 RTC time-stamp sub second register (RTC_TSSSR)",
              "slug": "49-6-14-rtc-time-stamp-sub-second-register-rtc-tsssr",
              "level": 3,
              "start_page": 2092,
              "end_page": 2092,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.14 RTC time-stamp sub second register (RTC_TSSSR)",
              "file": "10_sections/db7ee750dc26__49-6-14-rtc-time-stamp-sub-second-register-rtc-tsssr.md",
              "children": []
            },
            {
              "id": "7cee1b741c9c",
              "title": "49.6.15 RTC calibration register (RTC_CALR)",
              "slug": "49-6-15-rtc-calibration-register-rtc-calr",
              "level": 3,
              "start_page": 2093,
              "end_page": 2093,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.15 RTC calibration register (RTC_CALR)",
              "file": "10_sections/7cee1b741c9c__49-6-15-rtc-calibration-register-rtc-calr.md",
              "children": []
            },
            {
              "id": "1c0b4d274043",
              "title": "49.6.16 RTC tamper configuration register (RTC_TAMPCR)",
              "slug": "49-6-16-rtc-tamper-configuration-register-rtc-tampcr",
              "level": 3,
              "start_page": 2094,
              "end_page": 2096,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.16 RTC tamper configuration register (RTC_TAMPCR)",
              "file": "10_sections/1c0b4d274043__49-6-16-rtc-tamper-configuration-register-rtc-tampcr.md",
              "children": []
            },
            {
              "id": "4ae547a82b66",
              "title": "49.6.17 RTC alarm A sub second register (RTC_ALRMASSR)",
              "slug": "49-6-17-rtc-alarm-a-sub-second-register-rtc-alrmassr",
              "level": 3,
              "start_page": 2097,
              "end_page": 2097,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.17 RTC alarm A sub second register (RTC_ALRMASSR)",
              "file": "10_sections/4ae547a82b66__49-6-17-rtc-alarm-a-sub-second-register-rtc-alrmassr.md",
              "children": []
            },
            {
              "id": "257f1b58f5ca",
              "title": "49.6.18 RTC alarm B sub second register (RTC_ALRMBSSR)",
              "slug": "49-6-18-rtc-alarm-b-sub-second-register-rtc-alrmbssr",
              "level": 3,
              "start_page": 2098,
              "end_page": 2098,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.18 RTC alarm B sub second register (RTC_ALRMBSSR)",
              "file": "10_sections/257f1b58f5ca__49-6-18-rtc-alarm-b-sub-second-register-rtc-alrmbssr.md",
              "children": []
            },
            {
              "id": "d09a0da3fbc3",
              "title": "49.6.19 RTC option register (RTC_OR)",
              "slug": "49-6-19-rtc-option-register-rtc-or",
              "level": 3,
              "start_page": 2099,
              "end_page": 2099,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.19 RTC option register (RTC_OR)",
              "file": "10_sections/d09a0da3fbc3__49-6-19-rtc-option-register-rtc-or.md",
              "children": []
            },
            {
              "id": "d1a6945e3bbc",
              "title": "49.6.20 RTC backup registers (RTC_BKPxR)",
              "slug": "49-6-20-rtc-backup-registers-rtc-bkpxr",
              "level": 3,
              "start_page": 2099,
              "end_page": 2099,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.20 RTC backup registers (RTC_BKPxR)",
              "file": "10_sections/d1a6945e3bbc__49-6-20-rtc-backup-registers-rtc-bkpxr.md",
              "children": []
            },
            {
              "id": "97e831d1f9d9",
              "title": "49.6.21 RTC register map",
              "slug": "49-6-21-rtc-register-map",
              "level": 3,
              "start_page": 2100,
              "end_page": 2101,
              "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.21 RTC register map",
              "file": "10_sections/97e831d1f9d9__49-6-21-rtc-register-map.md",
              "children": [
                {
                  "id": "3a28e95e77d5",
                  "title": "Table 400. RTC register map and reset values",
                  "slug": "table-400-rtc-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2100,
                  "end_page": 2101,
                  "breadcrumb": "49 Real-time clock (RTC) > 49.6 RTC registers > 49.6.21 RTC register map > Table 400. RTC register map and reset values",
                  "file": "10_sections/3a28e95e77d5__table-400-rtc-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "6c2bf85f4229",
      "title": "50 Inter-integrated circuit (I2C) interface",
      "slug": "50-inter-integrated-circuit-i2c-interface",
      "level": 1,
      "start_page": 2102,
      "end_page": 2169,
      "breadcrumb": "50 Inter-integrated circuit (I2C) interface",
      "file": "10_sections/6c2bf85f4229__50-inter-integrated-circuit-i2c-interface.md",
      "children": [
        {
          "id": "a5c877d2bd60",
          "title": "50.1 Introduction",
          "slug": "50-1-introduction",
          "level": 2,
          "start_page": 2102,
          "end_page": 2102,
          "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.1 Introduction",
          "file": "10_sections/a5c877d2bd60__50-1-introduction.md",
          "children": []
        },
        {
          "id": "35379e94d443",
          "title": "50.2 I2C main features",
          "slug": "50-2-i2c-main-features",
          "level": 2,
          "start_page": 2102,
          "end_page": 2102,
          "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.2 I2C main features",
          "file": "10_sections/35379e94d443__50-2-i2c-main-features.md",
          "children": []
        },
        {
          "id": "37024cdd0ab1",
          "title": "50.3 I2C implementation",
          "slug": "50-3-i2c-implementation",
          "level": 2,
          "start_page": 2103,
          "end_page": 2151,
          "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.3 I2C implementation",
          "file": "10_sections/37024cdd0ab1__50-3-i2c-implementation.md",
          "children": [
            {
              "id": "fa4151242bca",
              "title": "Table 401. STM32H745/755 and STM32H747/757 I2C implementation",
              "slug": "table-401-stm32h745-755-and-stm32h747-757-i2c-implementation",
              "level": 3,
              "start_page": 2103,
              "end_page": 2103,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.3 I2C implementation > Table 401. STM32H745/755 and STM32H747/757 I2C implementation",
              "file": "10_sections/fa4151242bca__table-401-stm32h745-755-and-stm32h747-757-i2c-implementation.md",
              "children": []
            }
          ]
        },
        {
          "id": "2a7cb7d59db5",
          "title": "50.4 I2C functional description",
          "slug": "50-4-i2c-functional-description",
          "level": 2,
          "start_page": 2103,
          "end_page": 2151,
          "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description",
          "file": "10_sections/2a7cb7d59db5__50-4-i2c-functional-description.md",
          "children": [
            {
              "id": "78c629958439",
              "title": "50.4.1 I2C block diagram",
              "slug": "50-4-1-i2c-block-diagram",
              "level": 3,
              "start_page": 2104,
              "end_page": 2104,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.1 I2C block diagram",
              "file": "10_sections/78c629958439__50-4-1-i2c-block-diagram.md",
              "children": [
                {
                  "id": "4e33321208f8",
                  "title": "Figure 582. I2C block diagram",
                  "slug": "figure-582-i2c-block-diagram",
                  "level": 4,
                  "start_page": 2104,
                  "end_page": 2104,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.1 I2C block diagram > Figure 582. I2C block diagram",
                  "file": "10_sections/4e33321208f8__figure-582-i2c-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a7aadddc1a16",
              "title": "50.4.2 I2C pins and internal signals",
              "slug": "50-4-2-i2c-pins-and-internal-signals",
              "level": 3,
              "start_page": 2105,
              "end_page": 2105,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.2 I2C pins and internal signals",
              "file": "10_sections/a7aadddc1a16__50-4-2-i2c-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "ddb3c7e12d19",
                  "title": "Table 402. I2C input/output pins",
                  "slug": "table-402-i2c-input-output-pins",
                  "level": 4,
                  "start_page": 2105,
                  "end_page": 2105,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.2 I2C pins and internal signals > Table 402. I2C input/output pins",
                  "file": "10_sections/ddb3c7e12d19__table-402-i2c-input-output-pins.md",
                  "children": []
                },
                {
                  "id": "36d49376e67c",
                  "title": "Table 403. I2C internal input/output signals",
                  "slug": "table-403-i2c-internal-input-output-signals",
                  "level": 4,
                  "start_page": 2105,
                  "end_page": 2105,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.2 I2C pins and internal signals > Table 403. I2C internal input/output signals",
                  "file": "10_sections/36d49376e67c__table-403-i2c-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ace54808bb6a",
              "title": "50.4.3 I2C clock requirements",
              "slug": "50-4-3-i2c-clock-requirements",
              "level": 3,
              "start_page": 2105,
              "end_page": 2105,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.3 I2C clock requirements",
              "file": "10_sections/ace54808bb6a__50-4-3-i2c-clock-requirements.md",
              "children": []
            },
            {
              "id": "c7eca719f7aa",
              "title": "50.4.4 Mode selection",
              "slug": "50-4-4-mode-selection",
              "level": 3,
              "start_page": 2105,
              "end_page": 2105,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.4 Mode selection",
              "file": "10_sections/c7eca719f7aa__50-4-4-mode-selection.md",
              "children": [
                {
                  "id": "47c46d30933f",
                  "title": "Figure 583. I2C bus protocol",
                  "slug": "figure-583-i2c-bus-protocol",
                  "level": 4,
                  "start_page": 2106,
                  "end_page": 2106,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.4 Mode selection > Figure 583. I2C bus protocol",
                  "file": "10_sections/47c46d30933f__figure-583-i2c-bus-protocol.md",
                  "children": []
                }
              ]
            },
            {
              "id": "aa8e2e26fbb5",
              "title": "50.4.5 I2C initialization",
              "slug": "50-4-5-i2c-initialization",
              "level": 3,
              "start_page": 2106,
              "end_page": 2110,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.5 I2C initialization",
              "file": "10_sections/aa8e2e26fbb5__50-4-5-i2c-initialization.md",
              "children": [
                {
                  "id": "5035d23810f8",
                  "title": "Table 404. Comparison of analog vs. digital filters",
                  "slug": "table-404-comparison-of-analog-vs-digital-filters",
                  "level": 4,
                  "start_page": 2107,
                  "end_page": 2107,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.5 I2C initialization > Table 404. Comparison of analog vs. digital filters",
                  "file": "10_sections/5035d23810f8__table-404-comparison-of-analog-vs-digital-filters.md",
                  "children": []
                },
                {
                  "id": "7ec627820d20",
                  "title": "Figure 584. Setup and hold timings",
                  "slug": "figure-584-setup-and-hold-timings",
                  "level": 4,
                  "start_page": 2108,
                  "end_page": 2108,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.5 I2C initialization > Figure 584. Setup and hold timings",
                  "file": "10_sections/7ec627820d20__figure-584-setup-and-hold-timings.md",
                  "children": []
                },
                {
                  "id": "f63d15ba070b",
                  "title": "Table 405. I2C-SMBus specification data setup and hold times",
                  "slug": "table-405-i2c-smbus-specification-data-setup-and-hold-times",
                  "level": 4,
                  "start_page": 2109,
                  "end_page": 2110,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.5 I2C initialization > Table 405. I2C-SMBus specification data setup and hold times",
                  "file": "10_sections/f63d15ba070b__table-405-i2c-smbus-specification-data-setup-and-hold-times.md",
                  "children": []
                },
                {
                  "id": "864611c4456b",
                  "title": "Figure 585. I2C initialization flow",
                  "slug": "figure-585-i2c-initialization-flow",
                  "level": 4,
                  "start_page": 2111,
                  "end_page": 2111,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.5 I2C initialization > Figure 585. I2C initialization flow",
                  "file": "10_sections/864611c4456b__figure-585-i2c-initialization-flow.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8a632b0ed7a0",
              "title": "50.4.6 Software reset",
              "slug": "50-4-6-software-reset",
              "level": 3,
              "start_page": 2111,
              "end_page": 2111,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.6 Software reset",
              "file": "10_sections/8a632b0ed7a0__50-4-6-software-reset.md",
              "children": []
            },
            {
              "id": "1e8cb7f05ca0",
              "title": "50.4.7 Data transfer",
              "slug": "50-4-7-data-transfer",
              "level": 3,
              "start_page": 2112,
              "end_page": 2113,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.7 Data transfer",
              "file": "10_sections/1e8cb7f05ca0__50-4-7-data-transfer.md",
              "children": [
                {
                  "id": "13fd72fd3089",
                  "title": "Figure 586. Data reception",
                  "slug": "figure-586-data-reception",
                  "level": 4,
                  "start_page": 2112,
                  "end_page": 2112,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.7 Data transfer > Figure 586. Data reception",
                  "file": "10_sections/13fd72fd3089__figure-586-data-reception.md",
                  "children": []
                },
                {
                  "id": "a257cb3a4763",
                  "title": "Figure 587. Data transmission",
                  "slug": "figure-587-data-transmission",
                  "level": 4,
                  "start_page": 2113,
                  "end_page": 2113,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.7 Data transfer > Figure 587. Data transmission",
                  "file": "10_sections/a257cb3a4763__figure-587-data-transmission.md",
                  "children": []
                },
                {
                  "id": "ab1df7711f92",
                  "title": "Table 406. I2C configuration",
                  "slug": "table-406-i2c-configuration",
                  "level": 4,
                  "start_page": 2114,
                  "end_page": 2115,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.7 Data transfer > Table 406. I2C configuration",
                  "file": "10_sections/ab1df7711f92__table-406-i2c-configuration.md",
                  "children": []
                }
              ]
            },
            {
              "id": "46b6560a49a0",
              "title": "50.4.8 I2C slave mode",
              "slug": "50-4-8-i2c-slave-mode",
              "level": 3,
              "start_page": 2114,
              "end_page": 2122,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.8 I2C slave mode",
              "file": "10_sections/46b6560a49a0__50-4-8-i2c-slave-mode.md",
              "children": [
                {
                  "id": "b930b972a2d6",
                  "title": "Figure 588. Slave initialization flow",
                  "slug": "figure-588-slave-initialization-flow",
                  "level": 4,
                  "start_page": 2116,
                  "end_page": 2117,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.8 I2C slave mode > Figure 588. Slave initialization flow",
                  "file": "10_sections/b930b972a2d6__figure-588-slave-initialization-flow.md",
                  "children": []
                },
                {
                  "id": "eece490ce7ce",
                  "title": "Figure 589. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 0",
                  "slug": "figure-589-transfer-sequence-flow-for-i2c-slave-transmitter-nostretch-0",
                  "level": 4,
                  "start_page": 2118,
                  "end_page": 2118,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.8 I2C slave mode > Figure 589. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 0",
                  "file": "10_sections/eece490ce7ce__figure-589-transfer-sequence-flow-for-i2c-slave-transmitter-nostretch-0.md",
                  "children": []
                },
                {
                  "id": "034afe773de6",
                  "title": "Figure 590. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 1",
                  "slug": "figure-590-transfer-sequence-flow-for-i2c-slave-transmitter-nostretch-1",
                  "level": 4,
                  "start_page": 2119,
                  "end_page": 2119,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.8 I2C slave mode > Figure 590. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 1",
                  "file": "10_sections/034afe773de6__figure-590-transfer-sequence-flow-for-i2c-slave-transmitter-nostretch-1.md",
                  "children": []
                },
                {
                  "id": "53c7563e4ca0",
                  "title": "Figure 591. Transfer bus diagrams for I2C slave transmitter (mandatory events only)",
                  "slug": "figure-591-transfer-bus-diagrams-for-i2c-slave-transmitter-mandatory-events-only",
                  "level": 4,
                  "start_page": 2120,
                  "end_page": 2120,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.8 I2C slave mode > Figure 591. Transfer bus diagrams for I2C slave transmitter (mandatory events only)",
                  "file": "10_sections/53c7563e4ca0__figure-591-transfer-bus-diagrams-for-i2c-slave-transmitter-mandatory-events-only.md",
                  "children": []
                },
                {
                  "id": "771a20e8f784",
                  "title": "Figure 592. Transfer sequence flow for slave receiver with NOSTRETCH = 0",
                  "slug": "figure-592-transfer-sequence-flow-for-slave-receiver-with-nostretch-0",
                  "level": 4,
                  "start_page": 2121,
                  "end_page": 2121,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.8 I2C slave mode > Figure 592. Transfer sequence flow for slave receiver with NOSTRETCH = 0",
                  "file": "10_sections/771a20e8f784__figure-592-transfer-sequence-flow-for-slave-receiver-with-nostretch-0.md",
                  "children": []
                },
                {
                  "id": "a34a6a283507",
                  "title": "Figure 593. Transfer sequence flow for slave receiver with NOSTRETCH = 1",
                  "slug": "figure-593-transfer-sequence-flow-for-slave-receiver-with-nostretch-1",
                  "level": 4,
                  "start_page": 2122,
                  "end_page": 2122,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.8 I2C slave mode > Figure 593. Transfer sequence flow for slave receiver with NOSTRETCH = 1",
                  "file": "10_sections/a34a6a283507__figure-593-transfer-sequence-flow-for-slave-receiver-with-nostretch-1.md",
                  "children": []
                },
                {
                  "id": "45508f654ae3",
                  "title": "Figure 594. Transfer bus diagrams for I2C slave receiver (mandatory events only)",
                  "slug": "figure-594-transfer-bus-diagrams-for-i2c-slave-receiver-mandatory-events-only",
                  "level": 4,
                  "start_page": 2122,
                  "end_page": 2122,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.8 I2C slave mode > Figure 594. Transfer bus diagrams for I2C slave receiver (mandatory events only)",
                  "file": "10_sections/45508f654ae3__figure-594-transfer-bus-diagrams-for-i2c-slave-receiver-mandatory-events-only.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5ec4369c70a9",
              "title": "50.4.9 I2C master mode",
              "slug": "50-4-9-i2c-master-mode",
              "level": 3,
              "start_page": 2123,
              "end_page": 2133,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.9 I2C master mode",
              "file": "10_sections/5ec4369c70a9__50-4-9-i2c-master-mode.md",
              "children": [
                {
                  "id": "02a0bebc2863",
                  "title": "Figure 595. Master clock generation",
                  "slug": "figure-595-master-clock-generation",
                  "level": 4,
                  "start_page": 2124,
                  "end_page": 2124,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.9 I2C master mode > Figure 595. Master clock generation",
                  "file": "10_sections/02a0bebc2863__figure-595-master-clock-generation.md",
                  "children": []
                },
                {
                  "id": "afaa05633bb9",
                  "title": "Table 407. I2C-SMBus specification clock timings",
                  "slug": "table-407-i2c-smbus-specification-clock-timings",
                  "level": 4,
                  "start_page": 2125,
                  "end_page": 2125,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.9 I2C master mode > Table 407. I2C-SMBus specification clock timings",
                  "file": "10_sections/afaa05633bb9__table-407-i2c-smbus-specification-clock-timings.md",
                  "children": []
                },
                {
                  "id": "44cf0b9f1121",
                  "title": "Figure 596. Master initialization flow",
                  "slug": "figure-596-master-initialization-flow",
                  "level": 4,
                  "start_page": 2126,
                  "end_page": 2126,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.9 I2C master mode > Figure 596. Master initialization flow",
                  "file": "10_sections/44cf0b9f1121__figure-596-master-initialization-flow.md",
                  "children": []
                },
                {
                  "id": "20c79de83155",
                  "title": "Figure 597. 10-bit address read access with HEAD10R = 0",
                  "slug": "figure-597-10-bit-address-read-access-with-head10r-0",
                  "level": 4,
                  "start_page": 2126,
                  "end_page": 2126,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.9 I2C master mode > Figure 597. 10-bit address read access with HEAD10R = 0",
                  "file": "10_sections/20c79de83155__figure-597-10-bit-address-read-access-with-head10r-0.md",
                  "children": []
                },
                {
                  "id": "777d1edbcd50",
                  "title": "Figure 598. 10-bit address read access with HEAD10R = 1",
                  "slug": "figure-598-10-bit-address-read-access-with-head10r-1",
                  "level": 4,
                  "start_page": 2127,
                  "end_page": 2127,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.9 I2C master mode > Figure 598. 10-bit address read access with HEAD10R = 1",
                  "file": "10_sections/777d1edbcd50__figure-598-10-bit-address-read-access-with-head10r-1.md",
                  "children": []
                },
                {
                  "id": "05d850347d7a",
                  "title": "Figure 599. Transfer sequence flow for I2C master transmitter for N  255 bytes",
                  "slug": "figure-599-transfer-sequence-flow-for-i2c-master-transmitter-for-n-255-bytes",
                  "level": 4,
                  "start_page": 2128,
                  "end_page": 2128,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.9 I2C master mode > Figure 599. Transfer sequence flow for I2C master transmitter for N  255 bytes",
                  "file": "10_sections/05d850347d7a__figure-599-transfer-sequence-flow-for-i2c-master-transmitter-for-n-255-bytes.md",
                  "children": []
                },
                {
                  "id": "89c6d40e9914",
                  "title": "Figure 600. Transfer sequence flow for I2C master transmitter for N > 255 bytes",
                  "slug": "figure-600-transfer-sequence-flow-for-i2c-master-transmitter-for-n-255-bytes",
                  "level": 4,
                  "start_page": 2129,
                  "end_page": 2129,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.9 I2C master mode > Figure 600. Transfer sequence flow for I2C master transmitter for N > 255 bytes",
                  "file": "10_sections/89c6d40e9914__figure-600-transfer-sequence-flow-for-i2c-master-transmitter-for-n-255-bytes.md",
                  "children": []
                },
                {
                  "id": "e4d812d525e3",
                  "title": "Figure 601. Transfer bus diagrams for I2C master transmitter (mandatory events only)",
                  "slug": "figure-601-transfer-bus-diagrams-for-i2c-master-transmitter-mandatory-events-only",
                  "level": 4,
                  "start_page": 2130,
                  "end_page": 2131,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.9 I2C master mode > Figure 601. Transfer bus diagrams for I2C master transmitter (mandatory events only)",
                  "file": "10_sections/e4d812d525e3__figure-601-transfer-bus-diagrams-for-i2c-master-transmitter-mandatory-events-only.md",
                  "children": []
                },
                {
                  "id": "1e34bb3eeeae",
                  "title": "Figure 602. Transfer sequence flow for I2C master receiver for N  255 bytes",
                  "slug": "figure-602-transfer-sequence-flow-for-i2c-master-receiver-for-n-255-bytes",
                  "level": 4,
                  "start_page": 2132,
                  "end_page": 2132,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.9 I2C master mode > Figure 602. Transfer sequence flow for I2C master receiver for N  255 bytes",
                  "file": "10_sections/1e34bb3eeeae__figure-602-transfer-sequence-flow-for-i2c-master-receiver-for-n-255-bytes.md",
                  "children": []
                },
                {
                  "id": "d3696f474385",
                  "title": "Figure 603. Transfer sequence flow for I2C master receiver for N > 255 bytes",
                  "slug": "figure-603-transfer-sequence-flow-for-i2c-master-receiver-for-n-255-bytes",
                  "level": 4,
                  "start_page": 2133,
                  "end_page": 2133,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.9 I2C master mode > Figure 603. Transfer sequence flow for I2C master receiver for N > 255 bytes",
                  "file": "10_sections/d3696f474385__figure-603-transfer-sequence-flow-for-i2c-master-receiver-for-n-255-bytes.md",
                  "children": []
                },
                {
                  "id": "f312f9597b6e",
                  "title": "Figure 604. Transfer bus diagrams for I2C master receiver (mandatory events only)",
                  "slug": "figure-604-transfer-bus-diagrams-for-i2c-master-receiver-mandatory-events-only",
                  "level": 4,
                  "start_page": 2134,
                  "end_page": 2134,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.9 I2C master mode > Figure 604. Transfer bus diagrams for I2C master receiver (mandatory events only)",
                  "file": "10_sections/f312f9597b6e__figure-604-transfer-bus-diagrams-for-i2c-master-receiver-mandatory-events-only.md",
                  "children": []
                }
              ]
            },
            {
              "id": "acd5ac230be8",
              "title": "50.4.10 I2C_TIMINGR register configuration examples",
              "slug": "50-4-10-i2c-timingr-register-configuration-examples",
              "level": 3,
              "start_page": 2134,
              "end_page": 2135,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.10 I2C_TIMINGR register configuration examples",
              "file": "10_sections/acd5ac230be8__50-4-10-i2c-timingr-register-configuration-examples.md",
              "children": [
                {
                  "id": "02b73f7bc149",
                  "title": "Table 408. Examples of timing settings for fI2CCLK = 8 MHz",
                  "slug": "table-408-examples-of-timing-settings-for-fi2cclk-8-mhz",
                  "level": 4,
                  "start_page": 2135,
                  "end_page": 2135,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.10 I2C_TIMINGR register configuration examples > Table 408. Examples of timing settings for fI2CCLK = 8 MHz",
                  "file": "10_sections/02b73f7bc149__table-408-examples-of-timing-settings-for-fi2cclk-8-mhz.md",
                  "children": []
                },
                {
                  "id": "5418ae606e2a",
                  "title": "Table 409. Examples of timing settings for fI2CCLK = 16 MHz",
                  "slug": "table-409-examples-of-timing-settings-for-fi2cclk-16-mhz",
                  "level": 4,
                  "start_page": 2135,
                  "end_page": 2135,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.10 I2C_TIMINGR register configuration examples > Table 409. Examples of timing settings for fI2CCLK = 16 MHz",
                  "file": "10_sections/5418ae606e2a__table-409-examples-of-timing-settings-for-fi2cclk-16-mhz.md",
                  "children": []
                },
                {
                  "id": "69e286fa448b",
                  "title": "Table 410. Examples of timing settings for fI2CCLK = 48 MHz",
                  "slug": "table-410-examples-of-timing-settings-for-fi2cclk-48-mhz",
                  "level": 4,
                  "start_page": 2136,
                  "end_page": 2137,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.10 I2C_TIMINGR register configuration examples > Table 410. Examples of timing settings for fI2CCLK = 48 MHz",
                  "file": "10_sections/69e286fa448b__table-410-examples-of-timing-settings-for-fi2cclk-48-mhz.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8068de6a77f9",
              "title": "50.4.11 SMBus specific features",
              "slug": "50-4-11-smbus-specific-features",
              "level": 3,
              "start_page": 2136,
              "end_page": 2138,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.11 SMBus specific features",
              "file": "10_sections/8068de6a77f9__50-4-11-smbus-specific-features.md",
              "children": [
                {
                  "id": "5737c96dd1d9",
                  "title": "Table 411. SMBus timeout specifications",
                  "slug": "table-411-smbus-timeout-specifications",
                  "level": 4,
                  "start_page": 2138,
                  "end_page": 2138,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.11 SMBus specific features > Table 411. SMBus timeout specifications",
                  "file": "10_sections/5737c96dd1d9__table-411-smbus-timeout-specifications.md",
                  "children": []
                },
                {
                  "id": "10e1fcfb4e89",
                  "title": "Figure 605. Timeout intervals for tLOW:SEXT, tLOW:MEXT",
                  "slug": "figure-605-timeout-intervals-for-tlow-sext-tlow-mext",
                  "level": 4,
                  "start_page": 2138,
                  "end_page": 2138,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.11 SMBus specific features > Figure 605. Timeout intervals for tLOW:SEXT, tLOW:MEXT",
                  "file": "10_sections/10e1fcfb4e89__figure-605-timeout-intervals-for-tlow-sext-tlow-mext.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6e932913a635",
              "title": "50.4.12 SMBus initialization",
              "slug": "50-4-12-smbus-initialization",
              "level": 3,
              "start_page": 2139,
              "end_page": 2140,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.12 SMBus initialization",
              "file": "10_sections/6e932913a635__50-4-12-smbus-initialization.md",
              "children": [
                {
                  "id": "7a89a07c5ce8",
                  "title": "Table 412. SMBus with PEC configuration",
                  "slug": "table-412-smbus-with-pec-configuration",
                  "level": 4,
                  "start_page": 2139,
                  "end_page": 2140,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.12 SMBus initialization > Table 412. SMBus with PEC configuration",
                  "file": "10_sections/7a89a07c5ce8__table-412-smbus-with-pec-configuration.md",
                  "children": []
                }
              ]
            },
            {
              "id": "88012be41062",
              "title": "50.4.13 SMBus: I2C_TIMEOUTR register configuration examples",
              "slug": "50-4-13-smbus-i2c-timeoutr-register-configuration-examples",
              "level": 3,
              "start_page": 2141,
              "end_page": 2147,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.13 SMBus: I2C_TIMEOUTR register configuration examples",
              "file": "10_sections/88012be41062__50-4-13-smbus-i2c-timeoutr-register-configuration-examples.md",
              "children": [
                {
                  "id": "06d08ec7f311",
                  "title": "Table 413. Examples of TIMEOUTA settings (max tTIMEOUT = 25 ms)",
                  "slug": "table-413-examples-of-timeouta-settings-max-ttimeout-25-ms",
                  "level": 4,
                  "start_page": 2141,
                  "end_page": 2141,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.13 SMBus: I2C_TIMEOUTR register configuration examples > Table 413. Examples of TIMEOUTA settings (max tTIMEOUT = 25 ms)",
                  "file": "10_sections/06d08ec7f311__table-413-examples-of-timeouta-settings-max-ttimeout-25-ms.md",
                  "children": []
                },
                {
                  "id": "e10dc389ed0d",
                  "title": "Table 414. Examples of TIMEOUTB settings",
                  "slug": "table-414-examples-of-timeoutb-settings",
                  "level": 4,
                  "start_page": 2141,
                  "end_page": 2141,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.13 SMBus: I2C_TIMEOUTR register configuration examples > Table 414. Examples of TIMEOUTB settings",
                  "file": "10_sections/e10dc389ed0d__table-414-examples-of-timeoutb-settings.md",
                  "children": []
                },
                {
                  "id": "3b2e46773473",
                  "title": "Table 415. Examples of TIMEOUTA settings (max tIDLE = 50 s)",
                  "slug": "table-415-examples-of-timeouta-settings-max-tidle-50-s",
                  "level": 4,
                  "start_page": 2141,
                  "end_page": 2141,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.13 SMBus: I2C_TIMEOUTR register configuration examples > Table 415. Examples of TIMEOUTA settings (max tIDLE = 50 s)",
                  "file": "10_sections/3b2e46773473__table-415-examples-of-timeouta-settings-max-tidle-50-s.md",
                  "children": []
                }
              ]
            },
            {
              "id": "264903645600",
              "title": "50.4.14 SMBus slave mode",
              "slug": "50-4-14-smbus-slave-mode",
              "level": 3,
              "start_page": 2141,
              "end_page": 2147,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.14 SMBus slave mode",
              "file": "10_sections/264903645600__50-4-14-smbus-slave-mode.md",
              "children": [
                {
                  "id": "ca151f4721a5",
                  "title": "Figure 606. Transfer sequence flow for SMBus slave transmitter N bytes + PEC",
                  "slug": "figure-606-transfer-sequence-flow-for-smbus-slave-transmitter-n-bytes-pec",
                  "level": 4,
                  "start_page": 2142,
                  "end_page": 2143,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.14 SMBus slave mode > Figure 606. Transfer sequence flow for SMBus slave transmitter N bytes + PEC",
                  "file": "10_sections/ca151f4721a5__figure-606-transfer-sequence-flow-for-smbus-slave-transmitter-n-bytes-pec.md",
                  "children": []
                },
                {
                  "id": "1cc327e73739",
                  "title": "Figure 607. Transfer bus diagrams for SMBus slave transmitter (SBC = 1)",
                  "slug": "figure-607-transfer-bus-diagrams-for-smbus-slave-transmitter-sbc-1",
                  "level": 4,
                  "start_page": 2142,
                  "end_page": 2143,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.14 SMBus slave mode > Figure 607. Transfer bus diagrams for SMBus slave transmitter (SBC = 1)",
                  "file": "10_sections/1cc327e73739__figure-607-transfer-bus-diagrams-for-smbus-slave-transmitter-sbc-1.md",
                  "children": []
                },
                {
                  "id": "f62a0d063609",
                  "title": "Figure 608. Transfer sequence flow for SMBus slave receiver N bytes + PEC",
                  "slug": "figure-608-transfer-sequence-flow-for-smbus-slave-receiver-n-bytes-pec",
                  "level": 4,
                  "start_page": 2144,
                  "end_page": 2144,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.14 SMBus slave mode > Figure 608. Transfer sequence flow for SMBus slave receiver N bytes + PEC",
                  "file": "10_sections/f62a0d063609__figure-608-transfer-sequence-flow-for-smbus-slave-receiver-n-bytes-pec.md",
                  "children": []
                },
                {
                  "id": "4fff52c9b00e",
                  "title": "Figure 609. Bus transfer diagrams for SMBus slave receiver (SBC = 1)",
                  "slug": "figure-609-bus-transfer-diagrams-for-smbus-slave-receiver-sbc-1",
                  "level": 4,
                  "start_page": 2145,
                  "end_page": 2145,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.14 SMBus slave mode > Figure 609. Bus transfer diagrams for SMBus slave receiver (SBC = 1)",
                  "file": "10_sections/4fff52c9b00e__figure-609-bus-transfer-diagrams-for-smbus-slave-receiver-sbc-1.md",
                  "children": []
                },
                {
                  "id": "b8426209c224",
                  "title": "Figure 610. Bus transfer diagrams for SMBus master transmitter",
                  "slug": "figure-610-bus-transfer-diagrams-for-smbus-master-transmitter",
                  "level": 4,
                  "start_page": 2146,
                  "end_page": 2147,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.14 SMBus slave mode > Figure 610. Bus transfer diagrams for SMBus master transmitter",
                  "file": "10_sections/b8426209c224__figure-610-bus-transfer-diagrams-for-smbus-master-transmitter.md",
                  "children": []
                },
                {
                  "id": "78d8d986ff81",
                  "title": "Figure 611. Bus transfer diagrams for SMBus master receiver",
                  "slug": "figure-611-bus-transfer-diagrams-for-smbus-master-receiver",
                  "level": 4,
                  "start_page": 2148,
                  "end_page": 2148,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.14 SMBus slave mode > Figure 611. Bus transfer diagrams for SMBus master receiver",
                  "file": "10_sections/78d8d986ff81__figure-611-bus-transfer-diagrams-for-smbus-master-receiver.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b08c8b2e0f82",
              "title": "50.4.15 Wake-up from Stop mode on address match",
              "slug": "50-4-15-wake-up-from-stop-mode-on-address-match",
              "level": 3,
              "start_page": 2148,
              "end_page": 2148,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.15 Wake-up from Stop mode on address match",
              "file": "10_sections/b08c8b2e0f82__50-4-15-wake-up-from-stop-mode-on-address-match.md",
              "children": []
            },
            {
              "id": "b46abdcbe5c3",
              "title": "50.4.16 Error conditions",
              "slug": "50-4-16-error-conditions",
              "level": 3,
              "start_page": 2149,
              "end_page": 2150,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.16 Error conditions",
              "file": "10_sections/b46abdcbe5c3__50-4-16-error-conditions.md",
              "children": []
            },
            {
              "id": "fc5e96da5227",
              "title": "50.4.17 DMA requests",
              "slug": "50-4-17-dma-requests",
              "level": 3,
              "start_page": 2151,
              "end_page": 2151,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.17 DMA requests",
              "file": "10_sections/fc5e96da5227__50-4-17-dma-requests.md",
              "children": []
            },
            {
              "id": "dc8eb9e4d2cf",
              "title": "50.4.18 Debug mode",
              "slug": "50-4-18-debug-mode",
              "level": 3,
              "start_page": 2151,
              "end_page": 2151,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.4 I2C functional description > 50.4.18 Debug mode",
              "file": "10_sections/dc8eb9e4d2cf__50-4-18-debug-mode.md",
              "children": []
            }
          ]
        },
        {
          "id": "b9cc6c9acdc6",
          "title": "50.5 I2C low-power modes",
          "slug": "50-5-i2c-low-power-modes",
          "level": 2,
          "start_page": 2152,
          "end_page": 2152,
          "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.5 I2C low-power modes",
          "file": "10_sections/b9cc6c9acdc6__50-5-i2c-low-power-modes.md",
          "children": [
            {
              "id": "3478d3201495",
              "title": "Table 416. Effect of low-power modes on the I2C",
              "slug": "table-416-effect-of-low-power-modes-on-the-i2c",
              "level": 3,
              "start_page": 2152,
              "end_page": 2152,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.5 I2C low-power modes > Table 416. Effect of low-power modes on the I2C",
              "file": "10_sections/3478d3201495__table-416-effect-of-low-power-modes-on-the-i2c.md",
              "children": []
            }
          ]
        },
        {
          "id": "90c22cc13022",
          "title": "50.6 I2C interrupts",
          "slug": "50-6-i2c-interrupts",
          "level": 2,
          "start_page": 2153,
          "end_page": 2154,
          "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.6 I2C interrupts",
          "file": "10_sections/90c22cc13022__50-6-i2c-interrupts.md",
          "children": [
            {
              "id": "d6cded5635cb",
              "title": "Table 417. I2C interrupt requests",
              "slug": "table-417-i2c-interrupt-requests",
              "level": 3,
              "start_page": 2153,
              "end_page": 2153,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.6 I2C interrupts > Table 417. I2C interrupt requests",
              "file": "10_sections/d6cded5635cb__table-417-i2c-interrupt-requests.md",
              "children": []
            },
            {
              "id": "d72fd909dd00",
              "title": "Figure 612. I2C interrupt mapping diagram",
              "slug": "figure-612-i2c-interrupt-mapping-diagram",
              "level": 3,
              "start_page": 2154,
              "end_page": 2154,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.6 I2C interrupts > Figure 612. I2C interrupt mapping diagram",
              "file": "10_sections/d72fd909dd00__figure-612-i2c-interrupt-mapping-diagram.md",
              "children": []
            }
          ]
        },
        {
          "id": "a8032d294be4",
          "title": "50.7 I2C registers",
          "slug": "50-7-i2c-registers",
          "level": 2,
          "start_page": 2155,
          "end_page": 2169,
          "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers",
          "file": "10_sections/a8032d294be4__50-7-i2c-registers.md",
          "children": [
            {
              "id": "f0bf7aed1faf",
              "title": "50.7.1 I2C control register 1 (I2C_CR1)",
              "slug": "50-7-1-i2c-control-register-1-i2c-cr1",
              "level": 3,
              "start_page": 2155,
              "end_page": 2156,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers > 50.7.1 I2C control register 1 (I2C_CR1)",
              "file": "10_sections/f0bf7aed1faf__50-7-1-i2c-control-register-1-i2c-cr1.md",
              "children": []
            },
            {
              "id": "bff2b862df17",
              "title": "50.7.2 I2C control register 2 (I2C_CR2)",
              "slug": "50-7-2-i2c-control-register-2-i2c-cr2",
              "level": 3,
              "start_page": 2157,
              "end_page": 2158,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers > 50.7.2 I2C control register 2 (I2C_CR2)",
              "file": "10_sections/bff2b862df17__50-7-2-i2c-control-register-2-i2c-cr2.md",
              "children": []
            },
            {
              "id": "0ef91cc7ac00",
              "title": "50.7.3 I2C own address 1 register (I2C_OAR1)",
              "slug": "50-7-3-i2c-own-address-1-register-i2c-oar1",
              "level": 3,
              "start_page": 2159,
              "end_page": 2159,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers > 50.7.3 I2C own address 1 register (I2C_OAR1)",
              "file": "10_sections/0ef91cc7ac00__50-7-3-i2c-own-address-1-register-i2c-oar1.md",
              "children": []
            },
            {
              "id": "f5d86c37349c",
              "title": "50.7.4 I2C own address 2 register (I2C_OAR2)",
              "slug": "50-7-4-i2c-own-address-2-register-i2c-oar2",
              "level": 3,
              "start_page": 2160,
              "end_page": 2160,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers > 50.7.4 I2C own address 2 register (I2C_OAR2)",
              "file": "10_sections/f5d86c37349c__50-7-4-i2c-own-address-2-register-i2c-oar2.md",
              "children": []
            },
            {
              "id": "f7abc065abbe",
              "title": "50.7.5 I2C timing register (I2C_TIMINGR)",
              "slug": "50-7-5-i2c-timing-register-i2c-timingr",
              "level": 3,
              "start_page": 2161,
              "end_page": 2161,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers > 50.7.5 I2C timing register (I2C_TIMINGR)",
              "file": "10_sections/f7abc065abbe__50-7-5-i2c-timing-register-i2c-timingr.md",
              "children": []
            },
            {
              "id": "c76091c13903",
              "title": "50.7.6 I2C timeout register (I2C_TIMEOUTR)",
              "slug": "50-7-6-i2c-timeout-register-i2c-timeoutr",
              "level": 3,
              "start_page": 2162,
              "end_page": 2162,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers > 50.7.6 I2C timeout register (I2C_TIMEOUTR)",
              "file": "10_sections/c76091c13903__50-7-6-i2c-timeout-register-i2c-timeoutr.md",
              "children": []
            },
            {
              "id": "de2c1df158d4",
              "title": "50.7.7 I2C interrupt and status register (I2C_ISR)",
              "slug": "50-7-7-i2c-interrupt-and-status-register-i2c-isr",
              "level": 3,
              "start_page": 2163,
              "end_page": 2164,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers > 50.7.7 I2C interrupt and status register (I2C_ISR)",
              "file": "10_sections/de2c1df158d4__50-7-7-i2c-interrupt-and-status-register-i2c-isr.md",
              "children": []
            },
            {
              "id": "c27d91dcc7f9",
              "title": "50.7.8 I2C interrupt clear register (I2C_ICR)",
              "slug": "50-7-8-i2c-interrupt-clear-register-i2c-icr",
              "level": 3,
              "start_page": 2165,
              "end_page": 2165,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers > 50.7.8 I2C interrupt clear register (I2C_ICR)",
              "file": "10_sections/c27d91dcc7f9__50-7-8-i2c-interrupt-clear-register-i2c-icr.md",
              "children": []
            },
            {
              "id": "7aeab9b48384",
              "title": "50.7.9 I2C PEC register (I2C_PECR)",
              "slug": "50-7-9-i2c-pec-register-i2c-pecr",
              "level": 3,
              "start_page": 2166,
              "end_page": 2166,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers > 50.7.9 I2C PEC register (I2C_PECR)",
              "file": "10_sections/7aeab9b48384__50-7-9-i2c-pec-register-i2c-pecr.md",
              "children": []
            },
            {
              "id": "404047bf2f38",
              "title": "50.7.10 I2C receive data register (I2C_RXDR)",
              "slug": "50-7-10-i2c-receive-data-register-i2c-rxdr",
              "level": 3,
              "start_page": 2167,
              "end_page": 2167,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers > 50.7.10 I2C receive data register (I2C_RXDR)",
              "file": "10_sections/404047bf2f38__50-7-10-i2c-receive-data-register-i2c-rxdr.md",
              "children": []
            },
            {
              "id": "82f425586211",
              "title": "50.7.11 I2C transmit data register (I2C_TXDR)",
              "slug": "50-7-11-i2c-transmit-data-register-i2c-txdr",
              "level": 3,
              "start_page": 2167,
              "end_page": 2167,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers > 50.7.11 I2C transmit data register (I2C_TXDR)",
              "file": "10_sections/82f425586211__50-7-11-i2c-transmit-data-register-i2c-txdr.md",
              "children": []
            },
            {
              "id": "af1bd6eca57e",
              "title": "50.7.12 I2C register map",
              "slug": "50-7-12-i2c-register-map",
              "level": 3,
              "start_page": 2168,
              "end_page": 2169,
              "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers > 50.7.12 I2C register map",
              "file": "10_sections/af1bd6eca57e__50-7-12-i2c-register-map.md",
              "children": [
                {
                  "id": "414b383135df",
                  "title": "Table 418. I2C register map and reset values",
                  "slug": "table-418-i2c-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2168,
                  "end_page": 2169,
                  "breadcrumb": "50 Inter-integrated circuit (I2C) interface > 50.7 I2C registers > 50.7.12 I2C register map > Table 418. I2C register map and reset values",
                  "file": "10_sections/414b383135df__table-418-i2c-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "e2219b40b26e",
      "title": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART)",
      "slug": "51-universal-synchronous-asynchronous-receiver-transmitter-usart-uart",
      "level": 1,
      "start_page": 2170,
      "end_page": 2256,
      "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART)",
      "file": "10_sections/e2219b40b26e__51-universal-synchronous-asynchronous-receiver-transmitter-usart-uart.md",
      "children": [
        {
          "id": "1ddde108cd4a",
          "title": "51.1 USART introduction",
          "slug": "51-1-usart-introduction",
          "level": 2,
          "start_page": 2170,
          "end_page": 2170,
          "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.1 USART introduction",
          "file": "10_sections/1ddde108cd4a__51-1-usart-introduction.md",
          "children": []
        },
        {
          "id": "c6dc838c809f",
          "title": "51.2 USART main features",
          "slug": "51-2-usart-main-features",
          "level": 2,
          "start_page": 2171,
          "end_page": 2171,
          "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.2 USART main features",
          "file": "10_sections/c6dc838c809f__51-2-usart-main-features.md",
          "children": []
        },
        {
          "id": "3ae99dc98e67",
          "title": "51.3 USART extended features",
          "slug": "51-3-usart-extended-features",
          "level": 2,
          "start_page": 2172,
          "end_page": 2172,
          "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.3 USART extended features",
          "file": "10_sections/3ae99dc98e67__51-3-usart-extended-features.md",
          "children": []
        },
        {
          "id": "e0d4c866b59d",
          "title": "51.4 USART implementation",
          "slug": "51-4-usart-implementation",
          "level": 2,
          "start_page": 2172,
          "end_page": 2172,
          "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.4 USART implementation",
          "file": "10_sections/e0d4c866b59d__51-4-usart-implementation.md",
          "children": [
            {
              "id": "c72690de1116",
              "title": "Table 419. USART / LPUART features",
              "slug": "table-419-usart-lpuart-features",
              "level": 3,
              "start_page": 2172,
              "end_page": 2172,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.4 USART implementation > Table 419. USART / LPUART features",
              "file": "10_sections/c72690de1116__table-419-usart-lpuart-features.md",
              "children": []
            }
          ]
        },
        {
          "id": "284f5cf4b4d7",
          "title": "51.5 USART functional description",
          "slug": "51-5-usart-functional-description",
          "level": 2,
          "start_page": 2173,
          "end_page": 2218,
          "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description",
          "file": "10_sections/284f5cf4b4d7__51-5-usart-functional-description.md",
          "children": [
            {
              "id": "9bc81c3cd129",
              "title": "51.5.1 USART block diagram",
              "slug": "51-5-1-usart-block-diagram",
              "level": 3,
              "start_page": 2173,
              "end_page": 2173,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.1 USART block diagram",
              "file": "10_sections/9bc81c3cd129__51-5-1-usart-block-diagram.md",
              "children": [
                {
                  "id": "dee880e0e450",
                  "title": "Figure 613. USART block diagram",
                  "slug": "figure-613-usart-block-diagram",
                  "level": 4,
                  "start_page": 2173,
                  "end_page": 2173,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.1 USART block diagram > Figure 613. USART block diagram",
                  "file": "10_sections/dee880e0e450__figure-613-usart-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "9a3bc32a9109",
              "title": "51.5.2 USART signals",
              "slug": "51-5-2-usart-signals",
              "level": 3,
              "start_page": 2174,
              "end_page": 2174,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.2 USART signals",
              "file": "10_sections/9a3bc32a9109__51-5-2-usart-signals.md",
              "children": []
            },
            {
              "id": "95b96598bcca",
              "title": "51.5.3 USART character description",
              "slug": "51-5-3-usart-character-description",
              "level": 3,
              "start_page": 2175,
              "end_page": 2176,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.3 USART character description",
              "file": "10_sections/95b96598bcca__51-5-3-usart-character-description.md",
              "children": [
                {
                  "id": "c60bb50a4a8b",
                  "title": "Figure 614. Word length programming",
                  "slug": "figure-614-word-length-programming",
                  "level": 4,
                  "start_page": 2176,
                  "end_page": 2176,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.3 USART character description > Figure 614. Word length programming",
                  "file": "10_sections/c60bb50a4a8b__figure-614-word-length-programming.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4ce9aba64e6f",
              "title": "51.5.4 USART FIFOs and thresholds",
              "slug": "51-5-4-usart-fifos-and-thresholds",
              "level": 3,
              "start_page": 2177,
              "end_page": 2180,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.4 USART FIFOs and thresholds",
              "file": "10_sections/4ce9aba64e6f__51-5-4-usart-fifos-and-thresholds.md",
              "children": []
            },
            {
              "id": "0d1b633ba7d9",
              "title": "51.5.5 USART transmitter",
              "slug": "51-5-5-usart-transmitter",
              "level": 3,
              "start_page": 2177,
              "end_page": 2180,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.5 USART transmitter",
              "file": "10_sections/0d1b633ba7d9__51-5-5-usart-transmitter.md",
              "children": [
                {
                  "id": "d5074468662c",
                  "title": "Figure 615. Configurable stop bits",
                  "slug": "figure-615-configurable-stop-bits",
                  "level": 4,
                  "start_page": 2178,
                  "end_page": 2180,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.5 USART transmitter > Figure 615. Configurable stop bits",
                  "file": "10_sections/d5074468662c__figure-615-configurable-stop-bits.md",
                  "children": []
                },
                {
                  "id": "c496077c8fa2",
                  "title": "Figure 616. TC/TXE behavior when transmitting",
                  "slug": "figure-616-tc-txe-behavior-when-transmitting",
                  "level": 4,
                  "start_page": 2181,
                  "end_page": 2181,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.5 USART transmitter > Figure 616. TC/TXE behavior when transmitting",
                  "file": "10_sections/c496077c8fa2__figure-616-tc-txe-behavior-when-transmitting.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c34cd4f5d54c",
              "title": "51.5.6 USART receiver",
              "slug": "51-5-6-usart-receiver",
              "level": 3,
              "start_page": 2181,
              "end_page": 2187,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.6 USART receiver",
              "file": "10_sections/c34cd4f5d54c__51-5-6-usart-receiver.md",
              "children": [
                {
                  "id": "03b2060969b5",
                  "title": "Figure 617. Start bit detection when oversampling by 16 or 8",
                  "slug": "figure-617-start-bit-detection-when-oversampling-by-16-or-8",
                  "level": 4,
                  "start_page": 2182,
                  "end_page": 2184,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.6 USART receiver > Figure 617. Start bit detection when oversampling by 16 or 8",
                  "file": "10_sections/03b2060969b5__figure-617-start-bit-detection-when-oversampling-by-16-or-8.md",
                  "children": []
                },
                {
                  "id": "bf1362a73dfe",
                  "title": "Figure 618. usart_ker_ck clock divider block diagram",
                  "slug": "figure-618-usart-ker-ck-clock-divider-block-diagram",
                  "level": 4,
                  "start_page": 2185,
                  "end_page": 2185,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.6 USART receiver > Figure 618. usart_ker_ck clock divider block diagram",
                  "file": "10_sections/bf1362a73dfe__figure-618-usart-ker-ck-clock-divider-block-diagram.md",
                  "children": []
                },
                {
                  "id": "c614b04c78b1",
                  "title": "Figure 619. Data sampling when oversampling by 16",
                  "slug": "figure-619-data-sampling-when-oversampling-by-16",
                  "level": 4,
                  "start_page": 2186,
                  "end_page": 2186,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.6 USART receiver > Figure 619. Data sampling when oversampling by 16",
                  "file": "10_sections/c614b04c78b1__figure-619-data-sampling-when-oversampling-by-16.md",
                  "children": []
                },
                {
                  "id": "7b6a43f18cd7",
                  "title": "Figure 620. Data sampling when oversampling by 8",
                  "slug": "figure-620-data-sampling-when-oversampling-by-8",
                  "level": 4,
                  "start_page": 2187,
                  "end_page": 2187,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.6 USART receiver > Figure 620. Data sampling when oversampling by 8",
                  "file": "10_sections/7b6a43f18cd7__figure-620-data-sampling-when-oversampling-by-8.md",
                  "children": []
                },
                {
                  "id": "ba3ed7ce6b34",
                  "title": "Table 420. Noise detection from sampled data",
                  "slug": "table-420-noise-detection-from-sampled-data",
                  "level": 4,
                  "start_page": 2187,
                  "end_page": 2187,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.6 USART receiver > Table 420. Noise detection from sampled data",
                  "file": "10_sections/ba3ed7ce6b34__table-420-noise-detection-from-sampled-data.md",
                  "children": []
                }
              ]
            },
            {
              "id": "920af33228b8",
              "title": "51.5.7 USART baud rate generation",
              "slug": "51-5-7-usart-baud-rate-generation",
              "level": 3,
              "start_page": 2188,
              "end_page": 2188,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.7 USART baud rate generation",
              "file": "10_sections/920af33228b8__51-5-7-usart-baud-rate-generation.md",
              "children": []
            },
            {
              "id": "f8119221d102",
              "title": "51.5.8 Tolerance of the USART receiver to clock deviation",
              "slug": "51-5-8-tolerance-of-the-usart-receiver-to-clock-deviation",
              "level": 3,
              "start_page": 2189,
              "end_page": 2190,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.8 Tolerance of the USART receiver to clock deviation",
              "file": "10_sections/f8119221d102__51-5-8-tolerance-of-the-usart-receiver-to-clock-deviation.md",
              "children": [
                {
                  "id": "23aa5d0c918a",
                  "title": "Table 421. Tolerance of the USART receiver when BRR [3:0] = 0000",
                  "slug": "table-421-tolerance-of-the-usart-receiver-when-brr-3-0-0000",
                  "level": 4,
                  "start_page": 2190,
                  "end_page": 2190,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.8 Tolerance of the USART receiver to clock deviation > Table 421. Tolerance of the USART receiver when BRR [3:0] = 0000",
                  "file": "10_sections/23aa5d0c918a__table-421-tolerance-of-the-usart-receiver-when-brr-3-0-0000.md",
                  "children": []
                },
                {
                  "id": "2a7e9a548668",
                  "title": "Table 422. Tolerance of the USART receiver when BRR[3:0] is different from 0000",
                  "slug": "table-422-tolerance-of-the-usart-receiver-when-brr-3-0-is-different-from-0000",
                  "level": 4,
                  "start_page": 2191,
                  "end_page": 2192,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.8 Tolerance of the USART receiver to clock deviation > Table 422. Tolerance of the USART receiver when BRR[3:0] is different from 0000",
                  "file": "10_sections/2a7e9a548668__table-422-tolerance-of-the-usart-receiver-when-brr-3-0-is-different-from-0000.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c0a5a6a3205b",
              "title": "51.5.9 USART auto baud rate detection",
              "slug": "51-5-9-usart-auto-baud-rate-detection",
              "level": 3,
              "start_page": 2191,
              "end_page": 2192,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.9 USART auto baud rate detection",
              "file": "10_sections/c0a5a6a3205b__51-5-9-usart-auto-baud-rate-detection.md",
              "children": []
            },
            {
              "id": "7a11e26dc915",
              "title": "51.5.10 USART multiprocessor communication",
              "slug": "51-5-10-usart-multiprocessor-communication",
              "level": 3,
              "start_page": 2193,
              "end_page": 2194,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.10 USART multiprocessor communication",
              "file": "10_sections/7a11e26dc915__51-5-10-usart-multiprocessor-communication.md",
              "children": [
                {
                  "id": "84df1e642080",
                  "title": "Figure 621. Mute mode using Idle line detection",
                  "slug": "figure-621-mute-mode-using-idle-line-detection",
                  "level": 4,
                  "start_page": 2194,
                  "end_page": 2194,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.10 USART multiprocessor communication > Figure 621. Mute mode using Idle line detection",
                  "file": "10_sections/84df1e642080__figure-621-mute-mode-using-idle-line-detection.md",
                  "children": []
                },
                {
                  "id": "72d052bf4f73",
                  "title": "Figure 622. Mute mode using address mark detection",
                  "slug": "figure-622-mute-mode-using-address-mark-detection",
                  "level": 4,
                  "start_page": 2195,
                  "end_page": 2195,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.10 USART multiprocessor communication > Figure 622. Mute mode using address mark detection",
                  "file": "10_sections/72d052bf4f73__figure-622-mute-mode-using-address-mark-detection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "e0ddc98493d3",
              "title": "51.5.11 USART Modbus communication",
              "slug": "51-5-11-usart-modbus-communication",
              "level": 3,
              "start_page": 2195,
              "end_page": 2195,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.11 USART Modbus communication",
              "file": "10_sections/e0ddc98493d3__51-5-11-usart-modbus-communication.md",
              "children": []
            },
            {
              "id": "a3ca85f49245",
              "title": "51.5.12 USART parity control",
              "slug": "51-5-12-usart-parity-control",
              "level": 3,
              "start_page": 2196,
              "end_page": 2196,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.12 USART parity control",
              "file": "10_sections/a3ca85f49245__51-5-12-usart-parity-control.md",
              "children": [
                {
                  "id": "a4fcc933c6dc",
                  "title": "Table 423. USART frame formats",
                  "slug": "table-423-usart-frame-formats",
                  "level": 4,
                  "start_page": 2196,
                  "end_page": 2196,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.12 USART parity control > Table 423. USART frame formats",
                  "file": "10_sections/a4fcc933c6dc__table-423-usart-frame-formats.md",
                  "children": []
                }
              ]
            },
            {
              "id": "324050706dce",
              "title": "51.5.13 USART LIN (local interconnection network) mode",
              "slug": "51-5-13-usart-lin-local-interconnection-network-mode",
              "level": 3,
              "start_page": 2197,
              "end_page": 2198,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.13 USART LIN (local interconnection network) mode",
              "file": "10_sections/324050706dce__51-5-13-usart-lin-local-interconnection-network-mode.md",
              "children": [
                {
                  "id": "7aad1e58d9a9",
                  "title": "Figure 623. Break detection in LIN mode (11-bit break length - LBDL bit is set)",
                  "slug": "figure-623-break-detection-in-lin-mode-11-bit-break-length-lbdl-bit-is-set",
                  "level": 4,
                  "start_page": 2198,
                  "end_page": 2198,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.13 USART LIN (local interconnection network) mode > Figure 623. Break detection in LIN mode (11-bit break length - LBDL bit is set)",
                  "file": "10_sections/7aad1e58d9a9__figure-623-break-detection-in-lin-mode-11-bit-break-length-lbdl-bit-is-set.md",
                  "children": []
                },
                {
                  "id": "43c7bc0eefd8",
                  "title": "Figure 624. Break detection in LIN mode vs. Framing error detection",
                  "slug": "figure-624-break-detection-in-lin-mode-vs-framing-error-detection",
                  "level": 4,
                  "start_page": 2199,
                  "end_page": 2199,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.13 USART LIN (local interconnection network) mode > Figure 624. Break detection in LIN mode vs. Framing error detection",
                  "file": "10_sections/43c7bc0eefd8__figure-624-break-detection-in-lin-mode-vs-framing-error-detection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ef6e70165d47",
              "title": "51.5.14 USART synchronous mode",
              "slug": "51-5-14-usart-synchronous-mode",
              "level": 3,
              "start_page": 2199,
              "end_page": 2202,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.14 USART synchronous mode",
              "file": "10_sections/ef6e70165d47__51-5-14-usart-synchronous-mode.md",
              "children": [
                {
                  "id": "fa523f46bf51",
                  "title": "Figure 625. USART example of synchronous master transmission",
                  "slug": "figure-625-usart-example-of-synchronous-master-transmission",
                  "level": 4,
                  "start_page": 2200,
                  "end_page": 2200,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.14 USART synchronous mode > Figure 625. USART example of synchronous master transmission",
                  "file": "10_sections/fa523f46bf51__figure-625-usart-example-of-synchronous-master-transmission.md",
                  "children": []
                },
                {
                  "id": "96044bf026ea",
                  "title": "Figure 626. USART data clock timing diagram in synchronous master mode (M bits = 00)",
                  "slug": "figure-626-usart-data-clock-timing-diagram-in-synchronous-master-mode-m-bits-00",
                  "level": 4,
                  "start_page": 2200,
                  "end_page": 2200,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.14 USART synchronous mode > Figure 626. USART data clock timing diagram in synchronous master mode (M bits = 00)",
                  "file": "10_sections/96044bf026ea__figure-626-usart-data-clock-timing-diagram-in-synchronous-master-mode-m-bits-00.md",
                  "children": []
                },
                {
                  "id": "3082cfbca8fe",
                  "title": "Figure 627. USART data clock timing diagram in synchronous master mode (M bits = 01)",
                  "slug": "figure-627-usart-data-clock-timing-diagram-in-synchronous-master-mode-m-bits-01",
                  "level": 4,
                  "start_page": 2201,
                  "end_page": 2201,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.14 USART synchronous mode > Figure 627. USART data clock timing diagram in synchronous master mode (M bits = 01)",
                  "file": "10_sections/3082cfbca8fe__figure-627-usart-data-clock-timing-diagram-in-synchronous-master-mode-m-bits-01.md",
                  "children": []
                },
                {
                  "id": "101cba366867",
                  "title": "Figure 628. USART data clock timing diagram in synchronous slave mode (M bits = 00)",
                  "slug": "figure-628-usart-data-clock-timing-diagram-in-synchronous-slave-mode-m-bits-00",
                  "level": 4,
                  "start_page": 2202,
                  "end_page": 2202,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.14 USART synchronous mode > Figure 628. USART data clock timing diagram in synchronous slave mode (M bits = 00)",
                  "file": "10_sections/101cba366867__figure-628-usart-data-clock-timing-diagram-in-synchronous-slave-mode-m-bits-00.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5c458462d6b1",
              "title": "51.5.15 USART single-wire Half-duplex communication",
              "slug": "51-5-15-usart-single-wire-half-duplex-communication",
              "level": 3,
              "start_page": 2203,
              "end_page": 2203,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.15 USART single-wire Half-duplex communication",
              "file": "10_sections/5c458462d6b1__51-5-15-usart-single-wire-half-duplex-communication.md",
              "children": []
            },
            {
              "id": "3f18c0dc6fb2",
              "title": "51.5.16 USART receiver timeout",
              "slug": "51-5-16-usart-receiver-timeout",
              "level": 3,
              "start_page": 2203,
              "end_page": 2203,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.16 USART receiver timeout",
              "file": "10_sections/3f18c0dc6fb2__51-5-16-usart-receiver-timeout.md",
              "children": []
            },
            {
              "id": "3ff687c667dd",
              "title": "51.5.17 USART Smartcard mode",
              "slug": "51-5-17-usart-smartcard-mode",
              "level": 3,
              "start_page": 2204,
              "end_page": 2207,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.17 USART Smartcard mode",
              "file": "10_sections/3ff687c667dd__51-5-17-usart-smartcard-mode.md",
              "children": [
                {
                  "id": "d21d38e0d33f",
                  "title": "Figure 629. ISO 7816-3 asynchronous protocol",
                  "slug": "figure-629-iso-7816-3-asynchronous-protocol",
                  "level": 4,
                  "start_page": 2204,
                  "end_page": 2205,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.17 USART Smartcard mode > Figure 629. ISO 7816-3 asynchronous protocol",
                  "file": "10_sections/d21d38e0d33f__figure-629-iso-7816-3-asynchronous-protocol.md",
                  "children": []
                },
                {
                  "id": "abfcfec73caf",
                  "title": "Figure 630. Parity error detection using the 1.5 stop bits",
                  "slug": "figure-630-parity-error-detection-using-the-1-5-stop-bits",
                  "level": 4,
                  "start_page": 2206,
                  "end_page": 2207,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.17 USART Smartcard mode > Figure 630. Parity error detection using the 1.5 stop bits",
                  "file": "10_sections/abfcfec73caf__figure-630-parity-error-detection-using-the-1-5-stop-bits.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4c90b6eb18c4",
              "title": "51.5.18 USART IrDA SIR ENDEC block",
              "slug": "51-5-18-usart-irda-sir-endec-block",
              "level": 3,
              "start_page": 2208,
              "end_page": 2210,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.18 USART IrDA SIR ENDEC block",
              "file": "10_sections/4c90b6eb18c4__51-5-18-usart-irda-sir-endec-block.md",
              "children": [
                {
                  "id": "2f3b0e18405a",
                  "title": "Figure 631. IrDA SIR ENDEC block diagram",
                  "slug": "figure-631-irda-sir-endec-block-diagram",
                  "level": 4,
                  "start_page": 2210,
                  "end_page": 2210,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.18 USART IrDA SIR ENDEC block > Figure 631. IrDA SIR ENDEC block diagram",
                  "file": "10_sections/2f3b0e18405a__figure-631-irda-sir-endec-block-diagram.md",
                  "children": []
                },
                {
                  "id": "be8027f383ce",
                  "title": "Figure 632. IrDA data modulation (3/16) - Normal mode",
                  "slug": "figure-632-irda-data-modulation-3-16-normal-mode",
                  "level": 4,
                  "start_page": 2210,
                  "end_page": 2210,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.18 USART IrDA SIR ENDEC block > Figure 632. IrDA data modulation (3/16) - Normal mode",
                  "file": "10_sections/be8027f383ce__figure-632-irda-data-modulation-3-16-normal-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3007648d043b",
              "title": "51.5.19 Continuous communication using USART and DMA",
              "slug": "51-5-19-continuous-communication-using-usart-and-dma",
              "level": 3,
              "start_page": 2211,
              "end_page": 2212,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.19 Continuous communication using USART and DMA",
              "file": "10_sections/3007648d043b__51-5-19-continuous-communication-using-usart-and-dma.md",
              "children": [
                {
                  "id": "d2a7778dc469",
                  "title": "Figure 633. Transmission using DMA",
                  "slug": "figure-633-transmission-using-dma",
                  "level": 4,
                  "start_page": 2212,
                  "end_page": 2212,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.19 Continuous communication using USART and DMA > Figure 633. Transmission using DMA",
                  "file": "10_sections/d2a7778dc469__figure-633-transmission-using-dma.md",
                  "children": []
                },
                {
                  "id": "bdd919af0215",
                  "title": "Figure 634. Reception using DMA",
                  "slug": "figure-634-reception-using-dma",
                  "level": 4,
                  "start_page": 2213,
                  "end_page": 2213,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.19 Continuous communication using USART and DMA > Figure 634. Reception using DMA",
                  "file": "10_sections/bdd919af0215__figure-634-reception-using-dma.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4a5d98c7cc95",
              "title": "51.5.20 RS232 Hardware flow control and RS485 Driver Enable",
              "slug": "51-5-20-rs232-hardware-flow-control-and-rs485-driver-enable",
              "level": 3,
              "start_page": 2213,
              "end_page": 2215,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.20 RS232 Hardware flow control and RS485 Driver Enable",
              "file": "10_sections/4a5d98c7cc95__51-5-20-rs232-hardware-flow-control-and-rs485-driver-enable.md",
              "children": [
                {
                  "id": "54a87943b672",
                  "title": "Figure 635. Hardware flow control between 2 USARTs",
                  "slug": "figure-635-hardware-flow-control-between-2-usarts",
                  "level": 4,
                  "start_page": 2213,
                  "end_page": 2213,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.20 RS232 Hardware flow control and RS485 Driver Enable > Figure 635. Hardware flow control between 2 USARTs",
                  "file": "10_sections/54a87943b672__figure-635-hardware-flow-control-between-2-usarts.md",
                  "children": []
                },
                {
                  "id": "3d88199cc989",
                  "title": "Figure 636. RS232 RTS flow control",
                  "slug": "figure-636-rs232-rts-flow-control",
                  "level": 4,
                  "start_page": 2214,
                  "end_page": 2214,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.20 RS232 Hardware flow control and RS485 Driver Enable > Figure 636. RS232 RTS flow control",
                  "file": "10_sections/3d88199cc989__figure-636-rs232-rts-flow-control.md",
                  "children": []
                },
                {
                  "id": "2ca721aa7f9b",
                  "title": "Figure 637. RS232 CTS flow control",
                  "slug": "figure-637-rs232-cts-flow-control",
                  "level": 4,
                  "start_page": 2215,
                  "end_page": 2215,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.20 RS232 Hardware flow control and RS485 Driver Enable > Figure 637. RS232 CTS flow control",
                  "file": "10_sections/2ca721aa7f9b__figure-637-rs232-cts-flow-control.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8ae58bad6fde",
              "title": "51.5.21 USART low-power management",
              "slug": "51-5-21-usart-low-power-management",
              "level": 3,
              "start_page": 2216,
              "end_page": 2218,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.21 USART low-power management",
              "file": "10_sections/8ae58bad6fde__51-5-21-usart-low-power-management.md",
              "children": [
                {
                  "id": "7df8dae87813",
                  "title": "Figure 638. Wake-up event verified (wake-up event = address match, FIFO disabled)",
                  "slug": "figure-638-wake-up-event-verified-wake-up-event-address-match-fifo-disabled",
                  "level": 4,
                  "start_page": 2218,
                  "end_page": 2218,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.21 USART low-power management > Figure 638. Wake-up event verified (wake-up event = address match, FIFO disabled)",
                  "file": "10_sections/7df8dae87813__figure-638-wake-up-event-verified-wake-up-event-address-match-fifo-disabled.md",
                  "children": []
                },
                {
                  "id": "84bd5e67c5e9",
                  "title": "Figure 639. Wake-up event not verified (wake-up event = address match, FIFO disabled)",
                  "slug": "figure-639-wake-up-event-not-verified-wake-up-event-address-match-fifo-disabled",
                  "level": 4,
                  "start_page": 2218,
                  "end_page": 2218,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.5 USART functional description > 51.5.21 USART low-power management > Figure 639. Wake-up event not verified (wake-up event = address match, FIFO disabled)",
                  "file": "10_sections/84bd5e67c5e9__figure-639-wake-up-event-not-verified-wake-up-event-address-match-fifo-disabled.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "47be2c56213f",
          "title": "51.6 USART in low-power modes",
          "slug": "51-6-usart-in-low-power-modes",
          "level": 2,
          "start_page": 2219,
          "end_page": 2219,
          "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.6 USART in low-power modes",
          "file": "10_sections/47be2c56213f__51-6-usart-in-low-power-modes.md",
          "children": [
            {
              "id": "af894956d88c",
              "title": "Table 424. Effect of low-power modes on the USART",
              "slug": "table-424-effect-of-low-power-modes-on-the-usart",
              "level": 3,
              "start_page": 2219,
              "end_page": 2219,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.6 USART in low-power modes > Table 424. Effect of low-power modes on the USART",
              "file": "10_sections/af894956d88c__table-424-effect-of-low-power-modes-on-the-usart.md",
              "children": []
            }
          ]
        },
        {
          "id": "77293c66ee52",
          "title": "51.7 USART interrupts",
          "slug": "51-7-usart-interrupts",
          "level": 2,
          "start_page": 2220,
          "end_page": 2220,
          "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.7 USART interrupts",
          "file": "10_sections/77293c66ee52__51-7-usart-interrupts.md",
          "children": [
            {
              "id": "0c008f44f202",
              "title": "Table 425. USART interrupt requests",
              "slug": "table-425-usart-interrupt-requests",
              "level": 3,
              "start_page": 2220,
              "end_page": 2220,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.7 USART interrupts > Table 425. USART interrupt requests",
              "file": "10_sections/0c008f44f202__table-425-usart-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "d72020a5811d",
          "title": "51.8 USART registers",
          "slug": "51-8-usart-registers",
          "level": 2,
          "start_page": 2221,
          "end_page": 2256,
          "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers",
          "file": "10_sections/d72020a5811d__51-8-usart-registers.md",
          "children": [
            {
              "id": "c3370221b469",
              "title": "51.8.1 USART control register 1 (USART_CR1)",
              "slug": "51-8-1-usart-control-register-1-usart-cr1",
              "level": 3,
              "start_page": 2221,
              "end_page": 2224,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.1 USART control register 1 (USART_CR1)",
              "file": "10_sections/c3370221b469__51-8-1-usart-control-register-1-usart-cr1.md",
              "children": []
            },
            {
              "id": "9b5b7cd7e6fe",
              "title": "51.8.2 USART control register 1 [alternate] (USART_CR1)",
              "slug": "51-8-2-usart-control-register-1-alternate-usart-cr1",
              "level": 3,
              "start_page": 2225,
              "end_page": 2227,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.2 USART control register 1 [alternate] (USART_CR1)",
              "file": "10_sections/9b5b7cd7e6fe__51-8-2-usart-control-register-1-alternate-usart-cr1.md",
              "children": []
            },
            {
              "id": "414a2f1a3e6a",
              "title": "51.8.3 USART control register 2 (USART_CR2)",
              "slug": "51-8-3-usart-control-register-2-usart-cr2",
              "level": 3,
              "start_page": 2228,
              "end_page": 2231,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.3 USART control register 2 (USART_CR2)",
              "file": "10_sections/414a2f1a3e6a__51-8-3-usart-control-register-2-usart-cr2.md",
              "children": []
            },
            {
              "id": "9f9fff145709",
              "title": "51.8.4 USART control register 3 (USART_CR3)",
              "slug": "51-8-4-usart-control-register-3-usart-cr3",
              "level": 3,
              "start_page": 2232,
              "end_page": 2236,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.4 USART control register 3 (USART_CR3)",
              "file": "10_sections/9f9fff145709__51-8-4-usart-control-register-3-usart-cr3.md",
              "children": []
            },
            {
              "id": "e972c248aa4e",
              "title": "51.8.5 USART baud rate register (USART_BRR)",
              "slug": "51-8-5-usart-baud-rate-register-usart-brr",
              "level": 3,
              "start_page": 2237,
              "end_page": 2237,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.5 USART baud rate register (USART_BRR)",
              "file": "10_sections/e972c248aa4e__51-8-5-usart-baud-rate-register-usart-brr.md",
              "children": []
            },
            {
              "id": "175d663bc3f8",
              "title": "51.8.6 USART guard time and prescaler register (USART_GTPR)",
              "slug": "51-8-6-usart-guard-time-and-prescaler-register-usart-gtpr",
              "level": 3,
              "start_page": 2237,
              "end_page": 2237,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.6 USART guard time and prescaler register (USART_GTPR)",
              "file": "10_sections/175d663bc3f8__51-8-6-usart-guard-time-and-prescaler-register-usart-gtpr.md",
              "children": []
            },
            {
              "id": "87439d45b21e",
              "title": "51.8.7 USART receiver timeout register (USART_RTOR)",
              "slug": "51-8-7-usart-receiver-timeout-register-usart-rtor",
              "level": 3,
              "start_page": 2238,
              "end_page": 2238,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.7 USART receiver timeout register (USART_RTOR)",
              "file": "10_sections/87439d45b21e__51-8-7-usart-receiver-timeout-register-usart-rtor.md",
              "children": []
            },
            {
              "id": "b7163bb13bc5",
              "title": "51.8.8 USART request register (USART_RQR)",
              "slug": "51-8-8-usart-request-register-usart-rqr",
              "level": 3,
              "start_page": 2239,
              "end_page": 2239,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.8 USART request register (USART_RQR)",
              "file": "10_sections/b7163bb13bc5__51-8-8-usart-request-register-usart-rqr.md",
              "children": []
            },
            {
              "id": "8d1289ab5ab2",
              "title": "51.8.9 USART interrupt and status register (USART_ISR)",
              "slug": "51-8-9-usart-interrupt-and-status-register-usart-isr",
              "level": 3,
              "start_page": 2240,
              "end_page": 2245,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.9 USART interrupt and status register (USART_ISR)",
              "file": "10_sections/8d1289ab5ab2__51-8-9-usart-interrupt-and-status-register-usart-isr.md",
              "children": []
            },
            {
              "id": "fd55a37d63e5",
              "title": "51.8.10 USART interrupt and status register [alternate] (USART_ISR)",
              "slug": "51-8-10-usart-interrupt-and-status-register-alternate-usart-isr",
              "level": 3,
              "start_page": 2246,
              "end_page": 2250,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.10 USART interrupt and status register [alternate] (USART_ISR)",
              "file": "10_sections/fd55a37d63e5__51-8-10-usart-interrupt-and-status-register-alternate-usart-isr.md",
              "children": []
            },
            {
              "id": "addd478f4d24",
              "title": "51.8.11 USART interrupt flag clear register (USART_ICR)",
              "slug": "51-8-11-usart-interrupt-flag-clear-register-usart-icr",
              "level": 3,
              "start_page": 2251,
              "end_page": 2252,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.11 USART interrupt flag clear register (USART_ICR)",
              "file": "10_sections/addd478f4d24__51-8-11-usart-interrupt-flag-clear-register-usart-icr.md",
              "children": []
            },
            {
              "id": "b147fb7dd94e",
              "title": "51.8.12 USART receive data register (USART_RDR)",
              "slug": "51-8-12-usart-receive-data-register-usart-rdr",
              "level": 3,
              "start_page": 2253,
              "end_page": 2253,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.12 USART receive data register (USART_RDR)",
              "file": "10_sections/b147fb7dd94e__51-8-12-usart-receive-data-register-usart-rdr.md",
              "children": []
            },
            {
              "id": "1e67dec22d7c",
              "title": "51.8.13 USART transmit data register (USART_TDR)",
              "slug": "51-8-13-usart-transmit-data-register-usart-tdr",
              "level": 3,
              "start_page": 2253,
              "end_page": 2253,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.13 USART transmit data register (USART_TDR)",
              "file": "10_sections/1e67dec22d7c__51-8-13-usart-transmit-data-register-usart-tdr.md",
              "children": []
            },
            {
              "id": "452c15c19cff",
              "title": "51.8.14 USART prescaler register (USART_PRESC)",
              "slug": "51-8-14-usart-prescaler-register-usart-presc",
              "level": 3,
              "start_page": 2254,
              "end_page": 2254,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.14 USART prescaler register (USART_PRESC)",
              "file": "10_sections/452c15c19cff__51-8-14-usart-prescaler-register-usart-presc.md",
              "children": []
            },
            {
              "id": "030c2632b0eb",
              "title": "51.8.15 USART register map",
              "slug": "51-8-15-usart-register-map",
              "level": 3,
              "start_page": 2255,
              "end_page": 2256,
              "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.15 USART register map",
              "file": "10_sections/030c2632b0eb__51-8-15-usart-register-map.md",
              "children": [
                {
                  "id": "cf32692eb8d4",
                  "title": "Table 426. USART register map and reset values",
                  "slug": "table-426-usart-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2255,
                  "end_page": 2256,
                  "breadcrumb": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART) > 51.8 USART registers > 51.8.15 USART register map > Table 426. USART register map and reset values",
                  "file": "10_sections/cf32692eb8d4__table-426-usart-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "a416542fc0d3",
      "title": "52 Low-power universal asynchronous receiver transmitter (LPUART)",
      "slug": "52-low-power-universal-asynchronous-receiver-transmitter-lpuart",
      "level": 1,
      "start_page": 2257,
      "end_page": 2309,
      "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART)",
      "file": "10_sections/a416542fc0d3__52-low-power-universal-asynchronous-receiver-transmitter-lpuart.md",
      "children": [
        {
          "id": "26be0939fadf",
          "title": "52.1 LPUART introduction",
          "slug": "52-1-lpuart-introduction",
          "level": 2,
          "start_page": 2257,
          "end_page": 2257,
          "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.1 LPUART introduction",
          "file": "10_sections/26be0939fadf__52-1-lpuart-introduction.md",
          "children": []
        },
        {
          "id": "c946a2cd21f9",
          "title": "52.2 LPUART main features",
          "slug": "52-2-lpuart-main-features",
          "level": 2,
          "start_page": 2258,
          "end_page": 2258,
          "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.2 LPUART main features",
          "file": "10_sections/c946a2cd21f9__52-2-lpuart-main-features.md",
          "children": []
        },
        {
          "id": "0328c0a70f1d",
          "title": "52.3 LPUART implementation",
          "slug": "52-3-lpuart-implementation",
          "level": 2,
          "start_page": 2259,
          "end_page": 2259,
          "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.3 LPUART implementation",
          "file": "10_sections/0328c0a70f1d__52-3-lpuart-implementation.md",
          "children": [
            {
              "id": "a9fe9c064d24",
              "title": "Table 427. USART / LPUART features",
              "slug": "table-427-usart-lpuart-features",
              "level": 3,
              "start_page": 2259,
              "end_page": 2259,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.3 LPUART implementation > Table 427. USART / LPUART features",
              "file": "10_sections/a9fe9c064d24__table-427-usart-lpuart-features.md",
              "children": []
            }
          ]
        },
        {
          "id": "aad3be5264e1",
          "title": "52.4 LPUART functional description",
          "slug": "52-4-lpuart-functional-description",
          "level": 2,
          "start_page": 2260,
          "end_page": 2282,
          "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description",
          "file": "10_sections/aad3be5264e1__52-4-lpuart-functional-description.md",
          "children": [
            {
              "id": "c6b9cc2c1e51",
              "title": "52.4.1 LPUART block diagram",
              "slug": "52-4-1-lpuart-block-diagram",
              "level": 3,
              "start_page": 2260,
              "end_page": 2260,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.1 LPUART block diagram",
              "file": "10_sections/c6b9cc2c1e51__52-4-1-lpuart-block-diagram.md",
              "children": [
                {
                  "id": "2529858e5e91",
                  "title": "Figure 640. LPUART block diagram",
                  "slug": "figure-640-lpuart-block-diagram",
                  "level": 4,
                  "start_page": 2260,
                  "end_page": 2260,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.1 LPUART block diagram > Figure 640. LPUART block diagram",
                  "file": "10_sections/2529858e5e91__figure-640-lpuart-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6e1fd57066e4",
              "title": "52.4.2 LPUART signals",
              "slug": "52-4-2-lpuart-signals",
              "level": 3,
              "start_page": 2261,
              "end_page": 2261,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.2 LPUART signals",
              "file": "10_sections/6e1fd57066e4__52-4-2-lpuart-signals.md",
              "children": []
            },
            {
              "id": "68c3b0641d1b",
              "title": "52.4.3 LPUART character description",
              "slug": "52-4-3-lpuart-character-description",
              "level": 3,
              "start_page": 2261,
              "end_page": 2261,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.3 LPUART character description",
              "file": "10_sections/68c3b0641d1b__52-4-3-lpuart-character-description.md",
              "children": [
                {
                  "id": "30d4d8c606db",
                  "title": "Figure 641. LPUART word length programming",
                  "slug": "figure-641-lpuart-word-length-programming",
                  "level": 4,
                  "start_page": 2262,
                  "end_page": 2262,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.3 LPUART character description > Figure 641. LPUART word length programming",
                  "file": "10_sections/30d4d8c606db__figure-641-lpuart-word-length-programming.md",
                  "children": []
                }
              ]
            },
            {
              "id": "631b7e60c4da",
              "title": "52.4.4 LPUART FIFOs and thresholds",
              "slug": "52-4-4-lpuart-fifos-and-thresholds",
              "level": 3,
              "start_page": 2262,
              "end_page": 2262,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.4 LPUART FIFOs and thresholds",
              "file": "10_sections/631b7e60c4da__52-4-4-lpuart-fifos-and-thresholds.md",
              "children": []
            },
            {
              "id": "b32b0360d91f",
              "title": "52.4.5 LPUART transmitter",
              "slug": "52-4-5-lpuart-transmitter",
              "level": 3,
              "start_page": 2263,
              "end_page": 2265,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.5 LPUART transmitter",
              "file": "10_sections/b32b0360d91f__52-4-5-lpuart-transmitter.md",
              "children": [
                {
                  "id": "7df7c623aeb8",
                  "title": "Figure 642. Configurable stop bits",
                  "slug": "figure-642-configurable-stop-bits",
                  "level": 4,
                  "start_page": 2264,
                  "end_page": 2265,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.5 LPUART transmitter > Figure 642. Configurable stop bits",
                  "file": "10_sections/7df7c623aeb8__figure-642-configurable-stop-bits.md",
                  "children": []
                },
                {
                  "id": "b6360b915f6e",
                  "title": "Figure 643. TC/TXE behavior when transmitting",
                  "slug": "figure-643-tc-txe-behavior-when-transmitting",
                  "level": 4,
                  "start_page": 2266,
                  "end_page": 2268,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.5 LPUART transmitter > Figure 643. TC/TXE behavior when transmitting",
                  "file": "10_sections/b6360b915f6e__figure-643-tc-txe-behavior-when-transmitting.md",
                  "children": []
                }
              ]
            },
            {
              "id": "df02d4efe25d",
              "title": "52.4.6 LPUART receiver",
              "slug": "52-4-6-lpuart-receiver",
              "level": 3,
              "start_page": 2266,
              "end_page": 2269,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.6 LPUART receiver",
              "file": "10_sections/df02d4efe25d__52-4-6-lpuart-receiver.md",
              "children": [
                {
                  "id": "3394a4276757",
                  "title": "Figure 644. lpuart_ker_ck clock divider block diagram",
                  "slug": "figure-644-lpuart-ker-ck-clock-divider-block-diagram",
                  "level": 4,
                  "start_page": 2269,
                  "end_page": 2269,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.6 LPUART receiver > Figure 644. lpuart_ker_ck clock divider block diagram",
                  "file": "10_sections/3394a4276757__figure-644-lpuart-ker-ck-clock-divider-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a10dd94f749b",
              "title": "52.4.7 LPUART baud rate generation",
              "slug": "52-4-7-lpuart-baud-rate-generation",
              "level": 3,
              "start_page": 2270,
              "end_page": 2270,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.7 LPUART baud rate generation",
              "file": "10_sections/a10dd94f749b__52-4-7-lpuart-baud-rate-generation.md",
              "children": [
                {
                  "id": "bb876c3edb84",
                  "title": "Table 428. Error calculation for programmed baud rates at lpuart_ker_ck_pres = 32.768 kHz",
                  "slug": "table-428-error-calculation-for-programmed-baud-rates-at-lpuart-ker-ck-pres-32-768-khz",
                  "level": 4,
                  "start_page": 2270,
                  "end_page": 2270,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.7 LPUART baud rate generation > Table 428. Error calculation for programmed baud rates at lpuart_ker_ck_pres = 32.768 kHz",
                  "file": "10_sections/bb876c3edb84__table-428-error-calculation-for-programmed-baud-rates-at-lpuart-ker-ck-pres-32-768-khz.md",
                  "children": []
                },
                {
                  "id": "570cf6be2728",
                  "title": "Table 429. Error calculation for programmed baud rates at fCK = 100 MHz",
                  "slug": "table-429-error-calculation-for-programmed-baud-rates-at-fck-100-mhz",
                  "level": 4,
                  "start_page": 2271,
                  "end_page": 2271,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.7 LPUART baud rate generation > Table 429. Error calculation for programmed baud rates at fCK = 100 MHz",
                  "file": "10_sections/570cf6be2728__table-429-error-calculation-for-programmed-baud-rates-at-fck-100-mhz.md",
                  "children": []
                }
              ]
            },
            {
              "id": "17e28f27ea04",
              "title": "52.4.8 Tolerance of the LPUART receiver to clock deviation",
              "slug": "52-4-8-tolerance-of-the-lpuart-receiver-to-clock-deviation",
              "level": 3,
              "start_page": 2271,
              "end_page": 2271,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.8 Tolerance of the LPUART receiver to clock deviation",
              "file": "10_sections/17e28f27ea04__52-4-8-tolerance-of-the-lpuart-receiver-to-clock-deviation.md",
              "children": [
                {
                  "id": "eb8e1dec2790",
                  "title": "Table 430. Tolerance of the LPUART receiver",
                  "slug": "table-430-tolerance-of-the-lpuart-receiver",
                  "level": 4,
                  "start_page": 2272,
                  "end_page": 2272,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.8 Tolerance of the LPUART receiver to clock deviation > Table 430. Tolerance of the LPUART receiver",
                  "file": "10_sections/eb8e1dec2790__table-430-tolerance-of-the-lpuart-receiver.md",
                  "children": []
                }
              ]
            },
            {
              "id": "597b8fa821f0",
              "title": "52.4.9 LPUART multiprocessor communication",
              "slug": "52-4-9-lpuart-multiprocessor-communication",
              "level": 3,
              "start_page": 2272,
              "end_page": 2273,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.9 LPUART multiprocessor communication",
              "file": "10_sections/597b8fa821f0__52-4-9-lpuart-multiprocessor-communication.md",
              "children": [
                {
                  "id": "4d146fcb2b76",
                  "title": "Figure 645. Mute mode using Idle line detection",
                  "slug": "figure-645-mute-mode-using-idle-line-detection",
                  "level": 4,
                  "start_page": 2273,
                  "end_page": 2273,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.9 LPUART multiprocessor communication > Figure 645. Mute mode using Idle line detection",
                  "file": "10_sections/4d146fcb2b76__figure-645-mute-mode-using-idle-line-detection.md",
                  "children": []
                },
                {
                  "id": "5471f18aa003",
                  "title": "Figure 646. Mute mode using address mark detection",
                  "slug": "figure-646-mute-mode-using-address-mark-detection",
                  "level": 4,
                  "start_page": 2274,
                  "end_page": 2274,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.9 LPUART multiprocessor communication > Figure 646. Mute mode using address mark detection",
                  "file": "10_sections/5471f18aa003__figure-646-mute-mode-using-address-mark-detection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "e9ea3676f221",
              "title": "52.4.10 LPUART parity control",
              "slug": "52-4-10-lpuart-parity-control",
              "level": 3,
              "start_page": 2274,
              "end_page": 2274,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.10 LPUART parity control",
              "file": "10_sections/e9ea3676f221__52-4-10-lpuart-parity-control.md",
              "children": []
            },
            {
              "id": "41bd66ef9e46",
              "title": "52.4.11 LPUART single-wire Half-duplex communication",
              "slug": "52-4-11-lpuart-single-wire-half-duplex-communication",
              "level": 3,
              "start_page": 2275,
              "end_page": 2277,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.11 LPUART single-wire Half-duplex communication",
              "file": "10_sections/41bd66ef9e46__52-4-11-lpuart-single-wire-half-duplex-communication.md",
              "children": []
            },
            {
              "id": "8462e197dc6a",
              "title": "52.4.12 Continuous communication using DMA and LPUART",
              "slug": "52-4-12-continuous-communication-using-dma-and-lpuart",
              "level": 3,
              "start_page": 2275,
              "end_page": 2277,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.12 Continuous communication using DMA and LPUART",
              "file": "10_sections/8462e197dc6a__52-4-12-continuous-communication-using-dma-and-lpuart.md",
              "children": [
                {
                  "id": "e004d0b35a82",
                  "title": "Figure 647. Transmission using DMA",
                  "slug": "figure-647-transmission-using-dma",
                  "level": 4,
                  "start_page": 2276,
                  "end_page": 2276,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.12 Continuous communication using DMA and LPUART > Figure 647. Transmission using DMA",
                  "file": "10_sections/e004d0b35a82__figure-647-transmission-using-dma.md",
                  "children": []
                },
                {
                  "id": "27763174a989",
                  "title": "Figure 648. Reception using DMA",
                  "slug": "figure-648-reception-using-dma",
                  "level": 4,
                  "start_page": 2277,
                  "end_page": 2277,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.12 Continuous communication using DMA and LPUART > Figure 648. Reception using DMA",
                  "file": "10_sections/27763174a989__figure-648-reception-using-dma.md",
                  "children": []
                }
              ]
            },
            {
              "id": "94a841a5ac8f",
              "title": "52.4.13 RS232 Hardware flow control and RS485 Driver Enable",
              "slug": "52-4-13-rs232-hardware-flow-control-and-rs485-driver-enable",
              "level": 3,
              "start_page": 2278,
              "end_page": 2279,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.13 RS232 Hardware flow control and RS485 Driver Enable",
              "file": "10_sections/94a841a5ac8f__52-4-13-rs232-hardware-flow-control-and-rs485-driver-enable.md",
              "children": [
                {
                  "id": "5ce95f246353",
                  "title": "Figure 649. Hardware flow control between 2 LPUARTs",
                  "slug": "figure-649-hardware-flow-control-between-2-lpuarts",
                  "level": 4,
                  "start_page": 2278,
                  "end_page": 2278,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.13 RS232 Hardware flow control and RS485 Driver Enable > Figure 649. Hardware flow control between 2 LPUARTs",
                  "file": "10_sections/5ce95f246353__figure-649-hardware-flow-control-between-2-lpuarts.md",
                  "children": []
                },
                {
                  "id": "7b7c70f44c68",
                  "title": "Figure 650. RS232 RTS flow control",
                  "slug": "figure-650-rs232-rts-flow-control",
                  "level": 4,
                  "start_page": 2278,
                  "end_page": 2278,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.13 RS232 Hardware flow control and RS485 Driver Enable > Figure 650. RS232 RTS flow control",
                  "file": "10_sections/7b7c70f44c68__figure-650-rs232-rts-flow-control.md",
                  "children": []
                },
                {
                  "id": "cfe904298e6c",
                  "title": "Figure 651. RS232 CTS flow control",
                  "slug": "figure-651-rs232-cts-flow-control",
                  "level": 4,
                  "start_page": 2279,
                  "end_page": 2279,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.13 RS232 Hardware flow control and RS485 Driver Enable > Figure 651. RS232 CTS flow control",
                  "file": "10_sections/cfe904298e6c__figure-651-rs232-cts-flow-control.md",
                  "children": []
                }
              ]
            },
            {
              "id": "dd37faa38411",
              "title": "52.4.14 LPUART low-power management",
              "slug": "52-4-14-lpuart-low-power-management",
              "level": 3,
              "start_page": 2280,
              "end_page": 2282,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.14 LPUART low-power management",
              "file": "10_sections/dd37faa38411__52-4-14-lpuart-low-power-management.md",
              "children": [
                {
                  "id": "af41a806f8d2",
                  "title": "Figure 652. Wake-up event verified (wake-up event = address match, FIFO disabled)",
                  "slug": "figure-652-wake-up-event-verified-wake-up-event-address-match-fifo-disabled",
                  "level": 4,
                  "start_page": 2282,
                  "end_page": 2282,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.14 LPUART low-power management > Figure 652. Wake-up event verified (wake-up event = address match, FIFO disabled)",
                  "file": "10_sections/af41a806f8d2__figure-652-wake-up-event-verified-wake-up-event-address-match-fifo-disabled.md",
                  "children": []
                },
                {
                  "id": "9972da48aaa1",
                  "title": "Figure 653. Wake-up event not verified (wake-up event = address match, FIFO disabled)",
                  "slug": "figure-653-wake-up-event-not-verified-wake-up-event-address-match-fifo-disabled",
                  "level": 4,
                  "start_page": 2282,
                  "end_page": 2282,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.4 LPUART functional description > 52.4.14 LPUART low-power management > Figure 653. Wake-up event not verified (wake-up event = address match, FIFO disabled)",
                  "file": "10_sections/9972da48aaa1__figure-653-wake-up-event-not-verified-wake-up-event-address-match-fifo-disabled.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "8df3edbd7ea6",
          "title": "52.5 LPUART in low-power modes",
          "slug": "52-5-lpuart-in-low-power-modes",
          "level": 2,
          "start_page": 2283,
          "end_page": 2283,
          "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.5 LPUART in low-power modes",
          "file": "10_sections/8df3edbd7ea6__52-5-lpuart-in-low-power-modes.md",
          "children": [
            {
              "id": "3debe9cbb94e",
              "title": "Table 432. Effect of low-power modes on the LPUART",
              "slug": "table-432-effect-of-low-power-modes-on-the-lpuart",
              "level": 3,
              "start_page": 2283,
              "end_page": 2283,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.5 LPUART in low-power modes > Table 432. Effect of low-power modes on the LPUART",
              "file": "10_sections/3debe9cbb94e__table-432-effect-of-low-power-modes-on-the-lpuart.md",
              "children": []
            }
          ]
        },
        {
          "id": "5daef67159fc",
          "title": "52.6 LPUART interrupts",
          "slug": "52-6-lpuart-interrupts",
          "level": 2,
          "start_page": 2284,
          "end_page": 2284,
          "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.6 LPUART interrupts",
          "file": "10_sections/5daef67159fc__52-6-lpuart-interrupts.md",
          "children": [
            {
              "id": "c34de95ef511",
              "title": "Table 433. LPUART interrupt requests",
              "slug": "table-433-lpuart-interrupt-requests",
              "level": 3,
              "start_page": 2284,
              "end_page": 2284,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.6 LPUART interrupts > Table 433. LPUART interrupt requests",
              "file": "10_sections/c34de95ef511__table-433-lpuart-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "c433270b5ab9",
          "title": "52.7 LPUART registers",
          "slug": "52-7-lpuart-registers",
          "level": 2,
          "start_page": 2285,
          "end_page": 2309,
          "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers",
          "file": "10_sections/c433270b5ab9__52-7-lpuart-registers.md",
          "children": [
            {
              "id": "7ccb18ae20ab",
              "title": "52.7.1 LPUART control register 1 (LPUART_CR1)",
              "slug": "52-7-1-lpuart-control-register-1-lpuart-cr1",
              "level": 3,
              "start_page": 2285,
              "end_page": 2287,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.1 LPUART control register 1 (LPUART_CR1)",
              "file": "10_sections/7ccb18ae20ab__52-7-1-lpuart-control-register-1-lpuart-cr1.md",
              "children": []
            },
            {
              "id": "35979ec786e4",
              "title": "52.7.2 LPUART control register 1 [alternate] (LPUART_CR1)",
              "slug": "52-7-2-lpuart-control-register-1-alternate-lpuart-cr1",
              "level": 3,
              "start_page": 2288,
              "end_page": 2290,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.2 LPUART control register 1 [alternate] (LPUART_CR1)",
              "file": "10_sections/35979ec786e4__52-7-2-lpuart-control-register-1-alternate-lpuart-cr1.md",
              "children": []
            },
            {
              "id": "18b81b55df35",
              "title": "52.7.3 LPUART control register 2 (LPUART_CR2)",
              "slug": "52-7-3-lpuart-control-register-2-lpuart-cr2",
              "level": 3,
              "start_page": 2291,
              "end_page": 2292,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.3 LPUART control register 2 (LPUART_CR2)",
              "file": "10_sections/18b81b55df35__52-7-3-lpuart-control-register-2-lpuart-cr2.md",
              "children": []
            },
            {
              "id": "3b12a0075f0f",
              "title": "52.7.4 LPUART control register 3 (LPUART_CR3)",
              "slug": "52-7-4-lpuart-control-register-3-lpuart-cr3",
              "level": 3,
              "start_page": 2293,
              "end_page": 2295,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.4 LPUART control register 3 (LPUART_CR3)",
              "file": "10_sections/3b12a0075f0f__52-7-4-lpuart-control-register-3-lpuart-cr3.md",
              "children": []
            },
            {
              "id": "041089e7e7a7",
              "title": "52.7.5 LPUART baud rate register (LPUART_BRR)",
              "slug": "52-7-5-lpuart-baud-rate-register-lpuart-brr",
              "level": 3,
              "start_page": 2296,
              "end_page": 2296,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.5 LPUART baud rate register (LPUART_BRR)",
              "file": "10_sections/041089e7e7a7__52-7-5-lpuart-baud-rate-register-lpuart-brr.md",
              "children": []
            },
            {
              "id": "3fe7b8416cdb",
              "title": "52.7.6 LPUART request register (LPUART_RQR)",
              "slug": "52-7-6-lpuart-request-register-lpuart-rqr",
              "level": 3,
              "start_page": 2297,
              "end_page": 2301,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.6 LPUART request register (LPUART_RQR)",
              "file": "10_sections/3fe7b8416cdb__52-7-6-lpuart-request-register-lpuart-rqr.md",
              "children": []
            },
            {
              "id": "7ebf1633c16a",
              "title": "52.7.7 LPUART interrupt and status register (LPUART_ISR)",
              "slug": "52-7-7-lpuart-interrupt-and-status-register-lpuart-isr",
              "level": 3,
              "start_page": 2297,
              "end_page": 2301,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.7 LPUART interrupt and status register (LPUART_ISR)",
              "file": "10_sections/7ebf1633c16a__52-7-7-lpuart-interrupt-and-status-register-lpuart-isr.md",
              "children": []
            },
            {
              "id": "6794d542338a",
              "title": "52.7.8 LPUART interrupt and status register [alternate] (LPUART_ISR)",
              "slug": "52-7-8-lpuart-interrupt-and-status-register-alternate-lpuart-isr",
              "level": 3,
              "start_page": 2302,
              "end_page": 2304,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.8 LPUART interrupt and status register [alternate] (LPUART_ISR)",
              "file": "10_sections/6794d542338a__52-7-8-lpuart-interrupt-and-status-register-alternate-lpuart-isr.md",
              "children": []
            },
            {
              "id": "df40e9d59027",
              "title": "52.7.9 LPUART interrupt flag clear register (LPUART_ICR)",
              "slug": "52-7-9-lpuart-interrupt-flag-clear-register-lpuart-icr",
              "level": 3,
              "start_page": 2305,
              "end_page": 2305,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.9 LPUART interrupt flag clear register (LPUART_ICR)",
              "file": "10_sections/df40e9d59027__52-7-9-lpuart-interrupt-flag-clear-register-lpuart-icr.md",
              "children": []
            },
            {
              "id": "7eb2d89288bd",
              "title": "52.7.10 LPUART receive data register (LPUART_RDR)",
              "slug": "52-7-10-lpuart-receive-data-register-lpuart-rdr",
              "level": 3,
              "start_page": 2306,
              "end_page": 2306,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.10 LPUART receive data register (LPUART_RDR)",
              "file": "10_sections/7eb2d89288bd__52-7-10-lpuart-receive-data-register-lpuart-rdr.md",
              "children": []
            },
            {
              "id": "9af79ab3825d",
              "title": "52.7.11 LPUART transmit data register (LPUART_TDR)",
              "slug": "52-7-11-lpuart-transmit-data-register-lpuart-tdr",
              "level": 3,
              "start_page": 2306,
              "end_page": 2306,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.11 LPUART transmit data register (LPUART_TDR)",
              "file": "10_sections/9af79ab3825d__52-7-11-lpuart-transmit-data-register-lpuart-tdr.md",
              "children": []
            },
            {
              "id": "9aa2666acfe8",
              "title": "52.7.12 LPUART prescaler register (LPUART_PRESC)",
              "slug": "52-7-12-lpuart-prescaler-register-lpuart-presc",
              "level": 3,
              "start_page": 2307,
              "end_page": 2307,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.12 LPUART prescaler register (LPUART_PRESC)",
              "file": "10_sections/9aa2666acfe8__52-7-12-lpuart-prescaler-register-lpuart-presc.md",
              "children": []
            },
            {
              "id": "717f22b53227",
              "title": "52.7.13 LPUART register map",
              "slug": "52-7-13-lpuart-register-map",
              "level": 3,
              "start_page": 2308,
              "end_page": 2309,
              "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.13 LPUART register map",
              "file": "10_sections/717f22b53227__52-7-13-lpuart-register-map.md",
              "children": [
                {
                  "id": "70510ac54727",
                  "title": "Table 434. LPUART register map and reset values",
                  "slug": "table-434-lpuart-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2308,
                  "end_page": 2309,
                  "breadcrumb": "52 Low-power universal asynchronous receiver transmitter (LPUART) > 52.7 LPUART registers > 52.7.13 LPUART register map > Table 434. LPUART register map and reset values",
                  "file": "10_sections/70510ac54727__table-434-lpuart-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "ed8dcebfc72f",
      "title": "53 Serial peripheral interface (SPI)",
      "slug": "53-serial-peripheral-interface-spi",
      "level": 1,
      "start_page": 2310,
      "end_page": 2388,
      "breadcrumb": "53 Serial peripheral interface (SPI)",
      "file": "10_sections/ed8dcebfc72f__53-serial-peripheral-interface-spi.md",
      "children": [
        {
          "id": "fb6f48d4dccb",
          "title": "53.1 Introduction",
          "slug": "53-1-introduction",
          "level": 2,
          "start_page": 2310,
          "end_page": 2310,
          "breadcrumb": "53 Serial peripheral interface (SPI) > 53.1 Introduction",
          "file": "10_sections/fb6f48d4dccb__53-1-introduction.md",
          "children": []
        },
        {
          "id": "91cf96b18251",
          "title": "53.2 SPI main features",
          "slug": "53-2-spi-main-features",
          "level": 2,
          "start_page": 2311,
          "end_page": 2311,
          "breadcrumb": "53 Serial peripheral interface (SPI) > 53.2 SPI main features",
          "file": "10_sections/91cf96b18251__53-2-spi-main-features.md",
          "children": []
        },
        {
          "id": "61d35a42c722",
          "title": "53.3 SPI implementation",
          "slug": "53-3-spi-implementation",
          "level": 2,
          "start_page": 2311,
          "end_page": 2311,
          "breadcrumb": "53 Serial peripheral interface (SPI) > 53.3 SPI implementation",
          "file": "10_sections/61d35a42c722__53-3-spi-implementation.md",
          "children": [
            {
              "id": "32b12e831c37",
              "title": "Table 435. STM32H745/55/47/57xx SPI features",
              "slug": "table-435-stm32h745-55-47-57xx-spi-features",
              "level": 3,
              "start_page": 2311,
              "end_page": 2311,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.3 SPI implementation > Table 435. STM32H745/55/47/57xx SPI features",
              "file": "10_sections/32b12e831c37__table-435-stm32h745-55-47-57xx-spi-features.md",
              "children": []
            }
          ]
        },
        {
          "id": "7b448066addd",
          "title": "53.4 SPI functional description",
          "slug": "53-4-spi-functional-description",
          "level": 2,
          "start_page": 2312,
          "end_page": 2334,
          "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description",
          "file": "10_sections/7b448066addd__53-4-spi-functional-description.md",
          "children": [
            {
              "id": "aae078b77db0",
              "title": "53.4.1 SPI block diagram",
              "slug": "53-4-1-spi-block-diagram",
              "level": 3,
              "start_page": 2312,
              "end_page": 2312,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.1 SPI block diagram",
              "file": "10_sections/aae078b77db0__53-4-1-spi-block-diagram.md",
              "children": [
                {
                  "id": "78532dee7eae",
                  "title": "Figure 654. SPI2S block diagram",
                  "slug": "figure-654-spi2s-block-diagram",
                  "level": 4,
                  "start_page": 2312,
                  "end_page": 2312,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.1 SPI block diagram > Figure 654. SPI2S block diagram",
                  "file": "10_sections/78532dee7eae__figure-654-spi2s-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d6e30659ba5e",
              "title": "53.4.2 SPI signals",
              "slug": "53-4-2-spi-signals",
              "level": 3,
              "start_page": 2313,
              "end_page": 2313,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.2 SPI signals",
              "file": "10_sections/d6e30659ba5e__53-4-2-spi-signals.md",
              "children": []
            },
            {
              "id": "eae1ed717ef6",
              "title": "53.4.3 SPI communication general aspects",
              "slug": "53-4-3-spi-communication-general-aspects",
              "level": 3,
              "start_page": 2314,
              "end_page": 2315,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.3 SPI communication general aspects",
              "file": "10_sections/eae1ed717ef6__53-4-3-spi-communication-general-aspects.md",
              "children": []
            },
            {
              "id": "95a4e5990d10",
              "title": "53.4.4 Communications between one master and one slave",
              "slug": "53-4-4-communications-between-one-master-and-one-slave",
              "level": 3,
              "start_page": 2314,
              "end_page": 2315,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.4 Communications between one master and one slave",
              "file": "10_sections/95a4e5990d10__53-4-4-communications-between-one-master-and-one-slave.md",
              "children": [
                {
                  "id": "f855345ff809",
                  "title": "Figure 655. Full-duplex single master/ single slave application",
                  "slug": "figure-655-full-duplex-single-master-single-slave-application",
                  "level": 4,
                  "start_page": 2314,
                  "end_page": 2314,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.4 Communications between one master and one slave > Figure 655. Full-duplex single master/ single slave application",
                  "file": "10_sections/f855345ff809__figure-655-full-duplex-single-master-single-slave-application.md",
                  "children": []
                },
                {
                  "id": "5da0c3dc6c72",
                  "title": "Figure 656. Half-duplex single master/ single slave application",
                  "slug": "figure-656-half-duplex-single-master-single-slave-application",
                  "level": 4,
                  "start_page": 2315,
                  "end_page": 2315,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.4 Communications between one master and one slave > Figure 656. Half-duplex single master/ single slave application",
                  "file": "10_sections/5da0c3dc6c72__figure-656-half-duplex-single-master-single-slave-application.md",
                  "children": []
                },
                {
                  "id": "159dd5e84284",
                  "title": "Figure 657. Simplex single master/single slave application (master in transmit-only/ slave in receive-only mode)",
                  "slug": "figure-657-simplex-single-master-single-slave-application-master-in-transmit-only-slave-in-receive-only-mode",
                  "level": 4,
                  "start_page": 2316,
                  "end_page": 2316,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.4 Communications between one master and one slave > Figure 657. Simplex single master/single slave application (master in transmit-only/ slave in receive-only mode)",
                  "file": "10_sections/159dd5e84284__figure-657-simplex-single-master-single-slave-application-master-in-transmit-only-slave-in-receive-only-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7d61a199f7ad",
              "title": "53.4.5 Standard multislave communication",
              "slug": "53-4-5-standard-multislave-communication",
              "level": 3,
              "start_page": 2316,
              "end_page": 2318,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.5 Standard multislave communication",
              "file": "10_sections/7d61a199f7ad__53-4-5-standard-multislave-communication.md",
              "children": [
                {
                  "id": "404b9b87cc93",
                  "title": "Figure 658. Master and three independent slaves at star topology",
                  "slug": "figure-658-master-and-three-independent-slaves-at-star-topology",
                  "level": 4,
                  "start_page": 2317,
                  "end_page": 2317,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.5 Standard multislave communication > Figure 658. Master and three independent slaves at star topology",
                  "file": "10_sections/404b9b87cc93__figure-658-master-and-three-independent-slaves-at-star-topology.md",
                  "children": []
                },
                {
                  "id": "ce13efbf4b1d",
                  "title": "Figure 659. Master and three slaves at circular (daisy chain) topology",
                  "slug": "figure-659-master-and-three-slaves-at-circular-daisy-chain-topology",
                  "level": 4,
                  "start_page": 2318,
                  "end_page": 2318,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.5 Standard multislave communication > Figure 659. Master and three slaves at circular (daisy chain) topology",
                  "file": "10_sections/ce13efbf4b1d__figure-659-master-and-three-slaves-at-circular-daisy-chain-topology.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a410361fc254",
              "title": "53.4.6 Multimaster communication",
              "slug": "53-4-6-multimaster-communication",
              "level": 3,
              "start_page": 2319,
              "end_page": 2322,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.6 Multimaster communication",
              "file": "10_sections/a410361fc254__53-4-6-multimaster-communication.md",
              "children": [
                {
                  "id": "b4bafbb9a05e",
                  "title": "Figure 660. Multimaster application",
                  "slug": "figure-660-multimaster-application",
                  "level": 4,
                  "start_page": 2319,
                  "end_page": 2320,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.6 Multimaster communication > Figure 660. Multimaster application",
                  "file": "10_sections/b4bafbb9a05e__figure-660-multimaster-application.md",
                  "children": []
                }
              ]
            },
            {
              "id": "823d3092f0e3",
              "title": "53.4.7 Slave select (SS) pin management",
              "slug": "53-4-7-slave-select-ss-pin-management",
              "level": 3,
              "start_page": 2319,
              "end_page": 2322,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.7 Slave select (SS) pin management",
              "file": "10_sections/823d3092f0e3__53-4-7-slave-select-ss-pin-management.md",
              "children": [
                {
                  "id": "1128d5942840",
                  "title": "Figure 661. Scheme of SS control logic",
                  "slug": "figure-661-scheme-of-ss-control-logic",
                  "level": 4,
                  "start_page": 2321,
                  "end_page": 2321,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.7 Slave select (SS) pin management > Figure 661. Scheme of SS control logic",
                  "file": "10_sections/1128d5942840__figure-661-scheme-of-ss-control-logic.md",
                  "children": []
                },
                {
                  "id": "2f173e34b839",
                  "title": "Figure 662. Data flow timing control (SSOE=1, SSOM=0, SSM=0)",
                  "slug": "figure-662-data-flow-timing-control-ssoe-1-ssom-0-ssm-0",
                  "level": 4,
                  "start_page": 2321,
                  "end_page": 2321,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.7 Slave select (SS) pin management > Figure 662. Data flow timing control (SSOE=1, SSOM=0, SSM=0)",
                  "file": "10_sections/2f173e34b839__figure-662-data-flow-timing-control-ssoe-1-ssom-0-ssm-0.md",
                  "children": []
                },
                {
                  "id": "0ba90668fc9e",
                  "title": "Figure 663. SS interleaving pulses between data (SSOE=1, SSOM=1,SSM=0)",
                  "slug": "figure-663-ss-interleaving-pulses-between-data-ssoe-1-ssom-1-ssm-0",
                  "level": 4,
                  "start_page": 2322,
                  "end_page": 2322,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.7 Slave select (SS) pin management > Figure 663. SS interleaving pulses between data (SSOE=1, SSOM=1,SSM=0)",
                  "file": "10_sections/0ba90668fc9e__figure-663-ss-interleaving-pulses-between-data-ssoe-1-ssom-1-ssm-0.md",
                  "children": []
                }
              ]
            },
            {
              "id": "57623b982a96",
              "title": "53.4.8 Communication formats",
              "slug": "53-4-8-communication-formats",
              "level": 3,
              "start_page": 2323,
              "end_page": 2324,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.8 Communication formats",
              "file": "10_sections/57623b982a96__53-4-8-communication-formats.md",
              "children": [
                {
                  "id": "98a48e5baf91",
                  "title": "Figure 664. Data clock timing diagram",
                  "slug": "figure-664-data-clock-timing-diagram",
                  "level": 4,
                  "start_page": 2324,
                  "end_page": 2324,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.8 Communication formats > Figure 664. Data clock timing diagram",
                  "file": "10_sections/98a48e5baf91__figure-664-data-clock-timing-diagram.md",
                  "children": []
                },
                {
                  "id": "5296aa05766c",
                  "title": "Figure 665. Data alignment when data size is not equal to 8-bit, 16-bit or 32-bit",
                  "slug": "figure-665-data-alignment-when-data-size-is-not-equal-to-8-bit-16-bit-or-32-bit",
                  "level": 4,
                  "start_page": 2325,
                  "end_page": 2325,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.8 Communication formats > Figure 665. Data alignment when data size is not equal to 8-bit, 16-bit or 32-bit",
                  "file": "10_sections/5296aa05766c__figure-665-data-alignment-when-data-size-is-not-equal-to-8-bit-16-bit-or-32-bit.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6ca6e1d31692",
              "title": "53.4.9 Configuration of SPI",
              "slug": "53-4-9-configuration-of-spi",
              "level": 3,
              "start_page": 2325,
              "end_page": 2325,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.9 Configuration of SPI",
              "file": "10_sections/6ca6e1d31692__53-4-9-configuration-of-spi.md",
              "children": []
            },
            {
              "id": "4c3b4b24a27a",
              "title": "53.4.10 Procedure for enabling SPI",
              "slug": "53-4-10-procedure-for-enabling-spi",
              "level": 3,
              "start_page": 2326,
              "end_page": 2330,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.10 Procedure for enabling SPI",
              "file": "10_sections/4c3b4b24a27a__53-4-10-procedure-for-enabling-spi.md",
              "children": []
            },
            {
              "id": "a74030ba41fe",
              "title": "53.4.11 SPI data transmission and reception procedures",
              "slug": "53-4-11-spi-data-transmission-and-reception-procedures",
              "level": 3,
              "start_page": 2326,
              "end_page": 2330,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.11 SPI data transmission and reception procedures",
              "file": "10_sections/a74030ba41fe__53-4-11-spi-data-transmission-and-reception-procedures.md",
              "children": []
            },
            {
              "id": "0b9b15dd2b72",
              "title": "53.4.12 Procedure for disabling the SPI",
              "slug": "53-4-12-procedure-for-disabling-the-spi",
              "level": 3,
              "start_page": 2331,
              "end_page": 2331,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.12 Procedure for disabling the SPI",
              "file": "10_sections/0b9b15dd2b72__53-4-12-procedure-for-disabling-the-spi.md",
              "children": []
            },
            {
              "id": "16660831e79d",
              "title": "53.4.13 Data packing",
              "slug": "53-4-13-data-packing",
              "level": 3,
              "start_page": 2332,
              "end_page": 2332,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.13 Data packing",
              "file": "10_sections/16660831e79d__53-4-13-data-packing.md",
              "children": [
                {
                  "id": "c19bd15cc8d5",
                  "title": "Figure 666. Packing data in FIFO for transmission and reception",
                  "slug": "figure-666-packing-data-in-fifo-for-transmission-and-reception",
                  "level": 4,
                  "start_page": 2333,
                  "end_page": 2334,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.13 Data packing > Figure 666. Packing data in FIFO for transmission and reception",
                  "file": "10_sections/c19bd15cc8d5__figure-666-packing-data-in-fifo-for-transmission-and-reception.md",
                  "children": []
                }
              ]
            },
            {
              "id": "95ad257eb462",
              "title": "53.4.14 Communication using DMA (direct memory addressing)",
              "slug": "53-4-14-communication-using-dma-direct-memory-addressing",
              "level": 3,
              "start_page": 2333,
              "end_page": 2334,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.4 SPI functional description > 53.4.14 Communication using DMA (direct memory addressing)",
              "file": "10_sections/95ad257eb462__53-4-14-communication-using-dma-direct-memory-addressing.md",
              "children": []
            }
          ]
        },
        {
          "id": "bc05712988d0",
          "title": "53.5 SPI specific modes and control",
          "slug": "53-5-spi-specific-modes-and-control",
          "level": 2,
          "start_page": 2335,
          "end_page": 2339,
          "breadcrumb": "53 Serial peripheral interface (SPI) > 53.5 SPI specific modes and control",
          "file": "10_sections/bc05712988d0__53-5-spi-specific-modes-and-control.md",
          "children": [
            {
              "id": "b23d336c3cfc",
              "title": "53.5.1 TI mode",
              "slug": "53-5-1-ti-mode",
              "level": 3,
              "start_page": 2335,
              "end_page": 2338,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.5 SPI specific modes and control > 53.5.1 TI mode",
              "file": "10_sections/b23d336c3cfc__53-5-1-ti-mode.md",
              "children": [
                {
                  "id": "838c5533b829",
                  "title": "Figure 667. TI mode transfer",
                  "slug": "figure-667-ti-mode-transfer",
                  "level": 4,
                  "start_page": 2335,
                  "end_page": 2336,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.5 SPI specific modes and control > 53.5.1 TI mode > Figure 667. TI mode transfer",
                  "file": "10_sections/838c5533b829__figure-667-ti-mode-transfer.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a1315d153d5e",
              "title": "53.5.2 SPI error flags",
              "slug": "53-5-2-spi-error-flags",
              "level": 3,
              "start_page": 2335,
              "end_page": 2338,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.5 SPI specific modes and control > 53.5.2 SPI error flags",
              "file": "10_sections/a1315d153d5e__53-5-2-spi-error-flags.md",
              "children": [
                {
                  "id": "4287393ece21",
                  "title": "Figure 668. Optional configurations of slave behavior at detection of underrun condition",
                  "slug": "figure-668-optional-configurations-of-slave-behavior-at-detection-of-underrun-condition",
                  "level": 4,
                  "start_page": 2337,
                  "end_page": 2338,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.5 SPI specific modes and control > 53.5.2 SPI error flags > Figure 668. Optional configurations of slave behavior at detection of underrun condition",
                  "file": "10_sections/4287393ece21__figure-668-optional-configurations-of-slave-behavior-at-detection-of-underrun-condition.md",
                  "children": []
                }
              ]
            },
            {
              "id": "72beab57e804",
              "title": "53.5.3 CRC computation",
              "slug": "53-5-3-crc-computation",
              "level": 3,
              "start_page": 2339,
              "end_page": 2339,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.5 SPI specific modes and control > 53.5.3 CRC computation",
              "file": "10_sections/72beab57e804__53-5-3-crc-computation.md",
              "children": []
            }
          ]
        },
        {
          "id": "df03a9762438",
          "title": "53.6 Low-power mode management",
          "slug": "53-6-low-power-mode-management",
          "level": 2,
          "start_page": 2340,
          "end_page": 2342,
          "breadcrumb": "53 Serial peripheral interface (SPI) > 53.6 Low-power mode management",
          "file": "10_sections/df03a9762438__53-6-low-power-mode-management.md",
          "children": [
            {
              "id": "b311939fa931",
              "title": "Figure 669. Low-power mode application example",
              "slug": "figure-669-low-power-mode-application-example",
              "level": 3,
              "start_page": 2341,
              "end_page": 2342,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.6 Low-power mode management > Figure 669. Low-power mode application example",
              "file": "10_sections/b311939fa931__figure-669-low-power-mode-application-example.md",
              "children": []
            }
          ]
        },
        {
          "id": "60b04955af41",
          "title": "53.7 SPI wakeup and interrupts",
          "slug": "53-7-spi-wakeup-and-interrupts",
          "level": 2,
          "start_page": 2343,
          "end_page": 2343,
          "breadcrumb": "53 Serial peripheral interface (SPI) > 53.7 SPI wakeup and interrupts",
          "file": "10_sections/60b04955af41__53-7-spi-wakeup-and-interrupts.md",
          "children": [
            {
              "id": "a73ad9aa9848",
              "title": "Table 436. SPI wakeup and interrupt requests",
              "slug": "table-436-spi-wakeup-and-interrupt-requests",
              "level": 3,
              "start_page": 2343,
              "end_page": 2343,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.7 SPI wakeup and interrupts > Table 436. SPI wakeup and interrupt requests",
              "file": "10_sections/a73ad9aa9848__table-436-spi-wakeup-and-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "da8e567d4b7b",
          "title": "53.8 I2S main features",
          "slug": "53-8-i2s-main-features",
          "level": 2,
          "start_page": 2344,
          "end_page": 2344,
          "breadcrumb": "53 Serial peripheral interface (SPI) > 53.8 I2S main features",
          "file": "10_sections/da8e567d4b7b__53-8-i2s-main-features.md",
          "children": []
        },
        {
          "id": "04ddf44af71d",
          "title": "53.9 I2S functional description",
          "slug": "53-9-i2s-functional-description",
          "level": 2,
          "start_page": 2345,
          "end_page": 2367,
          "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description",
          "file": "10_sections/04ddf44af71d__53-9-i2s-functional-description.md",
          "children": [
            {
              "id": "10659565c2cc",
              "title": "53.9.1 I2S general description",
              "slug": "53-9-1-i2s-general-description",
              "level": 3,
              "start_page": 2345,
              "end_page": 2345,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.1 I2S general description",
              "file": "10_sections/10659565c2cc__53-9-1-i2s-general-description.md",
              "children": []
            },
            {
              "id": "a5d9dc8a5aa1",
              "title": "53.9.2 Pin sharing with SPI function",
              "slug": "53-9-2-pin-sharing-with-spi-function",
              "level": 3,
              "start_page": 2345,
              "end_page": 2345,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.2 Pin sharing with SPI function",
              "file": "10_sections/a5d9dc8a5aa1__53-9-2-pin-sharing-with-spi-function.md",
              "children": []
            },
            {
              "id": "e22b885cb46a",
              "title": "53.9.3 Bitfields usable in I2S/PCM mode",
              "slug": "53-9-3-bitfields-usable-in-i2s-pcm-mode",
              "level": 3,
              "start_page": 2346,
              "end_page": 2346,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.3 Bitfields usable in I2S/PCM mode",
              "file": "10_sections/e22b885cb46a__53-9-3-bitfields-usable-in-i2s-pcm-mode.md",
              "children": [
                {
                  "id": "adb410ca94ff",
                  "title": "Table 437. Bitfields usable in PCM/I2S mode",
                  "slug": "table-437-bitfields-usable-in-pcm-i2s-mode",
                  "level": 4,
                  "start_page": 2346,
                  "end_page": 2346,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.3 Bitfields usable in I2S/PCM mode > Table 437. Bitfields usable in PCM/I2S mode",
                  "file": "10_sections/adb410ca94ff__table-437-bitfields-usable-in-pcm-i2s-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "35e8a8c9e535",
              "title": "53.9.4 Slave and master modes",
              "slug": "53-9-4-slave-and-master-modes",
              "level": 3,
              "start_page": 2347,
              "end_page": 2352,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.4 Slave and master modes",
              "file": "10_sections/35e8a8c9e535__53-9-4-slave-and-master-modes.md",
              "children": []
            },
            {
              "id": "e4eb7834b24c",
              "title": "53.9.5 Supported audio protocols",
              "slug": "53-9-5-supported-audio-protocols",
              "level": 3,
              "start_page": 2347,
              "end_page": 2352,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.5 Supported audio protocols",
              "file": "10_sections/e4eb7834b24c__53-9-5-supported-audio-protocols.md",
              "children": [
                {
                  "id": "bcb0363e7af8",
                  "title": "Figure 670. Waveform examples",
                  "slug": "figure-670-waveform-examples",
                  "level": 4,
                  "start_page": 2348,
                  "end_page": 2348,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.5 Supported audio protocols > Figure 670. Waveform examples",
                  "file": "10_sections/bcb0363e7af8__figure-670-waveform-examples.md",
                  "children": []
                },
                {
                  "id": "2418cd53d708",
                  "title": "Figure 671. Master I2S Philips protocol waveforms (16/32-bit full accuracy)",
                  "slug": "figure-671-master-i2s-philips-protocol-waveforms-16-32-bit-full-accuracy",
                  "level": 4,
                  "start_page": 2349,
                  "end_page": 2349,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.5 Supported audio protocols > Figure 671. Master I2S Philips protocol waveforms (16/32-bit full accuracy)",
                  "file": "10_sections/2418cd53d708__figure-671-master-i2s-philips-protocol-waveforms-16-32-bit-full-accuracy.md",
                  "children": []
                },
                {
                  "id": "fb91fd65fcae",
                  "title": "Figure 672. I2S Philips standard waveforms",
                  "slug": "figure-672-i2s-philips-standard-waveforms",
                  "level": 4,
                  "start_page": 2349,
                  "end_page": 2349,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.5 Supported audio protocols > Figure 672. I2S Philips standard waveforms",
                  "file": "10_sections/fb91fd65fcae__figure-672-i2s-philips-standard-waveforms.md",
                  "children": []
                },
                {
                  "id": "98b078f263a5",
                  "title": "Figure 673. Master MSB Justified 16-bit or 32-bit full-accuracy length",
                  "slug": "figure-673-master-msb-justified-16-bit-or-32-bit-full-accuracy-length",
                  "level": 4,
                  "start_page": 2350,
                  "end_page": 2350,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.5 Supported audio protocols > Figure 673. Master MSB Justified 16-bit or 32-bit full-accuracy length",
                  "file": "10_sections/98b078f263a5__figure-673-master-msb-justified-16-bit-or-32-bit-full-accuracy-length.md",
                  "children": []
                },
                {
                  "id": "67161f146109",
                  "title": "Figure 674. Master MSB justified 16 or 24-bit data length",
                  "slug": "figure-674-master-msb-justified-16-or-24-bit-data-length",
                  "level": 4,
                  "start_page": 2350,
                  "end_page": 2350,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.5 Supported audio protocols > Figure 674. Master MSB justified 16 or 24-bit data length",
                  "file": "10_sections/67161f146109__figure-674-master-msb-justified-16-or-24-bit-data-length.md",
                  "children": []
                },
                {
                  "id": "9da7844bd2a6",
                  "title": "Figure 675. Slave MSB justified",
                  "slug": "figure-675-slave-msb-justified",
                  "level": 4,
                  "start_page": 2351,
                  "end_page": 2351,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.5 Supported audio protocols > Figure 675. Slave MSB justified",
                  "file": "10_sections/9da7844bd2a6__figure-675-slave-msb-justified.md",
                  "children": []
                },
                {
                  "id": "58dc7141705d",
                  "title": "Figure 676. LSB justified 16 or 24-bit data length",
                  "slug": "figure-676-lsb-justified-16-or-24-bit-data-length",
                  "level": 4,
                  "start_page": 2351,
                  "end_page": 2351,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.5 Supported audio protocols > Figure 676. LSB justified 16 or 24-bit data length",
                  "file": "10_sections/58dc7141705d__figure-676-lsb-justified-16-or-24-bit-data-length.md",
                  "children": []
                },
                {
                  "id": "ad5104052edc",
                  "title": "Figure 677. Master PCM when the frame length is equal the data length",
                  "slug": "figure-677-master-pcm-when-the-frame-length-is-equal-the-data-length",
                  "level": 4,
                  "start_page": 2352,
                  "end_page": 2352,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.5 Supported audio protocols > Figure 677. Master PCM when the frame length is equal the data length",
                  "file": "10_sections/ad5104052edc__figure-677-master-pcm-when-the-frame-length-is-equal-the-data-length.md",
                  "children": []
                },
                {
                  "id": "0f5e3d6c3273",
                  "title": "Figure 678. Master PCM standard waveforms (16 or 24-bit data length)",
                  "slug": "figure-678-master-pcm-standard-waveforms-16-or-24-bit-data-length",
                  "level": 4,
                  "start_page": 2352,
                  "end_page": 2352,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.5 Supported audio protocols > Figure 678. Master PCM standard waveforms (16 or 24-bit data length)",
                  "file": "10_sections/0f5e3d6c3273__figure-678-master-pcm-standard-waveforms-16-or-24-bit-data-length.md",
                  "children": []
                },
                {
                  "id": "ededf9db8efe",
                  "title": "Figure 679. Slave PCM waveforms",
                  "slug": "figure-679-slave-pcm-waveforms",
                  "level": 4,
                  "start_page": 2353,
                  "end_page": 2353,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.5 Supported audio protocols > Figure 679. Slave PCM waveforms",
                  "file": "10_sections/ededf9db8efe__figure-679-slave-pcm-waveforms.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6a8ed6572bca",
              "title": "53.9.6 Additional Serial Interface Flexibility",
              "slug": "53-9-6-additional-serial-interface-flexibility",
              "level": 3,
              "start_page": 2353,
              "end_page": 2354,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.6 Additional Serial Interface Flexibility",
              "file": "10_sections/6a8ed6572bca__53-9-6-additional-serial-interface-flexibility.md",
              "children": [
                {
                  "id": "e1414276146f",
                  "title": "Table 438. WS and CK level before SPI/I2S is enabled when AFCNTR = 1",
                  "slug": "table-438-ws-and-ck-level-before-spi-i2s-is-enabled-when-afcntr-1",
                  "level": 4,
                  "start_page": 2354,
                  "end_page": 2354,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.6 Additional Serial Interface Flexibility > Table 438. WS and CK level before SPI/I2S is enabled when AFCNTR = 1",
                  "file": "10_sections/e1414276146f__table-438-ws-and-ck-level-before-spi-i2s-is-enabled-when-afcntr-1.md",
                  "children": []
                },
                {
                  "id": "a2b50143a7d0",
                  "title": "Table 439. Serial data line swapping",
                  "slug": "table-439-serial-data-line-swapping",
                  "level": 4,
                  "start_page": 2354,
                  "end_page": 2354,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.6 Additional Serial Interface Flexibility > Table 439. Serial data line swapping",
                  "file": "10_sections/a2b50143a7d0__table-439-serial-data-line-swapping.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0c7f9ec3bbaf",
              "title": "53.9.7 Startup sequence",
              "slug": "53-9-7-startup-sequence",
              "level": 3,
              "start_page": 2355,
              "end_page": 2356,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.7 Startup sequence",
              "file": "10_sections/0c7f9ec3bbaf__53-9-7-startup-sequence.md",
              "children": [
                {
                  "id": "25f1e54f73bc",
                  "title": "Figure 680. Startup sequence, I2S Philips standard, master",
                  "slug": "figure-680-startup-sequence-i2s-philips-standard-master",
                  "level": 4,
                  "start_page": 2356,
                  "end_page": 2356,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.7 Startup sequence > Figure 680. Startup sequence, I2S Philips standard, master",
                  "file": "10_sections/25f1e54f73bc__figure-680-startup-sequence-i2s-philips-standard-master.md",
                  "children": []
                },
                {
                  "id": "afc9386e3d34",
                  "title": "Figure 681. Startup sequence, I2S Philips standard, slave",
                  "slug": "figure-681-startup-sequence-i2s-philips-standard-slave",
                  "level": 4,
                  "start_page": 2356,
                  "end_page": 2356,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.7 Startup sequence > Figure 681. Startup sequence, I2S Philips standard, slave",
                  "file": "10_sections/afc9386e3d34__figure-681-startup-sequence-i2s-philips-standard-slave.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5cd78407ae77",
              "title": "53.9.8 Stop sequence",
              "slug": "53-9-8-stop-sequence",
              "level": 3,
              "start_page": 2357,
              "end_page": 2359,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.8 Stop sequence",
              "file": "10_sections/5cd78407ae77__53-9-8-stop-sequence.md",
              "children": [
                {
                  "id": "0a8b77e327cf",
                  "title": "Figure 682. Stop sequence, I2S Philips standard, master",
                  "slug": "figure-682-stop-sequence-i2s-philips-standard-master",
                  "level": 4,
                  "start_page": 2357,
                  "end_page": 2357,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.8 Stop sequence > Figure 682. Stop sequence, I2S Philips standard, master",
                  "file": "10_sections/0a8b77e327cf__figure-682-stop-sequence-i2s-philips-standard-master.md",
                  "children": []
                }
              ]
            },
            {
              "id": "031cde11997e",
              "title": "53.9.9 Clock generator",
              "slug": "53-9-9-clock-generator",
              "level": 3,
              "start_page": 2357,
              "end_page": 2359,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.9 Clock generator",
              "file": "10_sections/031cde11997e__53-9-9-clock-generator.md",
              "children": [
                {
                  "id": "1e3203854cbc",
                  "title": "Figure 683. I2S clock generator architecture",
                  "slug": "figure-683-i2s-clock-generator-architecture",
                  "level": 4,
                  "start_page": 2358,
                  "end_page": 2358,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.9 Clock generator > Figure 683. I2S clock generator architecture",
                  "file": "10_sections/1e3203854cbc__figure-683-i2s-clock-generator-architecture.md",
                  "children": []
                },
                {
                  "id": "bf0ef3ec9d19",
                  "title": "Table 440. CLKGEN programming examples for usual I2S frequencies",
                  "slug": "table-440-clkgen-programming-examples-for-usual-i2s-frequencies",
                  "level": 4,
                  "start_page": 2359,
                  "end_page": 2359,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.9 Clock generator > Table 440. CLKGEN programming examples for usual I2S frequencies",
                  "file": "10_sections/bf0ef3ec9d19__table-440-clkgen-programming-examples-for-usual-i2s-frequencies.md",
                  "children": []
                }
              ]
            },
            {
              "id": "293ec46cddd1",
              "title": "53.9.10 Internal FIFOs",
              "slug": "53-9-10-internal-fifos",
              "level": 3,
              "start_page": 2360,
              "end_page": 2360,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.10 Internal FIFOs",
              "file": "10_sections/293ec46cddd1__53-9-10-internal-fifos.md",
              "children": [
                {
                  "id": "e9b49ff3218d",
                  "title": "Figure 684. Data Format",
                  "slug": "figure-684-data-format",
                  "level": 4,
                  "start_page": 2360,
                  "end_page": 2360,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.10 Internal FIFOs > Figure 684. Data Format",
                  "file": "10_sections/e9b49ff3218d__figure-684-data-format.md",
                  "children": []
                }
              ]
            },
            {
              "id": "966915210e5b",
              "title": "53.9.11 FIFOs status flags",
              "slug": "53-9-11-fifos-status-flags",
              "level": 3,
              "start_page": 2361,
              "end_page": 2361,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.11 FIFOs status flags",
              "file": "10_sections/966915210e5b__53-9-11-fifos-status-flags.md",
              "children": []
            },
            {
              "id": "2e27f414c3c7",
              "title": "53.9.12 Handling of underrun situation",
              "slug": "53-9-12-handling-of-underrun-situation",
              "level": 3,
              "start_page": 2361,
              "end_page": 2361,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.12 Handling of underrun situation",
              "file": "10_sections/2e27f414c3c7__53-9-12-handling-of-underrun-situation.md",
              "children": [
                {
                  "id": "ee72750f1129",
                  "title": "Figure 685. Handling of underrun situation",
                  "slug": "figure-685-handling-of-underrun-situation",
                  "level": 4,
                  "start_page": 2362,
                  "end_page": 2362,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.12 Handling of underrun situation > Figure 685. Handling of underrun situation",
                  "file": "10_sections/ee72750f1129__figure-685-handling-of-underrun-situation.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ad66fe7fee6b",
              "title": "53.9.13 Handling of overrun situation",
              "slug": "53-9-13-handling-of-overrun-situation",
              "level": 3,
              "start_page": 2362,
              "end_page": 2362,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.13 Handling of overrun situation",
              "file": "10_sections/ad66fe7fee6b__53-9-13-handling-of-overrun-situation.md",
              "children": [
                {
                  "id": "49dbadc9cad1",
                  "title": "Figure 686. Handling of overrun situation",
                  "slug": "figure-686-handling-of-overrun-situation",
                  "level": 4,
                  "start_page": 2363,
                  "end_page": 2363,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.13 Handling of overrun situation > Figure 686. Handling of overrun situation",
                  "file": "10_sections/49dbadc9cad1__figure-686-handling-of-overrun-situation.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6af386fba207",
              "title": "53.9.14 Frame error detection",
              "slug": "53-9-14-frame-error-detection",
              "level": 3,
              "start_page": 2363,
              "end_page": 2363,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.14 Frame error detection",
              "file": "10_sections/6af386fba207__53-9-14-frame-error-detection.md",
              "children": [
                {
                  "id": "d57dbd55ff93",
                  "title": "Figure 687. Frame error detection, with FIXCH=0",
                  "slug": "figure-687-frame-error-detection-with-fixch-0",
                  "level": 4,
                  "start_page": 2364,
                  "end_page": 2365,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.14 Frame error detection > Figure 687. Frame error detection, with FIXCH=0",
                  "file": "10_sections/d57dbd55ff93__figure-687-frame-error-detection-with-fixch-0.md",
                  "children": []
                },
                {
                  "id": "d72befd8f28f",
                  "title": "Figure 688. Frame error detection, with FIXCH=1",
                  "slug": "figure-688-frame-error-detection-with-fixch-1",
                  "level": 4,
                  "start_page": 2364,
                  "end_page": 2365,
                  "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.14 Frame error detection > Figure 688. Frame error detection, with FIXCH=1",
                  "file": "10_sections/d72befd8f28f__figure-688-frame-error-detection-with-fixch-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "373f3875537c",
              "title": "53.9.15 DMA Interface",
              "slug": "53-9-15-dma-interface",
              "level": 3,
              "start_page": 2364,
              "end_page": 2365,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.15 DMA Interface",
              "file": "10_sections/373f3875537c__53-9-15-dma-interface.md",
              "children": []
            },
            {
              "id": "8e10d8657e22",
              "title": "53.9.16 Programing examples",
              "slug": "53-9-16-programing-examples",
              "level": 3,
              "start_page": 2366,
              "end_page": 2367,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.9 I2S functional description > 53.9.16 Programing examples",
              "file": "10_sections/8e10d8657e22__53-9-16-programing-examples.md",
              "children": []
            }
          ]
        },
        {
          "id": "03d575b24ac9",
          "title": "53.10 I2S wakeup and interrupts",
          "slug": "53-10-i2s-wakeup-and-interrupts",
          "level": 2,
          "start_page": 2368,
          "end_page": 2368,
          "breadcrumb": "53 Serial peripheral interface (SPI) > 53.10 I2S wakeup and interrupts",
          "file": "10_sections/03d575b24ac9__53-10-i2s-wakeup-and-interrupts.md",
          "children": [
            {
              "id": "f866d0f323f1",
              "title": "Table 441. I2S interrupt requests",
              "slug": "table-441-i2s-interrupt-requests",
              "level": 3,
              "start_page": 2368,
              "end_page": 2368,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.10 I2S wakeup and interrupts > Table 441. I2S interrupt requests",
              "file": "10_sections/f866d0f323f1__table-441-i2s-interrupt-requests.md",
              "children": []
            }
          ]
        },
        {
          "id": "5b5e70ad6b7c",
          "title": "53.11 SPI/I2S registers",
          "slug": "53-11-spi-i2s-registers",
          "level": 2,
          "start_page": 2369,
          "end_page": 2386,
          "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers",
          "file": "10_sections/5b5e70ad6b7c__53-11-spi-i2s-registers.md",
          "children": [
            {
              "id": "abf9e7c4aa46",
              "title": "53.11.1 SPI/I2S control register 1 (SPI_CR1)",
              "slug": "53-11-1-spi-i2s-control-register-1-spi-cr1",
              "level": 3,
              "start_page": 2369,
              "end_page": 2370,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.1 SPI/I2S control register 1 (SPI_CR1)",
              "file": "10_sections/abf9e7c4aa46__53-11-1-spi-i2s-control-register-1-spi-cr1.md",
              "children": []
            },
            {
              "id": "613624a041c4",
              "title": "53.11.2 SPI control register 2 (SPI_CR2)",
              "slug": "53-11-2-spi-control-register-2-spi-cr2",
              "level": 3,
              "start_page": 2371,
              "end_page": 2373,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.2 SPI control register 2 (SPI_CR2)",
              "file": "10_sections/613624a041c4__53-11-2-spi-control-register-2-spi-cr2.md",
              "children": []
            },
            {
              "id": "5c8bdb2d65f0",
              "title": "53.11.3 SPI configuration register 1 (SPI_CFG1)",
              "slug": "53-11-3-spi-configuration-register-1-spi-cfg1",
              "level": 3,
              "start_page": 2371,
              "end_page": 2373,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.3 SPI configuration register 1 (SPI_CFG1)",
              "file": "10_sections/5c8bdb2d65f0__53-11-3-spi-configuration-register-1-spi-cfg1.md",
              "children": []
            },
            {
              "id": "3056687a5421",
              "title": "53.11.4 SPI configuration register 2 (SPI_CFG2)",
              "slug": "53-11-4-spi-configuration-register-2-spi-cfg2",
              "level": 3,
              "start_page": 2374,
              "end_page": 2375,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.4 SPI configuration register 2 (SPI_CFG2)",
              "file": "10_sections/3056687a5421__53-11-4-spi-configuration-register-2-spi-cfg2.md",
              "children": []
            },
            {
              "id": "3bae9be2731c",
              "title": "53.11.5 SPI/I2S interrupt enable register (SPI_IER)",
              "slug": "53-11-5-spi-i2s-interrupt-enable-register-spi-ier",
              "level": 3,
              "start_page": 2376,
              "end_page": 2376,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.5 SPI/I2S interrupt enable register (SPI_IER)",
              "file": "10_sections/3bae9be2731c__53-11-5-spi-i2s-interrupt-enable-register-spi-ier.md",
              "children": []
            },
            {
              "id": "42e84fe967b0",
              "title": "53.11.6 SPI/I2S status register (SPI_SR)",
              "slug": "53-11-6-spi-i2s-status-register-spi-sr",
              "level": 3,
              "start_page": 2377,
              "end_page": 2379,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.6 SPI/I2S status register (SPI_SR)",
              "file": "10_sections/42e84fe967b0__53-11-6-spi-i2s-status-register-spi-sr.md",
              "children": []
            },
            {
              "id": "8a00a5011c7d",
              "title": "53.11.7 SPI/I2S interrupt/status flags clear register (SPI_IFCR)",
              "slug": "53-11-7-spi-i2s-interrupt-status-flags-clear-register-spi-ifcr",
              "level": 3,
              "start_page": 2380,
              "end_page": 2380,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.7 SPI/I2S interrupt/status flags clear register (SPI_IFCR)",
              "file": "10_sections/8a00a5011c7d__53-11-7-spi-i2s-interrupt-status-flags-clear-register-spi-ifcr.md",
              "children": []
            },
            {
              "id": "0d6fcb2ba26b",
              "title": "53.11.8 SPI/I2S transmit data register (SPI_TXDR)",
              "slug": "53-11-8-spi-i2s-transmit-data-register-spi-txdr",
              "level": 3,
              "start_page": 2381,
              "end_page": 2381,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.8 SPI/I2S transmit data register (SPI_TXDR)",
              "file": "10_sections/0d6fcb2ba26b__53-11-8-spi-i2s-transmit-data-register-spi-txdr.md",
              "children": []
            },
            {
              "id": "ec863ba7fb3b",
              "title": "53.11.9 SPI/I2S receive data register (SPI_RXDR)",
              "slug": "53-11-9-spi-i2s-receive-data-register-spi-rxdr",
              "level": 3,
              "start_page": 2381,
              "end_page": 2381,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.9 SPI/I2S receive data register (SPI_RXDR)",
              "file": "10_sections/ec863ba7fb3b__53-11-9-spi-i2s-receive-data-register-spi-rxdr.md",
              "children": []
            },
            {
              "id": "7264688a2894",
              "title": "53.11.10 SPI polynomial register (SPI_CRCPOLY)",
              "slug": "53-11-10-spi-polynomial-register-spi-crcpoly",
              "level": 3,
              "start_page": 2382,
              "end_page": 2382,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.10 SPI polynomial register (SPI_CRCPOLY)",
              "file": "10_sections/7264688a2894__53-11-10-spi-polynomial-register-spi-crcpoly.md",
              "children": []
            },
            {
              "id": "8db1a52b723c",
              "title": "53.11.11 SPI transmitter CRC register (SPI_TXCRC)",
              "slug": "53-11-11-spi-transmitter-crc-register-spi-txcrc",
              "level": 3,
              "start_page": 2382,
              "end_page": 2382,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.11 SPI transmitter CRC register (SPI_TXCRC)",
              "file": "10_sections/8db1a52b723c__53-11-11-spi-transmitter-crc-register-spi-txcrc.md",
              "children": []
            },
            {
              "id": "f34f997618a4",
              "title": "53.11.12 SPI receiver CRC register (SPI_RXCRC)",
              "slug": "53-11-12-spi-receiver-crc-register-spi-rxcrc",
              "level": 3,
              "start_page": 2383,
              "end_page": 2383,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.12 SPI receiver CRC register (SPI_RXCRC)",
              "file": "10_sections/f34f997618a4__53-11-12-spi-receiver-crc-register-spi-rxcrc.md",
              "children": []
            },
            {
              "id": "aef12a0b5ede",
              "title": "53.11.13 SPI underrun data register (SPI_UDRDR)",
              "slug": "53-11-13-spi-underrun-data-register-spi-udrdr",
              "level": 3,
              "start_page": 2384,
              "end_page": 2386,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.13 SPI underrun data register (SPI_UDRDR)",
              "file": "10_sections/aef12a0b5ede__53-11-13-spi-underrun-data-register-spi-udrdr.md",
              "children": []
            },
            {
              "id": "31ee6186963d",
              "title": "53.11.14 SPI/I2S configuration register (SPI_I2SCFGR)",
              "slug": "53-11-14-spi-i2s-configuration-register-spi-i2scfgr",
              "level": 3,
              "start_page": 2384,
              "end_page": 2386,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.11 SPI/I2S registers > 53.11.14 SPI/I2S configuration register (SPI_I2SCFGR)",
              "file": "10_sections/31ee6186963d__53-11-14-spi-i2s-configuration-register-spi-i2scfgr.md",
              "children": []
            }
          ]
        },
        {
          "id": "6003e1ab634b",
          "title": "53.12 SPI register map and reset values",
          "slug": "53-12-spi-register-map-and-reset-values",
          "level": 2,
          "start_page": 2387,
          "end_page": 2388,
          "breadcrumb": "53 Serial peripheral interface (SPI) > 53.12 SPI register map and reset values",
          "file": "10_sections/6003e1ab634b__53-12-spi-register-map-and-reset-values.md",
          "children": [
            {
              "id": "a50e58798fb6",
              "title": "Table 442. SPI register map and reset values",
              "slug": "table-442-spi-register-map-and-reset-values",
              "level": 3,
              "start_page": 2387,
              "end_page": 2388,
              "breadcrumb": "53 Serial peripheral interface (SPI) > 53.12 SPI register map and reset values > Table 442. SPI register map and reset values",
              "file": "10_sections/a50e58798fb6__table-442-spi-register-map-and-reset-values.md",
              "children": []
            }
          ]
        }
      ]
    },
    {
      "id": "4ce47b71448f",
      "title": "54 Serial audio interface (SAI)",
      "slug": "54-serial-audio-interface-sai",
      "level": 1,
      "start_page": 2389,
      "end_page": 2457,
      "breadcrumb": "54 Serial audio interface (SAI)",
      "file": "10_sections/4ce47b71448f__54-serial-audio-interface-sai.md",
      "children": [
        {
          "id": "159307ed83ef",
          "title": "54.1 Introduction",
          "slug": "54-1-introduction",
          "level": 2,
          "start_page": 2389,
          "end_page": 2389,
          "breadcrumb": "54 Serial audio interface (SAI) > 54.1 Introduction",
          "file": "10_sections/159307ed83ef__54-1-introduction.md",
          "children": []
        },
        {
          "id": "1bd990c32384",
          "title": "54.2 SAI main features",
          "slug": "54-2-sai-main-features",
          "level": 2,
          "start_page": 2389,
          "end_page": 2389,
          "breadcrumb": "54 Serial audio interface (SAI) > 54.2 SAI main features",
          "file": "10_sections/1bd990c32384__54-2-sai-main-features.md",
          "children": []
        },
        {
          "id": "50074e4dd290",
          "title": "54.3 SAI implementation",
          "slug": "54-3-sai-implementation",
          "level": 2,
          "start_page": 2390,
          "end_page": 2425,
          "breadcrumb": "54 Serial audio interface (SAI) > 54.3 SAI implementation",
          "file": "10_sections/50074e4dd290__54-3-sai-implementation.md",
          "children": [
            {
              "id": "d4325454b173",
              "title": "Table 443. STM32H743/753/745/755/747/757 SAI features",
              "slug": "table-443-stm32h743-753-745-755-747-757-sai-features",
              "level": 3,
              "start_page": 2390,
              "end_page": 2391,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.3 SAI implementation > Table 443. STM32H743/753/745/755/747/757 SAI features",
              "file": "10_sections/d4325454b173__table-443-stm32h743-753-745-755-747-757-sai-features.md",
              "children": []
            }
          ]
        },
        {
          "id": "1b90ee8ff96b",
          "title": "54.4 SAI functional description",
          "slug": "54-4-sai-functional-description",
          "level": 2,
          "start_page": 2390,
          "end_page": 2425,
          "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description",
          "file": "10_sections/1b90ee8ff96b__54-4-sai-functional-description.md",
          "children": [
            {
              "id": "4913ba6bc12d",
              "title": "54.4.1 SAI block diagram",
              "slug": "54-4-1-sai-block-diagram",
              "level": 3,
              "start_page": 2390,
              "end_page": 2391,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.1 SAI block diagram",
              "file": "10_sections/4913ba6bc12d__54-4-1-sai-block-diagram.md",
              "children": [
                {
                  "id": "14d0f6689eb4",
                  "title": "Figure 689. SAI functional block diagram",
                  "slug": "figure-689-sai-functional-block-diagram",
                  "level": 4,
                  "start_page": 2391,
                  "end_page": 2391,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.1 SAI block diagram > Figure 689. SAI functional block diagram",
                  "file": "10_sections/14d0f6689eb4__figure-689-sai-functional-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "38509fefdd8a",
              "title": "54.4.2 SAI pins and internal signals",
              "slug": "54-4-2-sai-pins-and-internal-signals",
              "level": 3,
              "start_page": 2392,
              "end_page": 2392,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.2 SAI pins and internal signals",
              "file": "10_sections/38509fefdd8a__54-4-2-sai-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "a7301cf4151d",
                  "title": "Table 444. SAI internal input/output signals",
                  "slug": "table-444-sai-internal-input-output-signals",
                  "level": 4,
                  "start_page": 2392,
                  "end_page": 2392,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.2 SAI pins and internal signals > Table 444. SAI internal input/output signals",
                  "file": "10_sections/a7301cf4151d__table-444-sai-internal-input-output-signals.md",
                  "children": []
                },
                {
                  "id": "c461c3d77754",
                  "title": "Table 445. SAI input/output pins",
                  "slug": "table-445-sai-input-output-pins",
                  "level": 4,
                  "start_page": 2392,
                  "end_page": 2392,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.2 SAI pins and internal signals > Table 445. SAI input/output pins",
                  "file": "10_sections/c461c3d77754__table-445-sai-input-output-pins.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5f8f0afeb0d6",
              "title": "54.4.3 Main SAI modes",
              "slug": "54-4-3-main-sai-modes",
              "level": 3,
              "start_page": 2392,
              "end_page": 2392,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.3 Main SAI modes",
              "file": "10_sections/5f8f0afeb0d6__54-4-3-main-sai-modes.md",
              "children": []
            },
            {
              "id": "9683a1fe06ac",
              "title": "54.4.4 SAI synchronization mode",
              "slug": "54-4-4-sai-synchronization-mode",
              "level": 3,
              "start_page": 2393,
              "end_page": 2393,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.4 SAI synchronization mode",
              "file": "10_sections/9683a1fe06ac__54-4-4-sai-synchronization-mode.md",
              "children": [
                {
                  "id": "5e1dedaae391",
                  "title": "Table 446. External synchronization selection",
                  "slug": "table-446-external-synchronization-selection",
                  "level": 4,
                  "start_page": 2394,
                  "end_page": 2394,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.4 SAI synchronization mode > Table 446. External synchronization selection",
                  "file": "10_sections/5e1dedaae391__table-446-external-synchronization-selection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8442763ed41c",
              "title": "54.4.5 Audio data size",
              "slug": "54-4-5-audio-data-size",
              "level": 3,
              "start_page": 2394,
              "end_page": 2394,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.5 Audio data size",
              "file": "10_sections/8442763ed41c__54-4-5-audio-data-size.md",
              "children": []
            },
            {
              "id": "94ca0aaae709",
              "title": "54.4.6 Frame synchronization",
              "slug": "54-4-6-frame-synchronization",
              "level": 3,
              "start_page": 2395,
              "end_page": 2397,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.6 Frame synchronization",
              "file": "10_sections/94ca0aaae709__54-4-6-frame-synchronization.md",
              "children": [
                {
                  "id": "5217586d0570",
                  "title": "Figure 690. Audio frame",
                  "slug": "figure-690-audio-frame",
                  "level": 4,
                  "start_page": 2395,
                  "end_page": 2396,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.6 Frame synchronization > Figure 690. Audio frame",
                  "file": "10_sections/5217586d0570__figure-690-audio-frame.md",
                  "children": []
                },
                {
                  "id": "7390c36b243e",
                  "title": "Figure 691. FS role is start of frame + channel side identification (FSDEF = TRIS = 1)",
                  "slug": "figure-691-fs-role-is-start-of-frame-channel-side-identification-fsdef-tris-1",
                  "level": 4,
                  "start_page": 2397,
                  "end_page": 2397,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.6 Frame synchronization > Figure 691. FS role is start of frame + channel side identification (FSDEF = TRIS = 1)",
                  "file": "10_sections/7390c36b243e__figure-691-fs-role-is-start-of-frame-channel-side-identification-fsdef-tris-1.md",
                  "children": []
                },
                {
                  "id": "079dd7a99b1d",
                  "title": "Figure 692. FS role is start of frame (FSDEF = 0)",
                  "slug": "figure-692-fs-role-is-start-of-frame-fsdef-0",
                  "level": 4,
                  "start_page": 2398,
                  "end_page": 2398,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.6 Frame synchronization > Figure 692. FS role is start of frame (FSDEF = 0)",
                  "file": "10_sections/079dd7a99b1d__figure-692-fs-role-is-start-of-frame-fsdef-0.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5eac5f39363f",
              "title": "54.4.7 Slot configuration",
              "slug": "54-4-7-slot-configuration",
              "level": 3,
              "start_page": 2398,
              "end_page": 2399,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.7 Slot configuration",
              "file": "10_sections/5eac5f39363f__54-4-7-slot-configuration.md",
              "children": [
                {
                  "id": "796fa03f7e4c",
                  "title": "Figure 693. Slot size configuration with FBOFF = 0 in SAI_xSLOTR",
                  "slug": "figure-693-slot-size-configuration-with-fboff-0-in-sai-xslotr",
                  "level": 4,
                  "start_page": 2399,
                  "end_page": 2399,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.7 Slot configuration > Figure 693. Slot size configuration with FBOFF = 0 in SAI_xSLOTR",
                  "file": "10_sections/796fa03f7e4c__figure-693-slot-size-configuration-with-fboff-0-in-sai-xslotr.md",
                  "children": []
                },
                {
                  "id": "446defd875d9",
                  "title": "Figure 694. First bit offset",
                  "slug": "figure-694-first-bit-offset",
                  "level": 4,
                  "start_page": 2399,
                  "end_page": 2399,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.7 Slot configuration > Figure 694. First bit offset",
                  "file": "10_sections/446defd875d9__figure-694-first-bit-offset.md",
                  "children": []
                }
              ]
            },
            {
              "id": "85053a4ca412",
              "title": "54.4.8 SAI clock generator",
              "slug": "54-4-8-sai-clock-generator",
              "level": 3,
              "start_page": 2400,
              "end_page": 2402,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.8 SAI clock generator",
              "file": "10_sections/85053a4ca412__54-4-8-sai-clock-generator.md",
              "children": [
                {
                  "id": "6b1eb7a7d287",
                  "title": "Table 447. MCLK_x activation conditions",
                  "slug": "table-447-mclk-x-activation-conditions",
                  "level": 4,
                  "start_page": 2400,
                  "end_page": 2400,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.8 SAI clock generator > Table 447. MCLK_x activation conditions",
                  "file": "10_sections/6b1eb7a7d287__table-447-mclk-x-activation-conditions.md",
                  "children": []
                },
                {
                  "id": "55a058669fe2",
                  "title": "Figure 695. Audio block clock generator overview",
                  "slug": "figure-695-audio-block-clock-generator-overview",
                  "level": 4,
                  "start_page": 2401,
                  "end_page": 2402,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.8 SAI clock generator > Figure 695. Audio block clock generator overview",
                  "file": "10_sections/55a058669fe2__figure-695-audio-block-clock-generator-overview.md",
                  "children": []
                },
                {
                  "id": "2047825a7b86",
                  "title": "Table 448. Clock generator programming examples",
                  "slug": "table-448-clock-generator-programming-examples",
                  "level": 4,
                  "start_page": 2403,
                  "end_page": 2404,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.8 SAI clock generator > Table 448. Clock generator programming examples",
                  "file": "10_sections/2047825a7b86__table-448-clock-generator-programming-examples.md",
                  "children": []
                }
              ]
            },
            {
              "id": "de67a825b84e",
              "title": "54.4.9 Internal FIFOs",
              "slug": "54-4-9-internal-fifos",
              "level": 3,
              "start_page": 2403,
              "end_page": 2404,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.9 Internal FIFOs",
              "file": "10_sections/de67a825b84e__54-4-9-internal-fifos.md",
              "children": []
            },
            {
              "id": "22ef66443a7b",
              "title": "54.4.10 PDM interface",
              "slug": "54-4-10-pdm-interface",
              "level": 3,
              "start_page": 2405,
              "end_page": 2412,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.10 PDM interface",
              "file": "10_sections/22ef66443a7b__54-4-10-pdm-interface.md",
              "children": [
                {
                  "id": "612e3ce9fb69",
                  "title": "Figure 696. PDM typical connection and timing",
                  "slug": "figure-696-pdm-typical-connection-and-timing",
                  "level": 4,
                  "start_page": 2405,
                  "end_page": 2405,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.10 PDM interface > Figure 696. PDM typical connection and timing",
                  "file": "10_sections/612e3ce9fb69__figure-696-pdm-typical-connection-and-timing.md",
                  "children": []
                },
                {
                  "id": "62694a982bcd",
                  "title": "Figure 697. Detailed PDM interface block diagram",
                  "slug": "figure-697-detailed-pdm-interface-block-diagram",
                  "level": 4,
                  "start_page": 2406,
                  "end_page": 2406,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.10 PDM interface > Figure 697. Detailed PDM interface block diagram",
                  "file": "10_sections/62694a982bcd__figure-697-detailed-pdm-interface-block-diagram.md",
                  "children": []
                },
                {
                  "id": "aa9f03aff95c",
                  "title": "Figure 698. Start-up sequence",
                  "slug": "figure-698-start-up-sequence",
                  "level": 4,
                  "start_page": 2407,
                  "end_page": 2407,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.10 PDM interface > Figure 698. Start-up sequence",
                  "file": "10_sections/aa9f03aff95c__figure-698-start-up-sequence.md",
                  "children": []
                },
                {
                  "id": "2396374d1168",
                  "title": "Figure 699. SAI_ADR format in TDM, 32-bit slot width",
                  "slug": "figure-699-sai-adr-format-in-tdm-32-bit-slot-width",
                  "level": 4,
                  "start_page": 2408,
                  "end_page": 2408,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.10 PDM interface > Figure 699. SAI_ADR format in TDM, 32-bit slot width",
                  "file": "10_sections/2396374d1168__figure-699-sai-adr-format-in-tdm-32-bit-slot-width.md",
                  "children": []
                },
                {
                  "id": "dafd48c9b7a1",
                  "title": "Figure 700. SAI_ADR format in TDM, 16-bit slot width",
                  "slug": "figure-700-sai-adr-format-in-tdm-16-bit-slot-width",
                  "level": 4,
                  "start_page": 2409,
                  "end_page": 2409,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.10 PDM interface > Figure 700. SAI_ADR format in TDM, 16-bit slot width",
                  "file": "10_sections/dafd48c9b7a1__figure-700-sai-adr-format-in-tdm-16-bit-slot-width.md",
                  "children": []
                },
                {
                  "id": "a98ec55fdec4",
                  "title": "Figure 701. SAI_ADR format in TDM, 8-bit slot width",
                  "slug": "figure-701-sai-adr-format-in-tdm-8-bit-slot-width",
                  "level": 4,
                  "start_page": 2410,
                  "end_page": 2411,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.10 PDM interface > Figure 701. SAI_ADR format in TDM, 8-bit slot width",
                  "file": "10_sections/a98ec55fdec4__figure-701-sai-adr-format-in-tdm-8-bit-slot-width.md",
                  "children": []
                },
                {
                  "id": "8d025cc8bb04",
                  "title": "Table 449. TDM settings",
                  "slug": "table-449-tdm-settings",
                  "level": 4,
                  "start_page": 2410,
                  "end_page": 2411,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.10 PDM interface > Table 449. TDM settings",
                  "file": "10_sections/8d025cc8bb04__table-449-tdm-settings.md",
                  "children": []
                },
                {
                  "id": "4e3a42f13e97",
                  "title": "Table 450. TDM frame configuration examples",
                  "slug": "table-450-tdm-frame-configuration-examples",
                  "level": 4,
                  "start_page": 2412,
                  "end_page": 2412,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.10 PDM interface > Table 450. TDM frame configuration examples",
                  "file": "10_sections/4e3a42f13e97__table-450-tdm-frame-configuration-examples.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0a12f08af94c",
              "title": "54.4.11 AC97 link controller",
              "slug": "54-4-11-ac-97-link-controller",
              "level": 3,
              "start_page": 2413,
              "end_page": 2414,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.11 AC97 link controller",
              "file": "10_sections/0a12f08af94c__54-4-11-ac-97-link-controller.md",
              "children": [
                {
                  "id": "03efd010dd78",
                  "title": "Figure 702. AC97 audio frame",
                  "slug": "figure-702-ac-97-audio-frame",
                  "level": 4,
                  "start_page": 2413,
                  "end_page": 2413,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.11 AC97 link controller > Figure 702. AC97 audio frame",
                  "file": "10_sections/03efd010dd78__figure-702-ac-97-audio-frame.md",
                  "children": []
                },
                {
                  "id": "7f8efbb2e165",
                  "title": "Figure 703. Example of typical AC97 configuration on devices featuring at least 2 embedded SAIs (three external AC97 decoders)",
                  "slug": "figure-703-example-of-typical-ac-97-configuration-on-devices-featuring-at-least-2-embedded-sais-three-external-ac-97-decoders",
                  "level": 4,
                  "start_page": 2414,
                  "end_page": 2414,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.11 AC97 link controller > Figure 703. Example of typical AC97 configuration on devices featuring at least 2 embedded SAIs (three external AC97 decoders)",
                  "file": "10_sections/7f8efbb2e165__figure-703-example-of-typical-ac-97-configuration-on-devices-featuring-at-least-2-embedded-sais-three-external-ac-97-decoders.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c601f0e67204",
              "title": "54.4.12 SPDIF output",
              "slug": "54-4-12-spdif-output",
              "level": 3,
              "start_page": 2415,
              "end_page": 2417,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.12 SPDIF output",
              "file": "10_sections/c601f0e67204__54-4-12-spdif-output.md",
              "children": [
                {
                  "id": "3e64a70fc0cf",
                  "title": "Figure 704. SPDIF format",
                  "slug": "figure-704-spdif-format",
                  "level": 4,
                  "start_page": 2415,
                  "end_page": 2415,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.12 SPDIF output > Figure 704. SPDIF format",
                  "file": "10_sections/3e64a70fc0cf__figure-704-spdif-format.md",
                  "children": []
                },
                {
                  "id": "729ffe5a9b06",
                  "title": "Table 451. SOPD pattern",
                  "slug": "table-451-sopd-pattern",
                  "level": 4,
                  "start_page": 2416,
                  "end_page": 2416,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.12 SPDIF output > Table 451. SOPD pattern",
                  "file": "10_sections/729ffe5a9b06__table-451-sopd-pattern.md",
                  "children": []
                },
                {
                  "id": "7b606964ee3f",
                  "title": "Figure 705. SAI_xDR register ordering",
                  "slug": "figure-705-sai-xdr-register-ordering",
                  "level": 4,
                  "start_page": 2416,
                  "end_page": 2416,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.12 SPDIF output > Figure 705. SAI_xDR register ordering",
                  "file": "10_sections/7b606964ee3f__figure-705-sai-xdr-register-ordering.md",
                  "children": []
                },
                {
                  "id": "228851c9427b",
                  "title": "Table 452. Parity bit calculation",
                  "slug": "table-452-parity-bit-calculation",
                  "level": 4,
                  "start_page": 2416,
                  "end_page": 2416,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.12 SPDIF output > Table 452. Parity bit calculation",
                  "file": "10_sections/228851c9427b__table-452-parity-bit-calculation.md",
                  "children": []
                },
                {
                  "id": "16cc258cb810",
                  "title": "Table 453. Audio sampling frequency versus symbol rates",
                  "slug": "table-453-audio-sampling-frequency-versus-symbol-rates",
                  "level": 4,
                  "start_page": 2417,
                  "end_page": 2417,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.12 SPDIF output > Table 453. Audio sampling frequency versus symbol rates",
                  "file": "10_sections/16cc258cb810__table-453-audio-sampling-frequency-versus-symbol-rates.md",
                  "children": []
                }
              ]
            },
            {
              "id": "fded4148a5a4",
              "title": "54.4.13 Specific features",
              "slug": "54-4-13-specific-features",
              "level": 3,
              "start_page": 2418,
              "end_page": 2421,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.13 Specific features",
              "file": "10_sections/fded4148a5a4__54-4-13-specific-features.md",
              "children": [
                {
                  "id": "4aa72e1a1c91",
                  "title": "Figure 706. Data companding hardware in an audio block in the SAI",
                  "slug": "figure-706-data-companding-hardware-in-an-audio-block-in-the-sai",
                  "level": 4,
                  "start_page": 2420,
                  "end_page": 2420,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.13 Specific features > Figure 706. Data companding hardware in an audio block in the SAI",
                  "file": "10_sections/4aa72e1a1c91__figure-706-data-companding-hardware-in-an-audio-block-in-the-sai.md",
                  "children": []
                },
                {
                  "id": "39815ba5b030",
                  "title": "Figure 707. Tristate strategy on SD output line on an inactive slot",
                  "slug": "figure-707-tristate-strategy-on-sd-output-line-on-an-inactive-slot",
                  "level": 4,
                  "start_page": 2421,
                  "end_page": 2421,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.13 Specific features > Figure 707. Tristate strategy on SD output line on an inactive slot",
                  "file": "10_sections/39815ba5b030__figure-707-tristate-strategy-on-sd-output-line-on-an-inactive-slot.md",
                  "children": []
                },
                {
                  "id": "632a1ffc8c3b",
                  "title": "Figure 708. Tristate on output data line in a protocol like I2S",
                  "slug": "figure-708-tristate-on-output-data-line-in-a-protocol-like-i2s",
                  "level": 4,
                  "start_page": 2422,
                  "end_page": 2422,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.13 Specific features > Figure 708. Tristate on output data line in a protocol like I2S",
                  "file": "10_sections/632a1ffc8c3b__figure-708-tristate-on-output-data-line-in-a-protocol-like-i2s.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b8200d1c826e",
              "title": "54.4.14 Error flags",
              "slug": "54-4-14-error-flags",
              "level": 3,
              "start_page": 2422,
              "end_page": 2424,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.14 Error flags",
              "file": "10_sections/b8200d1c826e__54-4-14-error-flags.md",
              "children": [
                {
                  "id": "c32aba0cdea6",
                  "title": "Figure 709. Overrun detection error",
                  "slug": "figure-709-overrun-detection-error",
                  "level": 4,
                  "start_page": 2423,
                  "end_page": 2424,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.14 Error flags > Figure 709. Overrun detection error",
                  "file": "10_sections/c32aba0cdea6__figure-709-overrun-detection-error.md",
                  "children": []
                },
                {
                  "id": "61e5dee05e0d",
                  "title": "Figure 710. FIFO underrun event",
                  "slug": "figure-710-fifo-underrun-event",
                  "level": 4,
                  "start_page": 2423,
                  "end_page": 2424,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.14 Error flags > Figure 710. FIFO underrun event",
                  "file": "10_sections/61e5dee05e0d__figure-710-fifo-underrun-event.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c8b891b26b4c",
              "title": "54.4.15 Disabling the SAI",
              "slug": "54-4-15-disabling-the-sai",
              "level": 3,
              "start_page": 2425,
              "end_page": 2425,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.15 Disabling the SAI",
              "file": "10_sections/c8b891b26b4c__54-4-15-disabling-the-sai.md",
              "children": []
            },
            {
              "id": "9f9611f63a87",
              "title": "54.4.16 SAI DMA interface",
              "slug": "54-4-16-sai-dma-interface",
              "level": 3,
              "start_page": 2425,
              "end_page": 2425,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.4 SAI functional description > 54.4.16 SAI DMA interface",
              "file": "10_sections/9f9611f63a87__54-4-16-sai-dma-interface.md",
              "children": []
            }
          ]
        },
        {
          "id": "277c7cc9932f",
          "title": "54.5 SAI interrupts",
          "slug": "54-5-sai-interrupts",
          "level": 2,
          "start_page": 2426,
          "end_page": 2426,
          "breadcrumb": "54 Serial audio interface (SAI) > 54.5 SAI interrupts",
          "file": "10_sections/277c7cc9932f__54-5-sai-interrupts.md",
          "children": [
            {
              "id": "a3e49b1481de",
              "title": "Table 454. SAI interrupt sources",
              "slug": "table-454-sai-interrupt-sources",
              "level": 3,
              "start_page": 2426,
              "end_page": 2426,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.5 SAI interrupts > Table 454. SAI interrupt sources",
              "file": "10_sections/a3e49b1481de__table-454-sai-interrupt-sources.md",
              "children": []
            }
          ]
        },
        {
          "id": "343b191d86df",
          "title": "54.6 SAI registers",
          "slug": "54-6-sai-registers",
          "level": 2,
          "start_page": 2427,
          "end_page": 2457,
          "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers",
          "file": "10_sections/343b191d86df__54-6-sai-registers.md",
          "children": [
            {
              "id": "59d73695565a",
              "title": "54.6.1 SAI global configuration register (SAI_GCR)",
              "slug": "54-6-1-sai-global-configuration-register-sai-gcr",
              "level": 3,
              "start_page": 2427,
              "end_page": 2427,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.1 SAI global configuration register (SAI_GCR)",
              "file": "10_sections/59d73695565a__54-6-1-sai-global-configuration-register-sai-gcr.md",
              "children": []
            },
            {
              "id": "2a9b056b8027",
              "title": "54.6.2 SAI configuration register 1 (SAI_ACR1)",
              "slug": "54-6-2-sai-configuration-register-1-sai-acr1",
              "level": 3,
              "start_page": 2428,
              "end_page": 2429,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.2 SAI configuration register 1 (SAI_ACR1)",
              "file": "10_sections/2a9b056b8027__54-6-2-sai-configuration-register-1-sai-acr1.md",
              "children": []
            },
            {
              "id": "a1aa8a7317a8",
              "title": "54.6.3 SAI configuration register 1 (SAI_BCR1)",
              "slug": "54-6-3-sai-configuration-register-1-sai-bcr1",
              "level": 3,
              "start_page": 2430,
              "end_page": 2432,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.3 SAI configuration register 1 (SAI_BCR1)",
              "file": "10_sections/a1aa8a7317a8__54-6-3-sai-configuration-register-1-sai-bcr1.md",
              "children": []
            },
            {
              "id": "bee38bc20d28",
              "title": "54.6.4 SAI configuration register 2 (SAI_ACR2)",
              "slug": "54-6-4-sai-configuration-register-2-sai-acr2",
              "level": 3,
              "start_page": 2433,
              "end_page": 2434,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.4 SAI configuration register 2 (SAI_ACR2)",
              "file": "10_sections/bee38bc20d28__54-6-4-sai-configuration-register-2-sai-acr2.md",
              "children": []
            },
            {
              "id": "ebc54a2f0da8",
              "title": "54.6.5 SAI configuration register 2 (SAI_BCR2)",
              "slug": "54-6-5-sai-configuration-register-2-sai-bcr2",
              "level": 3,
              "start_page": 2435,
              "end_page": 2436,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.5 SAI configuration register 2 (SAI_BCR2)",
              "file": "10_sections/ebc54a2f0da8__54-6-5-sai-configuration-register-2-sai-bcr2.md",
              "children": []
            },
            {
              "id": "eab8ea999944",
              "title": "54.6.6 SAI frame configuration register (SAI_AFRCR)",
              "slug": "54-6-6-sai-frame-configuration-register-sai-afrcr",
              "level": 3,
              "start_page": 2437,
              "end_page": 2438,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.6 SAI frame configuration register (SAI_AFRCR)",
              "file": "10_sections/eab8ea999944__54-6-6-sai-frame-configuration-register-sai-afrcr.md",
              "children": []
            },
            {
              "id": "70781cbaa47d",
              "title": "54.6.7 SAI frame configuration register (SAI_BFRCR)",
              "slug": "54-6-7-sai-frame-configuration-register-sai-bfrcr",
              "level": 3,
              "start_page": 2439,
              "end_page": 2439,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.7 SAI frame configuration register (SAI_BFRCR)",
              "file": "10_sections/70781cbaa47d__54-6-7-sai-frame-configuration-register-sai-bfrcr.md",
              "children": []
            },
            {
              "id": "f78ce183e838",
              "title": "54.6.8 SAI slot register (SAI_ASLOTR)",
              "slug": "54-6-8-sai-slot-register-sai-aslotr",
              "level": 3,
              "start_page": 2440,
              "end_page": 2440,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.8 SAI slot register (SAI_ASLOTR)",
              "file": "10_sections/f78ce183e838__54-6-8-sai-slot-register-sai-aslotr.md",
              "children": []
            },
            {
              "id": "1365b2c83148",
              "title": "54.6.9 SAI slot register (SAI_BSLOTR)",
              "slug": "54-6-9-sai-slot-register-sai-bslotr",
              "level": 3,
              "start_page": 2441,
              "end_page": 2441,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.9 SAI slot register (SAI_BSLOTR)",
              "file": "10_sections/1365b2c83148__54-6-9-sai-slot-register-sai-bslotr.md",
              "children": []
            },
            {
              "id": "d38ff7ece779",
              "title": "54.6.10 SAI interrupt mask register (SAI_AIM)",
              "slug": "54-6-10-sai-interrupt-mask-register-sai-aim",
              "level": 3,
              "start_page": 2442,
              "end_page": 2443,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.10 SAI interrupt mask register (SAI_AIM)",
              "file": "10_sections/d38ff7ece779__54-6-10-sai-interrupt-mask-register-sai-aim.md",
              "children": []
            },
            {
              "id": "95deb54916d3",
              "title": "54.6.11 SAI interrupt mask register (SAI_BIM)",
              "slug": "54-6-11-sai-interrupt-mask-register-sai-bim",
              "level": 3,
              "start_page": 2444,
              "end_page": 2444,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.11 SAI interrupt mask register (SAI_BIM)",
              "file": "10_sections/95deb54916d3__54-6-11-sai-interrupt-mask-register-sai-bim.md",
              "children": []
            },
            {
              "id": "491496078751",
              "title": "54.6.12 SAI status register (SAI_ASR)",
              "slug": "54-6-12-sai-status-register-sai-asr",
              "level": 3,
              "start_page": 2445,
              "end_page": 2446,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.12 SAI status register (SAI_ASR)",
              "file": "10_sections/491496078751__54-6-12-sai-status-register-sai-asr.md",
              "children": []
            },
            {
              "id": "904d63e8e290",
              "title": "54.6.13 SAI status register (SAI_BSR)",
              "slug": "54-6-13-sai-status-register-sai-bsr",
              "level": 3,
              "start_page": 2447,
              "end_page": 2448,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.13 SAI status register (SAI_BSR)",
              "file": "10_sections/904d63e8e290__54-6-13-sai-status-register-sai-bsr.md",
              "children": []
            },
            {
              "id": "7612a0f428fb",
              "title": "54.6.14 SAI clear flag register (SAI_ACLRFR)",
              "slug": "54-6-14-sai-clear-flag-register-sai-aclrfr",
              "level": 3,
              "start_page": 2449,
              "end_page": 2449,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.14 SAI clear flag register (SAI_ACLRFR)",
              "file": "10_sections/7612a0f428fb__54-6-14-sai-clear-flag-register-sai-aclrfr.md",
              "children": []
            },
            {
              "id": "3f3c0f9e1f4c",
              "title": "54.6.15 SAI clear flag register (SAI_BCLRFR)",
              "slug": "54-6-15-sai-clear-flag-register-sai-bclrfr",
              "level": 3,
              "start_page": 2450,
              "end_page": 2450,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.15 SAI clear flag register (SAI_BCLRFR)",
              "file": "10_sections/3f3c0f9e1f4c__54-6-15-sai-clear-flag-register-sai-bclrfr.md",
              "children": []
            },
            {
              "id": "e11e49070bf7",
              "title": "54.6.16 SAI data register (SAI_ADR)",
              "slug": "54-6-16-sai-data-register-sai-adr",
              "level": 3,
              "start_page": 2451,
              "end_page": 2451,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.16 SAI data register (SAI_ADR)",
              "file": "10_sections/e11e49070bf7__54-6-16-sai-data-register-sai-adr.md",
              "children": []
            },
            {
              "id": "3cbff749cf94",
              "title": "54.6.17 SAI data register (SAI_BDR)",
              "slug": "54-6-17-sai-data-register-sai-bdr",
              "level": 3,
              "start_page": 2452,
              "end_page": 2453,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.17 SAI data register (SAI_BDR)",
              "file": "10_sections/3cbff749cf94__54-6-17-sai-data-register-sai-bdr.md",
              "children": []
            },
            {
              "id": "b87780b4bd55",
              "title": "54.6.18 SAI PDM control register (SAI_PDMCR)",
              "slug": "54-6-18-sai-pdm-control-register-sai-pdmcr",
              "level": 3,
              "start_page": 2452,
              "end_page": 2453,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.18 SAI PDM control register (SAI_PDMCR)",
              "file": "10_sections/b87780b4bd55__54-6-18-sai-pdm-control-register-sai-pdmcr.md",
              "children": []
            },
            {
              "id": "d264eb025266",
              "title": "54.6.19 SAI PDM delay register (SAI_PDMDLY)",
              "slug": "54-6-19-sai-pdm-delay-register-sai-pdmdly",
              "level": 3,
              "start_page": 2454,
              "end_page": 2455,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.19 SAI PDM delay register (SAI_PDMDLY)",
              "file": "10_sections/d264eb025266__54-6-19-sai-pdm-delay-register-sai-pdmdly.md",
              "children": []
            },
            {
              "id": "95a6c15e3558",
              "title": "54.6.20 SAI register map",
              "slug": "54-6-20-sai-register-map",
              "level": 3,
              "start_page": 2456,
              "end_page": 2457,
              "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.20 SAI register map",
              "file": "10_sections/95a6c15e3558__54-6-20-sai-register-map.md",
              "children": [
                {
                  "id": "0aaf1b1cfff6",
                  "title": "Table 455. SAI register map and reset values",
                  "slug": "table-455-sai-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2456,
                  "end_page": 2457,
                  "breadcrumb": "54 Serial audio interface (SAI) > 54.6 SAI registers > 54.6.20 SAI register map > Table 455. SAI register map and reset values",
                  "file": "10_sections/0aaf1b1cfff6__table-455-sai-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "a2a4a2b5c39b",
      "title": "55 SPDIF receiver interface (SPDIFRX)",
      "slug": "55-spdif-receiver-interface-spdifrx",
      "level": 1,
      "start_page": 2458,
      "end_page": 2489,
      "breadcrumb": "55 SPDIF receiver interface (SPDIFRX)",
      "file": "10_sections/a2a4a2b5c39b__55-spdif-receiver-interface-spdifrx.md",
      "children": [
        {
          "id": "a97edea4f088",
          "title": "55.1 SPDIFRX interface introduction",
          "slug": "55-1-spdifrx-interface-introduction",
          "level": 2,
          "start_page": 2458,
          "end_page": 2477,
          "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.1 SPDIFRX interface introduction",
          "file": "10_sections/a97edea4f088__55-1-spdifrx-interface-introduction.md",
          "children": []
        },
        {
          "id": "dadef446a26e",
          "title": "55.2 SPDIFRX main features",
          "slug": "55-2-spdifrx-main-features",
          "level": 2,
          "start_page": 2458,
          "end_page": 2477,
          "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.2 SPDIFRX main features",
          "file": "10_sections/dadef446a26e__55-2-spdifrx-main-features.md",
          "children": []
        },
        {
          "id": "e44e5ad3fc80",
          "title": "55.3 SPDIFRX functional description",
          "slug": "55-3-spdifrx-functional-description",
          "level": 2,
          "start_page": 2458,
          "end_page": 2477,
          "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description",
          "file": "10_sections/e44e5ad3fc80__55-3-spdifrx-functional-description.md",
          "children": [
            {
              "id": "86d3a5923076",
              "title": "Figure 711. SPDIFRX block diagram",
              "slug": "figure-711-spdifrx-block-diagram",
              "level": 3,
              "start_page": 2459,
              "end_page": 2459,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > Figure 711. SPDIFRX block diagram",
              "file": "10_sections/86d3a5923076__figure-711-spdifrx-block-diagram.md",
              "children": []
            },
            {
              "id": "3219d85c9daa",
              "title": "55.3.1 SPDIFRX pins and internal signals",
              "slug": "55-3-1-spdifrx-pins-and-internal-signals",
              "level": 3,
              "start_page": 2459,
              "end_page": 2459,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.1 SPDIFRX pins and internal signals",
              "file": "10_sections/3219d85c9daa__55-3-1-spdifrx-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "5c966b652708",
                  "title": "Table 456. SPDIFRX internal input/output signals",
                  "slug": "table-456-spdifrx-internal-input-output-signals",
                  "level": 4,
                  "start_page": 2459,
                  "end_page": 2459,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.1 SPDIFRX pins and internal signals > Table 456. SPDIFRX internal input/output signals",
                  "file": "10_sections/5c966b652708__table-456-spdifrx-internal-input-output-signals.md",
                  "children": []
                },
                {
                  "id": "d3feb3ca4366",
                  "title": "Table 457. SPDIFRX pins",
                  "slug": "table-457-spdifrx-pins",
                  "level": 4,
                  "start_page": 2459,
                  "end_page": 2459,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.1 SPDIFRX pins and internal signals > Table 457. SPDIFRX pins",
                  "file": "10_sections/d3feb3ca4366__table-457-spdifrx-pins.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2c61bfd50862",
              "title": "55.3.2 S/PDIF protocol (IEC-60958)",
              "slug": "55-3-2-s-pdif-protocol-iec-60958",
              "level": 3,
              "start_page": 2460,
              "end_page": 2461,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.2 S/PDIF protocol (IEC-60958)",
              "file": "10_sections/2c61bfd50862__55-3-2-s-pdif-protocol-iec-60958.md",
              "children": [
                {
                  "id": "109307d7b295",
                  "title": "Figure 712. S/PDIF sub-frame format",
                  "slug": "figure-712-s-pdif-sub-frame-format",
                  "level": 4,
                  "start_page": 2460,
                  "end_page": 2460,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.2 S/PDIF protocol (IEC-60958) > Figure 712. S/PDIF sub-frame format",
                  "file": "10_sections/109307d7b295__figure-712-s-pdif-sub-frame-format.md",
                  "children": []
                },
                {
                  "id": "6790b74b02fa",
                  "title": "Figure 713. S/PDIF block format",
                  "slug": "figure-713-s-pdif-block-format",
                  "level": 4,
                  "start_page": 2460,
                  "end_page": 2460,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.2 S/PDIF protocol (IEC-60958) > Figure 713. S/PDIF block format",
                  "file": "10_sections/6790b74b02fa__figure-713-s-pdif-block-format.md",
                  "children": []
                },
                {
                  "id": "cb582d6cd35c",
                  "title": "Figure 714. S/PDIF Preambles",
                  "slug": "figure-714-s-pdif-preambles",
                  "level": 4,
                  "start_page": 2461,
                  "end_page": 2461,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.2 S/PDIF protocol (IEC-60958) > Figure 714. S/PDIF Preambles",
                  "file": "10_sections/cb582d6cd35c__figure-714-s-pdif-preambles.md",
                  "children": []
                },
                {
                  "id": "5190d348f666",
                  "title": "Figure 715. Channel coding example",
                  "slug": "figure-715-channel-coding-example",
                  "level": 4,
                  "start_page": 2462,
                  "end_page": 2462,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.2 S/PDIF protocol (IEC-60958) > Figure 715. Channel coding example",
                  "file": "10_sections/5190d348f666__figure-715-channel-coding-example.md",
                  "children": []
                }
              ]
            },
            {
              "id": "884c61b3c9e5",
              "title": "55.3.3 SPDIFRX decoder (SPDIFRX_DC)",
              "slug": "55-3-3-spdifrx-decoder-spdifrx-dc",
              "level": 3,
              "start_page": 2462,
              "end_page": 2465,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.3 SPDIFRX decoder (SPDIFRX_DC)",
              "file": "10_sections/884c61b3c9e5__55-3-3-spdifrx-decoder-spdifrx-dc.md",
              "children": [
                {
                  "id": "9514a3ad2e9b",
                  "title": "Figure 716. SPDIFRX decoder",
                  "slug": "figure-716-spdifrx-decoder",
                  "level": 4,
                  "start_page": 2463,
                  "end_page": 2464,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.3 SPDIFRX decoder (SPDIFRX_DC) > Figure 716. SPDIFRX decoder",
                  "file": "10_sections/9514a3ad2e9b__figure-716-spdifrx-decoder.md",
                  "children": []
                },
                {
                  "id": "50e6a808e001",
                  "title": "Figure 717. Noise filtering and edge detection",
                  "slug": "figure-717-noise-filtering-and-edge-detection",
                  "level": 4,
                  "start_page": 2463,
                  "end_page": 2464,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.3 SPDIFRX decoder (SPDIFRX_DC) > Figure 717. Noise filtering and edge detection",
                  "file": "10_sections/50e6a808e001__figure-717-noise-filtering-and-edge-detection.md",
                  "children": []
                },
                {
                  "id": "cd9f7ae221ff",
                  "title": "Figure 718. Thresholds",
                  "slug": "figure-718-thresholds",
                  "level": 4,
                  "start_page": 2465,
                  "end_page": 2465,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.3 SPDIFRX decoder (SPDIFRX_DC) > Figure 718. Thresholds",
                  "file": "10_sections/cd9f7ae221ff__figure-718-thresholds.md",
                  "children": []
                },
                {
                  "id": "b136437adf29",
                  "title": "Table 458. Transition sequence for preamble",
                  "slug": "table-458-transition-sequence-for-preamble",
                  "level": 4,
                  "start_page": 2465,
                  "end_page": 2465,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.3 SPDIFRX decoder (SPDIFRX_DC) > Table 458. Transition sequence for preamble",
                  "file": "10_sections/b136437adf29__table-458-transition-sequence-for-preamble.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2bab343641f3",
              "title": "55.3.4 SPDIFRX tolerance to clock deviation",
              "slug": "55-3-4-spdifrx-tolerance-to-clock-deviation",
              "level": 3,
              "start_page": 2466,
              "end_page": 2467,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.4 SPDIFRX tolerance to clock deviation",
              "file": "10_sections/2bab343641f3__55-3-4-spdifrx-tolerance-to-clock-deviation.md",
              "children": []
            },
            {
              "id": "3c34064e6006",
              "title": "55.3.5 SPDIFRX synchronization",
              "slug": "55-3-5-spdifrx-synchronization",
              "level": 3,
              "start_page": 2466,
              "end_page": 2467,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.5 SPDIFRX synchronization",
              "file": "10_sections/3c34064e6006__55-3-5-spdifrx-synchronization.md",
              "children": [
                {
                  "id": "1b02642a521b",
                  "title": "Figure 719. Synchronization flowchart",
                  "slug": "figure-719-synchronization-flowchart",
                  "level": 4,
                  "start_page": 2467,
                  "end_page": 2467,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.5 SPDIFRX synchronization > Figure 719. Synchronization flowchart",
                  "file": "10_sections/1b02642a521b__figure-719-synchronization-flowchart.md",
                  "children": []
                },
                {
                  "id": "970e0596d059",
                  "title": "Figure 720. Synchronization process scheduling",
                  "slug": "figure-720-synchronization-process-scheduling",
                  "level": 4,
                  "start_page": 2468,
                  "end_page": 2468,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.5 SPDIFRX synchronization > Figure 720. Synchronization process scheduling",
                  "file": "10_sections/970e0596d059__figure-720-synchronization-process-scheduling.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a50bc0ff2037",
              "title": "55.3.6 SPDIFRX handling",
              "slug": "55-3-6-spdifrx-handling",
              "level": 3,
              "start_page": 2468,
              "end_page": 2469,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.6 SPDIFRX handling",
              "file": "10_sections/a50bc0ff2037__55-3-6-spdifrx-handling.md",
              "children": [
                {
                  "id": "932b6ee83696",
                  "title": "Figure 721. SPDIFRX States",
                  "slug": "figure-721-spdifrx-states",
                  "level": 4,
                  "start_page": 2469,
                  "end_page": 2469,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.6 SPDIFRX handling > Figure 721. SPDIFRX States",
                  "file": "10_sections/932b6ee83696__figure-721-spdifrx-states.md",
                  "children": []
                }
              ]
            },
            {
              "id": "e557726b49e4",
              "title": "55.3.7 Data reception management",
              "slug": "55-3-7-data-reception-management",
              "level": 3,
              "start_page": 2470,
              "end_page": 2471,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.7 Data reception management",
              "file": "10_sections/e557726b49e4__55-3-7-data-reception-management.md",
              "children": [
                {
                  "id": "24556d552024",
                  "title": "Figure 722. SPDIFRX_FMTx_DR register format",
                  "slug": "figure-722-spdifrx-fmtx-dr-register-format",
                  "level": 4,
                  "start_page": 2471,
                  "end_page": 2471,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.7 Data reception management > Figure 722. SPDIFRX_FMTx_DR register format",
                  "file": "10_sections/24556d552024__figure-722-spdifrx-fmtx-dr-register-format.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d0cce3620d41",
              "title": "55.3.8 Dedicated control flow",
              "slug": "55-3-8-dedicated-control-flow",
              "level": 3,
              "start_page": 2472,
              "end_page": 2472,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.8 Dedicated control flow",
              "file": "10_sections/d0cce3620d41__55-3-8-dedicated-control-flow.md",
              "children": [
                {
                  "id": "90c14d799cf0",
                  "title": "Figure 723. Channel/user data format",
                  "slug": "figure-723-channel-user-data-format",
                  "level": 4,
                  "start_page": 2472,
                  "end_page": 2472,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.8 Dedicated control flow > Figure 723. Channel/user data format",
                  "file": "10_sections/90c14d799cf0__figure-723-channel-user-data-format.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f99acd03c812",
              "title": "55.3.9 Reception errors",
              "slug": "55-3-9-reception-errors",
              "level": 3,
              "start_page": 2473,
              "end_page": 2474,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.9 Reception errors",
              "file": "10_sections/f99acd03c812__55-3-9-reception-errors.md",
              "children": [
                {
                  "id": "11c8af50978d",
                  "title": "Figure 724. S/PDIF overrun error when RXSTEO = 0",
                  "slug": "figure-724-s-pdif-overrun-error-when-rxsteo-0",
                  "level": 4,
                  "start_page": 2474,
                  "end_page": 2474,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.9 Reception errors > Figure 724. S/PDIF overrun error when RXSTEO = 0",
                  "file": "10_sections/11c8af50978d__figure-724-s-pdif-overrun-error-when-rxsteo-0.md",
                  "children": []
                },
                {
                  "id": "b2ac9adbd1c0",
                  "title": "Figure 725. S/PDIF overrun error when RXSTEO = 1",
                  "slug": "figure-725-s-pdif-overrun-error-when-rxsteo-1",
                  "level": 4,
                  "start_page": 2475,
                  "end_page": 2475,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.9 Reception errors > Figure 725. S/PDIF overrun error when RXSTEO = 1",
                  "file": "10_sections/b2ac9adbd1c0__figure-725-s-pdif-overrun-error-when-rxsteo-1.md",
                  "children": []
                }
              ]
            },
            {
              "id": "068bda86cb0e",
              "title": "55.3.10 Clocking strategy",
              "slug": "55-3-10-clocking-strategy",
              "level": 3,
              "start_page": 2475,
              "end_page": 2475,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.10 Clocking strategy",
              "file": "10_sections/068bda86cb0e__55-3-10-clocking-strategy.md",
              "children": [
                {
                  "id": "a5c6e2f11d2c",
                  "title": "Table 459. Minimum spdifrx_ker_ck frequency versus audio sampling rate",
                  "slug": "table-459-minimum-spdifrx-ker-ck-frequency-versus-audio-sampling-rate",
                  "level": 4,
                  "start_page": 2475,
                  "end_page": 2475,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.10 Clocking strategy > Table 459. Minimum spdifrx_ker_ck frequency versus audio sampling rate",
                  "file": "10_sections/a5c6e2f11d2c__table-459-minimum-spdifrx-ker-ck-frequency-versus-audio-sampling-rate.md",
                  "children": []
                }
              ]
            },
            {
              "id": "15c1098cb191",
              "title": "55.3.11 DMA interface",
              "slug": "55-3-11-dma-interface",
              "level": 3,
              "start_page": 2475,
              "end_page": 2475,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.11 DMA interface",
              "file": "10_sections/15c1098cb191__55-3-11-dma-interface.md",
              "children": []
            },
            {
              "id": "1c31a2e9c6bf",
              "title": "55.3.12 Interrupt generation",
              "slug": "55-3-12-interrupt-generation",
              "level": 3,
              "start_page": 2476,
              "end_page": 2476,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.12 Interrupt generation",
              "file": "10_sections/1c31a2e9c6bf__55-3-12-interrupt-generation.md",
              "children": [
                {
                  "id": "e77b7c7e9657",
                  "title": "Figure 726. SPDIFRX interface interrupt mapping diagram",
                  "slug": "figure-726-spdifrx-interface-interrupt-mapping-diagram",
                  "level": 4,
                  "start_page": 2476,
                  "end_page": 2476,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.12 Interrupt generation > Figure 726. SPDIFRX interface interrupt mapping diagram",
                  "file": "10_sections/e77b7c7e9657__figure-726-spdifrx-interface-interrupt-mapping-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f6370893beec",
              "title": "55.3.13 Register protection",
              "slug": "55-3-13-register-protection",
              "level": 3,
              "start_page": 2477,
              "end_page": 2477,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.13 Register protection",
              "file": "10_sections/f6370893beec__55-3-13-register-protection.md",
              "children": [
                {
                  "id": "2143cde5bf5c",
                  "title": "Table 460. Bit field property versus SPDIFRX state",
                  "slug": "table-460-bit-field-property-versus-spdifrx-state",
                  "level": 4,
                  "start_page": 2477,
                  "end_page": 2477,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.3 SPDIFRX functional description > 55.3.13 Register protection > Table 460. Bit field property versus SPDIFRX state",
                  "file": "10_sections/2143cde5bf5c__table-460-bit-field-property-versus-spdifrx-state.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "dc2729f1b824",
          "title": "55.4 Programming procedures",
          "slug": "55-4-programming-procedures",
          "level": 2,
          "start_page": 2478,
          "end_page": 2479,
          "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.4 Programming procedures",
          "file": "10_sections/dc2729f1b824__55-4-programming-procedures.md",
          "children": [
            {
              "id": "ad3c49647df6",
              "title": "55.4.1 Initialization phase",
              "slug": "55-4-1-initialization-phase",
              "level": 3,
              "start_page": 2478,
              "end_page": 2478,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.4 Programming procedures > 55.4.1 Initialization phase",
              "file": "10_sections/ad3c49647df6__55-4-1-initialization-phase.md",
              "children": []
            },
            {
              "id": "ca9e2c3f84a2",
              "title": "55.4.2 Handling of interrupts coming from SPDIFRX",
              "slug": "55-4-2-handling-of-interrupts-coming-from-spdifrx",
              "level": 3,
              "start_page": 2479,
              "end_page": 2479,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.4 Programming procedures > 55.4.2 Handling of interrupts coming from SPDIFRX",
              "file": "10_sections/ca9e2c3f84a2__55-4-2-handling-of-interrupts-coming-from-spdifrx.md",
              "children": []
            },
            {
              "id": "5b13576ccc8b",
              "title": "55.4.3 Handling of interrupts coming from DMA",
              "slug": "55-4-3-handling-of-interrupts-coming-from-dma",
              "level": 3,
              "start_page": 2479,
              "end_page": 2479,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.4 Programming procedures > 55.4.3 Handling of interrupts coming from DMA",
              "file": "10_sections/5b13576ccc8b__55-4-3-handling-of-interrupts-coming-from-dma.md",
              "children": []
            }
          ]
        },
        {
          "id": "b6ae9598fa8f",
          "title": "55.5 SPDIFRX interface registers",
          "slug": "55-5-spdifrx-interface-registers",
          "level": 2,
          "start_page": 2480,
          "end_page": 2489,
          "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.5 SPDIFRX interface registers",
          "file": "10_sections/b6ae9598fa8f__55-5-spdifrx-interface-registers.md",
          "children": [
            {
              "id": "aab3ed2f4193",
              "title": "55.5.1 SPDIFRX control register (SPDIFRX_CR)",
              "slug": "55-5-1-spdifrx-control-register-spdifrx-cr",
              "level": 3,
              "start_page": 2480,
              "end_page": 2481,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.5 SPDIFRX interface registers > 55.5.1 SPDIFRX control register (SPDIFRX_CR)",
              "file": "10_sections/aab3ed2f4193__55-5-1-spdifrx-control-register-spdifrx-cr.md",
              "children": []
            },
            {
              "id": "984c6828df96",
              "title": "55.5.2 SPDIFRX interrupt mask register (SPDIFRX_IMR)",
              "slug": "55-5-2-spdifrx-interrupt-mask-register-spdifrx-imr",
              "level": 3,
              "start_page": 2482,
              "end_page": 2482,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.5 SPDIFRX interface registers > 55.5.2 SPDIFRX interrupt mask register (SPDIFRX_IMR)",
              "file": "10_sections/984c6828df96__55-5-2-spdifrx-interrupt-mask-register-spdifrx-imr.md",
              "children": []
            },
            {
              "id": "1448e10345fb",
              "title": "55.5.3 SPDIFRX status register (SPDIFRX_SR)",
              "slug": "55-5-3-spdifrx-status-register-spdifrx-sr",
              "level": 3,
              "start_page": 2483,
              "end_page": 2484,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.5 SPDIFRX interface registers > 55.5.3 SPDIFRX status register (SPDIFRX_SR)",
              "file": "10_sections/1448e10345fb__55-5-3-spdifrx-status-register-spdifrx-sr.md",
              "children": []
            },
            {
              "id": "ef3a5575976c",
              "title": "55.5.4 SPDIFRX interrupt flag clear register (SPDIFRX_IFCR)",
              "slug": "55-5-4-spdifrx-interrupt-flag-clear-register-spdifrx-ifcr",
              "level": 3,
              "start_page": 2485,
              "end_page": 2485,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.5 SPDIFRX interface registers > 55.5.4 SPDIFRX interrupt flag clear register (SPDIFRX_IFCR)",
              "file": "10_sections/ef3a5575976c__55-5-4-spdifrx-interrupt-flag-clear-register-spdifrx-ifcr.md",
              "children": []
            },
            {
              "id": "d762496d6891",
              "title": "55.5.5 SPDIFRX data input register (SPDIFRX_FMT0_DR)",
              "slug": "55-5-5-spdifrx-data-input-register-spdifrx-fmt0-dr",
              "level": 3,
              "start_page": 2486,
              "end_page": 2486,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.5 SPDIFRX interface registers > 55.5.5 SPDIFRX data input register (SPDIFRX_FMT0_DR)",
              "file": "10_sections/d762496d6891__55-5-5-spdifrx-data-input-register-spdifrx-fmt0-dr.md",
              "children": []
            },
            {
              "id": "635d06304a3e",
              "title": "55.5.6 SPDIFRX data input register (SPDIFRX_FMT1_DR)",
              "slug": "55-5-6-spdifrx-data-input-register-spdifrx-fmt1-dr",
              "level": 3,
              "start_page": 2486,
              "end_page": 2486,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.5 SPDIFRX interface registers > 55.5.6 SPDIFRX data input register (SPDIFRX_FMT1_DR)",
              "file": "10_sections/635d06304a3e__55-5-6-spdifrx-data-input-register-spdifrx-fmt1-dr.md",
              "children": []
            },
            {
              "id": "4a199418ab38",
              "title": "55.5.7 SPDIFRX data input register (SPDIFRX_FMT2_DR)",
              "slug": "55-5-7-spdifrx-data-input-register-spdifrx-fmt2-dr",
              "level": 3,
              "start_page": 2487,
              "end_page": 2487,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.5 SPDIFRX interface registers > 55.5.7 SPDIFRX data input register (SPDIFRX_FMT2_DR)",
              "file": "10_sections/4a199418ab38__55-5-7-spdifrx-data-input-register-spdifrx-fmt2-dr.md",
              "children": []
            },
            {
              "id": "4250930e8f74",
              "title": "55.5.8 SPDIFRX channel status register (SPDIFRX_CSR)",
              "slug": "55-5-8-spdifrx-channel-status-register-spdifrx-csr",
              "level": 3,
              "start_page": 2488,
              "end_page": 2488,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.5 SPDIFRX interface registers > 55.5.8 SPDIFRX channel status register (SPDIFRX_CSR)",
              "file": "10_sections/4250930e8f74__55-5-8-spdifrx-channel-status-register-spdifrx-csr.md",
              "children": []
            },
            {
              "id": "a1c6e3dd48f4",
              "title": "55.5.9 SPDIFRX debug information register (SPDIFRX_DIR)",
              "slug": "55-5-9-spdifrx-debug-information-register-spdifrx-dir",
              "level": 3,
              "start_page": 2488,
              "end_page": 2488,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.5 SPDIFRX interface registers > 55.5.9 SPDIFRX debug information register (SPDIFRX_DIR)",
              "file": "10_sections/a1c6e3dd48f4__55-5-9-spdifrx-debug-information-register-spdifrx-dir.md",
              "children": []
            },
            {
              "id": "1e2eb36fe6ad",
              "title": "55.5.10 SPDIFRX interface register map",
              "slug": "55-5-10-spdifrx-interface-register-map",
              "level": 3,
              "start_page": 2489,
              "end_page": 2489,
              "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.5 SPDIFRX interface registers > 55.5.10 SPDIFRX interface register map",
              "file": "10_sections/1e2eb36fe6ad__55-5-10-spdifrx-interface-register-map.md",
              "children": [
                {
                  "id": "287343964d52",
                  "title": "Table 461. SPDIFRX interface register map and reset values",
                  "slug": "table-461-spdifrx-interface-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2489,
                  "end_page": 2489,
                  "breadcrumb": "55 SPDIF receiver interface (SPDIFRX) > 55.5 SPDIFRX interface registers > 55.5.10 SPDIFRX interface register map > Table 461. SPDIFRX interface register map and reset values",
                  "file": "10_sections/287343964d52__table-461-spdifrx-interface-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "efdeb141fa1e",
      "title": "56 Single wire protocol master interface (SWPMI)",
      "slug": "56-single-wire-protocol-master-interface-swpmi",
      "level": 1,
      "start_page": 2490,
      "end_page": 2517,
      "breadcrumb": "56 Single wire protocol master interface (SWPMI)",
      "file": "10_sections/efdeb141fa1e__56-single-wire-protocol-master-interface-swpmi.md",
      "children": [
        {
          "id": "8d161e01e126",
          "title": "56.1 Introduction",
          "slug": "56-1-introduction",
          "level": 2,
          "start_page": 2490,
          "end_page": 2490,
          "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.1 Introduction",
          "file": "10_sections/8d161e01e126__56-1-introduction.md",
          "children": [
            {
              "id": "b713aa500914",
              "title": "Figure 727. S1 signal coding",
              "slug": "figure-727-s1-signal-coding",
              "level": 3,
              "start_page": 2490,
              "end_page": 2490,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.1 Introduction > Figure 727. S1 signal coding",
              "file": "10_sections/b713aa500914__figure-727-s1-signal-coding.md",
              "children": []
            },
            {
              "id": "c29e65175f05",
              "title": "Figure 728. S2 signal coding",
              "slug": "figure-728-s2-signal-coding",
              "level": 3,
              "start_page": 2490,
              "end_page": 2490,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.1 Introduction > Figure 728. S2 signal coding",
              "file": "10_sections/c29e65175f05__figure-728-s2-signal-coding.md",
              "children": []
            }
          ]
        },
        {
          "id": "15783a097b12",
          "title": "56.2 SWPMI main features",
          "slug": "56-2-swpmi-main-features",
          "level": 2,
          "start_page": 2491,
          "end_page": 2491,
          "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.2 SWPMI main features",
          "file": "10_sections/15783a097b12__56-2-swpmi-main-features.md",
          "children": []
        },
        {
          "id": "953b1e76009e",
          "title": "56.3 SWPMI functional description",
          "slug": "56-3-swpmi-functional-description",
          "level": 2,
          "start_page": 2492,
          "end_page": 2506,
          "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description",
          "file": "10_sections/953b1e76009e__56-3-swpmi-functional-description.md",
          "children": [
            {
              "id": "2984c37828d4",
              "title": "56.3.1 SWPMI block diagram",
              "slug": "56-3-1-swpmi-block-diagram",
              "level": 3,
              "start_page": 2492,
              "end_page": 2492,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.1 SWPMI block diagram",
              "file": "10_sections/2984c37828d4__56-3-1-swpmi-block-diagram.md",
              "children": [
                {
                  "id": "df802b9de165",
                  "title": "Figure 729. SWPMI block diagram",
                  "slug": "figure-729-swpmi-block-diagram",
                  "level": 4,
                  "start_page": 2492,
                  "end_page": 2492,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.1 SWPMI block diagram > Figure 729. SWPMI block diagram",
                  "file": "10_sections/df802b9de165__figure-729-swpmi-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "12644440d80b",
              "title": "56.3.2 SWPMI pins and internal signals",
              "slug": "56-3-2-swpmi-pins-and-internal-signals",
              "level": 3,
              "start_page": 2492,
              "end_page": 2492,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.2 SWPMI pins and internal signals",
              "file": "10_sections/12644440d80b__56-3-2-swpmi-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "62f7ea627d54",
                  "title": "Table 462. SWPMI input/output signals connected to package pins or balls",
                  "slug": "table-462-swpmi-input-output-signals-connected-to-package-pins-or-balls",
                  "level": 4,
                  "start_page": 2492,
                  "end_page": 2492,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.2 SWPMI pins and internal signals > Table 462. SWPMI input/output signals connected to package pins or balls",
                  "file": "10_sections/62f7ea627d54__table-462-swpmi-input-output-signals-connected-to-package-pins-or-balls.md",
                  "children": []
                },
                {
                  "id": "9bb9fcef1750",
                  "title": "Table 463. SWPMI internal input/output signals",
                  "slug": "table-463-swpmi-internal-input-output-signals",
                  "level": 4,
                  "start_page": 2493,
                  "end_page": 2493,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.2 SWPMI pins and internal signals > Table 463. SWPMI internal input/output signals",
                  "file": "10_sections/9bb9fcef1750__table-463-swpmi-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1fd2bd440c2e",
              "title": "56.3.3 SWP initialization and activation",
              "slug": "56-3-3-swp-initialization-and-activation",
              "level": 3,
              "start_page": 2493,
              "end_page": 2493,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.3 SWP initialization and activation",
              "file": "10_sections/1fd2bd440c2e__56-3-3-swp-initialization-and-activation.md",
              "children": []
            },
            {
              "id": "d1a7293d995c",
              "title": "56.3.4 SWP bus states",
              "slug": "56-3-4-swp-bus-states",
              "level": 3,
              "start_page": 2494,
              "end_page": 2494,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.4 SWP bus states",
              "file": "10_sections/d1a7293d995c__56-3-4-swp-bus-states.md",
              "children": [
                {
                  "id": "dbbfcb76104c",
                  "title": "Figure 730. SWP bus states",
                  "slug": "figure-730-swp-bus-states",
                  "level": 4,
                  "start_page": 2495,
                  "end_page": 2495,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.4 SWP bus states > Figure 730. SWP bus states",
                  "file": "10_sections/dbbfcb76104c__figure-730-swp-bus-states.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a97e0a1008f6",
              "title": "56.3.5 SWPMI_IO (internal transceiver) bypass",
              "slug": "56-3-5-swpmi-io-internal-transceiver-bypass",
              "level": 3,
              "start_page": 2495,
              "end_page": 2495,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.5 SWPMI_IO (internal transceiver) bypass",
              "file": "10_sections/a97e0a1008f6__56-3-5-swpmi-io-internal-transceiver-bypass.md",
              "children": []
            },
            {
              "id": "a78a38b3c13b",
              "title": "56.3.6 SWPMI bit rate",
              "slug": "56-3-6-swpmi-bit-rate",
              "level": 3,
              "start_page": 2495,
              "end_page": 2495,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.6 SWPMI bit rate",
              "file": "10_sections/a78a38b3c13b__56-3-6-swpmi-bit-rate.md",
              "children": []
            },
            {
              "id": "5040b1a6cd6f",
              "title": "56.3.7 SWPMI frame handling",
              "slug": "56-3-7-swpmi-frame-handling",
              "level": 3,
              "start_page": 2496,
              "end_page": 2500,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.7 SWPMI frame handling",
              "file": "10_sections/5040b1a6cd6f__56-3-7-swpmi-frame-handling.md",
              "children": [
                {
                  "id": "b344851cca4a",
                  "title": "Figure 731. SWP frame structure",
                  "slug": "figure-731-swp-frame-structure",
                  "level": 4,
                  "start_page": 2496,
                  "end_page": 2496,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.7 SWPMI frame handling > Figure 731. SWP frame structure",
                  "file": "10_sections/b344851cca4a__figure-731-swp-frame-structure.md",
                  "children": []
                }
              ]
            },
            {
              "id": "677a3b22627c",
              "title": "56.3.8 Transmission procedure",
              "slug": "56-3-8-transmission-procedure",
              "level": 3,
              "start_page": 2496,
              "end_page": 2500,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.8 Transmission procedure",
              "file": "10_sections/677a3b22627c__56-3-8-transmission-procedure.md",
              "children": [
                {
                  "id": "c1553429f28e",
                  "title": "Figure 732. SWPMI No software buffer mode transmission",
                  "slug": "figure-732-swpmi-no-software-buffer-mode-transmission",
                  "level": 4,
                  "start_page": 2497,
                  "end_page": 2497,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.8 Transmission procedure > Figure 732. SWPMI No software buffer mode transmission",
                  "file": "10_sections/c1553429f28e__figure-732-swpmi-no-software-buffer-mode-transmission.md",
                  "children": []
                },
                {
                  "id": "9778e3dd000a",
                  "title": "Figure 733. SWPMI No software buffer mode transmission, consecutive frames",
                  "slug": "figure-733-swpmi-no-software-buffer-mode-transmission-consecutive-frames",
                  "level": 4,
                  "start_page": 2498,
                  "end_page": 2499,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.8 Transmission procedure > Figure 733. SWPMI No software buffer mode transmission, consecutive frames",
                  "file": "10_sections/9778e3dd000a__figure-733-swpmi-no-software-buffer-mode-transmission-consecutive-frames.md",
                  "children": []
                },
                {
                  "id": "6fe3ffe2c415",
                  "title": "Figure 734. SWPMI Multi software buffer mode transmission",
                  "slug": "figure-734-swpmi-multi-software-buffer-mode-transmission",
                  "level": 4,
                  "start_page": 2500,
                  "end_page": 2500,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.8 Transmission procedure > Figure 734. SWPMI Multi software buffer mode transmission",
                  "file": "10_sections/6fe3ffe2c415__figure-734-swpmi-multi-software-buffer-mode-transmission.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a8350a142d8b",
              "title": "56.3.9 Reception procedure",
              "slug": "56-3-9-reception-procedure",
              "level": 3,
              "start_page": 2501,
              "end_page": 2504,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.9 Reception procedure",
              "file": "10_sections/a8350a142d8b__56-3-9-reception-procedure.md",
              "children": [
                {
                  "id": "ed442383f599",
                  "title": "Figure 735. SWPMI No software buffer mode reception",
                  "slug": "figure-735-swpmi-no-software-buffer-mode-reception",
                  "level": 4,
                  "start_page": 2502,
                  "end_page": 2502,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.9 Reception procedure > Figure 735. SWPMI No software buffer mode reception",
                  "file": "10_sections/ed442383f599__figure-735-swpmi-no-software-buffer-mode-reception.md",
                  "children": []
                },
                {
                  "id": "ee16ff96ce50",
                  "title": "Figure 736. SWPMI single software buffer mode reception",
                  "slug": "figure-736-swpmi-single-software-buffer-mode-reception",
                  "level": 4,
                  "start_page": 2503,
                  "end_page": 2504,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.9 Reception procedure > Figure 736. SWPMI single software buffer mode reception",
                  "file": "10_sections/ee16ff96ce50__figure-736-swpmi-single-software-buffer-mode-reception.md",
                  "children": []
                },
                {
                  "id": "c3dc78b418eb",
                  "title": "Figure 737. SWPMI Multi software buffer mode reception",
                  "slug": "figure-737-swpmi-multi-software-buffer-mode-reception",
                  "level": 4,
                  "start_page": 2505,
                  "end_page": 2505,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.9 Reception procedure > Figure 737. SWPMI Multi software buffer mode reception",
                  "file": "10_sections/c3dc78b418eb__figure-737-swpmi-multi-software-buffer-mode-reception.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8229879859ad",
              "title": "56.3.10 Error management",
              "slug": "56-3-10-error-management",
              "level": 3,
              "start_page": 2505,
              "end_page": 2506,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.10 Error management",
              "file": "10_sections/8229879859ad__56-3-10-error-management.md",
              "children": [
                {
                  "id": "3514bd2072d1",
                  "title": "Figure 738. SWPMI single buffer mode reception with CRC error",
                  "slug": "figure-738-swpmi-single-buffer-mode-reception-with-crc-error",
                  "level": 4,
                  "start_page": 2506,
                  "end_page": 2506,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.10 Error management > Figure 738. SWPMI single buffer mode reception with CRC error",
                  "file": "10_sections/3514bd2072d1__figure-738-swpmi-single-buffer-mode-reception-with-crc-error.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6bcd37ec4855",
              "title": "56.3.11 Loopback mode",
              "slug": "56-3-11-loopback-mode",
              "level": 3,
              "start_page": 2507,
              "end_page": 2507,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.3 SWPMI functional description > 56.3.11 Loopback mode",
              "file": "10_sections/6bcd37ec4855__56-3-11-loopback-mode.md",
              "children": []
            }
          ]
        },
        {
          "id": "d05f2a947dd6",
          "title": "56.4 SWPMI low-power modes",
          "slug": "56-4-swpmi-low-power-modes",
          "level": 2,
          "start_page": 2507,
          "end_page": 2507,
          "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.4 SWPMI low-power modes",
          "file": "10_sections/d05f2a947dd6__56-4-swpmi-low-power-modes.md",
          "children": [
            {
              "id": "95b4de130bc1",
              "title": "Table 464. Effect of low-power modes on SWPMI",
              "slug": "table-464-effect-of-low-power-modes-on-swpmi",
              "level": 3,
              "start_page": 2507,
              "end_page": 2507,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.4 SWPMI low-power modes > Table 464. Effect of low-power modes on SWPMI",
              "file": "10_sections/95b4de130bc1__table-464-effect-of-low-power-modes-on-swpmi.md",
              "children": []
            }
          ]
        },
        {
          "id": "b9d3d6b193ec",
          "title": "56.5 SWPMI interrupts",
          "slug": "56-5-swpmi-interrupts",
          "level": 2,
          "start_page": 2508,
          "end_page": 2508,
          "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.5 SWPMI interrupts",
          "file": "10_sections/b9d3d6b193ec__56-5-swpmi-interrupts.md",
          "children": [
            {
              "id": "477d7308b451",
              "title": "Table 465. Interrupt control bits",
              "slug": "table-465-interrupt-control-bits",
              "level": 3,
              "start_page": 2508,
              "end_page": 2508,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.5 SWPMI interrupts > Table 465. Interrupt control bits",
              "file": "10_sections/477d7308b451__table-465-interrupt-control-bits.md",
              "children": []
            }
          ]
        },
        {
          "id": "4197cb825e5a",
          "title": "56.6 SWPMI registers",
          "slug": "56-6-swpmi-registers",
          "level": 2,
          "start_page": 2509,
          "end_page": 2517,
          "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.6 SWPMI registers",
          "file": "10_sections/4197cb825e5a__56-6-swpmi-registers.md",
          "children": [
            {
              "id": "fb9daff4b626",
              "title": "56.6.1 SWPMI configuration/control register (SWPMI_CR)",
              "slug": "56-6-1-swpmi-configuration-control-register-swpmi-cr",
              "level": 3,
              "start_page": 2509,
              "end_page": 2509,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.6 SWPMI registers > 56.6.1 SWPMI configuration/control register (SWPMI_CR)",
              "file": "10_sections/fb9daff4b626__56-6-1-swpmi-configuration-control-register-swpmi-cr.md",
              "children": [
                {
                  "id": "b33955f0b8f8",
                  "title": "Table 466. Buffer modes selection for transmission/reception",
                  "slug": "table-466-buffer-modes-selection-for-transmission-reception",
                  "level": 4,
                  "start_page": 2510,
                  "end_page": 2510,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.6 SWPMI registers > 56.6.1 SWPMI configuration/control register (SWPMI_CR) > Table 466. Buffer modes selection for transmission/reception",
                  "file": "10_sections/b33955f0b8f8__table-466-buffer-modes-selection-for-transmission-reception.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d6f0d3997b76",
              "title": "56.6.2 SWPMI Bitrate register (SWPMI_BRR)",
              "slug": "56-6-2-swpmi-bitrate-register-swpmi-brr",
              "level": 3,
              "start_page": 2510,
              "end_page": 2510,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.6 SWPMI registers > 56.6.2 SWPMI Bitrate register (SWPMI_BRR)",
              "file": "10_sections/d6f0d3997b76__56-6-2-swpmi-bitrate-register-swpmi-brr.md",
              "children": []
            },
            {
              "id": "3615c3294615",
              "title": "56.6.3 SWPMI Interrupt and Status register (SWPMI_ISR)",
              "slug": "56-6-3-swpmi-interrupt-and-status-register-swpmi-isr",
              "level": 3,
              "start_page": 2511,
              "end_page": 2511,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.6 SWPMI registers > 56.6.3 SWPMI Interrupt and Status register (SWPMI_ISR)",
              "file": "10_sections/3615c3294615__56-6-3-swpmi-interrupt-and-status-register-swpmi-isr.md",
              "children": []
            },
            {
              "id": "031496a472cc",
              "title": "56.6.4 SWPMI Interrupt Flag Clear register (SWPMI_ICR)",
              "slug": "56-6-4-swpmi-interrupt-flag-clear-register-swpmi-icr",
              "level": 3,
              "start_page": 2512,
              "end_page": 2512,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.6 SWPMI registers > 56.6.4 SWPMI Interrupt Flag Clear register (SWPMI_ICR)",
              "file": "10_sections/031496a472cc__56-6-4-swpmi-interrupt-flag-clear-register-swpmi-icr.md",
              "children": []
            },
            {
              "id": "0c379f67cdd3",
              "title": "56.6.5 SWPMI Interrupt Enable register (SMPMI_IER)",
              "slug": "56-6-5-swpmi-interrupt-enable-register-smpmi-ier",
              "level": 3,
              "start_page": 2513,
              "end_page": 2514,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.6 SWPMI registers > 56.6.5 SWPMI Interrupt Enable register (SMPMI_IER)",
              "file": "10_sections/0c379f67cdd3__56-6-5-swpmi-interrupt-enable-register-smpmi-ier.md",
              "children": []
            },
            {
              "id": "224c4792f251",
              "title": "56.6.6 SWPMI Receive Frame Length register (SWPMI_RFL)",
              "slug": "56-6-6-swpmi-receive-frame-length-register-swpmi-rfl",
              "level": 3,
              "start_page": 2515,
              "end_page": 2515,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.6 SWPMI registers > 56.6.6 SWPMI Receive Frame Length register (SWPMI_RFL)",
              "file": "10_sections/224c4792f251__56-6-6-swpmi-receive-frame-length-register-swpmi-rfl.md",
              "children": []
            },
            {
              "id": "2764582a2f4c",
              "title": "56.6.7 SWPMI Transmit data register (SWPMI_TDR)",
              "slug": "56-6-7-swpmi-transmit-data-register-swpmi-tdr",
              "level": 3,
              "start_page": 2515,
              "end_page": 2515,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.6 SWPMI registers > 56.6.7 SWPMI Transmit data register (SWPMI_TDR)",
              "file": "10_sections/2764582a2f4c__56-6-7-swpmi-transmit-data-register-swpmi-tdr.md",
              "children": []
            },
            {
              "id": "0bee427e1ce8",
              "title": "56.6.8 SWPMI Receive data register (SWPMI_RDR)",
              "slug": "56-6-8-swpmi-receive-data-register-swpmi-rdr",
              "level": 3,
              "start_page": 2515,
              "end_page": 2515,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.6 SWPMI registers > 56.6.8 SWPMI Receive data register (SWPMI_RDR)",
              "file": "10_sections/0bee427e1ce8__56-6-8-swpmi-receive-data-register-swpmi-rdr.md",
              "children": []
            },
            {
              "id": "a3b4719c98fb",
              "title": "56.6.9 SWPMI Option register (SWPMI_OR)",
              "slug": "56-6-9-swpmi-option-register-swpmi-or",
              "level": 3,
              "start_page": 2516,
              "end_page": 2516,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.6 SWPMI registers > 56.6.9 SWPMI Option register (SWPMI_OR)",
              "file": "10_sections/a3b4719c98fb__56-6-9-swpmi-option-register-swpmi-or.md",
              "children": []
            },
            {
              "id": "b314ca406e1c",
              "title": "56.6.10 SWPMI register map and reset value table",
              "slug": "56-6-10-swpmi-register-map-and-reset-value-table",
              "level": 3,
              "start_page": 2517,
              "end_page": 2517,
              "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.6 SWPMI registers > 56.6.10 SWPMI register map and reset value table",
              "file": "10_sections/b314ca406e1c__56-6-10-swpmi-register-map-and-reset-value-table.md",
              "children": [
                {
                  "id": "3407d4d4a2cf",
                  "title": "Table 467. SWPMI register map and reset values",
                  "slug": "table-467-swpmi-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2517,
                  "end_page": 2517,
                  "breadcrumb": "56 Single wire protocol master interface (SWPMI) > 56.6 SWPMI registers > 56.6.10 SWPMI register map and reset value table > Table 467. SWPMI register map and reset values",
                  "file": "10_sections/3407d4d4a2cf__table-467-swpmi-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "5f24382cf8e4",
      "title": "57 Management data input/output (MDIOS)",
      "slug": "57-management-data-input-output-mdios",
      "level": 1,
      "start_page": 2518,
      "end_page": 2530,
      "breadcrumb": "57 Management data input/output (MDIOS)",
      "file": "10_sections/5f24382cf8e4__57-management-data-input-output-mdios.md",
      "children": [
        {
          "id": "d34be5663a8f",
          "title": "57.1 MDIOS introduction",
          "slug": "57-1-mdios-introduction",
          "level": 2,
          "start_page": 2518,
          "end_page": 2518,
          "breadcrumb": "57 Management data input/output (MDIOS) > 57.1 MDIOS introduction",
          "file": "10_sections/d34be5663a8f__57-1-mdios-introduction.md",
          "children": []
        },
        {
          "id": "a1384ce89dbd",
          "title": "57.2 MDIOS main features",
          "slug": "57-2-mdios-main-features",
          "level": 2,
          "start_page": 2518,
          "end_page": 2518,
          "breadcrumb": "57 Management data input/output (MDIOS) > 57.2 MDIOS main features",
          "file": "10_sections/a1384ce89dbd__57-2-mdios-main-features.md",
          "children": []
        },
        {
          "id": "7a4abbc80206",
          "title": "57.3 MDIOS functional description",
          "slug": "57-3-mdios-functional-description",
          "level": 2,
          "start_page": 2519,
          "end_page": 2523,
          "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description",
          "file": "10_sections/7a4abbc80206__57-3-mdios-functional-description.md",
          "children": [
            {
              "id": "64a675122cc7",
              "title": "57.3.1 MDIOS block diagram",
              "slug": "57-3-1-mdios-block-diagram",
              "level": 3,
              "start_page": 2519,
              "end_page": 2519,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.1 MDIOS block diagram",
              "file": "10_sections/64a675122cc7__57-3-1-mdios-block-diagram.md",
              "children": [
                {
                  "id": "47a86e072d56",
                  "title": "Figure 739. MDIOS block diagram",
                  "slug": "figure-739-mdios-block-diagram",
                  "level": 4,
                  "start_page": 2519,
                  "end_page": 2519,
                  "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.1 MDIOS block diagram > Figure 739. MDIOS block diagram",
                  "file": "10_sections/47a86e072d56__figure-739-mdios-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "dfbca738f820",
              "title": "57.3.2 MDIOS pins and internal signals",
              "slug": "57-3-2-mdios-pins-and-internal-signals",
              "level": 3,
              "start_page": 2519,
              "end_page": 2519,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.2 MDIOS pins and internal signals",
              "file": "10_sections/dfbca738f820__57-3-2-mdios-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "db687226f1b4",
                  "title": "Table 468. MDIOS input/output signals connected to package pins or balls",
                  "slug": "table-468-mdios-input-output-signals-connected-to-package-pins-or-balls",
                  "level": 4,
                  "start_page": 2519,
                  "end_page": 2519,
                  "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.2 MDIOS pins and internal signals > Table 468. MDIOS input/output signals connected to package pins or balls",
                  "file": "10_sections/db687226f1b4__table-468-mdios-input-output-signals-connected-to-package-pins-or-balls.md",
                  "children": []
                },
                {
                  "id": "e9af8c0fa811",
                  "title": "Table 469. MDIOS internal input/output signals",
                  "slug": "table-469-mdios-internal-input-output-signals",
                  "level": 4,
                  "start_page": 2519,
                  "end_page": 2519,
                  "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.2 MDIOS pins and internal signals > Table 469. MDIOS internal input/output signals",
                  "file": "10_sections/e9af8c0fa811__table-469-mdios-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c2f685649e88",
              "title": "57.3.3 MDIOS protocol",
              "slug": "57-3-3-mdios-protocol",
              "level": 3,
              "start_page": 2519,
              "end_page": 2519,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.3 MDIOS protocol",
              "file": "10_sections/c2f685649e88__57-3-3-mdios-protocol.md",
              "children": [
                {
                  "id": "bc7bfac6481a",
                  "title": "Figure 740. MDIO protocol write frame waveform",
                  "slug": "figure-740-mdio-protocol-write-frame-waveform",
                  "level": 4,
                  "start_page": 2520,
                  "end_page": 2520,
                  "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.3 MDIOS protocol > Figure 740. MDIO protocol write frame waveform",
                  "file": "10_sections/bc7bfac6481a__figure-740-mdio-protocol-write-frame-waveform.md",
                  "children": []
                },
                {
                  "id": "879cf9e2b500",
                  "title": "Figure 741. MDIO protocol read frame waveform",
                  "slug": "figure-741-mdio-protocol-read-frame-waveform",
                  "level": 4,
                  "start_page": 2520,
                  "end_page": 2520,
                  "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.3 MDIOS protocol > Figure 741. MDIO protocol read frame waveform",
                  "file": "10_sections/879cf9e2b500__figure-741-mdio-protocol-read-frame-waveform.md",
                  "children": []
                }
              ]
            },
            {
              "id": "186f671d8f7c",
              "title": "57.3.4 MDIOS enabling and disabling",
              "slug": "57-3-4-mdios-enabling-and-disabling",
              "level": 3,
              "start_page": 2520,
              "end_page": 2520,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.4 MDIOS enabling and disabling",
              "file": "10_sections/186f671d8f7c__57-3-4-mdios-enabling-and-disabling.md",
              "children": []
            },
            {
              "id": "056a3b2fcadd",
              "title": "57.3.5 MDIOS data",
              "slug": "57-3-5-mdios-data",
              "level": 3,
              "start_page": 2521,
              "end_page": 2521,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.5 MDIOS data",
              "file": "10_sections/056a3b2fcadd__57-3-5-mdios-data.md",
              "children": []
            },
            {
              "id": "765541da8e0f",
              "title": "57.3.6 MDIOS APB frequency",
              "slug": "57-3-6-mdios-apb-frequency",
              "level": 3,
              "start_page": 2522,
              "end_page": 2522,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.6 MDIOS APB frequency",
              "file": "10_sections/765541da8e0f__57-3-6-mdios-apb-frequency.md",
              "children": []
            },
            {
              "id": "e743c112a98e",
              "title": "57.3.7 Write/read flags and interrupts",
              "slug": "57-3-7-write-read-flags-and-interrupts",
              "level": 3,
              "start_page": 2522,
              "end_page": 2522,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.7 Write/read flags and interrupts",
              "file": "10_sections/e743c112a98e__57-3-7-write-read-flags-and-interrupts.md",
              "children": []
            },
            {
              "id": "5043e9c5b814",
              "title": "57.3.8 MDIOS error management",
              "slug": "57-3-8-mdios-error-management",
              "level": 3,
              "start_page": 2523,
              "end_page": 2523,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.8 MDIOS error management",
              "file": "10_sections/5043e9c5b814__57-3-8-mdios-error-management.md",
              "children": []
            },
            {
              "id": "0bb41ce57660",
              "title": "57.3.9 MDIOS in Stop mode",
              "slug": "57-3-9-mdios-in-stop-mode",
              "level": 3,
              "start_page": 2524,
              "end_page": 2524,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.9 MDIOS in Stop mode",
              "file": "10_sections/0bb41ce57660__57-3-9-mdios-in-stop-mode.md",
              "children": []
            },
            {
              "id": "0a9fe6f65a19",
              "title": "57.3.10 MDIOS interrupts",
              "slug": "57-3-10-mdios-interrupts",
              "level": 3,
              "start_page": 2524,
              "end_page": 2524,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.10 MDIOS interrupts",
              "file": "10_sections/0a9fe6f65a19__57-3-10-mdios-interrupts.md",
              "children": [
                {
                  "id": "fad129bec35d",
                  "title": "Table 470. Interrupt control bits",
                  "slug": "table-470-interrupt-control-bits",
                  "level": 4,
                  "start_page": 2524,
                  "end_page": 2524,
                  "breadcrumb": "57 Management data input/output (MDIOS) > 57.3 MDIOS functional description > 57.3.10 MDIOS interrupts > Table 470. Interrupt control bits",
                  "file": "10_sections/fad129bec35d__table-470-interrupt-control-bits.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "73adbaf3ea5f",
          "title": "57.4 MDIOS registers",
          "slug": "57-4-mdios-registers",
          "level": 2,
          "start_page": 2524,
          "end_page": 2530,
          "breadcrumb": "57 Management data input/output (MDIOS) > 57.4 MDIOS registers",
          "file": "10_sections/73adbaf3ea5f__57-4-mdios-registers.md",
          "children": [
            {
              "id": "13dc8566a109",
              "title": "57.4.1 MDIOS configuration register (MDIOS_CR)",
              "slug": "57-4-1-mdios-configuration-register-mdios-cr",
              "level": 3,
              "start_page": 2524,
              "end_page": 2524,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.4 MDIOS registers > 57.4.1 MDIOS configuration register (MDIOS_CR)",
              "file": "10_sections/13dc8566a109__57-4-1-mdios-configuration-register-mdios-cr.md",
              "children": []
            },
            {
              "id": "f492964a4539",
              "title": "57.4.2 MDIOS write flag register (MDIOS_WRFR)",
              "slug": "57-4-2-mdios-write-flag-register-mdios-wrfr",
              "level": 3,
              "start_page": 2525,
              "end_page": 2525,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.4 MDIOS registers > 57.4.2 MDIOS write flag register (MDIOS_WRFR)",
              "file": "10_sections/f492964a4539__57-4-2-mdios-write-flag-register-mdios-wrfr.md",
              "children": []
            },
            {
              "id": "47239713bfda",
              "title": "57.4.3 MDIOS clear write flag register (MDIOS_CWRFR)",
              "slug": "57-4-3-mdios-clear-write-flag-register-mdios-cwrfr",
              "level": 3,
              "start_page": 2526,
              "end_page": 2526,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.4 MDIOS registers > 57.4.3 MDIOS clear write flag register (MDIOS_CWRFR)",
              "file": "10_sections/47239713bfda__57-4-3-mdios-clear-write-flag-register-mdios-cwrfr.md",
              "children": []
            },
            {
              "id": "4ada0299d8b6",
              "title": "57.4.4 MDIOS read flag register (MDIOS_RDFR)",
              "slug": "57-4-4-mdios-read-flag-register-mdios-rdfr",
              "level": 3,
              "start_page": 2526,
              "end_page": 2526,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.4 MDIOS registers > 57.4.4 MDIOS read flag register (MDIOS_RDFR)",
              "file": "10_sections/4ada0299d8b6__57-4-4-mdios-read-flag-register-mdios-rdfr.md",
              "children": []
            },
            {
              "id": "a91d7b9f5fc2",
              "title": "57.4.5 MDIOS clear read flag register (MDIOS_CRDFR)",
              "slug": "57-4-5-mdios-clear-read-flag-register-mdios-crdfr",
              "level": 3,
              "start_page": 2527,
              "end_page": 2527,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.4 MDIOS registers > 57.4.5 MDIOS clear read flag register (MDIOS_CRDFR)",
              "file": "10_sections/a91d7b9f5fc2__57-4-5-mdios-clear-read-flag-register-mdios-crdfr.md",
              "children": []
            },
            {
              "id": "b9fcb0f799cf",
              "title": "57.4.6 MDIOS status register (MDIOS_SR)",
              "slug": "57-4-6-mdios-status-register-mdios-sr",
              "level": 3,
              "start_page": 2527,
              "end_page": 2527,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.4 MDIOS registers > 57.4.6 MDIOS status register (MDIOS_SR)",
              "file": "10_sections/b9fcb0f799cf__57-4-6-mdios-status-register-mdios-sr.md",
              "children": []
            },
            {
              "id": "03fbb129309d",
              "title": "57.4.7 MDIOS clear flag register (MDIOS_CLRFR)",
              "slug": "57-4-7-mdios-clear-flag-register-mdios-clrfr",
              "level": 3,
              "start_page": 2528,
              "end_page": 2528,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.4 MDIOS registers > 57.4.7 MDIOS clear flag register (MDIOS_CLRFR)",
              "file": "10_sections/03fbb129309d__57-4-7-mdios-clear-flag-register-mdios-clrfr.md",
              "children": []
            },
            {
              "id": "b9f0669a9edc",
              "title": "57.4.8 MDIOS input data register x (MDIOS_DINRx)",
              "slug": "57-4-8-mdios-input-data-register-x-mdios-dinrx",
              "level": 3,
              "start_page": 2528,
              "end_page": 2528,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.4 MDIOS registers > 57.4.8 MDIOS input data register x (MDIOS_DINRx)",
              "file": "10_sections/b9f0669a9edc__57-4-8-mdios-input-data-register-x-mdios-dinrx.md",
              "children": []
            },
            {
              "id": "0af2fd4c637e",
              "title": "57.4.9 MDIOS output data register x (MDIOS_DOUTRx)",
              "slug": "57-4-9-mdios-output-data-register-x-mdios-doutrx",
              "level": 3,
              "start_page": 2529,
              "end_page": 2530,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.4 MDIOS registers > 57.4.9 MDIOS output data register x (MDIOS_DOUTRx)",
              "file": "10_sections/0af2fd4c637e__57-4-9-mdios-output-data-register-x-mdios-doutrx.md",
              "children": []
            },
            {
              "id": "18ca2895285d",
              "title": "57.4.10 MDIOS register map",
              "slug": "57-4-10-mdios-register-map",
              "level": 3,
              "start_page": 2529,
              "end_page": 2530,
              "breadcrumb": "57 Management data input/output (MDIOS) > 57.4 MDIOS registers > 57.4.10 MDIOS register map",
              "file": "10_sections/18ca2895285d__57-4-10-mdios-register-map.md",
              "children": [
                {
                  "id": "1c3b07807d73",
                  "title": "Table 471. MDIOS register map and reset values",
                  "slug": "table-471-mdios-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2529,
                  "end_page": 2530,
                  "breadcrumb": "57 Management data input/output (MDIOS) > 57.4 MDIOS registers > 57.4.10 MDIOS register map > Table 471. MDIOS register map and reset values",
                  "file": "10_sections/1c3b07807d73__table-471-mdios-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "5582b3667974",
      "title": "58 Secure digital input/output MultiMediaCard interface (SDMMC)",
      "slug": "58-secure-digital-input-output-multimediacard-interface-sdmmc",
      "level": 1,
      "start_page": 2531,
      "end_page": 2611,
      "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC)",
      "file": "10_sections/5582b3667974__58-secure-digital-input-output-multimediacard-interface-sdmmc.md",
      "children": [
        {
          "id": "3fd69b8b321d",
          "title": "58.1 SDMMC main features",
          "slug": "58-1-sdmmc-main-features",
          "level": 2,
          "start_page": 2531,
          "end_page": 2531,
          "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.1 SDMMC main features",
          "file": "10_sections/3fd69b8b321d__58-1-sdmmc-main-features.md",
          "children": []
        },
        {
          "id": "0d35db987567",
          "title": "58.2 SDMMC implementation",
          "slug": "58-2-sdmmc-implementation",
          "level": 2,
          "start_page": 2531,
          "end_page": 2531,
          "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.2 SDMMC implementation",
          "file": "10_sections/0d35db987567__58-2-sdmmc-implementation.md",
          "children": [
            {
              "id": "7bd29c5edec8",
              "title": "Table 472. SDMMC features",
              "slug": "table-472-sdmmc-features",
              "level": 3,
              "start_page": 2531,
              "end_page": 2531,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.2 SDMMC implementation > Table 472. SDMMC features",
              "file": "10_sections/7bd29c5edec8__table-472-sdmmc-features.md",
              "children": []
            }
          ]
        },
        {
          "id": "b823fec392b2",
          "title": "58.3 SDMMC bus topology",
          "slug": "58-3-sdmmc-bus-topology",
          "level": 2,
          "start_page": 2532,
          "end_page": 2533,
          "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.3 SDMMC bus topology",
          "file": "10_sections/b823fec392b2__58-3-sdmmc-bus-topology.md",
          "children": [
            {
              "id": "09a2150d83ed",
              "title": "Figure 742. SDMMC no response and no data operations",
              "slug": "figure-742-sdmmc-no-response-and-no-data-operations",
              "level": 3,
              "start_page": 2532,
              "end_page": 2532,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.3 SDMMC bus topology > Figure 742. SDMMC no response and no data operations",
              "file": "10_sections/09a2150d83ed__figure-742-sdmmc-no-response-and-no-data-operations.md",
              "children": []
            },
            {
              "id": "c27424c2633f",
              "title": "Figure 743. SDMMC (multiple) block read operation",
              "slug": "figure-743-sdmmc-multiple-block-read-operation",
              "level": 3,
              "start_page": 2532,
              "end_page": 2532,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.3 SDMMC bus topology > Figure 743. SDMMC (multiple) block read operation",
              "file": "10_sections/c27424c2633f__figure-743-sdmmc-multiple-block-read-operation.md",
              "children": []
            },
            {
              "id": "6624a03c7b38",
              "title": "Figure 744. SDMMC (multiple) block write operation",
              "slug": "figure-744-sdmmc-multiple-block-write-operation",
              "level": 3,
              "start_page": 2533,
              "end_page": 2533,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.3 SDMMC bus topology > Figure 744. SDMMC (multiple) block write operation",
              "file": "10_sections/6624a03c7b38__figure-744-sdmmc-multiple-block-write-operation.md",
              "children": []
            },
            {
              "id": "aa05fd1d8577",
              "title": "Figure 745. SDMMC (sequential) stream read operation",
              "slug": "figure-745-sdmmc-sequential-stream-read-operation",
              "level": 3,
              "start_page": 2533,
              "end_page": 2533,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.3 SDMMC bus topology > Figure 745. SDMMC (sequential) stream read operation",
              "file": "10_sections/aa05fd1d8577__figure-745-sdmmc-sequential-stream-read-operation.md",
              "children": []
            },
            {
              "id": "e583a998a237",
              "title": "Figure 746. SDMMC (sequential) stream write operation",
              "slug": "figure-746-sdmmc-sequential-stream-write-operation",
              "level": 3,
              "start_page": 2533,
              "end_page": 2533,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.3 SDMMC bus topology > Figure 746. SDMMC (sequential) stream write operation",
              "file": "10_sections/e583a998a237__figure-746-sdmmc-sequential-stream-write-operation.md",
              "children": []
            }
          ]
        },
        {
          "id": "4bafce472b85",
          "title": "58.4 SDMMC operation modes",
          "slug": "58-4-sdmmc-operation-modes",
          "level": 2,
          "start_page": 2534,
          "end_page": 2534,
          "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.4 SDMMC operation modes",
          "file": "10_sections/4bafce472b85__58-4-sdmmc-operation-modes.md",
          "children": [
            {
              "id": "01d1edb038a7",
              "title": "Table 473. SDMMC operation modes SD and SDIO",
              "slug": "table-473-sdmmc-operation-modes-sd-and-sdio",
              "level": 3,
              "start_page": 2534,
              "end_page": 2534,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.4 SDMMC operation modes > Table 473. SDMMC operation modes SD and SDIO",
              "file": "10_sections/01d1edb038a7__table-473-sdmmc-operation-modes-sd-and-sdio.md",
              "children": []
            },
            {
              "id": "598def9ddece",
              "title": "Table 474. SDMMC operation modes eMMC",
              "slug": "table-474-sdmmc-operation-modes-e-mmc",
              "level": 3,
              "start_page": 2534,
              "end_page": 2534,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.4 SDMMC operation modes > Table 474. SDMMC operation modes eMMC",
              "file": "10_sections/598def9ddece__table-474-sdmmc-operation-modes-e-mmc.md",
              "children": []
            }
          ]
        },
        {
          "id": "fde63a838b24",
          "title": "58.5 SDMMC functional description",
          "slug": "58-5-sdmmc-functional-description",
          "level": 2,
          "start_page": 2535,
          "end_page": 2563,
          "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description",
          "file": "10_sections/fde63a838b24__58-5-sdmmc-functional-description.md",
          "children": [
            {
              "id": "6a33f709aa39",
              "title": "58.5.1 SDMMC block diagram",
              "slug": "58-5-1-sdmmc-block-diagram",
              "level": 3,
              "start_page": 2535,
              "end_page": 2535,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.1 SDMMC block diagram",
              "file": "10_sections/6a33f709aa39__58-5-1-sdmmc-block-diagram.md",
              "children": [
                {
                  "id": "2e2ad1121eb5",
                  "title": "Figure 747. SDMMC block diagram",
                  "slug": "figure-747-sdmmc-block-diagram",
                  "level": 4,
                  "start_page": 2535,
                  "end_page": 2535,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.1 SDMMC block diagram > Figure 747. SDMMC block diagram",
                  "file": "10_sections/2e2ad1121eb5__figure-747-sdmmc-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "61ac13ba8899",
              "title": "58.5.2 SDMMC pins and internal signals",
              "slug": "58-5-2-sdmmc-pins-and-internal-signals",
              "level": 3,
              "start_page": 2535,
              "end_page": 2535,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.2 SDMMC pins and internal signals",
              "file": "10_sections/61ac13ba8899__58-5-2-sdmmc-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "d9b3b573d5ea",
                  "title": "Table 475. SDMMC internal input/output signals",
                  "slug": "table-475-sdmmc-internal-input-output-signals",
                  "level": 4,
                  "start_page": 2535,
                  "end_page": 2535,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.2 SDMMC pins and internal signals > Table 475. SDMMC internal input/output signals",
                  "file": "10_sections/d9b3b573d5ea__table-475-sdmmc-internal-input-output-signals.md",
                  "children": []
                },
                {
                  "id": "ccdecc127c8e",
                  "title": "Table 476. SDMMC pins",
                  "slug": "table-476-sdmmc-pins",
                  "level": 4,
                  "start_page": 2536,
                  "end_page": 2536,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.2 SDMMC pins and internal signals > Table 476. SDMMC pins",
                  "file": "10_sections/ccdecc127c8e__table-476-sdmmc-pins.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5b04ddd8379d",
              "title": "58.5.3 General description",
              "slug": "58-5-3-general-description",
              "level": 3,
              "start_page": 2536,
              "end_page": 2537,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.3 General description",
              "file": "10_sections/5b04ddd8379d__58-5-3-general-description.md",
              "children": [
                {
                  "id": "ab771001eb79",
                  "title": "Figure 748. SDMMC Command and data phase relation",
                  "slug": "figure-748-sdmmc-command-and-data-phase-relation",
                  "level": 4,
                  "start_page": 2537,
                  "end_page": 2537,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.3 General description > Figure 748. SDMMC Command and data phase relation",
                  "file": "10_sections/ab771001eb79__figure-748-sdmmc-command-and-data-phase-relation.md",
                  "children": []
                },
                {
                  "id": "34e861a07a35",
                  "title": "Table 477. SDMMC Command and data phase selection",
                  "slug": "table-477-sdmmc-command-and-data-phase-selection",
                  "level": 4,
                  "start_page": 2537,
                  "end_page": 2537,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.3 General description > Table 477. SDMMC Command and data phase selection",
                  "file": "10_sections/34e861a07a35__table-477-sdmmc-command-and-data-phase-selection.md",
                  "children": []
                }
              ]
            },
            {
              "id": "46cac5d9f1ce",
              "title": "58.5.4 SDMMC adapter",
              "slug": "58-5-4-sdmmc-adapter",
              "level": 3,
              "start_page": 2538,
              "end_page": 2559,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter",
              "file": "10_sections/46cac5d9f1ce__58-5-4-sdmmc-adapter.md",
              "children": [
                {
                  "id": "c39af09f9be9",
                  "title": "Figure 749. Control unit",
                  "slug": "figure-749-control-unit",
                  "level": 4,
                  "start_page": 2539,
                  "end_page": 2539,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Figure 749. Control unit",
                  "file": "10_sections/c39af09f9be9__figure-749-control-unit.md",
                  "children": []
                },
                {
                  "id": "99463e404608",
                  "title": "Figure 750. Command/response path",
                  "slug": "figure-750-command-response-path",
                  "level": 4,
                  "start_page": 2540,
                  "end_page": 2540,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Figure 750. Command/response path",
                  "file": "10_sections/99463e404608__figure-750-command-response-path.md",
                  "children": []
                },
                {
                  "id": "dbc74b50ea81",
                  "title": "Figure 751. Command path state machine (CPSM)",
                  "slug": "figure-751-command-path-state-machine-cpsm",
                  "level": 4,
                  "start_page": 2541,
                  "end_page": 2542,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Figure 751. Command path state machine (CPSM)",
                  "file": "10_sections/dbc74b50ea81__figure-751-command-path-state-machine-cpsm.md",
                  "children": []
                },
                {
                  "id": "ee92d83e113c",
                  "title": "Table 478. Command token format",
                  "slug": "table-478-command-token-format",
                  "level": 4,
                  "start_page": 2543,
                  "end_page": 2543,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Table 478. Command token format",
                  "file": "10_sections/ee92d83e113c__table-478-command-token-format.md",
                  "children": []
                },
                {
                  "id": "6bf0be4c0434",
                  "title": "Table 479. Short response with CRC token format",
                  "slug": "table-479-short-response-with-crc-token-format",
                  "level": 4,
                  "start_page": 2544,
                  "end_page": 2544,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Table 479. Short response with CRC token format",
                  "file": "10_sections/6bf0be4c0434__table-479-short-response-with-crc-token-format.md",
                  "children": []
                },
                {
                  "id": "fe6bb7eb7d11",
                  "title": "Table 480. Short response without CRC token format",
                  "slug": "table-480-short-response-without-crc-token-format",
                  "level": 4,
                  "start_page": 2544,
                  "end_page": 2544,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Table 480. Short response without CRC token format",
                  "file": "10_sections/fe6bb7eb7d11__table-480-short-response-without-crc-token-format.md",
                  "children": []
                },
                {
                  "id": "8b3a70ac9784",
                  "title": "Table 481. Long response with CRC token format",
                  "slug": "table-481-long-response-with-crc-token-format",
                  "level": 4,
                  "start_page": 2544,
                  "end_page": 2544,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Table 481. Long response with CRC token format",
                  "file": "10_sections/8b3a70ac9784__table-481-long-response-with-crc-token-format.md",
                  "children": []
                },
                {
                  "id": "8eb460922b28",
                  "title": "Table 482. Specific Commands overview",
                  "slug": "table-482-specific-commands-overview",
                  "level": 4,
                  "start_page": 2545,
                  "end_page": 2545,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Table 482. Specific Commands overview",
                  "file": "10_sections/8eb460922b28__table-482-specific-commands-overview.md",
                  "children": []
                },
                {
                  "id": "cb97e7cfb27f",
                  "title": "Table 483. Command path status flags",
                  "slug": "table-483-command-path-status-flags",
                  "level": 4,
                  "start_page": 2546,
                  "end_page": 2546,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Table 483. Command path status flags",
                  "file": "10_sections/cb97e7cfb27f__table-483-command-path-status-flags.md",
                  "children": []
                },
                {
                  "id": "a0d7aadfbec5",
                  "title": "Table 484. Command path error handling",
                  "slug": "table-484-command-path-error-handling",
                  "level": 4,
                  "start_page": 2546,
                  "end_page": 2546,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Table 484. Command path error handling",
                  "file": "10_sections/a0d7aadfbec5__table-484-command-path-error-handling.md",
                  "children": []
                },
                {
                  "id": "8153b6d5ad0b",
                  "title": "Figure 752. Data path",
                  "slug": "figure-752-data-path",
                  "level": 4,
                  "start_page": 2547,
                  "end_page": 2547,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Figure 752. Data path",
                  "file": "10_sections/8153b6d5ad0b__figure-752-data-path.md",
                  "children": []
                },
                {
                  "id": "4dfed23c0073",
                  "title": "Figure 753. DDR mode data packet clocking",
                  "slug": "figure-753-ddr-mode-data-packet-clocking",
                  "level": 4,
                  "start_page": 2548,
                  "end_page": 2548,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Figure 753. DDR mode data packet clocking",
                  "file": "10_sections/4dfed23c0073__figure-753-ddr-mode-data-packet-clocking.md",
                  "children": []
                },
                {
                  "id": "317316463ff5",
                  "title": "Figure 754. DDR mode CRC status / boot acknowledgment clocking",
                  "slug": "figure-754-ddr-mode-crc-status-boot-acknowledgment-clocking",
                  "level": 4,
                  "start_page": 2548,
                  "end_page": 2548,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Figure 754. DDR mode CRC status / boot acknowledgment clocking",
                  "file": "10_sections/317316463ff5__figure-754-ddr-mode-crc-status-boot-acknowledgment-clocking.md",
                  "children": []
                },
                {
                  "id": "a1cb5bce464f",
                  "title": "Figure 755. Data path state machine (DPSM)",
                  "slug": "figure-755-data-path-state-machine-dpsm",
                  "level": 4,
                  "start_page": 2549,
                  "end_page": 2553,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Figure 755. Data path state machine (DPSM)",
                  "file": "10_sections/a1cb5bce464f__figure-755-data-path-state-machine-dpsm.md",
                  "children": []
                },
                {
                  "id": "f91667753d0f",
                  "title": "Table 485. Data token format",
                  "slug": "table-485-data-token-format",
                  "level": 4,
                  "start_page": 2554,
                  "end_page": 2555,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Table 485. Data token format",
                  "file": "10_sections/f91667753d0f__table-485-data-token-format.md",
                  "children": []
                },
                {
                  "id": "aa1174958ea1",
                  "title": "Table 486. Data path status flags and clear bits",
                  "slug": "table-486-data-path-status-flags-and-clear-bits",
                  "level": 4,
                  "start_page": 2554,
                  "end_page": 2555,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Table 486. Data path status flags and clear bits",
                  "file": "10_sections/aa1174958ea1__table-486-data-path-status-flags-and-clear-bits.md",
                  "children": []
                },
                {
                  "id": "76751bac5ad7",
                  "title": "Table 487. Data path error handling",
                  "slug": "table-487-data-path-error-handling",
                  "level": 4,
                  "start_page": 2556,
                  "end_page": 2556,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Table 487. Data path error handling",
                  "file": "10_sections/76751bac5ad7__table-487-data-path-error-handling.md",
                  "children": []
                },
                {
                  "id": "303860d4edbb",
                  "title": "Table 488. Data FIFO access",
                  "slug": "table-488-data-fifo-access",
                  "level": 4,
                  "start_page": 2557,
                  "end_page": 2557,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Table 488. Data FIFO access",
                  "file": "10_sections/303860d4edbb__table-488-data-fifo-access.md",
                  "children": []
                },
                {
                  "id": "389cb20a8c23",
                  "title": "Table 489. Transmit FIFO status flags",
                  "slug": "table-489-transmit-fifo-status-flags",
                  "level": 4,
                  "start_page": 2558,
                  "end_page": 2558,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Table 489. Transmit FIFO status flags",
                  "file": "10_sections/389cb20a8c23__table-489-transmit-fifo-status-flags.md",
                  "children": []
                },
                {
                  "id": "6a9396cbe7d0",
                  "title": "Table 490. Receive FIFO status flags",
                  "slug": "table-490-receive-fifo-status-flags",
                  "level": 4,
                  "start_page": 2559,
                  "end_page": 2559,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Table 490. Receive FIFO status flags",
                  "file": "10_sections/6a9396cbe7d0__table-490-receive-fifo-status-flags.md",
                  "children": []
                },
                {
                  "id": "7377ff172925",
                  "title": "Figure 756. CLKMUX unit",
                  "slug": "figure-756-clkmux-unit",
                  "level": 4,
                  "start_page": 2560,
                  "end_page": 2561,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.4 SDMMC adapter > Figure 756. CLKMUX unit",
                  "file": "10_sections/7377ff172925__figure-756-clkmux-unit.md",
                  "children": []
                }
              ]
            },
            {
              "id": "99b206a5ebd8",
              "title": "58.5.5 SDMMC AHB slave interface",
              "slug": "58-5-5-sdmmc-ahb-slave-interface",
              "level": 3,
              "start_page": 2560,
              "end_page": 2561,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.5 SDMMC AHB slave interface",
              "file": "10_sections/99b206a5ebd8__58-5-5-sdmmc-ahb-slave-interface.md",
              "children": []
            },
            {
              "id": "c449fb267173",
              "title": "58.5.6 SDMMC AHB master interface",
              "slug": "58-5-6-sdmmc-ahb-master-interface",
              "level": 3,
              "start_page": 2560,
              "end_page": 2561,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.6 SDMMC AHB master interface",
              "file": "10_sections/c449fb267173__58-5-6-sdmmc-ahb-master-interface.md",
              "children": []
            },
            {
              "id": "805043801833",
              "title": "58.5.7 MDMA request generation",
              "slug": "58-5-7-mdma-request-generation",
              "level": 3,
              "start_page": 2562,
              "end_page": 2562,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.7 MDMA request generation",
              "file": "10_sections/805043801833__58-5-7-mdma-request-generation.md",
              "children": [
                {
                  "id": "3dac4a29da30",
                  "title": "Table 491. SDMMC connections to MDMA",
                  "slug": "table-491-sdmmc-connections-to-mdma",
                  "level": 4,
                  "start_page": 2563,
                  "end_page": 2563,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.7 MDMA request generation > Table 491. SDMMC connections to MDMA",
                  "file": "10_sections/3dac4a29da30__table-491-sdmmc-connections-to-mdma.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7ad8abb6ea78",
              "title": "58.5.8 AHB and SDMMC_CK clock relation",
              "slug": "58-5-8-ahb-and-sdmmc-ck-clock-relation",
              "level": 3,
              "start_page": 2563,
              "end_page": 2563,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.8 AHB and SDMMC_CK clock relation",
              "file": "10_sections/7ad8abb6ea78__58-5-8-ahb-and-sdmmc-ck-clock-relation.md",
              "children": [
                {
                  "id": "356fb418b437",
                  "title": "Table 492. AHB and SDMMC_CK clock frequency relation",
                  "slug": "table-492-ahb-and-sdmmc-ck-clock-frequency-relation",
                  "level": 4,
                  "start_page": 2563,
                  "end_page": 2563,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.5 SDMMC functional description > 58.5.8 AHB and SDMMC_CK clock relation > Table 492. AHB and SDMMC_CK clock frequency relation",
                  "file": "10_sections/356fb418b437__table-492-ahb-and-sdmmc-ck-clock-frequency-relation.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "fc13f3f1f112",
          "title": "58.6 Card functional description",
          "slug": "58-6-card-functional-description",
          "level": 2,
          "start_page": 2564,
          "end_page": 2581,
          "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description",
          "file": "10_sections/fc13f3f1f112__58-6-card-functional-description.md",
          "children": [
            {
              "id": "e87cfe548434",
              "title": "58.6.1 SD I/O mode",
              "slug": "58-6-1-sd-i-o-mode",
              "level": 3,
              "start_page": 2564,
              "end_page": 2571,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.1 SD I/O mode",
              "file": "10_sections/e87cfe548434__58-6-1-sd-i-o-mode.md",
              "children": [
                {
                  "id": "342c0795ccf6",
                  "title": "Table 493. SDIO special operation control",
                  "slug": "table-493-sdio-special-operation-control",
                  "level": 4,
                  "start_page": 2564,
                  "end_page": 2564,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.1 SD I/O mode > Table 493. SDIO special operation control",
                  "file": "10_sections/342c0795ccf6__table-493-sdio-special-operation-control.md",
                  "children": []
                },
                {
                  "id": "a406a8b24b83",
                  "title": "Figure 757. Asynchronous interrupt generation",
                  "slug": "figure-757-asynchronous-interrupt-generation",
                  "level": 4,
                  "start_page": 2565,
                  "end_page": 2565,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.1 SD I/O mode > Figure 757. Asynchronous interrupt generation",
                  "file": "10_sections/a406a8b24b83__figure-757-asynchronous-interrupt-generation.md",
                  "children": []
                },
                {
                  "id": "e748d3f59627",
                  "title": "Figure 758. Synchronous interrupt period data read",
                  "slug": "figure-758-synchronous-interrupt-period-data-read",
                  "level": 4,
                  "start_page": 2565,
                  "end_page": 2565,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.1 SD I/O mode > Figure 758. Synchronous interrupt period data read",
                  "file": "10_sections/e748d3f59627__figure-758-synchronous-interrupt-period-data-read.md",
                  "children": []
                },
                {
                  "id": "de0357167327",
                  "title": "Figure 759. Synchronous interrupt period data write",
                  "slug": "figure-759-synchronous-interrupt-period-data-write",
                  "level": 4,
                  "start_page": 2566,
                  "end_page": 2566,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.1 SD I/O mode > Figure 759. Synchronous interrupt period data write",
                  "file": "10_sections/de0357167327__figure-759-synchronous-interrupt-period-data-write.md",
                  "children": []
                },
                {
                  "id": "e6dbf50331bd",
                  "title": "Figure 760. Asynchronous interrupt period data read",
                  "slug": "figure-760-asynchronous-interrupt-period-data-read",
                  "level": 4,
                  "start_page": 2567,
                  "end_page": 2567,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.1 SD I/O mode > Figure 760. Asynchronous interrupt period data read",
                  "file": "10_sections/e6dbf50331bd__figure-760-asynchronous-interrupt-period-data-read.md",
                  "children": []
                },
                {
                  "id": "2b459aee1916",
                  "title": "Figure 761. Asynchronous interrupt period data write",
                  "slug": "figure-761-asynchronous-interrupt-period-data-write",
                  "level": 4,
                  "start_page": 2567,
                  "end_page": 2567,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.1 SD I/O mode > Figure 761. Asynchronous interrupt period data write",
                  "file": "10_sections/2b459aee1916__figure-761-asynchronous-interrupt-period-data-write.md",
                  "children": []
                },
                {
                  "id": "43a768f7f7bb",
                  "title": "Table 494. 4-bit mode Start, interrupt, and CRC-status Signaling detection",
                  "slug": "table-494-4-bit-mode-start-interrupt-and-crc-status-signaling-detection",
                  "level": 4,
                  "start_page": 2568,
                  "end_page": 2569,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.1 SD I/O mode > Table 494. 4-bit mode Start, interrupt, and CRC-status Signaling detection",
                  "file": "10_sections/43a768f7f7bb__table-494-4-bit-mode-start-interrupt-and-crc-status-signaling-detection.md",
                  "children": []
                },
                {
                  "id": "a3054097da2a",
                  "title": "Figure 762. Clock stop with SDMMC_CK for DS, HS, SDR12, SDR25",
                  "slug": "figure-762-clock-stop-with-sdmmc-ck-for-ds-hs-sdr12-sdr25",
                  "level": 4,
                  "start_page": 2570,
                  "end_page": 2570,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.1 SD I/O mode > Figure 762. Clock stop with SDMMC_CK for DS, HS, SDR12, SDR25",
                  "file": "10_sections/a3054097da2a__figure-762-clock-stop-with-sdmmc-ck-for-ds-hs-sdr12-sdr25.md",
                  "children": []
                },
                {
                  "id": "57cb0e56cc24",
                  "title": "Figure 763. Clock stop with SDMMC_CK for DDR50, SDR50, SDR104",
                  "slug": "figure-763-clock-stop-with-sdmmc-ck-for-ddr50-sdr50-sdr104",
                  "level": 4,
                  "start_page": 2570,
                  "end_page": 2570,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.1 SD I/O mode > Figure 763. Clock stop with SDMMC_CK for DDR50, SDR50, SDR104",
                  "file": "10_sections/57cb0e56cc24__figure-763-clock-stop-with-sdmmc-ck-for-ddr50-sdr50-sdr104.md",
                  "children": []
                },
                {
                  "id": "39d9d7bacd35",
                  "title": "Figure 764. Read Wait with SDMMC_CK < 50 MHz",
                  "slug": "figure-764-read-wait-with-sdmmc-ck-50-mhz",
                  "level": 4,
                  "start_page": 2571,
                  "end_page": 2571,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.1 SD I/O mode > Figure 764. Read Wait with SDMMC_CK < 50 MHz",
                  "file": "10_sections/39d9d7bacd35__figure-764-read-wait-with-sdmmc-ck-50-mhz.md",
                  "children": []
                },
                {
                  "id": "1515e3d3c584",
                  "title": "Figure 765. Read Wait with SDMMC_CK > 50 MHz",
                  "slug": "figure-765-read-wait-with-sdmmc-ck-50-mhz",
                  "level": 4,
                  "start_page": 2572,
                  "end_page": 2573,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.1 SD I/O mode > Figure 765. Read Wait with SDMMC_CK > 50 MHz",
                  "file": "10_sections/1515e3d3c584__figure-765-read-wait-with-sdmmc-ck-50-mhz.md",
                  "children": []
                }
              ]
            },
            {
              "id": "82fcb1ed9292",
              "title": "58.6.2 CMD12 send timing",
              "slug": "58-6-2-cmd12-send-timing",
              "level": 3,
              "start_page": 2572,
              "end_page": 2574,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.2 CMD12 send timing",
              "file": "10_sections/82fcb1ed9292__58-6-2-cmd12-send-timing.md",
              "children": [
                {
                  "id": "9569aaaf630d",
                  "title": "Table 495. CMD12 use cases",
                  "slug": "table-495-cmd12-use-cases",
                  "level": 4,
                  "start_page": 2572,
                  "end_page": 2573,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.2 CMD12 send timing > Table 495. CMD12 use cases",
                  "file": "10_sections/9569aaaf630d__table-495-cmd12-use-cases.md",
                  "children": []
                },
                {
                  "id": "257f5ca7a51a",
                  "title": "Figure 766. CMD12 stream timing",
                  "slug": "figure-766-cmd12-stream-timing",
                  "level": 4,
                  "start_page": 2574,
                  "end_page": 2574,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.2 CMD12 send timing > Figure 766. CMD12 stream timing",
                  "file": "10_sections/257f5ca7a51a__figure-766-cmd12-stream-timing.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2d3325d076f1",
              "title": "58.6.3 Sleep (CMD5)",
              "slug": "58-6-3-sleep-cmd5",
              "level": 3,
              "start_page": 2575,
              "end_page": 2575,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.3 Sleep (CMD5)",
              "file": "10_sections/2d3325d076f1__58-6-3-sleep-cmd5.md",
              "children": [
                {
                  "id": "ea63cc1aa1ca",
                  "title": "Figure 767. CMD5 Sleep Awake procedure",
                  "slug": "figure-767-cmd5-sleep-awake-procedure",
                  "level": 4,
                  "start_page": 2576,
                  "end_page": 2576,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.3 Sleep (CMD5) > Figure 767. CMD5 Sleep Awake procedure",
                  "file": "10_sections/ea63cc1aa1ca__figure-767-cmd5-sleep-awake-procedure.md",
                  "children": []
                }
              ]
            },
            {
              "id": "95c377d3661a",
              "title": "58.6.4 Interrupt mode (Wait-IRQ)",
              "slug": "58-6-4-interrupt-mode-wait-irq",
              "level": 3,
              "start_page": 2576,
              "end_page": 2576,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.4 Interrupt mode (Wait-IRQ)",
              "file": "10_sections/95c377d3661a__58-6-4-interrupt-mode-wait-irq.md",
              "children": []
            },
            {
              "id": "77c2cffd275f",
              "title": "58.6.5 Boot operation",
              "slug": "58-6-5-boot-operation",
              "level": 3,
              "start_page": 2577,
              "end_page": 2579,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.5 Boot operation",
              "file": "10_sections/77c2cffd275f__58-6-5-boot-operation.md",
              "children": [
                {
                  "id": "213091d5381b",
                  "title": "Figure 768. Normal boot mode operation",
                  "slug": "figure-768-normal-boot-mode-operation",
                  "level": 4,
                  "start_page": 2578,
                  "end_page": 2578,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.5 Boot operation > Figure 768. Normal boot mode operation",
                  "file": "10_sections/213091d5381b__figure-768-normal-boot-mode-operation.md",
                  "children": []
                },
                {
                  "id": "420eb96565b5",
                  "title": "Figure 769. Alternative boot mode operation",
                  "slug": "figure-769-alternative-boot-mode-operation",
                  "level": 4,
                  "start_page": 2579,
                  "end_page": 2579,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.5 Boot operation > Figure 769. Alternative boot mode operation",
                  "file": "10_sections/420eb96565b5__figure-769-alternative-boot-mode-operation.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8a739d624cca",
              "title": "58.6.6 Response R1b handling",
              "slug": "58-6-6-response-r1b-handling",
              "level": 3,
              "start_page": 2580,
              "end_page": 2580,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.6 Response R1b handling",
              "file": "10_sections/8a739d624cca__58-6-6-response-r1b-handling.md",
              "children": [
                {
                  "id": "ce489689e948",
                  "title": "Figure 770. Command response R1b busy signaling",
                  "slug": "figure-770-command-response-r1b-busy-signaling",
                  "level": 4,
                  "start_page": 2580,
                  "end_page": 2580,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.6 Response R1b handling > Figure 770. Command response R1b busy signaling",
                  "file": "10_sections/ce489689e948__figure-770-command-response-r1b-busy-signaling.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d32922465bcc",
              "title": "58.6.7 Reset and card cycle power",
              "slug": "58-6-7-reset-and-card-cycle-power",
              "level": 3,
              "start_page": 2581,
              "end_page": 2581,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.7 Reset and card cycle power",
              "file": "10_sections/d32922465bcc__58-6-7-reset-and-card-cycle-power.md",
              "children": [
                {
                  "id": "d5a25ffd94d3",
                  "title": "Figure 771. SDMMC state control",
                  "slug": "figure-771-sdmmc-state-control",
                  "level": 4,
                  "start_page": 2581,
                  "end_page": 2581,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.7 Reset and card cycle power > Figure 771. SDMMC state control",
                  "file": "10_sections/d5a25ffd94d3__figure-771-sdmmc-state-control.md",
                  "children": []
                },
                {
                  "id": "976ff35db521",
                  "title": "Figure 772. Card cycle power / power up diagram",
                  "slug": "figure-772-card-cycle-power-power-up-diagram",
                  "level": 4,
                  "start_page": 2582,
                  "end_page": 2582,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.6 Card functional description > 58.6.7 Reset and card cycle power > Figure 772. Card cycle power / power up diagram",
                  "file": "10_sections/976ff35db521__figure-772-card-cycle-power-power-up-diagram.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "5f7009783d3a",
          "title": "58.7 Hardware flow control",
          "slug": "58-7-hardware-flow-control",
          "level": 2,
          "start_page": 2582,
          "end_page": 2582,
          "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.7 Hardware flow control",
          "file": "10_sections/5f7009783d3a__58-7-hardware-flow-control.md",
          "children": []
        },
        {
          "id": "2c50cbd64ac3",
          "title": "58.8 Ultra-high-speed phase I (UHS-I) voltage switch",
          "slug": "58-8-ultra-high-speed-phase-i-uhs-i-voltage-switch",
          "level": 2,
          "start_page": 2583,
          "end_page": 2585,
          "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.8 Ultra-high-speed phase I (UHS-I) voltage switch",
          "file": "10_sections/2c50cbd64ac3__58-8-ultra-high-speed-phase-i-uhs-i-voltage-switch.md",
          "children": [
            {
              "id": "63a7348e05b4",
              "title": "Figure 773. CMD11 signal voltage switch sequence",
              "slug": "figure-773-cmd11-signal-voltage-switch-sequence",
              "level": 3,
              "start_page": 2583,
              "end_page": 2584,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.8 Ultra-high-speed phase I (UHS-I) voltage switch > Figure 773. CMD11 signal voltage switch sequence",
              "file": "10_sections/63a7348e05b4__figure-773-cmd11-signal-voltage-switch-sequence.md",
              "children": []
            },
            {
              "id": "5f109b23d504",
              "title": "Figure 774. Voltage switch transceiver typical application",
              "slug": "figure-774-voltage-switch-transceiver-typical-application",
              "level": 3,
              "start_page": 2585,
              "end_page": 2585,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.8 Ultra-high-speed phase I (UHS-I) voltage switch > Figure 774. Voltage switch transceiver typical application",
              "file": "10_sections/5f109b23d504__figure-774-voltage-switch-transceiver-typical-application.md",
              "children": []
            }
          ]
        },
        {
          "id": "c279aaf35a5b",
          "title": "58.9 SDMMC interrupts",
          "slug": "58-9-sdmmc-interrupts",
          "level": 2,
          "start_page": 2586,
          "end_page": 2587,
          "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.9 SDMMC interrupts",
          "file": "10_sections/c279aaf35a5b__58-9-sdmmc-interrupts.md",
          "children": [
            {
              "id": "3d7f95a697d2",
              "title": "Table 496. SDMMC interrupts",
              "slug": "table-496-sdmmc-interrupts",
              "level": 3,
              "start_page": 2586,
              "end_page": 2587,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.9 SDMMC interrupts > Table 496. SDMMC interrupts",
              "file": "10_sections/3d7f95a697d2__table-496-sdmmc-interrupts.md",
              "children": []
            }
          ]
        },
        {
          "id": "58ae7e14af4c",
          "title": "58.10 SDMMC registers",
          "slug": "58-10-sdmmc-registers",
          "level": 2,
          "start_page": 2588,
          "end_page": 2611,
          "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers",
          "file": "10_sections/58ae7e14af4c__58-10-sdmmc-registers.md",
          "children": [
            {
              "id": "5b352bc45aea",
              "title": "58.10.1 SDMMC power control register (SDMMC_POWER)",
              "slug": "58-10-1-sdmmc-power-control-register-sdmmc-power",
              "level": 3,
              "start_page": 2588,
              "end_page": 2588,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.1 SDMMC power control register (SDMMC_POWER)",
              "file": "10_sections/5b352bc45aea__58-10-1-sdmmc-power-control-register-sdmmc-power.md",
              "children": []
            },
            {
              "id": "fb33c90341c4",
              "title": "58.10.2 SDMMC clock control register (SDMMC_CLKCR)",
              "slug": "58-10-2-sdmmc-clock-control-register-sdmmc-clkcr",
              "level": 3,
              "start_page": 2589,
              "end_page": 2590,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.2 SDMMC clock control register (SDMMC_CLKCR)",
              "file": "10_sections/fb33c90341c4__58-10-2-sdmmc-clock-control-register-sdmmc-clkcr.md",
              "children": []
            },
            {
              "id": "cacf5c111693",
              "title": "58.10.3 SDMMC argument register (SDMMC_ARGR)",
              "slug": "58-10-3-sdmmc-argument-register-sdmmc-argr",
              "level": 3,
              "start_page": 2591,
              "end_page": 2592,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.3 SDMMC argument register (SDMMC_ARGR)",
              "file": "10_sections/cacf5c111693__58-10-3-sdmmc-argument-register-sdmmc-argr.md",
              "children": []
            },
            {
              "id": "d42865ab8c6f",
              "title": "58.10.4 SDMMC command register (SDMMC_CMDR)",
              "slug": "58-10-4-sdmmc-command-register-sdmmc-cmdr",
              "level": 3,
              "start_page": 2591,
              "end_page": 2592,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.4 SDMMC command register (SDMMC_CMDR)",
              "file": "10_sections/d42865ab8c6f__58-10-4-sdmmc-command-register-sdmmc-cmdr.md",
              "children": []
            },
            {
              "id": "6693b828fb9e",
              "title": "58.10.5 SDMMC command response register (SDMMC_RESPCMDR)",
              "slug": "58-10-5-sdmmc-command-response-register-sdmmc-respcmdr",
              "level": 3,
              "start_page": 2593,
              "end_page": 2593,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.5 SDMMC command response register (SDMMC_RESPCMDR)",
              "file": "10_sections/6693b828fb9e__58-10-5-sdmmc-command-response-register-sdmmc-respcmdr.md",
              "children": []
            },
            {
              "id": "7dd36a91d2af",
              "title": "58.10.6 SDMMC response x register (SDMMC_RESPxR)",
              "slug": "58-10-6-sdmmc-response-x-register-sdmmc-respxr",
              "level": 3,
              "start_page": 2594,
              "end_page": 2594,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.6 SDMMC response x register (SDMMC_RESPxR)",
              "file": "10_sections/7dd36a91d2af__58-10-6-sdmmc-response-x-register-sdmmc-respxr.md",
              "children": [
                {
                  "id": "3b399d31cd68",
                  "title": "Table 497. Response type and SDMMC_RESPxR registers",
                  "slug": "table-497-response-type-and-sdmmc-respxr-registers",
                  "level": 4,
                  "start_page": 2594,
                  "end_page": 2594,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.6 SDMMC response x register (SDMMC_RESPxR) > Table 497. Response type and SDMMC_RESPxR registers",
                  "file": "10_sections/3b399d31cd68__table-497-response-type-and-sdmmc-respxr-registers.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1da9b557e1f8",
              "title": "58.10.7 SDMMC data timer register (SDMMC_DTIMER)",
              "slug": "58-10-7-sdmmc-data-timer-register-sdmmc-dtimer",
              "level": 3,
              "start_page": 2594,
              "end_page": 2594,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.7 SDMMC data timer register (SDMMC_DTIMER)",
              "file": "10_sections/1da9b557e1f8__58-10-7-sdmmc-data-timer-register-sdmmc-dtimer.md",
              "children": []
            },
            {
              "id": "d4e0935cc7f9",
              "title": "58.10.8 SDMMC data length register (SDMMC_DLENR)",
              "slug": "58-10-8-sdmmc-data-length-register-sdmmc-dlenr",
              "level": 3,
              "start_page": 2595,
              "end_page": 2595,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.8 SDMMC data length register (SDMMC_DLENR)",
              "file": "10_sections/d4e0935cc7f9__58-10-8-sdmmc-data-length-register-sdmmc-dlenr.md",
              "children": []
            },
            {
              "id": "75a20b616a4e",
              "title": "58.10.9 SDMMC data control register (SDMMC_DCTRL)",
              "slug": "58-10-9-sdmmc-data-control-register-sdmmc-dctrl",
              "level": 3,
              "start_page": 2596,
              "end_page": 2596,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.9 SDMMC data control register (SDMMC_DCTRL)",
              "file": "10_sections/75a20b616a4e__58-10-9-sdmmc-data-control-register-sdmmc-dctrl.md",
              "children": []
            },
            {
              "id": "777e92cf7870",
              "title": "58.10.10 SDMMC data counter register (SDMMC_DCNTR)",
              "slug": "58-10-10-sdmmc-data-counter-register-sdmmc-dcntr",
              "level": 3,
              "start_page": 2597,
              "end_page": 2597,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.10 SDMMC data counter register (SDMMC_DCNTR)",
              "file": "10_sections/777e92cf7870__58-10-10-sdmmc-data-counter-register-sdmmc-dcntr.md",
              "children": []
            },
            {
              "id": "b7472a0f6d64",
              "title": "58.10.11 SDMMC status register (SDMMC_STAR)",
              "slug": "58-10-11-sdmmc-status-register-sdmmc-star",
              "level": 3,
              "start_page": 2598,
              "end_page": 2600,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.11 SDMMC status register (SDMMC_STAR)",
              "file": "10_sections/b7472a0f6d64__58-10-11-sdmmc-status-register-sdmmc-star.md",
              "children": []
            },
            {
              "id": "bfb7ec16c4c1",
              "title": "58.10.12 SDMMC interrupt clear register (SDMMC_ICR)",
              "slug": "58-10-12-sdmmc-interrupt-clear-register-sdmmc-icr",
              "level": 3,
              "start_page": 2601,
              "end_page": 2602,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.12 SDMMC interrupt clear register (SDMMC_ICR)",
              "file": "10_sections/bfb7ec16c4c1__58-10-12-sdmmc-interrupt-clear-register-sdmmc-icr.md",
              "children": []
            },
            {
              "id": "88c03d0f0e09",
              "title": "58.10.13 SDMMC mask register (SDMMC_MASKR)",
              "slug": "58-10-13-sdmmc-mask-register-sdmmc-maskr",
              "level": 3,
              "start_page": 2603,
              "end_page": 2605,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.13 SDMMC mask register (SDMMC_MASKR)",
              "file": "10_sections/88c03d0f0e09__58-10-13-sdmmc-mask-register-sdmmc-maskr.md",
              "children": []
            },
            {
              "id": "7f03c5e8b7b9",
              "title": "58.10.14 SDMMC acknowledgment timer register (SDMMC_ACKTIMER)",
              "slug": "58-10-14-sdmmc-acknowledgment-timer-register-sdmmc-acktimer",
              "level": 3,
              "start_page": 2606,
              "end_page": 2606,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.14 SDMMC acknowledgment timer register (SDMMC_ACKTIMER)",
              "file": "10_sections/7f03c5e8b7b9__58-10-14-sdmmc-acknowledgment-timer-register-sdmmc-acktimer.md",
              "children": []
            },
            {
              "id": "52b5161ec228",
              "title": "58.10.15 SDMMC data FIFO registers x (SDMMC_FIFORx)",
              "slug": "58-10-15-sdmmc-data-fifo-registers-x-sdmmc-fiforx",
              "level": 3,
              "start_page": 2606,
              "end_page": 2606,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.15 SDMMC data FIFO registers x (SDMMC_FIFORx)",
              "file": "10_sections/52b5161ec228__58-10-15-sdmmc-data-fifo-registers-x-sdmmc-fiforx.md",
              "children": []
            },
            {
              "id": "2ff1c11dee5a",
              "title": "58.10.16 SDMMC DMA control register (SDMMC_IDMACTRLR)",
              "slug": "58-10-16-sdmmc-dma-control-register-sdmmc-idmactrlr",
              "level": 3,
              "start_page": 2607,
              "end_page": 2607,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.16 SDMMC DMA control register (SDMMC_IDMACTRLR)",
              "file": "10_sections/2ff1c11dee5a__58-10-16-sdmmc-dma-control-register-sdmmc-idmactrlr.md",
              "children": []
            },
            {
              "id": "cb7f99a3fa38",
              "title": "58.10.17 SDMMC IDMA buffer size register (SDMMC_IDMABSIZER)",
              "slug": "58-10-17-sdmmc-idma-buffer-size-register-sdmmc-idmabsizer",
              "level": 3,
              "start_page": 2608,
              "end_page": 2608,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.17 SDMMC IDMA buffer size register (SDMMC_IDMABSIZER)",
              "file": "10_sections/cb7f99a3fa38__58-10-17-sdmmc-idma-buffer-size-register-sdmmc-idmabsizer.md",
              "children": []
            },
            {
              "id": "7c1be2e94312",
              "title": "58.10.18 SDMMC IDMA buffer 0 base address register (SDMMC_IDMABASE0R)",
              "slug": "58-10-18-sdmmc-idma-buffer-0-base-address-register-sdmmc-idmabase0r",
              "level": 3,
              "start_page": 2608,
              "end_page": 2608,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.18 SDMMC IDMA buffer 0 base address register (SDMMC_IDMABASE0R)",
              "file": "10_sections/7c1be2e94312__58-10-18-sdmmc-idma-buffer-0-base-address-register-sdmmc-idmabase0r.md",
              "children": []
            },
            {
              "id": "c211920247a4",
              "title": "58.10.19 SDMMC IDMA buffer 1 base address register (SDMMC_IDMABASE1R)",
              "slug": "58-10-19-sdmmc-idma-buffer-1-base-address-register-sdmmc-idmabase1r",
              "level": 3,
              "start_page": 2609,
              "end_page": 2611,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.19 SDMMC IDMA buffer 1 base address register (SDMMC_IDMABASE1R)",
              "file": "10_sections/c211920247a4__58-10-19-sdmmc-idma-buffer-1-base-address-register-sdmmc-idmabase1r.md",
              "children": []
            },
            {
              "id": "34866d3f9c71",
              "title": "58.10.20 SDMMC register map",
              "slug": "58-10-20-sdmmc-register-map",
              "level": 3,
              "start_page": 2609,
              "end_page": 2611,
              "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.20 SDMMC register map",
              "file": "10_sections/34866d3f9c71__58-10-20-sdmmc-register-map.md",
              "children": [
                {
                  "id": "42a3a77272a5",
                  "title": "Table 498. SDMMC register map",
                  "slug": "table-498-sdmmc-register-map",
                  "level": 4,
                  "start_page": 2609,
                  "end_page": 2611,
                  "breadcrumb": "58 Secure digital input/output MultiMediaCard interface (SDMMC) > 58.10 SDMMC registers > 58.10.20 SDMMC register map > Table 498. SDMMC register map",
                  "file": "10_sections/42a3a77272a5__table-498-sdmmc-register-map.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "3fd011ae63c4",
      "title": "59 Controller area network with flexible data rate (FDCAN)",
      "slug": "59-controller-area-network-with-flexible-data-rate-fdcan",
      "level": 1,
      "start_page": 2612,
      "end_page": 2742,
      "breadcrumb": "59 Controller area network with flexible data rate (FDCAN)",
      "file": "10_sections/3fd011ae63c4__59-controller-area-network-with-flexible-data-rate-fdcan.md",
      "children": [
        {
          "id": "438fe669ca32",
          "title": "59.1 Introduction",
          "slug": "59-1-introduction",
          "level": 2,
          "start_page": 2612,
          "end_page": 2614,
          "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.1 Introduction",
          "file": "10_sections/438fe669ca32__59-1-introduction.md",
          "children": [
            {
              "id": "8a20ab2f3ff1",
              "title": "Table 499. CAN subsystem I/O signals",
              "slug": "table-499-can-subsystem-i-o-signals",
              "level": 3,
              "start_page": 2612,
              "end_page": 2612,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.1 Introduction > Table 499. CAN subsystem I/O signals",
              "file": "10_sections/8a20ab2f3ff1__table-499-can-subsystem-i-o-signals.md",
              "children": []
            },
            {
              "id": "3409ae263d59",
              "title": "Table 500. CAN subsystem I/O pins",
              "slug": "table-500-can-subsystem-i-o-pins",
              "level": 3,
              "start_page": 2613,
              "end_page": 2613,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.1 Introduction > Table 500. CAN subsystem I/O pins",
              "file": "10_sections/3409ae263d59__table-500-can-subsystem-i-o-pins.md",
              "children": []
            },
            {
              "id": "f378dff89ada",
              "title": "Figure 775. CAN subsystem",
              "slug": "figure-775-can-subsystem",
              "level": 3,
              "start_page": 2614,
              "end_page": 2614,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.1 Introduction > Figure 775. CAN subsystem",
              "file": "10_sections/f378dff89ada__figure-775-can-subsystem.md",
              "children": []
            }
          ]
        },
        {
          "id": "0a2dad232949",
          "title": "59.2 FDCAN main features",
          "slug": "59-2-fdcan-main-features",
          "level": 2,
          "start_page": 2615,
          "end_page": 2615,
          "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.2 FDCAN main features",
          "file": "10_sections/0a2dad232949__59-2-fdcan-main-features.md",
          "children": []
        },
        {
          "id": "7427eed70e19",
          "title": "59.3 FDCAN implementation",
          "slug": "59-3-fdcan-implementation",
          "level": 2,
          "start_page": 2615,
          "end_page": 2615,
          "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.3 FDCAN implementation",
          "file": "10_sections/7427eed70e19__59-3-fdcan-implementation.md",
          "children": [
            {
              "id": "3dc1789ecbb0",
              "title": "Table 501. Main features",
              "slug": "table-501-main-features",
              "level": 3,
              "start_page": 2615,
              "end_page": 2615,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.3 FDCAN implementation > Table 501. Main features",
              "file": "10_sections/3dc1789ecbb0__table-501-main-features.md",
              "children": []
            }
          ]
        },
        {
          "id": "36f4c2c90513",
          "title": "59.4 FDCAN functional description",
          "slug": "59-4-fdcan-functional-description",
          "level": 2,
          "start_page": 2616,
          "end_page": 2675,
          "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description",
          "file": "10_sections/36f4c2c90513__59-4-fdcan-functional-description.md",
          "children": [
            {
              "id": "87d6a0bc7f8d",
              "title": "Figure 776. FDCAN block diagram",
              "slug": "figure-776-fdcan-block-diagram",
              "level": 3,
              "start_page": 2616,
              "end_page": 2616,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > Figure 776. FDCAN block diagram",
              "file": "10_sections/87d6a0bc7f8d__figure-776-fdcan-block-diagram.md",
              "children": []
            },
            {
              "id": "a4338ec4bb12",
              "title": "59.4.1 Operating modes",
              "slug": "59-4-1-operating-modes",
              "level": 3,
              "start_page": 2617,
              "end_page": 2625,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.1 Operating modes",
              "file": "10_sections/a4338ec4bb12__59-4-1-operating-modes.md",
              "children": [
                {
                  "id": "d1765bb3b2d9",
                  "title": "Table 502. DLC coding in FDCAN",
                  "slug": "table-502-dlc-coding-in-fdcan",
                  "level": 4,
                  "start_page": 2620,
                  "end_page": 2620,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.1 Operating modes > Table 502. DLC coding in FDCAN",
                  "file": "10_sections/d1765bb3b2d9__table-502-dlc-coding-in-fdcan.md",
                  "children": []
                },
                {
                  "id": "bef704e5b524",
                  "title": "Figure 777. Transceiver delay measurement",
                  "slug": "figure-777-transceiver-delay-measurement",
                  "level": 4,
                  "start_page": 2621,
                  "end_page": 2622,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.1 Operating modes > Figure 777. Transceiver delay measurement",
                  "file": "10_sections/bef704e5b524__figure-777-transceiver-delay-measurement.md",
                  "children": []
                },
                {
                  "id": "5b953466d28d",
                  "title": "Figure 778. Pin control in bus monitoring mode",
                  "slug": "figure-778-pin-control-in-bus-monitoring-mode",
                  "level": 4,
                  "start_page": 2623,
                  "end_page": 2624,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.1 Operating modes > Figure 778. Pin control in bus monitoring mode",
                  "file": "10_sections/5b953466d28d__figure-778-pin-control-in-bus-monitoring-mode.md",
                  "children": []
                },
                {
                  "id": "a50abbf16acf",
                  "title": "Figure 779. Pin control in loop back mode",
                  "slug": "figure-779-pin-control-in-loop-back-mode",
                  "level": 4,
                  "start_page": 2625,
                  "end_page": 2625,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.1 Operating modes > Figure 779. Pin control in loop back mode",
                  "file": "10_sections/a50abbf16acf__figure-779-pin-control-in-loop-back-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7cad701c8016",
              "title": "59.4.2 Message RAM",
              "slug": "59-4-2-message-ram",
              "level": 3,
              "start_page": 2626,
              "end_page": 2636,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.2 Message RAM",
              "file": "10_sections/7cad701c8016__59-4-2-message-ram.md",
              "children": [
                {
                  "id": "6d6eba705882",
                  "title": "Figure 780. Message RAM configuration",
                  "slug": "figure-780-message-ram-configuration",
                  "level": 4,
                  "start_page": 2626,
                  "end_page": 2628,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.2 Message RAM > Figure 780. Message RAM configuration",
                  "file": "10_sections/6d6eba705882__figure-780-message-ram-configuration.md",
                  "children": []
                },
                {
                  "id": "d6e95c43b4ca",
                  "title": "Figure 781. Standard message ID filter path",
                  "slug": "figure-781-standard-message-id-filter-path",
                  "level": 4,
                  "start_page": 2629,
                  "end_page": 2629,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.2 Message RAM > Figure 781. Standard message ID filter path",
                  "file": "10_sections/d6e95c43b4ca__figure-781-standard-message-id-filter-path.md",
                  "children": []
                },
                {
                  "id": "9453259ced63",
                  "title": "Figure 782. Extended message ID filter path",
                  "slug": "figure-782-extended-message-id-filter-path",
                  "level": 4,
                  "start_page": 2630,
                  "end_page": 2631,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.2 Message RAM > Figure 782. Extended message ID filter path",
                  "file": "10_sections/9453259ced63__figure-782-extended-message-id-filter-path.md",
                  "children": []
                },
                {
                  "id": "62c2df172b4f",
                  "title": "Table 503. Example of filter configuration for Rx buffers",
                  "slug": "table-503-example-of-filter-configuration-for-rx-buffers",
                  "level": 4,
                  "start_page": 2632,
                  "end_page": 2632,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.2 Message RAM > Table 503. Example of filter configuration for Rx buffers",
                  "file": "10_sections/62c2df172b4f__table-503-example-of-filter-configuration-for-rx-buffers.md",
                  "children": []
                },
                {
                  "id": "1ffc027e1e2f",
                  "title": "Table 504. Example of filter configuration for Debug messages",
                  "slug": "table-504-example-of-filter-configuration-for-debug-messages",
                  "level": 4,
                  "start_page": 2633,
                  "end_page": 2633,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.2 Message RAM > Table 504. Example of filter configuration for Debug messages",
                  "file": "10_sections/1ffc027e1e2f__table-504-example-of-filter-configuration-for-debug-messages.md",
                  "children": []
                },
                {
                  "id": "2cec15bca66f",
                  "title": "Table 505. Possible configurations for frame transmission",
                  "slug": "table-505-possible-configurations-for-frame-transmission",
                  "level": 4,
                  "start_page": 2633,
                  "end_page": 2633,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.2 Message RAM > Table 505. Possible configurations for frame transmission",
                  "file": "10_sections/2cec15bca66f__table-505-possible-configurations-for-frame-transmission.md",
                  "children": []
                },
                {
                  "id": "fef566f0b50b",
                  "title": "Table 506. Tx buffer/FIFO - queue element size",
                  "slug": "table-506-tx-buffer-fifo-queue-element-size",
                  "level": 4,
                  "start_page": 2634,
                  "end_page": 2635,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.2 Message RAM > Table 506. Tx buffer/FIFO - queue element size",
                  "file": "10_sections/fef566f0b50b__table-506-tx-buffer-fifo-queue-element-size.md",
                  "children": []
                },
                {
                  "id": "8b4e64623a47",
                  "title": "Figure 783. Example of mixed configuration dedicated Tx buffers / Tx FIFO",
                  "slug": "figure-783-example-of-mixed-configuration-dedicated-tx-buffers-tx-fifo",
                  "level": 4,
                  "start_page": 2636,
                  "end_page": 2636,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.2 Message RAM > Figure 783. Example of mixed configuration dedicated Tx buffers / Tx FIFO",
                  "file": "10_sections/8b4e64623a47__figure-783-example-of-mixed-configuration-dedicated-tx-buffers-tx-fifo.md",
                  "children": []
                },
                {
                  "id": "1088f05d725e",
                  "title": "Figure 784. Example of mixed configuration dedicated Tx buffers / Tx queue",
                  "slug": "figure-784-example-of-mixed-configuration-dedicated-tx-buffers-tx-queue",
                  "level": 4,
                  "start_page": 2636,
                  "end_page": 2636,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.2 Message RAM > Figure 784. Example of mixed configuration dedicated Tx buffers / Tx queue",
                  "file": "10_sections/1088f05d725e__figure-784-example-of-mixed-configuration-dedicated-tx-buffers-tx-queue.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f6fd72dc7ad0",
              "title": "59.4.3 FIFO acknowledge handling",
              "slug": "59-4-3-fifo-acknowledge-handling",
              "level": 3,
              "start_page": 2637,
              "end_page": 2637,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.3 FIFO acknowledge handling",
              "file": "10_sections/f6fd72dc7ad0__59-4-3-fifo-acknowledge-handling.md",
              "children": []
            },
            {
              "id": "57d1cb97dde2",
              "title": "59.4.4 Bit timing",
              "slug": "59-4-4-bit-timing",
              "level": 3,
              "start_page": 2638,
              "end_page": 2638,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.4 Bit timing",
              "file": "10_sections/57d1cb97dde2__59-4-4-bit-timing.md",
              "children": [
                {
                  "id": "2c619dea8cf1",
                  "title": "Figure 785. Bit timing",
                  "slug": "figure-785-bit-timing",
                  "level": 4,
                  "start_page": 2638,
                  "end_page": 2638,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.4 Bit timing > Figure 785. Bit timing",
                  "file": "10_sections/2c619dea8cf1__figure-785-bit-timing.md",
                  "children": []
                }
              ]
            },
            {
              "id": "8b15245ab54a",
              "title": "59.4.5 Clock calibration on CAN",
              "slug": "59-4-5-clock-calibration-on-can",
              "level": 3,
              "start_page": 2639,
              "end_page": 2642,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.5 Clock calibration on CAN",
              "file": "10_sections/8b15245ab54a__59-4-5-clock-calibration-on-can.md",
              "children": [
                {
                  "id": "da6e7b53cb2b",
                  "title": "Figure 786. Bypass operation",
                  "slug": "figure-786-bypass-operation",
                  "level": 4,
                  "start_page": 2640,
                  "end_page": 2640,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.5 Clock calibration on CAN > Figure 786. Bypass operation",
                  "file": "10_sections/da6e7b53cb2b__figure-786-bypass-operation.md",
                  "children": []
                },
                {
                  "id": "b9bc2f2173e3",
                  "title": "Figure 787. FSM calibration",
                  "slug": "figure-787-fsm-calibration",
                  "level": 4,
                  "start_page": 2641,
                  "end_page": 2642,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.5 Clock calibration on CAN > Figure 787. FSM calibration",
                  "file": "10_sections/b9bc2f2173e3__figure-787-fsm-calibration.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6099193c7ac0",
              "title": "59.4.6 Application",
              "slug": "59-4-6-application",
              "level": 3,
              "start_page": 2643,
              "end_page": 2643,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.6 Application",
              "file": "10_sections/6099193c7ac0__59-4-6-application.md",
              "children": []
            },
            {
              "id": "39c08e643682",
              "title": "59.4.7 TTCAN operations (FDCAN1 only)",
              "slug": "59-4-7-ttcan-operations-fdcan1-only",
              "level": 3,
              "start_page": 2644,
              "end_page": 2644,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.7 TTCAN operations (FDCAN1 only)",
              "file": "10_sections/39c08e643682__59-4-7-ttcan-operations-fdcan1-only.md",
              "children": [
                {
                  "id": "8b7fdad4a68f",
                  "title": "Table 507. First byte of level 1 reference message",
                  "slug": "table-507-first-byte-of-level-1-reference-message",
                  "level": 4,
                  "start_page": 2644,
                  "end_page": 2644,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.7 TTCAN operations (FDCAN1 only) > Table 507. First byte of level 1 reference message",
                  "file": "10_sections/8b7fdad4a68f__table-507-first-byte-of-level-1-reference-message.md",
                  "children": []
                },
                {
                  "id": "3ee8e300da28",
                  "title": "Table 508. First four bytes of level 2 reference message",
                  "slug": "table-508-first-four-bytes-of-level-2-reference-message",
                  "level": 4,
                  "start_page": 2645,
                  "end_page": 2645,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.7 TTCAN operations (FDCAN1 only) > Table 508. First four bytes of level 2 reference message",
                  "file": "10_sections/3ee8e300da28__table-508-first-four-bytes-of-level-2-reference-message.md",
                  "children": []
                },
                {
                  "id": "b8bd05d17015",
                  "title": "Table 509. First four bytes of level 0 reference message",
                  "slug": "table-509-first-four-bytes-of-level-0-reference-message",
                  "level": 4,
                  "start_page": 2645,
                  "end_page": 2645,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.7 TTCAN operations (FDCAN1 only) > Table 509. First four bytes of level 0 reference message",
                  "file": "10_sections/b8bd05d17015__table-509-first-four-bytes-of-level-0-reference-message.md",
                  "children": []
                }
              ]
            },
            {
              "id": "55c1712f1efb",
              "title": "59.4.8 TTCAN configuration",
              "slug": "59-4-8-ttcan-configuration",
              "level": 3,
              "start_page": 2645,
              "end_page": 2646,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.8 TTCAN configuration",
              "file": "10_sections/55c1712f1efb__59-4-8-ttcan-configuration.md",
              "children": [
                {
                  "id": "0988c614a9ec",
                  "title": "Table 510. TUR configuration example",
                  "slug": "table-510-tur-configuration-example",
                  "level": 4,
                  "start_page": 2646,
                  "end_page": 2646,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.8 TTCAN configuration > Table 510. TUR configuration example",
                  "file": "10_sections/0988c614a9ec__table-510-tur-configuration-example.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2acbed7051d6",
              "title": "59.4.9 Message scheduling",
              "slug": "59-4-9-message-scheduling",
              "level": 3,
              "start_page": 2647,
              "end_page": 2653,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.9 Message scheduling",
              "file": "10_sections/2acbed7051d6__59-4-9-message-scheduling.md",
              "children": [
                {
                  "id": "5074ca45f8f2",
                  "title": "Table 511. System matrix, Node A",
                  "slug": "table-511-system-matrix-node-a",
                  "level": 4,
                  "start_page": 2651,
                  "end_page": 2651,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.9 Message scheduling > Table 511. System matrix, Node A",
                  "file": "10_sections/5074ca45f8f2__table-511-system-matrix-node-a.md",
                  "children": []
                },
                {
                  "id": "ba67c41bdc8e",
                  "title": "Table 512. Trigger list, Node A",
                  "slug": "table-512-trigger-list-node-a",
                  "level": 4,
                  "start_page": 2652,
                  "end_page": 2653,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.9 Message scheduling > Table 512. Trigger list, Node A",
                  "file": "10_sections/ba67c41bdc8e__table-512-trigger-list-node-a.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a49a53cdae6a",
              "title": "59.4.10 TTCAN gap control",
              "slug": "59-4-10-ttcan-gap-control",
              "level": 3,
              "start_page": 2654,
              "end_page": 2654,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.10 TTCAN gap control",
              "file": "10_sections/a49a53cdae6a__59-4-10-ttcan-gap-control.md",
              "children": []
            },
            {
              "id": "f359e2a4208d",
              "title": "59.4.11 Stop watch",
              "slug": "59-4-11-stop-watch",
              "level": 3,
              "start_page": 2655,
              "end_page": 2657,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.11 Stop watch",
              "file": "10_sections/f359e2a4208d__59-4-11-stop-watch.md",
              "children": []
            },
            {
              "id": "33df7b4fa83a",
              "title": "59.4.12 Local time, cycle time, global time, and external clock synchronization",
              "slug": "59-4-12-local-time-cycle-time-global-time-and-external-clock-synchronization",
              "level": 3,
              "start_page": 2655,
              "end_page": 2657,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.12 Local time, cycle time, global time, and external clock synchronization",
              "file": "10_sections/33df7b4fa83a__59-4-12-local-time-cycle-time-global-time-and-external-clock-synchronization.md",
              "children": [
                {
                  "id": "4fca53fbd5b6",
                  "title": "Figure 788. Cycle time and global time synchronization",
                  "slug": "figure-788-cycle-time-and-global-time-synchronization",
                  "level": 4,
                  "start_page": 2656,
                  "end_page": 2656,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.12 Local time, cycle time, global time, and external clock synchronization > Figure 788. Cycle time and global time synchronization",
                  "file": "10_sections/4fca53fbd5b6__figure-788-cycle-time-and-global-time-synchronization.md",
                  "children": []
                },
                {
                  "id": "b1eb2bd9cd94",
                  "title": "Figure 789. TTCAN level 0 and level 2 drift compensation",
                  "slug": "figure-789-ttcan-level-0-and-level-2-drift-compensation",
                  "level": 4,
                  "start_page": 2657,
                  "end_page": 2657,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.12 Local time, cycle time, global time, and external clock synchronization > Figure 789. TTCAN level 0 and level 2 drift compensation",
                  "file": "10_sections/b1eb2bd9cd94__figure-789-ttcan-level-0-and-level-2-drift-compensation.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d68d44811896",
              "title": "59.4.13 TTCAN error level",
              "slug": "59-4-13-ttcan-error-level",
              "level": 3,
              "start_page": 2658,
              "end_page": 2658,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.13 TTCAN error level",
              "file": "10_sections/d68d44811896__59-4-13-ttcan-error-level.md",
              "children": []
            },
            {
              "id": "1c6b4f4782bd",
              "title": "59.4.14 TTCAN message handling",
              "slug": "59-4-14-ttcan-message-handling",
              "level": 3,
              "start_page": 2659,
              "end_page": 2661,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.14 TTCAN message handling",
              "file": "10_sections/1c6b4f4782bd__59-4-14-ttcan-message-handling.md",
              "children": [
                {
                  "id": "84aca73a738f",
                  "title": "Table 513. Number of data bytes transmitted with a reference message",
                  "slug": "table-513-number-of-data-bytes-transmitted-with-a-reference-message",
                  "level": 4,
                  "start_page": 2659,
                  "end_page": 2661,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.14 TTCAN message handling > Table 513. Number of data bytes transmitted with a reference message",
                  "file": "10_sections/84aca73a738f__table-513-number-of-data-bytes-transmitted-with-a-reference-message.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6b08778e21ff",
              "title": "59.4.15 TTCAN interrupt and error handling",
              "slug": "59-4-15-ttcan-interrupt-and-error-handling",
              "level": 3,
              "start_page": 2662,
              "end_page": 2662,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.15 TTCAN interrupt and error handling",
              "file": "10_sections/6b08778e21ff__59-4-15-ttcan-interrupt-and-error-handling.md",
              "children": []
            },
            {
              "id": "e9594b462353",
              "title": "59.4.16 Level 0",
              "slug": "59-4-16-level-0",
              "level": 3,
              "start_page": 2663,
              "end_page": 2664,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.16 Level 0",
              "file": "10_sections/e9594b462353__59-4-16-level-0.md",
              "children": [
                {
                  "id": "1a076089fc5e",
                  "title": "Figure 790. Level 0 schedule synchronization state machine",
                  "slug": "figure-790-level-0-schedule-synchronization-state-machine",
                  "level": 4,
                  "start_page": 2664,
                  "end_page": 2664,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.16 Level 0 > Figure 790. Level 0 schedule synchronization state machine",
                  "file": "10_sections/1a076089fc5e__figure-790-level-0-schedule-synchronization-state-machine.md",
                  "children": []
                },
                {
                  "id": "d12fc3f3afe4",
                  "title": "Figure 791. Level 0 master to slave relation",
                  "slug": "figure-791-level-0-master-to-slave-relation",
                  "level": 4,
                  "start_page": 2665,
                  "end_page": 2665,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.16 Level 0 > Figure 791. Level 0 master to slave relation",
                  "file": "10_sections/d12fc3f3afe4__figure-791-level-0-master-to-slave-relation.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d44cfa8e3efd",
              "title": "59.4.17 Synchronization to external time schedule",
              "slug": "59-4-17-synchronization-to-external-time-schedule",
              "level": 3,
              "start_page": 2665,
              "end_page": 2665,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.17 Synchronization to external time schedule",
              "file": "10_sections/d44cfa8e3efd__59-4-17-synchronization-to-external-time-schedule.md",
              "children": []
            },
            {
              "id": "dbfa10ed8208",
              "title": "59.4.18 FDCAN Rx buffer and FIFO element",
              "slug": "59-4-18-fdcan-rx-buffer-and-fifo-element",
              "level": 3,
              "start_page": 2666,
              "end_page": 2667,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.18 FDCAN Rx buffer and FIFO element",
              "file": "10_sections/dbfa10ed8208__59-4-18-fdcan-rx-buffer-and-fifo-element.md",
              "children": [
                {
                  "id": "43d0e9885c03",
                  "title": "Table 514. Rx buffer and FIFO element",
                  "slug": "table-514-rx-buffer-and-fifo-element",
                  "level": 4,
                  "start_page": 2666,
                  "end_page": 2667,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.18 FDCAN Rx buffer and FIFO element > Table 514. Rx buffer and FIFO element",
                  "file": "10_sections/43d0e9885c03__table-514-rx-buffer-and-fifo-element.md",
                  "children": []
                },
                {
                  "id": "1aac3a3d4fe0",
                  "title": "Table 515. Rx buffer and FIFO element description",
                  "slug": "table-515-rx-buffer-and-fifo-element-description",
                  "level": 4,
                  "start_page": 2666,
                  "end_page": 2667,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.18 FDCAN Rx buffer and FIFO element > Table 515. Rx buffer and FIFO element description",
                  "file": "10_sections/1aac3a3d4fe0__table-515-rx-buffer-and-fifo-element-description.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4512afd4a33a",
              "title": "59.4.19 FDCAN Tx buffer element",
              "slug": "59-4-19-fdcan-tx-buffer-element",
              "level": 3,
              "start_page": 2668,
              "end_page": 2669,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.19 FDCAN Tx buffer element",
              "file": "10_sections/4512afd4a33a__59-4-19-fdcan-tx-buffer-element.md",
              "children": [
                {
                  "id": "722b499038b3",
                  "title": "Table 516. Tx buffer and FIFO element",
                  "slug": "table-516-tx-buffer-and-fifo-element",
                  "level": 4,
                  "start_page": 2668,
                  "end_page": 2669,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.19 FDCAN Tx buffer element > Table 516. Tx buffer and FIFO element",
                  "file": "10_sections/722b499038b3__table-516-tx-buffer-and-fifo-element.md",
                  "children": []
                },
                {
                  "id": "54f2bb0f45e2",
                  "title": "Table 517. Tx buffer element description",
                  "slug": "table-517-tx-buffer-element-description",
                  "level": 4,
                  "start_page": 2668,
                  "end_page": 2669,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.19 FDCAN Tx buffer element > Table 517. Tx buffer element description",
                  "file": "10_sections/54f2bb0f45e2__table-517-tx-buffer-element-description.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b06209262ecb",
              "title": "59.4.20 FDCAN Tx event FIFO element",
              "slug": "59-4-20-fdcan-tx-event-fifo-element",
              "level": 3,
              "start_page": 2670,
              "end_page": 2670,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.20 FDCAN Tx event FIFO element",
              "file": "10_sections/b06209262ecb__59-4-20-fdcan-tx-event-fifo-element.md",
              "children": [
                {
                  "id": "58d6d2c76108",
                  "title": "Table 518. Tx Event FIFO element",
                  "slug": "table-518-tx-event-fifo-element",
                  "level": 4,
                  "start_page": 2670,
                  "end_page": 2670,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.20 FDCAN Tx event FIFO element > Table 518. Tx Event FIFO element",
                  "file": "10_sections/58d6d2c76108__table-518-tx-event-fifo-element.md",
                  "children": []
                },
                {
                  "id": "9ae053f9ecdf",
                  "title": "Table 519. Tx Event FIFO element description",
                  "slug": "table-519-tx-event-fifo-element-description",
                  "level": 4,
                  "start_page": 2670,
                  "end_page": 2670,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.20 FDCAN Tx event FIFO element > Table 519. Tx Event FIFO element description",
                  "file": "10_sections/9ae053f9ecdf__table-519-tx-event-fifo-element-description.md",
                  "children": []
                }
              ]
            },
            {
              "id": "a0fb7219c97c",
              "title": "59.4.21 FDCAN standard message ID filter element",
              "slug": "59-4-21-fdcan-standard-message-id-filter-element",
              "level": 3,
              "start_page": 2671,
              "end_page": 2672,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.21 FDCAN standard message ID filter element",
              "file": "10_sections/a0fb7219c97c__59-4-21-fdcan-standard-message-id-filter-element.md",
              "children": [
                {
                  "id": "5c55fd7d7dca",
                  "title": "Table 520. Standard message ID filter element",
                  "slug": "table-520-standard-message-id-filter-element",
                  "level": 4,
                  "start_page": 2671,
                  "end_page": 2671,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.21 FDCAN standard message ID filter element > Table 520. Standard message ID filter element",
                  "file": "10_sections/5c55fd7d7dca__table-520-standard-message-id-filter-element.md",
                  "children": []
                },
                {
                  "id": "57cef1714563",
                  "title": "Table 521. Standard message ID filter element field description",
                  "slug": "table-521-standard-message-id-filter-element-field-description",
                  "level": 4,
                  "start_page": 2672,
                  "end_page": 2672,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.21 FDCAN standard message ID filter element > Table 521. Standard message ID filter element field description",
                  "file": "10_sections/57cef1714563__table-521-standard-message-id-filter-element-field-description.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3585ed7c8ed1",
              "title": "59.4.22 FDCAN extended message ID filter element",
              "slug": "59-4-22-fdcan-extended-message-id-filter-element",
              "level": 3,
              "start_page": 2673,
              "end_page": 2673,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.22 FDCAN extended message ID filter element",
              "file": "10_sections/3585ed7c8ed1__59-4-22-fdcan-extended-message-id-filter-element.md",
              "children": [
                {
                  "id": "01d5ffea4314",
                  "title": "Table 522. Extended message ID filter element",
                  "slug": "table-522-extended-message-id-filter-element",
                  "level": 4,
                  "start_page": 2673,
                  "end_page": 2673,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.22 FDCAN extended message ID filter element > Table 522. Extended message ID filter element",
                  "file": "10_sections/01d5ffea4314__table-522-extended-message-id-filter-element.md",
                  "children": []
                },
                {
                  "id": "d67b63fd5a4e",
                  "title": "Table 523. Extended message ID filter element field description",
                  "slug": "table-523-extended-message-id-filter-element-field-description",
                  "level": 4,
                  "start_page": 2673,
                  "end_page": 2673,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.22 FDCAN extended message ID filter element > Table 523. Extended message ID filter element field description",
                  "file": "10_sections/d67b63fd5a4e__table-523-extended-message-id-filter-element-field-description.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f9430eff7b72",
              "title": "59.4.23 FDCAN trigger memory element",
              "slug": "59-4-23-fdcan-trigger-memory-element",
              "level": 3,
              "start_page": 2674,
              "end_page": 2675,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.23 FDCAN trigger memory element",
              "file": "10_sections/f9430eff7b72__59-4-23-fdcan-trigger-memory-element.md",
              "children": [
                {
                  "id": "6bcc5fe7b032",
                  "title": "Table 524. Trigger memory element",
                  "slug": "table-524-trigger-memory-element",
                  "level": 4,
                  "start_page": 2674,
                  "end_page": 2675,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.23 FDCAN trigger memory element > Table 524. Trigger memory element",
                  "file": "10_sections/6bcc5fe7b032__table-524-trigger-memory-element.md",
                  "children": []
                },
                {
                  "id": "f292d7396bb4",
                  "title": "Table 525. Trigger memory element description",
                  "slug": "table-525-trigger-memory-element-description",
                  "level": 4,
                  "start_page": 2674,
                  "end_page": 2675,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.4 FDCAN functional description > 59.4.23 FDCAN trigger memory element > Table 525. Trigger memory element description",
                  "file": "10_sections/f292d7396bb4__table-525-trigger-memory-element-description.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "763396ed95f4",
          "title": "59.5 FDCAN registers",
          "slug": "59-5-fdcan-registers",
          "level": 2,
          "start_page": 2676,
          "end_page": 2716,
          "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers",
          "file": "10_sections/763396ed95f4__59-5-fdcan-registers.md",
          "children": [
            {
              "id": "cebb98d90416",
              "title": "59.5.1 FDCAN core release register (FDCAN_CREL)",
              "slug": "59-5-1-fdcan-core-release-register-fdcan-crel",
              "level": 3,
              "start_page": 2676,
              "end_page": 2676,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.1 FDCAN core release register (FDCAN_CREL)",
              "file": "10_sections/cebb98d90416__59-5-1-fdcan-core-release-register-fdcan-crel.md",
              "children": []
            },
            {
              "id": "bcab5943395a",
              "title": "59.5.2 FDCAN Endian register (FDCAN_ENDN)",
              "slug": "59-5-2-fdcan-endian-register-fdcan-endn",
              "level": 3,
              "start_page": 2676,
              "end_page": 2676,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.2 FDCAN Endian register (FDCAN_ENDN)",
              "file": "10_sections/bcab5943395a__59-5-2-fdcan-endian-register-fdcan-endn.md",
              "children": []
            },
            {
              "id": "a2a6b14660f7",
              "title": "59.5.3 FDCAN data bit timing and prescaler register (FDCAN_DBTP)",
              "slug": "59-5-3-fdcan-data-bit-timing-and-prescaler-register-fdcan-dbtp",
              "level": 3,
              "start_page": 2677,
              "end_page": 2677,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.3 FDCAN data bit timing and prescaler register (FDCAN_DBTP)",
              "file": "10_sections/a2a6b14660f7__59-5-3-fdcan-data-bit-timing-and-prescaler-register-fdcan-dbtp.md",
              "children": []
            },
            {
              "id": "9c81dd6d9acf",
              "title": "59.5.4 FDCAN test register (FDCAN_TEST)",
              "slug": "59-5-4-fdcan-test-register-fdcan-test",
              "level": 3,
              "start_page": 2678,
              "end_page": 2678,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.4 FDCAN test register (FDCAN_TEST)",
              "file": "10_sections/9c81dd6d9acf__59-5-4-fdcan-test-register-fdcan-test.md",
              "children": []
            },
            {
              "id": "73147f7b8dff",
              "title": "59.5.5 FDCAN RAM watchdog register (FDCAN_RWD)",
              "slug": "59-5-5-fdcan-ram-watchdog-register-fdcan-rwd",
              "level": 3,
              "start_page": 2678,
              "end_page": 2678,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.5 FDCAN RAM watchdog register (FDCAN_RWD)",
              "file": "10_sections/73147f7b8dff__59-5-5-fdcan-ram-watchdog-register-fdcan-rwd.md",
              "children": []
            },
            {
              "id": "4c1c39bf9111",
              "title": "59.5.6 FDCAN CC control register (FDCAN_CCCR)",
              "slug": "59-5-6-fdcan-cc-control-register-fdcan-cccr",
              "level": 3,
              "start_page": 2679,
              "end_page": 2680,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.6 FDCAN CC control register (FDCAN_CCCR)",
              "file": "10_sections/4c1c39bf9111__59-5-6-fdcan-cc-control-register-fdcan-cccr.md",
              "children": []
            },
            {
              "id": "a8e99ec4ea1f",
              "title": "59.5.7 FDCAN nominal bit timing and prescaler register (FDCAN_NBTP)",
              "slug": "59-5-7-fdcan-nominal-bit-timing-and-prescaler-register-fdcan-nbtp",
              "level": 3,
              "start_page": 2681,
              "end_page": 2681,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.7 FDCAN nominal bit timing and prescaler register (FDCAN_NBTP)",
              "file": "10_sections/a8e99ec4ea1f__59-5-7-fdcan-nominal-bit-timing-and-prescaler-register-fdcan-nbtp.md",
              "children": []
            },
            {
              "id": "6b435a7f7cd1",
              "title": "59.5.8 FDCAN timestamp counter configuration register (FDCAN_TSCC)",
              "slug": "59-5-8-fdcan-timestamp-counter-configuration-register-fdcan-tscc",
              "level": 3,
              "start_page": 2682,
              "end_page": 2682,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.8 FDCAN timestamp counter configuration register (FDCAN_TSCC)",
              "file": "10_sections/6b435a7f7cd1__59-5-8-fdcan-timestamp-counter-configuration-register-fdcan-tscc.md",
              "children": []
            },
            {
              "id": "2438e00a9815",
              "title": "59.5.9 FDCAN timestamp counter value register (FDCAN_TSCV)",
              "slug": "59-5-9-fdcan-timestamp-counter-value-register-fdcan-tscv",
              "level": 3,
              "start_page": 2683,
              "end_page": 2683,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.9 FDCAN timestamp counter value register (FDCAN_TSCV)",
              "file": "10_sections/2438e00a9815__59-5-9-fdcan-timestamp-counter-value-register-fdcan-tscv.md",
              "children": []
            },
            {
              "id": "d9882200a60d",
              "title": "59.5.10 FDCAN timeout counter configuration register (FDCAN_TOCC)",
              "slug": "59-5-10-fdcan-timeout-counter-configuration-register-fdcan-tocc",
              "level": 3,
              "start_page": 2683,
              "end_page": 2683,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.10 FDCAN timeout counter configuration register (FDCAN_TOCC)",
              "file": "10_sections/d9882200a60d__59-5-10-fdcan-timeout-counter-configuration-register-fdcan-tocc.md",
              "children": []
            },
            {
              "id": "3df184e448ce",
              "title": "59.5.11 FDCAN timeout counter value register (FDCAN_TOCV)",
              "slug": "59-5-11-fdcan-timeout-counter-value-register-fdcan-tocv",
              "level": 3,
              "start_page": 2684,
              "end_page": 2684,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.11 FDCAN timeout counter value register (FDCAN_TOCV)",
              "file": "10_sections/3df184e448ce__59-5-11-fdcan-timeout-counter-value-register-fdcan-tocv.md",
              "children": []
            },
            {
              "id": "af814d3dfc60",
              "title": "59.5.12 FDCAN error counter register (FDCAN_ECR)",
              "slug": "59-5-12-fdcan-error-counter-register-fdcan-ecr",
              "level": 3,
              "start_page": 2685,
              "end_page": 2686,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.12 FDCAN error counter register (FDCAN_ECR)",
              "file": "10_sections/af814d3dfc60__59-5-12-fdcan-error-counter-register-fdcan-ecr.md",
              "children": []
            },
            {
              "id": "323d10f957e9",
              "title": "59.5.13 FDCAN protocol status register (FDCAN_PSR)",
              "slug": "59-5-13-fdcan-protocol-status-register-fdcan-psr",
              "level": 3,
              "start_page": 2685,
              "end_page": 2686,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.13 FDCAN protocol status register (FDCAN_PSR)",
              "file": "10_sections/323d10f957e9__59-5-13-fdcan-protocol-status-register-fdcan-psr.md",
              "children": []
            },
            {
              "id": "6a06e6601bc7",
              "title": "59.5.14 FDCAN transmitter delay compensation register (FDCAN_TDCR)",
              "slug": "59-5-14-fdcan-transmitter-delay-compensation-register-fdcan-tdcr",
              "level": 3,
              "start_page": 2687,
              "end_page": 2687,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.14 FDCAN transmitter delay compensation register (FDCAN_TDCR)",
              "file": "10_sections/6a06e6601bc7__59-5-14-fdcan-transmitter-delay-compensation-register-fdcan-tdcr.md",
              "children": []
            },
            {
              "id": "c776fb53dae5",
              "title": "59.5.15 FDCAN interrupt register (FDCAN_IR)",
              "slug": "59-5-15-fdcan-interrupt-register-fdcan-ir",
              "level": 3,
              "start_page": 2688,
              "end_page": 2690,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.15 FDCAN interrupt register (FDCAN_IR)",
              "file": "10_sections/c776fb53dae5__59-5-15-fdcan-interrupt-register-fdcan-ir.md",
              "children": []
            },
            {
              "id": "dac9f89b0687",
              "title": "59.5.16 FDCAN interrupt enable register (FDCAN_IE)",
              "slug": "59-5-16-fdcan-interrupt-enable-register-fdcan-ie",
              "level": 3,
              "start_page": 2691,
              "end_page": 2692,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.16 FDCAN interrupt enable register (FDCAN_IE)",
              "file": "10_sections/dac9f89b0687__59-5-16-fdcan-interrupt-enable-register-fdcan-ie.md",
              "children": []
            },
            {
              "id": "51635aabe1c2",
              "title": "59.5.17 FDCAN interrupt line select register (FDCAN_ILS)",
              "slug": "59-5-17-fdcan-interrupt-line-select-register-fdcan-ils",
              "level": 3,
              "start_page": 2693,
              "end_page": 2693,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.17 FDCAN interrupt line select register (FDCAN_ILS)",
              "file": "10_sections/51635aabe1c2__59-5-17-fdcan-interrupt-line-select-register-fdcan-ils.md",
              "children": []
            },
            {
              "id": "03acaf67dc69",
              "title": "59.5.18 FDCAN interrupt line enable register (FDCAN_ILE)",
              "slug": "59-5-18-fdcan-interrupt-line-enable-register-fdcan-ile",
              "level": 3,
              "start_page": 2694,
              "end_page": 2694,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.18 FDCAN interrupt line enable register (FDCAN_ILE)",
              "file": "10_sections/03acaf67dc69__59-5-18-fdcan-interrupt-line-enable-register-fdcan-ile.md",
              "children": []
            },
            {
              "id": "b7cfe26a437b",
              "title": "59.5.19 FDCAN global filter configuration register (FDCAN_GFC)",
              "slug": "59-5-19-fdcan-global-filter-configuration-register-fdcan-gfc",
              "level": 3,
              "start_page": 2695,
              "end_page": 2695,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.19 FDCAN global filter configuration register (FDCAN_GFC)",
              "file": "10_sections/b7cfe26a437b__59-5-19-fdcan-global-filter-configuration-register-fdcan-gfc.md",
              "children": []
            },
            {
              "id": "71d517e0ce35",
              "title": "59.5.20 FDCAN standard ID filter configuration register (FDCAN_SIDFC)",
              "slug": "59-5-20-fdcan-standard-id-filter-configuration-register-fdcan-sidfc",
              "level": 3,
              "start_page": 2696,
              "end_page": 2696,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.20 FDCAN standard ID filter configuration register (FDCAN_SIDFC)",
              "file": "10_sections/71d517e0ce35__59-5-20-fdcan-standard-id-filter-configuration-register-fdcan-sidfc.md",
              "children": []
            },
            {
              "id": "308cc8b0094e",
              "title": "59.5.21 FDCAN extended ID filter configuration register (FDCAN_XIDFC)",
              "slug": "59-5-21-fdcan-extended-id-filter-configuration-register-fdcan-xidfc",
              "level": 3,
              "start_page": 2696,
              "end_page": 2696,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.21 FDCAN extended ID filter configuration register (FDCAN_XIDFC)",
              "file": "10_sections/308cc8b0094e__59-5-21-fdcan-extended-id-filter-configuration-register-fdcan-xidfc.md",
              "children": []
            },
            {
              "id": "2146066d8ace",
              "title": "59.5.22 FDCAN extended ID and mask register (FDCAN_XIDAM)",
              "slug": "59-5-22-fdcan-extended-id-and-mask-register-fdcan-xidam",
              "level": 3,
              "start_page": 2697,
              "end_page": 2697,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.22 FDCAN extended ID and mask register (FDCAN_XIDAM)",
              "file": "10_sections/2146066d8ace__59-5-22-fdcan-extended-id-and-mask-register-fdcan-xidam.md",
              "children": []
            },
            {
              "id": "c7effd0e9652",
              "title": "59.5.23 FDCAN high priority message status register (FDCAN_HPMS)",
              "slug": "59-5-23-fdcan-high-priority-message-status-register-fdcan-hpms",
              "level": 3,
              "start_page": 2698,
              "end_page": 2698,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.23 FDCAN high priority message status register (FDCAN_HPMS)",
              "file": "10_sections/c7effd0e9652__59-5-23-fdcan-high-priority-message-status-register-fdcan-hpms.md",
              "children": []
            },
            {
              "id": "af0c90b99c35",
              "title": "59.5.24 FDCAN new data 1 register (FDCAN_NDAT1)",
              "slug": "59-5-24-fdcan-new-data-1-register-fdcan-ndat1",
              "level": 3,
              "start_page": 2698,
              "end_page": 2698,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.24 FDCAN new data 1 register (FDCAN_NDAT1)",
              "file": "10_sections/af0c90b99c35__59-5-24-fdcan-new-data-1-register-fdcan-ndat1.md",
              "children": []
            },
            {
              "id": "f9d19b209cb0",
              "title": "59.5.25 FDCAN new data 2 register (FDCAN_NDAT2)",
              "slug": "59-5-25-fdcan-new-data-2-register-fdcan-ndat2",
              "level": 3,
              "start_page": 2699,
              "end_page": 2699,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.25 FDCAN new data 2 register (FDCAN_NDAT2)",
              "file": "10_sections/f9d19b209cb0__59-5-25-fdcan-new-data-2-register-fdcan-ndat2.md",
              "children": []
            },
            {
              "id": "6de4f948a9d8",
              "title": "59.5.26 FDCAN Rx FIFO 0 configuration register (FDCAN_RXF0C)",
              "slug": "59-5-26-fdcan-rx-fifo-0-configuration-register-fdcan-rxf0c",
              "level": 3,
              "start_page": 2699,
              "end_page": 2699,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.26 FDCAN Rx FIFO 0 configuration register (FDCAN_RXF0C)",
              "file": "10_sections/6de4f948a9d8__59-5-26-fdcan-rx-fifo-0-configuration-register-fdcan-rxf0c.md",
              "children": []
            },
            {
              "id": "3c050d7f8d86",
              "title": "59.5.27 FDCAN Rx FIFO 0 status register (FDCAN_RXF0S)",
              "slug": "59-5-27-fdcan-rx-fifo-0-status-register-fdcan-rxf0s",
              "level": 3,
              "start_page": 2700,
              "end_page": 2700,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.27 FDCAN Rx FIFO 0 status register (FDCAN_RXF0S)",
              "file": "10_sections/3c050d7f8d86__59-5-27-fdcan-rx-fifo-0-status-register-fdcan-rxf0s.md",
              "children": []
            },
            {
              "id": "24e05a09eff9",
              "title": "59.5.28 FDCAN Rx FIFO 0 acknowledge register (FDCAN_RXF0A)",
              "slug": "59-5-28-fdcan-rx-fifo-0-acknowledge-register-fdcan-rxf0a",
              "level": 3,
              "start_page": 2701,
              "end_page": 2701,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.28 FDCAN Rx FIFO 0 acknowledge register (FDCAN_RXF0A)",
              "file": "10_sections/24e05a09eff9__59-5-28-fdcan-rx-fifo-0-acknowledge-register-fdcan-rxf0a.md",
              "children": []
            },
            {
              "id": "503384607a9c",
              "title": "59.5.29 FDCAN Rx buffer configuration register (FDCAN_RXBC)",
              "slug": "59-5-29-fdcan-rx-buffer-configuration-register-fdcan-rxbc",
              "level": 3,
              "start_page": 2701,
              "end_page": 2701,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.29 FDCAN Rx buffer configuration register (FDCAN_RXBC)",
              "file": "10_sections/503384607a9c__59-5-29-fdcan-rx-buffer-configuration-register-fdcan-rxbc.md",
              "children": []
            },
            {
              "id": "b1ef4efe7e98",
              "title": "59.5.30 FDCAN Rx FIFO 1 configuration register (FDCAN_RXF1C)",
              "slug": "59-5-30-fdcan-rx-fifo-1-configuration-register-fdcan-rxf1c",
              "level": 3,
              "start_page": 2702,
              "end_page": 2702,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.30 FDCAN Rx FIFO 1 configuration register (FDCAN_RXF1C)",
              "file": "10_sections/b1ef4efe7e98__59-5-30-fdcan-rx-fifo-1-configuration-register-fdcan-rxf1c.md",
              "children": []
            },
            {
              "id": "d1f25345de5e",
              "title": "59.5.31 FDCAN Rx FIFO 1 status register (FDCAN_RXF1S)",
              "slug": "59-5-31-fdcan-rx-fifo-1-status-register-fdcan-rxf1s",
              "level": 3,
              "start_page": 2703,
              "end_page": 2703,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.31 FDCAN Rx FIFO 1 status register (FDCAN_RXF1S)",
              "file": "10_sections/d1f25345de5e__59-5-31-fdcan-rx-fifo-1-status-register-fdcan-rxf1s.md",
              "children": []
            },
            {
              "id": "fc2ee36c2331",
              "title": "59.5.32 FDCAN Rx FIFO 1 acknowledge register (FDCAN_RXF1A)",
              "slug": "59-5-32-fdcan-rx-fifo-1-acknowledge-register-fdcan-rxf1a",
              "level": 3,
              "start_page": 2704,
              "end_page": 2704,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.32 FDCAN Rx FIFO 1 acknowledge register (FDCAN_RXF1A)",
              "file": "10_sections/fc2ee36c2331__59-5-32-fdcan-rx-fifo-1-acknowledge-register-fdcan-rxf1a.md",
              "children": []
            },
            {
              "id": "43210b0fc64f",
              "title": "59.5.33 FDCAN Rx buffer element size configuration register (FDCAN_RXESC)",
              "slug": "59-5-33-fdcan-rx-buffer-element-size-configuration-register-fdcan-rxesc",
              "level": 3,
              "start_page": 2704,
              "end_page": 2704,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.33 FDCAN Rx buffer element size configuration register (FDCAN_RXESC)",
              "file": "10_sections/43210b0fc64f__59-5-33-fdcan-rx-buffer-element-size-configuration-register-fdcan-rxesc.md",
              "children": []
            },
            {
              "id": "8f9ae3b85adb",
              "title": "59.5.34 FDCAN Tx buffer configuration register (FDCAN_TXBC)",
              "slug": "59-5-34-fdcan-tx-buffer-configuration-register-fdcan-txbc",
              "level": 3,
              "start_page": 2705,
              "end_page": 2705,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.34 FDCAN Tx buffer configuration register (FDCAN_TXBC)",
              "file": "10_sections/8f9ae3b85adb__59-5-34-fdcan-tx-buffer-configuration-register-fdcan-txbc.md",
              "children": []
            },
            {
              "id": "befde6eeb717",
              "title": "59.5.35 FDCAN Tx FIFO/queue status register (FDCAN_TXFQS)",
              "slug": "59-5-35-fdcan-tx-fifo-queue-status-register-fdcan-txfqs",
              "level": 3,
              "start_page": 2706,
              "end_page": 2706,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.35 FDCAN Tx FIFO/queue status register (FDCAN_TXFQS)",
              "file": "10_sections/befde6eeb717__59-5-35-fdcan-tx-fifo-queue-status-register-fdcan-txfqs.md",
              "children": []
            },
            {
              "id": "7276353caf9d",
              "title": "59.5.36 FDCAN Tx buffer element size configuration register (FDCAN_TXESC)",
              "slug": "59-5-36-fdcan-tx-buffer-element-size-configuration-register-fdcan-txesc",
              "level": 3,
              "start_page": 2707,
              "end_page": 2707,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.36 FDCAN Tx buffer element size configuration register (FDCAN_TXESC)",
              "file": "10_sections/7276353caf9d__59-5-36-fdcan-tx-buffer-element-size-configuration-register-fdcan-txesc.md",
              "children": []
            },
            {
              "id": "1006d86adf47",
              "title": "59.5.37 FDCAN Tx buffer request pending register (FDCAN_TXBRP)",
              "slug": "59-5-37-fdcan-tx-buffer-request-pending-register-fdcan-txbrp",
              "level": 3,
              "start_page": 2707,
              "end_page": 2707,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.37 FDCAN Tx buffer request pending register (FDCAN_TXBRP)",
              "file": "10_sections/1006d86adf47__59-5-37-fdcan-tx-buffer-request-pending-register-fdcan-txbrp.md",
              "children": []
            },
            {
              "id": "9ec4e79d1ed1",
              "title": "59.5.38 FDCAN Tx buffer add request register (FDCAN_TXBAR)",
              "slug": "59-5-38-fdcan-tx-buffer-add-request-register-fdcan-txbar",
              "level": 3,
              "start_page": 2708,
              "end_page": 2708,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.38 FDCAN Tx buffer add request register (FDCAN_TXBAR)",
              "file": "10_sections/9ec4e79d1ed1__59-5-38-fdcan-tx-buffer-add-request-register-fdcan-txbar.md",
              "children": []
            },
            {
              "id": "9ef50c1106f1",
              "title": "59.5.39 FDCAN Tx buffer cancellation request register (FDCAN_TXBCR)",
              "slug": "59-5-39-fdcan-tx-buffer-cancellation-request-register-fdcan-txbcr",
              "level": 3,
              "start_page": 2709,
              "end_page": 2709,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.39 FDCAN Tx buffer cancellation request register (FDCAN_TXBCR)",
              "file": "10_sections/9ef50c1106f1__59-5-39-fdcan-tx-buffer-cancellation-request-register-fdcan-txbcr.md",
              "children": []
            },
            {
              "id": "026231eebb10",
              "title": "59.5.40 FDCAN Tx buffer transmission occurred register (FDCAN_TXBTO)",
              "slug": "59-5-40-fdcan-tx-buffer-transmission-occurred-register-fdcan-txbto",
              "level": 3,
              "start_page": 2709,
              "end_page": 2709,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.40 FDCAN Tx buffer transmission occurred register (FDCAN_TXBTO)",
              "file": "10_sections/026231eebb10__59-5-40-fdcan-tx-buffer-transmission-occurred-register-fdcan-txbto.md",
              "children": []
            },
            {
              "id": "7303ec3fd608",
              "title": "59.5.41 FDCAN Tx buffer cancellation finished register (FDCAN_TXBCF)",
              "slug": "59-5-41-fdcan-tx-buffer-cancellation-finished-register-fdcan-txbcf",
              "level": 3,
              "start_page": 2710,
              "end_page": 2710,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.41 FDCAN Tx buffer cancellation finished register (FDCAN_TXBCF)",
              "file": "10_sections/7303ec3fd608__59-5-41-fdcan-tx-buffer-cancellation-finished-register-fdcan-txbcf.md",
              "children": []
            },
            {
              "id": "46b56c1217ed",
              "title": "59.5.42 FDCAN Tx buffer transmission interrupt enable register (FDCAN_TXBTIE)",
              "slug": "59-5-42-fdcan-tx-buffer-transmission-interrupt-enable-register-fdcan-txbtie",
              "level": 3,
              "start_page": 2710,
              "end_page": 2710,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.42 FDCAN Tx buffer transmission interrupt enable register (FDCAN_TXBTIE)",
              "file": "10_sections/46b56c1217ed__59-5-42-fdcan-tx-buffer-transmission-interrupt-enable-register-fdcan-txbtie.md",
              "children": []
            },
            {
              "id": "d6e1f6a274f9",
              "title": "59.5.43 FDCAN Tx buffer cancellation finished interrupt enable register (FDCAN_TXBCIE)",
              "slug": "59-5-43-fdcan-tx-buffer-cancellation-finished-interrupt-enable-register-fdcan-txbcie",
              "level": 3,
              "start_page": 2711,
              "end_page": 2711,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.43 FDCAN Tx buffer cancellation finished interrupt enable register (FDCAN_TXBCIE)",
              "file": "10_sections/d6e1f6a274f9__59-5-43-fdcan-tx-buffer-cancellation-finished-interrupt-enable-register-fdcan-txbcie.md",
              "children": []
            },
            {
              "id": "8b7bb292186a",
              "title": "59.5.44 FDCAN Tx event FIFO configuration register (FDCAN_TXEFC)",
              "slug": "59-5-44-fdcan-tx-event-fifo-configuration-register-fdcan-txefc",
              "level": 3,
              "start_page": 2711,
              "end_page": 2711,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.44 FDCAN Tx event FIFO configuration register (FDCAN_TXEFC)",
              "file": "10_sections/8b7bb292186a__59-5-44-fdcan-tx-event-fifo-configuration-register-fdcan-txefc.md",
              "children": []
            },
            {
              "id": "753837919128",
              "title": "59.5.45 FDCAN Tx event FIFO status register (FDCAN_TXEFS)",
              "slug": "59-5-45-fdcan-tx-event-fifo-status-register-fdcan-txefs",
              "level": 3,
              "start_page": 2712,
              "end_page": 2712,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.45 FDCAN Tx event FIFO status register (FDCAN_TXEFS)",
              "file": "10_sections/753837919128__59-5-45-fdcan-tx-event-fifo-status-register-fdcan-txefs.md",
              "children": []
            },
            {
              "id": "9c78f531cdb5",
              "title": "59.5.46 FDCAN Tx event FIFO acknowledge register (FDCAN_TXEFA)",
              "slug": "59-5-46-fdcan-tx-event-fifo-acknowledge-register-fdcan-txefa",
              "level": 3,
              "start_page": 2713,
              "end_page": 2716,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.46 FDCAN Tx event FIFO acknowledge register (FDCAN_TXEFA)",
              "file": "10_sections/9c78f531cdb5__59-5-46-fdcan-tx-event-fifo-acknowledge-register-fdcan-txefa.md",
              "children": []
            },
            {
              "id": "1199842646f9",
              "title": "59.5.47 FDCAN register map",
              "slug": "59-5-47-fdcan-register-map",
              "level": 3,
              "start_page": 2713,
              "end_page": 2716,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.47 FDCAN register map",
              "file": "10_sections/1199842646f9__59-5-47-fdcan-register-map.md",
              "children": [
                {
                  "id": "7132e19266f8",
                  "title": "Table 526. FDCAN register map and reset values",
                  "slug": "table-526-fdcan-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2713,
                  "end_page": 2716,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.5 FDCAN registers > 59.5.47 FDCAN register map > Table 526. FDCAN register map and reset values",
                  "file": "10_sections/7132e19266f8__table-526-fdcan-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "52bb55b6f688",
          "title": "59.6 TTCAN registers",
          "slug": "59-6-ttcan-registers",
          "level": 2,
          "start_page": 2717,
          "end_page": 2736,
          "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers",
          "file": "10_sections/52bb55b6f688__59-6-ttcan-registers.md",
          "children": [
            {
              "id": "f759712c05cf",
              "title": "59.6.1 FDCAN TT trigger memory configuration register (FDCAN_TTTMC)",
              "slug": "59-6-1-fdcan-tt-trigger-memory-configuration-register-fdcan-tttmc",
              "level": 3,
              "start_page": 2717,
              "end_page": 2717,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.1 FDCAN TT trigger memory configuration register (FDCAN_TTTMC)",
              "file": "10_sections/f759712c05cf__59-6-1-fdcan-tt-trigger-memory-configuration-register-fdcan-tttmc.md",
              "children": []
            },
            {
              "id": "19ffc743ad08",
              "title": "59.6.2 FDCAN TT reference message configuration register (FDCAN_TTRMC)",
              "slug": "59-6-2-fdcan-tt-reference-message-configuration-register-fdcan-ttrmc",
              "level": 3,
              "start_page": 2717,
              "end_page": 2717,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.2 FDCAN TT reference message configuration register (FDCAN_TTRMC)",
              "file": "10_sections/19ffc743ad08__59-6-2-fdcan-tt-reference-message-configuration-register-fdcan-ttrmc.md",
              "children": []
            },
            {
              "id": "d5319d81401f",
              "title": "59.6.3 FDCAN TT operation configuration register (FDCAN_TTOCF)",
              "slug": "59-6-3-fdcan-tt-operation-configuration-register-fdcan-ttocf",
              "level": 3,
              "start_page": 2718,
              "end_page": 2719,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.3 FDCAN TT operation configuration register (FDCAN_TTOCF)",
              "file": "10_sections/d5319d81401f__59-6-3-fdcan-tt-operation-configuration-register-fdcan-ttocf.md",
              "children": []
            },
            {
              "id": "a7608bec4790",
              "title": "59.6.4 FDCAN TT matrix limits register (FDCAN_TTMLM)",
              "slug": "59-6-4-fdcan-tt-matrix-limits-register-fdcan-ttmlm",
              "level": 3,
              "start_page": 2720,
              "end_page": 2720,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.4 FDCAN TT matrix limits register (FDCAN_TTMLM)",
              "file": "10_sections/a7608bec4790__59-6-4-fdcan-tt-matrix-limits-register-fdcan-ttmlm.md",
              "children": []
            },
            {
              "id": "47ef7019ec13",
              "title": "59.6.5 FDCAN TUR configuration register (FDCAN_TURCF)",
              "slug": "59-6-5-fdcan-tur-configuration-register-fdcan-turcf",
              "level": 3,
              "start_page": 2721,
              "end_page": 2721,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.5 FDCAN TUR configuration register (FDCAN_TURCF)",
              "file": "10_sections/47ef7019ec13__59-6-5-fdcan-tur-configuration-register-fdcan-turcf.md",
              "children": []
            },
            {
              "id": "b749b8af2767",
              "title": "59.6.6 FDCAN TT operation control register (FDCAN_TTOCN)",
              "slug": "59-6-6-fdcan-tt-operation-control-register-fdcan-ttocn",
              "level": 3,
              "start_page": 2722,
              "end_page": 2723,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.6 FDCAN TT operation control register (FDCAN_TTOCN)",
              "file": "10_sections/b749b8af2767__59-6-6-fdcan-tt-operation-control-register-fdcan-ttocn.md",
              "children": []
            },
            {
              "id": "bf0580e9a0d7",
              "title": "59.6.7 FDCAN TT global time preset register (FDCAN_TTGTP)",
              "slug": "59-6-7-fdcan-tt-global-time-preset-register-fdcan-ttgtp",
              "level": 3,
              "start_page": 2724,
              "end_page": 2724,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.7 FDCAN TT global time preset register (FDCAN_TTGTP)",
              "file": "10_sections/bf0580e9a0d7__59-6-7-fdcan-tt-global-time-preset-register-fdcan-ttgtp.md",
              "children": []
            },
            {
              "id": "2cdcd6d46f8e",
              "title": "59.6.8 FDCAN TT time mark register (FDCAN_TTTMK)",
              "slug": "59-6-8-fdcan-tt-time-mark-register-fdcan-tttmk",
              "level": 3,
              "start_page": 2724,
              "end_page": 2724,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.8 FDCAN TT time mark register (FDCAN_TTTMK)",
              "file": "10_sections/2cdcd6d46f8e__59-6-8-fdcan-tt-time-mark-register-fdcan-tttmk.md",
              "children": []
            },
            {
              "id": "1182add16837",
              "title": "59.6.9 FDCAN TT interrupt register (FDCAN_TTIR)",
              "slug": "59-6-9-fdcan-tt-interrupt-register-fdcan-ttir",
              "level": 3,
              "start_page": 2725,
              "end_page": 2726,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.9 FDCAN TT interrupt register (FDCAN_TTIR)",
              "file": "10_sections/1182add16837__59-6-9-fdcan-tt-interrupt-register-fdcan-ttir.md",
              "children": []
            },
            {
              "id": "e98e2cdde4aa",
              "title": "59.6.10 FDCAN TT interrupt enable register (FDCAN_TTIE)",
              "slug": "59-6-10-fdcan-tt-interrupt-enable-register-fdcan-ttie",
              "level": 3,
              "start_page": 2727,
              "end_page": 2728,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.10 FDCAN TT interrupt enable register (FDCAN_TTIE)",
              "file": "10_sections/e98e2cdde4aa__59-6-10-fdcan-tt-interrupt-enable-register-fdcan-ttie.md",
              "children": []
            },
            {
              "id": "6a545c5a6fc7",
              "title": "59.6.11 FDCAN TT interrupt line select register (FDCAN_TTILS)",
              "slug": "59-6-11-fdcan-tt-interrupt-line-select-register-fdcan-ttils",
              "level": 3,
              "start_page": 2729,
              "end_page": 2729,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.11 FDCAN TT interrupt line select register (FDCAN_TTILS)",
              "file": "10_sections/6a545c5a6fc7__59-6-11-fdcan-tt-interrupt-line-select-register-fdcan-ttils.md",
              "children": []
            },
            {
              "id": "651f7c423d36",
              "title": "59.6.12 FDCAN TT operation status register (FDCAN_TTOST)",
              "slug": "59-6-12-fdcan-tt-operation-status-register-fdcan-ttost",
              "level": 3,
              "start_page": 2730,
              "end_page": 2731,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.12 FDCAN TT operation status register (FDCAN_TTOST)",
              "file": "10_sections/651f7c423d36__59-6-12-fdcan-tt-operation-status-register-fdcan-ttost.md",
              "children": []
            },
            {
              "id": "6ee7d4442474",
              "title": "59.6.13 FDCAN TUR numerator actual register (FDCAN_TURNA)",
              "slug": "59-6-13-fdcan-tur-numerator-actual-register-fdcan-turna",
              "level": 3,
              "start_page": 2732,
              "end_page": 2732,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.13 FDCAN TUR numerator actual register (FDCAN_TURNA)",
              "file": "10_sections/6ee7d4442474__59-6-13-fdcan-tur-numerator-actual-register-fdcan-turna.md",
              "children": []
            },
            {
              "id": "7a3efcb7f08f",
              "title": "59.6.14 FDCAN TT local and global time register (FDCAN_TTLGT)",
              "slug": "59-6-14-fdcan-tt-local-and-global-time-register-fdcan-ttlgt",
              "level": 3,
              "start_page": 2733,
              "end_page": 2733,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.14 FDCAN TT local and global time register (FDCAN_TTLGT)",
              "file": "10_sections/7a3efcb7f08f__59-6-14-fdcan-tt-local-and-global-time-register-fdcan-ttlgt.md",
              "children": []
            },
            {
              "id": "a1f4f30fa070",
              "title": "59.6.15 FDCAN TT cycle time and count register (FDCAN_TTCTC)",
              "slug": "59-6-15-fdcan-tt-cycle-time-and-count-register-fdcan-ttctc",
              "level": 3,
              "start_page": 2733,
              "end_page": 2733,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.15 FDCAN TT cycle time and count register (FDCAN_TTCTC)",
              "file": "10_sections/a1f4f30fa070__59-6-15-fdcan-tt-cycle-time-and-count-register-fdcan-ttctc.md",
              "children": []
            },
            {
              "id": "b7dd2430236a",
              "title": "59.6.16 FDCAN TT capture time register (FDCAN_TTCPT)",
              "slug": "59-6-16-fdcan-tt-capture-time-register-fdcan-ttcpt",
              "level": 3,
              "start_page": 2734,
              "end_page": 2734,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.16 FDCAN TT capture time register (FDCAN_TTCPT)",
              "file": "10_sections/b7dd2430236a__59-6-16-fdcan-tt-capture-time-register-fdcan-ttcpt.md",
              "children": []
            },
            {
              "id": "c9b34cc064bd",
              "title": "59.6.17 FDCAN TT cycle sync mark register (FDCAN_TTCSM)",
              "slug": "59-6-17-fdcan-tt-cycle-sync-mark-register-fdcan-ttcsm",
              "level": 3,
              "start_page": 2734,
              "end_page": 2734,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.17 FDCAN TT cycle sync mark register (FDCAN_TTCSM)",
              "file": "10_sections/c9b34cc064bd__59-6-17-fdcan-tt-cycle-sync-mark-register-fdcan-ttcsm.md",
              "children": []
            },
            {
              "id": "878ce2e20e03",
              "title": "59.6.18 FDCAN TT trigger select register (FDCAN_TTTS)",
              "slug": "59-6-18-fdcan-tt-trigger-select-register-fdcan-ttts",
              "level": 3,
              "start_page": 2735,
              "end_page": 2736,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.18 FDCAN TT trigger select register (FDCAN_TTTS)",
              "file": "10_sections/878ce2e20e03__59-6-18-fdcan-tt-trigger-select-register-fdcan-ttts.md",
              "children": []
            },
            {
              "id": "5d15ace9f36b",
              "title": "59.6.19 FDCAN TT register map",
              "slug": "59-6-19-fdcan-tt-register-map",
              "level": 3,
              "start_page": 2735,
              "end_page": 2736,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.19 FDCAN TT register map",
              "file": "10_sections/5d15ace9f36b__59-6-19-fdcan-tt-register-map.md",
              "children": [
                {
                  "id": "ba956d94a07b",
                  "title": "Table 527. FDCAN TT register map and reset values",
                  "slug": "table-527-fdcan-tt-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2735,
                  "end_page": 2736,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.6 TTCAN registers > 59.6.19 FDCAN TT register map > Table 527. FDCAN TT register map and reset values",
                  "file": "10_sections/ba956d94a07b__table-527-fdcan-tt-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "f40813836aa8",
          "title": "59.7 CCU registers",
          "slug": "59-7-ccu-registers",
          "level": 2,
          "start_page": 2737,
          "end_page": 2742,
          "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.7 CCU registers",
          "file": "10_sections/f40813836aa8__59-7-ccu-registers.md",
          "children": [
            {
              "id": "23652f03ceaa",
              "title": "59.7.1 Clock calibration unit core release register (FDCAN_CCU_CREL)",
              "slug": "59-7-1-clock-calibration-unit-core-release-register-fdcan-ccu-crel",
              "level": 3,
              "start_page": 2737,
              "end_page": 2738,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.7 CCU registers > 59.7.1 Clock calibration unit core release register (FDCAN_CCU_CREL)",
              "file": "10_sections/23652f03ceaa__59-7-1-clock-calibration-unit-core-release-register-fdcan-ccu-crel.md",
              "children": []
            },
            {
              "id": "33cc5316b8a5",
              "title": "59.7.2 Calibration configuration register (FDCAN_CCU_CCFG)",
              "slug": "59-7-2-calibration-configuration-register-fdcan-ccu-ccfg",
              "level": 3,
              "start_page": 2737,
              "end_page": 2738,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.7 CCU registers > 59.7.2 Calibration configuration register (FDCAN_CCU_CCFG)",
              "file": "10_sections/33cc5316b8a5__59-7-2-calibration-configuration-register-fdcan-ccu-ccfg.md",
              "children": []
            },
            {
              "id": "fd4ab87c857f",
              "title": "59.7.3 Calibration status register (FDCAN_CCU_CSTAT)",
              "slug": "59-7-3-calibration-status-register-fdcan-ccu-cstat",
              "level": 3,
              "start_page": 2739,
              "end_page": 2739,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.7 CCU registers > 59.7.3 Calibration status register (FDCAN_CCU_CSTAT)",
              "file": "10_sections/fd4ab87c857f__59-7-3-calibration-status-register-fdcan-ccu-cstat.md",
              "children": []
            },
            {
              "id": "7aa73ab45c0e",
              "title": "59.7.4 Calibration watchdog register (FDCAN_CCU_CWD)",
              "slug": "59-7-4-calibration-watchdog-register-fdcan-ccu-cwd",
              "level": 3,
              "start_page": 2739,
              "end_page": 2739,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.7 CCU registers > 59.7.4 Calibration watchdog register (FDCAN_CCU_CWD)",
              "file": "10_sections/7aa73ab45c0e__59-7-4-calibration-watchdog-register-fdcan-ccu-cwd.md",
              "children": []
            },
            {
              "id": "7ef33f9b8fd7",
              "title": "59.7.5 Clock calibration unit interrupt register (FDCAN_CCU_IR)",
              "slug": "59-7-5-clock-calibration-unit-interrupt-register-fdcan-ccu-ir",
              "level": 3,
              "start_page": 2740,
              "end_page": 2740,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.7 CCU registers > 59.7.5 Clock calibration unit interrupt register (FDCAN_CCU_IR)",
              "file": "10_sections/7ef33f9b8fd7__59-7-5-clock-calibration-unit-interrupt-register-fdcan-ccu-ir.md",
              "children": []
            },
            {
              "id": "7bd64b6c19bd",
              "title": "59.7.6 Clock calibration unit interrupt enable register (FDCAN_CCU_IE)",
              "slug": "59-7-6-clock-calibration-unit-interrupt-enable-register-fdcan-ccu-ie",
              "level": 3,
              "start_page": 2741,
              "end_page": 2742,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.7 CCU registers > 59.7.6 Clock calibration unit interrupt enable register (FDCAN_CCU_IE)",
              "file": "10_sections/7bd64b6c19bd__59-7-6-clock-calibration-unit-interrupt-enable-register-fdcan-ccu-ie.md",
              "children": []
            },
            {
              "id": "2a63d1843a46",
              "title": "59.7.7 CCU register map",
              "slug": "59-7-7-ccu-register-map",
              "level": 3,
              "start_page": 2741,
              "end_page": 2742,
              "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.7 CCU registers > 59.7.7 CCU register map",
              "file": "10_sections/2a63d1843a46__59-7-7-ccu-register-map.md",
              "children": [
                {
                  "id": "8daa7ca723bf",
                  "title": "Table 528. CCU register map and reset values",
                  "slug": "table-528-ccu-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2741,
                  "end_page": 2742,
                  "breadcrumb": "59 Controller area network with flexible data rate (FDCAN) > 59.7 CCU registers > 59.7.7 CCU register map > Table 528. CCU register map and reset values",
                  "file": "10_sections/8daa7ca723bf__table-528-ccu-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "86e5913a6a62",
      "title": "60 USB on-the-go high-speed (OTG_HS)",
      "slug": "60-usb-on-the-go-high-speed-otg-hs",
      "level": 1,
      "start_page": 2743,
      "end_page": 2930,
      "breadcrumb": "60 USB on-the-go high-speed (OTG_HS)",
      "file": "10_sections/86e5913a6a62__60-usb-on-the-go-high-speed-otg-hs.md",
      "children": [
        {
          "id": "26ab1564e52c",
          "title": "60.1 Introduction",
          "slug": "60-1-introduction",
          "level": 2,
          "start_page": 2743,
          "end_page": 2743,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.1 Introduction",
          "file": "10_sections/26ab1564e52c__60-1-introduction.md",
          "children": [
            {
              "id": "8a08c549eedd",
              "title": "Table 529. OTG_HS speeds supported",
              "slug": "table-529-otg-hs-speeds-supported",
              "level": 3,
              "start_page": 2744,
              "end_page": 2744,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.1 Introduction > Table 529. OTG_HS speeds supported",
              "file": "10_sections/8a08c549eedd__table-529-otg-hs-speeds-supported.md",
              "children": []
            }
          ]
        },
        {
          "id": "cd8a5aa0df22",
          "title": "60.2 OTG_HS main features",
          "slug": "60-2-otg-hs-main-features",
          "level": 2,
          "start_page": 2744,
          "end_page": 2745,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.2 OTG_HS main features",
          "file": "10_sections/cd8a5aa0df22__60-2-otg-hs-main-features.md",
          "children": [
            {
              "id": "746f70de5339",
              "title": "60.2.1 General features",
              "slug": "60-2-1-general-features",
              "level": 3,
              "start_page": 2744,
              "end_page": 2744,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.2 OTG_HS main features > 60.2.1 General features",
              "file": "10_sections/746f70de5339__60-2-1-general-features.md",
              "children": []
            },
            {
              "id": "dab697ac7f31",
              "title": "60.2.2 Host-mode features",
              "slug": "60-2-2-host-mode-features",
              "level": 3,
              "start_page": 2745,
              "end_page": 2745,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.2 OTG_HS main features > 60.2.2 Host-mode features",
              "file": "10_sections/dab697ac7f31__60-2-2-host-mode-features.md",
              "children": []
            },
            {
              "id": "2e1ec11df16b",
              "title": "60.2.3 Peripheral-mode features",
              "slug": "60-2-3-peripheral-mode-features",
              "level": 3,
              "start_page": 2745,
              "end_page": 2745,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.2 OTG_HS main features > 60.2.3 Peripheral-mode features",
              "file": "10_sections/2e1ec11df16b__60-2-3-peripheral-mode-features.md",
              "children": []
            }
          ]
        },
        {
          "id": "dcf9d15f1683",
          "title": "60.3 OTG_HS implementation",
          "slug": "60-3-otg-hs-implementation",
          "level": 2,
          "start_page": 2746,
          "end_page": 2749,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.3 OTG_HS implementation",
          "file": "10_sections/dcf9d15f1683__60-3-otg-hs-implementation.md",
          "children": [
            {
              "id": "1ddedd472e8f",
              "title": "Table 530. OTG_HS implementation",
              "slug": "table-530-otg-hs-implementation",
              "level": 3,
              "start_page": 2746,
              "end_page": 2747,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.3 OTG_HS implementation > Table 530. OTG_HS implementation",
              "file": "10_sections/1ddedd472e8f__table-530-otg-hs-implementation.md",
              "children": []
            }
          ]
        },
        {
          "id": "8ffd320b50fa",
          "title": "60.4 OTG_HS functional description",
          "slug": "60-4-otg-hs-functional-description",
          "level": 2,
          "start_page": 2746,
          "end_page": 2749,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.4 OTG_HS functional description",
          "file": "10_sections/8ffd320b50fa__60-4-otg-hs-functional-description.md",
          "children": [
            {
              "id": "4542105f2a3b",
              "title": "60.4.1 OTG_HS block diagram",
              "slug": "60-4-1-otg-hs-block-diagram",
              "level": 3,
              "start_page": 2746,
              "end_page": 2747,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.4 OTG_HS functional description > 60.4.1 OTG_HS block diagram",
              "file": "10_sections/4542105f2a3b__60-4-1-otg-hs-block-diagram.md",
              "children": [
                {
                  "id": "d4ab7c3e69bb",
                  "title": "Figure 792. USB1 OTG_HS high-speed block diagram (OTG_HS1)",
                  "slug": "figure-792-usb1-otg-hs-high-speed-block-diagram-otg-hs1",
                  "level": 4,
                  "start_page": 2747,
                  "end_page": 2747,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.4 OTG_HS functional description > 60.4.1 OTG_HS block diagram > Figure 792. USB1 OTG_HS high-speed block diagram (OTG_HS1)",
                  "file": "10_sections/d4ab7c3e69bb__figure-792-usb1-otg-hs-high-speed-block-diagram-otg-hs1.md",
                  "children": []
                },
                {
                  "id": "30a2dee13cca",
                  "title": "Figure 793. USB2 OTG_HS high-speed block diagram (OTG_HS2)",
                  "slug": "figure-793-usb2-otg-hs-high-speed-block-diagram-otg-hs2",
                  "level": 4,
                  "start_page": 2747,
                  "end_page": 2747,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.4 OTG_HS functional description > 60.4.1 OTG_HS block diagram > Figure 793. USB2 OTG_HS high-speed block diagram (OTG_HS2)",
                  "file": "10_sections/30a2dee13cca__figure-793-usb2-otg-hs-high-speed-block-diagram-otg-hs2.md",
                  "children": []
                }
              ]
            },
            {
              "id": "76c3659a6b8b",
              "title": "60.4.2 OTG_HS pin and internal signals",
              "slug": "60-4-2-otg-hs-pin-and-internal-signals",
              "level": 3,
              "start_page": 2748,
              "end_page": 2748,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.4 OTG_HS functional description > 60.4.2 OTG_HS pin and internal signals",
              "file": "10_sections/76c3659a6b8b__60-4-2-otg-hs-pin-and-internal-signals.md",
              "children": [
                {
                  "id": "b40c994ad6f0",
                  "title": "Table 531. OTG_FS input/output pins",
                  "slug": "table-531-otg-fs-input-output-pins",
                  "level": 4,
                  "start_page": 2748,
                  "end_page": 2748,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.4 OTG_HS functional description > 60.4.2 OTG_HS pin and internal signals > Table 531. OTG_FS input/output pins",
                  "file": "10_sections/b40c994ad6f0__table-531-otg-fs-input-output-pins.md",
                  "children": []
                },
                {
                  "id": "a8a6c35305e7",
                  "title": "Table 532. OTG_HS input/output pins",
                  "slug": "table-532-otg-hs-input-output-pins",
                  "level": 4,
                  "start_page": 2748,
                  "end_page": 2748,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.4 OTG_HS functional description > 60.4.2 OTG_HS pin and internal signals > Table 532. OTG_HS input/output pins",
                  "file": "10_sections/a8a6c35305e7__table-532-otg-hs-input-output-pins.md",
                  "children": []
                },
                {
                  "id": "cd8887376d53",
                  "title": "Table 533. OTG_HS input/output signals",
                  "slug": "table-533-otg-hs-input-output-signals",
                  "level": 4,
                  "start_page": 2748,
                  "end_page": 2748,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.4 OTG_HS functional description > 60.4.2 OTG_HS pin and internal signals > Table 533. OTG_HS input/output signals",
                  "file": "10_sections/cd8887376d53__table-533-otg-hs-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c5eecd356c74",
              "title": "60.4.3 OTG_HS core",
              "slug": "60-4-3-otg-hs-core",
              "level": 3,
              "start_page": 2748,
              "end_page": 2748,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.4 OTG_HS functional description > 60.4.3 OTG_HS core",
              "file": "10_sections/c5eecd356c74__60-4-3-otg-hs-core.md",
              "children": []
            },
            {
              "id": "1d6976c1fd46",
              "title": "60.4.4 Embedded full-speed OTG PHY connected to OTG_HS",
              "slug": "60-4-4-embedded-full-speed-otg-phy-connected-to-otg-hs",
              "level": 3,
              "start_page": 2749,
              "end_page": 2749,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.4 OTG_HS functional description > 60.4.4 Embedded full-speed OTG PHY connected to OTG_HS",
              "file": "10_sections/1d6976c1fd46__60-4-4-embedded-full-speed-otg-phy-connected-to-otg-hs.md",
              "children": []
            },
            {
              "id": "f62de5618cb7",
              "title": "60.4.5 OTG detections",
              "slug": "60-4-5-otg-detections",
              "level": 3,
              "start_page": 2749,
              "end_page": 2749,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.4 OTG_HS functional description > 60.4.5 OTG detections",
              "file": "10_sections/f62de5618cb7__60-4-5-otg-detections.md",
              "children": []
            },
            {
              "id": "8d7dae14a647",
              "title": "60.4.6 High-speed OTG PHY connected to OTG_HS",
              "slug": "60-4-6-high-speed-otg-phy-connected-to-otg-hs",
              "level": 3,
              "start_page": 2749,
              "end_page": 2749,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.4 OTG_HS functional description > 60.4.6 High-speed OTG PHY connected to OTG_HS",
              "file": "10_sections/8d7dae14a647__60-4-6-high-speed-otg-phy-connected-to-otg-hs.md",
              "children": []
            }
          ]
        },
        {
          "id": "c9469d167c90",
          "title": "60.5 OTG_HS dual role device (DRD)",
          "slug": "60-5-otg-hs-dual-role-device-drd",
          "level": 2,
          "start_page": 2750,
          "end_page": 2750,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.5 OTG_HS dual role device (DRD)",
          "file": "10_sections/c9469d167c90__60-5-otg-hs-dual-role-device-drd.md",
          "children": [
            {
              "id": "2b4b2786d013",
              "title": "Figure 794. OTG_HS A-B device connection",
              "slug": "figure-794-otg-hs-a-b-device-connection",
              "level": 3,
              "start_page": 2750,
              "end_page": 2750,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.5 OTG_HS dual role device (DRD) > Figure 794. OTG_HS A-B device connection",
              "file": "10_sections/2b4b2786d013__figure-794-otg-hs-a-b-device-connection.md",
              "children": []
            },
            {
              "id": "fe3bd29a247a",
              "title": "60.5.1 ID line detection",
              "slug": "60-5-1-id-line-detection",
              "level": 3,
              "start_page": 2750,
              "end_page": 2750,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.5 OTG_HS dual role device (DRD) > 60.5.1 ID line detection",
              "file": "10_sections/fe3bd29a247a__60-5-1-id-line-detection.md",
              "children": []
            },
            {
              "id": "42aaa19cf897",
              "title": "60.5.2 HNP dual role device",
              "slug": "60-5-2-hnp-dual-role-device",
              "level": 3,
              "start_page": 2750,
              "end_page": 2750,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.5 OTG_HS dual role device (DRD) > 60.5.2 HNP dual role device",
              "file": "10_sections/42aaa19cf897__60-5-2-hnp-dual-role-device.md",
              "children": []
            },
            {
              "id": "6df2dd543448",
              "title": "60.5.3 SRP dual role device",
              "slug": "60-5-3-srp-dual-role-device",
              "level": 3,
              "start_page": 2751,
              "end_page": 2751,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.5 OTG_HS dual role device (DRD) > 60.5.3 SRP dual role device",
              "file": "10_sections/6df2dd543448__60-5-3-srp-dual-role-device.md",
              "children": []
            }
          ]
        },
        {
          "id": "9db20a2b5d8e",
          "title": "60.6 OTG_HS as a USB peripheral",
          "slug": "60-6-otg-hs-as-a-usb-peripheral",
          "level": 2,
          "start_page": 2751,
          "end_page": 2754,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.6 OTG_HS as a USB peripheral",
          "file": "10_sections/9db20a2b5d8e__60-6-otg-hs-as-a-usb-peripheral.md",
          "children": [
            {
              "id": "33e24519b98b",
              "title": "Figure 795. OTG_HS peripheral-only connection",
              "slug": "figure-795-otg-hs-peripheral-only-connection",
              "level": 3,
              "start_page": 2752,
              "end_page": 2752,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.6 OTG_HS as a USB peripheral > Figure 795. OTG_HS peripheral-only connection",
              "file": "10_sections/33e24519b98b__figure-795-otg-hs-peripheral-only-connection.md",
              "children": []
            },
            {
              "id": "46c8049ac65c",
              "title": "60.6.1 SRP-capable peripheral",
              "slug": "60-6-1-srp-capable-peripheral",
              "level": 3,
              "start_page": 2752,
              "end_page": 2752,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.6 OTG_HS as a USB peripheral > 60.6.1 SRP-capable peripheral",
              "file": "10_sections/46c8049ac65c__60-6-1-srp-capable-peripheral.md",
              "children": []
            },
            {
              "id": "dde72bae8344",
              "title": "60.6.2 Peripheral states",
              "slug": "60-6-2-peripheral-states",
              "level": 3,
              "start_page": 2752,
              "end_page": 2752,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.6 OTG_HS as a USB peripheral > 60.6.2 Peripheral states",
              "file": "10_sections/dde72bae8344__60-6-2-peripheral-states.md",
              "children": []
            },
            {
              "id": "d1378628c55d",
              "title": "60.6.3 Peripheral endpoints",
              "slug": "60-6-3-peripheral-endpoints",
              "level": 3,
              "start_page": 2753,
              "end_page": 2754,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.6 OTG_HS as a USB peripheral > 60.6.3 Peripheral endpoints",
              "file": "10_sections/d1378628c55d__60-6-3-peripheral-endpoints.md",
              "children": []
            }
          ]
        },
        {
          "id": "9ed3f686f105",
          "title": "60.7 OTG_HS as a USB host",
          "slug": "60-7-otg-hs-as-a-usb-host",
          "level": 2,
          "start_page": 2755,
          "end_page": 2759,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.7 OTG_HS as a USB host",
          "file": "10_sections/9ed3f686f105__60-7-otg-hs-as-a-usb-host.md",
          "children": [
            {
              "id": "52bf48844030",
              "title": "Figure 796. OTG_HS host-only connection",
              "slug": "figure-796-otg-hs-host-only-connection",
              "level": 3,
              "start_page": 2756,
              "end_page": 2757,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.7 OTG_HS as a USB host > Figure 796. OTG_HS host-only connection",
              "file": "10_sections/52bf48844030__figure-796-otg-hs-host-only-connection.md",
              "children": []
            },
            {
              "id": "c7393fe833cf",
              "title": "60.7.1 SRP-capable host",
              "slug": "60-7-1-srp-capable-host",
              "level": 3,
              "start_page": 2756,
              "end_page": 2757,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.7 OTG_HS as a USB host > 60.7.1 SRP-capable host",
              "file": "10_sections/c7393fe833cf__60-7-1-srp-capable-host.md",
              "children": []
            },
            {
              "id": "b0e8999098aa",
              "title": "60.7.2 USB host states",
              "slug": "60-7-2-usb-host-states",
              "level": 3,
              "start_page": 2756,
              "end_page": 2757,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.7 OTG_HS as a USB host > 60.7.2 USB host states",
              "file": "10_sections/b0e8999098aa__60-7-2-usb-host-states.md",
              "children": []
            },
            {
              "id": "ef51dab6c163",
              "title": "60.7.3 Host channels",
              "slug": "60-7-3-host-channels",
              "level": 3,
              "start_page": 2758,
              "end_page": 2758,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.7 OTG_HS as a USB host > 60.7.3 Host channels",
              "file": "10_sections/ef51dab6c163__60-7-3-host-channels.md",
              "children": []
            },
            {
              "id": "cb9e52ece8d8",
              "title": "60.7.4 Host scheduler",
              "slug": "60-7-4-host-scheduler",
              "level": 3,
              "start_page": 2759,
              "end_page": 2759,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.7 OTG_HS as a USB host > 60.7.4 Host scheduler",
              "file": "10_sections/cb9e52ece8d8__60-7-4-host-scheduler.md",
              "children": []
            }
          ]
        },
        {
          "id": "0096da7c18ca",
          "title": "60.8 OTG_HS SOF trigger",
          "slug": "60-8-otg-hs-sof-trigger",
          "level": 2,
          "start_page": 2760,
          "end_page": 2760,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.8 OTG_HS SOF trigger",
          "file": "10_sections/0096da7c18ca__60-8-otg-hs-sof-trigger.md",
          "children": [
            {
              "id": "5e17d58e7cc7",
              "title": "Figure 797. SOF connectivity (SOF trigger output to TIM and ITR1 connection)",
              "slug": "figure-797-sof-connectivity-sof-trigger-output-to-tim-and-itr1-connection",
              "level": 3,
              "start_page": 2760,
              "end_page": 2760,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.8 OTG_HS SOF trigger > Figure 797. SOF connectivity (SOF trigger output to TIM and ITR1 connection)",
              "file": "10_sections/5e17d58e7cc7__figure-797-sof-connectivity-sof-trigger-output-to-tim-and-itr1-connection.md",
              "children": []
            },
            {
              "id": "91f1d1e6127a",
              "title": "60.8.1 Host SOFs",
              "slug": "60-8-1-host-sofs",
              "level": 3,
              "start_page": 2760,
              "end_page": 2760,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.8 OTG_HS SOF trigger > 60.8.1 Host SOFs",
              "file": "10_sections/91f1d1e6127a__60-8-1-host-sofs.md",
              "children": []
            },
            {
              "id": "7198ee57f4ff",
              "title": "60.8.2 Peripheral SOFs",
              "slug": "60-8-2-peripheral-sofs",
              "level": 3,
              "start_page": 2760,
              "end_page": 2760,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.8 OTG_HS SOF trigger > 60.8.2 Peripheral SOFs",
              "file": "10_sections/7198ee57f4ff__60-8-2-peripheral-sofs.md",
              "children": []
            }
          ]
        },
        {
          "id": "506b13222966",
          "title": "60.9 OTG_HS low-power modes",
          "slug": "60-9-otg-hs-low-power-modes",
          "level": 2,
          "start_page": 2761,
          "end_page": 2761,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.9 OTG_HS low-power modes",
          "file": "10_sections/506b13222966__60-9-otg-hs-low-power-modes.md",
          "children": [
            {
              "id": "b2e7ec61b66c",
              "title": "Table 534. Compatibility of STM32 low power modes with the OTG",
              "slug": "table-534-compatibility-of-stm32-low-power-modes-with-the-otg",
              "level": 3,
              "start_page": 2761,
              "end_page": 2761,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.9 OTG_HS low-power modes > Table 534. Compatibility of STM32 low power modes with the OTG",
              "file": "10_sections/b2e7ec61b66c__table-534-compatibility-of-stm32-low-power-modes-with-the-otg.md",
              "children": []
            }
          ]
        },
        {
          "id": "1dfa4fc78aa6",
          "title": "60.10 OTG_HS Dynamic update of the OTG_HFIR register",
          "slug": "60-10-otg-hs-dynamic-update-of-the-otg-hfir-register",
          "level": 2,
          "start_page": 2762,
          "end_page": 2766,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.10 OTG_HS Dynamic update of the OTG_HFIR register",
          "file": "10_sections/1dfa4fc78aa6__60-10-otg-hs-dynamic-update-of-the-otg-hfir-register.md",
          "children": [
            {
              "id": "8faa5267d513",
              "title": "Figure 798. Updating OTG_HFIR dynamically (RLDCTRL = 1)",
              "slug": "figure-798-updating-otg-hfir-dynamically-rldctrl-1",
              "level": 3,
              "start_page": 2762,
              "end_page": 2762,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.10 OTG_HS Dynamic update of the OTG_HFIR register > Figure 798. Updating OTG_HFIR dynamically (RLDCTRL = 1)",
              "file": "10_sections/8faa5267d513__figure-798-updating-otg-hfir-dynamically-rldctrl-1.md",
              "children": []
            }
          ]
        },
        {
          "id": "14a9d107f245",
          "title": "60.11 OTG_HS data FIFOs",
          "slug": "60-11-otg-hs-data-fifos",
          "level": 2,
          "start_page": 2762,
          "end_page": 2766,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.11 OTG_HS data FIFOs",
          "file": "10_sections/14a9d107f245__60-11-otg-hs-data-fifos.md",
          "children": [
            {
              "id": "1bfffda7f627",
              "title": "60.11.1 Peripheral FIFO architecture",
              "slug": "60-11-1-peripheral-fifo-architecture",
              "level": 3,
              "start_page": 2763,
              "end_page": 2763,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.11 OTG_HS data FIFOs > 60.11.1 Peripheral FIFO architecture",
              "file": "10_sections/1bfffda7f627__60-11-1-peripheral-fifo-architecture.md",
              "children": [
                {
                  "id": "d8ba3e732c6d",
                  "title": "Figure 799. Device-mode FIFO address mapping and AHB FIFO access mapping",
                  "slug": "figure-799-device-mode-fifo-address-mapping-and-ahb-fifo-access-mapping",
                  "level": 4,
                  "start_page": 2763,
                  "end_page": 2763,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.11 OTG_HS data FIFOs > 60.11.1 Peripheral FIFO architecture > Figure 799. Device-mode FIFO address mapping and AHB FIFO access mapping",
                  "file": "10_sections/d8ba3e732c6d__figure-799-device-mode-fifo-address-mapping-and-ahb-fifo-access-mapping.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4b75010df8d2",
              "title": "60.11.2 Host FIFO architecture",
              "slug": "60-11-2-host-fifo-architecture",
              "level": 3,
              "start_page": 2764,
              "end_page": 2764,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.11 OTG_HS data FIFOs > 60.11.2 Host FIFO architecture",
              "file": "10_sections/4b75010df8d2__60-11-2-host-fifo-architecture.md",
              "children": [
                {
                  "id": "a0336b7a544e",
                  "title": "Figure 800. Host-mode FIFO address mapping and AHB FIFO access mapping",
                  "slug": "figure-800-host-mode-fifo-address-mapping-and-ahb-fifo-access-mapping",
                  "level": 4,
                  "start_page": 2764,
                  "end_page": 2764,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.11 OTG_HS data FIFOs > 60.11.2 Host FIFO architecture > Figure 800. Host-mode FIFO address mapping and AHB FIFO access mapping",
                  "file": "10_sections/a0336b7a544e__figure-800-host-mode-fifo-address-mapping-and-ahb-fifo-access-mapping.md",
                  "children": []
                }
              ]
            },
            {
              "id": "bcd48d8910dc",
              "title": "60.11.3 FIFO RAM allocation",
              "slug": "60-11-3-fifo-ram-allocation",
              "level": 3,
              "start_page": 2765,
              "end_page": 2766,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.11 OTG_HS data FIFOs > 60.11.3 FIFO RAM allocation",
              "file": "10_sections/bcd48d8910dc__60-11-3-fifo-ram-allocation.md",
              "children": []
            }
          ]
        },
        {
          "id": "1bc946dbbd3b",
          "title": "60.12 OTG_HS interrupts",
          "slug": "60-12-otg-hs-interrupts",
          "level": 2,
          "start_page": 2767,
          "end_page": 2768,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.12 OTG_HS interrupts",
          "file": "10_sections/1bc946dbbd3b__60-12-otg-hs-interrupts.md",
          "children": [
            {
              "id": "cb6c38d9ad60",
              "title": "Figure 801. Interrupt hierarchy",
              "slug": "figure-801-interrupt-hierarchy",
              "level": 3,
              "start_page": 2768,
              "end_page": 2768,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.12 OTG_HS interrupts > Figure 801. Interrupt hierarchy",
              "file": "10_sections/cb6c38d9ad60__figure-801-interrupt-hierarchy.md",
              "children": []
            }
          ]
        },
        {
          "id": "e75ace9a88a4",
          "title": "60.13 OTG_HS control and status registers",
          "slug": "60-13-otg-hs-control-and-status-registers",
          "level": 2,
          "start_page": 2769,
          "end_page": 2773,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.13 OTG_HS control and status registers",
          "file": "10_sections/e75ace9a88a4__60-13-otg-hs-control-and-status-registers.md",
          "children": [
            {
              "id": "e89d6ddda628",
              "title": "60.13.1 CSR memory map",
              "slug": "60-13-1-csr-memory-map",
              "level": 3,
              "start_page": 2769,
              "end_page": 2773,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.13 OTG_HS control and status registers > 60.13.1 CSR memory map",
              "file": "10_sections/e89d6ddda628__60-13-1-csr-memory-map.md",
              "children": [
                {
                  "id": "36cae49a75c0",
                  "title": "Table 535. Core global control and status registers (CSRs)",
                  "slug": "table-535-core-global-control-and-status-registers-csrs",
                  "level": 4,
                  "start_page": 2769,
                  "end_page": 2769,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.13 OTG_HS control and status registers > 60.13.1 CSR memory map > Table 535. Core global control and status registers (CSRs)",
                  "file": "10_sections/36cae49a75c0__table-535-core-global-control-and-status-registers-csrs.md",
                  "children": []
                },
                {
                  "id": "04e20239ec3b",
                  "title": "Table 536. Host-mode control and status registers (CSRs)",
                  "slug": "table-536-host-mode-control-and-status-registers-csrs",
                  "level": 4,
                  "start_page": 2770,
                  "end_page": 2771,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.13 OTG_HS control and status registers > 60.13.1 CSR memory map > Table 536. Host-mode control and status registers (CSRs)",
                  "file": "10_sections/04e20239ec3b__table-536-host-mode-control-and-status-registers-csrs.md",
                  "children": []
                },
                {
                  "id": "641a46ad0a75",
                  "title": "Table 537. Device-mode control and status registers",
                  "slug": "table-537-device-mode-control-and-status-registers",
                  "level": 4,
                  "start_page": 2772,
                  "end_page": 2773,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.13 OTG_HS control and status registers > 60.13.1 CSR memory map > Table 537. Device-mode control and status registers",
                  "file": "10_sections/641a46ad0a75__table-537-device-mode-control-and-status-registers.md",
                  "children": []
                },
                {
                  "id": "c69a793aa266",
                  "title": "Table 538. Data FIFO (DFIFO) access register map",
                  "slug": "table-538-data-fifo-dfifo-access-register-map",
                  "level": 4,
                  "start_page": 2774,
                  "end_page": 2776,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.13 OTG_HS control and status registers > 60.13.1 CSR memory map > Table 538. Data FIFO (DFIFO) access register map",
                  "file": "10_sections/c69a793aa266__table-538-data-fifo-dfifo-access-register-map.md",
                  "children": []
                },
                {
                  "id": "c138ec18ba1c",
                  "title": "Table 539. Power and clock gating control and status registers",
                  "slug": "table-539-power-and-clock-gating-control-and-status-registers",
                  "level": 4,
                  "start_page": 2774,
                  "end_page": 2776,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.13 OTG_HS control and status registers > 60.13.1 CSR memory map > Table 539. Power and clock gating control and status registers",
                  "file": "10_sections/c138ec18ba1c__table-539-power-and-clock-gating-control-and-status-registers.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "f96bd5af2c07",
          "title": "60.14 OTG_HS registers",
          "slug": "60-14-otg-hs-registers",
          "level": 2,
          "start_page": 2774,
          "end_page": 2867,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers",
          "file": "10_sections/f96bd5af2c07__60-14-otg-hs-registers.md",
          "children": [
            {
              "id": "1d92272eea89",
              "title": "60.14.1 OTG control and status register (OTG_GOTGCTL)",
              "slug": "60-14-1-otg-control-and-status-register-otg-gotgctl",
              "level": 3,
              "start_page": 2774,
              "end_page": 2776,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.1 OTG control and status register (OTG_GOTGCTL)",
              "file": "10_sections/1d92272eea89__60-14-1-otg-control-and-status-register-otg-gotgctl.md",
              "children": []
            },
            {
              "id": "f7659087e6c1",
              "title": "60.14.2 OTG interrupt register (OTG_GOTGINT)",
              "slug": "60-14-2-otg-interrupt-register-otg-gotgint",
              "level": 3,
              "start_page": 2777,
              "end_page": 2778,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.2 OTG interrupt register (OTG_GOTGINT)",
              "file": "10_sections/f7659087e6c1__60-14-2-otg-interrupt-register-otg-gotgint.md",
              "children": []
            },
            {
              "id": "241850483aa7",
              "title": "60.14.3 OTG AHB configuration register (OTG_GAHBCFG)",
              "slug": "60-14-3-otg-ahb-configuration-register-otg-gahbcfg",
              "level": 3,
              "start_page": 2779,
              "end_page": 2779,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.3 OTG AHB configuration register (OTG_GAHBCFG)",
              "file": "10_sections/241850483aa7__60-14-3-otg-ahb-configuration-register-otg-gahbcfg.md",
              "children": []
            },
            {
              "id": "24d2c0527aba",
              "title": "60.14.4 OTG USB configuration register (OTG_GUSBCFG)",
              "slug": "60-14-4-otg-usb-configuration-register-otg-gusbcfg",
              "level": 3,
              "start_page": 2780,
              "end_page": 2782,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.4 OTG USB configuration register (OTG_GUSBCFG)",
              "file": "10_sections/24d2c0527aba__60-14-4-otg-usb-configuration-register-otg-gusbcfg.md",
              "children": [
                {
                  "id": "400a100695c1",
                  "title": "Table 540. TRDT values",
                  "slug": "table-540-trdt-values",
                  "level": 4,
                  "start_page": 2783,
                  "end_page": 2785,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.4 OTG USB configuration register (OTG_GUSBCFG) > Table 540. TRDT values",
                  "file": "10_sections/400a100695c1__table-540-trdt-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "612f0c350b28",
              "title": "60.14.5 OTG reset register (OTG_GRSTCTL)",
              "slug": "60-14-5-otg-reset-register-otg-grstctl",
              "level": 3,
              "start_page": 2783,
              "end_page": 2785,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.5 OTG reset register (OTG_GRSTCTL)",
              "file": "10_sections/612f0c350b28__60-14-5-otg-reset-register-otg-grstctl.md",
              "children": []
            },
            {
              "id": "4369f87a36ee",
              "title": "60.14.6 OTG core interrupt register (OTG_GINTSTS)",
              "slug": "60-14-6-otg-core-interrupt-register-otg-gintsts",
              "level": 3,
              "start_page": 2786,
              "end_page": 2789,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.6 OTG core interrupt register (OTG_GINTSTS)",
              "file": "10_sections/4369f87a36ee__60-14-6-otg-core-interrupt-register-otg-gintsts.md",
              "children": []
            },
            {
              "id": "819ae76347e6",
              "title": "60.14.7 OTG interrupt mask register (OTG_GINTMSK)",
              "slug": "60-14-7-otg-interrupt-mask-register-otg-gintmsk",
              "level": 3,
              "start_page": 2790,
              "end_page": 2793,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.7 OTG interrupt mask register (OTG_GINTMSK)",
              "file": "10_sections/819ae76347e6__60-14-7-otg-interrupt-mask-register-otg-gintmsk.md",
              "children": []
            },
            {
              "id": "02cc3325500e",
              "title": "60.14.8 OTG receive status debug read register (OTG_GRXSTSR)",
              "slug": "60-14-8-otg-receive-status-debug-read-register-otg-grxstsr",
              "level": 3,
              "start_page": 2794,
              "end_page": 2794,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.8 OTG receive status debug read register (OTG_GRXSTSR)",
              "file": "10_sections/02cc3325500e__60-14-8-otg-receive-status-debug-read-register-otg-grxstsr.md",
              "children": []
            },
            {
              "id": "c5bddac45df0",
              "title": "60.14.9 OTG receive status debug read [alternate] (OTG_GRXSTSR)",
              "slug": "60-14-9-otg-receive-status-debug-read-alternate-otg-grxstsr",
              "level": 3,
              "start_page": 2795,
              "end_page": 2795,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.9 OTG receive status debug read [alternate] (OTG_GRXSTSR)",
              "file": "10_sections/c5bddac45df0__60-14-9-otg-receive-status-debug-read-alternate-otg-grxstsr.md",
              "children": []
            },
            {
              "id": "630ace5802e5",
              "title": "60.14.10 OTG status read and pop registers (OTG_GRXSTSP)",
              "slug": "60-14-10-otg-status-read-and-pop-registers-otg-grxstsp",
              "level": 3,
              "start_page": 2796,
              "end_page": 2796,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.10 OTG status read and pop registers (OTG_GRXSTSP)",
              "file": "10_sections/630ace5802e5__60-14-10-otg-status-read-and-pop-registers-otg-grxstsp.md",
              "children": []
            },
            {
              "id": "4f9d90e6dbb9",
              "title": "60.14.11 OTG status read and pop registers [alternate] (OTG_GRXSTSP)",
              "slug": "60-14-11-otg-status-read-and-pop-registers-alternate-otg-grxstsp",
              "level": 3,
              "start_page": 2797,
              "end_page": 2797,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.11 OTG status read and pop registers [alternate] (OTG_GRXSTSP)",
              "file": "10_sections/4f9d90e6dbb9__60-14-11-otg-status-read-and-pop-registers-alternate-otg-grxstsp.md",
              "children": []
            },
            {
              "id": "9f8a67b80be6",
              "title": "60.14.12 OTG receive FIFO size register (OTG_GRXFSIZ)",
              "slug": "60-14-12-otg-receive-fifo-size-register-otg-grxfsiz",
              "level": 3,
              "start_page": 2798,
              "end_page": 2798,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.12 OTG receive FIFO size register (OTG_GRXFSIZ)",
              "file": "10_sections/9f8a67b80be6__60-14-12-otg-receive-fifo-size-register-otg-grxfsiz.md",
              "children": []
            },
            {
              "id": "5ba60c2a2a1d",
              "title": "60.14.13 OTG host non-periodic transmit FIFO size register (OTG_HNPTXFSIZ)/Endpoint 0 Transmit FIFO size (OTG_DIEPTXF0)",
              "slug": "60-14-13-otg-host-non-periodic-transmit-fifo-size-register-otg-hnptxfsiz-endpoint-0-transmit-fifo-size-otg-dieptxf0",
              "level": 3,
              "start_page": 2798,
              "end_page": 2798,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.13 OTG host non-periodic transmit FIFO size register (OTG_HNPTXFSIZ)/Endpoint 0 Transmit FIFO size (OTG_DIEPTXF0)",
              "file": "10_sections/5ba60c2a2a1d__60-14-13-otg-host-non-periodic-transmit-fifo-size-register-otg-hnptxfsiz-endpoint-0-transmit-fifo-size-otg-dieptxf0.md",
              "children": []
            },
            {
              "id": "f9f1c2ecf4ec",
              "title": "60.14.14 OTG non-periodic transmit FIFO/queue status register (OTG_HNPTXSTS)",
              "slug": "60-14-14-otg-non-periodic-transmit-fifo-queue-status-register-otg-hnptxsts",
              "level": 3,
              "start_page": 2799,
              "end_page": 2799,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.14 OTG non-periodic transmit FIFO/queue status register (OTG_HNPTXSTS)",
              "file": "10_sections/f9f1c2ecf4ec__60-14-14-otg-non-periodic-transmit-fifo-queue-status-register-otg-hnptxsts.md",
              "children": []
            },
            {
              "id": "0610a892479f",
              "title": "60.14.15 OTG general core configuration register (OTG_GCCFG)",
              "slug": "60-14-15-otg-general-core-configuration-register-otg-gccfg",
              "level": 3,
              "start_page": 2800,
              "end_page": 2801,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.15 OTG general core configuration register (OTG_GCCFG)",
              "file": "10_sections/0610a892479f__60-14-15-otg-general-core-configuration-register-otg-gccfg.md",
              "children": []
            },
            {
              "id": "afe9e72b104a",
              "title": "60.14.16 OTG core ID register (OTG_CID)",
              "slug": "60-14-16-otg-core-id-register-otg-cid",
              "level": 3,
              "start_page": 2802,
              "end_page": 2805,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.16 OTG core ID register (OTG_CID)",
              "file": "10_sections/afe9e72b104a__60-14-16-otg-core-id-register-otg-cid.md",
              "children": []
            },
            {
              "id": "8ef4bc1a7638",
              "title": "60.14.17 OTG core LPM configuration register (OTG_GLPMCFG)",
              "slug": "60-14-17-otg-core-lpm-configuration-register-otg-glpmcfg",
              "level": 3,
              "start_page": 2802,
              "end_page": 2805,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.17 OTG core LPM configuration register (OTG_GLPMCFG)",
              "file": "10_sections/8ef4bc1a7638__60-14-17-otg-core-lpm-configuration-register-otg-glpmcfg.md",
              "children": []
            },
            {
              "id": "ad564d686499",
              "title": "60.14.18 OTG host periodic transmit FIFO size register (OTG_HPTXFSIZ)",
              "slug": "60-14-18-otg-host-periodic-transmit-fifo-size-register-otg-hptxfsiz",
              "level": 3,
              "start_page": 2806,
              "end_page": 2806,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.18 OTG host periodic transmit FIFO size register (OTG_HPTXFSIZ)",
              "file": "10_sections/ad564d686499__60-14-18-otg-host-periodic-transmit-fifo-size-register-otg-hptxfsiz.md",
              "children": []
            },
            {
              "id": "79f113c717f1",
              "title": "60.14.19 OTG device IN endpoint transmit FIFO x size register (OTG_DIEPTXFx)",
              "slug": "60-14-19-otg-device-in-endpoint-transmit-fifo-x-size-register-otg-dieptxfx",
              "level": 3,
              "start_page": 2806,
              "end_page": 2806,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.19 OTG device IN endpoint transmit FIFO x size register (OTG_DIEPTXFx)",
              "file": "10_sections/79f113c717f1__60-14-19-otg-device-in-endpoint-transmit-fifo-x-size-register-otg-dieptxfx.md",
              "children": []
            },
            {
              "id": "29400a3054bf",
              "title": "60.14.20 Host-mode registers",
              "slug": "60-14-20-host-mode-registers",
              "level": 3,
              "start_page": 2807,
              "end_page": 2807,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.20 Host-mode registers",
              "file": "10_sections/29400a3054bf__60-14-20-host-mode-registers.md",
              "children": []
            },
            {
              "id": "71c66dd69085",
              "title": "60.14.21 OTG host configuration register (OTG_HCFG)",
              "slug": "60-14-21-otg-host-configuration-register-otg-hcfg",
              "level": 3,
              "start_page": 2807,
              "end_page": 2807,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.21 OTG host configuration register (OTG_HCFG)",
              "file": "10_sections/71c66dd69085__60-14-21-otg-host-configuration-register-otg-hcfg.md",
              "children": []
            },
            {
              "id": "b7be6524ea16",
              "title": "60.14.22 OTG host frame interval register (OTG_HFIR)",
              "slug": "60-14-22-otg-host-frame-interval-register-otg-hfir",
              "level": 3,
              "start_page": 2808,
              "end_page": 2808,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.22 OTG host frame interval register (OTG_HFIR)",
              "file": "10_sections/b7be6524ea16__60-14-22-otg-host-frame-interval-register-otg-hfir.md",
              "children": []
            },
            {
              "id": "2fc577115f84",
              "title": "60.14.23 OTG host frame number/frame time remaining register (OTG_HFNUM)",
              "slug": "60-14-23-otg-host-frame-number-frame-time-remaining-register-otg-hfnum",
              "level": 3,
              "start_page": 2809,
              "end_page": 2809,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.23 OTG host frame number/frame time remaining register (OTG_HFNUM)",
              "file": "10_sections/2fc577115f84__60-14-23-otg-host-frame-number-frame-time-remaining-register-otg-hfnum.md",
              "children": []
            },
            {
              "id": "2dfb71859664",
              "title": "60.14.24 OTG_Host periodic transmit FIFO/queue status register (OTG_HPTXSTS)",
              "slug": "60-14-24-otg-host-periodic-transmit-fifo-queue-status-register-otg-hptxsts",
              "level": 3,
              "start_page": 2810,
              "end_page": 2810,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.24 OTG_Host periodic transmit FIFO/queue status register (OTG_HPTXSTS)",
              "file": "10_sections/2dfb71859664__60-14-24-otg-host-periodic-transmit-fifo-queue-status-register-otg-hptxsts.md",
              "children": []
            },
            {
              "id": "f04f77120457",
              "title": "60.14.25 OTG host all channels interrupt register (OTG_HAINT)",
              "slug": "60-14-25-otg-host-all-channels-interrupt-register-otg-haint",
              "level": 3,
              "start_page": 2811,
              "end_page": 2811,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.25 OTG host all channels interrupt register (OTG_HAINT)",
              "file": "10_sections/f04f77120457__60-14-25-otg-host-all-channels-interrupt-register-otg-haint.md",
              "children": []
            },
            {
              "id": "b8850cf4bd63",
              "title": "60.14.26 OTG host all channels interrupt mask register (OTG_HAINTMSK)",
              "slug": "60-14-26-otg-host-all-channels-interrupt-mask-register-otg-haintmsk",
              "level": 3,
              "start_page": 2811,
              "end_page": 2811,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.26 OTG host all channels interrupt mask register (OTG_HAINTMSK)",
              "file": "10_sections/b8850cf4bd63__60-14-26-otg-host-all-channels-interrupt-mask-register-otg-haintmsk.md",
              "children": []
            },
            {
              "id": "f4bb442499e3",
              "title": "60.14.27 OTG host frame list base address register (OTG_HFLBADDR)",
              "slug": "60-14-27-otg-host-frame-list-base-address-register-otg-hflbaddr",
              "level": 3,
              "start_page": 2812,
              "end_page": 2814,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.27 OTG host frame list base address register (OTG_HFLBADDR)",
              "file": "10_sections/f4bb442499e3__60-14-27-otg-host-frame-list-base-address-register-otg-hflbaddr.md",
              "children": []
            },
            {
              "id": "4a3bbf19b91a",
              "title": "60.14.28 OTG host port control and status register (OTG_HPRT)",
              "slug": "60-14-28-otg-host-port-control-and-status-register-otg-hprt",
              "level": 3,
              "start_page": 2812,
              "end_page": 2814,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.28 OTG host port control and status register (OTG_HPRT)",
              "file": "10_sections/4a3bbf19b91a__60-14-28-otg-host-port-control-and-status-register-otg-hprt.md",
              "children": []
            },
            {
              "id": "d4fa5f8d4bb6",
              "title": "60.14.29 OTG host channel x characteristics register (OTG_HCCHARx)",
              "slug": "60-14-29-otg-host-channel-x-characteristics-register-otg-hccharx",
              "level": 3,
              "start_page": 2815,
              "end_page": 2815,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.29 OTG host channel x characteristics register (OTG_HCCHARx)",
              "file": "10_sections/d4fa5f8d4bb6__60-14-29-otg-host-channel-x-characteristics-register-otg-hccharx.md",
              "children": []
            },
            {
              "id": "aa0abb3bcfe1",
              "title": "60.14.30 OTG host channel x split control register (OTG_HCSPLTx)",
              "slug": "60-14-30-otg-host-channel-x-split-control-register-otg-hcspltx",
              "level": 3,
              "start_page": 2816,
              "end_page": 2816,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.30 OTG host channel x split control register (OTG_HCSPLTx)",
              "file": "10_sections/aa0abb3bcfe1__60-14-30-otg-host-channel-x-split-control-register-otg-hcspltx.md",
              "children": []
            },
            {
              "id": "4af49a9dae7a",
              "title": "60.14.31 OTG host channel x interrupt register (OTG_HCINTx)",
              "slug": "60-14-31-otg-host-channel-x-interrupt-register-otg-hcintx",
              "level": 3,
              "start_page": 2817,
              "end_page": 2817,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.31 OTG host channel x interrupt register (OTG_HCINTx)",
              "file": "10_sections/4af49a9dae7a__60-14-31-otg-host-channel-x-interrupt-register-otg-hcintx.md",
              "children": []
            },
            {
              "id": "e465e9eb4e27",
              "title": "60.14.32 OTG host channel x interrupt mask register (OTG_HCINTMSKx)",
              "slug": "60-14-32-otg-host-channel-x-interrupt-mask-register-otg-hcintmskx",
              "level": 3,
              "start_page": 2818,
              "end_page": 2819,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.32 OTG host channel x interrupt mask register (OTG_HCINTMSKx)",
              "file": "10_sections/e465e9eb4e27__60-14-32-otg-host-channel-x-interrupt-mask-register-otg-hcintmskx.md",
              "children": []
            },
            {
              "id": "611de2a0f583",
              "title": "60.14.33 OTG host channel x transfer size register (OTG_HCTSIZx)",
              "slug": "60-14-33-otg-host-channel-x-transfer-size-register-otg-hctsizx",
              "level": 3,
              "start_page": 2820,
              "end_page": 2820,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.33 OTG host channel x transfer size register (OTG_HCTSIZx)",
              "file": "10_sections/611de2a0f583__60-14-33-otg-host-channel-x-transfer-size-register-otg-hctsizx.md",
              "children": []
            },
            {
              "id": "0086ea5f03a7",
              "title": "60.14.34 OTG host channel x transfer size register (OTG_HCTSIZSGx)",
              "slug": "60-14-34-otg-host-channel-x-transfer-size-register-otg-hctsizsgx",
              "level": 3,
              "start_page": 2821,
              "end_page": 2822,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.34 OTG host channel x transfer size register (OTG_HCTSIZSGx)",
              "file": "10_sections/0086ea5f03a7__60-14-34-otg-host-channel-x-transfer-size-register-otg-hctsizsgx.md",
              "children": []
            },
            {
              "id": "9bcb024b75bf",
              "title": "60.14.35 OTG host channel x DMA address register in buffer DMA [alternate] (OTG_HCDMAx)",
              "slug": "60-14-35-otg-host-channel-x-dma-address-register-in-buffer-dma-alternate-otg-hcdmax",
              "level": 3,
              "start_page": 2823,
              "end_page": 2823,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.35 OTG host channel x DMA address register in buffer DMA [alternate] (OTG_HCDMAx)",
              "file": "10_sections/9bcb024b75bf__60-14-35-otg-host-channel-x-dma-address-register-in-buffer-dma-alternate-otg-hcdmax.md",
              "children": []
            },
            {
              "id": "655c2a80e04f",
              "title": "60.14.36 OTG host channel x DMA address register in scatter/gather DMA [alternate] (OTG_HCDMASGx)",
              "slug": "60-14-36-otg-host-channel-x-dma-address-register-in-scatter-gather-dma-alternate-otg-hcdmasgx",
              "level": 3,
              "start_page": 2823,
              "end_page": 2823,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.36 OTG host channel x DMA address register in scatter/gather DMA [alternate] (OTG_HCDMASGx)",
              "file": "10_sections/655c2a80e04f__60-14-36-otg-host-channel-x-dma-address-register-in-scatter-gather-dma-alternate-otg-hcdmasgx.md",
              "children": []
            },
            {
              "id": "cfef242796dd",
              "title": "60.14.37 OTG host channel-n DMA address buffer register (OTG_HCDMABx)",
              "slug": "60-14-37-otg-host-channel-n-dma-address-buffer-register-otg-hcdmabx",
              "level": 3,
              "start_page": 2824,
              "end_page": 2824,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.37 OTG host channel-n DMA address buffer register (OTG_HCDMABx)",
              "file": "10_sections/cfef242796dd__60-14-37-otg-host-channel-n-dma-address-buffer-register-otg-hcdmabx.md",
              "children": []
            },
            {
              "id": "adf375adcd3b",
              "title": "60.14.38 Device-mode registers",
              "slug": "60-14-38-device-mode-registers",
              "level": 3,
              "start_page": 2825,
              "end_page": 2826,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.38 Device-mode registers",
              "file": "10_sections/adf375adcd3b__60-14-38-device-mode-registers.md",
              "children": []
            },
            {
              "id": "3d407a4cba62",
              "title": "60.14.39 OTG device configuration register (OTG_DCFG)",
              "slug": "60-14-39-otg-device-configuration-register-otg-dcfg",
              "level": 3,
              "start_page": 2825,
              "end_page": 2826,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.39 OTG device configuration register (OTG_DCFG)",
              "file": "10_sections/3d407a4cba62__60-14-39-otg-device-configuration-register-otg-dcfg.md",
              "children": []
            },
            {
              "id": "5cebe527dd00",
              "title": "60.14.40 OTG device control register (OTG_DCTL)",
              "slug": "60-14-40-otg-device-control-register-otg-dctl",
              "level": 3,
              "start_page": 2827,
              "end_page": 2828,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.40 OTG device control register (OTG_DCTL)",
              "file": "10_sections/5cebe527dd00__60-14-40-otg-device-control-register-otg-dctl.md",
              "children": [
                {
                  "id": "9a483ee12c86",
                  "title": "Table 541. Minimum duration for soft disconnect",
                  "slug": "table-541-minimum-duration-for-soft-disconnect",
                  "level": 4,
                  "start_page": 2828,
                  "end_page": 2828,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.40 OTG device control register (OTG_DCTL) > Table 541. Minimum duration for soft disconnect",
                  "file": "10_sections/9a483ee12c86__table-541-minimum-duration-for-soft-disconnect.md",
                  "children": []
                }
              ]
            },
            {
              "id": "9264db8c7327",
              "title": "60.14.41 OTG device status register (OTG_DSTS)",
              "slug": "60-14-41-otg-device-status-register-otg-dsts",
              "level": 3,
              "start_page": 2829,
              "end_page": 2829,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.41 OTG device status register (OTG_DSTS)",
              "file": "10_sections/9264db8c7327__60-14-41-otg-device-status-register-otg-dsts.md",
              "children": []
            },
            {
              "id": "be52ffb44bab",
              "title": "60.14.42 OTG device IN endpoint common interrupt mask register (OTG_DIEPMSK)",
              "slug": "60-14-42-otg-device-in-endpoint-common-interrupt-mask-register-otg-diepmsk",
              "level": 3,
              "start_page": 2830,
              "end_page": 2830,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.42 OTG device IN endpoint common interrupt mask register (OTG_DIEPMSK)",
              "file": "10_sections/be52ffb44bab__60-14-42-otg-device-in-endpoint-common-interrupt-mask-register-otg-diepmsk.md",
              "children": []
            },
            {
              "id": "d1a3a0e67b79",
              "title": "60.14.43 OTG device OUT endpoint common interrupt mask register (OTG_DOEPMSK)",
              "slug": "60-14-43-otg-device-out-endpoint-common-interrupt-mask-register-otg-doepmsk",
              "level": 3,
              "start_page": 2831,
              "end_page": 2831,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.43 OTG device OUT endpoint common interrupt mask register (OTG_DOEPMSK)",
              "file": "10_sections/d1a3a0e67b79__60-14-43-otg-device-out-endpoint-common-interrupt-mask-register-otg-doepmsk.md",
              "children": []
            },
            {
              "id": "406a8b3f44bb",
              "title": "60.14.44 OTG device all endpoints interrupt register (OTG_DAINT)",
              "slug": "60-14-44-otg-device-all-endpoints-interrupt-register-otg-daint",
              "level": 3,
              "start_page": 2832,
              "end_page": 2832,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.44 OTG device all endpoints interrupt register (OTG_DAINT)",
              "file": "10_sections/406a8b3f44bb__60-14-44-otg-device-all-endpoints-interrupt-register-otg-daint.md",
              "children": []
            },
            {
              "id": "c22b4b1f9098",
              "title": "60.14.45 OTG all endpoints interrupt mask register (OTG_DAINTMSK)",
              "slug": "60-14-45-otg-all-endpoints-interrupt-mask-register-otg-daintmsk",
              "level": 3,
              "start_page": 2833,
              "end_page": 2833,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.45 OTG all endpoints interrupt mask register (OTG_DAINTMSK)",
              "file": "10_sections/c22b4b1f9098__60-14-45-otg-all-endpoints-interrupt-mask-register-otg-daintmsk.md",
              "children": []
            },
            {
              "id": "34447fcba8f0",
              "title": "60.14.46 OTG device VBUS discharge time register (OTG_DVBUSDIS)",
              "slug": "60-14-46-otg-device-vbus-discharge-time-register-otg-dvbusdis",
              "level": 3,
              "start_page": 2834,
              "end_page": 2834,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.46 OTG device VBUS discharge time register (OTG_DVBUSDIS)",
              "file": "10_sections/34447fcba8f0__60-14-46-otg-device-vbus-discharge-time-register-otg-dvbusdis.md",
              "children": []
            },
            {
              "id": "fae771ec5290",
              "title": "60.14.47 OTG device VBUS pulsing time register (OTG_DVBUSPULSE)",
              "slug": "60-14-47-otg-device-vbus-pulsing-time-register-otg-dvbuspulse",
              "level": 3,
              "start_page": 2834,
              "end_page": 2834,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.47 OTG device VBUS pulsing time register (OTG_DVBUSPULSE)",
              "file": "10_sections/fae771ec5290__60-14-47-otg-device-vbus-pulsing-time-register-otg-dvbuspulse.md",
              "children": []
            },
            {
              "id": "e7da783228dd",
              "title": "60.14.48 OTG device threshold control register (OTG_DTHRCTL)",
              "slug": "60-14-48-otg-device-threshold-control-register-otg-dthrctl",
              "level": 3,
              "start_page": 2835,
              "end_page": 2835,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.48 OTG device threshold control register (OTG_DTHRCTL)",
              "file": "10_sections/e7da783228dd__60-14-48-otg-device-threshold-control-register-otg-dthrctl.md",
              "children": []
            },
            {
              "id": "1236c9595aef",
              "title": "60.14.49 OTG device IN endpoint FIFO empty interrupt mask register (OTG_DIEPEMPMSK)",
              "slug": "60-14-49-otg-device-in-endpoint-fifo-empty-interrupt-mask-register-otg-diepempmsk",
              "level": 3,
              "start_page": 2836,
              "end_page": 2836,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.49 OTG device IN endpoint FIFO empty interrupt mask register (OTG_DIEPEMPMSK)",
              "file": "10_sections/1236c9595aef__60-14-49-otg-device-in-endpoint-fifo-empty-interrupt-mask-register-otg-diepempmsk.md",
              "children": []
            },
            {
              "id": "766986a12032",
              "title": "60.14.50 OTG device each endpoint interrupt register (OTG_DEACHINT)",
              "slug": "60-14-50-otg-device-each-endpoint-interrupt-register-otg-deachint",
              "level": 3,
              "start_page": 2836,
              "end_page": 2836,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.50 OTG device each endpoint interrupt register (OTG_DEACHINT)",
              "file": "10_sections/766986a12032__60-14-50-otg-device-each-endpoint-interrupt-register-otg-deachint.md",
              "children": []
            },
            {
              "id": "d7ab58ac869e",
              "title": "60.14.51 OTG device each endpoint interrupt mask register (OTG_DEACHINTMSK)",
              "slug": "60-14-51-otg-device-each-endpoint-interrupt-mask-register-otg-deachintmsk",
              "level": 3,
              "start_page": 2837,
              "end_page": 2837,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.51 OTG device each endpoint interrupt mask register (OTG_DEACHINTMSK)",
              "file": "10_sections/d7ab58ac869e__60-14-51-otg-device-each-endpoint-interrupt-mask-register-otg-deachintmsk.md",
              "children": []
            },
            {
              "id": "49ac0d62fc3d",
              "title": "60.14.52 OTG device each IN endpoint-1 interrupt mask register (OTG_HS_DIEPEACHMSK1)",
              "slug": "60-14-52-otg-device-each-in-endpoint-1-interrupt-mask-register-otg-hs-diepeachmsk1",
              "level": 3,
              "start_page": 2837,
              "end_page": 2837,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.52 OTG device each IN endpoint-1 interrupt mask register (OTG_HS_DIEPEACHMSK1)",
              "file": "10_sections/49ac0d62fc3d__60-14-52-otg-device-each-in-endpoint-1-interrupt-mask-register-otg-hs-diepeachmsk1.md",
              "children": []
            },
            {
              "id": "7a9f8687aa9f",
              "title": "60.14.53 OTG device each OUT endpoint-1 interrupt mask register (OTG_HS_DOEPEACHMSK1)",
              "slug": "60-14-53-otg-device-each-out-endpoint-1-interrupt-mask-register-otg-hs-doepeachmsk1",
              "level": 3,
              "start_page": 2838,
              "end_page": 2839,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.53 OTG device each OUT endpoint-1 interrupt mask register (OTG_HS_DOEPEACHMSK1)",
              "file": "10_sections/7a9f8687aa9f__60-14-53-otg-device-each-out-endpoint-1-interrupt-mask-register-otg-hs-doepeachmsk1.md",
              "children": []
            },
            {
              "id": "ba6b2c85a1ed",
              "title": "60.14.54 OTG device IN endpoint x control register (OTG_DIEPCTLx)",
              "slug": "60-14-54-otg-device-in-endpoint-x-control-register-otg-diepctlx",
              "level": 3,
              "start_page": 2840,
              "end_page": 2841,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.54 OTG device IN endpoint x control register (OTG_DIEPCTLx)",
              "file": "10_sections/ba6b2c85a1ed__60-14-54-otg-device-in-endpoint-x-control-register-otg-diepctlx.md",
              "children": []
            },
            {
              "id": "116f3b32d403",
              "title": "60.14.55 OTG device IN endpoint x interrupt register (OTG_DIEPINTx)",
              "slug": "60-14-55-otg-device-in-endpoint-x-interrupt-register-otg-diepintx",
              "level": 3,
              "start_page": 2842,
              "end_page": 2843,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.55 OTG device IN endpoint x interrupt register (OTG_DIEPINTx)",
              "file": "10_sections/116f3b32d403__60-14-55-otg-device-in-endpoint-x-interrupt-register-otg-diepintx.md",
              "children": []
            },
            {
              "id": "01160ae1ce26",
              "title": "60.14.56 OTG device IN endpoint 0 transfer size register (OTG_DIEPTSIZ0)",
              "slug": "60-14-56-otg-device-in-endpoint-0-transfer-size-register-otg-dieptsiz0",
              "level": 3,
              "start_page": 2844,
              "end_page": 2844,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.56 OTG device IN endpoint 0 transfer size register (OTG_DIEPTSIZ0)",
              "file": "10_sections/01160ae1ce26__60-14-56-otg-device-in-endpoint-0-transfer-size-register-otg-dieptsiz0.md",
              "children": []
            },
            {
              "id": "a72a5834b238",
              "title": "60.14.57 OTG device IN endpoint x DMA address register (OTG_DIEPDMAx)",
              "slug": "60-14-57-otg-device-in-endpoint-x-dma-address-register-otg-diepdmax",
              "level": 3,
              "start_page": 2844,
              "end_page": 2844,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.57 OTG device IN endpoint x DMA address register (OTG_DIEPDMAx)",
              "file": "10_sections/a72a5834b238__60-14-57-otg-device-in-endpoint-x-dma-address-register-otg-diepdmax.md",
              "children": []
            },
            {
              "id": "0224175607aa",
              "title": "60.14.58 OTG device IN endpoint transmit FIFO status register (OTG_DTXFSTSx)",
              "slug": "60-14-58-otg-device-in-endpoint-transmit-fifo-status-register-otg-dtxfstsx",
              "level": 3,
              "start_page": 2845,
              "end_page": 2845,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.58 OTG device IN endpoint transmit FIFO status register (OTG_DTXFSTSx)",
              "file": "10_sections/0224175607aa__60-14-58-otg-device-in-endpoint-transmit-fifo-status-register-otg-dtxfstsx.md",
              "children": []
            },
            {
              "id": "375cd8bb3f8e",
              "title": "60.14.59 OTG device IN endpoint x transfer size register (OTG_DIEPTSIZx)",
              "slug": "60-14-59-otg-device-in-endpoint-x-transfer-size-register-otg-dieptsizx",
              "level": 3,
              "start_page": 2845,
              "end_page": 2845,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.59 OTG device IN endpoint x transfer size register (OTG_DIEPTSIZx)",
              "file": "10_sections/375cd8bb3f8e__60-14-59-otg-device-in-endpoint-x-transfer-size-register-otg-dieptsizx.md",
              "children": []
            },
            {
              "id": "851903584bd6",
              "title": "60.14.60 OTG device control OUT endpoint 0 control register (OTG_DOEPCTL0)",
              "slug": "60-14-60-otg-device-control-out-endpoint-0-control-register-otg-doepctl0",
              "level": 3,
              "start_page": 2846,
              "end_page": 2847,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.60 OTG device control OUT endpoint 0 control register (OTG_DOEPCTL0)",
              "file": "10_sections/851903584bd6__60-14-60-otg-device-control-out-endpoint-0-control-register-otg-doepctl0.md",
              "children": []
            },
            {
              "id": "02002e33ec4a",
              "title": "60.14.61 OTG device OUT endpoint x interrupt register (OTG_DOEPINTx)",
              "slug": "60-14-61-otg-device-out-endpoint-x-interrupt-register-otg-doepintx",
              "level": 3,
              "start_page": 2848,
              "end_page": 2849,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.61 OTG device OUT endpoint x interrupt register (OTG_DOEPINTx)",
              "file": "10_sections/02002e33ec4a__60-14-61-otg-device-out-endpoint-x-interrupt-register-otg-doepintx.md",
              "children": []
            },
            {
              "id": "925ce142564a",
              "title": "60.14.62 OTG device OUT endpoint 0 transfer size register (OTG_DOEPTSIZ0)",
              "slug": "60-14-62-otg-device-out-endpoint-0-transfer-size-register-otg-doeptsiz0",
              "level": 3,
              "start_page": 2850,
              "end_page": 2850,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.62 OTG device OUT endpoint 0 transfer size register (OTG_DOEPTSIZ0)",
              "file": "10_sections/925ce142564a__60-14-62-otg-device-out-endpoint-0-transfer-size-register-otg-doeptsiz0.md",
              "children": []
            },
            {
              "id": "ef953ae18115",
              "title": "60.14.63 OTG device OUT endpoint x DMA address register (OTG_DOEPDMAx)",
              "slug": "60-14-63-otg-device-out-endpoint-x-dma-address-register-otg-doepdmax",
              "level": 3,
              "start_page": 2851,
              "end_page": 2853,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.63 OTG device OUT endpoint x DMA address register (OTG_DOEPDMAx)",
              "file": "10_sections/ef953ae18115__60-14-63-otg-device-out-endpoint-x-dma-address-register-otg-doepdmax.md",
              "children": []
            },
            {
              "id": "3a8bf5e305dd",
              "title": "60.14.64 OTG device OUT endpoint x control register (OTG_DOEPCTLx)",
              "slug": "60-14-64-otg-device-out-endpoint-x-control-register-otg-doepctlx",
              "level": 3,
              "start_page": 2851,
              "end_page": 2853,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.64 OTG device OUT endpoint x control register (OTG_DOEPCTLx)",
              "file": "10_sections/3a8bf5e305dd__60-14-64-otg-device-out-endpoint-x-control-register-otg-doepctlx.md",
              "children": []
            },
            {
              "id": "26317906f50b",
              "title": "60.14.65 OTG device OUT endpoint x transfer size register (OTG_DOEPTSIZx)",
              "slug": "60-14-65-otg-device-out-endpoint-x-transfer-size-register-otg-doeptsizx",
              "level": 3,
              "start_page": 2854,
              "end_page": 2854,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.65 OTG device OUT endpoint x transfer size register (OTG_DOEPTSIZx)",
              "file": "10_sections/26317906f50b__60-14-65-otg-device-out-endpoint-x-transfer-size-register-otg-doeptsizx.md",
              "children": []
            },
            {
              "id": "b2803c6834bd",
              "title": "60.14.66 OTG power and clock gating control register (OTG_PCGCCTL)",
              "slug": "60-14-66-otg-power-and-clock-gating-control-register-otg-pcgcctl",
              "level": 3,
              "start_page": 2855,
              "end_page": 2855,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.66 OTG power and clock gating control register (OTG_PCGCCTL)",
              "file": "10_sections/b2803c6834bd__60-14-66-otg-power-and-clock-gating-control-register-otg-pcgcctl.md",
              "children": []
            },
            {
              "id": "fabe3cc20388",
              "title": "60.14.67 OTG_HS register map",
              "slug": "60-14-67-otg-hs-register-map",
              "level": 3,
              "start_page": 2856,
              "end_page": 2867,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.67 OTG_HS register map",
              "file": "10_sections/fabe3cc20388__60-14-67-otg-hs-register-map.md",
              "children": [
                {
                  "id": "1e0855d76198",
                  "title": "Table 542. OTG_HS register map and reset values",
                  "slug": "table-542-otg-hs-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 2856,
                  "end_page": 2867,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.14 OTG_HS registers > 60.14.67 OTG_HS register map > Table 542. OTG_HS register map and reset values",
                  "file": "10_sections/1e0855d76198__table-542-otg-hs-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "855c9a6170c2",
          "title": "60.15 OTG_HS programming model",
          "slug": "60-15-otg-hs-programming-model",
          "level": 2,
          "start_page": 2868,
          "end_page": 2930,
          "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model",
          "file": "10_sections/855c9a6170c2__60-15-otg-hs-programming-model.md",
          "children": [
            {
              "id": "ba5690c06ab1",
              "title": "60.15.1 Core initialization",
              "slug": "60-15-1-core-initialization",
              "level": 3,
              "start_page": 2868,
              "end_page": 2868,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.1 Core initialization",
              "file": "10_sections/ba5690c06ab1__60-15-1-core-initialization.md",
              "children": []
            },
            {
              "id": "b2b0530cd19a",
              "title": "60.15.2 Host initialization",
              "slug": "60-15-2-host-initialization",
              "level": 3,
              "start_page": 2869,
              "end_page": 2869,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.2 Host initialization",
              "file": "10_sections/b2b0530cd19a__60-15-2-host-initialization.md",
              "children": []
            },
            {
              "id": "159fd52373ae",
              "title": "60.15.3 Device initialization",
              "slug": "60-15-3-device-initialization",
              "level": 3,
              "start_page": 2870,
              "end_page": 2870,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.3 Device initialization",
              "file": "10_sections/159fd52373ae__60-15-3-device-initialization.md",
              "children": []
            },
            {
              "id": "fef68dc93fed",
              "title": "60.15.4 DMA mode",
              "slug": "60-15-4-dma-mode",
              "level": 3,
              "start_page": 2870,
              "end_page": 2870,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.4 DMA mode",
              "file": "10_sections/fef68dc93fed__60-15-4-dma-mode.md",
              "children": []
            },
            {
              "id": "96f3baba5e61",
              "title": "60.15.5 Host programming model",
              "slug": "60-15-5-host-programming-model",
              "level": 3,
              "start_page": 2871,
              "end_page": 2902,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model",
              "file": "10_sections/96f3baba5e61__60-15-5-host-programming-model.md",
              "children": [
                {
                  "id": "de5ba9704862",
                  "title": "Figure 802. Transmit FIFO write task",
                  "slug": "figure-802-transmit-fifo-write-task",
                  "level": 4,
                  "start_page": 2873,
                  "end_page": 2873,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 802. Transmit FIFO write task",
                  "file": "10_sections/de5ba9704862__figure-802-transmit-fifo-write-task.md",
                  "children": []
                },
                {
                  "id": "fb609feddcd7",
                  "title": "Figure 803. Receive FIFO read task",
                  "slug": "figure-803-receive-fifo-read-task",
                  "level": 4,
                  "start_page": 2874,
                  "end_page": 2874,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 803. Receive FIFO read task",
                  "file": "10_sections/fb609feddcd7__figure-803-receive-fifo-read-task.md",
                  "children": []
                },
                {
                  "id": "85deeb93d880",
                  "title": "Figure 804. Normal bulk/control OUT/SETUP",
                  "slug": "figure-804-normal-bulk-control-out-setup",
                  "level": 4,
                  "start_page": 2875,
                  "end_page": 2878,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 804. Normal bulk/control OUT/SETUP",
                  "file": "10_sections/85deeb93d880__figure-804-normal-bulk-control-out-setup.md",
                  "children": []
                },
                {
                  "id": "aaf577069436",
                  "title": "Figure 805. Bulk/control IN transactions",
                  "slug": "figure-805-bulk-control-in-transactions",
                  "level": 4,
                  "start_page": 2879,
                  "end_page": 2881,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 805. Bulk/control IN transactions",
                  "file": "10_sections/aaf577069436__figure-805-bulk-control-in-transactions.md",
                  "children": []
                },
                {
                  "id": "1850933cb9a3",
                  "title": "Figure 806. Normal interrupt OUT",
                  "slug": "figure-806-normal-interrupt-out",
                  "level": 4,
                  "start_page": 2882,
                  "end_page": 2886,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 806. Normal interrupt OUT",
                  "file": "10_sections/1850933cb9a3__figure-806-normal-interrupt-out.md",
                  "children": []
                },
                {
                  "id": "a838dd58ad0a",
                  "title": "Figure 807. Normal interrupt IN",
                  "slug": "figure-807-normal-interrupt-in",
                  "level": 4,
                  "start_page": 2887,
                  "end_page": 2888,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 807. Normal interrupt IN",
                  "file": "10_sections/a838dd58ad0a__figure-807-normal-interrupt-in.md",
                  "children": []
                },
                {
                  "id": "c5970b6728e5",
                  "title": "Figure 808. Isochronous OUT transactions",
                  "slug": "figure-808-isochronous-out-transactions",
                  "level": 4,
                  "start_page": 2889,
                  "end_page": 2891,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 808. Isochronous OUT transactions",
                  "file": "10_sections/c5970b6728e5__figure-808-isochronous-out-transactions.md",
                  "children": []
                },
                {
                  "id": "3797057cd405",
                  "title": "Figure 809. Isochronous IN transactions",
                  "slug": "figure-809-isochronous-in-transactions",
                  "level": 4,
                  "start_page": 2892,
                  "end_page": 2893,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 809. Isochronous IN transactions",
                  "file": "10_sections/3797057cd405__figure-809-isochronous-in-transactions.md",
                  "children": []
                },
                {
                  "id": "25c17fe719b3",
                  "title": "Figure 810. Normal bulk/control OUT/SETUP transactions - DMA",
                  "slug": "figure-810-normal-bulk-control-out-setup-transactions-dma",
                  "level": 4,
                  "start_page": 2894,
                  "end_page": 2895,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 810. Normal bulk/control OUT/SETUP transactions - DMA",
                  "file": "10_sections/25c17fe719b3__figure-810-normal-bulk-control-out-setup-transactions-dma.md",
                  "children": []
                },
                {
                  "id": "58672c83e4e3",
                  "title": "Figure 811. Normal bulk/control IN transaction - DMA",
                  "slug": "figure-811-normal-bulk-control-in-transaction-dma",
                  "level": 4,
                  "start_page": 2896,
                  "end_page": 2896,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 811. Normal bulk/control IN transaction - DMA",
                  "file": "10_sections/58672c83e4e3__figure-811-normal-bulk-control-in-transaction-dma.md",
                  "children": []
                },
                {
                  "id": "5dadd3c704c4",
                  "title": "Figure 812. Normal interrupt OUT transactions - DMA mode",
                  "slug": "figure-812-normal-interrupt-out-transactions-dma-mode",
                  "level": 4,
                  "start_page": 2897,
                  "end_page": 2897,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 812. Normal interrupt OUT transactions - DMA mode",
                  "file": "10_sections/5dadd3c704c4__figure-812-normal-interrupt-out-transactions-dma-mode.md",
                  "children": []
                },
                {
                  "id": "0d6d63dbd1b0",
                  "title": "Figure 813. Normal interrupt IN transactions - DMA mode",
                  "slug": "figure-813-normal-interrupt-in-transactions-dma-mode",
                  "level": 4,
                  "start_page": 2898,
                  "end_page": 2898,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 813. Normal interrupt IN transactions - DMA mode",
                  "file": "10_sections/0d6d63dbd1b0__figure-813-normal-interrupt-in-transactions-dma-mode.md",
                  "children": []
                },
                {
                  "id": "81edf755e37a",
                  "title": "Figure 814. Normal isochronous OUT transaction - DMA mode",
                  "slug": "figure-814-normal-isochronous-out-transaction-dma-mode",
                  "level": 4,
                  "start_page": 2899,
                  "end_page": 2899,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 814. Normal isochronous OUT transaction - DMA mode",
                  "file": "10_sections/81edf755e37a__figure-814-normal-isochronous-out-transaction-dma-mode.md",
                  "children": []
                },
                {
                  "id": "f122cae0f968",
                  "title": "Figure 815. Normal isochronous IN transactions - DMA mode",
                  "slug": "figure-815-normal-isochronous-in-transactions-dma-mode",
                  "level": 4,
                  "start_page": 2900,
                  "end_page": 2902,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.5 Host programming model > Figure 815. Normal isochronous IN transactions - DMA mode",
                  "file": "10_sections/f122cae0f968__figure-815-normal-isochronous-in-transactions-dma-mode.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6b2733e9aa61",
              "title": "60.15.6 Device programming model",
              "slug": "60-15-6-device-programming-model",
              "level": 3,
              "start_page": 2903,
              "end_page": 2922,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.6 Device programming model",
              "file": "10_sections/6b2733e9aa61__60-15-6-device-programming-model.md",
              "children": [
                {
                  "id": "73eaf56874d7",
                  "title": "Figure 816. Receive FIFO packet read",
                  "slug": "figure-816-receive-fifo-packet-read",
                  "level": 4,
                  "start_page": 2906,
                  "end_page": 2907,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.6 Device programming model > Figure 816. Receive FIFO packet read",
                  "file": "10_sections/73eaf56874d7__figure-816-receive-fifo-packet-read.md",
                  "children": []
                },
                {
                  "id": "64c413c892a1",
                  "title": "Figure 817. Processing a SETUP packet",
                  "slug": "figure-817-processing-a-setup-packet",
                  "level": 4,
                  "start_page": 2908,
                  "end_page": 2914,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.6 Device programming model > Figure 817. Processing a SETUP packet",
                  "file": "10_sections/64c413c892a1__figure-817-processing-a-setup-packet.md",
                  "children": []
                },
                {
                  "id": "83fe26df1fed",
                  "title": "Figure 818. Bulk OUT transaction",
                  "slug": "figure-818-bulk-out-transaction",
                  "level": 4,
                  "start_page": 2915,
                  "end_page": 2922,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.6 Device programming model > Figure 818. Bulk OUT transaction",
                  "file": "10_sections/83fe26df1fed__figure-818-bulk-out-transaction.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5ad4e9151577",
              "title": "60.15.7 Worst case response time",
              "slug": "60-15-7-worst-case-response-time",
              "level": 3,
              "start_page": 2923,
              "end_page": 2924,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.7 Worst case response time",
              "file": "10_sections/5ad4e9151577__60-15-7-worst-case-response-time.md",
              "children": [
                {
                  "id": "e718c2c93b79",
                  "title": "Figure 819. TRDT max timing case",
                  "slug": "figure-819-trdt-max-timing-case",
                  "level": 4,
                  "start_page": 2924,
                  "end_page": 2924,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.7 Worst case response time > Figure 819. TRDT max timing case",
                  "file": "10_sections/e718c2c93b79__figure-819-trdt-max-timing-case.md",
                  "children": []
                }
              ]
            },
            {
              "id": "deb020003ad5",
              "title": "60.15.8 OTG programming model",
              "slug": "60-15-8-otg-programming-model",
              "level": 3,
              "start_page": 2925,
              "end_page": 2930,
              "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.8 OTG programming model",
              "file": "10_sections/deb020003ad5__60-15-8-otg-programming-model.md",
              "children": [
                {
                  "id": "936949fad322",
                  "title": "Figure 820. A-device SRP",
                  "slug": "figure-820-a-device-srp",
                  "level": 4,
                  "start_page": 2925,
                  "end_page": 2925,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.8 OTG programming model > Figure 820. A-device SRP",
                  "file": "10_sections/936949fad322__figure-820-a-device-srp.md",
                  "children": []
                },
                {
                  "id": "c0db08c6a4b2",
                  "title": "Figure 821. B-device SRP",
                  "slug": "figure-821-b-device-srp",
                  "level": 4,
                  "start_page": 2926,
                  "end_page": 2926,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.8 OTG programming model > Figure 821. B-device SRP",
                  "file": "10_sections/c0db08c6a4b2__figure-821-b-device-srp.md",
                  "children": []
                },
                {
                  "id": "dfd7a7de7995",
                  "title": "Figure 822. A-device HNP",
                  "slug": "figure-822-a-device-hnp",
                  "level": 4,
                  "start_page": 2927,
                  "end_page": 2928,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.8 OTG programming model > Figure 822. A-device HNP",
                  "file": "10_sections/dfd7a7de7995__figure-822-a-device-hnp.md",
                  "children": []
                },
                {
                  "id": "06bce49902c1",
                  "title": "Figure 823. B-device HNP",
                  "slug": "figure-823-b-device-hnp",
                  "level": 4,
                  "start_page": 2929,
                  "end_page": 2930,
                  "breadcrumb": "60 USB on-the-go high-speed (OTG_HS) > 60.15 OTG_HS programming model > 60.15.8 OTG programming model > Figure 823. B-device HNP",
                  "file": "10_sections/06bce49902c1__figure-823-b-device-hnp.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "9606018b6891",
      "title": "61 Ethernet (ETH): media access control (MAC) with DMA controller",
      "slug": "61-ethernet-eth-media-access-control-mac-with-dma-controller",
      "level": 1,
      "start_page": 2931,
      "end_page": 3207,
      "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller",
      "file": "10_sections/9606018b6891__61-ethernet-eth-media-access-control-mac-with-dma-controller.md",
      "children": [
        {
          "id": "9df265dd5484",
          "title": "61.1 Ethernet introduction",
          "slug": "61-1-ethernet-introduction",
          "level": 2,
          "start_page": 2931,
          "end_page": 2934,
          "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.1 Ethernet introduction",
          "file": "10_sections/9df265dd5484__61-1-ethernet-introduction.md",
          "children": []
        },
        {
          "id": "e5f28a7e0d78",
          "title": "61.2 Ethernet main features",
          "slug": "61-2-ethernet-main-features",
          "level": 2,
          "start_page": 2931,
          "end_page": 2934,
          "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.2 Ethernet main features",
          "file": "10_sections/e5f28a7e0d78__61-2-ethernet-main-features.md",
          "children": [
            {
              "id": "f2adccd2c0af",
              "title": "61.2.1 Standard compliance",
              "slug": "61-2-1-standard-compliance",
              "level": 3,
              "start_page": 2931,
              "end_page": 2932,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.2 Ethernet main features > 61.2.1 Standard compliance",
              "file": "10_sections/f2adccd2c0af__61-2-1-standard-compliance.md",
              "children": []
            },
            {
              "id": "baf7baae9be4",
              "title": "61.2.2 MAC features",
              "slug": "61-2-2-mac-features",
              "level": 3,
              "start_page": 2931,
              "end_page": 2932,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.2 Ethernet main features > 61.2.2 MAC features",
              "file": "10_sections/baf7baae9be4__61-2-2-mac-features.md",
              "children": []
            },
            {
              "id": "1e5503e9f5f6",
              "title": "61.2.3 Transaction layer (MTL) features",
              "slug": "61-2-3-transaction-layer-mtl-features",
              "level": 3,
              "start_page": 2933,
              "end_page": 2933,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.2 Ethernet main features > 61.2.3 Transaction layer (MTL) features",
              "file": "10_sections/1e5503e9f5f6__61-2-3-transaction-layer-mtl-features.md",
              "children": []
            },
            {
              "id": "e8f0e5827b49",
              "title": "61.2.4 DMA block features",
              "slug": "61-2-4-dma-block-features",
              "level": 3,
              "start_page": 2934,
              "end_page": 2934,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.2 Ethernet main features > 61.2.4 DMA block features",
              "file": "10_sections/e8f0e5827b49__61-2-4-dma-block-features.md",
              "children": []
            },
            {
              "id": "f05b2fd4e6ab",
              "title": "61.2.5 Bus interface features",
              "slug": "61-2-5-bus-interface-features",
              "level": 3,
              "start_page": 2934,
              "end_page": 2934,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.2 Ethernet main features > 61.2.5 Bus interface features",
              "file": "10_sections/f05b2fd4e6ab__61-2-5-bus-interface-features.md",
              "children": []
            }
          ]
        },
        {
          "id": "44f252493279",
          "title": "61.3 Ethernet pins and internal signals",
          "slug": "61-3-ethernet-pins-and-internal-signals",
          "level": 2,
          "start_page": 2935,
          "end_page": 2935,
          "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.3 Ethernet pins and internal signals",
          "file": "10_sections/44f252493279__61-3-ethernet-pins-and-internal-signals.md",
          "children": [
            {
              "id": "048e9c14c6b9",
              "title": "Table 543. Ethernet peripheral pins",
              "slug": "table-543-ethernet-peripheral-pins",
              "level": 3,
              "start_page": 2935,
              "end_page": 2935,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.3 Ethernet pins and internal signals > Table 543. Ethernet peripheral pins",
              "file": "10_sections/048e9c14c6b9__table-543-ethernet-peripheral-pins.md",
              "children": []
            },
            {
              "id": "9ae518b55683",
              "title": "Table 544. Ethernet internal input/output signals",
              "slug": "table-544-ethernet-internal-input-output-signals",
              "level": 3,
              "start_page": 2936,
              "end_page": 2936,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.3 Ethernet pins and internal signals > Table 544. Ethernet internal input/output signals",
              "file": "10_sections/9ae518b55683__table-544-ethernet-internal-input-output-signals.md",
              "children": []
            }
          ]
        },
        {
          "id": "2187b0882df6",
          "title": "61.4 Ethernet architecture",
          "slug": "61-4-ethernet-architecture",
          "level": 2,
          "start_page": 2936,
          "end_page": 2950,
          "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.4 Ethernet architecture",
          "file": "10_sections/2187b0882df6__61-4-ethernet-architecture.md",
          "children": [
            {
              "id": "2835cdd5a109",
              "title": "Figure 824. Ethernet high-level block diagram",
              "slug": "figure-824-ethernet-high-level-block-diagram",
              "level": 3,
              "start_page": 2937,
              "end_page": 2945,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.4 Ethernet architecture > Figure 824. Ethernet high-level block diagram",
              "file": "10_sections/2835cdd5a109__figure-824-ethernet-high-level-block-diagram.md",
              "children": []
            },
            {
              "id": "e6836c45494a",
              "title": "61.4.1 DMA controller",
              "slug": "61-4-1-dma-controller",
              "level": 3,
              "start_page": 2937,
              "end_page": 2945,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.4 Ethernet architecture > 61.4.1 DMA controller",
              "file": "10_sections/e6836c45494a__61-4-1-dma-controller.md",
              "children": [
                {
                  "id": "4d9d6018b874",
                  "title": "Figure 825. DMA transmission flow (standard mode)",
                  "slug": "figure-825-dma-transmission-flow-standard-mode",
                  "level": 4,
                  "start_page": 2940,
                  "end_page": 2941,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.4 Ethernet architecture > 61.4.1 DMA controller > Figure 825. DMA transmission flow (standard mode)",
                  "file": "10_sections/4d9d6018b874__figure-825-dma-transmission-flow-standard-mode.md",
                  "children": []
                },
                {
                  "id": "f26df866875e",
                  "title": "Figure 826. DMA transmission flow (OSP mode)",
                  "slug": "figure-826-dma-transmission-flow-osp-mode",
                  "level": 4,
                  "start_page": 2942,
                  "end_page": 2943,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.4 Ethernet architecture > 61.4.1 DMA controller > Figure 826. DMA transmission flow (OSP mode)",
                  "file": "10_sections/f26df866875e__figure-826-dma-transmission-flow-osp-mode.md",
                  "children": []
                },
                {
                  "id": "97012bc772e1",
                  "title": "Figure 827. Receive DMA flow",
                  "slug": "figure-827-receive-dma-flow",
                  "level": 4,
                  "start_page": 2944,
                  "end_page": 2944,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.4 Ethernet architecture > 61.4.1 DMA controller > Figure 827. Receive DMA flow",
                  "file": "10_sections/97012bc772e1__figure-827-receive-dma-flow.md",
                  "children": []
                },
                {
                  "id": "d36b268b564f",
                  "title": "Table 545. Priority scheme for Tx DMA and Rx DMA",
                  "slug": "table-545-priority-scheme-for-tx-dma-and-rx-dma",
                  "level": 4,
                  "start_page": 2945,
                  "end_page": 2945,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.4 Ethernet architecture > 61.4.1 DMA controller > Table 545. Priority scheme for Tx DMA and Rx DMA",
                  "file": "10_sections/d36b268b564f__table-545-priority-scheme-for-tx-dma-and-rx-dma.md",
                  "children": []
                }
              ]
            },
            {
              "id": "602d3e2768af",
              "title": "61.4.2 MTL",
              "slug": "61-4-2-mtl",
              "level": 3,
              "start_page": 2946,
              "end_page": 2950,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.4 Ethernet architecture > 61.4.2 MTL",
              "file": "10_sections/602d3e2768af__61-4-2-mtl.md",
              "children": []
            },
            {
              "id": "08cd0c2e3edc",
              "title": "61.4.3 MAC",
              "slug": "61-4-3-mac",
              "level": 3,
              "start_page": 2946,
              "end_page": 2950,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.4 Ethernet architecture > 61.4.3 MAC",
              "file": "10_sections/08cd0c2e3edc__61-4-3-mac.md",
              "children": [
                {
                  "id": "74963dafe424",
                  "title": "Figure 828. Overview of MAC transmission flow",
                  "slug": "figure-828-overview-of-mac-transmission-flow",
                  "level": 4,
                  "start_page": 2948,
                  "end_page": 2949,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.4 Ethernet architecture > 61.4.3 MAC > Figure 828. Overview of MAC transmission flow",
                  "file": "10_sections/74963dafe424__figure-828-overview-of-mac-transmission-flow.md",
                  "children": []
                },
                {
                  "id": "6cb6b3be7880",
                  "title": "Figure 829. MAC reception flow",
                  "slug": "figure-829-mac-reception-flow",
                  "level": 4,
                  "start_page": 2950,
                  "end_page": 2950,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.4 Ethernet architecture > 61.4.3 MAC > Figure 829. MAC reception flow",
                  "file": "10_sections/6cb6b3be7880__figure-829-mac-reception-flow.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "b5b428107e45",
          "title": "61.5 )Ethernet functional description: MAC",
          "slug": "61-5-ethernet-functional-description-mac",
          "level": 2,
          "start_page": 2951,
          "end_page": 3004,
          "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC",
          "file": "10_sections/b5b428107e45__61-5-ethernet-functional-description-mac.md",
          "children": [
            {
              "id": "233acb32cada",
              "title": "61.5.1 Double VLAN processing",
              "slug": "61-5-1-double-vlan-processing",
              "level": 3,
              "start_page": 2951,
              "end_page": 2951,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.1 Double VLAN processing",
              "file": "10_sections/233acb32cada__61-5-1-double-vlan-processing.md",
              "children": [
                {
                  "id": "300285a56dd0",
                  "title": "Table 546. Double VLAN processing features in Tx path",
                  "slug": "table-546-double-vlan-processing-features-in-tx-path",
                  "level": 4,
                  "start_page": 2951,
                  "end_page": 2951,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.1 Double VLAN processing > Table 546. Double VLAN processing features in Tx path",
                  "file": "10_sections/300285a56dd0__table-546-double-vlan-processing-features-in-tx-path.md",
                  "children": []
                },
                {
                  "id": "ace017f630f8",
                  "title": "Table 547. Double VLAN processing in Rx path",
                  "slug": "table-547-double-vlan-processing-in-rx-path",
                  "level": 4,
                  "start_page": 2952,
                  "end_page": 2952,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.1 Double VLAN processing > Table 547. Double VLAN processing in Rx path",
                  "file": "10_sections/ace017f630f8__table-547-double-vlan-processing-in-rx-path.md",
                  "children": []
                }
              ]
            },
            {
              "id": "751f1f48565c",
              "title": "61.5.2 Source address and VLAN insertion, replacement, or deletion",
              "slug": "61-5-2-source-address-and-vlan-insertion-replacement-or-deletion",
              "level": 3,
              "start_page": 2952,
              "end_page": 2953,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.2 Source address and VLAN insertion, replacement, or deletion",
              "file": "10_sections/751f1f48565c__61-5-2-source-address-and-vlan-insertion-replacement-or-deletion.md",
              "children": [
                {
                  "id": "10272a8fa92b",
                  "title": "Table 548. VLAN insertion or replacement based on VLTI bit",
                  "slug": "table-548-vlan-insertion-or-replacement-based-on-vlti-bit",
                  "level": 4,
                  "start_page": 2953,
                  "end_page": 2953,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.2 Source address and VLAN insertion, replacement, or deletion > Table 548. VLAN insertion or replacement based on VLTI bit",
                  "file": "10_sections/10272a8fa92b__table-548-vlan-insertion-or-replacement-based-on-vlti-bit.md",
                  "children": []
                }
              ]
            },
            {
              "id": "070ce2c2a6a2",
              "title": "61.5.3 Packet filtering",
              "slug": "61-5-3-packet-filtering",
              "level": 3,
              "start_page": 2954,
              "end_page": 2959,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.3 Packet filtering",
              "file": "10_sections/070ce2c2a6a2__61-5-3-packet-filtering.md",
              "children": [
                {
                  "id": "c5d155e4222d",
                  "title": "Figure 830. Packet filtering sequence",
                  "slug": "figure-830-packet-filtering-sequence",
                  "level": 4,
                  "start_page": 2954,
                  "end_page": 2955,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.3 Packet filtering > Figure 830. Packet filtering sequence",
                  "file": "10_sections/c5d155e4222d__figure-830-packet-filtering-sequence.md",
                  "children": []
                },
                {
                  "id": "85dc85497c53",
                  "title": "Table 549. Destination address filtering",
                  "slug": "table-549-destination-address-filtering",
                  "level": 4,
                  "start_page": 2956,
                  "end_page": 2956,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.3 Packet filtering > Table 549. Destination address filtering",
                  "file": "10_sections/85dc85497c53__table-549-destination-address-filtering.md",
                  "children": []
                },
                {
                  "id": "f9c41d0dcdc7",
                  "title": "Table 550. Source address filtering",
                  "slug": "table-550-source-address-filtering",
                  "level": 4,
                  "start_page": 2957,
                  "end_page": 2957,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.3 Packet filtering > Table 550. Source address filtering",
                  "file": "10_sections/f9c41d0dcdc7__table-550-source-address-filtering.md",
                  "children": []
                },
                {
                  "id": "b08561571ff0",
                  "title": "Table 551. VLAN match status",
                  "slug": "table-551-vlan-match-status",
                  "level": 4,
                  "start_page": 2958,
                  "end_page": 2959,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.3 Packet filtering > Table 551. VLAN match status",
                  "file": "10_sections/b08561571ff0__table-551-vlan-match-status.md",
                  "children": []
                }
              ]
            },
            {
              "id": "e936cd59e397",
              "title": "61.5.4 IEEE 1588 timestamp support",
              "slug": "61-5-4-ieee-1588-timestamp-support",
              "level": 3,
              "start_page": 2960,
              "end_page": 2984,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support",
              "file": "10_sections/e936cd59e397__61-5-4-ieee-1588-timestamp-support.md",
              "children": [
                {
                  "id": "ad69187e4227",
                  "title": "Table 552. Ordinary clock: PTP messages for snapshot",
                  "slug": "table-552-ordinary-clock-ptp-messages-for-snapshot",
                  "level": 4,
                  "start_page": 2961,
                  "end_page": 2961,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Table 552. Ordinary clock: PTP messages for snapshot",
                  "file": "10_sections/ad69187e4227__table-552-ordinary-clock-ptp-messages-for-snapshot.md",
                  "children": []
                },
                {
                  "id": "dd8a0d19cf78",
                  "title": "Table 553. End-to-end transparent clock: PTP messages for snapshot",
                  "slug": "table-553-end-to-end-transparent-clock-ptp-messages-for-snapshot",
                  "level": 4,
                  "start_page": 2962,
                  "end_page": 2962,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Table 553. End-to-end transparent clock: PTP messages for snapshot",
                  "file": "10_sections/dd8a0d19cf78__table-553-end-to-end-transparent-clock-ptp-messages-for-snapshot.md",
                  "children": []
                },
                {
                  "id": "815f808cf7bb",
                  "title": "Table 554. Peer-to-peer transparent clock: PTP messages for snapshot",
                  "slug": "table-554-peer-to-peer-transparent-clock-ptp-messages-for-snapshot",
                  "level": 4,
                  "start_page": 2963,
                  "end_page": 2963,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Table 554. Peer-to-peer transparent clock: PTP messages for snapshot",
                  "file": "10_sections/815f808cf7bb__table-554-peer-to-peer-transparent-clock-ptp-messages-for-snapshot.md",
                  "children": []
                },
                {
                  "id": "b204db2f0ad8",
                  "title": "Figure 831. Networked time synchronization",
                  "slug": "figure-831-networked-time-synchronization",
                  "level": 4,
                  "start_page": 2963,
                  "end_page": 2963,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Figure 831. Networked time synchronization",
                  "file": "10_sections/b204db2f0ad8__figure-831-networked-time-synchronization.md",
                  "children": []
                },
                {
                  "id": "838dba464e81",
                  "title": "Figure 832. Propagation delay calculation in clocks supporting peer-to-peer path correction",
                  "slug": "figure-832-propagation-delay-calculation-in-clocks-supporting-peer-to-peer-path-correction",
                  "level": 4,
                  "start_page": 2964,
                  "end_page": 2965,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Figure 832. Propagation delay calculation in clocks supporting peer-to-peer path correction",
                  "file": "10_sections/838dba464e81__figure-832-propagation-delay-calculation-in-clocks-supporting-peer-to-peer-path-correction.md",
                  "children": []
                },
                {
                  "id": "fb24c4087cb9",
                  "title": "Table 555. Egress and ingress latency for PHY interfaces",
                  "slug": "table-555-egress-and-ingress-latency-for-phy-interfaces",
                  "level": 4,
                  "start_page": 2966,
                  "end_page": 2966,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Table 555. Egress and ingress latency for PHY interfaces",
                  "file": "10_sections/fb24c4087cb9__table-555-egress-and-ingress-latency-for-phy-interfaces.md",
                  "children": []
                },
                {
                  "id": "3e666325991e",
                  "title": "Table 556. Minimum PTP clock frequency example",
                  "slug": "table-556-minimum-ptp-clock-frequency-example",
                  "level": 4,
                  "start_page": 2967,
                  "end_page": 2967,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Table 556. Minimum PTP clock frequency example",
                  "file": "10_sections/3e666325991e__table-556-minimum-ptp-clock-frequency-example.md",
                  "children": []
                },
                {
                  "id": "ed22c81d7938",
                  "title": "Table 557. Message format defined in IEEE 1588-2008",
                  "slug": "table-557-message-format-defined-in-ieee-1588-2008",
                  "level": 4,
                  "start_page": 2968,
                  "end_page": 2968,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Table 557. Message format defined in IEEE 1588-2008",
                  "file": "10_sections/ed22c81d7938__table-557-message-format-defined-in-ieee-1588-2008.md",
                  "children": []
                },
                {
                  "id": "c68b3df38c52",
                  "title": "Table 558. Message format defined in IEEE 1588-2008",
                  "slug": "table-558-message-format-defined-in-ieee-1588-2008",
                  "level": 4,
                  "start_page": 2968,
                  "end_page": 2968,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Table 558. Message format defined in IEEE 1588-2008",
                  "file": "10_sections/c68b3df38c52__table-558-message-format-defined-in-ieee-1588-2008.md",
                  "children": []
                },
                {
                  "id": "d571a8bf5392",
                  "title": "Table 559. IPv6-UDP PTP packet fields required for control and status",
                  "slug": "table-559-ipv6-udp-ptp-packet-fields-required-for-control-and-status",
                  "level": 4,
                  "start_page": 2969,
                  "end_page": 2969,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Table 559. IPv6-UDP PTP packet fields required for control and status",
                  "file": "10_sections/d571a8bf5392__table-559-ipv6-udp-ptp-packet-fields-required-for-control-and-status.md",
                  "children": []
                },
                {
                  "id": "e8cdf52b421c",
                  "title": "Table 560. Ethernet PTP packet fields required for control and status",
                  "slug": "table-560-ethernet-ptp-packet-fields-required-for-control-and-status",
                  "level": 4,
                  "start_page": 2970,
                  "end_page": 2971,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Table 560. Ethernet PTP packet fields required for control and status",
                  "file": "10_sections/e8cdf52b421c__table-560-ethernet-ptp-packet-fields-required-for-control-and-status.md",
                  "children": []
                },
                {
                  "id": "bd69d7718578",
                  "title": "Table 561. Timestamp Snapshot Dependency on ETH_MACTSCR bits",
                  "slug": "table-561-timestamp-snapshot-dependency-on-eth-mactscr-bits",
                  "level": 4,
                  "start_page": 2972,
                  "end_page": 2973,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Table 561. Timestamp Snapshot Dependency on ETH_MACTSCR bits",
                  "file": "10_sections/bd69d7718578__table-561-timestamp-snapshot-dependency-on-eth-mactscr-bits.md",
                  "children": []
                },
                {
                  "id": "a85c07bb1553",
                  "title": "Figure 833. System time update using fine correction method",
                  "slug": "figure-833-system-time-update-using-fine-correction-method",
                  "level": 4,
                  "start_page": 2974,
                  "end_page": 2977,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Figure 833. System time update using fine correction method",
                  "file": "10_sections/a85c07bb1553__figure-833-system-time-update-using-fine-correction-method.md",
                  "children": []
                },
                {
                  "id": "2af6d44f5264",
                  "title": "Table 562. PTP message generation criteria",
                  "slug": "table-562-ptp-message-generation-criteria",
                  "level": 4,
                  "start_page": 2978,
                  "end_page": 2979,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Table 562. PTP message generation criteria",
                  "file": "10_sections/2af6d44f5264__table-562-ptp-message-generation-criteria.md",
                  "children": []
                },
                {
                  "id": "530ed70f98d2",
                  "title": "Table 563. Common PTP message header fields",
                  "slug": "table-563-common-ptp-message-header-fields",
                  "level": 4,
                  "start_page": 2980,
                  "end_page": 2982,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Table 563. Common PTP message header fields",
                  "file": "10_sections/530ed70f98d2__table-563-common-ptp-message-header-fields.md",
                  "children": []
                },
                {
                  "id": "2847bd27fb89",
                  "title": "Table 564. MAC Transmit PTP mode and one-step timestamping operation",
                  "slug": "table-564-mac-transmit-ptp-mode-and-one-step-timestamping-operation",
                  "level": 4,
                  "start_page": 2983,
                  "end_page": 2984,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.4 IEEE 1588 timestamp support > Table 564. MAC Transmit PTP mode and one-step timestamping operation",
                  "file": "10_sections/2847bd27fb89__table-564-mac-transmit-ptp-mode-and-one-step-timestamping-operation.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7143b4e3cdb1",
              "title": "61.5.5 Checksum offload engine",
              "slug": "61-5-5-checksum-offload-engine",
              "level": 3,
              "start_page": 2985,
              "end_page": 2990,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.5 Checksum offload engine",
              "file": "10_sections/7143b4e3cdb1__61-5-5-checksum-offload-engine.md",
              "children": [
                {
                  "id": "8bb8d6163d62",
                  "title": "Table 565. Transmit checksum offload engine functions for different packet types",
                  "slug": "table-565-transmit-checksum-offload-engine-functions-for-different-packet-types",
                  "level": 4,
                  "start_page": 2988,
                  "end_page": 2989,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.5 Checksum offload engine > Table 565. Transmit checksum offload engine functions for different packet types",
                  "file": "10_sections/8bb8d6163d62__table-565-transmit-checksum-offload-engine-functions-for-different-packet-types.md",
                  "children": []
                },
                {
                  "id": "bc9a3e3de412",
                  "title": "Table 566. Receive checksum offload engine functions for different packet types",
                  "slug": "table-566-receive-checksum-offload-engine-functions-for-different-packet-types",
                  "level": 4,
                  "start_page": 2990,
                  "end_page": 2990,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.5 Checksum offload engine > Table 566. Receive checksum offload engine functions for different packet types",
                  "file": "10_sections/bc9a3e3de412__table-566-receive-checksum-offload-engine-functions-for-different-packet-types.md",
                  "children": []
                }
              ]
            },
            {
              "id": "04468cd1f7ef",
              "title": "61.5.6 TCP segmentation offload",
              "slug": "61-5-6-tcp-segmentation-offload",
              "level": 3,
              "start_page": 2991,
              "end_page": 2996,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.6 TCP segmentation offload",
              "file": "10_sections/04468cd1f7ef__61-5-6-tcp-segmentation-offload.md",
              "children": [
                {
                  "id": "1c0fe0701835",
                  "title": "Figure 834. TCP segmentation offload overview",
                  "slug": "figure-834-tcp-segmentation-offload-overview",
                  "level": 4,
                  "start_page": 2991,
                  "end_page": 2991,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.6 TCP segmentation offload > Figure 834. TCP segmentation offload overview",
                  "file": "10_sections/1c0fe0701835__figure-834-tcp-segmentation-offload-overview.md",
                  "children": []
                },
                {
                  "id": "13485ac1f34a",
                  "title": "Figure 835. TCP segmentation offload flow",
                  "slug": "figure-835-tcp-segmentation-offload-flow",
                  "level": 4,
                  "start_page": 2992,
                  "end_page": 2993,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.6 TCP segmentation offload > Figure 835. TCP segmentation offload flow",
                  "file": "10_sections/13485ac1f34a__figure-835-tcp-segmentation-offload-flow.md",
                  "children": []
                },
                {
                  "id": "ce73f354b987",
                  "title": "Table 567. TSO: TCP and IP header fields",
                  "slug": "table-567-tso-tcp-and-ip-header-fields",
                  "level": 4,
                  "start_page": 2994,
                  "end_page": 2994,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.6 TCP segmentation offload > Table 567. TSO: TCP and IP header fields",
                  "file": "10_sections/ce73f354b987__table-567-tso-tcp-and-ip-header-fields.md",
                  "children": []
                },
                {
                  "id": "8f47d9dc5e9e",
                  "title": "Figure 836. Header and payload fields of segmented packets",
                  "slug": "figure-836-header-and-payload-fields-of-segmented-packets",
                  "level": 4,
                  "start_page": 2995,
                  "end_page": 2996,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.6 TCP segmentation offload > Figure 836. Header and payload fields of segmented packets",
                  "file": "10_sections/8f47d9dc5e9e__figure-836-header-and-payload-fields-of-segmented-packets.md",
                  "children": []
                }
              ]
            },
            {
              "id": "838923ba89d8",
              "title": "61.5.7 IPv4 ARP offload",
              "slug": "61-5-7-ipv4-arp-offload",
              "level": 3,
              "start_page": 2997,
              "end_page": 2997,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.7 IPv4 ARP offload",
              "file": "10_sections/838923ba89d8__61-5-7-ipv4-arp-offload.md",
              "children": []
            },
            {
              "id": "3c92660c8c25",
              "title": "61.5.8 Loopback",
              "slug": "61-5-8-loopback",
              "level": 3,
              "start_page": 2998,
              "end_page": 2998,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.8 Loopback",
              "file": "10_sections/3c92660c8c25__61-5-8-loopback.md",
              "children": []
            },
            {
              "id": "18f0a8369eac",
              "title": "61.5.9 Flow control",
              "slug": "61-5-9-flow-control",
              "level": 3,
              "start_page": 2999,
              "end_page": 3001,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.9 Flow control",
              "file": "10_sections/18f0a8369eac__61-5-9-flow-control.md",
              "children": [
                {
                  "id": "2efe4efcef9a",
                  "title": "Table 568. Pause packet fields",
                  "slug": "table-568-pause-packet-fields",
                  "level": 4,
                  "start_page": 2999,
                  "end_page": 2999,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.9 Flow control > Table 568. Pause packet fields",
                  "file": "10_sections/2efe4efcef9a__table-568-pause-packet-fields.md",
                  "children": []
                },
                {
                  "id": "0b4fb4cf1713",
                  "title": "Table 569. Tx MAC flow control",
                  "slug": "table-569-tx-mac-flow-control",
                  "level": 4,
                  "start_page": 3000,
                  "end_page": 3001,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.9 Flow control > Table 569. Tx MAC flow control",
                  "file": "10_sections/0b4fb4cf1713__table-569-tx-mac-flow-control.md",
                  "children": []
                },
                {
                  "id": "0c6111082a85",
                  "title": "Table 570. Rx MAC flow control",
                  "slug": "table-570-rx-mac-flow-control",
                  "level": 4,
                  "start_page": 3000,
                  "end_page": 3001,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.9 Flow control > Table 570. Rx MAC flow control",
                  "file": "10_sections/0c6111082a85__table-570-rx-mac-flow-control.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5d3edd7b0d14",
              "title": "61.5.10 MAC management counters",
              "slug": "61-5-10-mac-management-counters",
              "level": 3,
              "start_page": 3002,
              "end_page": 3003,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.10 MAC management counters",
              "file": "10_sections/5d3edd7b0d14__61-5-10-mac-management-counters.md",
              "children": [
                {
                  "id": "4fa30c94f468",
                  "title": "Table 571. Size of the maximum receive packet",
                  "slug": "table-571-size-of-the-maximum-receive-packet",
                  "level": 4,
                  "start_page": 3003,
                  "end_page": 3003,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.10 MAC management counters > Table 571. Size of the maximum receive packet",
                  "file": "10_sections/4fa30c94f468__table-571-size-of-the-maximum-receive-packet.md",
                  "children": []
                }
              ]
            },
            {
              "id": "b73720842a81",
              "title": "61.5.11 Interrupts generated by the MAC",
              "slug": "61-5-11-interrupts-generated-by-the-mac",
              "level": 3,
              "start_page": 3004,
              "end_page": 3004,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.11 Interrupts generated by the MAC",
              "file": "10_sections/b73720842a81__61-5-11-interrupts-generated-by-the-mac.md",
              "children": []
            },
            {
              "id": "751964a6d71d",
              "title": "61.5.12 MAC and MMC register descriptions",
              "slug": "61-5-12-mac-and-mmc-register-descriptions",
              "level": 3,
              "start_page": 3004,
              "end_page": 3004,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.5 )Ethernet functional description: MAC > 61.5.12 MAC and MMC register descriptions",
              "file": "10_sections/751964a6d71d__61-5-12-mac-and-mmc-register-descriptions.md",
              "children": []
            }
          ]
        },
        {
          "id": "9e558658f9de",
          "title": "61.6 Ethernet functional description: PHY interfaces",
          "slug": "61-6-ethernet-functional-description-phy-interfaces",
          "level": 2,
          "start_page": 3005,
          "end_page": 3016,
          "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces",
          "file": "10_sections/9e558658f9de__61-6-ethernet-functional-description-phy-interfaces.md",
          "children": [
            {
              "id": "85f4eb5f1cdd",
              "title": "Figure 837. Supported PHY interfaces",
              "slug": "figure-837-supported-phy-interfaces",
              "level": 3,
              "start_page": 3005,
              "end_page": 3011,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > Figure 837. Supported PHY interfaces",
              "file": "10_sections/85f4eb5f1cdd__figure-837-supported-phy-interfaces.md",
              "children": []
            },
            {
              "id": "49ef795da260",
              "title": "61.6.1 Station management agent (SMA)",
              "slug": "61-6-1-station-management-agent-sma",
              "level": 3,
              "start_page": 3005,
              "end_page": 3011,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.1 Station management agent (SMA)",
              "file": "10_sections/49ef795da260__61-6-1-station-management-agent-sma.md",
              "children": [
                {
                  "id": "077edca7fdf1",
                  "title": "Figure 838. SMA Interface block",
                  "slug": "figure-838-sma-interface-block",
                  "level": 4,
                  "start_page": 3005,
                  "end_page": 3005,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.1 Station management agent (SMA) > Figure 838. SMA Interface block",
                  "file": "10_sections/077edca7fdf1__figure-838-sma-interface-block.md",
                  "children": []
                },
                {
                  "id": "7216b45166e9",
                  "title": "Table 572. MCD clock selection",
                  "slug": "table-572-mcd-clock-selection",
                  "level": 4,
                  "start_page": 3006,
                  "end_page": 3006,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.1 Station management agent (SMA) > Table 572. MCD clock selection",
                  "file": "10_sections/7216b45166e9__table-572-mcd-clock-selection.md",
                  "children": []
                },
                {
                  "id": "afcc3d7a2a74",
                  "title": "Figure 839. MDIO packet structure (Clause 45)",
                  "slug": "figure-839-mdio-packet-structure-clause-45",
                  "level": 4,
                  "start_page": 3006,
                  "end_page": 3006,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.1 Station management agent (SMA) > Figure 839. MDIO packet structure (Clause 45)",
                  "file": "10_sections/afcc3d7a2a74__figure-839-mdio-packet-structure-clause-45.md",
                  "children": []
                },
                {
                  "id": "11e8708b384d",
                  "title": "Table 573. MDIO Clause 45 frame structure",
                  "slug": "table-573-mdio-clause-45-frame-structure",
                  "level": 4,
                  "start_page": 3007,
                  "end_page": 3007,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.1 Station management agent (SMA) > Table 573. MDIO Clause 45 frame structure",
                  "file": "10_sections/11e8708b384d__table-573-mdio-clause-45-frame-structure.md",
                  "children": []
                },
                {
                  "id": "e54e30850e78",
                  "title": "Figure 840. MDIO packet structure (Clause 22)",
                  "slug": "figure-840-mdio-packet-structure-clause-22",
                  "level": 4,
                  "start_page": 3007,
                  "end_page": 3007,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.1 Station management agent (SMA) > Figure 840. MDIO packet structure (Clause 22)",
                  "file": "10_sections/e54e30850e78__figure-840-mdio-packet-structure-clause-22.md",
                  "children": []
                },
                {
                  "id": "183e0837d8f7",
                  "title": "Table 574. MDIO Clause 22 frame structure",
                  "slug": "table-574-mdio-clause-22-frame-structure",
                  "level": 4,
                  "start_page": 3008,
                  "end_page": 3008,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.1 Station management agent (SMA) > Table 574. MDIO Clause 22 frame structure",
                  "file": "10_sections/183e0837d8f7__table-574-mdio-clause-22-frame-structure.md",
                  "children": []
                },
                {
                  "id": "1637b9d28976",
                  "title": "Figure 841. SMA write operation flow",
                  "slug": "figure-841-sma-write-operation-flow",
                  "level": 4,
                  "start_page": 3009,
                  "end_page": 3009,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.1 Station management agent (SMA) > Figure 841. SMA write operation flow",
                  "file": "10_sections/1637b9d28976__figure-841-sma-write-operation-flow.md",
                  "children": []
                },
                {
                  "id": "b3a133f13078",
                  "title": "Figure 842. Write data packet",
                  "slug": "figure-842-write-data-packet",
                  "level": 4,
                  "start_page": 3010,
                  "end_page": 3011,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.1 Station management agent (SMA) > Figure 842. Write data packet",
                  "file": "10_sections/b3a133f13078__figure-842-write-data-packet.md",
                  "children": []
                },
                {
                  "id": "81451a3d9be0",
                  "title": "Figure 843. Read data packet",
                  "slug": "figure-843-read-data-packet",
                  "level": 4,
                  "start_page": 3010,
                  "end_page": 3011,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.1 Station management agent (SMA) > Figure 843. Read data packet",
                  "file": "10_sections/81451a3d9be0__figure-843-read-data-packet.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f3369fa16d01",
              "title": "61.6.2 Media independent interface (MII)",
              "slug": "61-6-2-media-independent-interface-mii",
              "level": 3,
              "start_page": 3012,
              "end_page": 3012,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.2 Media independent interface (MII)",
              "file": "10_sections/f3369fa16d01__61-6-2-media-independent-interface-mii.md",
              "children": [
                {
                  "id": "eb45a543c2cb",
                  "title": "Figure 844. Media independent interface (MII) signals",
                  "slug": "figure-844-media-independent-interface-mii-signals",
                  "level": 4,
                  "start_page": 3012,
                  "end_page": 3012,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.2 Media independent interface (MII) > Figure 844. Media independent interface (MII) signals",
                  "file": "10_sections/eb45a543c2cb__figure-844-media-independent-interface-mii-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ebe53a78c3cc",
              "title": "61.6.3 Reduced media independent interface (RMII)",
              "slug": "61-6-3-reduced-media-independent-interface-rmii",
              "level": 3,
              "start_page": 3013,
              "end_page": 3016,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.3 Reduced media independent interface (RMII)",
              "file": "10_sections/ebe53a78c3cc__61-6-3-reduced-media-independent-interface-rmii.md",
              "children": [
                {
                  "id": "10f9439fe81c",
                  "title": "Figure 845. RMII block diagram",
                  "slug": "figure-845-rmii-block-diagram",
                  "level": 4,
                  "start_page": 3014,
                  "end_page": 3014,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.3 Reduced media independent interface (RMII) > Figure 845. RMII block diagram",
                  "file": "10_sections/10f9439fe81c__figure-845-rmii-block-diagram.md",
                  "children": []
                },
                {
                  "id": "3ab9e0ee1b5a",
                  "title": "Figure 846. Transmission bit order",
                  "slug": "figure-846-transmission-bit-order",
                  "level": 4,
                  "start_page": 3015,
                  "end_page": 3015,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.3 Reduced media independent interface (RMII) > Figure 846. Transmission bit order",
                  "file": "10_sections/3ab9e0ee1b5a__figure-846-transmission-bit-order.md",
                  "children": []
                },
                {
                  "id": "8737635dde94",
                  "title": "Figure 847. Receive bit order",
                  "slug": "figure-847-receive-bit-order",
                  "level": 4,
                  "start_page": 3016,
                  "end_page": 3016,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.6 Ethernet functional description: PHY interfaces > 61.6.3 Reduced media independent interface (RMII) > Figure 847. Receive bit order",
                  "file": "10_sections/8737635dde94__figure-847-receive-bit-order.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "47dd4620a4cb",
          "title": "61.7 Ethernet low-power modes",
          "slug": "61-7-ethernet-low-power-modes",
          "level": 2,
          "start_page": 3017,
          "end_page": 3027,
          "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.7 Ethernet low-power modes",
          "file": "10_sections/47dd4620a4cb__61-7-ethernet-low-power-modes.md",
          "children": [
            {
              "id": "54703ba2a669",
              "title": "61.7.1 Low-power management",
              "slug": "61-7-1-low-power-management",
              "level": 3,
              "start_page": 3017,
              "end_page": 3022,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.7 Ethernet low-power modes > 61.7.1 Low-power management",
              "file": "10_sections/54703ba2a669__61-7-1-low-power-management.md",
              "children": [
                {
                  "id": "bf53583c32fb",
                  "title": "Table 575. Remote wakeup packet filter register",
                  "slug": "table-575-remote-wakeup-packet-filter-register",
                  "level": 4,
                  "start_page": 3019,
                  "end_page": 3019,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.7 Ethernet low-power modes > 61.7.1 Low-power management > Table 575. Remote wakeup packet filter register",
                  "file": "10_sections/bf53583c32fb__table-575-remote-wakeup-packet-filter-register.md",
                  "children": []
                },
                {
                  "id": "f3ca4e6fe0c9",
                  "title": "Table 576. Description of the remote wakeup filter fields",
                  "slug": "table-576-description-of-the-remote-wakeup-filter-fields",
                  "level": 4,
                  "start_page": 3020,
                  "end_page": 3020,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.7 Ethernet low-power modes > 61.7.1 Low-power management > Table 576. Description of the remote wakeup filter fields",
                  "file": "10_sections/f3ca4e6fe0c9__table-576-description-of-the-remote-wakeup-filter-fields.md",
                  "children": []
                },
                {
                  "id": "7dad584cf048",
                  "title": "Table 577. Remote wakeup packet and PMT interrupt generation",
                  "slug": "table-577-remote-wakeup-packet-and-pmt-interrupt-generation",
                  "level": 4,
                  "start_page": 3021,
                  "end_page": 3022,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.7 Ethernet low-power modes > 61.7.1 Low-power management > Table 577. Remote wakeup packet and PMT interrupt generation",
                  "file": "10_sections/7dad584cf048__table-577-remote-wakeup-packet-and-pmt-interrupt-generation.md",
                  "children": []
                }
              ]
            },
            {
              "id": "330009b26f1d",
              "title": "61.7.2 Energy Efficient Ethernet (EEE)",
              "slug": "61-7-2-energy-efficient-ethernet-eee",
              "level": 3,
              "start_page": 3023,
              "end_page": 3027,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.7 Ethernet low-power modes > 61.7.2 Energy Efficient Ethernet (EEE)",
              "file": "10_sections/330009b26f1d__61-7-2-energy-efficient-ethernet-eee.md",
              "children": [
                {
                  "id": "b70e3796d092",
                  "title": "Figure 848. LPI transitions (Transmit, 100 Mbds)",
                  "slug": "figure-848-lpi-transitions-transmit-100-mbds",
                  "level": 4,
                  "start_page": 3024,
                  "end_page": 3024,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.7 Ethernet low-power modes > 61.7.2 Energy Efficient Ethernet (EEE) > Figure 848. LPI transitions (Transmit, 100 Mbds)",
                  "file": "10_sections/b70e3796d092__figure-848-lpi-transitions-transmit-100-mbds.md",
                  "children": []
                },
                {
                  "id": "4372136f9fb5",
                  "title": "Figure 849. LPI Tx clock gating (when LPITCSE = 1)",
                  "slug": "figure-849-lpi-tx-clock-gating-when-lpitcse-1",
                  "level": 4,
                  "start_page": 3025,
                  "end_page": 3025,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.7 Ethernet low-power modes > 61.7.2 Energy Efficient Ethernet (EEE) > Figure 849. LPI Tx clock gating (when LPITCSE = 1)",
                  "file": "10_sections/4372136f9fb5__figure-849-lpi-tx-clock-gating-when-lpitcse-1.md",
                  "children": []
                },
                {
                  "id": "c7e485b2a13d",
                  "title": "Figure 850. LPI transitions (receive, 100 Mbps)",
                  "slug": "figure-850-lpi-transitions-receive-100-mbps",
                  "level": 4,
                  "start_page": 3026,
                  "end_page": 3027,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.7 Ethernet low-power modes > 61.7.2 Energy Efficient Ethernet (EEE) > Figure 850. LPI transitions (receive, 100 Mbps)",
                  "file": "10_sections/c7e485b2a13d__figure-850-lpi-transitions-receive-100-mbps.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "0d78d838a348",
          "title": "61.8 Ethernet interrupts",
          "slug": "61-8-ethernet-interrupts",
          "level": 2,
          "start_page": 3028,
          "end_page": 3030,
          "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.8 Ethernet interrupts",
          "file": "10_sections/0d78d838a348__61-8-ethernet-interrupts.md",
          "children": [
            {
              "id": "c9daf7c5f057",
              "title": "61.8.1 DMA interrupts",
              "slug": "61-8-1-dma-interrupts",
              "level": 3,
              "start_page": 3028,
              "end_page": 3029,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.8 Ethernet interrupts > 61.8.1 DMA interrupts",
              "file": "10_sections/c9daf7c5f057__61-8-1-dma-interrupts.md",
              "children": [
                {
                  "id": "d76c7e5f89d5",
                  "title": "Table 578. Transfer complete interrupt behavior",
                  "slug": "table-578-transfer-complete-interrupt-behavior",
                  "level": 4,
                  "start_page": 3029,
                  "end_page": 3029,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.8 Ethernet interrupts > 61.8.1 DMA interrupts > Table 578. Transfer complete interrupt behavior",
                  "file": "10_sections/d76c7e5f89d5__table-578-transfer-complete-interrupt-behavior.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0a5192397eb7",
              "title": "61.8.2 MTL interrupts",
              "slug": "61-8-2-mtl-interrupts",
              "level": 3,
              "start_page": 3030,
              "end_page": 3030,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.8 Ethernet interrupts > 61.8.2 MTL interrupts",
              "file": "10_sections/0a5192397eb7__61-8-2-mtl-interrupts.md",
              "children": []
            },
            {
              "id": "0fdb0df8a07a",
              "title": "61.8.3 MAC Interrupts",
              "slug": "61-8-3-mac-interrupts",
              "level": 3,
              "start_page": 3030,
              "end_page": 3030,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.8 Ethernet interrupts > 61.8.3 MAC Interrupts",
              "file": "10_sections/0fdb0df8a07a__61-8-3-mac-interrupts.md",
              "children": []
            }
          ]
        },
        {
          "id": "2bef120b0261",
          "title": "61.9 Ethernet programming model",
          "slug": "61-9-ethernet-programming-model",
          "level": 2,
          "start_page": 3031,
          "end_page": 3045,
          "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model",
          "file": "10_sections/2bef120b0261__61-9-ethernet-programming-model.md",
          "children": [
            {
              "id": "fe0ef033e608",
              "title": "61.9.1 DMA initialization",
              "slug": "61-9-1-dma-initialization",
              "level": 3,
              "start_page": 3031,
              "end_page": 3031,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.1 DMA initialization",
              "file": "10_sections/fe0ef033e608__61-9-1-dma-initialization.md",
              "children": []
            },
            {
              "id": "39d072407708",
              "title": "61.9.2 MTL initialization",
              "slug": "61-9-2-mtl-initialization",
              "level": 3,
              "start_page": 3032,
              "end_page": 3032,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.2 MTL initialization",
              "file": "10_sections/39d072407708__61-9-2-mtl-initialization.md",
              "children": []
            },
            {
              "id": "3afa946c136b",
              "title": "61.9.3 MAC initialization",
              "slug": "61-9-3-mac-initialization",
              "level": 3,
              "start_page": 3032,
              "end_page": 3032,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.3 MAC initialization",
              "file": "10_sections/3afa946c136b__61-9-3-mac-initialization.md",
              "children": []
            },
            {
              "id": "5ef8ac5cbb5b",
              "title": "61.9.4 Performing normal receive and transmit operation",
              "slug": "61-9-4-performing-normal-receive-and-transmit-operation",
              "level": 3,
              "start_page": 3033,
              "end_page": 3033,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.4 Performing normal receive and transmit operation",
              "file": "10_sections/5ef8ac5cbb5b__61-9-4-performing-normal-receive-and-transmit-operation.md",
              "children": []
            },
            {
              "id": "ceb5d20dcb06",
              "title": "61.9.5 Stopping and starting transmission",
              "slug": "61-9-5-stopping-and-starting-transmission",
              "level": 3,
              "start_page": 3034,
              "end_page": 3034,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.5 Stopping and starting transmission",
              "file": "10_sections/ceb5d20dcb06__61-9-5-stopping-and-starting-transmission.md",
              "children": []
            },
            {
              "id": "37068635661a",
              "title": "61.9.6 Programming guidelines for switching to new descriptor list in RxDMA",
              "slug": "61-9-6-programming-guidelines-for-switching-to-new-descriptor-list-in-rxdma",
              "level": 3,
              "start_page": 3034,
              "end_page": 3034,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.6 Programming guidelines for switching to new descriptor list in RxDMA",
              "file": "10_sections/37068635661a__61-9-6-programming-guidelines-for-switching-to-new-descriptor-list-in-rxdma.md",
              "children": []
            },
            {
              "id": "0c90f9ca3159",
              "title": "61.9.7 Programming guidelines for switching the AHB clock frequency",
              "slug": "61-9-7-programming-guidelines-for-switching-the-ahb-clock-frequency",
              "level": 3,
              "start_page": 3034,
              "end_page": 3034,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.7 Programming guidelines for switching the AHB clock frequency",
              "file": "10_sections/0c90f9ca3159__61-9-7-programming-guidelines-for-switching-the-ahb-clock-frequency.md",
              "children": []
            },
            {
              "id": "37bef0bc7053",
              "title": "61.9.8 Programming guidelines for MII link state transitions",
              "slug": "61-9-8-programming-guidelines-for-mii-link-state-transitions",
              "level": 3,
              "start_page": 3035,
              "end_page": 3035,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.8 Programming guidelines for MII link state transitions",
              "file": "10_sections/37bef0bc7053__61-9-8-programming-guidelines-for-mii-link-state-transitions.md",
              "children": []
            },
            {
              "id": "c4ce98b9c769",
              "title": "61.9.9 Programming guidelines for IEEE 1588 timestamping",
              "slug": "61-9-9-programming-guidelines-for-ieee-1588-timestamping",
              "level": 3,
              "start_page": 3036,
              "end_page": 3036,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.9 Programming guidelines for IEEE 1588 timestamping",
              "file": "10_sections/c4ce98b9c769__61-9-9-programming-guidelines-for-ieee-1588-timestamping.md",
              "children": []
            },
            {
              "id": "ae40543ed095",
              "title": "61.9.10 Programming guidelines for PTP offload feature",
              "slug": "61-9-10-programming-guidelines-for-ptp-offload-feature",
              "level": 3,
              "start_page": 3037,
              "end_page": 3040,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.10 Programming guidelines for PTP offload feature",
              "file": "10_sections/ae40543ed095__61-9-10-programming-guidelines-for-ptp-offload-feature.md",
              "children": []
            },
            {
              "id": "c9af35c0cb81",
              "title": "61.9.11 Programming guidelines for Energy Efficient Ethernet (EEE)",
              "slug": "61-9-11-programming-guidelines-for-energy-efficient-ethernet-eee",
              "level": 3,
              "start_page": 3041,
              "end_page": 3042,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.11 Programming guidelines for Energy Efficient Ethernet (EEE)",
              "file": "10_sections/c9af35c0cb81__61-9-11-programming-guidelines-for-energy-efficient-ethernet-eee.md",
              "children": []
            },
            {
              "id": "81e0eb203c22",
              "title": "61.9.12 Programming guidelines for flexible pulse-per-second (PPS) output",
              "slug": "61-9-12-programming-guidelines-for-flexible-pulse-per-second-pps-output",
              "level": 3,
              "start_page": 3043,
              "end_page": 3044,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.12 Programming guidelines for flexible pulse-per-second (PPS) output",
              "file": "10_sections/81e0eb203c22__61-9-12-programming-guidelines-for-flexible-pulse-per-second-pps-output.md",
              "children": []
            },
            {
              "id": "69607292f3d2",
              "title": "61.9.13 Programming guidelines for TSO",
              "slug": "61-9-13-programming-guidelines-for-tso",
              "level": 3,
              "start_page": 3045,
              "end_page": 3045,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.13 Programming guidelines for TSO",
              "file": "10_sections/69607292f3d2__61-9-13-programming-guidelines-for-tso.md",
              "children": []
            },
            {
              "id": "1d6f382230e4",
              "title": "61.9.14 Programming guidelines to perform VLAN filtering on the receive",
              "slug": "61-9-14-programming-guidelines-to-perform-vlan-filtering-on-the-receive",
              "level": 3,
              "start_page": 3046,
              "end_page": 3046,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.9 Ethernet programming model > 61.9.14 Programming guidelines to perform VLAN filtering on the receive",
              "file": "10_sections/1d6f382230e4__61-9-14-programming-guidelines-to-perform-vlan-filtering-on-the-receive.md",
              "children": []
            }
          ]
        },
        {
          "id": "f8a50122d419",
          "title": "61.10 Descriptors",
          "slug": "61-10-descriptors",
          "level": 2,
          "start_page": 3046,
          "end_page": 3073,
          "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors",
          "file": "10_sections/f8a50122d419__61-10-descriptors.md",
          "children": [
            {
              "id": "b714bd9b395d",
              "title": "61.10.1 Descriptor overview",
              "slug": "61-10-1-descriptor-overview",
              "level": 3,
              "start_page": 3046,
              "end_page": 3046,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.1 Descriptor overview",
              "file": "10_sections/b714bd9b395d__61-10-1-descriptor-overview.md",
              "children": []
            },
            {
              "id": "8811d3606f0e",
              "title": "61.10.2 Descriptor structure",
              "slug": "61-10-2-descriptor-structure",
              "level": 3,
              "start_page": 3047,
              "end_page": 3048,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.2 Descriptor structure",
              "file": "10_sections/8811d3606f0e__61-10-2-descriptor-structure.md",
              "children": [
                {
                  "id": "f81ac8df8a4a",
                  "title": "Figure 851. Descriptor ring structure",
                  "slug": "figure-851-descriptor-ring-structure",
                  "level": 4,
                  "start_page": 3047,
                  "end_page": 3047,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.2 Descriptor structure > Figure 851. Descriptor ring structure",
                  "file": "10_sections/f81ac8df8a4a__figure-851-descriptor-ring-structure.md",
                  "children": []
                },
                {
                  "id": "132aa20b75af",
                  "title": "Figure 852. DMA descriptor ring",
                  "slug": "figure-852-dma-descriptor-ring",
                  "level": 4,
                  "start_page": 3048,
                  "end_page": 3048,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.2 Descriptor structure > Figure 852. DMA descriptor ring",
                  "file": "10_sections/132aa20b75af__figure-852-dma-descriptor-ring.md",
                  "children": []
                }
              ]
            },
            {
              "id": "bbc436450301",
              "title": "61.10.3 Transmit descriptor",
              "slug": "61-10-3-transmit-descriptor",
              "level": 3,
              "start_page": 3049,
              "end_page": 3061,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor",
              "file": "10_sections/bbc436450301__61-10-3-transmit-descriptor.md",
              "children": [
                {
                  "id": "e8b9307dd5de",
                  "title": "Figure 853. Transmit descriptor (read format)",
                  "slug": "figure-853-transmit-descriptor-read-format",
                  "level": 4,
                  "start_page": 3049,
                  "end_page": 3049,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Figure 853. Transmit descriptor (read format)",
                  "file": "10_sections/e8b9307dd5de__figure-853-transmit-descriptor-read-format.md",
                  "children": []
                },
                {
                  "id": "d724dfd03bd2",
                  "title": "Table 579. TDES0 normal descriptor (read format)",
                  "slug": "table-579-tdes0-normal-descriptor-read-format",
                  "level": 4,
                  "start_page": 3049,
                  "end_page": 3049,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Table 579. TDES0 normal descriptor (read format)",
                  "file": "10_sections/d724dfd03bd2__table-579-tdes0-normal-descriptor-read-format.md",
                  "children": []
                },
                {
                  "id": "3fe5daaf9407",
                  "title": "Table 580. TDES1 normal descriptor (read format)",
                  "slug": "table-580-tdes1-normal-descriptor-read-format",
                  "level": 4,
                  "start_page": 3050,
                  "end_page": 3050,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Table 580. TDES1 normal descriptor (read format)",
                  "file": "10_sections/3fe5daaf9407__table-580-tdes1-normal-descriptor-read-format.md",
                  "children": []
                },
                {
                  "id": "a78008f6bc29",
                  "title": "Table 581. TDES2 normal descriptor (read format)",
                  "slug": "table-581-tdes2-normal-descriptor-read-format",
                  "level": 4,
                  "start_page": 3050,
                  "end_page": 3050,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Table 581. TDES2 normal descriptor (read format)",
                  "file": "10_sections/a78008f6bc29__table-581-tdes2-normal-descriptor-read-format.md",
                  "children": []
                },
                {
                  "id": "7bb5e570fb73",
                  "title": "Table 582. TDES3 normal descriptor (read format)",
                  "slug": "table-582-tdes3-normal-descriptor-read-format",
                  "level": 4,
                  "start_page": 3051,
                  "end_page": 3053,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Table 582. TDES3 normal descriptor (read format)",
                  "file": "10_sections/7bb5e570fb73__table-582-tdes3-normal-descriptor-read-format.md",
                  "children": []
                },
                {
                  "id": "03282051abd9",
                  "title": "Figure 854. Transmit descriptor write-back format",
                  "slug": "figure-854-transmit-descriptor-write-back-format",
                  "level": 4,
                  "start_page": 3054,
                  "end_page": 3054,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Figure 854. Transmit descriptor write-back format",
                  "file": "10_sections/03282051abd9__figure-854-transmit-descriptor-write-back-format.md",
                  "children": []
                },
                {
                  "id": "8ce5ca41ddc4",
                  "title": "Table 583. TDES0 normal descriptor (write-back format)",
                  "slug": "table-583-tdes0-normal-descriptor-write-back-format",
                  "level": 4,
                  "start_page": 3054,
                  "end_page": 3054,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Table 583. TDES0 normal descriptor (write-back format)",
                  "file": "10_sections/8ce5ca41ddc4__table-583-tdes0-normal-descriptor-write-back-format.md",
                  "children": []
                },
                {
                  "id": "0a58aa4ed733",
                  "title": "Table 584. TDES1 normal descriptor (write-back format)",
                  "slug": "table-584-tdes1-normal-descriptor-write-back-format",
                  "level": 4,
                  "start_page": 3054,
                  "end_page": 3054,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Table 584. TDES1 normal descriptor (write-back format)",
                  "file": "10_sections/0a58aa4ed733__table-584-tdes1-normal-descriptor-write-back-format.md",
                  "children": []
                },
                {
                  "id": "8005db6b0443",
                  "title": "Table 585. TDES2 normal descriptor (write-back format)",
                  "slug": "table-585-tdes2-normal-descriptor-write-back-format",
                  "level": 4,
                  "start_page": 3055,
                  "end_page": 3057,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Table 585. TDES2 normal descriptor (write-back format)",
                  "file": "10_sections/8005db6b0443__table-585-tdes2-normal-descriptor-write-back-format.md",
                  "children": []
                },
                {
                  "id": "d540599a97da",
                  "title": "Table 586. TDES3 normal descriptor (write-back format)",
                  "slug": "table-586-tdes3-normal-descriptor-write-back-format",
                  "level": 4,
                  "start_page": 3055,
                  "end_page": 3057,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Table 586. TDES3 normal descriptor (write-back format)",
                  "file": "10_sections/d540599a97da__table-586-tdes3-normal-descriptor-write-back-format.md",
                  "children": []
                },
                {
                  "id": "145276993cc7",
                  "title": "Figure 855. Transmit context descriptor format",
                  "slug": "figure-855-transmit-context-descriptor-format",
                  "level": 4,
                  "start_page": 3058,
                  "end_page": 3058,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Figure 855. Transmit context descriptor format",
                  "file": "10_sections/145276993cc7__figure-855-transmit-context-descriptor-format.md",
                  "children": []
                },
                {
                  "id": "c339636e0c86",
                  "title": "Table 587. TDES0 context descriptor",
                  "slug": "table-587-tdes0-context-descriptor",
                  "level": 4,
                  "start_page": 3058,
                  "end_page": 3058,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Table 587. TDES0 context descriptor",
                  "file": "10_sections/c339636e0c86__table-587-tdes0-context-descriptor.md",
                  "children": []
                },
                {
                  "id": "d92e60992941",
                  "title": "Table 588. TDES1 context descriptor",
                  "slug": "table-588-tdes1-context-descriptor",
                  "level": 4,
                  "start_page": 3059,
                  "end_page": 3061,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Table 588. TDES1 context descriptor",
                  "file": "10_sections/d92e60992941__table-588-tdes1-context-descriptor.md",
                  "children": []
                },
                {
                  "id": "2ae77678f77f",
                  "title": "Table 589. TDES2 context descriptor",
                  "slug": "table-589-tdes2-context-descriptor",
                  "level": 4,
                  "start_page": 3059,
                  "end_page": 3061,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Table 589. TDES2 context descriptor",
                  "file": "10_sections/2ae77678f77f__table-589-tdes2-context-descriptor.md",
                  "children": []
                },
                {
                  "id": "c9c54d916c21",
                  "title": "Table 590. TDES3 context descriptor",
                  "slug": "table-590-tdes3-context-descriptor",
                  "level": 4,
                  "start_page": 3059,
                  "end_page": 3061,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.3 Transmit descriptor > Table 590. TDES3 context descriptor",
                  "file": "10_sections/c9c54d916c21__table-590-tdes3-context-descriptor.md",
                  "children": []
                }
              ]
            },
            {
              "id": "d097fe899242",
              "title": "61.10.4 Receive descriptor",
              "slug": "61-10-4-receive-descriptor",
              "level": 3,
              "start_page": 3062,
              "end_page": 3073,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor",
              "file": "10_sections/d097fe899242__61-10-4-receive-descriptor.md",
              "children": [
                {
                  "id": "3d16377e5ba3",
                  "title": "Figure 856. Receive normal descriptor (read format)",
                  "slug": "figure-856-receive-normal-descriptor-read-format",
                  "level": 4,
                  "start_page": 3062,
                  "end_page": 3062,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Figure 856. Receive normal descriptor (read format)",
                  "file": "10_sections/3d16377e5ba3__figure-856-receive-normal-descriptor-read-format.md",
                  "children": []
                },
                {
                  "id": "b2225c54c723",
                  "title": "Table 591. RDES0 normal descriptor (read format)",
                  "slug": "table-591-rdes0-normal-descriptor-read-format",
                  "level": 4,
                  "start_page": 3063,
                  "end_page": 3063,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Table 591. RDES0 normal descriptor (read format)",
                  "file": "10_sections/b2225c54c723__table-591-rdes0-normal-descriptor-read-format.md",
                  "children": []
                },
                {
                  "id": "4acc5af6540c",
                  "title": "Table 592. RDES1 normal descriptor (read format)",
                  "slug": "table-592-rdes1-normal-descriptor-read-format",
                  "level": 4,
                  "start_page": 3063,
                  "end_page": 3063,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Table 592. RDES1 normal descriptor (read format)",
                  "file": "10_sections/4acc5af6540c__table-592-rdes1-normal-descriptor-read-format.md",
                  "children": []
                },
                {
                  "id": "aecc27acf6ef",
                  "title": "Table 593. RDES2 normal descriptor (read format)",
                  "slug": "table-593-rdes2-normal-descriptor-read-format",
                  "level": 4,
                  "start_page": 3063,
                  "end_page": 3063,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Table 593. RDES2 normal descriptor (read format)",
                  "file": "10_sections/aecc27acf6ef__table-593-rdes2-normal-descriptor-read-format.md",
                  "children": []
                },
                {
                  "id": "7ef82424b741",
                  "title": "Table 594. RDES3 normal descriptor (read format)",
                  "slug": "table-594-rdes3-normal-descriptor-read-format",
                  "level": 4,
                  "start_page": 3064,
                  "end_page": 3064,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Table 594. RDES3 normal descriptor (read format)",
                  "file": "10_sections/7ef82424b741__table-594-rdes3-normal-descriptor-read-format.md",
                  "children": []
                },
                {
                  "id": "feb6f378c604",
                  "title": "Figure 857. Receive normal descriptor (write-back format)",
                  "slug": "figure-857-receive-normal-descriptor-write-back-format",
                  "level": 4,
                  "start_page": 3065,
                  "end_page": 3065,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Figure 857. Receive normal descriptor (write-back format)",
                  "file": "10_sections/feb6f378c604__figure-857-receive-normal-descriptor-write-back-format.md",
                  "children": []
                },
                {
                  "id": "05dba6197561",
                  "title": "Table 595. RDES0 normal descriptor (write-back format)",
                  "slug": "table-595-rdes0-normal-descriptor-write-back-format",
                  "level": 4,
                  "start_page": 3065,
                  "end_page": 3065,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Table 595. RDES0 normal descriptor (write-back format)",
                  "file": "10_sections/05dba6197561__table-595-rdes0-normal-descriptor-write-back-format.md",
                  "children": []
                },
                {
                  "id": "3f0c466ebbfe",
                  "title": "Table 596. RDES1 normal descriptor (write-back format)",
                  "slug": "table-596-rdes1-normal-descriptor-write-back-format",
                  "level": 4,
                  "start_page": 3066,
                  "end_page": 3067,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Table 596. RDES1 normal descriptor (write-back format)",
                  "file": "10_sections/3f0c466ebbfe__table-596-rdes1-normal-descriptor-write-back-format.md",
                  "children": []
                },
                {
                  "id": "9e9ec551bc9d",
                  "title": "Table 597. RDES2 normal descriptor (write-back format)",
                  "slug": "table-597-rdes2-normal-descriptor-write-back-format",
                  "level": 4,
                  "start_page": 3068,
                  "end_page": 3068,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Table 597. RDES2 normal descriptor (write-back format)",
                  "file": "10_sections/9e9ec551bc9d__table-597-rdes2-normal-descriptor-write-back-format.md",
                  "children": []
                },
                {
                  "id": "75426b5cca27",
                  "title": "Table 598. RDES3 normal descriptor (write-back format)",
                  "slug": "table-598-rdes3-normal-descriptor-write-back-format",
                  "level": 4,
                  "start_page": 3069,
                  "end_page": 3071,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Table 598. RDES3 normal descriptor (write-back format)",
                  "file": "10_sections/75426b5cca27__table-598-rdes3-normal-descriptor-write-back-format.md",
                  "children": []
                },
                {
                  "id": "c71ff079a621",
                  "title": "Figure 858. Receive context descriptor",
                  "slug": "figure-858-receive-context-descriptor",
                  "level": 4,
                  "start_page": 3072,
                  "end_page": 3072,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Figure 858. Receive context descriptor",
                  "file": "10_sections/c71ff079a621__figure-858-receive-context-descriptor.md",
                  "children": []
                },
                {
                  "id": "3d18ffc4e3c4",
                  "title": "Table 599. RDES0 context descriptor",
                  "slug": "table-599-rdes0-context-descriptor",
                  "level": 4,
                  "start_page": 3072,
                  "end_page": 3072,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Table 599. RDES0 context descriptor",
                  "file": "10_sections/3d18ffc4e3c4__table-599-rdes0-context-descriptor.md",
                  "children": []
                },
                {
                  "id": "4a5b03530576",
                  "title": "Table 600. RDES1 context descriptor",
                  "slug": "table-600-rdes1-context-descriptor",
                  "level": 4,
                  "start_page": 3073,
                  "end_page": 3073,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Table 600. RDES1 context descriptor",
                  "file": "10_sections/4a5b03530576__table-600-rdes1-context-descriptor.md",
                  "children": []
                },
                {
                  "id": "143f2fa70820",
                  "title": "Table 601. RDES2 context descriptor",
                  "slug": "table-601-rdes2-context-descriptor",
                  "level": 4,
                  "start_page": 3073,
                  "end_page": 3073,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Table 601. RDES2 context descriptor",
                  "file": "10_sections/143f2fa70820__table-601-rdes2-context-descriptor.md",
                  "children": []
                },
                {
                  "id": "0a19cee66abb",
                  "title": "Table 602. RDES3 context descriptor",
                  "slug": "table-602-rdes3-context-descriptor",
                  "level": 4,
                  "start_page": 3073,
                  "end_page": 3073,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.10 Descriptors > 61.10.4 Receive descriptor > Table 602. RDES3 context descriptor",
                  "file": "10_sections/0a19cee66abb__table-602-rdes3-context-descriptor.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "58e3571aae32",
          "title": "61.11 Ethernet registers",
          "slug": "61-11-ethernet-registers",
          "level": 2,
          "start_page": 3074,
          "end_page": 3207,
          "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.11 Ethernet registers",
          "file": "10_sections/58e3571aae32__61-11-ethernet-registers.md",
          "children": [
            {
              "id": "4fa5d064e7e0",
              "title": "61.11.1 Ethernet register maps",
              "slug": "61-11-1-ethernet-register-maps",
              "level": 3,
              "start_page": 3074,
              "end_page": 3099,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.11 Ethernet registers > 61.11.1 Ethernet register maps",
              "file": "10_sections/4fa5d064e7e0__61-11-1-ethernet-register-maps.md",
              "children": []
            },
            {
              "id": "e0e74a1ec156",
              "title": "61.11.2 Ethernet DMA registers",
              "slug": "61-11-2-ethernet-dma-registers",
              "level": 3,
              "start_page": 3074,
              "end_page": 3099,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.11 Ethernet registers > 61.11.2 Ethernet DMA registers",
              "file": "10_sections/e0e74a1ec156__61-11-2-ethernet-dma-registers.md",
              "children": [
                {
                  "id": "5e7c953e4325",
                  "title": "Figure 859. Generation of ETH_DMAISR flags",
                  "slug": "figure-859-generation-of-eth-dmaisr-flags",
                  "level": 4,
                  "start_page": 3090,
                  "end_page": 3096,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.11 Ethernet registers > 61.11.2 Ethernet DMA registers > Figure 859. Generation of ETH_DMAISR flags",
                  "file": "10_sections/5e7c953e4325__figure-859-generation-of-eth-dmaisr-flags.md",
                  "children": []
                },
                {
                  "id": "9e50f44608b0",
                  "title": "Table 603. ETH_DMA common register map and reset values",
                  "slug": "table-603-eth-dma-common-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3097,
                  "end_page": 3099,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.11 Ethernet registers > 61.11.2 Ethernet DMA registers > Table 603. ETH_DMA common register map and reset values",
                  "file": "10_sections/9e50f44608b0__table-603-eth-dma-common-register-map-and-reset-values.md",
                  "children": []
                },
                {
                  "id": "2f3d81966d99",
                  "title": "Table 604. ETH_DMA_CH register map and reset values",
                  "slug": "table-604-eth-dma-ch-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3097,
                  "end_page": 3099,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.11 Ethernet registers > 61.11.2 Ethernet DMA registers > Table 604. ETH_DMA_CH register map and reset values",
                  "file": "10_sections/2f3d81966d99__table-604-eth-dma-ch-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "4b438e6f8fee",
              "title": "61.11.3 Ethernet MTL registers",
              "slug": "61-11-3-ethernet-mtl-registers",
              "level": 3,
              "start_page": 3100,
              "end_page": 3111,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.11 Ethernet registers > 61.11.3 Ethernet MTL registers",
              "file": "10_sections/4b438e6f8fee__61-11-3-ethernet-mtl-registers.md",
              "children": [
                {
                  "id": "94ed029b5200",
                  "title": "Table 605. ETH_MTL register map and reset values",
                  "slug": "table-605-eth-mtl-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3110,
                  "end_page": 3111,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.11 Ethernet registers > 61.11.3 Ethernet MTL registers > Table 605. ETH_MTL register map and reset values",
                  "file": "10_sections/94ed029b5200__table-605-eth-mtl-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "3006563fadcb",
              "title": "61.11.4 Ethernet MAC and MMC registers",
              "slug": "61-11-4-ethernet-mac-and-mmc-registers",
              "level": 3,
              "start_page": 3112,
              "end_page": 3207,
              "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.11 Ethernet registers > 61.11.4 Ethernet MAC and MMC registers",
              "file": "10_sections/3006563fadcb__61-11-4-ethernet-mac-and-mmc-registers.md",
              "children": [
                {
                  "id": "d1db86574861",
                  "title": "Table 606. Giant Packet Status based on S2KP and JE Bits",
                  "slug": "table-606-giant-packet-status-based-on-s2kp-and-je-bits",
                  "level": 4,
                  "start_page": 3116,
                  "end_page": 3196,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.11 Ethernet registers > 61.11.4 Ethernet MAC and MMC registers > Table 606. Giant Packet Status based on S2KP and JE Bits",
                  "file": "10_sections/d1db86574861__table-606-giant-packet-status-based-on-s2kp-and-je-bits.md",
                  "children": []
                },
                {
                  "id": "4e55b5ace468",
                  "title": "Table 607. Packet Length based on the CST and ACS bits",
                  "slug": "table-607-packet-length-based-on-the-cst-and-acs-bits",
                  "level": 4,
                  "start_page": 3116,
                  "end_page": 3196,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.11 Ethernet registers > 61.11.4 Ethernet MAC and MMC registers > Table 607. Packet Length based on the CST and ACS bits",
                  "file": "10_sections/4e55b5ace468__table-607-packet-length-based-on-the-cst-and-acs-bits.md",
                  "children": []
                },
                {
                  "id": "c694b26fd599",
                  "title": "Table 608. Ethernet MAC register map and reset values",
                  "slug": "table-608-ethernet-mac-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3197,
                  "end_page": 3207,
                  "breadcrumb": "61 Ethernet (ETH): media access control (MAC) with DMA controller > 61.11 Ethernet registers > 61.11.4 Ethernet MAC and MMC registers > Table 608. Ethernet MAC register map and reset values",
                  "file": "10_sections/c694b26fd599__table-608-ethernet-mac-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "5981bfd984cd",
      "title": "62 HDMI-CEC controller (CEC)",
      "slug": "62-hdmi-cec-controller-cec",
      "level": 1,
      "start_page": 3208,
      "end_page": 3225,
      "breadcrumb": "62 HDMI-CEC controller (CEC)",
      "file": "10_sections/5981bfd984cd__62-hdmi-cec-controller-cec.md",
      "children": [
        {
          "id": "ad9005f77824",
          "title": "62.1 HDMI-CEC introduction",
          "slug": "62-1-hdmi-cec-introduction",
          "level": 2,
          "start_page": 3208,
          "end_page": 3208,
          "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.1 HDMI-CEC introduction",
          "file": "10_sections/ad9005f77824__62-1-hdmi-cec-introduction.md",
          "children": []
        },
        {
          "id": "1997f4e26aa8",
          "title": "62.2 HDMI-CEC controller main features",
          "slug": "62-2-hdmi-cec-controller-main-features",
          "level": 2,
          "start_page": 3208,
          "end_page": 3208,
          "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.2 HDMI-CEC controller main features",
          "file": "10_sections/1997f4e26aa8__62-2-hdmi-cec-controller-main-features.md",
          "children": []
        },
        {
          "id": "cf6129666af8",
          "title": "62.3 HDMI-CEC functional description",
          "slug": "62-3-hdmi-cec-functional-description",
          "level": 2,
          "start_page": 3209,
          "end_page": 3210,
          "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.3 HDMI-CEC functional description",
          "file": "10_sections/cf6129666af8__62-3-hdmi-cec-functional-description.md",
          "children": [
            {
              "id": "1eb9e2288355",
              "title": "62.3.1 HDMI-CEC pin and internal signals",
              "slug": "62-3-1-hdmi-cec-pin-and-internal-signals",
              "level": 3,
              "start_page": 3209,
              "end_page": 3209,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.3 HDMI-CEC functional description > 62.3.1 HDMI-CEC pin and internal signals",
              "file": "10_sections/1eb9e2288355__62-3-1-hdmi-cec-pin-and-internal-signals.md",
              "children": [
                {
                  "id": "05ff7e0c61c9",
                  "title": "Table 609. HDMI pin",
                  "slug": "table-609-hdmi-pin",
                  "level": 4,
                  "start_page": 3209,
                  "end_page": 3209,
                  "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.3 HDMI-CEC functional description > 62.3.1 HDMI-CEC pin and internal signals > Table 609. HDMI pin",
                  "file": "10_sections/05ff7e0c61c9__table-609-hdmi-pin.md",
                  "children": []
                },
                {
                  "id": "e819c4c95fcd",
                  "title": "Table 610. HDMI-CEC internal input/output signals",
                  "slug": "table-610-hdmi-cec-internal-input-output-signals",
                  "level": 4,
                  "start_page": 3209,
                  "end_page": 3209,
                  "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.3 HDMI-CEC functional description > 62.3.1 HDMI-CEC pin and internal signals > Table 610. HDMI-CEC internal input/output signals",
                  "file": "10_sections/e819c4c95fcd__table-610-hdmi-cec-internal-input-output-signals.md",
                  "children": []
                }
              ]
            },
            {
              "id": "0b681827fb00",
              "title": "62.3.2 HDMI-CEC block diagram",
              "slug": "62-3-2-hdmi-cec-block-diagram",
              "level": 3,
              "start_page": 3210,
              "end_page": 3210,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.3 HDMI-CEC functional description > 62.3.2 HDMI-CEC block diagram",
              "file": "10_sections/0b681827fb00__62-3-2-hdmi-cec-block-diagram.md",
              "children": [
                {
                  "id": "b5b7a08820f1",
                  "title": "Figure 860. HDMI-CEC block diagram",
                  "slug": "figure-860-hdmi-cec-block-diagram",
                  "level": 4,
                  "start_page": 3210,
                  "end_page": 3210,
                  "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.3 HDMI-CEC functional description > 62.3.2 HDMI-CEC block diagram > Figure 860. HDMI-CEC block diagram",
                  "file": "10_sections/b5b7a08820f1__figure-860-hdmi-cec-block-diagram.md",
                  "children": []
                }
              ]
            },
            {
              "id": "c89040d619e9",
              "title": "62.3.3 Message description",
              "slug": "62-3-3-message-description",
              "level": 3,
              "start_page": 3210,
              "end_page": 3210,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.3 HDMI-CEC functional description > 62.3.3 Message description",
              "file": "10_sections/c89040d619e9__62-3-3-message-description.md",
              "children": [
                {
                  "id": "f5ed5c47673d",
                  "title": "Figure 861. Message structure",
                  "slug": "figure-861-message-structure",
                  "level": 4,
                  "start_page": 3210,
                  "end_page": 3210,
                  "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.3 HDMI-CEC functional description > 62.3.3 Message description > Figure 861. Message structure",
                  "file": "10_sections/f5ed5c47673d__figure-861-message-structure.md",
                  "children": []
                },
                {
                  "id": "22078d672a78",
                  "title": "Figure 862. Blocks",
                  "slug": "figure-862-blocks",
                  "level": 4,
                  "start_page": 3211,
                  "end_page": 3211,
                  "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.3 HDMI-CEC functional description > 62.3.3 Message description > Figure 862. Blocks",
                  "file": "10_sections/22078d672a78__figure-862-blocks.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2306ed6526ed",
              "title": "62.3.4 Bit timing",
              "slug": "62-3-4-bit-timing",
              "level": 3,
              "start_page": 3211,
              "end_page": 3211,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.3 HDMI-CEC functional description > 62.3.4 Bit timing",
              "file": "10_sections/2306ed6526ed__62-3-4-bit-timing.md",
              "children": [
                {
                  "id": "ee634bde01fc",
                  "title": "Figure 863. Bit timings",
                  "slug": "figure-863-bit-timings",
                  "level": 4,
                  "start_page": 3211,
                  "end_page": 3211,
                  "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.3 HDMI-CEC functional description > 62.3.4 Bit timing > Figure 863. Bit timings",
                  "file": "10_sections/ee634bde01fc__figure-863-bit-timings.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "db35a81eb2f6",
          "title": "62.4 Arbitration",
          "slug": "62-4-arbitration",
          "level": 2,
          "start_page": 3211,
          "end_page": 3212,
          "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.4 Arbitration",
          "file": "10_sections/db35a81eb2f6__62-4-arbitration.md",
          "children": [
            {
              "id": "58023f750c40",
              "title": "Figure 864. Signal free time",
              "slug": "figure-864-signal-free-time",
              "level": 3,
              "start_page": 3212,
              "end_page": 3212,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.4 Arbitration > Figure 864. Signal free time",
              "file": "10_sections/58023f750c40__figure-864-signal-free-time.md",
              "children": []
            },
            {
              "id": "ac7f19344377",
              "title": "Figure 865. Arbitration phase",
              "slug": "figure-865-arbitration-phase",
              "level": 3,
              "start_page": 3212,
              "end_page": 3212,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.4 Arbitration > Figure 865. Arbitration phase",
              "file": "10_sections/ac7f19344377__figure-865-arbitration-phase.md",
              "children": []
            },
            {
              "id": "01c6b527c038",
              "title": "Figure 866. SFT of three nominal bit periods",
              "slug": "figure-866-sft-of-three-nominal-bit-periods",
              "level": 3,
              "start_page": 3212,
              "end_page": 3212,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.4 Arbitration > Figure 866. SFT of three nominal bit periods",
              "file": "10_sections/01c6b527c038__figure-866-sft-of-three-nominal-bit-periods.md",
              "children": []
            },
            {
              "id": "e7742b5b3079",
              "title": "62.4.1 SFT option bit",
              "slug": "62-4-1-sft-option-bit",
              "level": 3,
              "start_page": 3213,
              "end_page": 3213,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.4 Arbitration > 62.4.1 SFT option bit",
              "file": "10_sections/e7742b5b3079__62-4-1-sft-option-bit.md",
              "children": []
            }
          ]
        },
        {
          "id": "bef34a73b434",
          "title": "62.5 Error handling",
          "slug": "62-5-error-handling",
          "level": 2,
          "start_page": 3213,
          "end_page": 3216,
          "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.5 Error handling",
          "file": "10_sections/bef34a73b434__62-5-error-handling.md",
          "children": [
            {
              "id": "3e770948776a",
              "title": "62.5.1 Bit error",
              "slug": "62-5-1-bit-error",
              "level": 3,
              "start_page": 3213,
              "end_page": 3213,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.5 Error handling > 62.5.1 Bit error",
              "file": "10_sections/3e770948776a__62-5-1-bit-error.md",
              "children": [
                {
                  "id": "2b5a417ff368",
                  "title": "Figure 867. Error bit timing",
                  "slug": "figure-867-error-bit-timing",
                  "level": 4,
                  "start_page": 3213,
                  "end_page": 3213,
                  "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.5 Error handling > 62.5.1 Bit error > Figure 867. Error bit timing",
                  "file": "10_sections/2b5a417ff368__figure-867-error-bit-timing.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ecd523f03471",
              "title": "62.5.2 Message error",
              "slug": "62-5-2-message-error",
              "level": 3,
              "start_page": 3214,
              "end_page": 3215,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.5 Error handling > 62.5.2 Message error",
              "file": "10_sections/ecd523f03471__62-5-2-message-error.md",
              "children": []
            },
            {
              "id": "f5ef10724b9c",
              "title": "62.5.3 Bit rising error (BRE)",
              "slug": "62-5-3-bit-rising-error-bre",
              "level": 3,
              "start_page": 3214,
              "end_page": 3215,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.5 Error handling > 62.5.3 Bit rising error (BRE)",
              "file": "10_sections/f5ef10724b9c__62-5-3-bit-rising-error-bre.md",
              "children": []
            },
            {
              "id": "1ea33df0d796",
              "title": "62.5.4 Short bit period error (SBPE)",
              "slug": "62-5-4-short-bit-period-error-sbpe",
              "level": 3,
              "start_page": 3214,
              "end_page": 3215,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.5 Error handling > 62.5.4 Short bit period error (SBPE)",
              "file": "10_sections/1ea33df0d796__62-5-4-short-bit-period-error-sbpe.md",
              "children": []
            },
            {
              "id": "d4e270e835c1",
              "title": "62.5.5 Long bit period error (LBPE)",
              "slug": "62-5-5-long-bit-period-error-lbpe",
              "level": 3,
              "start_page": 3214,
              "end_page": 3215,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.5 Error handling > 62.5.5 Long bit period error (LBPE)",
              "file": "10_sections/d4e270e835c1__62-5-5-long-bit-period-error-lbpe.md",
              "children": [
                {
                  "id": "4726239955d1",
                  "title": "Figure 868. Error handling",
                  "slug": "figure-868-error-handling",
                  "level": 4,
                  "start_page": 3215,
                  "end_page": 3215,
                  "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.5 Error handling > 62.5.5 Long bit period error (LBPE) > Figure 868. Error handling",
                  "file": "10_sections/4726239955d1__figure-868-error-handling.md",
                  "children": []
                },
                {
                  "id": "7dec09cc9c5d",
                  "title": "Table 611. Error handling timing parameters",
                  "slug": "table-611-error-handling-timing-parameters",
                  "level": 4,
                  "start_page": 3215,
                  "end_page": 3215,
                  "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.5 Error handling > 62.5.5 Long bit period error (LBPE) > Table 611. Error handling timing parameters",
                  "file": "10_sections/7dec09cc9c5d__table-611-error-handling-timing-parameters.md",
                  "children": []
                }
              ]
            },
            {
              "id": "943f1a8c28b9",
              "title": "62.5.6 Transmission error detection (TXERR)",
              "slug": "62-5-6-transmission-error-detection-txerr",
              "level": 3,
              "start_page": 3216,
              "end_page": 3216,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.5 Error handling > 62.5.6 Transmission error detection (TXERR)",
              "file": "10_sections/943f1a8c28b9__62-5-6-transmission-error-detection-txerr.md",
              "children": [
                {
                  "id": "65982ae75b03",
                  "title": "Figure 869. TXERR detection",
                  "slug": "figure-869-txerr-detection",
                  "level": 4,
                  "start_page": 3216,
                  "end_page": 3216,
                  "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.5 Error handling > 62.5.6 Transmission error detection (TXERR) > Figure 869. TXERR detection",
                  "file": "10_sections/65982ae75b03__figure-869-txerr-detection.md",
                  "children": []
                },
                {
                  "id": "ca666a516993",
                  "title": "Table 612. TXERR timing parameters",
                  "slug": "table-612-txerr-timing-parameters",
                  "level": 4,
                  "start_page": 3216,
                  "end_page": 3216,
                  "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.5 Error handling > 62.5.6 Transmission error detection (TXERR) > Table 612. TXERR timing parameters",
                  "file": "10_sections/ca666a516993__table-612-txerr-timing-parameters.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "62040661bbe2",
          "title": "62.6 HDMI-CEC interrupts",
          "slug": "62-6-hdmi-cec-interrupts",
          "level": 2,
          "start_page": 3217,
          "end_page": 3217,
          "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.6 HDMI-CEC interrupts",
          "file": "10_sections/62040661bbe2__62-6-hdmi-cec-interrupts.md",
          "children": [
            {
              "id": "dce54d4bca63",
              "title": "Table 613. HDMI-CEC interrupts",
              "slug": "table-613-hdmi-cec-interrupts",
              "level": 3,
              "start_page": 3217,
              "end_page": 3217,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.6 HDMI-CEC interrupts > Table 613. HDMI-CEC interrupts",
              "file": "10_sections/dce54d4bca63__table-613-hdmi-cec-interrupts.md",
              "children": []
            }
          ]
        },
        {
          "id": "853109bb1173",
          "title": "62.7 HDMI-CEC registers",
          "slug": "62-7-hdmi-cec-registers",
          "level": 2,
          "start_page": 3218,
          "end_page": 3225,
          "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.7 HDMI-CEC registers",
          "file": "10_sections/853109bb1173__62-7-hdmi-cec-registers.md",
          "children": [
            {
              "id": "83436cd5e74d",
              "title": "62.7.1 CEC control register (CEC_CR)",
              "slug": "62-7-1-cec-control-register-cec-cr",
              "level": 3,
              "start_page": 3218,
              "end_page": 3218,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.7 HDMI-CEC registers > 62.7.1 CEC control register (CEC_CR)",
              "file": "10_sections/83436cd5e74d__62-7-1-cec-control-register-cec-cr.md",
              "children": []
            },
            {
              "id": "cfc41c4a848f",
              "title": "62.7.2 CEC configuration register (CEC_CFGR)",
              "slug": "62-7-2-cec-configuration-register-cec-cfgr",
              "level": 3,
              "start_page": 3219,
              "end_page": 3220,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.7 HDMI-CEC registers > 62.7.2 CEC configuration register (CEC_CFGR)",
              "file": "10_sections/cfc41c4a848f__62-7-2-cec-configuration-register-cec-cfgr.md",
              "children": []
            },
            {
              "id": "9bca8297978f",
              "title": "62.7.3 CEC Tx data register (CEC_TXDR)",
              "slug": "62-7-3-cec-tx-data-register-cec-txdr",
              "level": 3,
              "start_page": 3221,
              "end_page": 3222,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.7 HDMI-CEC registers > 62.7.3 CEC Tx data register (CEC_TXDR)",
              "file": "10_sections/9bca8297978f__62-7-3-cec-tx-data-register-cec-txdr.md",
              "children": []
            },
            {
              "id": "c75d39975fbb",
              "title": "62.7.4 CEC Rx data register (CEC_RXDR)",
              "slug": "62-7-4-cec-rx-data-register-cec-rxdr",
              "level": 3,
              "start_page": 3221,
              "end_page": 3222,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.7 HDMI-CEC registers > 62.7.4 CEC Rx data register (CEC_RXDR)",
              "file": "10_sections/c75d39975fbb__62-7-4-cec-rx-data-register-cec-rxdr.md",
              "children": []
            },
            {
              "id": "040c9d8865b7",
              "title": "62.7.5 CEC interrupt and status register (CEC_ISR)",
              "slug": "62-7-5-cec-interrupt-and-status-register-cec-isr",
              "level": 3,
              "start_page": 3221,
              "end_page": 3222,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.7 HDMI-CEC registers > 62.7.5 CEC interrupt and status register (CEC_ISR)",
              "file": "10_sections/040c9d8865b7__62-7-5-cec-interrupt-and-status-register-cec-isr.md",
              "children": []
            },
            {
              "id": "fbf01067e8fd",
              "title": "62.7.6 CEC interrupt enable register (CEC_IER)",
              "slug": "62-7-6-cec-interrupt-enable-register-cec-ier",
              "level": 3,
              "start_page": 3223,
              "end_page": 3224,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.7 HDMI-CEC registers > 62.7.6 CEC interrupt enable register (CEC_IER)",
              "file": "10_sections/fbf01067e8fd__62-7-6-cec-interrupt-enable-register-cec-ier.md",
              "children": []
            },
            {
              "id": "e3c220797f37",
              "title": "62.7.7 HDMI-CEC register map",
              "slug": "62-7-7-hdmi-cec-register-map",
              "level": 3,
              "start_page": 3225,
              "end_page": 3225,
              "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.7 HDMI-CEC registers > 62.7.7 HDMI-CEC register map",
              "file": "10_sections/e3c220797f37__62-7-7-hdmi-cec-register-map.md",
              "children": [
                {
                  "id": "4cf323f6f376",
                  "title": "Table 614. HDMI-CEC register map and reset values",
                  "slug": "table-614-hdmi-cec-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3225,
                  "end_page": 3225,
                  "breadcrumb": "62 HDMI-CEC controller (CEC) > 62.7 HDMI-CEC registers > 62.7.7 HDMI-CEC register map > Table 614. HDMI-CEC register map and reset values",
                  "file": "10_sections/4cf323f6f376__table-614-hdmi-cec-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "id": "7c821b6e9584",
      "title": "63 Debug infrastructure",
      "slug": "63-debug-infrastructure",
      "level": 1,
      "start_page": 3226,
      "end_page": 3509,
      "breadcrumb": "63 Debug infrastructure",
      "file": "10_sections/7c821b6e9584__63-debug-infrastructure.md",
      "children": [
        {
          "id": "a4494b789061",
          "title": "63.1 Introduction",
          "slug": "63-1-introduction",
          "level": 2,
          "start_page": 3226,
          "end_page": 3226,
          "breadcrumb": "63 Debug infrastructure > 63.1 Introduction",
          "file": "10_sections/a4494b789061__63-1-introduction.md",
          "children": []
        },
        {
          "id": "2bd140f0e93f",
          "title": "63.2 Debug infrastructure features",
          "slug": "63-2-debug-infrastructure-features",
          "level": 2,
          "start_page": 3227,
          "end_page": 3231,
          "breadcrumb": "63 Debug infrastructure > 63.2 Debug infrastructure features",
          "file": "10_sections/2bd140f0e93f__63-2-debug-infrastructure-features.md",
          "children": []
        },
        {
          "id": "16198fb1bbeb",
          "title": "63.3 Debug infrastructure functional description",
          "slug": "63-3-debug-infrastructure-functional-description",
          "level": 2,
          "start_page": 3227,
          "end_page": 3231,
          "breadcrumb": "63 Debug infrastructure > 63.3 Debug infrastructure functional description",
          "file": "10_sections/16198fb1bbeb__63-3-debug-infrastructure-functional-description.md",
          "children": [
            {
              "id": "1b4bba1f4dfe",
              "title": "63.3.1 Debug infrastructure block diagram",
              "slug": "63-3-1-debug-infrastructure-block-diagram",
              "level": 3,
              "start_page": 3227,
              "end_page": 3227,
              "breadcrumb": "63 Debug infrastructure > 63.3 Debug infrastructure functional description > 63.3.1 Debug infrastructure block diagram",
              "file": "10_sections/1b4bba1f4dfe__63-3-1-debug-infrastructure-block-diagram.md",
              "children": [
                {
                  "id": "858edaf9a953",
                  "title": "Figure 870. Block diagram of debug infrastructure",
                  "slug": "figure-870-block-diagram-of-debug-infrastructure",
                  "level": 4,
                  "start_page": 3228,
                  "end_page": 3228,
                  "breadcrumb": "63 Debug infrastructure > 63.3 Debug infrastructure functional description > 63.3.1 Debug infrastructure block diagram > Figure 870. Block diagram of debug infrastructure",
                  "file": "10_sections/858edaf9a953__figure-870-block-diagram-of-debug-infrastructure.md",
                  "children": []
                }
              ]
            },
            {
              "id": "e860d644ed30",
              "title": "63.3.2 Debug infrastructure pins and internal signals",
              "slug": "63-3-2-debug-infrastructure-pins-and-internal-signals",
              "level": 3,
              "start_page": 3228,
              "end_page": 3229,
              "breadcrumb": "63 Debug infrastructure > 63.3 Debug infrastructure functional description > 63.3.2 Debug infrastructure pins and internal signals",
              "file": "10_sections/e860d644ed30__63-3-2-debug-infrastructure-pins-and-internal-signals.md",
              "children": [
                {
                  "id": "68fafab8251b",
                  "title": "Table 615. JTAG/Serial-wire debug port pins",
                  "slug": "table-615-jtag-serial-wire-debug-port-pins",
                  "level": 4,
                  "start_page": 3228,
                  "end_page": 3228,
                  "breadcrumb": "63 Debug infrastructure > 63.3 Debug infrastructure functional description > 63.3.2 Debug infrastructure pins and internal signals > Table 615. JTAG/Serial-wire debug port pins",
                  "file": "10_sections/68fafab8251b__table-615-jtag-serial-wire-debug-port-pins.md",
                  "children": []
                },
                {
                  "id": "b78ef87c9d37",
                  "title": "Table 616. Trace port pins",
                  "slug": "table-616-trace-port-pins",
                  "level": 4,
                  "start_page": 3229,
                  "end_page": 3229,
                  "breadcrumb": "63 Debug infrastructure > 63.3 Debug infrastructure functional description > 63.3.2 Debug infrastructure pins and internal signals > Table 616. Trace port pins",
                  "file": "10_sections/b78ef87c9d37__table-616-trace-port-pins.md",
                  "children": []
                },
                {
                  "id": "be3418845da4",
                  "title": "Table 617. Serial-wire trace port pins",
                  "slug": "table-617-serial-wire-trace-port-pins",
                  "level": 4,
                  "start_page": 3229,
                  "end_page": 3229,
                  "breadcrumb": "63 Debug infrastructure > 63.3 Debug infrastructure functional description > 63.3.2 Debug infrastructure pins and internal signals > Table 617. Serial-wire trace port pins",
                  "file": "10_sections/be3418845da4__table-617-serial-wire-trace-port-pins.md",
                  "children": []
                },
                {
                  "id": "8e92562d9e1e",
                  "title": "Table 618. Trigger pins",
                  "slug": "table-618-trigger-pins",
                  "level": 4,
                  "start_page": 3229,
                  "end_page": 3229,
                  "breadcrumb": "63 Debug infrastructure > 63.3 Debug infrastructure functional description > 63.3.2 Debug infrastructure pins and internal signals > Table 618. Trigger pins",
                  "file": "10_sections/8e92562d9e1e__table-618-trigger-pins.md",
                  "children": []
                }
              ]
            },
            {
              "id": "e588d2a2774d",
              "title": "63.3.3 Debug infrastructure powering, clocking and reset",
              "slug": "63-3-3-debug-infrastructure-powering-clocking-and-reset",
              "level": 3,
              "start_page": 3230,
              "end_page": 3231,
              "breadcrumb": "63 Debug infrastructure > 63.3 Debug infrastructure functional description > 63.3.3 Debug infrastructure powering, clocking and reset",
              "file": "10_sections/e588d2a2774d__63-3-3-debug-infrastructure-powering-clocking-and-reset.md",
              "children": [
                {
                  "id": "f54b305591e7",
                  "title": "Figure 871. Power domains of debug infrastructure",
                  "slug": "figure-871-power-domains-of-debug-infrastructure",
                  "level": 4,
                  "start_page": 3230,
                  "end_page": 3230,
                  "breadcrumb": "63 Debug infrastructure > 63.3 Debug infrastructure functional description > 63.3.3 Debug infrastructure powering, clocking and reset > Figure 871. Power domains of debug infrastructure",
                  "file": "10_sections/f54b305591e7__figure-871-power-domains-of-debug-infrastructure.md",
                  "children": []
                },
                {
                  "id": "2b54ea08ccc4",
                  "title": "Figure 872. Clock domains of debug infrastructure",
                  "slug": "figure-872-clock-domains-of-debug-infrastructure",
                  "level": 4,
                  "start_page": 3231,
                  "end_page": 3231,
                  "breadcrumb": "63 Debug infrastructure > 63.3 Debug infrastructure functional description > 63.3.3 Debug infrastructure powering, clocking and reset > Figure 872. Clock domains of debug infrastructure",
                  "file": "10_sections/2b54ea08ccc4__figure-872-clock-domains-of-debug-infrastructure.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "de5624b1cd49",
          "title": "63.4 Debug access port functional description",
          "slug": "63-4-debug-access-port-functional-description",
          "level": 2,
          "start_page": 3232,
          "end_page": 3251,
          "breadcrumb": "63 Debug infrastructure > 63.4 Debug access port functional description",
          "file": "10_sections/de5624b1cd49__63-4-debug-access-port-functional-description.md",
          "children": [
            {
              "id": "868a590d8bb0",
              "title": "63.4.1 Serial-wire and JTAG debug port (SWJ-DP)",
              "slug": "63-4-1-serial-wire-and-jtag-debug-port-swj-dp",
              "level": 3,
              "start_page": 3232,
              "end_page": 3245,
              "breadcrumb": "63 Debug infrastructure > 63.4 Debug access port functional description > 63.4.1 Serial-wire and JTAG debug port (SWJ-DP)",
              "file": "10_sections/868a590d8bb0__63-4-1-serial-wire-and-jtag-debug-port-swj-dp.md",
              "children": [
                {
                  "id": "ecdd01a3deba",
                  "title": "Table 619. Packet request",
                  "slug": "table-619-packet-request",
                  "level": 4,
                  "start_page": 3233,
                  "end_page": 3233,
                  "breadcrumb": "63 Debug infrastructure > 63.4 Debug access port functional description > 63.4.1 Serial-wire and JTAG debug port (SWJ-DP) > Table 619. Packet request",
                  "file": "10_sections/ecdd01a3deba__table-619-packet-request.md",
                  "children": []
                },
                {
                  "id": "38afb19efc10",
                  "title": "Table 620. ACK response",
                  "slug": "table-620-ack-response",
                  "level": 4,
                  "start_page": 3233,
                  "end_page": 3233,
                  "breadcrumb": "63 Debug infrastructure > 63.4 Debug access port functional description > 63.4.1 Serial-wire and JTAG debug port (SWJ-DP) > Table 620. ACK response",
                  "file": "10_sections/38afb19efc10__table-620-ack-response.md",
                  "children": []
                },
                {
                  "id": "c5128aee4c3b",
                  "title": "Table 621. Data transfer",
                  "slug": "table-621-data-transfer",
                  "level": 4,
                  "start_page": 3234,
                  "end_page": 3234,
                  "breadcrumb": "63 Debug infrastructure > 63.4 Debug access port functional description > 63.4.1 Serial-wire and JTAG debug port (SWJ-DP) > Table 621. Data transfer",
                  "file": "10_sections/c5128aee4c3b__table-621-data-transfer.md",
                  "children": []
                },
                {
                  "id": "f76b0ed3de55",
                  "title": "Figure 873. SWD successful data transfer",
                  "slug": "figure-873-swd-successful-data-transfer",
                  "level": 4,
                  "start_page": 3234,
                  "end_page": 3234,
                  "breadcrumb": "63 Debug infrastructure > 63.4 Debug access port functional description > 63.4.1 Serial-wire and JTAG debug port (SWJ-DP) > Figure 873. SWD successful data transfer",
                  "file": "10_sections/f76b0ed3de55__figure-873-swd-successful-data-transfer.md",
                  "children": []
                },
                {
                  "id": "14c72e1e2e21",
                  "title": "Figure 874. JTAG TAP state machine",
                  "slug": "figure-874-jtag-tap-state-machine",
                  "level": 4,
                  "start_page": 3235,
                  "end_page": 3235,
                  "breadcrumb": "63 Debug infrastructure > 63.4 Debug access port functional description > 63.4.1 Serial-wire and JTAG debug port (SWJ-DP) > Figure 874. JTAG TAP state machine",
                  "file": "10_sections/14c72e1e2e21__figure-874-jtag-tap-state-machine.md",
                  "children": []
                },
                {
                  "id": "3b6bd723bf40",
                  "title": "Table 622. JTAG-DP data registers",
                  "slug": "table-622-jtag-dp-data-registers",
                  "level": 4,
                  "start_page": 3236,
                  "end_page": 3237,
                  "breadcrumb": "63 Debug infrastructure > 63.4 Debug access port functional description > 63.4.1 Serial-wire and JTAG debug port (SWJ-DP) > Table 622. JTAG-DP data registers",
                  "file": "10_sections/3b6bd723bf40__table-622-jtag-dp-data-registers.md",
                  "children": []
                },
                {
                  "id": "0f3525ce3c61",
                  "title": "Table 623. Debug port registers",
                  "slug": "table-623-debug-port-registers",
                  "level": 4,
                  "start_page": 3238,
                  "end_page": 3245,
                  "breadcrumb": "63 Debug infrastructure > 63.4 Debug access port functional description > 63.4.1 Serial-wire and JTAG debug port (SWJ-DP) > Table 623. Debug port registers",
                  "file": "10_sections/0f3525ce3c61__table-623-debug-port-registers.md",
                  "children": []
                }
              ]
            },
            {
              "id": "2b37e17d8060",
              "title": "63.4.2 Access ports",
              "slug": "63-4-2-access-ports",
              "level": 3,
              "start_page": 3246,
              "end_page": 3251,
              "breadcrumb": "63 Debug infrastructure > 63.4 Debug access port functional description > 63.4.2 Access ports",
              "file": "10_sections/2b37e17d8060__63-4-2-access-ports.md",
              "children": [
                {
                  "id": "d5a73a3e43f4",
                  "title": "Figure 875. Debug and access port connections",
                  "slug": "figure-875-debug-and-access-port-connections",
                  "level": 4,
                  "start_page": 3246,
                  "end_page": 3247,
                  "breadcrumb": "63 Debug infrastructure > 63.4 Debug access port functional description > 63.4.2 Access ports > Figure 875. Debug and access port connections",
                  "file": "10_sections/d5a73a3e43f4__figure-875-debug-and-access-port-connections.md",
                  "children": []
                },
                {
                  "id": "4537e5ff39b1",
                  "title": "Table 624. MEM-AP registers",
                  "slug": "table-624-mem-ap-registers",
                  "level": 4,
                  "start_page": 3248,
                  "end_page": 3251,
                  "breadcrumb": "63 Debug infrastructure > 63.4 Debug access port functional description > 63.4.2 Access ports > Table 624. MEM-AP registers",
                  "file": "10_sections/4537e5ff39b1__table-624-mem-ap-registers.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "dd9810ee5bcc",
          "title": "63.5 Trace and debug subsystem functional description",
          "slug": "63-5-trace-and-debug-subsystem-functional-description",
          "level": 2,
          "start_page": 3252,
          "end_page": 3374,
          "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description",
          "file": "10_sections/dd9810ee5bcc__63-5-trace-and-debug-subsystem-functional-description.md",
          "children": [
            {
              "id": "4c18af7cb0b8",
              "title": "63.5.1 System ROM tables",
              "slug": "63-5-1-system-rom-tables",
              "level": 3,
              "start_page": 3252,
              "end_page": 3260,
              "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.1 System ROM tables",
              "file": "10_sections/4c18af7cb0b8__63-5-1-system-rom-tables.md",
              "children": [
                {
                  "id": "4c8af1252186",
                  "title": "Table 625. System ROM table 1",
                  "slug": "table-625-system-rom-table-1",
                  "level": 4,
                  "start_page": 3252,
                  "end_page": 3252,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.1 System ROM tables > Table 625. System ROM table 1",
                  "file": "10_sections/4c8af1252186__table-625-system-rom-table-1.md",
                  "children": []
                },
                {
                  "id": "a2fe696da4d1",
                  "title": "Table 626. System ROM table 2",
                  "slug": "table-626-system-rom-table-2",
                  "level": 4,
                  "start_page": 3253,
                  "end_page": 3253,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.1 System ROM tables > Table 626. System ROM table 2",
                  "file": "10_sections/a2fe696da4d1__table-626-system-rom-table-2.md",
                  "children": []
                },
                {
                  "id": "caac26853673",
                  "title": "Figure 876. APB-D CoreSight component topology",
                  "slug": "figure-876-apb-d-coresight-component-topology",
                  "level": 4,
                  "start_page": 3254,
                  "end_page": 3258,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.1 System ROM tables > Figure 876. APB-D CoreSight component topology",
                  "file": "10_sections/caac26853673__figure-876-apb-d-coresight-component-topology.md",
                  "children": []
                },
                {
                  "id": "2813497e3aea",
                  "title": "Table 627. System ROM table 1 register map and reset values",
                  "slug": "table-627-system-rom-table-1-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3259,
                  "end_page": 3259,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.1 System ROM tables > Table 627. System ROM table 1 register map and reset values",
                  "file": "10_sections/2813497e3aea__table-627-system-rom-table-1-register-map-and-reset-values.md",
                  "children": []
                },
                {
                  "id": "6ba7b4a2035b",
                  "title": "Table 628. System ROM table 2 register map and reset values",
                  "slug": "table-628-system-rom-table-2-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3260,
                  "end_page": 3260,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.1 System ROM tables > Table 628. System ROM table 2 register map and reset values",
                  "file": "10_sections/6ba7b4a2035b__table-628-system-rom-table-2-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "453df7ed3a51",
              "title": "63.5.2 Global timestamp generator (TSG)",
              "slug": "63-5-2-global-timestamp-generator-tsg",
              "level": 3,
              "start_page": 3261,
              "end_page": 3268,
              "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.2 Global timestamp generator (TSG)",
              "file": "10_sections/453df7ed3a51__63-5-2-global-timestamp-generator-tsg.md",
              "children": [
                {
                  "id": "5e5f704a1f0c",
                  "title": "Figure 877. Global timestamp distribution",
                  "slug": "figure-877-global-timestamp-distribution",
                  "level": 4,
                  "start_page": 3262,
                  "end_page": 3267,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.2 Global timestamp generator (TSG) > Figure 877. Global timestamp distribution",
                  "file": "10_sections/5e5f704a1f0c__figure-877-global-timestamp-distribution.md",
                  "children": []
                },
                {
                  "id": "3618c27d753a",
                  "title": "Table 629. TSG register map and reset values",
                  "slug": "table-629-tsg-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3268,
                  "end_page": 3268,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.2 Global timestamp generator (TSG) > Table 629. TSG register map and reset values",
                  "file": "10_sections/3618c27d753a__table-629-tsg-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "1f9c4e624253",
              "title": "63.5.3 Cross trigger interfaces (CTI) and matrix (CTM)",
              "slug": "63-5-3-cross-trigger-interfaces-cti-and-matrix-ctm",
              "level": 3,
              "start_page": 3269,
              "end_page": 3290,
              "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.3 Cross trigger interfaces (CTI) and matrix (CTM)",
              "file": "10_sections/1f9c4e624253__63-5-3-cross-trigger-interfaces-cti-and-matrix-ctm.md",
              "children": [
                {
                  "id": "05d2bfe0869b",
                  "title": "Figure 878. Embedded cross trigger",
                  "slug": "figure-878-embedded-cross-trigger",
                  "level": 4,
                  "start_page": 3270,
                  "end_page": 3270,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.3 Cross trigger interfaces (CTI) and matrix (CTM) > Figure 878. Embedded cross trigger",
                  "file": "10_sections/05d2bfe0869b__figure-878-embedded-cross-trigger.md",
                  "children": []
                },
                {
                  "id": "1aa7a9ccb42e",
                  "title": "Table 630. System CTI inputs",
                  "slug": "table-630-system-cti-inputs",
                  "level": 4,
                  "start_page": 3271,
                  "end_page": 3271,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.3 Cross trigger interfaces (CTI) and matrix (CTM) > Table 630. System CTI inputs",
                  "file": "10_sections/1aa7a9ccb42e__table-630-system-cti-inputs.md",
                  "children": []
                },
                {
                  "id": "5fb4f5b2e2ae",
                  "title": "Table 631. System CTI outputs",
                  "slug": "table-631-system-cti-outputs",
                  "level": 4,
                  "start_page": 3271,
                  "end_page": 3271,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.3 Cross trigger interfaces (CTI) and matrix (CTM) > Table 631. System CTI outputs",
                  "file": "10_sections/5fb4f5b2e2ae__table-631-system-cti-outputs.md",
                  "children": []
                },
                {
                  "id": "72223ca502fb",
                  "title": "Table 632. Cortex-M7 CTI inputs",
                  "slug": "table-632-cortex-m7-cti-inputs",
                  "level": 4,
                  "start_page": 3271,
                  "end_page": 3271,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.3 Cross trigger interfaces (CTI) and matrix (CTM) > Table 632. Cortex-M7 CTI inputs",
                  "file": "10_sections/72223ca502fb__table-632-cortex-m7-cti-inputs.md",
                  "children": []
                },
                {
                  "id": "02760330dbb0",
                  "title": "Table 633. Cortex-M7 CTI outputs",
                  "slug": "table-633-cortex-m7-cti-outputs",
                  "level": 4,
                  "start_page": 3272,
                  "end_page": 3272,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.3 Cross trigger interfaces (CTI) and matrix (CTM) > Table 633. Cortex-M7 CTI outputs",
                  "file": "10_sections/02760330dbb0__table-633-cortex-m7-cti-outputs.md",
                  "children": []
                },
                {
                  "id": "ac7f761b3aa9",
                  "title": "Table 634. Cortex-M4 CTI inputs",
                  "slug": "table-634-cortex-m4-cti-inputs",
                  "level": 4,
                  "start_page": 3272,
                  "end_page": 3272,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.3 Cross trigger interfaces (CTI) and matrix (CTM) > Table 634. Cortex-M4 CTI inputs",
                  "file": "10_sections/ac7f761b3aa9__table-634-cortex-m4-cti-inputs.md",
                  "children": []
                },
                {
                  "id": "42805b610caf",
                  "title": "Table 635. Cortex-M4 CTI outputs",
                  "slug": "table-635-cortex-m4-cti-outputs",
                  "level": 4,
                  "start_page": 3272,
                  "end_page": 3272,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.3 Cross trigger interfaces (CTI) and matrix (CTM) > Table 635. Cortex-M4 CTI outputs",
                  "file": "10_sections/42805b610caf__table-635-cortex-m4-cti-outputs.md",
                  "children": []
                },
                {
                  "id": "89212d5507cd",
                  "title": "Figure 879. Mapping of trigger inputs to outputs",
                  "slug": "figure-879-mapping-of-trigger-inputs-to-outputs",
                  "level": 4,
                  "start_page": 3273,
                  "end_page": 3273,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.3 Cross trigger interfaces (CTI) and matrix (CTM) > Figure 879. Mapping of trigger inputs to outputs",
                  "file": "10_sections/89212d5507cd__figure-879-mapping-of-trigger-inputs-to-outputs.md",
                  "children": []
                },
                {
                  "id": "e5886d8aaf37",
                  "title": "Figure 880. Cross trigger configuration example",
                  "slug": "figure-880-cross-trigger-configuration-example",
                  "level": 4,
                  "start_page": 3274,
                  "end_page": 3288,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.3 Cross trigger interfaces (CTI) and matrix (CTM) > Figure 880. Cross trigger configuration example",
                  "file": "10_sections/e5886d8aaf37__figure-880-cross-trigger-configuration-example.md",
                  "children": []
                },
                {
                  "id": "2c021f2746a5",
                  "title": "Table 636. CTI register map and reset values",
                  "slug": "table-636-cti-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3289,
                  "end_page": 3290,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.3 Cross trigger interfaces (CTI) and matrix (CTM) > Table 636. CTI register map and reset values",
                  "file": "10_sections/2c021f2746a5__table-636-cti-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "520bac20b88a",
              "title": "63.5.4 Trace funnel (CSTF)",
              "slug": "63-5-4-trace-funnel-cstf",
              "level": 3,
              "start_page": 3291,
              "end_page": 3300,
              "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.4 Trace funnel (CSTF)",
              "file": "10_sections/520bac20b88a__63-5-4-trace-funnel-cstf.md",
              "children": [
                {
                  "id": "6dc6a33a5331",
                  "title": "Table 637. CSTF register map and reset values",
                  "slug": "table-637-cstf-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3300,
                  "end_page": 3300,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.4 Trace funnel (CSTF) > Table 637. CSTF register map and reset values",
                  "file": "10_sections/6dc6a33a5331__table-637-cstf-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "656970cd8bb2",
              "title": "63.5.5 Embedded trace FIFO (ETF)",
              "slug": "63-5-5-embedded-trace-fifo-etf",
              "level": 3,
              "start_page": 3301,
              "end_page": 3322,
              "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.5 Embedded trace FIFO (ETF)",
              "file": "10_sections/656970cd8bb2__63-5-5-embedded-trace-fifo-etf.md",
              "children": [
                {
                  "id": "87ed4d714132",
                  "title": "Figure 881. ETF state transition diagram",
                  "slug": "figure-881-etf-state-transition-diagram",
                  "level": 4,
                  "start_page": 3303,
                  "end_page": 3320,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.5 Embedded trace FIFO (ETF) > Figure 881. ETF state transition diagram",
                  "file": "10_sections/87ed4d714132__figure-881-etf-state-transition-diagram.md",
                  "children": []
                },
                {
                  "id": "5c1242a8de17",
                  "title": "Table 638. ETF register map and reset values",
                  "slug": "table-638-etf-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3321,
                  "end_page": 3322,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.5 Embedded trace FIFO (ETF) > Table 638. ETF register map and reset values",
                  "file": "10_sections/5c1242a8de17__table-638-etf-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "ed0e124b96dc",
              "title": "63.5.6 Trace port interface unit (TPIU)",
              "slug": "63-5-6-trace-port-interface-unit-tpiu",
              "level": 3,
              "start_page": 3323,
              "end_page": 3340,
              "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.6 Trace port interface unit (TPIU)",
              "file": "10_sections/ed0e124b96dc__63-5-6-trace-port-interface-unit-tpiu.md",
              "children": [
                {
                  "id": "6c0d1c2445fa",
                  "title": "Table 639. TPIU register map and reset values",
                  "slug": "table-639-tpiu-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3339,
                  "end_page": 3340,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.6 Trace port interface unit (TPIU) > Table 639. TPIU register map and reset values",
                  "file": "10_sections/6c0d1c2445fa__table-639-tpiu-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "67ff4cfc4cfc",
              "title": "63.5.7 Serial wire output (SWO) and SWO trace funnel (SWTF)",
              "slug": "63-5-7-serial-wire-output-swo-and-swo-trace-funnel-swtf",
              "level": 3,
              "start_page": 3341,
              "end_page": 3363,
              "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.7 Serial wire output (SWO) and SWO trace funnel (SWTF)",
              "file": "10_sections/67ff4cfc4cfc__63-5-7-serial-wire-output-swo-and-swo-trace-funnel-swtf.md",
              "children": [
                {
                  "id": "712d161aee47",
                  "title": "Table 640. SWO register map and reset values",
                  "slug": "table-640-swo-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3351,
                  "end_page": 3361,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.7 Serial wire output (SWO) and SWO trace funnel (SWTF) > Table 640. SWO register map and reset values",
                  "file": "10_sections/712d161aee47__table-640-swo-register-map-and-reset-values.md",
                  "children": []
                },
                {
                  "id": "78234c2b1f55",
                  "title": "Table 641. SWTF register map and reset values",
                  "slug": "table-641-swtf-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3362,
                  "end_page": 3363,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.7 Serial wire output (SWO) and SWO trace funnel (SWTF) > Table 641. SWTF register map and reset values",
                  "file": "10_sections/78234c2b1f55__table-641-swtf-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "6ac648abe51b",
              "title": "63.5.8 Microcontroller debug unit (DBGMCU)",
              "slug": "63-5-8-microcontroller-debug-unit-dbgmcu",
              "level": 3,
              "start_page": 3364,
              "end_page": 3374,
              "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.8 Microcontroller debug unit (DBGMCU)",
              "file": "10_sections/6ac648abe51b__63-5-8-microcontroller-debug-unit-dbgmcu.md",
              "children": [
                {
                  "id": "5c47d5641268",
                  "title": "Table 642. DBGMCU register map and reset values",
                  "slug": "table-642-dbgmcu-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3374,
                  "end_page": 3374,
                  "breadcrumb": "63 Debug infrastructure > 63.5 Trace and debug subsystem functional description > 63.5.8 Microcontroller debug unit (DBGMCU) > Table 642. DBGMCU register map and reset values",
                  "file": "10_sections/5c47d5641268__table-642-dbgmcu-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            }
          ]
        },
        {
          "id": "10032367d5ee",
          "title": "63.6 Cortex-M7 debug functional description",
          "slug": "63-6-cortex-m7-debug-functional-description",
          "level": 2,
          "start_page": 3375,
          "end_page": 3449,
          "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description",
          "file": "10_sections/10032367d5ee__63-6-cortex-m7-debug-functional-description.md",
          "children": [
            {
              "id": "53aaa6910375",
              "title": "63.6.1 Cortex-M7 ROM tables",
              "slug": "63-6-1-cortex-m7-rom-tables",
              "level": 3,
              "start_page": 3375,
              "end_page": 3387,
              "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.1 Cortex-M7 ROM tables",
              "file": "10_sections/53aaa6910375__63-6-1-cortex-m7-rom-tables.md",
              "children": [
                {
                  "id": "15ed060380c9",
                  "title": "Table 643. Cortex-M7 processor ROM table",
                  "slug": "table-643-cortex-m7-processor-rom-table",
                  "level": 4,
                  "start_page": 3376,
                  "end_page": 3376,
                  "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.1 Cortex-M7 ROM tables > Table 643. Cortex-M7 processor ROM table",
                  "file": "10_sections/15ed060380c9__table-643-cortex-m7-processor-rom-table.md",
                  "children": []
                },
                {
                  "id": "1121419f7c8f",
                  "title": "Table 644. Cortex-M7 PPB ROM table",
                  "slug": "table-644-cortex-m7-ppb-rom-table",
                  "level": 4,
                  "start_page": 3376,
                  "end_page": 3376,
                  "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.1 Cortex-M7 ROM tables > Table 644. Cortex-M7 PPB ROM table",
                  "file": "10_sections/1121419f7c8f__table-644-cortex-m7-ppb-rom-table.md",
                  "children": []
                },
                {
                  "id": "9e97c32d9ab1",
                  "title": "Figure 882. Cortex-M7 CoreSight topology",
                  "slug": "figure-882-cortex-m7-coresight-topology",
                  "level": 4,
                  "start_page": 3377,
                  "end_page": 3381,
                  "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.1 Cortex-M7 ROM tables > Figure 882. Cortex-M7 CoreSight topology",
                  "file": "10_sections/9e97c32d9ab1__figure-882-cortex-m7-coresight-topology.md",
                  "children": []
                },
                {
                  "id": "2d5445135fff",
                  "title": "Table 645. Cortex-M7 processor ROM table register map and reset values",
                  "slug": "table-645-cortex-m7-processor-rom-table-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3382,
                  "end_page": 3386,
                  "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.1 Cortex-M7 ROM tables > Table 645. Cortex-M7 processor ROM table register map and reset values",
                  "file": "10_sections/2d5445135fff__table-645-cortex-m7-processor-rom-table-register-map-and-reset-values.md",
                  "children": []
                },
                {
                  "id": "060495356a11",
                  "title": "Table 646. Cortex-M7 PPB ROM table register map and reset values",
                  "slug": "table-646-cortex-m7-ppb-rom-table-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3387,
                  "end_page": 3387,
                  "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.1 Cortex-M7 ROM tables > Table 646. Cortex-M7 PPB ROM table register map and reset values",
                  "file": "10_sections/060495356a11__table-646-cortex-m7-ppb-rom-table-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5adf35c52372",
              "title": "63.6.2 Cortex-M7 data watchpoint and trace unit (DWT)",
              "slug": "63-6-2-cortex-m7-data-watchpoint-and-trace-unit-dwt",
              "level": 3,
              "start_page": 3388,
              "end_page": 3400,
              "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.2 Cortex-M7 data watchpoint and trace unit (DWT)",
              "file": "10_sections/5adf35c52372__63-6-2-cortex-m7-data-watchpoint-and-trace-unit-dwt.md",
              "children": [
                {
                  "id": "e8c8401d6218",
                  "title": "Table 647. Cortex-M7 DWT register map and reset values",
                  "slug": "table-647-cortex-m7-dwt-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3399,
                  "end_page": 3400,
                  "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.2 Cortex-M7 data watchpoint and trace unit (DWT) > Table 647. Cortex-M7 DWT register map and reset values",
                  "file": "10_sections/e8c8401d6218__table-647-cortex-m7-dwt-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5e39ffba28db",
              "title": "63.6.3 Cortex-M7 instrumentation trace macrocell (ITM)",
              "slug": "63-6-3-cortex-m7-instrumentation-trace-macrocell-itm",
              "level": 3,
              "start_page": 3401,
              "end_page": 3409,
              "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.3 Cortex-M7 instrumentation trace macrocell (ITM)",
              "file": "10_sections/5e39ffba28db__63-6-3-cortex-m7-instrumentation-trace-macrocell-itm.md",
              "children": [
                {
                  "id": "410cf2ae5618",
                  "title": "Table 648. Cortex-M7 ITM register map and reset values",
                  "slug": "table-648-cortex-m7-itm-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3409,
                  "end_page": 3409,
                  "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.3 Cortex-M7 instrumentation trace macrocell (ITM) > Table 648. Cortex-M7 ITM register map and reset values",
                  "file": "10_sections/410cf2ae5618__table-648-cortex-m7-itm-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "da9f671ffb76",
              "title": "63.6.4 Cortex-M7 breakpoint unit (FPB)",
              "slug": "63-6-4-cortex-m7-breakpoint-unit-fpb",
              "level": 3,
              "start_page": 3410,
              "end_page": 3417,
              "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.4 Cortex-M7 breakpoint unit (FPB)",
              "file": "10_sections/da9f671ffb76__63-6-4-cortex-m7-breakpoint-unit-fpb.md",
              "children": [
                {
                  "id": "a5cb6c6b6639",
                  "title": "Table 649. Cortex-M7 FPB register map and reset values",
                  "slug": "table-649-cortex-m7-fpb-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3416,
                  "end_page": 3417,
                  "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.4 Cortex-M7 breakpoint unit (FPB) > Table 649. Cortex-M7 FPB register map and reset values",
                  "file": "10_sections/a5cb6c6b6639__table-649-cortex-m7-fpb-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "964d4761cca1",
              "title": "63.6.5 Cortex-M7 embedded trace macrocell (ETM)",
              "slug": "63-6-5-cortex-m7-embedded-trace-macrocell-etm",
              "level": 3,
              "start_page": 3418,
              "end_page": 3449,
              "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.5 Cortex-M7 embedded trace macrocell (ETM)",
              "file": "10_sections/964d4761cca1__63-6-5-cortex-m7-embedded-trace-macrocell-etm.md",
              "children": [
                {
                  "id": "e4781492e4d4",
                  "title": "Table 650. Cortex-M7 ETM register map and reset values",
                  "slug": "table-650-cortex-m7-etm-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3446,
                  "end_page": 3449,
                  "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.5 Cortex-M7 embedded trace macrocell (ETM) > Table 650. Cortex-M7 ETM register map and reset values",
                  "file": "10_sections/e4781492e4d4__table-650-cortex-m7-etm-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "f61c900f4c51",
              "title": "63.6.6 Cortex-M7 cross trigger interface (CTI)",
              "slug": "63-6-6-cortex-m7-cross-trigger-interface-cti",
              "level": 3,
              "start_page": 3450,
              "end_page": 3450,
              "breadcrumb": "63 Debug infrastructure > 63.6 Cortex-M7 debug functional description > 63.6.6 Cortex-M7 cross trigger interface (CTI)",
              "file": "10_sections/f61c900f4c51__63-6-6-cortex-m7-cross-trigger-interface-cti.md",
              "children": []
            }
          ]
        },
        {
          "id": "ad96a93b9743",
          "title": "63.7 Cortex-M4 debug functional description",
          "slug": "63-7-cortex-m4-debug-functional-description",
          "level": 2,
          "start_page": 3450,
          "end_page": 3508,
          "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description",
          "file": "10_sections/ad96a93b9743__63-7-cortex-m4-debug-functional-description.md",
          "children": [
            {
              "id": "cb42381bcb86",
              "title": "63.7.1 Cortex-M4 ROM table",
              "slug": "63-7-1-cortex-m4-rom-table",
              "level": 3,
              "start_page": 3451,
              "end_page": 3456,
              "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description > 63.7.1 Cortex-M4 ROM table",
              "file": "10_sections/cb42381bcb86__63-7-1-cortex-m4-rom-table.md",
              "children": [
                {
                  "id": "fc55d454776d",
                  "title": "Table 651. Cortex-M4 ROM table",
                  "slug": "table-651-cortex-m4-rom-table",
                  "level": 4,
                  "start_page": 3451,
                  "end_page": 3451,
                  "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description > 63.7.1 Cortex-M4 ROM table > Table 651. Cortex-M4 ROM table",
                  "file": "10_sections/fc55d454776d__table-651-cortex-m4-rom-table.md",
                  "children": []
                },
                {
                  "id": "257e3784441f",
                  "title": "Figure 883. Cortex-M4 CoreSight Topology",
                  "slug": "figure-883-cortex-m4-coresight-topology",
                  "level": 4,
                  "start_page": 3452,
                  "end_page": 3456,
                  "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description > 63.7.1 Cortex-M4 ROM table > Figure 883. Cortex-M4 CoreSight Topology",
                  "file": "10_sections/257e3784441f__figure-883-cortex-m4-coresight-topology.md",
                  "children": []
                },
                {
                  "id": "1416eabbb6f0",
                  "title": "Table 652. Cortex-M4 ROM table register map and reset values",
                  "slug": "table-652-cortex-m4-rom-table-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3457,
                  "end_page": 3467,
                  "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description > 63.7.1 Cortex-M4 ROM table > Table 652. Cortex-M4 ROM table register map and reset values",
                  "file": "10_sections/1416eabbb6f0__table-652-cortex-m4-rom-table-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "721086f09722",
              "title": "63.7.2 Cortex-M4 data watchpoint and trace unit (DWT)",
              "slug": "63-7-2-cortex-m4-data-watchpoint-and-trace-unit-dwt",
              "level": 3,
              "start_page": 3457,
              "end_page": 3470,
              "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description > 63.7.2 Cortex-M4 data watchpoint and trace unit (DWT)",
              "file": "10_sections/721086f09722__63-7-2-cortex-m4-data-watchpoint-and-trace-unit-dwt.md",
              "children": [
                {
                  "id": "c225fd79887b",
                  "title": "Table 653. Cortex-M4 DWT register map and reset values",
                  "slug": "table-653-cortex-m4-dwt-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3468,
                  "end_page": 3470,
                  "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description > 63.7.2 Cortex-M4 data watchpoint and trace unit (DWT) > Table 653. Cortex-M4 DWT register map and reset values",
                  "file": "10_sections/c225fd79887b__table-653-cortex-m4-dwt-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "dc89f5ce910a",
              "title": "63.7.3 Cortex-M4 instrumentation trace macrocell (ITM)",
              "slug": "63-7-3-cortex-m4-instrumentation-trace-macrocell-itm",
              "level": 3,
              "start_page": 3471,
              "end_page": 3478,
              "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description > 63.7.3 Cortex-M4 instrumentation trace macrocell (ITM)",
              "file": "10_sections/dc89f5ce910a__63-7-3-cortex-m4-instrumentation-trace-macrocell-itm.md",
              "children": [
                {
                  "id": "b6b7ee639444",
                  "title": "Table 654. Cortex-M4 ITM register map and reset values",
                  "slug": "table-654-cortex-m4-itm-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3478,
                  "end_page": 3478,
                  "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description > 63.7.3 Cortex-M4 instrumentation trace macrocell (ITM) > Table 654. Cortex-M4 ITM register map and reset values",
                  "file": "10_sections/b6b7ee639444__table-654-cortex-m4-itm-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "7c8fa900fba0",
              "title": "63.7.4 Cortex-M4 breakpoint unit (FPB)",
              "slug": "63-7-4-cortex-m4-breakpoint-unit-fpb",
              "level": 3,
              "start_page": 3479,
              "end_page": 3485,
              "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description > 63.7.4 Cortex-M4 breakpoint unit (FPB)",
              "file": "10_sections/7c8fa900fba0__63-7-4-cortex-m4-breakpoint-unit-fpb.md",
              "children": [
                {
                  "id": "0d3bc02c5446",
                  "title": "Table 655. Cortex-M4 FPB register map and reset values",
                  "slug": "table-655-cortex-m4-fpb-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3485,
                  "end_page": 3485,
                  "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description > 63.7.4 Cortex-M4 breakpoint unit (FPB) > Table 655. Cortex-M4 FPB register map and reset values",
                  "file": "10_sections/0d3bc02c5446__table-655-cortex-m4-fpb-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "384ae7fac049",
              "title": "63.7.5 Cortex-M4 embedded trace macrocell (ETM)",
              "slug": "63-7-5-cortex-m4-embedded-trace-macrocell-etm",
              "level": 3,
              "start_page": 3486,
              "end_page": 3507,
              "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description > 63.7.5 Cortex-M4 embedded trace macrocell (ETM)",
              "file": "10_sections/384ae7fac049__63-7-5-cortex-m4-embedded-trace-macrocell-etm.md",
              "children": [
                {
                  "id": "42fd7f2a9467",
                  "title": "Table 656. Cortex-M4 ETM register map and reset values",
                  "slug": "table-656-cortex-m4-etm-register-map-and-reset-values",
                  "level": 4,
                  "start_page": 3505,
                  "end_page": 3507,
                  "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description > 63.7.5 Cortex-M4 embedded trace macrocell (ETM) > Table 656. Cortex-M4 ETM register map and reset values",
                  "file": "10_sections/42fd7f2a9467__table-656-cortex-m4-etm-register-map-and-reset-values.md",
                  "children": []
                }
              ]
            },
            {
              "id": "5b46943709f8",
              "title": "63.7.6 Cortex-M4 cross trigger interface (CTI)",
              "slug": "63-7-6-cortex-m4-cross-trigger-interface-cti",
              "level": 3,
              "start_page": 3508,
              "end_page": 3508,
              "breadcrumb": "63 Debug infrastructure > 63.7 Cortex-M4 debug functional description > 63.7.6 Cortex-M4 cross trigger interface (CTI)",
              "file": "10_sections/5b46943709f8__63-7-6-cortex-m4-cross-trigger-interface-cti.md",
              "children": []
            }
          ]
        },
        {
          "id": "e6bd51352854",
          "title": "63.8 References for debug infrastructure",
          "slug": "63-8-references-for-debug-infrastructure",
          "level": 2,
          "start_page": 3509,
          "end_page": 3509,
          "breadcrumb": "63 Debug infrastructure > 63.8 References for debug infrastructure",
          "file": "10_sections/e6bd51352854__63-8-references-for-debug-infrastructure.md",
          "children": []
        }
      ]
    },
    {
      "id": "4767d7be88c5",
      "title": "64 Device electronic signature",
      "slug": "64-device-electronic-signature",
      "level": 1,
      "start_page": 3510,
      "end_page": 3512,
      "breadcrumb": "64 Device electronic signature",
      "file": "10_sections/4767d7be88c5__64-device-electronic-signature.md",
      "children": [
        {
          "id": "bf76c74b2b9b",
          "title": "64.1 Unique device ID register (96 bits)",
          "slug": "64-1-unique-device-id-register-96-bits",
          "level": 2,
          "start_page": 3510,
          "end_page": 3511,
          "breadcrumb": "64 Device electronic signature > 64.1 Unique device ID register (96 bits)",
          "file": "10_sections/bf76c74b2b9b__64-1-unique-device-id-register-96-bits.md",
          "children": []
        },
        {
          "id": "d4653df49c19",
          "title": "64.2 Flash size",
          "slug": "64-2-flash-size",
          "level": 2,
          "start_page": 3512,
          "end_page": 3512,
          "breadcrumb": "64 Device electronic signature > 64.2 Flash size",
          "file": "10_sections/d4653df49c19__64-2-flash-size.md",
          "children": []
        },
        {
          "id": "327454732845",
          "title": "64.3 Line identifier",
          "slug": "64-3-line-identifier",
          "level": 2,
          "start_page": 3512,
          "end_page": 3512,
          "breadcrumb": "64 Device electronic signature > 64.3 Line identifier",
          "file": "10_sections/327454732845__64-3-line-identifier.md",
          "children": []
        },
        {
          "id": "1c15c01f5f1b",
          "title": "64.4 Package data register",
          "slug": "64-4-package-data-register",
          "level": 2,
          "start_page": 3512,
          "end_page": 3512,
          "breadcrumb": "64 Device electronic signature > 64.4 Package data register",
          "file": "10_sections/1c15c01f5f1b__64-4-package-data-register.md",
          "children": []
        }
      ]
    },
    {
      "id": "1cfc742aa32a",
      "title": "65 Important security notice",
      "slug": "65-important-security-notice",
      "level": 1,
      "start_page": 3513,
      "end_page": 3513,
      "breadcrumb": "65 Important security notice",
      "file": "10_sections/1cfc742aa32a__65-important-security-notice.md",
      "children": []
    },
    {
      "id": "d578389702fa",
      "title": "66 Revision history",
      "slug": "66-revision-history",
      "level": 1,
      "start_page": 3514,
      "end_page": 3556,
      "breadcrumb": "66 Revision history",
      "file": "10_sections/d578389702fa__66-revision-history.md",
      "children": [
        {
          "id": "43a7ba37b7f8",
          "title": "Table 657. Document revision history",
          "slug": "table-657-document-revision-history",
          "level": 2,
          "start_page": 3514,
          "end_page": 3556,
          "breadcrumb": "66 Revision history > Table 657. Document revision history",
          "file": "10_sections/43a7ba37b7f8__table-657-document-revision-history.md",
          "children": []
        }
      ]
    }
  ]
}