Analysis & Synthesis report for PipelineReg
Sun Nov  3 17:14:02 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated
 18. Source assignments for instrMem:inst10|altsyncram:altsyncram_component|altsyncram_hno2:auto_generated
 19. Source assignments for register:inst5|altsyncram:regs[0][31]__1|altsyncram_46j1:auto_generated
 20. Source assignments for dataMem:inst13|altsyncram:altsyncram_component|altsyncram_nhj2:auto_generated
 21. Parameter Settings for User Entity Instance: VGA_BLOCK:inst15|vga_control:inst2
 22. Parameter Settings for User Entity Instance: VGA_BLOCK:inst15|vgaclk:inst4|vgaclk_0002:vgaclk_inst|altera_pll:altera_pll_i
 23. Parameter Settings for User Entity Instance: VGA_BLOCK:inst15|char_engine:inst
 24. Parameter Settings for User Entity Instance: VGA_BLOCK:inst15|color_encoder:inst1
 25. Parameter Settings for User Entity Instance: VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: instrMem:inst10|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: register:inst5|altsyncram:regs[0][31]__1
 28. Parameter Settings for User Entity Instance: dataMem:inst13|altsyncram:altsyncram_component
 29. altsyncram Parameter Settings by Entity Instance
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov  3 17:14:02 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; PipelineReg                                    ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 2018                                           ;
; Total pins                      ; 97                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 312,320                                        ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; top                ; PipelineReg        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 8                  ;                    ;
; Synthesis Effort                                                                ; Fast               ; Auto               ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                           ; Library ;
+------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; vram.v                                   ; yes             ; User Wizard-Generated File             ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vram.v                                   ;         ;
; vgaclk_0002.v                            ; yes             ; User Verilog HDL File                  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk_0002.v                            ;         ;
; vgaclk.v                                 ; yes             ; User Wizard-Generated File             ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk.v                                 ;         ;
; vga_control.v                            ; yes             ; User Verilog HDL File                  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vga_control.v                            ;         ;
; VGA_BLOCK.bdf                            ; yes             ; User Block Diagram/Schematic File      ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/VGA_BLOCK.bdf                            ;         ;
; color_encoder.v                          ; yes             ; User Verilog HDL File                  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/color_encoder.v                          ;         ;
; char_engine.v                            ; yes             ; User Verilog HDL File                  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v                            ;         ;
; register.v                               ; yes             ; User Verilog HDL File                  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/register.v                               ;         ;
; top.bdf                                  ; yes             ; User Block Diagram/Schematic File      ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf                                  ;         ;
; instrMem.v                               ; yes             ; User Wizard-Generated File             ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v                               ;         ;
; dataMem.v                                ; yes             ; User Wizard-Generated File             ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v                                ;         ;
; IF_ID.v                                  ; yes             ; User Verilog HDL File                  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/IF_ID.v                                  ;         ;
; ID_EX.v                                  ; yes             ; User Verilog HDL File                  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/ID_EX.v                                  ;         ;
; EX_MEM.v                                 ; yes             ; User Verilog HDL File                  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/EX_MEM.v                                 ;         ;
; MEM_WB.v                                 ; yes             ; User Verilog HDL File                  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/MEM_WB.v                                 ;         ;
; addFour.v                                ; yes             ; User Verilog HDL File                  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/addFour.v                                ;         ;
; PC.v                                     ; yes             ; User Verilog HDL File                  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/PC.v                                     ;         ;
; riscv_defs.v                             ; yes             ; User Verilog HDL File                  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/riscv_defs.v                             ;         ;
; decoder.v                                ; yes             ; User Verilog HDL File                  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v                                ;         ;
; altera_pll.v                             ; yes             ; Megafunction                           ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altera_pll.v                                       ;         ;
; altsyncram.tdf                           ; yes             ; Megafunction                           ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc                    ; yes             ; Megafunction                           ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; lpm_mux.inc                              ; yes             ; Megafunction                           ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; lpm_decode.inc                           ; yes             ; Megafunction                           ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; aglobal231.inc                           ; yes             ; Megafunction                           ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/aglobal231.inc                                     ;         ;
; a_rdenreg.inc                            ; yes             ; Megafunction                           ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                               ; yes             ; Megafunction                           ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                               ; yes             ; Megafunction                           ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                             ; yes             ; Megafunction                           ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; db/altsyncram_1tn2.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf                   ;         ;
; db/decode_3na.tdf                        ; yes             ; Auto-Generated Megafunction            ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/decode_3na.tdf                        ;         ;
; db/decode_s2a.tdf                        ; yes             ; Auto-Generated Megafunction            ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/decode_s2a.tdf                        ;         ;
; db/mux_chb.tdf                           ; yes             ; Auto-Generated Megafunction            ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/mux_chb.tdf                           ;         ;
; db/mux_jhb.tdf                           ; yes             ; Auto-Generated Megafunction            ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/mux_jhb.tdf                           ;         ;
; db/altsyncram_hno2.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_hno2.tdf                   ;         ;
; Milestone_1/milestone_1a_instruction.mif ; yes             ; Auto-Found Memory Initialization File  ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/Milestone_1/milestone_1a_instruction.mif ;         ;
; db/altsyncram_46j1.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_46j1.tdf                   ;         ;
; db/altsyncram_nhj2.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_nhj2.tdf                   ;         ;
; ALU.v                                    ; yes             ; Auto-Found Verilog HDL File            ; /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/ALU.v                                    ;         ;
+------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 2352         ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 3262         ;
;     -- 7 input functions                    ; 16           ;
;     -- 6 input functions                    ; 1269         ;
;     -- 5 input functions                    ; 595          ;
;     -- 4 input functions                    ; 488          ;
;     -- <=3 input functions                  ; 894          ;
;                                             ;              ;
; Dedicated logic registers                   ; 2018         ;
;                                             ;              ;
; I/O pins                                    ; 97           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 312320       ;
;                                             ;              ;
; Total DSP Blocks                            ; 1            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 1543         ;
; Total fan-out                               ; 24019        ;
; Average fan-out                             ; 4.28         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                         ; 3262 (1)            ; 2018 (0)                  ; 312320            ; 1          ; 97   ; 0            ; |top                                                                                                                     ; top             ; work         ;
;    |ALU:inst1|                               ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ALU:inst1                                                                                                           ; ALU             ; work         ;
;    |EX_MEM:inst6|                            ; 32 (32)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |top|EX_MEM:inst6                                                                                                        ; EX_MEM          ; work         ;
;    |ID_EX:inst12|                            ; 0 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ID_EX:inst12                                                                                                        ; ID_EX           ; work         ;
;    |IF_ID:inst2|                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|IF_ID:inst2                                                                                                         ; IF_ID           ; work         ;
;    |MEM_WB:inst7|                            ; 0 (0)               ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |top|MEM_WB:inst7                                                                                                        ; MEM_WB          ; work         ;
;    |PC:inst8|                                ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|PC:inst8                                                                                                            ; PC              ; work         ;
;    |VGA_BLOCK:inst15|                        ; 2204 (0)            ; 731 (0)                   ; 307200            ; 1          ; 0    ; 0            ; |top|VGA_BLOCK:inst15                                                                                                    ; VGA_BLOCK       ; work         ;
;       |char_engine:inst|                     ; 1964 (1964)         ; 640 (640)                 ; 0                 ; 1          ; 0    ; 0            ; |top|VGA_BLOCK:inst15|char_engine:inst                                                                                   ; char_engine     ; work         ;
;       |vga_control:inst2|                    ; 152 (152)           ; 85 (85)                   ; 0                 ; 0          ; 0    ; 0            ; |top|VGA_BLOCK:inst15|vga_control:inst2                                                                                  ; vga_control     ; work         ;
;       |vgaclk:inst4|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|VGA_BLOCK:inst15|vgaclk:inst4                                                                                       ; vgaclk          ; work         ;
;          |vgaclk_0002:vgaclk_inst|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|VGA_BLOCK:inst15|vgaclk:inst4|vgaclk_0002:vgaclk_inst                                                               ; vgaclk_0002     ; work         ;
;             |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|VGA_BLOCK:inst15|vgaclk:inst4|vgaclk_0002:vgaclk_inst|altera_pll:altera_pll_i                                       ; altera_pll      ; work         ;
;       |vram:inst3|                           ; 88 (0)              ; 6 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |top|VGA_BLOCK:inst15|vram:inst3                                                                                         ; vram            ; work         ;
;          |altsyncram:altsyncram_component|   ; 88 (0)              ; 6 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |top|VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component                                                         ; altsyncram      ; work         ;
;             |altsyncram_1tn2:auto_generated| ; 88 (0)              ; 6 (6)                     ; 307200            ; 0          ; 0    ; 0            ; |top|VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated                          ; altsyncram_1tn2 ; work         ;
;                |decode_3na:decode3|          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|decode_3na:decode3       ; decode_3na      ; work         ;
;                |decode_s2a:rden_decode_a|    ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|decode_s2a:rden_decode_a ; decode_s2a      ; work         ;
;                |mux_chb:mux4|                ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|mux_chb:mux4             ; mux_chb         ; work         ;
;    |addFour:inst9|                           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|addFour:inst9                                                                                                       ; addFour         ; work         ;
;    |dataMem:inst13|                          ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|dataMem:inst13                                                                                                      ; dataMem         ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|dataMem:inst13|altsyncram:altsyncram_component                                                                      ; altsyncram      ; work         ;
;          |altsyncram_nhj2:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|dataMem:inst13|altsyncram:altsyncram_component|altsyncram_nhj2:auto_generated                                       ; altsyncram_nhj2 ; work         ;
;    |decoder:inst|                            ; 207 (207)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|decoder:inst                                                                                                        ; decoder         ; work         ;
;    |instrMem:inst10|                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|instrMem:inst10                                                                                                     ; instrMem        ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|instrMem:inst10|altsyncram:altsyncram_component                                                                     ; altsyncram      ; work         ;
;          |altsyncram_hno2:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|instrMem:inst10|altsyncram:altsyncram_component|altsyncram_hno2:auto_generated                                      ; altsyncram_hno2 ; work         ;
;    |register:inst5|                          ; 738 (738)           ; 1089 (1089)               ; 1024              ; 0          ; 0    ; 0            ; |top|register:inst5                                                                                                      ; register        ; work         ;
;       |altsyncram:regs[0][31]__1|            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|register:inst5|altsyncram:regs[0][31]__1                                                                            ; altsyncram      ; work         ;
;          |altsyncram_46j1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|register:inst5|altsyncram:regs[0][31]__1|altsyncram_46j1:auto_generated                                             ; altsyncram_46j1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; Name                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                         ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 307200       ; 1            ; 38400        ; 8            ; 307200 ; None                                        ;
; dataMem:inst13|altsyncram:altsyncram_component|altsyncram_nhj2:auto_generated|ALTSYNCRAM              ; AUTO ; True Dual Port   ; 64           ; 32           ; 64           ; 32           ; 2048   ; None                                        ;
; instrMem:inst10|altsyncram:altsyncram_component|altsyncram_hno2:auto_generated|ALTSYNCRAM             ; AUTO ; True Dual Port   ; 64           ; 32           ; 64           ; 32           ; 2048   ; ../Milestone_1/milestone_1a_instruction.mif ;
; register:inst5|altsyncram:regs[0][31]__1|altsyncram_46j1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                        ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |top|instrMem:inst10 ; instrMem.v      ;
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |top|dataMem:inst13  ; dataMem.v       ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+-----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal     ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------+------------------------+
; decoder:inst|decode_str[54]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[52]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[50]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[48]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[46]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[43]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[42]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[41]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[38]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[36]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[35]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[33]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[32]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[30]                         ; decoder:inst|Selector79 ; yes                    ;
; decoder:inst|decode_str[28]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[27]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[26]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[25]                         ; decoder:inst|Selector79 ; yes                    ;
; decoder:inst|decode_str[24]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[22]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[20]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[19]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[18]                         ; decoder:inst|Selector79 ; yes                    ;
; decoder:inst|decode_str[17]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[16]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[12]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[11]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[10]                         ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[9]                          ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[8]                          ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[4]                          ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[3]                          ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[2]                          ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[1]                          ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|decode_str[0]                          ; decoder:inst|Selector84 ; yes                    ;
; decoder:inst|ALU_ctrl[0]                            ; decoder:inst|Selector35 ; yes                    ;
; decoder:inst|rs2[0]                                 ; decoder:inst|WideOr23   ; yes                    ;
; decoder:inst|rs2[1]                                 ; decoder:inst|WideOr23   ; yes                    ;
; decoder:inst|rs2[2]                                 ; decoder:inst|WideOr23   ; yes                    ;
; decoder:inst|rs2[3]                                 ; decoder:inst|WideOr23   ; yes                    ;
; decoder:inst|rs2[4]                                 ; decoder:inst|WideOr23   ; yes                    ;
; decoder:inst|rd[0]                                  ; decoder:inst|WideOr15   ; yes                    ;
; decoder:inst|rd[1]                                  ; decoder:inst|WideOr15   ; yes                    ;
; decoder:inst|rd[2]                                  ; decoder:inst|WideOr15   ; yes                    ;
; decoder:inst|rd[3]                                  ; decoder:inst|WideOr15   ; yes                    ;
; decoder:inst|rd[4]                                  ; decoder:inst|WideOr15   ; yes                    ;
; decoder:inst|rs1[0]                                 ; decoder:inst|WideOr16   ; yes                    ;
; decoder:inst|rs1[1]                                 ; decoder:inst|WideOr16   ; yes                    ;
; decoder:inst|rs1[2]                                 ; decoder:inst|WideOr16   ; yes                    ;
; decoder:inst|rs1[3]                                 ; decoder:inst|WideOr16   ; yes                    ;
; decoder:inst|rs1[4]                                 ; decoder:inst|WideOr16   ; yes                    ;
; Number of user-specified and inferred latches = 51  ;                         ;                        ;
+-----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                   ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                              ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; register:inst5|ALU_ctrl_out[1..3]                                                  ; Stuck at GND due to stuck port data_in                          ;
; ID_EX:inst12|ALU_ctrl_out[1..3]                                                    ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[0][5]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[0][4]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[0][3]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[0][2]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[0][1]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[1][5]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[1][4]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[1][3]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[1][2]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[1][1]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[2][5]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[2][4]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[2][3]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[2][2]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[2][1]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[3][5]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[3][4]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[3][3]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[3][2]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[3][1]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[4][5]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[4][4]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[4][3]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[4][2]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[4][1]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[5][5]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[5][4]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[5][3]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[5][2]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[5][1]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[6][5]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[6][4]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[6][3]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[6][2]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[6][1]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[7][5]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[7][4]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[7][3]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[7][2]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[7][1]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[8][5]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[8][4]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[8][3]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[8][2]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[8][1]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[9][5]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[9][4]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[9][3]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[9][2]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[9][1]                            ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[10][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[10][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[10][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[10][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[10][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[11][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[11][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[11][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[11][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[11][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[12][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[12][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[12][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[12][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[12][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[13][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[13][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[13][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[13][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[13][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[14][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[14][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[14][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[14][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[14][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[15][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[15][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[15][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[15][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[15][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[16][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[16][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[16][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[16][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[16][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[17][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[17][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[17][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[17][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[17][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[18][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[18][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[18][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[18][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[18][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[19][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[19][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[19][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[19][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[19][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[20][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[20][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[20][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[20][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[20][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[21][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[21][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[21][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[21][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[21][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[22][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[22][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[22][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[22][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[22][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[23][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[23][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[23][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[23][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[23][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[24][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[24][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[24][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[24][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[24][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[25][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[25][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[25][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[25][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[25][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[26][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[26][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[26][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[26][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[26][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[27][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[27][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[27][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[27][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[27][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[28][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[28][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[28][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[28][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[28][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[29][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[29][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[29][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[29][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[29][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[30][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[30][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[30][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[30][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[30][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[31][5]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[31][4]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[31][3]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[31][2]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[31][1]                           ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][1]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][2]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][3]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][4]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][5]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][6]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][7]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[18][7]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[17][7]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[16][7]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[15][7]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[14][7]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[13][7]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[12][7]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[11][7]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[10][7]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[9][7]                                 ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[8][7]                                 ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|num_chars[6..31]                                 ; Merged with VGA_BLOCK:inst15|char_engine:inst|num_chars[5]      ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[1][7]                                 ; Merged with VGA_BLOCK:inst15|char_engine:inst|hex_buffer[3][7]  ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[2][7]                                 ; Merged with VGA_BLOCK:inst15|char_engine:inst|hex_buffer[3][7]  ;
; VGA_BLOCK:inst15|char_engine:inst|column[16..31]                                   ; Lost fanout                                                     ;
; VGA_BLOCK:inst15|char_engine:inst|row[18..31]                                      ; Lost fanout                                                     ;
; VGA_BLOCK:inst15|char_engine:inst|column[6..9,11..15]                              ; Merged with VGA_BLOCK:inst15|char_engine:inst|column[10]        ;
; VGA_BLOCK:inst15|char_engine:inst|mem_buffer[63]                                   ; Merged with VGA_BLOCK:inst15|char_engine:inst|mem_buffer[55]    ;
; VGA_BLOCK:inst15|char_engine:inst|mem_buffer[7,8,15,16,23,24,31,32,39,40,47,48,56] ; Merged with VGA_BLOCK:inst15|char_engine:inst|mem_buffer[0]     ;
; VGA_BLOCK:inst15|char_engine:inst|mem_buffer[60]                                   ; Merged with VGA_BLOCK:inst15|char_engine:inst|mem_buffer[59]    ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[18][6]                                ; Merged with VGA_BLOCK:inst15|char_engine:inst|hex_buffer[17][6] ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[18][5]                                ; Merged with VGA_BLOCK:inst15|char_engine:inst|hex_buffer[17][5] ;
; VGA_BLOCK:inst15|char_engine:inst|num_chars[5]                                     ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[0][7]                                 ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[3][7]                                 ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[5][7]                                 ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[6][7]                                 ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[7][7]                                 ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[17][5]                                ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[16][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[0][0]                            ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[17][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[1][0]                            ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[18][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[2][0]                            ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[19][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[3][0]                            ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[20][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[4][0]                            ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[21][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[5][0]                            ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[22][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[6][0]                            ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[23][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[7][0]                            ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[24][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[8][0]                            ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[25][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[9][0]                            ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[26][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[10][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[27][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[11][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[28][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[12][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[29][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[13][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[30][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[14][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[31][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[15][0]                           ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][0]                                ; Stuck at VCC due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|debug_count[0..31]                               ; Lost fanout                                                     ;
; VGA_BLOCK:inst15|char_engine:inst|column[10]                                       ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[4][7]                                 ; Stuck at GND due to stuck port data_in                          ;
; VGA_BLOCK:inst15|char_engine:inst|hex_digit[7]                                     ; Stuck at GND due to stuck port data_in                          ;
; PC:inst8|PC_out[16..31]                                                            ; Lost fanout                                                     ;
; Total Number of Removed Registers = 359                                            ;                                                                 ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                ;
+----------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+----------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; PC:inst8|PC_out[31]                                      ; Lost Fanouts              ; PC:inst8|PC_out[30], PC:inst8|PC_out[29], PC:inst8|PC_out[28], PC:inst8|PC_out[27], ;
;                                                          ;                           ; PC:inst8|PC_out[26], PC:inst8|PC_out[25], PC:inst8|PC_out[24], PC:inst8|PC_out[23], ;
;                                                          ;                           ; PC:inst8|PC_out[22], PC:inst8|PC_out[21], PC:inst8|PC_out[20], PC:inst8|PC_out[19], ;
;                                                          ;                           ; PC:inst8|PC_out[18], PC:inst8|PC_out[17], PC:inst8|PC_out[16]                       ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[0][5]  ; Stuck at GND              ; VGA_BLOCK:inst15|char_engine:inst|debug_count[5],                                   ;
;                                                          ; due to stuck port data_in ; VGA_BLOCK:inst15|char_engine:inst|debug_count[4],                                   ;
;                                                          ;                           ; VGA_BLOCK:inst15|char_engine:inst|debug_count[3],                                   ;
;                                                          ;                           ; VGA_BLOCK:inst15|char_engine:inst|debug_count[2],                                   ;
;                                                          ;                           ; VGA_BLOCK:inst15|char_engine:inst|debug_count[1],                                   ;
;                                                          ;                           ; VGA_BLOCK:inst15|char_engine:inst|debug_count[0]                                    ;
; register:inst5|ALU_ctrl_out[1]                           ; Stuck at GND              ; ID_EX:inst12|ALU_ctrl_out[1]                                                        ;
;                                                          ; due to stuck port data_in ;                                                                                     ;
; register:inst5|ALU_ctrl_out[2]                           ; Stuck at GND              ; ID_EX:inst12|ALU_ctrl_out[2]                                                        ;
;                                                          ; due to stuck port data_in ;                                                                                     ;
; register:inst5|ALU_ctrl_out[3]                           ; Stuck at GND              ; ID_EX:inst12|ALU_ctrl_out[3]                                                        ;
;                                                          ; due to stuck port data_in ;                                                                                     ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[13][5] ; Stuck at GND              ; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[17][5]                                 ;
;                                                          ; due to stuck port data_in ;                                                                                     ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[15][5] ; Stuck at GND              ; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][5]                                 ;
;                                                          ; due to stuck port data_in ;                                                                                     ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[15][4] ; Stuck at GND              ; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][4]                                 ;
;                                                          ; due to stuck port data_in ;                                                                                     ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[15][3] ; Stuck at GND              ; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][3]                                 ;
;                                                          ; due to stuck port data_in ;                                                                                     ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[15][2] ; Stuck at GND              ; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][2]                                 ;
;                                                          ; due to stuck port data_in ;                                                                                     ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[15][1] ; Stuck at GND              ; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][1]                                 ;
;                                                          ; due to stuck port data_in ;                                                                                     ;
; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][7]      ; Stuck at GND              ; VGA_BLOCK:inst15|char_engine:inst|hex_digit[7]                                      ;
;                                                          ; due to stuck port data_in ;                                                                                     ;
; VGA_BLOCK:inst15|char_engine:inst|debug_prebuffer[15][0] ; Stuck at VCC              ; VGA_BLOCK:inst15|char_engine:inst|hex_buffer[19][0]                                 ;
;                                                          ; due to stuck port data_in ;                                                                                     ;
+----------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2018  ;
; Number of registers using Synchronous Clear  ; 408   ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1683  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; VGA_BLOCK:inst15|char_engine:inst|y[31]          ; 37      ;
; VGA_BLOCK:inst15|char_engine:inst|y[3]           ; 7       ;
; VGA_BLOCK:inst15|char_engine:inst|y[2]           ; 9       ;
; VGA_BLOCK:inst15|char_engine:inst|y[1]           ; 15      ;
; VGA_BLOCK:inst15|char_engine:inst|y[0]           ; 15      ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[1]  ; 4       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[3]  ; 5       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[0]  ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[2]  ; 2       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[31] ; 2       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[30] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[27] ; 4       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[26] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[25] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[22] ; 4       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[21] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[20] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[17] ; 4       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[16] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[15] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[10] ; 2       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[9]  ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[8]  ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[7]  ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[6]  ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[12] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[11] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[14] ; 4       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[13] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[19] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[18] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[24] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[23] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[29] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[28] ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[4]  ; 11      ;
; VGA_BLOCK:inst15|char_engine:inst|data_index[5]  ; 11      ;
; VGA_BLOCK:inst15|char_engine:inst|y[30]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[9]           ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|y[7]           ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|y[29]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[10]          ; 2       ;
; VGA_BLOCK:inst15|char_engine:inst|y[8]           ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|y[11]          ; 2       ;
; VGA_BLOCK:inst15|char_engine:inst|y[6]           ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|y[4]           ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|y[5]           ; 3       ;
; VGA_BLOCK:inst15|char_engine:inst|y[28]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[27]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[26]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[25]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[24]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[23]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[22]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[21]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[20]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[19]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[18]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[17]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[16]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[15]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[14]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[13]          ; 1       ;
; VGA_BLOCK:inst15|char_engine:inst|y[12]          ; 1       ;
; Total number of inverted registers = 64          ;         ;
+--------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|mem_sw[2]         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|reg_sw[3]         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|ins_sw[0]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|EX_MEM:inst6|data_1_out[3]                          ;
; 16:1               ; 6 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|mem_out[1]        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|x[28]             ;
; 20:1               ; 5 bits    ; 65 LEs        ; 65 LEs               ; 0 LEs                  ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|hex_digit[3]      ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |top|register:inst5|data_out_2[27]                       ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |top|register:inst5|data_out_1[17]                       ;
; 131:1              ; 2 bits    ; 174 LEs       ; 28 LEs               ; 146 LEs                ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|hex_buffer[15][0] ;
; 14:1               ; 12 bits   ; 108 LEs       ; 0 LEs                ; 108 LEs                ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|row[8]            ;
; 23:1               ; 2 bits    ; 30 LEs        ; 28 LEs               ; 2 LEs                  ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|hex_buffer[3][6]  ;
; 25:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|hex_buffer[3][5]  ;
; 26:1               ; 16 bits   ; 272 LEs       ; 256 LEs              ; 16 LEs                 ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|data[23]          ;
; 33:1               ; 4 bits    ; 88 LEs        ; 84 LEs               ; 4 LEs                  ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|data[3]           ;
; 154:1              ; 2 bits    ; 204 LEs       ; 78 LEs               ; 126 LEs                ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|hex_buffer[13][1] ;
; 36:1               ; 11 bits   ; 264 LEs       ; 242 LEs              ; 22 LEs                 ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|data[15]          ;
; 158:1              ; 2 bits    ; 210 LEs       ; 56 LEs               ; 154 LEs                ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|hex_buffer[11][2] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|VGA_BLOCK:inst15|char_engine:inst|y[0]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|VGA_BLOCK:inst15|vga_control:inst2|hcount           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |top|VGA_BLOCK:inst15|char_engine:inst|Mux112            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |top|VGA_BLOCK:inst15|char_engine:inst|Mux49             ;
; 128:1              ; 16 bits   ; 1360 LEs      ; 384 LEs              ; 976 LEs                ; No         ; |top|VGA_BLOCK:inst15|char_engine:inst|Selector111       ;
; 128:1              ; 8 bits    ; 680 LEs       ; 184 LEs              ; 496 LEs                ; No         ; |top|decoder:inst|Selector40                             ;
; 128:1              ; 2 bits    ; 170 LEs       ; 48 LEs               ; 122 LEs                ; No         ; |top|decoder:inst|Selector44                             ;
; 128:1              ; 2 bits    ; 170 LEs       ; 36 LEs               ; 134 LEs                ; No         ; |top|decoder:inst|Selector47                             ;
; 128:1              ; 3 bits    ; 255 LEs       ; 72 LEs               ; 183 LEs                ; No         ; |top|decoder:inst|Selector46                             ;
; 142:1              ; 3 bits    ; 282 LEs       ; 90 LEs               ; 192 LEs                ; No         ; |top|VGA_BLOCK:inst15|char_engine:inst|Selector102       ;
; 145:1              ; 2 bits    ; 192 LEs       ; 56 LEs               ; 136 LEs                ; No         ; |top|VGA_BLOCK:inst15|char_engine:inst|Selector74        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for instrMem:inst10|altsyncram:altsyncram_component|altsyncram_hno2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for register:inst5|altsyncram:regs[0][31]__1|altsyncram_46j1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for dataMem:inst13|altsyncram:altsyncram_component|altsyncram_nhj2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_BLOCK:inst15|vga_control:inst2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; hres           ; 640   ; Signed Integer                                         ;
; hsync          ; 96    ; Signed Integer                                         ;
; hfront         ; 16    ; Signed Integer                                         ;
; hback          ; 48    ; Signed Integer                                         ;
; htotal         ; 800   ; Signed Integer                                         ;
; vres           ; 480   ; Signed Integer                                         ;
; vsync          ; 2     ; Signed Integer                                         ;
; vfront         ; 10    ; Signed Integer                                         ;
; vback          ; 33    ; Signed Integer                                         ;
; vtotal         ; 525   ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_BLOCK:inst15|vgaclk:inst4|vgaclk_0002:vgaclk_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                       ;
+--------------------------------------+------------------------+------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                     ;
; fractional_vco_multiplier            ; false                  ; String                                                     ;
; pll_type                             ; General                ; String                                                     ;
; pll_subtype                          ; General                ; String                                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                                             ;
; operation_mode                       ; direct                 ; String                                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                                             ;
; data_rate                            ; 0                      ; Signed Integer                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                             ;
; output_clock_frequency0              ; 25.125000 MHz          ; String                                                     ;
; phase_shift0                         ; 0 ps                   ; String                                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                     ;
; phase_shift1                         ; 0 ps                   ; String                                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                     ;
; phase_shift2                         ; 0 ps                   ; String                                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                     ;
; phase_shift3                         ; 0 ps                   ; String                                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                     ;
; phase_shift4                         ; 0 ps                   ; String                                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                     ;
; phase_shift5                         ; 0 ps                   ; String                                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                     ;
; phase_shift6                         ; 0 ps                   ; String                                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                     ;
; phase_shift7                         ; 0 ps                   ; String                                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                     ;
; phase_shift8                         ; 0 ps                   ; String                                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                     ;
; phase_shift9                         ; 0 ps                   ; String                                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                     ;
; phase_shift10                        ; 0 ps                   ; String                                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                     ;
; phase_shift11                        ; 0 ps                   ; String                                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                     ;
; phase_shift12                        ; 0 ps                   ; String                                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                     ;
; phase_shift13                        ; 0 ps                   ; String                                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                     ;
; phase_shift14                        ; 0 ps                   ; String                                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                     ;
; phase_shift15                        ; 0 ps                   ; String                                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                     ;
; phase_shift16                        ; 0 ps                   ; String                                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                     ;
; phase_shift17                        ; 0 ps                   ; String                                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                                             ;
; clock_name_0                         ;                        ; String                                                     ;
; clock_name_1                         ;                        ; String                                                     ;
; clock_name_2                         ;                        ; String                                                     ;
; clock_name_3                         ;                        ; String                                                     ;
; clock_name_4                         ;                        ; String                                                     ;
; clock_name_5                         ;                        ; String                                                     ;
; clock_name_6                         ;                        ; String                                                     ;
; clock_name_7                         ;                        ; String                                                     ;
; clock_name_8                         ;                        ; String                                                     ;
; clock_name_global_0                  ; false                  ; String                                                     ;
; clock_name_global_1                  ; false                  ; String                                                     ;
; clock_name_global_2                  ; false                  ; String                                                     ;
; clock_name_global_3                  ; false                  ; String                                                     ;
; clock_name_global_4                  ; false                  ; String                                                     ;
; clock_name_global_5                  ; false                  ; String                                                     ;
; clock_name_global_6                  ; false                  ; String                                                     ;
; clock_name_global_7                  ; false                  ; String                                                     ;
; clock_name_global_8                  ; false                  ; String                                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                             ;
; m_cnt_bypass_en                      ; false                  ; String                                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                             ;
; n_cnt_bypass_en                      ; false                  ; String                                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                                             ;
; pll_slf_rst                          ; false                  ; String                                                     ;
; pll_bw_sel                           ; low                    ; String                                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                     ;
+--------------------------------------+------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_BLOCK:inst15|char_engine:inst ;
+-------------------+--------+---------------------------------------------------+
; Parameter Name    ; Value  ; Type                                              ;
+-------------------+--------+---------------------------------------------------+
; HORI_OFFSET       ; 0      ; Signed Integer                                    ;
; NUM_LABEL_TASKS   ; 31     ; Signed Integer                                    ;
; MAX_STRING_LENGTH ; 20     ; Signed Integer                                    ;
; DEBUG_TRUE        ; 000001 ; Unsigned Binary                                   ;
; DEBUG_FALSE       ; 000000 ; Unsigned Binary                                   ;
; yourname_chars    ; 12     ; Signed Integer                                    ;
; partname_chars    ; 11     ; Signed Integer                                    ;
; gpx00_chars       ; 14     ; Signed Integer                                    ;
; gpx01_chars       ; 14     ; Signed Integer                                    ;
; gpx02_chars       ; 14     ; Signed Integer                                    ;
; gpx03_chars       ; 14     ; Signed Integer                                    ;
; gpx04_chars       ; 14     ; Signed Integer                                    ;
; gpx05_chars       ; 14     ; Signed Integer                                    ;
; gpx06_chars       ; 14     ; Signed Integer                                    ;
; gpx07_chars       ; 14     ; Signed Integer                                    ;
; gpx08_chars       ; 14     ; Signed Integer                                    ;
; gpx09_chars       ; 14     ; Signed Integer                                    ;
; gpx0A_chars       ; 14     ; Signed Integer                                    ;
; gpx0B_chars       ; 14     ; Signed Integer                                    ;
; gpx0C_chars       ; 14     ; Signed Integer                                    ;
; gpx0D_chars       ; 14     ; Signed Integer                                    ;
; gpx0E_chars       ; 14     ; Signed Integer                                    ;
; gpx0F_chars       ; 14     ; Signed Integer                                    ;
+-------------------+--------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_BLOCK:inst15|color_encoder:inst1 ;
+----------------+--------------+---------------------------------------------------+
; Parameter Name ; Value        ; Type                                              ;
+----------------+--------------+---------------------------------------------------+
; color_0        ; 000000000000 ; Unsigned Binary                                   ;
; color_1        ; 111111111111 ; Unsigned Binary                                   ;
+----------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                      ;
; WIDTH_A                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                               ;
; NUMWORDS_B                         ; 38400                ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_1tn2      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instrMem:inst10|altsyncram:altsyncram_component      ;
+------------------------------------+---------------------------------------------+----------------+
; Parameter Name                     ; Value                                       ; Type           ;
+------------------------------------+---------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                             ; Untyped        ;
; WIDTH_A                            ; 32                                          ; Signed Integer ;
; WIDTHAD_A                          ; 6                                           ; Signed Integer ;
; NUMWORDS_A                         ; 64                                          ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped        ;
; WIDTH_B                            ; 32                                          ; Signed Integer ;
; WIDTHAD_B                          ; 6                                           ; Signed Integer ;
; NUMWORDS_B                         ; 64                                          ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped        ;
; INIT_FILE                          ; ../Milestone_1/milestone_1a_instruction.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_hno2                             ; Untyped        ;
+------------------------------------+---------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:inst5|altsyncram:regs[0][31]__1 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 32                   ; Untyped                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 32                   ; Untyped                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_46j1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataMem:inst13|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_nhj2      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 4                                                           ;
; Entity Instance                           ; VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 1                                                           ;
;     -- NUMWORDS_A                         ; 307200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 8                                                           ;
;     -- NUMWORDS_B                         ; 38400                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; instrMem:inst10|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 32                                                          ;
;     -- NUMWORDS_A                         ; 64                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 32                                                          ;
;     -- NUMWORDS_B                         ; 64                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; register:inst5|altsyncram:regs[0][31]__1                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                          ;
;     -- NUMWORDS_A                         ; 32                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 32                                                          ;
;     -- NUMWORDS_B                         ; 32                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; dataMem:inst13|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 32                                                          ;
;     -- NUMWORDS_A                         ; 64                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 32                                                          ;
;     -- NUMWORDS_B                         ; 64                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2018                        ;
;     ENA               ; 1537                        ;
;     ENA SCLR          ; 108                         ;
;     ENA SCLR SLD      ; 7                           ;
;     ENA SLD           ; 31                          ;
;     SCLR              ; 261                         ;
;     SCLR SLD          ; 32                          ;
;     plain             ; 42                          ;
; arriav_lcell_comb     ; 3263                        ;
;     arith             ; 407                         ;
;         1 data inputs ; 293                         ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 10                          ;
;         5 data inputs ; 12                          ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 2791                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 225                         ;
;         3 data inputs ; 233                         ;
;         4 data inputs ; 478                         ;
;         5 data inputs ; 583                         ;
;         6 data inputs ; 1269                        ;
;     shared            ; 49                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 5                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 97                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 134                         ;
;                       ;                             ;
; Max LUT depth         ; 13.20                       ;
; Average LUT depth     ; 4.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sun Nov  3 17:13:48 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RegFileMem -c PipelineReg
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (12021): Found 1 design units, including 1 entities, in source file vram.v
    Info (12023): Found entity 1: vram File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vgaclk_0002.v
    Info (12023): Found entity 1: vgaclk_0002 File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vgaclk.v
    Info (12023): Found entity 1: vgaclk File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_control.v
    Info (12023): Found entity 1: vga_control File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vga_control.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file VGA_BLOCK.bdf
    Info (12023): Found entity 1: VGA_BLOCK
Info (12021): Found 1 design units, including 1 entities, in source file color_encoder.v
    Info (12023): Found entity 1: color_encoder File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/color_encoder.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file char_engine.v
    Info (12023): Found entity 1: char_engine File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file RAMTWOPORT.v
    Info (12023): Found entity 1: RAMTWOPORT File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/RAMTWOPORT.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file instrMem.v
    Info (12023): Found entity 1: instrMem File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dataMem.v
    Info (12023): Found entity 1: dataMem File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file IF_ID.v
    Info (12023): Found entity 1: IF_ID File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/IF_ID.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ID_EX.v
    Info (12023): Found entity 1: ID_EX File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/ID_EX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file EX_MEM.v
    Info (12023): Found entity 1: EX_MEM File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/EX_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MEM_WB.v
    Info (12023): Found entity 1: MEM_WB File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/MEM_WB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addFour.v
    Info (12023): Found entity 1: addFour File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/addFour.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PC.v
    Info (12023): Found entity 1: PC File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/PC.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file riscv_defs.v
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 10
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "VGA_BLOCK" for hierarchy "VGA_BLOCK:inst15"
Info (12128): Elaborating entity "vga_control" for hierarchy "VGA_BLOCK:inst15|vga_control:inst2"
Warning (10230): Verilog HDL assignment warning at vga_control.v(63): truncated value with size 32 to match size of target (19) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vga_control.v Line: 63
Info (12128): Elaborating entity "vgaclk" for hierarchy "VGA_BLOCK:inst15|vgaclk:inst4"
Info (12128): Elaborating entity "vgaclk_0002" for hierarchy "VGA_BLOCK:inst15|vgaclk:inst4|vgaclk_0002:vgaclk_inst" File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_BLOCK:inst15|vgaclk:inst4|vgaclk_0002:vgaclk_inst|altera_pll:altera_pll_i" File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_BLOCK:inst15|vgaclk:inst4|vgaclk_0002:vgaclk_inst|altera_pll:altera_pll_i" File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk_0002.v Line: 85
Info (12133): Instantiated megafunction "VGA_BLOCK:inst15|vgaclk:inst4|vgaclk_0002:vgaclk_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.125000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "char_engine" for hierarchy "VGA_BLOCK:inst15|char_engine:inst"
Warning (10230): Verilog HDL assignment warning at char_engine.v(274): truncated value with size 32 to match size of target (6) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 274
Warning (10230): Verilog HDL assignment warning at char_engine.v(275): truncated value with size 32 to match size of target (6) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 275
Warning (10230): Verilog HDL assignment warning at char_engine.v(276): truncated value with size 32 to match size of target (6) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 276
Warning (10230): Verilog HDL assignment warning at char_engine.v(277): truncated value with size 32 to match size of target (6) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 277
Warning (10230): Verilog HDL assignment warning at char_engine.v(279): truncated value with size 32 to match size of target (5) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 279
Warning (10230): Verilog HDL assignment warning at char_engine.v(289): truncated value with size 88 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 289
Warning (10230): Verilog HDL assignment warning at char_engine.v(301): truncated value with size 88 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 301
Warning (10230): Verilog HDL assignment warning at char_engine.v(313): truncated value with size 72 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 313
Warning (10230): Verilog HDL assignment warning at char_engine.v(326): truncated value with size 80 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 326
Warning (10230): Verilog HDL assignment warning at char_engine.v(339): truncated value with size 56 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 339
Warning (10230): Verilog HDL assignment warning at char_engine.v(362): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 362
Warning (10230): Verilog HDL assignment warning at char_engine.v(373): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 373
Warning (10230): Verilog HDL assignment warning at char_engine.v(384): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 384
Warning (10230): Verilog HDL assignment warning at char_engine.v(395): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 395
Warning (10230): Verilog HDL assignment warning at char_engine.v(406): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 406
Warning (10230): Verilog HDL assignment warning at char_engine.v(417): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 417
Warning (10230): Verilog HDL assignment warning at char_engine.v(428): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 428
Warning (10230): Verilog HDL assignment warning at char_engine.v(439): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 439
Warning (10230): Verilog HDL assignment warning at char_engine.v(450): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 450
Warning (10230): Verilog HDL assignment warning at char_engine.v(461): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 461
Warning (10230): Verilog HDL assignment warning at char_engine.v(472): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 472
Warning (10230): Verilog HDL assignment warning at char_engine.v(483): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 483
Warning (10230): Verilog HDL assignment warning at char_engine.v(494): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 494
Warning (10230): Verilog HDL assignment warning at char_engine.v(505): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 505
Warning (10230): Verilog HDL assignment warning at char_engine.v(516): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 516
Warning (10230): Verilog HDL assignment warning at char_engine.v(527): truncated value with size 113 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 527
Warning (10230): Verilog HDL assignment warning at char_engine.v(584): truncated value with size 96 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 584
Warning (10230): Verilog HDL assignment warning at char_engine.v(596): truncated value with size 89 to match size of target (8) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 596
Warning (10230): Verilog HDL assignment warning at char_engine.v(735): truncated value with size 32 to match size of target (5) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 735
Warning (10230): Verilog HDL assignment warning at char_engine.v(742): truncated value with size 32 to match size of target (5) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 742
Warning (10762): Verilog HDL Case Statement warning at char_engine.v(282): can't check case statement for completeness because the case expression has too many possible states File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 282
Warning (10230): Verilog HDL assignment warning at char_engine.v(199): truncated value with size 32 to match size of target (16) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 199
Warning (10230): Verilog HDL assignment warning at char_engine.v(231): truncated value with size 8 to match size of target (6) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 231
Warning (10230): Verilog HDL assignment warning at char_engine.v(236): truncated value with size 8 to match size of target (6) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 236
Warning (10230): Verilog HDL assignment warning at char_engine.v(241): truncated value with size 8 to match size of target (6) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 241
Warning (10230): Verilog HDL assignment warning at char_engine.v(246): truncated value with size 8 to match size of target (6) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 246
Warning (10230): Verilog HDL assignment warning at char_engine.v(255): truncated value with size 8 to match size of target (6) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 255
Warning (10230): Verilog HDL assignment warning at char_engine.v(260): truncated value with size 8 to match size of target (6) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 260
Warning (10230): Verilog HDL assignment warning at char_engine.v(265): truncated value with size 8 to match size of target (6) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v Line: 265
Info (12128): Elaborating entity "color_encoder" for hierarchy "VGA_BLOCK:inst15|color_encoder:inst1"
Info (12128): Elaborating entity "vram" for hierarchy "VGA_BLOCK:inst15|vram:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component" File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vram.v Line: 98
Info (12130): Elaborated megafunction instantiation "VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component" File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vram.v Line: 98
Info (12133): Instantiated megafunction "VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component" with the following parameter: File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vram.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "numwords_b" = "38400"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1tn2.tdf
    Info (12023): Found entity 1: altsyncram_1tn2 File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf Line: 36
Info (12128): Elaborating entity "altsyncram_1tn2" for hierarchy "VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated" File: /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/decode_3na.tdf Line: 23
Info (12128): Elaborating entity "decode_3na" for hierarchy "VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|decode_3na:decode2" File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/decode_s2a.tdf Line: 23
Info (12128): Elaborating entity "decode_s2a" for hierarchy "VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|decode_s2a:rden_decode_a" File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/mux_chb.tdf Line: 23
Info (12128): Elaborating entity "mux_chb" for hierarchy "VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|mux_chb:mux4" File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf
    Info (12023): Found entity 1: mux_jhb File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/mux_jhb.tdf Line: 23
Info (12128): Elaborating entity "mux_jhb" for hierarchy "VGA_BLOCK:inst15|vram:inst3|altsyncram:altsyncram_component|altsyncram_1tn2:auto_generated|mux_jhb:mux5" File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf Line: 56
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:inst2"
Info (12128): Elaborating entity "instrMem" for hierarchy "instrMem:inst10"
Info (12128): Elaborating entity "altsyncram" for hierarchy "instrMem:inst10|altsyncram:altsyncram_component" File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v Line: 100
Info (12130): Elaborated megafunction instantiation "instrMem:inst10|altsyncram:altsyncram_component" File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v Line: 100
Info (12133): Instantiated megafunction "instrMem:inst10|altsyncram:altsyncram_component" with the following parameter: File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../Milestone_1/milestone_1a_instruction.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hno2.tdf
    Info (12023): Found entity 1: altsyncram_hno2 File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_hno2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hno2" for hierarchy "instrMem:inst10|altsyncram:altsyncram_component|altsyncram_hno2:auto_generated" File: /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst8"
Info (12128): Elaborating entity "addFour" for hierarchy "addFour:inst9"
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:inst12"
Info (12128): Elaborating entity "register" for hierarchy "register:inst5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "register:inst5|altsyncram:regs[0][31]__1"
Info (12130): Elaborated megafunction instantiation "register:inst5|altsyncram:regs[0][31]__1"
Info (12133): Instantiated megafunction "register:inst5|altsyncram:regs[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46j1.tdf
    Info (12023): Found entity 1: altsyncram_46j1 File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_46j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_46j1" for hierarchy "register:inst5|altsyncram:regs[0][31]__1|altsyncram_46j1:auto_generated" File: /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:inst"
Warning (10270): Verilog HDL Case Statement warning at decoder.v(90): incomplete case statement has no default case item File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 90
Warning (10270): Verilog HDL Case Statement warning at decoder.v(109): incomplete case statement has no default case item File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 109
Warning (10270): Verilog HDL Case Statement warning at decoder.v(122): incomplete case statement has no default case item File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 122
Warning (10240): Verilog HDL Always Construct warning at decoder.v(25): inferring latch(es) for variable "decode_str", which holds its previous value in one or more paths through the always construct File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at decoder.v(25): inferring latch(es) for variable "opcode", which holds its previous value in one or more paths through the always construct File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at decoder.v(25): inferring latch(es) for variable "func3", which holds its previous value in one or more paths through the always construct File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at decoder.v(25): inferring latch(es) for variable "rd", which holds its previous value in one or more paths through the always construct File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at decoder.v(25): inferring latch(es) for variable "rs1", which holds its previous value in one or more paths through the always construct File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at decoder.v(25): inferring latch(es) for variable "imm", which holds its previous value in one or more paths through the always construct File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at decoder.v(25): inferring latch(es) for variable "rs2", which holds its previous value in one or more paths through the always construct File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at decoder.v(25): inferring latch(es) for variable "func7", which holds its previous value in one or more paths through the always construct File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at decoder.v(25): inferring latch(es) for variable "ALU_ctrl", which holds its previous value in one or more paths through the always construct File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "ALU_ctrl[0]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "ALU_ctrl[1]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "ALU_ctrl[2]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "ALU_ctrl[3]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "func7[0]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "func7[1]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "func7[2]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "func7[3]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "func7[4]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "func7[5]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "func7[6]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rs2[0]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rs2[1]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rs2[2]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rs2[3]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rs2[4]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[0]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[1]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[2]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[3]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[4]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[5]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[6]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[7]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[8]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[9]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[10]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[11]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[12]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[13]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[14]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[15]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[16]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[17]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[18]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[19]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[20]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[21]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[22]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[23]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[24]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[25]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[26]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[27]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[28]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[29]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[30]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "imm[31]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rs1[0]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rs1[1]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rs1[2]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rs1[3]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rs1[4]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rd[0]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rd[1]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rd[2]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rd[3]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "rd[4]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "func3[0]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "func3[1]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "func3[2]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[0]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[1]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[2]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[3]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[4]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[5]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[6]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[7]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[8]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[9]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[10]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[11]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[12]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[13]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[14]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[15]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[16]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[17]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[18]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[19]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[20]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[21]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[22]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[23]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[24]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[25]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[26]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[27]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[28]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[29]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[30]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[31]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[32]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[33]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[34]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[35]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[36]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[37]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[38]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[39]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[40]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[41]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[42]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[43]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[44]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[45]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[46]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[47]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[48]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[49]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[50]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[51]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[52]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[53]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[54]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[55]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[56]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[57]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[58]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[59]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[60]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[61]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[62]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[63]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[64]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[65]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[66]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[67]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[68]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[69]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[70]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[71]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[72]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[73]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[74]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[75]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[76]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[77]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[78]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "decode_str[79]" at decoder.v(25) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 25
Info (10041): Inferred latch for "opcode[0]" at decoder.v(28) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Info (10041): Inferred latch for "opcode[1]" at decoder.v(28) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Info (10041): Inferred latch for "opcode[2]" at decoder.v(28) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Info (10041): Inferred latch for "opcode[3]" at decoder.v(28) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Info (10041): Inferred latch for "opcode[4]" at decoder.v(28) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Info (10041): Inferred latch for "opcode[5]" at decoder.v(28) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Info (10041): Inferred latch for "opcode[6]" at decoder.v(28) File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:inst7"
Info (12128): Elaborating entity "dataMem" for hierarchy "dataMem:inst13"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dataMem:inst13|altsyncram:altsyncram_component" File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v Line: 100
Info (12130): Elaborated megafunction instantiation "dataMem:inst13|altsyncram:altsyncram_component" File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v Line: 100
Info (12133): Instantiated megafunction "dataMem:inst13|altsyncram:altsyncram_component" with the following parameter: File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nhj2.tdf
    Info (12023): Found entity 1: altsyncram_nhj2 File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_nhj2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nhj2" for hierarchy "dataMem:inst13|altsyncram:altsyncram_component|altsyncram_nhj2:auto_generated" File: /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:inst6"
Warning (12125): Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/ALU.v Line: 1
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst1"
Warning (14026): LATCH primitive "decoder:inst|opcode[0]" is permanently enabled File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Warning (14026): LATCH primitive "decoder:inst|opcode[1]" is permanently enabled File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Warning (14026): LATCH primitive "decoder:inst|opcode[2]" is permanently enabled File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Warning (14026): LATCH primitive "decoder:inst|opcode[3]" is permanently enabled File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Warning (14026): LATCH primitive "decoder:inst|opcode[4]" is permanently enabled File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Warning (14026): LATCH primitive "decoder:inst|opcode[5]" is permanently enabled File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Warning (14026): LATCH primitive "decoder:inst|opcode[6]" is permanently enabled File: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v Line: 28
Warning (286029): Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "decoded_str[79]" is stuck at GND
    Warning (13410): Pin "decoded_str[78]" is stuck at GND
    Warning (13410): Pin "decoded_str[77]" is stuck at GND
    Warning (13410): Pin "decoded_str[76]" is stuck at GND
    Warning (13410): Pin "decoded_str[75]" is stuck at GND
    Warning (13410): Pin "decoded_str[74]" is stuck at GND
    Warning (13410): Pin "decoded_str[73]" is stuck at GND
    Warning (13410): Pin "decoded_str[72]" is stuck at GND
    Warning (13410): Pin "decoded_str[71]" is stuck at GND
    Warning (13410): Pin "decoded_str[70]" is stuck at GND
    Warning (13410): Pin "decoded_str[69]" is stuck at GND
    Warning (13410): Pin "decoded_str[68]" is stuck at GND
    Warning (13410): Pin "decoded_str[67]" is stuck at GND
    Warning (13410): Pin "decoded_str[66]" is stuck at GND
    Warning (13410): Pin "decoded_str[65]" is stuck at GND
    Warning (13410): Pin "decoded_str[64]" is stuck at GND
    Warning (13410): Pin "decoded_str[63]" is stuck at GND
    Warning (13410): Pin "decoded_str[62]" is stuck at GND
    Warning (13410): Pin "decoded_str[61]" is stuck at GND
    Warning (13410): Pin "decoded_str[60]" is stuck at GND
    Warning (13410): Pin "decoded_str[59]" is stuck at GND
    Warning (13410): Pin "decoded_str[58]" is stuck at GND
    Warning (13410): Pin "decoded_str[57]" is stuck at GND
    Warning (13410): Pin "decoded_str[56]" is stuck at GND
    Warning (13410): Pin "decoded_str[55]" is stuck at GND
    Warning (13410): Pin "decoded_str[53]" is stuck at GND
    Warning (13410): Pin "decoded_str[51]" is stuck at GND
    Warning (13410): Pin "decoded_str[49]" is stuck at GND
    Warning (13410): Pin "decoded_str[47]" is stuck at GND
    Warning (13410): Pin "decoded_str[45]" is stuck at GND
    Warning (13410): Pin "decoded_str[44]" is stuck at GND
    Warning (13410): Pin "decoded_str[40]" is stuck at GND
    Warning (13410): Pin "decoded_str[39]" is stuck at GND
    Warning (13410): Pin "decoded_str[37]" is stuck at GND
    Warning (13410): Pin "decoded_str[34]" is stuck at GND
    Warning (13410): Pin "decoded_str[31]" is stuck at GND
    Warning (13410): Pin "decoded_str[29]" is stuck at GND
    Warning (13410): Pin "decoded_str[23]" is stuck at GND
    Warning (13410): Pin "decoded_str[21]" is stuck at GND
    Warning (13410): Pin "decoded_str[15]" is stuck at GND
    Warning (13410): Pin "decoded_str[14]" is stuck at VCC
    Warning (13410): Pin "decoded_str[13]" is stuck at GND
    Warning (13410): Pin "decoded_str[7]" is stuck at GND
    Warning (13410): Pin "decoded_str[6]" is stuck at VCC
    Warning (13410): Pin "decoded_str[5]" is stuck at GND
Info (17049): 78 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE0_CV" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored
Info (144001): Generated suppressed messages file /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/output_files/PipelineReg.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance VGA_BLOCK:inst15|vgaclk:inst4|vgaclk_0002:vgaclk_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 5007 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 94 output pins
    Info (21061): Implemented 4774 logic cells
    Info (21064): Implemented 134 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 513 megabytes
    Info: Processing ended: Sun Nov  3 17:14:02 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/output_files/PipelineReg.map.smsg.


