{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 1,
        "dimension_units": 0,
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.508
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.25,
          "via_gap": 0.25,
          "width": 0.2
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 0
      },
      "rule_severities": {
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "drill_too_small": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "keepout": "error",
        "malformed_courtyard": "error",
        "microvia_drill_too_small": "error",
        "microvia_too_small": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_annulus": "error",
        "via_dangling": "warning",
        "via_hole_larger_than_pad": "error",
        "via_too_small": "error",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.01,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_through_hole_diameter": 0.254,
        "min_track_width": 0.127,
        "min_via_annulus": 0.1016,
        "min_via_diameter": 0.39999999999999997,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "solder_paste_clearance": 0.0,
        "solder_paste_margin_ratio": -0.0
      },
      "track_widths": [
        0.25,
        0.254,
        0.381,
        0.508,
        1.016
      ],
      "via_dimensions": [
        {
          "diameter": 0.508,
          "drill": 0.254
        }
      ],
      "zones_use_no_outline": false
    }
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_sheet_names": "error",
      "global_label_dangling": "error",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "multiple_net_names": "error",
      "net_not_bus_member": "error",
      "no_connect_connected": "error",
      "no_connect_dangling": "error",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "similar_labels": "error",
      "unresolved_variable": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "hub75_poe.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "nets": [
          "+1V2",
          "+1V8",
          "/COL",
          "/CONFIG/CDONE",
          "/CONFIG/DBG_AUX_A",
          "/CONFIG/DBG_AUX_B",
          "/CONFIG/~CRESET",
          "/CRS",
          "/DATA_A",
          "/DATA_B",
          "/HUB75/A0",
          "/HUB75/A1",
          "/HUB75/A2",
          "/HUB75/A3",
          "/HUB75/A4",
          "/HUB75/B0",
          "/HUB75/B1",
          "/HUB75/BL",
          "/HUB75/CK",
          "/HUB75/G0",
          "/HUB75/G1",
          "/HUB75/LA",
          "/HUB75/R0",
          "/HUB75/R1",
          "/HUB75/VCC.A0",
          "/HUB75/VCC.A1",
          "/HUB75/VCC.A2",
          "/HUB75/VCC.A3",
          "/HUB75/VCC.A4",
          "/HUB75/VCC.B0",
          "/HUB75/VCC.B1",
          "/HUB75/VCC.BL",
          "/HUB75/VCC.CK",
          "/HUB75/VCC.G0",
          "/HUB75/VCC.G1",
          "/HUB75/VCC.LA",
          "/HUB75/VCC.R0",
          "/HUB75/VCC.R1",
          "/HUB75/VSHIFT",
          "/INTR",
          "/MDC",
          "/MDIO",
          "/MEMORY/CK_N",
          "/MEMORY/CK_P",
          "/MEMORY/DQ0",
          "/MEMORY/DQ1",
          "/MEMORY/DQ2",
          "/MEMORY/DQ3",
          "/MEMORY/DQ4",
          "/MEMORY/DQ5",
          "/MEMORY/DQ6",
          "/MEMORY/DQ7",
          "/MEMORY/RWDS",
          "/MEMORY/~CS1",
          "/MEMORY/~RESET1",
          "/POE/POE_P",
          "/RJ45/LED0",
          "/RJ45/LED1",
          "/RJ45/RXN",
          "/RJ45/RXP",
          "/RJ45/TXN",
          "/RJ45/TXP",
          "/RXC",
          "/RXD0",
          "/RXD1",
          "/RXD2",
          "/RXD3",
          "/RXDV",
          "/RXER",
          "/SPARE_A",
          "/SPARE_B",
          "/TXC",
          "/TXD0",
          "/TXD1",
          "/TXD2",
          "/TXD3",
          "/TXEN",
          "/~RST",
          "GND",
          "GNDPWR",
          "Net-(C1-Pad1)",
          "Net-(C10-Pad1)",
          "Net-(C11-Pad1)",
          "Net-(C13-Pad1)",
          "Net-(C16-Pad1)",
          "Net-(C16-Pad2)",
          "Net-(C17-Pad1)",
          "Net-(C17-Pad2)",
          "Net-(C18-Pad2)",
          "Net-(C2-Pad1)",
          "Net-(C23-Pad1)",
          "Net-(C36-Pad1)",
          "Net-(C41-Pad1)",
          "Net-(C41-Pad2)",
          "Net-(C6-Pad1)",
          "Net-(C9-Pad1)",
          "Net-(D10-Pad2)",
          "Net-(D11-Pad1)",
          "Net-(D12-Pad1)",
          "Net-(D12-Pad2)",
          "Net-(D4-Pad1)",
          "Net-(D4-Pad2)",
          "Net-(D5-Pad1)",
          "Net-(D5-Pad2)",
          "Net-(D5-Pad3)",
          "Net-(D7-Pad2)",
          "Net-(D8-Pad2)",
          "Net-(D9-Pad2)",
          "Net-(J1-Pad18)",
          "Net-(J1-Pad2)",
          "Net-(J1-Pad20)",
          "Net-(J1-Pad3)",
          "Net-(J1-Pad8)",
          "Net-(J1-Pad9)",
          "Net-(J4-Pad5)",
          "Net-(J4-Pad6)",
          "Net-(J4-Pad7)",
          "Net-(J4-Pad8)",
          "Net-(Q1-Pad1)",
          "Net-(Q1-Pad4)",
          "Net-(R1-Pad1)",
          "Net-(R16-Pad2)",
          "Net-(R17-Pad2)",
          "Net-(R18-Pad2)",
          "Net-(R19-Pad2)",
          "Net-(R2-Pad2)",
          "Net-(R20-Pad1)",
          "Net-(R20-Pad2)",
          "Net-(R20-Pad3)",
          "Net-(R20-Pad4)",
          "Net-(R3-Pad1)",
          "Net-(R4-Pad2)",
          "Net-(R6-Pad1)",
          "Net-(R9-Pad2)",
          "Net-(U1-Pad14)",
          "Net-(U1-Pad15)",
          "Net-(U1-Pad26)",
          "Net-(U1-Pad44)",
          "Net-(U1-Pad45)",
          "Net-(U1-Pad46)",
          "Net-(U1-Pad48)",
          "Net-(U1-Pad5)",
          "Net-(U1-Pad6)",
          "Net-(U1-Pad8)",
          "Net-(U10-Pad26)",
          "Net-(U10-Pad27)",
          "Net-(U10-Pad28)",
          "Net-(U10-Pad29)",
          "Net-(U11-Pad10)",
          "Net-(U11-Pad14)",
          "Net-(U11-Pad15)",
          "Net-(U11-Pad26)",
          "Net-(U11-Pad27)",
          "Net-(U11-Pad28)",
          "Net-(U11-Pad29)",
          "Net-(U11-Pad9)",
          "Net-(U12-Pad3)",
          "Net-(U2-PadB10)",
          "Net-(U2-PadC3)",
          "Net-(U2-PadC4)",
          "Net-(U2-PadC7)",
          "Net-(U2-PadC9)",
          "Net-(U2-PadD3)",
          "Net-(U2-PadD7)",
          "Net-(U2-PadD9)",
          "Net-(U2-PadE10)",
          "Net-(U2-PadE3)",
          "Net-(U2-PadE8)",
          "Net-(U2-PadE9)",
          "Net-(U2-PadF3)",
          "Net-(U2-PadF4)",
          "Net-(U2-PadF9)",
          "Net-(U2-PadG3)",
          "Net-(U2-PadG8)",
          "Net-(U2-PadG9)",
          "Net-(U2-PadH3)",
          "Net-(U2-PadH7)",
          "Net-(U2-PadH9)",
          "Net-(U2-PadJ1)",
          "Net-(U2-PadJ2)",
          "Net-(U2-PadJ3)",
          "Net-(U2-PadJ4)",
          "Net-(U2-PadJ5)",
          "Net-(U2-PadJ7)",
          "Net-(U2-PadJ8)",
          "Net-(U2-PadK1)",
          "Net-(U2-PadK11)",
          "Net-(U2-PadK2)",
          "Net-(U2-PadK5)",
          "Net-(U2-PadK6)",
          "Net-(U2-PadK7)",
          "Net-(U2-PadL2)",
          "Net-(U2-PadL5)",
          "Net-(U4-Pad2)",
          "Net-(U4-Pad5)",
          "Net-(U5-Pad2)",
          "Net-(U5-Pad5)",
          "Net-(U6-Pad3)",
          "Net-(U6-Pad7)",
          "Net-(U7-PadA2)",
          "Net-(U7-PadA5)",
          "Net-(U7-PadB5)",
          "Net-(U7-PadC2)",
          "Net-(U7-PadC5)",
          "Net-(U9-Pad2)",
          "Net-(U9-Pad5)",
          "VBUS",
          "VCC"
        ],
        "track_width": 0.25,
        "via_diameter": 0.508,
        "via_drill": 0.254
      },
      {
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "HVDC",
        "nets": [],
        "track_width": 0.25,
        "via_diameter": 0.508,
        "via_drill": 0.254
      }
    ],
    "meta": {
      "version": 0
    }
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vmrl": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "drawing": {
      "default_bus_thickness": 12.0,
      "default_junction_size": 40.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "default_wire_thickness": 6.0,
      "field_names": [],
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.3
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 0
    },
    "net_format_name": "",
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "f4a37e97-1a21-4739-8970-d679400fc705",
      ""
    ],
    [
      "15a5379a-5304-414f-b1d1-a2406f05f4a7",
      "RJ45"
    ],
    [
      "6872f0e8-5ba1-40a3-8fcf-1b3cef156aa3",
      "MII"
    ],
    [
      "4552da80-5df1-435b-9eb5-801d356cd933",
      "POE"
    ],
    [
      "e88c8a4a-9a9f-4489-82f2-72084410741f",
      "MEMORY"
    ],
    [
      "1cd55ad1-6412-44cc-9669-b4acc6e6aaec",
      "CONFIG"
    ],
    [
      "b01931b2-a9a4-4cf3-bdbe-f04f62a49e22",
      "HUB75"
    ]
  ],
  "text_variables": {
    "GIT_REV": "DIRTY"
  }
}
