##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Serial_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Serial_IntClock:R)
		5.2::Critical Path Report for (Serial_IntClock:R vs. Serial_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK        | Frequency: 59.81 MHz  | Target: 24.00 MHz  | 
Clock: CyILO            | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO            | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT        | N/A                   | Target: 24.00 MHz  | 
Clock: Serial_IntClock  | Frequency: 59.81 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        Serial_IntClock  41666.7          24947       N/A              N/A         N/A              N/A         N/A              N/A         
Serial_IntClock  Serial_IntClock  1.30417e+007     13024979    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase   
------------  ------------  -----------------  
Barra(0)_PAD  26479         CyBUS_CLK:R        
Barra(1)_PAD  25935         CyBUS_CLK:R        
Barra(2)_PAD  24973         CyBUS_CLK:R        
Barra(3)_PAD  23640         CyBUS_CLK:R        
Barra(4)_PAD  24041         CyBUS_CLK:R        
Barra(5)_PAD  23537         CyBUS_CLK:R        
Barra(6)_PAD  24282         CyBUS_CLK:R        
Barra(7)_PAD  24585         CyBUS_CLK:R        
Tx_1(0)_PAD   31686         Serial_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.81 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24947p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Serial_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13249
-------------------------------------   ----- 
End-of-path arrival time (ps)           13249
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell1         2009   2009  24947  RISE       1
\Serial:BUART:rx_postpoll\/main_1         macrocell6      5642   7651  24947  RISE       1
\Serial:BUART:rx_postpoll\/q              macrocell6      3350  11001  24947  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2249  13249  24947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Serial_IntClock
*********************************************
Clock: Serial_IntClock
Frequency: 59.81 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24947p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Serial_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13249
-------------------------------------   ----- 
End-of-path arrival time (ps)           13249
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell1         2009   2009  24947  RISE       1
\Serial:BUART:rx_postpoll\/main_1         macrocell6      5642   7651  24947  RISE       1
\Serial:BUART:rx_postpoll\/q              macrocell6      3350  11001  24947  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2249  13249  24947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Serial_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24947p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Serial_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13249
-------------------------------------   ----- 
End-of-path arrival time (ps)           13249
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell1         2009   2009  24947  RISE       1
\Serial:BUART:rx_postpoll\/main_1         macrocell6      5642   7651  24947  RISE       1
\Serial:BUART:rx_postpoll\/q              macrocell6      3350  11001  24947  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2249  13249  24947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Serial_IntClock:R vs. Serial_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_0\/q
Path End       : \Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10497
-------------------------------------   ----- 
End-of-path arrival time (ps)           10497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_0\/q                      macrocell11     1250   1250  13024979  RISE       1
\Serial:BUART:counter_load_not\/main_1           macrocell2      3604   4854  13024979  RISE       1
\Serial:BUART:counter_load_not\/q                macrocell2      3350   8204  13024979  RISE       1
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  10497  13024979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24947p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Serial_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13249
-------------------------------------   ----- 
End-of-path arrival time (ps)           13249
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell1         2009   2009  24947  RISE       1
\Serial:BUART:rx_postpoll\/main_1         macrocell6      5642   7651  24947  RISE       1
\Serial:BUART:rx_postpoll\/q              macrocell6      3350  11001  24947  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2249  13249  24947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \Serial:BUART:rx_state_2\/main_8
Capture Clock  : \Serial:BUART:rx_state_2\/clock_0
Path slack     : 29921p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Serial_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2009   2009  24947  RISE       1
\Serial:BUART:rx_state_2\/main_8  macrocell18   6226   8235  29921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \Serial:BUART:rx_state_0\/main_9
Capture Clock  : \Serial:BUART:rx_state_0\/clock_0
Path slack     : 29946p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Serial_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2009   2009  24947  RISE       1
\Serial:BUART:rx_state_0\/main_9  macrocell15   6202   8211  29946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \Serial:BUART:rx_last\/main_0
Capture Clock  : \Serial:BUART:rx_last\/clock_0
Path slack     : 30506p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Serial_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7651
-------------------------------------   ---- 
End-of-path arrival time (ps)           7651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell1       2009   2009  24947  RISE       1
\Serial:BUART:rx_last\/main_0  macrocell24   5642   7651  30506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_last\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \Serial:BUART:pollcount_1\/main_3
Capture Clock  : \Serial:BUART:pollcount_1\/clock_0
Path slack     : 30512p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Serial_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell1       2009   2009  24947  RISE       1
\Serial:BUART:pollcount_1\/main_3  macrocell21   5636   7645  30512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \Serial:BUART:pollcount_0\/main_2
Capture Clock  : \Serial:BUART:pollcount_0\/clock_0
Path slack     : 30512p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Serial_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell1       2009   2009  24947  RISE       1
\Serial:BUART:pollcount_0\/main_2  macrocell22   5636   7645  30512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \Serial:BUART:rx_status_3\/main_6
Capture Clock  : \Serial:BUART:rx_status_3\/clock_0
Path slack     : 30512p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Serial_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell1       2009   2009  24947  RISE       1
\Serial:BUART:rx_status_3\/main_6  macrocell23   5636   7645  30512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_0\/q
Path End       : \Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10497
-------------------------------------   ----- 
End-of-path arrival time (ps)           10497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_0\/q                      macrocell11     1250   1250  13024979  RISE       1
\Serial:BUART:counter_load_not\/main_1           macrocell2      3604   4854  13024979  RISE       1
\Serial:BUART:counter_load_not\/q                macrocell2      3350   8204  13024979  RISE       1
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  10497  13024979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_3\/q
Path End       : \Serial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Serial:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11311
-------------------------------------   ----- 
End-of-path arrival time (ps)           11311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_3\/q            macrocell17   1250   1250  13024995  RISE       1
\Serial:BUART:rx_counter_load\/main_2  macrocell5    4400   5650  13024995  RISE       1
\Serial:BUART:rx_counter_load\/q       macrocell5    3350   9000  13024995  RISE       1
\Serial:BUART:sRX:RxBitCounter\/load   count7cell    2311  11311  13024995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Serial:BUART:sTX:TxSts\/status_0
Capture Clock  : \Serial:BUART:sTX:TxSts\/clock
Path slack     : 13027422p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13745
-------------------------------------   ----- 
End-of-path arrival time (ps)           13745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027422  RISE       1
\Serial:BUART:tx_status_0\/main_3                 macrocell3      4550   8130  13027422  RISE       1
\Serial:BUART:tx_status_0\/q                      macrocell3      3350  11480  13027422  RISE       1
\Serial:BUART:sTX:TxSts\/status_0                 statusicell1    2265  13745  13027422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_0\/q
Path End       : \Serial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028570p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7087
-------------------------------------   ---- 
End-of-path arrival time (ps)           7087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_0\/q                macrocell15     1250   1250  13025024  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5837   7087  13028570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Serial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028956p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026041  RISE       1
\Serial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6511   6701  13028956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_1\/q
Path End       : \Serial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029266p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_1\/q                macrocell10     1250   1250  13025775  RISE       1
\Serial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5141   6391  13029266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \Serial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029362p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  13025780  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5045   6295  13029362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Serial:BUART:sRX:RxSts\/status_4
Capture Clock  : \Serial:BUART:sRX:RxSts\/clock
Path slack     : 13029744p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11422
-------------------------------------   ----- 
End-of-path arrival time (ps)           11422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13029744  RISE       1
\Serial:BUART:rx_status_4\/main_1                 macrocell7      2241   5821  13029744  RISE       1
\Serial:BUART:rx_status_4\/q                      macrocell7      3350   9171  13029744  RISE       1
\Serial:BUART:sRX:RxSts\/status_4                 statusicell2    2251  11422  13029744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Serial:BUART:tx_state_0\/main_3
Capture Clock  : \Serial:BUART:tx_state_0\/clock_0
Path slack     : 13030027p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8130
-------------------------------------   ---- 
End-of-path arrival time (ps)           8130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027422  RISE       1
\Serial:BUART:tx_state_0\/main_3                  macrocell11     4550   8130  13030027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_3\/q
Path End       : \Serial:BUART:rx_status_3\/main_3
Capture Clock  : \Serial:BUART:rx_status_3\/clock_0
Path slack     : 13030057p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_3\/q        macrocell17   1250   1250  13024995  RISE       1
\Serial:BUART:rx_status_3\/main_3  macrocell23   6849   8099  13030057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_bitclk_enable\/q
Path End       : \Serial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030086p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  13030086  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4321   5571  13030086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_3\/q
Path End       : \Serial:BUART:rx_load_fifo\/main_3
Capture Clock  : \Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13030940p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_3\/q         macrocell17   1250   1250  13024995  RISE       1
\Serial:BUART:rx_load_fifo\/main_3  macrocell16   5967   7217  13030940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_3\/q
Path End       : \Serial:BUART:rx_state_2\/main_3
Capture Clock  : \Serial:BUART:rx_state_2\/clock_0
Path slack     : 13030940p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_3\/q       macrocell17   1250   1250  13024995  RISE       1
\Serial:BUART:rx_state_2\/main_3  macrocell18   5967   7217  13030940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_3\/q
Path End       : \Serial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030940p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_3\/q               macrocell17   1250   1250  13024995  RISE       1
\Serial:BUART:rx_state_stop1_reg\/main_2  macrocell20   5967   7217  13030940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_stop1_reg\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Serial:BUART:txn\/main_3
Capture Clock  : \Serial:BUART:txn\/clock_0
Path slack     : 13030944p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13030944  RISE       1
\Serial:BUART:txn\/main_3                macrocell9      2842   7212  13030944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_0\/q
Path End       : \Serial:BUART:rx_status_3\/main_1
Capture Clock  : \Serial:BUART:rx_status_3\/clock_0
Path slack     : 13031064p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_0\/q        macrocell15   1250   1250  13025024  RISE       1
\Serial:BUART:rx_status_3\/main_1  macrocell23   5842   7092  13031064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_0\/q
Path End       : \Serial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031711p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_0\/q                macrocell11     1250   1250  13024979  RISE       1
\Serial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2696   3946  13031711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_0\/q
Path End       : \Serial:BUART:rx_load_fifo\/main_1
Capture Clock  : \Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13031778p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_0\/q         macrocell15   1250   1250  13025024  RISE       1
\Serial:BUART:rx_load_fifo\/main_1  macrocell16   5129   6379  13031778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_0\/q
Path End       : \Serial:BUART:rx_state_2\/main_1
Capture Clock  : \Serial:BUART:rx_state_2\/clock_0
Path slack     : 13031778p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_0\/q       macrocell15   1250   1250  13025024  RISE       1
\Serial:BUART:rx_state_2\/main_1  macrocell18   5129   6379  13031778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_0\/q
Path End       : \Serial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031778p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_0\/q               macrocell15   1250   1250  13025024  RISE       1
\Serial:BUART:rx_state_stop1_reg\/main_1  macrocell20   5129   6379  13031778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_stop1_reg\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \Serial:BUART:pollcount_1\/main_0
Capture Clock  : \Serial:BUART:pollcount_1\/clock_0
Path slack     : 13031863p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6294
-------------------------------------   ---- 
End-of-path arrival time (ps)           6294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031863  RISE       1
\Serial:BUART:pollcount_1\/main_0        macrocell21   4354   6294  13031863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \Serial:BUART:pollcount_0\/main_0
Capture Clock  : \Serial:BUART:pollcount_0\/clock_0
Path slack     : 13031863p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6294
-------------------------------------   ---- 
End-of-path arrival time (ps)           6294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031863  RISE       1
\Serial:BUART:pollcount_0\/main_0        macrocell22   4354   6294  13031863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \Serial:BUART:pollcount_1\/main_1
Capture Clock  : \Serial:BUART:pollcount_1\/clock_0
Path slack     : 13031906p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031906  RISE       1
\Serial:BUART:pollcount_1\/main_1        macrocell21   4311   6251  13031906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \Serial:BUART:pollcount_0\/main_1
Capture Clock  : \Serial:BUART:pollcount_0\/clock_0
Path slack     : 13031906p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031906  RISE       1
\Serial:BUART:pollcount_0\/main_1        macrocell22   4311   6251  13031906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Serial:BUART:tx_state_0\/main_2
Capture Clock  : \Serial:BUART:tx_state_0\/clock_0
Path slack     : 13032015p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026041  RISE       1
\Serial:BUART:tx_state_0\/main_2               macrocell11     5952   6142  13032015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_2\/q
Path End       : \Serial:BUART:rx_status_3\/main_4
Capture Clock  : \Serial:BUART:rx_status_3\/clock_0
Path slack     : 13032153p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_2\/q        macrocell18   1250   1250  13025936  RISE       1
\Serial:BUART:rx_status_3\/main_4  macrocell23   4753   6003  13032153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_1\/q
Path End       : \Serial:BUART:tx_state_0\/main_0
Capture Clock  : \Serial:BUART:tx_state_0\/clock_0
Path slack     : 13032304p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5852
-------------------------------------   ---- 
End-of-path arrival time (ps)           5852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_1\/q       macrocell10   1250   1250  13025775  RISE       1
\Serial:BUART:tx_state_0\/main_0  macrocell11   4602   5852  13032304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \Serial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032398p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031863  RISE       1
\Serial:BUART:rx_bitclk_enable\/main_0   macrocell19   3818   5758  13032398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_bitclk_enable\/q
Path End       : \Serial:BUART:rx_load_fifo\/main_2
Capture Clock  : \Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13032420p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  13030086  RISE       1
\Serial:BUART:rx_load_fifo\/main_2  macrocell16   4486   5736  13032420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_bitclk_enable\/q
Path End       : \Serial:BUART:rx_state_2\/main_2
Capture Clock  : \Serial:BUART:rx_state_2\/clock_0
Path slack     : 13032420p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030086  RISE       1
\Serial:BUART:rx_state_2\/main_2   macrocell18   4486   5736  13032420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \Serial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032437p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031906  RISE       1
\Serial:BUART:rx_bitclk_enable\/main_1   macrocell19   3780   5720  13032437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_bitclk_enable\/q
Path End       : \Serial:BUART:rx_state_0\/main_2
Capture Clock  : \Serial:BUART:rx_state_0\/clock_0
Path slack     : 13032441p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030086  RISE       1
\Serial:BUART:rx_state_0\/main_2   macrocell15   4466   5716  13032441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_bitclk_enable\/q
Path End       : \Serial:BUART:rx_state_3\/main_2
Capture Clock  : \Serial:BUART:rx_state_3\/clock_0
Path slack     : 13032441p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030086  RISE       1
\Serial:BUART:rx_state_3\/main_2   macrocell17   4466   5716  13032441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_3\/q
Path End       : \Serial:BUART:rx_state_0\/main_3
Capture Clock  : \Serial:BUART:rx_state_0\/clock_0
Path slack     : 13032506p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_3\/q       macrocell17   1250   1250  13024995  RISE       1
\Serial:BUART:rx_state_0\/main_3  macrocell15   4400   5650  13032506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_3\/q
Path End       : \Serial:BUART:rx_state_3\/main_3
Capture Clock  : \Serial:BUART:rx_state_3\/clock_0
Path slack     : 13032506p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_3\/q       macrocell17   1250   1250  13024995  RISE       1
\Serial:BUART:rx_state_3\/main_3  macrocell17   4400   5650  13032506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_0\/q
Path End       : \Serial:BUART:rx_state_0\/main_1
Capture Clock  : \Serial:BUART:rx_state_0\/clock_0
Path slack     : 13032536p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_0\/q       macrocell15   1250   1250  13025024  RISE       1
\Serial:BUART:rx_state_0\/main_1  macrocell15   4371   5621  13032536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_0\/q
Path End       : \Serial:BUART:rx_state_3\/main_1
Capture Clock  : \Serial:BUART:rx_state_3\/clock_0
Path slack     : 13032536p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_0\/q       macrocell15   1250   1250  13025024  RISE       1
\Serial:BUART:rx_state_3\/main_1  macrocell17   4371   5621  13032536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \Serial:BUART:rx_load_fifo\/main_0
Capture Clock  : \Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13032723p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025780  RISE       1
\Serial:BUART:rx_load_fifo\/main_0  macrocell16   4184   5434  13032723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \Serial:BUART:rx_state_2\/main_0
Capture Clock  : \Serial:BUART:rx_state_2\/clock_0
Path slack     : 13032723p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025780  RISE       1
\Serial:BUART:rx_state_2\/main_0    macrocell18   4184   5434  13032723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \Serial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032723p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  13025780  RISE       1
\Serial:BUART:rx_state_stop1_reg\/main_0  macrocell20   4184   5434  13032723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_stop1_reg\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \Serial:BUART:rx_status_3\/main_0
Capture Clock  : \Serial:BUART:rx_status_3\/clock_0
Path slack     : 13032822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025780  RISE       1
\Serial:BUART:rx_status_3\/main_0   macrocell23   4084   5334  13032822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:pollcount_0\/q
Path End       : \Serial:BUART:pollcount_1\/main_4
Capture Clock  : \Serial:BUART:pollcount_1\/clock_0
Path slack     : 13032910p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:pollcount_0\/q       macrocell22   1250   1250  13027893  RISE       1
\Serial:BUART:pollcount_1\/main_4  macrocell21   3997   5247  13032910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:pollcount_0\/q
Path End       : \Serial:BUART:pollcount_0\/main_3
Capture Clock  : \Serial:BUART:pollcount_0\/clock_0
Path slack     : 13032910p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:pollcount_0\/q       macrocell22   1250   1250  13027893  RISE       1
\Serial:BUART:pollcount_0\/main_3  macrocell22   3997   5247  13032910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:pollcount_0\/q
Path End       : \Serial:BUART:rx_status_3\/main_7
Capture Clock  : \Serial:BUART:rx_status_3\/clock_0
Path slack     : 13032910p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:pollcount_0\/q       macrocell22   1250   1250  13027893  RISE       1
\Serial:BUART:rx_status_3\/main_7  macrocell23   3997   5247  13032910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_load_fifo\/q
Path End       : \Serial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032947p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:rx_load_fifo\/q            macrocell16     1250   1250  13030518  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4340   5590  13032947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:pollcount_0\/q
Path End       : \Serial:BUART:rx_state_0\/main_10
Capture Clock  : \Serial:BUART:rx_state_0\/clock_0
Path slack     : 13032954p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:pollcount_0\/q       macrocell22   1250   1250  13027893  RISE       1
\Serial:BUART:rx_state_0\/main_10  macrocell15   3953   5203  13032954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \Serial:BUART:rx_state_0\/main_0
Capture Clock  : \Serial:BUART:rx_state_0\/clock_0
Path slack     : 13033291p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025780  RISE       1
\Serial:BUART:rx_state_0\/main_0    macrocell15   3616   4866  13033291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \Serial:BUART:rx_state_3\/main_0
Capture Clock  : \Serial:BUART:rx_state_3\/clock_0
Path slack     : 13033291p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025780  RISE       1
\Serial:BUART:rx_state_3\/main_0    macrocell17   3616   4866  13033291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_0\/q
Path End       : \Serial:BUART:tx_state_2\/main_1
Capture Clock  : \Serial:BUART:tx_state_2\/clock_0
Path slack     : 13033303p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_0\/q       macrocell11   1250   1250  13024979  RISE       1
\Serial:BUART:tx_state_2\/main_1  macrocell12   3604   4854  13033303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_0\/q
Path End       : \Serial:BUART:tx_bitclk\/main_1
Capture Clock  : \Serial:BUART:tx_bitclk\/clock_0
Path slack     : 13033303p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_0\/q      macrocell11   1250   1250  13024979  RISE       1
\Serial:BUART:tx_bitclk\/main_1  macrocell13   3604   4854  13033303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_0
Path End       : \Serial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033321p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033321  RISE       1
\Serial:BUART:rx_bitclk_enable\/main_2   macrocell19   2896   4836  13033321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_0\/q
Path End       : \Serial:BUART:txn\/main_2
Capture Clock  : \Serial:BUART:txn\/clock_0
Path slack     : 13033340p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_0\/q  macrocell11   1250   1250  13024979  RISE       1
\Serial:BUART:txn\/main_2    macrocell9    3567   4817  13033340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_0\/q
Path End       : \Serial:BUART:tx_state_1\/main_1
Capture Clock  : \Serial:BUART:tx_state_1\/clock_0
Path slack     : 13033340p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_0\/q       macrocell11   1250   1250  13024979  RISE       1
\Serial:BUART:tx_state_1\/main_1  macrocell10   3567   4817  13033340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \Serial:BUART:rx_load_fifo\/main_7
Capture Clock  : \Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033399p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033399  RISE       1
\Serial:BUART:rx_load_fifo\/main_7       macrocell16   2818   4758  13033399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \Serial:BUART:rx_state_2\/main_7
Capture Clock  : \Serial:BUART:rx_state_2\/clock_0
Path slack     : 13033399p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033399  RISE       1
\Serial:BUART:rx_state_2\/main_7         macrocell18   2818   4758  13033399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \Serial:BUART:rx_state_0\/main_7
Capture Clock  : \Serial:BUART:rx_state_0\/clock_0
Path slack     : 13033400p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033399  RISE       1
\Serial:BUART:rx_state_0\/main_7         macrocell15   2817   4757  13033400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \Serial:BUART:rx_state_3\/main_7
Capture Clock  : \Serial:BUART:rx_state_3\/clock_0
Path slack     : 13033400p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033399  RISE       1
\Serial:BUART:rx_state_3\/main_7         macrocell17   2817   4757  13033400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \Serial:BUART:rx_state_0\/main_5
Capture Clock  : \Serial:BUART:rx_state_0\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033406  RISE       1
\Serial:BUART:rx_state_0\/main_5         macrocell15   2811   4751  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \Serial:BUART:rx_state_3\/main_5
Capture Clock  : \Serial:BUART:rx_state_3\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033406  RISE       1
\Serial:BUART:rx_state_3\/main_5         macrocell17   2811   4751  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_bitclk\/q
Path End       : \Serial:BUART:tx_state_0\/main_5
Capture Clock  : \Serial:BUART:tx_state_0\/clock_0
Path slack     : 13033413p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033413  RISE       1
\Serial:BUART:tx_state_0\/main_5  macrocell11   3494   4744  13033413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_2\/q
Path End       : \Serial:BUART:tx_state_0\/main_4
Capture Clock  : \Serial:BUART:tx_state_0\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_2\/q       macrocell12   1250   1250  13025979  RISE       1
\Serial:BUART:tx_state_0\/main_4  macrocell11   3491   4741  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \Serial:BUART:rx_load_fifo\/main_5
Capture Clock  : \Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033406  RISE       1
\Serial:BUART:rx_load_fifo\/main_5       macrocell16   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \Serial:BUART:rx_state_2\/main_5
Capture Clock  : \Serial:BUART:rx_state_2\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033406  RISE       1
\Serial:BUART:rx_state_2\/main_5         macrocell18   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_2\/q
Path End       : \Serial:BUART:rx_state_0\/main_4
Capture Clock  : \Serial:BUART:rx_state_0\/clock_0
Path slack     : 13033447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_2\/q       macrocell18   1250   1250  13025936  RISE       1
\Serial:BUART:rx_state_0\/main_4  macrocell15   3459   4709  13033447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_2\/q
Path End       : \Serial:BUART:rx_state_3\/main_4
Capture Clock  : \Serial:BUART:rx_state_3\/clock_0
Path slack     : 13033447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_2\/q       macrocell18   1250   1250  13025936  RISE       1
\Serial:BUART:rx_state_3\/main_4  macrocell17   3459   4709  13033447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:pollcount_1\/q
Path End       : \Serial:BUART:rx_state_0\/main_8
Capture Clock  : \Serial:BUART:rx_state_0\/clock_0
Path slack     : 13033495p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:pollcount_1\/q      macrocell21   1250   1250  13028827  RISE       1
\Serial:BUART:rx_state_0\/main_8  macrocell15   3412   4662  13033495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_bitclk_enable\/q
Path End       : \Serial:BUART:rx_status_3\/main_2
Capture Clock  : \Serial:BUART:rx_status_3\/clock_0
Path slack     : 13033497p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030086  RISE       1
\Serial:BUART:rx_status_3\/main_2  macrocell23   3410   4660  13033497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \Serial:BUART:rx_state_0\/main_6
Capture Clock  : \Serial:BUART:rx_state_0\/clock_0
Path slack     : 13033587p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033587  RISE       1
\Serial:BUART:rx_state_0\/main_6         macrocell15   2630   4570  13033587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \Serial:BUART:rx_state_3\/main_6
Capture Clock  : \Serial:BUART:rx_state_3\/clock_0
Path slack     : 13033587p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033587  RISE       1
\Serial:BUART:rx_state_3\/main_6         macrocell17   2630   4570  13033587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \Serial:BUART:rx_load_fifo\/main_6
Capture Clock  : \Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033587  RISE       1
\Serial:BUART:rx_load_fifo\/main_6       macrocell16   2618   4558  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \Serial:BUART:rx_state_2\/main_6
Capture Clock  : \Serial:BUART:rx_state_2\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033587  RISE       1
\Serial:BUART:rx_state_2\/main_6         macrocell18   2618   4558  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_2\/q
Path End       : \Serial:BUART:rx_load_fifo\/main_4
Capture Clock  : \Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033722p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_2\/q         macrocell18   1250   1250  13025936  RISE       1
\Serial:BUART:rx_load_fifo\/main_4  macrocell16   3185   4435  13033722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_2\/q
Path End       : \Serial:BUART:rx_state_2\/main_4
Capture Clock  : \Serial:BUART:rx_state_2\/clock_0
Path slack     : 13033722p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_2\/q       macrocell18   1250   1250  13025936  RISE       1
\Serial:BUART:rx_state_2\/main_4  macrocell18   3185   4435  13033722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_state_2\/q
Path End       : \Serial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033722p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_state_2\/q               macrocell18   1250   1250  13025936  RISE       1
\Serial:BUART:rx_state_stop1_reg\/main_3  macrocell20   3185   4435  13033722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_stop1_reg\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Serial:BUART:tx_state_1\/main_2
Capture Clock  : \Serial:BUART:tx_state_1\/clock_0
Path slack     : 13033798p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026041  RISE       1
\Serial:BUART:tx_state_1\/main_2               macrocell10     4168   4358  13033798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_last\/q
Path End       : \Serial:BUART:rx_state_2\/main_9
Capture Clock  : \Serial:BUART:rx_state_2\/clock_0
Path slack     : 13034061p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_last\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:rx_last\/q          macrocell24   1250   1250  13034061  RISE       1
\Serial:BUART:rx_state_2\/main_9  macrocell18   2846   4096  13034061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_1\/q
Path End       : \Serial:BUART:tx_state_2\/main_0
Capture Clock  : \Serial:BUART:tx_state_2\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_1\/q       macrocell10   1250   1250  13025775  RISE       1
\Serial:BUART:tx_state_2\/main_0  macrocell12   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_1\/q
Path End       : \Serial:BUART:tx_bitclk\/main_0
Capture Clock  : \Serial:BUART:tx_bitclk\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_1\/q      macrocell10   1250   1250  13025775  RISE       1
\Serial:BUART:tx_bitclk\/main_0  macrocell13   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_1\/q
Path End       : \Serial:BUART:txn\/main_1
Capture Clock  : \Serial:BUART:txn\/clock_0
Path slack     : 13034103p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_1\/q  macrocell10   1250   1250  13025775  RISE       1
\Serial:BUART:txn\/main_1    macrocell9    2804   4054  13034103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_1\/q
Path End       : \Serial:BUART:tx_state_1\/main_0
Capture Clock  : \Serial:BUART:tx_state_1\/clock_0
Path slack     : 13034103p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_1\/q       macrocell10   1250   1250  13025775  RISE       1
\Serial:BUART:tx_state_1\/main_0  macrocell10   2804   4054  13034103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_0\/q
Path End       : \Serial:BUART:tx_state_0\/main_1
Capture Clock  : \Serial:BUART:tx_state_0\/clock_0
Path slack     : 13034234p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_0\/q       macrocell11   1250   1250  13024979  RISE       1
\Serial:BUART:tx_state_0\/main_1  macrocell11   2672   3922  13034234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_2\/q
Path End       : \Serial:BUART:tx_state_2\/main_3
Capture Clock  : \Serial:BUART:tx_state_2\/clock_0
Path slack     : 13034302p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_2\/q       macrocell12   1250   1250  13025979  RISE       1
\Serial:BUART:tx_state_2\/main_3  macrocell12   2604   3854  13034302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_2\/q
Path End       : \Serial:BUART:tx_bitclk\/main_3
Capture Clock  : \Serial:BUART:tx_bitclk\/clock_0
Path slack     : 13034302p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_2\/q      macrocell12   1250   1250  13025979  RISE       1
\Serial:BUART:tx_bitclk\/main_3  macrocell13   2604   3854  13034302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_bitclk\/q
Path End       : \Serial:BUART:txn\/main_6
Capture Clock  : \Serial:BUART:txn\/clock_0
Path slack     : 13034303p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_bitclk\/q  macrocell13   1250   1250  13033413  RISE       1
\Serial:BUART:txn\/main_6   macrocell9    2603   3853  13034303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_bitclk\/q
Path End       : \Serial:BUART:tx_state_1\/main_5
Capture Clock  : \Serial:BUART:tx_state_1\/clock_0
Path slack     : 13034303p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033413  RISE       1
\Serial:BUART:tx_state_1\/main_5  macrocell10   2603   3853  13034303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_2\/q
Path End       : \Serial:BUART:txn\/main_4
Capture Clock  : \Serial:BUART:txn\/clock_0
Path slack     : 13034304p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_2\/q  macrocell12   1250   1250  13025979  RISE       1
\Serial:BUART:txn\/main_4    macrocell9    2602   3852  13034304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_state_2\/q
Path End       : \Serial:BUART:tx_state_1\/main_3
Capture Clock  : \Serial:BUART:tx_state_1\/clock_0
Path slack     : 13034304p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_state_2\/q       macrocell12   1250   1250  13025979  RISE       1
\Serial:BUART:tx_state_1\/main_3  macrocell10   2602   3852  13034304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:tx_bitclk\/q
Path End       : \Serial:BUART:tx_state_2\/main_5
Capture Clock  : \Serial:BUART:tx_state_2\/clock_0
Path slack     : 13034305p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033413  RISE       1
\Serial:BUART:tx_state_2\/main_5  macrocell12   2601   3851  13034305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Serial:BUART:tx_state_2\/main_2
Capture Clock  : \Serial:BUART:tx_state_2\/clock_0
Path slack     : 13034364p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026041  RISE       1
\Serial:BUART:tx_state_2\/main_2               macrocell12     3602   3792  13034364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Serial:BUART:tx_bitclk\/main_2
Capture Clock  : \Serial:BUART:tx_bitclk\/clock_0
Path slack     : 13034364p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026041  RISE       1
\Serial:BUART:tx_bitclk\/main_2                macrocell13     3602   3792  13034364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:pollcount_1\/q
Path End       : \Serial:BUART:pollcount_1\/main_2
Capture Clock  : \Serial:BUART:pollcount_1\/clock_0
Path slack     : 13034390p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:pollcount_1\/q       macrocell21   1250   1250  13028827  RISE       1
\Serial:BUART:pollcount_1\/main_2  macrocell21   2517   3767  13034390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:pollcount_1\/q
Path End       : \Serial:BUART:rx_status_3\/main_5
Capture Clock  : \Serial:BUART:rx_status_3\/clock_0
Path slack     : 13034390p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:pollcount_1\/q       macrocell21   1250   1250  13028827  RISE       1
\Serial:BUART:rx_status_3\/main_5  macrocell23   2517   3767  13034390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:txn\/q
Path End       : \Serial:BUART:txn\/main_0
Capture Clock  : \Serial:BUART:txn\/clock_0
Path slack     : 13034606p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Serial:BUART:txn\/q       macrocell9    1250   1250  13034606  RISE       1
\Serial:BUART:txn\/main_0  macrocell9    2301   3551  13034606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Serial:BUART:txn\/main_5
Capture Clock  : \Serial:BUART:txn\/clock_0
Path slack     : 13035339p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2818
-------------------------------------   ---- 
End-of-path arrival time (ps)           2818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035339  RISE       1
\Serial:BUART:txn\/main_5                      macrocell9      2628   2818  13035339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Serial:BUART:tx_state_1\/main_4
Capture Clock  : \Serial:BUART:tx_state_1\/clock_0
Path slack     : 13035339p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2818
-------------------------------------   ---- 
End-of-path arrival time (ps)           2818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035339  RISE       1
\Serial:BUART:tx_state_1\/main_4               macrocell10     2628   2818  13035339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Serial:BUART:tx_state_2\/main_4
Capture Clock  : \Serial:BUART:tx_state_2\/clock_0
Path slack     : 13035348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2809
-------------------------------------   ---- 
End-of-path arrival time (ps)           2809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035339  RISE       1
\Serial:BUART:tx_state_2\/main_4               macrocell12     2619   2809  13035348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Serial:BUART:rx_status_3\/q
Path End       : \Serial:BUART:sRX:RxSts\/status_3
Capture Clock  : \Serial:BUART:sRX:RxSts\/clock
Path slack     : 13037643p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Serial_IntClock:R#1 vs. Serial_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Serial:BUART:rx_status_3\/q       macrocell23    1250   1250  13037643  RISE       1
\Serial:BUART:sRX:RxSts\/status_3  statusicell2   2274   3524  13037643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Serial:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

