// Seed: 1561932394
module module_0 (
    input tri id_0
    , id_23,
    output tri0 id_1,
    input wand id_2,
    output wire id_3,
    output tri id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri0 id_7,
    output tri0 id_8,
    output tri1 id_9,
    output wand id_10,
    input tri0 id_11,
    output wire id_12,
    output wand id_13,
    output wire id_14,
    input tri0 id_15,
    output tri0 id_16,
    output supply0 id_17,
    input wire id_18,
    input uwire id_19,
    input tri0 id_20,
    input tri1 id_21
);
  wire id_24;
  always @(*) id_13 = id_7;
  wire id_25;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    inout wor id_2,
    output supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input uwire id_6,
    input wire id_7,
    inout wand id_8,
    output tri0 id_9,
    output supply1 id_10,
    input tri1 id_11
);
  always @(1'h0 * id_8 or posedge 1);
  always @(posedge id_4 or posedge id_2);
  module_0(
      id_5,
      id_10,
      id_8,
      id_8,
      id_2,
      id_2,
      id_3,
      id_7,
      id_10,
      id_8,
      id_9,
      id_1,
      id_3,
      id_3,
      id_10,
      id_0,
      id_3,
      id_8,
      id_8,
      id_0,
      id_2,
      id_0
  );
endmodule
