\hypertarget{struct_n_v_i_c___type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a1f970af55366c7caaf51407309f304db}{I\+S\+ER} \mbox{[}1\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a99ed1d1bbc9e85b465fb29f40f37aa3a}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}31\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a3617ee583e4154c0a5901c6965020da9}{I\+C\+ER} \mbox{[}1\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_aea9a4f17e5fa16fa35ba48cc9f27434b}{R\+S\+E\+R\+V\+E\+D1} \mbox{[}31\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_aecb96022a2971ea637c06798bd131e91}{I\+S\+PR} \mbox{[}1\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ad31fe99d09ec7629b716f06af05d0a54}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}31\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a4d45961e44d2663447bbf0111755c0e7}{I\+C\+PR} \mbox{[}1\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a97d3441cfdde21959e8acbbdc358b99f}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}31\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_aba051916995cac44d084f98e03710def}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}64\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a1787506107747d2dedae05295d3532da}{IP} \mbox{[}8\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a9dbbeff4da41df476f0718c3ce11ab89}{I\+A\+BR} \mbox{[}8\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t \hyperlink{struct_n_v_i_c___type_a4fda947a8fd3237a89d43b7d5a1057cb}{IP} \mbox{[}240\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ab94befc6cb8470a5e871cf2c99cb7a6e}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}644\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ada9cbba14ab1cc3fddd585f870932db8}{S\+T\+IR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

Definition at line 362 of file core\+\_\+cm0.\+h.



\subsection{Field Documentation}
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+A\+BR@{I\+A\+BR}}
\index{I\+A\+BR@{I\+A\+BR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+A\+BR}{IABR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+I\+OM} uint32\+\_\+t I\+A\+BR}\hypertarget{struct_n_v_i_c___type_a9dbbeff4da41df476f0718c3ce11ab89}{}\label{struct_n_v_i_c___type_a9dbbeff4da41df476f0718c3ce11ab89}
Offset\+: 0x200 (R/W) Interrupt Active bit Register 

Definition at line 393 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+ER@{I\+C\+ER}}
\index{I\+C\+ER@{I\+C\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+ER}{ICER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+I\+OM} uint32\+\_\+t I\+C\+ER}\hypertarget{struct_n_v_i_c___type_a3617ee583e4154c0a5901c6965020da9}{}\label{struct_n_v_i_c___type_a3617ee583e4154c0a5901c6965020da9}
Offset\+: 0x080 (R/W) Interrupt Clear Enable Register 

Definition at line 366 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+PR@{I\+C\+PR}}
\index{I\+C\+PR@{I\+C\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+PR}{ICPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+I\+OM} uint32\+\_\+t I\+C\+PR}\hypertarget{struct_n_v_i_c___type_a4d45961e44d2663447bbf0111755c0e7}{}\label{struct_n_v_i_c___type_a4d45961e44d2663447bbf0111755c0e7}
Offset\+: 0x180 (R/W) Interrupt Clear Pending Register 

Definition at line 370 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{IP}{IP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+I\+OM} uint8\+\_\+t IP}\hypertarget{struct_n_v_i_c___type_a1787506107747d2dedae05295d3532da}{}\label{struct_n_v_i_c___type_a1787506107747d2dedae05295d3532da}
Offset\+: 0x300 (R/W) Interrupt Priority Register

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) 

Definition at line 373 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{IP}{IP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+I\+OM} uint8\+\_\+t IP\mbox{[}240\+U\mbox{]}}\hypertarget{struct_n_v_i_c___type_a4fda947a8fd3237a89d43b7d5a1057cb}{}\label{struct_n_v_i_c___type_a4fda947a8fd3237a89d43b7d5a1057cb}
Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) 

Definition at line 395 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+ER@{I\+S\+ER}}
\index{I\+S\+ER@{I\+S\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+ER}{ISER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+I\+OM} uint32\+\_\+t I\+S\+ER}\hypertarget{struct_n_v_i_c___type_a1f970af55366c7caaf51407309f304db}{}\label{struct_n_v_i_c___type_a1f970af55366c7caaf51407309f304db}
Offset\+: 0x000 (R/W) Interrupt Set Enable Register 

Definition at line 364 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+PR@{I\+S\+PR}}
\index{I\+S\+PR@{I\+S\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+PR}{ISPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+I\+OM} uint32\+\_\+t I\+S\+PR}\hypertarget{struct_n_v_i_c___type_aecb96022a2971ea637c06798bd131e91}{}\label{struct_n_v_i_c___type_aecb96022a2971ea637c06798bd131e91}
Offset\+: 0x100 (R/W) Interrupt Set Pending Register 

Definition at line 368 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_n_v_i_c___type_a99ed1d1bbc9e85b465fb29f40f37aa3a}{}\label{struct_n_v_i_c___type_a99ed1d1bbc9e85b465fb29f40f37aa3a}


Definition at line 365 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_n_v_i_c___type_ad31fe99d09ec7629b716f06af05d0a54}{}\label{struct_n_v_i_c___type_ad31fe99d09ec7629b716f06af05d0a54}


Definition at line 369 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct_n_v_i_c___type_a97d3441cfdde21959e8acbbdc358b99f}{}\label{struct_n_v_i_c___type_a97d3441cfdde21959e8acbbdc358b99f}


Definition at line 371 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct_n_v_i_c___type_aba051916995cac44d084f98e03710def}{}\label{struct_n_v_i_c___type_aba051916995cac44d084f98e03710def}


Definition at line 372 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}\hypertarget{struct_n_v_i_c___type_ab94befc6cb8470a5e871cf2c99cb7a6e}{}\label{struct_n_v_i_c___type_ab94befc6cb8470a5e871cf2c99cb7a6e}


Definition at line 396 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}}
\index{R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+S\+E\+R\+V\+E\+D1}{RSERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_n_v_i_c___type_aea9a4f17e5fa16fa35ba48cc9f27434b}{}\label{struct_n_v_i_c___type_aea9a4f17e5fa16fa35ba48cc9f27434b}


Definition at line 367 of file core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!S\+T\+IR@{S\+T\+IR}}
\index{S\+T\+IR@{S\+T\+IR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+T\+IR}{STIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+OM} uint32\+\_\+t S\+T\+IR}\hypertarget{struct_n_v_i_c___type_ada9cbba14ab1cc3fddd585f870932db8}{}\label{struct_n_v_i_c___type_ada9cbba14ab1cc3fddd585f870932db8}
Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

Definition at line 397 of file core\+\_\+cm3.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}\item 
system/include/cmsis/\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}\item 
system/include/cmsis/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
system/include/cmsis/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
system/include/cmsis/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
system/include/cmsis/\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}\item 
system/include/cmsis/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
