<div align= "center">
    <img src="https://capsule-render.vercel.app/api?type=waving&color=e88787&height=180&text=Hello%20World&animation=fadeIn&fontColor=000000&fontSize=70" />
</div>

<div align="center">

# ğŸš€ Tech Stacks

| Languages ğŸ–¥ï¸ | Tools ğŸ”¨ |
|:------:|:---:|
| <img src="https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=C&logoColor=white"> <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=Python&logoColor=white"> | <img src="https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=Linux&logoColor=white"> <img src="https://img.shields.io/badge/Github-181717?style=for-the-badge&logo=Github&logoColor=white"> |
| <img src="https://img.shields.io/badge/Verilog-A40000?style=for-the-badge&logoColor=white&logo=VHDL"> <img src="https://img.shields.io/badge/SystemVerilog-3B0000?style=for-the-badge&logoColor=white&logo=VHDL"> | <img src="https://img.shields.io/badge/Matlab-0076a8?style=for-the-badge&logo=Matlab&logoColor=white"> <img src="https://img.shields.io/badge/Amazon_AWS-232F3E?style=for-the-badge&logo=amazonaws&logoColor=white"> |
| <img src="https://img.shields.io/badge/HTML5-E34F26?style=for-the-badge&logo=HTML5&logoColor=white"> | <img src="https://img.shields.io/badge/Flask-000000?style=for-the-badge&logo=Flask&logoColor=white"> <img src="https://img.shields.io/badge/Synopsys-3A2F8E?style=for-the-badge&logoColor=white"> |
| | <img src="https://img.shields.io/badge/EDA Tools-0000FF?style=for-the-badge&logoColor=white"> |

<br/>
</div>

<div align="center">
    
# ğŸ§‘â€ğŸ’» Contact me

<br>

<div style="text-align: center;"> 
    <a href="mailto:your_email@gmail.com"> 
        <img src="https://img.shields.io/badge/Gmail-EA4335?style=for-the-badge&logo=Gmail&logoColor=white"> 
    </a>
    <a href="https://www.notion.so/29c64aeb250d81ddacfad97c332a8a84"> 
        <img src="https://img.shields.io/badge/Notion-000000?style=for-the-badge&logo=Notion&logoColor=white"> 
    </a>
</div> 
<br> 
<div style="text-align: center;"> </div> 
</div>

<div align="center">

# ğŸ§  Main Project

## ğŸ–Šï¸ SoC-based Pen Plotter : Ji-ing (ì§€-ì‰)
**"FPGA Hardware Acceleration for Real-time Edge Detection"**

<br>

| ğŸ“¸ Project Overview | ğŸ› ï¸ Tech Stack & Role |
| :--- | :--- |
| **Description**<br>ì¹´ë©”ë¼ë¡œ ì´¬ì˜í•œ ì´ë¯¸ì§€ë¥¼ **FPGA ê°€ì†ê¸°**ë¡œ ì‹¤ì‹œê°„ ì—£ì§€ ê²€ì¶œí•˜ê³ ,<br>**STM32 ê¸°ë°˜ íœ í”Œë¡œí„°**ë¡œ ê·¸ë ¤ë‚´ëŠ” ì„ë² ë””ë“œ ì‹œìŠ¤í…œì…ë‹ˆë‹¤.<br><br>ğŸ‘‰ **Check the Repository!**<br><br><a href="[ì—¬ê¸°ì—_ë ˆí¬ì§€í† ë¦¬_ë§í¬_ì…ë ¥]"><img src="https://img.shields.io/badge/Ji--ing_Project-181717?style=for-the-badge&logo=github&logoColor=white"></a> | **Tech Stack**<br><img src="https://img.shields.io/badge/Verilog-A40000?style=flat-square&logo=SystemVerilog&logoColor=white"> <img src="https://img.shields.io/badge/FPGA-007ACC?style=flat-square&logo=Xilinx&logoColor=white"> <img src="https://img.shields.io/badge/STM32-03234B?style=flat-square&logo=STMicroelectronics&logoColor=white"><br><br>**My Role (FPGA)**<br>âš¡ **RTL Design**: Image Processing Pipeline<br>(Grayscale â†’ Gaussian â†’ Sobel â†’ Canny)<br>âš¡ **Optimization**: Line Buffer & Timing Control |

<br>

</div>
