-- -----------------------------------------------------------------------------
--
--  Title      :  Components for the GCD module
--             :
--  Developers :  Jens Sparsø and Rasmus Bo Sørensen
--             :
--  Purpose    :  This design contains models of the components that must be
--             :  used to implement the GCD module.
--             :
--  Note       :  All the components have a generic parameter that sets the
--             :  bit-width of the component. This defaults to 16 bits, so in
--             :  this assignment there is no need to change it.
--             :
--  Revision   :  02203 fall 2017 v.5.0
--
-- -----------------------------------------------------------------------------

--------------------------------------------------------------------------------
-- A buffer. Defaults to a width of 16 bits. Note the special
-- statement that assigns the input to the output. It is similar to a simple
-- IF-statement but can be used outside a process.
--------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity buf is
    generic (N:     natural := 16);				-- width of inputs.
    port (data_in_buf:  in  unsigned(15 downto 0);	-- input.
          data_out_buf: out unsigned(15 downto 0));	-- output.
end buf;

architecture behaviour of buf is
begin
    data_out_buf <= data_in_buf;
end behaviour;


--------------------------------------------------------------------------------
-- A 2 to 1 multiplexor. Defaults to a width of 16 bits.
-- If select (s) is 0 input 1 will be choosen else input 2
--------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mux is
    generic (N:     natural := 16);				-- width of inputs and output.
    port (data_in1_mux:  in  unsigned(15 downto 0);	-- inputs.
          data_in2_mux:  in unsigned(15 downto 0);
          s       :  in std_logic;				-- select signal.
          data_out_mux:  out  unsigned(15 downto 0)	-- output.
          );
end mux;

architecture behaviour of mux is
begin
    data_out_mux <= data_in1_mux when s = '0' else data_in2_mux;
end behaviour;

--------------------------------------------------------------------------------
-- A generic positive edge-triggered register with enable. Width defaults to
-- 16 bits.
--------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity reg is
    generic (N:     natural := 16);				-- width of inputs.
    port (clk:      in  std_logic;				-- clock signal.
          en:       in  std_logic;				-- enable signal.
          data_in_reg:  in  unsigned(15 downto 0);	-- input data.
          data_out_reg: out unsigned(15 downto 0));	-- output data.
end reg;

architecture behaviour of reg is
begin
    process(clk)
    begin
        if rising_edge(clk) then
            if en = '1' then
                data_out_reg <= data_in_reg;
            end if;
        end if;
    end process;
end behaviour;

--------------------------------------------------------------------------------
-- A simple ALU that works on numbers in two's complement representation. The
-- width defaults to 16 bits. The ALU has the following four functions encoded
-- in the signal "fn":
-- fn = 00 : C = A - B
-- fn = 01 : C = B - A
-- fn = 10 : C = A
-- fn = 11 : C = B
-- The ALU sets the two flags "Z" and "N" which indicates if the result was zero
-- or negative.
--------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity alu is
    generic (W:     natural := 16);						-- width of inputs.
    port (A, B:     in unsigned(15 downto 0);			-- input operands.
          fn:       in std_logic_vector(1 downto 0); 	-- function.
          Y:        out unsigned(15 downto 0);			-- result.
          Z:        out std_logic;          			-- result = 0 flag.
          N:        out std_logic);         			-- result neg flag.
end alu;

architecture behaviour of alu is
    signal i_C: unsigned(15 downto 0);

    constant zero: unsigned(15 downto 0) := (others => '0');
begin
    Y <= i_C;

    with fn select
        i_C <= A - B when "00",
               B - A when "01",
               A when "10",
               B when others;           -- "11"

    N <= i_C(15);
    Z <= '1' when i_C = zero else '0';
end behaviour;
