```verilog
module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y
);

    // NAND Gates functionality: output is low only if all inputs are high 

    // First 4-input NAND gate for the first output p1y
    assign p1y = ~(p1a & p1b & p1c & p1d);

    // Second 4-input NAND gate for the second output p2y
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
```