Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:39:43 2015
| Host              : xsjrdevl19 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : mkSMAdapter4B
| Device            : 7vx330t-ffg1157
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.950ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 2.015ns (42.627%)  route 2.712ns (57.373%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.074ns = ( 8.074 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.165    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, unplaced)        0.277     8.442    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.485    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X10Y164        net (fo=26, unplaced)        0.587     9.072    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y164        net (fo=864, unplaced)       1.275     8.074    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.306    
                         clock uncertainty           -0.035     8.270    
    SLICE_X10Y164        FDRE (Setup_fdre_C_CE)      -0.148     8.122    wmi_mFlagF_q_1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                 -0.950    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.015ns (42.655%)  route 2.709ns (57.345%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 8.075 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X6Y166         net (fo=26, unplaced)        0.470     9.069    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X6Y166         net (fo=864, unplaced)       1.276     8.075    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.307    
                         clock uncertainty           -0.035     8.271    
    SLICE_X6Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.123    wmi_mFlagF_q_0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.015ns (42.655%)  route 2.709ns (57.345%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 8.075 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X5Y166         net (fo=26, unplaced)        0.470     9.069    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X5Y166         net (fo=864, unplaced)       1.276     8.075    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.307    
                         clock uncertainty           -0.035     8.271    
    SLICE_X5Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.123    wmi_mFlagF_q_0_reg[25]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.015ns (42.655%)  route 2.709ns (57.345%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 8.075 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X5Y166         net (fo=26, unplaced)        0.470     9.069    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X5Y166         net (fo=864, unplaced)       1.276     8.075    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.307    
                         clock uncertainty           -0.035     8.271    
    SLICE_X5Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.123    wmi_mFlagF_q_0_reg[28]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.015ns (42.655%)  route 2.709ns (57.345%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 8.075 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X6Y166         net (fo=26, unplaced)        0.470     9.069    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X6Y166         net (fo=864, unplaced)       1.276     8.075    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.307    
                         clock uncertainty           -0.035     8.271    
    SLICE_X6Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.123    wmi_mFlagF_q_0_reg[29]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.015ns (42.655%)  route 2.709ns (57.345%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 8.075 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X6Y166         net (fo=26, unplaced)        0.470     9.069    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X6Y166         net (fo=864, unplaced)       1.276     8.075    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.307    
                         clock uncertainty           -0.035     8.271    
    SLICE_X6Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.123    wmi_mFlagF_q_0_reg[30]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.015ns (42.655%)  route 2.709ns (57.345%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 8.075 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X6Y166         net (fo=26, unplaced)        0.470     9.069    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X6Y166         net (fo=864, unplaced)       1.276     8.075    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.307    
                         clock uncertainty           -0.035     8.271    
    SLICE_X6Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.123    wmi_mFlagF_q_0_reg[7]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.015ns (42.655%)  route 2.709ns (57.345%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 8.075 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X5Y166         net (fo=26, unplaced)        0.470     9.069    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X5Y166         net (fo=864, unplaced)       1.276     8.075    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.307    
                         clock uncertainty           -0.035     8.271    
    SLICE_X5Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.123    wmi_mFlagF_q_0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.015ns (42.655%)  route 2.709ns (57.345%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 8.075 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X5Y166         net (fo=26, unplaced)        0.470     9.069    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X5Y166         net (fo=864, unplaced)       1.276     8.075    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.307    
                         clock uncertainty           -0.035     8.271    
    SLICE_X5Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.123    wmi_mFlagF_q_0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 2.015ns (42.718%)  route 2.702ns (57.282%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 8.075 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.165    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, unplaced)        0.277     8.442    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.485    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X10Y164        net (fo=26, unset)           0.577     9.062    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y164        net (fo=864, unplaced)       1.276     8.075    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.307    
                         clock uncertainty           -0.035     8.271    
    SLICE_X10Y164        FDRE (Setup_fdre_C_CE)      -0.148     8.123    wmi_mFlagF_q_1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 2.015ns (42.718%)  route 2.702ns (57.282%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 8.075 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.165    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, unplaced)        0.277     8.442    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.485    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X10Y161        net (fo=26, unplaced)        0.577     9.062    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y161        net (fo=864, unplaced)       1.276     8.075    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.307    
                         clock uncertainty           -0.035     8.271    
    SLICE_X10Y161        FDRE (Setup_fdre_C_CE)      -0.148     8.123    wmi_mFlagF_q_1_reg[24]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 2.015ns (42.718%)  route 2.702ns (57.282%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 8.075 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.165    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, unplaced)        0.277     8.442    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.485    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y163         net (fo=26, unplaced)        0.577     9.062    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y163         net (fo=864, unplaced)       1.276     8.075    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.307    
                         clock uncertainty           -0.035     8.271    
    SLICE_X9Y163         FDRE (Setup_fdre_C_CE)      -0.148     8.123    wmi_mFlagF_q_1_reg[29]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 2.015ns (42.718%)  route 2.702ns (57.282%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 8.075 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.165    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, unplaced)        0.277     8.442    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.485    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X10Y161        net (fo=26, unplaced)        0.577     9.062    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y161        net (fo=864, unplaced)       1.276     8.075    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.307    
                         clock uncertainty           -0.035     8.271    
    SLICE_X10Y161        FDRE (Setup_fdre_C_CE)      -0.148     8.123    wmi_mFlagF_q_1_reg[30]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 2.015ns (42.718%)  route 2.702ns (57.282%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 8.075 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.165    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, unplaced)        0.277     8.442    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.485    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y165         net (fo=26, unplaced)        0.577     9.062    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y165         net (fo=864, unplaced)       1.276     8.075    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.307    
                         clock uncertainty           -0.035     8.271    
    SLICE_X9Y165         FDRE (Setup_fdre_C_CE)      -0.148     8.123    wmi_mFlagF_q_1_reg[31]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 2.015ns (42.955%)  route 2.676ns (57.045%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X5Y167         net (fo=26, unplaced)        0.437     9.036    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X5Y167         net (fo=864, unplaced)       1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.286    
                         clock uncertainty           -0.035     8.250    
    SLICE_X5Y167         FDRE (Setup_fdre_C_CE)      -0.148     8.102    wmi_mFlagF_q_0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 2.015ns (42.955%)  route 2.676ns (57.045%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X1Y166         net (fo=26, unplaced)        0.437     9.036    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X1Y166         net (fo=864, unplaced)       1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.286    
                         clock uncertainty           -0.035     8.250    
    SLICE_X1Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.102    wmi_mFlagF_q_0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 2.015ns (42.955%)  route 2.676ns (57.045%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X4Y166         net (fo=26, unplaced)        0.437     9.036    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X4Y166         net (fo=864, unplaced)       1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.286    
                         clock uncertainty           -0.035     8.250    
    SLICE_X4Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.102    wmi_mFlagF_q_0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 2.015ns (42.955%)  route 2.676ns (57.045%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X4Y166         net (fo=26, unplaced)        0.437     9.036    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X4Y166         net (fo=864, unplaced)       1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.286    
                         clock uncertainty           -0.035     8.250    
    SLICE_X4Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.102    wmi_mFlagF_q_0_reg[19]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 2.015ns (42.955%)  route 2.676ns (57.045%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X4Y166         net (fo=26, unplaced)        0.437     9.036    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X4Y166         net (fo=864, unplaced)       1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.286    
                         clock uncertainty           -0.035     8.250    
    SLICE_X4Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.102    wmi_mFlagF_q_0_reg[21]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 2.015ns (42.955%)  route 2.676ns (57.045%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X4Y166         net (fo=26, unplaced)        0.437     9.036    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X4Y166         net (fo=864, unplaced)       1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.286    
                         clock uncertainty           -0.035     8.250    
    SLICE_X4Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.102    wmi_mFlagF_q_0_reg[23]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 2.015ns (42.955%)  route 2.676ns (57.045%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X3Y166         net (fo=26, unplaced)        0.437     9.036    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y166         net (fo=864, unplaced)       1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.286    
                         clock uncertainty           -0.035     8.250    
    SLICE_X3Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.102    wmi_mFlagF_q_0_reg[24]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 2.015ns (42.955%)  route 2.676ns (57.045%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X3Y166         net (fo=26, unplaced)        0.437     9.036    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y166         net (fo=864, unplaced)       1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.286    
                         clock uncertainty           -0.035     8.250    
    SLICE_X3Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.102    wmi_mFlagF_q_0_reg[27]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 2.015ns (42.955%)  route 2.676ns (57.045%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X3Y166         net (fo=26, unplaced)        0.437     9.036    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y166         net (fo=864, unplaced)       1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.286    
                         clock uncertainty           -0.035     8.250    
    SLICE_X3Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.102    wmi_mFlagF_q_0_reg[31]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.898ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_dhF_q_1_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.976ns (42.910%)  route 2.629ns (57.090%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 8.004 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X11Y162        net (fo=122, unplaced)       0.554     7.896    size_fifoc_i_4_n_0
    SLICE_X11Y162        LUT3 (Prop_lut3_I2_O)        0.047     7.943    wmi_dhF_c_r[1]_i_3/O
    SLICE_X11Y160        net (fo=6, unplaced)         0.412     8.355    wmi_dhF_c_r[1]_i_3_n_0
    SLICE_X11Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.398    wmi_dhF_q_1[37]_i_1/O
    SLICE_X8Y158         net (fo=36, unplaced)        0.552     8.950    wmi_dhF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X8Y158         net (fo=864, unplaced)       1.205     8.004    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.236    
                         clock uncertainty           -0.035     8.200    
    SLICE_X8Y158         FDRE (Setup_fdre_C_CE)      -0.148     8.052    wmi_dhF_q_1_reg[16]
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                 -0.898    

Slack (VIOLATED) :        -0.898ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_dhF_q_1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.976ns (42.910%)  route 2.629ns (57.090%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 8.004 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X11Y162        net (fo=122, unplaced)       0.554     7.896    size_fifoc_i_4_n_0
    SLICE_X11Y162        LUT3 (Prop_lut3_I2_O)        0.047     7.943    wmi_dhF_c_r[1]_i_3/O
    SLICE_X11Y160        net (fo=6, unplaced)         0.412     8.355    wmi_dhF_c_r[1]_i_3_n_0
    SLICE_X11Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.398    wmi_dhF_q_1[37]_i_1/O
    SLICE_X13Y160        net (fo=36, unplaced)        0.552     8.950    wmi_dhF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X13Y160        net (fo=864, unplaced)       1.205     8.004    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.236    
                         clock uncertainty           -0.035     8.200    
    SLICE_X13Y160        FDRE (Setup_fdre_C_CE)      -0.148     8.052    wmi_dhF_q_1_reg[22]
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                 -0.898    

Slack (VIOLATED) :        -0.898ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_dhF_q_1_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.976ns (42.910%)  route 2.629ns (57.090%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 8.004 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X11Y162        net (fo=122, unplaced)       0.554     7.896    size_fifoc_i_4_n_0
    SLICE_X11Y162        LUT3 (Prop_lut3_I2_O)        0.047     7.943    wmi_dhF_c_r[1]_i_3/O
    SLICE_X11Y160        net (fo=6, unplaced)         0.412     8.355    wmi_dhF_c_r[1]_i_3_n_0
    SLICE_X11Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.398    wmi_dhF_q_1[37]_i_1/O
    SLICE_X13Y159        net (fo=36, unplaced)        0.552     8.950    wmi_dhF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X13Y159        net (fo=864, unplaced)       1.205     8.004    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.236    
                         clock uncertainty           -0.035     8.200    
    SLICE_X13Y159        FDSE (Setup_fdse_C_CE)      -0.148     8.052    wmi_dhF_q_1_reg[25]
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                 -0.898    

Slack (VIOLATED) :        -0.890ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_dhF_q_1_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.976ns (42.994%)  route 2.620ns (57.006%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 8.003 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X11Y162        net (fo=122, unplaced)       0.554     7.896    size_fifoc_i_4_n_0
    SLICE_X11Y162        LUT3 (Prop_lut3_I2_O)        0.047     7.943    wmi_dhF_c_r[1]_i_3/O
    SLICE_X11Y160        net (fo=6, unplaced)         0.412     8.355    wmi_dhF_c_r[1]_i_3_n_0
    SLICE_X11Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.398    wmi_dhF_q_1[37]_i_1/O
    SLICE_X13Y160        net (fo=36, unplaced)        0.543     8.941    wmi_dhF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X13Y160        net (fo=864, unplaced)       1.204     8.003    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.235    
                         clock uncertainty           -0.035     8.199    
    SLICE_X13Y160        FDSE (Setup_fdse_C_CE)      -0.148     8.051    wmi_dhF_q_1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                 -0.890    

Slack (VIOLATED) :        -0.890ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_dhF_q_1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.976ns (42.994%)  route 2.620ns (57.006%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 8.003 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X11Y162        net (fo=122, unplaced)       0.554     7.896    size_fifoc_i_4_n_0
    SLICE_X11Y162        LUT3 (Prop_lut3_I2_O)        0.047     7.943    wmi_dhF_c_r[1]_i_3/O
    SLICE_X11Y160        net (fo=6, unplaced)         0.412     8.355    wmi_dhF_c_r[1]_i_3_n_0
    SLICE_X11Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.398    wmi_dhF_q_1[37]_i_1/O
    SLICE_X8Y159         net (fo=36, unplaced)        0.543     8.941    wmi_dhF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X8Y159         net (fo=864, unplaced)       1.204     8.003    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.235    
                         clock uncertainty           -0.035     8.199    
    SLICE_X8Y159         FDRE (Setup_fdre_C_CE)      -0.148     8.051    wmi_dhF_q_1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                 -0.890    

Slack (VIOLATED) :        -0.890ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_dhF_q_1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.976ns (42.994%)  route 2.620ns (57.006%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 8.003 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X11Y162        net (fo=122, unplaced)       0.554     7.896    size_fifoc_i_4_n_0
    SLICE_X11Y162        LUT3 (Prop_lut3_I2_O)        0.047     7.943    wmi_dhF_c_r[1]_i_3/O
    SLICE_X11Y160        net (fo=6, unplaced)         0.412     8.355    wmi_dhF_c_r[1]_i_3_n_0
    SLICE_X11Y160        LUT4 (Prop_lut4_I3_O)        0.043     8.398    wmi_dhF_q_1[37]_i_1/O
    SLICE_X12Y159        net (fo=36, unplaced)        0.543     8.941    wmi_dhF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X12Y159        net (fo=864, unplaced)       1.204     8.003    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.235    
                         clock uncertainty           -0.035     8.199    
    SLICE_X12Y159        FDRE (Setup_fdre_C_CE)      -0.148     8.051    wmi_dhF_q_1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                 -0.890    

Slack (VIOLATED) :        -0.878ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 2.015ns (43.464%)  route 2.621ns (56.536%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 8.055 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, unset)          1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, unplaced)        0.676     6.821    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.864    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, unplaced)         0.435     7.299    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.342    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, unset)          0.461     7.803    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.846    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, unplaced)        0.276     8.122    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.165    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, unplaced)        0.391     8.556    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.599    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X3Y166         net (fo=26, unplaced)        0.382     8.981    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y166         net (fo=864, unplaced)       1.256     8.055    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.231     8.287    
                         clock uncertainty           -0.035     8.251    
    SLICE_X3Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.103    wmi_mFlagF_q_0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                 -0.878    




