{
	"route__net": 9249,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 5483,
	"route__wirelength__iter:1": 373428,
	"route__drc_errors__iter:2": 2618,
	"route__wirelength__iter:2": 370553,
	"route__drc_errors__iter:3": 2565,
	"route__wirelength__iter:3": 370053,
	"route__drc_errors__iter:4": 329,
	"route__wirelength__iter:4": 369332,
	"route__drc_errors__iter:5": 20,
	"route__wirelength__iter:5": 369334,
	"route__drc_errors__iter:6": 0,
	"route__wirelength__iter:6": 369321,
	"route__drc_errors": 0,
	"route__wirelength": 369321,
	"route__vias": 73328,
	"route__vias__singlecut": 73328,
	"route__vias__multicut": 0,
	"design__io": 411,
	"design__die__area": 191570,
	"design__core__area": 176307,
	"design__instance__count": 11904,
	"design__instance__area": 111608,
	"design__instance__count__stdcell": 11904,
	"design__instance__area__stdcell": 111608,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.633035,
	"design__instance__utilization__stdcell": 0.633035,
	"design__instance__count__class:fill_cell": 308,
	"design__instance__count__class:tap_cell": 2496,
	"design__instance__count__class:antenna_cell": 114,
	"design__instance__count__class:buffer": 40,
	"design__instance__count__class:clock_buffer": 186,
	"design__instance__count__class:timing_repair_buffer": 2273,
	"design__instance__count__class:inverter": 56,
	"design__instance__count__class:clock_inverter": 129,
	"design__instance__count__class:sequential_cell": 1597,
	"design__instance__count__class:multi_input_combinational_cell": 5013,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}