<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="single_ro_axi_bram_ctrl_0_0_synth_1" LaunchDir="D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.runs/single_ro_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="single_ro_blk_mem_gen_0_0_synth_1" LaunchDir="D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.runs/single_ro_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="single_ro_xbar_0_synth_1" LaunchDir="D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.runs/single_ro_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="single_ro_ring_oscillator_modu_0_0_synth_1" LaunchDir="D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.runs/single_ro_ring_oscillator_modu_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="single_ro_axi_ro_control_0_1_synth_1" LaunchDir="D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.runs/single_ro_axi_ro_control_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="single_ro_auto_pc_0_synth_1" LaunchDir="D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.runs/single_ro_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="single_ro_s00_mmu_0_synth_1" LaunchDir="D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.runs/single_ro_s00_mmu_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

