EESOF_MODEL_PATH=%DESIGN_KIT_MODEL_PATH:$ICCAP_MODEL_PATH:%ICCAP_MODEL_PATH;{%DESIGN_KIT_MODEL_PATH}
DESIGN_KIT_MODEL_PATH=
DESIGN_KIT_VERILOGA_PATH=C:\Users\student\Documents\ADS Designkits\MA_RFP_ADS_v2p5\veriloga
SIM_FILE_PATH=$USER_SIM_FILE_PATH:%USER_SIM_FILE_PATH:$DE_SIM_FILE_PATH:%DE_SIM_FILE_PATH:.:..:../data:../networks:%DESIGN_KIT_SIM_FILE_PATH;{%DESIGN_KIT_SIM_FILE_PATH}
DESIGN_KIT_SIM_FILE_PATH=C:\Users\student\Documents\ADS Designkits\MA_RFP_ADS_v2p5\circuit\data;C:\Users\student\Documents\ADS Designkits\MA_RFP_ADS_v2p5\circuit\models;C:\Users\student\Documents\ADS Designkits\muRataLibWeb_C_EIA_confidential\circuit\data;C:\Users\student\Documents\ADS Designkits\muRataLibWeb_C_EIA_confidential\circuit\models
DE_SIM_FILE_PATH=.\data;;C:\Users\student\Documents\ADS Designkits\MA_RFP_ADS_v2p5\circuit\data;C:\Users\student\Documents\ADS Designkits\MA_RFP_ADS_v2p5\circuit\models;C:\Users\student\Documents\ADS Designkits\muRataLibWeb_C_EIA_confidential\circuit\data;C:\Users\student\Documents\ADS Designkits\muRataLibWeb_C_EIA_confidential\circuit\models
DKIT_ADSLIBCONFIG_PATH=C:\Users\student\Adrian_Niazi\git folder\PowerAmplifier_2.4GHz\TTT4201_sem_proj_wrk
