$date
	Sat Sep 21 16:25:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_submodule_tb $end
$var wire 1 ! valid $end
$var wire 12 " sum [11:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 12 % number1 [11:0] $end
$var reg 12 & number2 [11:0] $end
$var reg 1 ' reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 12 ( number1 [11:0] $end
$var wire 12 ) number2 [11:0] $end
$var wire 1 ' reset $end
$var wire 1 ! sum_state $end
$var wire 12 * sum_result [11:0] $end
$var reg 1 + sum_ready $end
$var reg 14 , sum_reg [13:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
0+
b0 *
b0 )
b0 (
1'
b0 &
b0 %
0$
0#
b0 "
0!
$end
#10000
1$
b1111010100 &
b1111010100 )
b101101111 %
b101101111 (
0'
#18520
b10101000011 "
b10101000011 *
1!
1+
b10101000011 ,
1#
#37040
0#
#48000
0$
#55560
0!
0+
1#
#68000
1$
b10011101 &
b10011101 )
b100101100 %
b100101100 (
#74080
0#
#92600
b111001001 "
b111001001 *
1!
1+
b111001001 ,
1#
#106000
0$
#111120
0#
#126000
1$
b1101010010 &
b1101010010 )
b1111100111 %
b1111100111 (
#129640
b11100111001 "
b11100111001 *
b11100111001 ,
1#
#148160
0#
#164000
0$
#166680
0!
0+
1#
#184000
