<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="9951pt" height="684pt"
 viewBox="0.00 0.00 9951.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-680 9947,-680 9947,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 9923,-8 9923,-8 9929,-8 9935,-14 9935,-20 9935,-20 9935,-656 9935,-656 9935,-662 9929,-668 9923,-668 9923,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="4971.5" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="4971.5" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls00.dram system.mem_ctrls01.dram system.mem_ctrls02.dram system.mem_ctrls03.dram system.mem_ctrls04.dram system.mem_ctrls05.dram system.mem_ctrls06.dram system.mem_ctrls07.dram system.mem_ctrls08.dram system.mem_ctrls09.dram system.mem_ctrls10.dram system.mem_ctrls11.dram system.mem_ctrls12.dram system.mem_ctrls13.dram system.mem_ctrls14.dram system.mem_ctrls15.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 9915,-16 9915,-16 9921,-16 9927,-22 9927,-28 9927,-28 9927,-610 9927,-610 9927,-616 9921,-622 9915,-622 9915,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="4971.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="4971.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M108,-24C108,-24 1018,-24 1018,-24 1024,-24 1030,-30 1030,-36 1030,-36 1030,-380 1030,-380 1030,-386 1024,-392 1018,-392 1018,-392 108,-392 108,-392 102,-392 96,-386 96,-380 96,-380 96,-36 96,-36 96,-30 102,-24 108,-24"/>
<text text-anchor="middle" x="563" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="563" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M656,-147C656,-147 1010,-147 1010,-147 1016,-147 1022,-153 1022,-159 1022,-159 1022,-334 1022,-334 1022,-340 1016,-346 1010,-346 1010,-346 656,-346 656,-346 650,-346 644,-340 644,-334 644,-334 644,-159 644,-159 644,-153 650,-147 656,-147"/>
<text text-anchor="middle" x="833" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="833" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M664,-155C664,-155 817,-155 817,-155 823,-155 829,-161 829,-167 829,-167 829,-288 829,-288 829,-294 823,-300 817,-300 817,-300 664,-300 664,-300 658,-300 652,-294 652,-288 652,-288 652,-167 652,-167 652,-161 658,-155 664,-155"/>
<text text-anchor="middle" x="740.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="740.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M672,-163C672,-163 809,-163 809,-163 815,-163 821,-169 821,-175 821,-175 821,-242 821,-242 821,-248 815,-254 809,-254 809,-254 672,-254 672,-254 666,-254 660,-248 660,-242 660,-242 660,-175 660,-175 660,-169 666,-163 672,-163"/>
<text text-anchor="middle" x="740.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="740.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M849,-155C849,-155 1002,-155 1002,-155 1008,-155 1014,-161 1014,-167 1014,-167 1014,-288 1014,-288 1014,-294 1008,-300 1002,-300 1002,-300 849,-300 849,-300 843,-300 837,-294 837,-288 837,-288 837,-167 837,-167 837,-161 843,-155 849,-155"/>
<text text-anchor="middle" x="925.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="925.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M857,-163C857,-163 994,-163 994,-163 1000,-163 1006,-169 1006,-175 1006,-175 1006,-242 1006,-242 1006,-248 1000,-254 994,-254 994,-254 857,-254 857,-254 851,-254 845,-248 845,-242 845,-242 845,-175 845,-175 845,-169 851,-163 857,-163"/>
<text text-anchor="middle" x="925.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="925.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M116,-32C116,-32 286,-32 286,-32 292,-32 298,-38 298,-44 298,-44 298,-111 298,-111 298,-117 292,-123 286,-123 286,-123 116,-123 116,-123 110,-123 104,-117 104,-111 104,-111 104,-44 104,-44 104,-38 110,-32 116,-32"/>
<text text-anchor="middle" x="201" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="201" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M318,-32C318,-32 488,-32 488,-32 494,-32 500,-38 500,-44 500,-44 500,-111 500,-111 500,-117 494,-123 488,-123 488,-123 318,-123 318,-123 312,-123 306,-117 306,-111 306,-111 306,-44 306,-44 306,-38 312,-32 318,-32"/>
<text text-anchor="middle" x="403" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="403" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M531,-32C531,-32 701,-32 701,-32 707,-32 713,-38 713,-44 713,-44 713,-111 713,-111 713,-117 707,-123 701,-123 701,-123 531,-123 531,-123 525,-123 519,-117 519,-111 519,-111 519,-44 519,-44 519,-38 525,-32 531,-32"/>
<text text-anchor="middle" x="616" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="616" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M738,-32C738,-32 908,-32 908,-32 914,-32 920,-38 920,-44 920,-44 920,-111 920,-111 920,-117 914,-123 908,-123 908,-123 738,-123 738,-123 732,-123 726,-117 726,-111 726,-111 726,-44 726,-44 726,-38 732,-32 738,-32"/>
<text text-anchor="middle" x="823" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="823" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M334,-163C334,-163 624,-163 624,-163 630,-163 636,-169 636,-175 636,-175 636,-242 636,-242 636,-248 630,-254 624,-254 624,-254 334,-254 334,-254 328,-254 322,-248 322,-242 322,-242 322,-175 322,-175 322,-169 328,-163 334,-163"/>
<text text-anchor="middle" x="479" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="479" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1122,-24C1122,-24 2032,-24 2032,-24 2038,-24 2044,-30 2044,-36 2044,-36 2044,-380 2044,-380 2044,-386 2038,-392 2032,-392 2032,-392 1122,-392 1122,-392 1116,-392 1110,-386 1110,-380 1110,-380 1110,-36 1110,-36 1110,-30 1116,-24 1122,-24"/>
<text text-anchor="middle" x="1577" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="1577" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1670,-147C1670,-147 2024,-147 2024,-147 2030,-147 2036,-153 2036,-159 2036,-159 2036,-334 2036,-334 2036,-340 2030,-346 2024,-346 2024,-346 1670,-346 1670,-346 1664,-346 1658,-340 1658,-334 1658,-334 1658,-159 1658,-159 1658,-153 1664,-147 1670,-147"/>
<text text-anchor="middle" x="1847" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1847" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1678,-155C1678,-155 1831,-155 1831,-155 1837,-155 1843,-161 1843,-167 1843,-167 1843,-288 1843,-288 1843,-294 1837,-300 1831,-300 1831,-300 1678,-300 1678,-300 1672,-300 1666,-294 1666,-288 1666,-288 1666,-167 1666,-167 1666,-161 1672,-155 1678,-155"/>
<text text-anchor="middle" x="1754.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1754.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1686,-163C1686,-163 1823,-163 1823,-163 1829,-163 1835,-169 1835,-175 1835,-175 1835,-242 1835,-242 1835,-248 1829,-254 1823,-254 1823,-254 1686,-254 1686,-254 1680,-254 1674,-248 1674,-242 1674,-242 1674,-175 1674,-175 1674,-169 1680,-163 1686,-163"/>
<text text-anchor="middle" x="1754.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1754.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1863,-155C1863,-155 2016,-155 2016,-155 2022,-155 2028,-161 2028,-167 2028,-167 2028,-288 2028,-288 2028,-294 2022,-300 2016,-300 2016,-300 1863,-300 1863,-300 1857,-300 1851,-294 1851,-288 1851,-288 1851,-167 1851,-167 1851,-161 1857,-155 1863,-155"/>
<text text-anchor="middle" x="1939.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1939.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1871,-163C1871,-163 2008,-163 2008,-163 2014,-163 2020,-169 2020,-175 2020,-175 2020,-242 2020,-242 2020,-248 2014,-254 2008,-254 2008,-254 1871,-254 1871,-254 1865,-254 1859,-248 1859,-242 1859,-242 1859,-175 1859,-175 1859,-169 1865,-163 1871,-163"/>
<text text-anchor="middle" x="1939.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1939.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1130,-32C1130,-32 1300,-32 1300,-32 1306,-32 1312,-38 1312,-44 1312,-44 1312,-111 1312,-111 1312,-117 1306,-123 1300,-123 1300,-123 1130,-123 1130,-123 1124,-123 1118,-117 1118,-111 1118,-111 1118,-44 1118,-44 1118,-38 1124,-32 1130,-32"/>
<text text-anchor="middle" x="1215" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1215" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1332,-32C1332,-32 1502,-32 1502,-32 1508,-32 1514,-38 1514,-44 1514,-44 1514,-111 1514,-111 1514,-117 1508,-123 1502,-123 1502,-123 1332,-123 1332,-123 1326,-123 1320,-117 1320,-111 1320,-111 1320,-44 1320,-44 1320,-38 1326,-32 1332,-32"/>
<text text-anchor="middle" x="1417" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1417" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1545,-32C1545,-32 1715,-32 1715,-32 1721,-32 1727,-38 1727,-44 1727,-44 1727,-111 1727,-111 1727,-117 1721,-123 1715,-123 1715,-123 1545,-123 1545,-123 1539,-123 1533,-117 1533,-111 1533,-111 1533,-44 1533,-44 1533,-38 1539,-32 1545,-32"/>
<text text-anchor="middle" x="1630" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1630" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1752,-32C1752,-32 1922,-32 1922,-32 1928,-32 1934,-38 1934,-44 1934,-44 1934,-111 1934,-111 1934,-117 1928,-123 1922,-123 1922,-123 1752,-123 1752,-123 1746,-123 1740,-117 1740,-111 1740,-111 1740,-44 1740,-44 1740,-38 1746,-32 1752,-32"/>
<text text-anchor="middle" x="1837" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1837" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1348,-163C1348,-163 1638,-163 1638,-163 1644,-163 1650,-169 1650,-175 1650,-175 1650,-242 1650,-242 1650,-248 1644,-254 1638,-254 1638,-254 1348,-254 1348,-254 1342,-254 1336,-248 1336,-242 1336,-242 1336,-175 1336,-175 1336,-169 1342,-163 1348,-163"/>
<text text-anchor="middle" x="1493" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1493" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2136,-24C2136,-24 3046,-24 3046,-24 3052,-24 3058,-30 3058,-36 3058,-36 3058,-380 3058,-380 3058,-386 3052,-392 3046,-392 3046,-392 2136,-392 2136,-392 2130,-392 2124,-386 2124,-380 2124,-380 2124,-36 2124,-36 2124,-30 2130,-24 2136,-24"/>
<text text-anchor="middle" x="2591" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="2591" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2684,-147C2684,-147 3038,-147 3038,-147 3044,-147 3050,-153 3050,-159 3050,-159 3050,-334 3050,-334 3050,-340 3044,-346 3038,-346 3038,-346 2684,-346 2684,-346 2678,-346 2672,-340 2672,-334 2672,-334 2672,-159 2672,-159 2672,-153 2678,-147 2684,-147"/>
<text text-anchor="middle" x="2861" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2861" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2692,-155C2692,-155 2845,-155 2845,-155 2851,-155 2857,-161 2857,-167 2857,-167 2857,-288 2857,-288 2857,-294 2851,-300 2845,-300 2845,-300 2692,-300 2692,-300 2686,-300 2680,-294 2680,-288 2680,-288 2680,-167 2680,-167 2680,-161 2686,-155 2692,-155"/>
<text text-anchor="middle" x="2768.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2768.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2700,-163C2700,-163 2837,-163 2837,-163 2843,-163 2849,-169 2849,-175 2849,-175 2849,-242 2849,-242 2849,-248 2843,-254 2837,-254 2837,-254 2700,-254 2700,-254 2694,-254 2688,-248 2688,-242 2688,-242 2688,-175 2688,-175 2688,-169 2694,-163 2700,-163"/>
<text text-anchor="middle" x="2768.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2768.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2877,-155C2877,-155 3030,-155 3030,-155 3036,-155 3042,-161 3042,-167 3042,-167 3042,-288 3042,-288 3042,-294 3036,-300 3030,-300 3030,-300 2877,-300 2877,-300 2871,-300 2865,-294 2865,-288 2865,-288 2865,-167 2865,-167 2865,-161 2871,-155 2877,-155"/>
<text text-anchor="middle" x="2953.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2953.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2885,-163C2885,-163 3022,-163 3022,-163 3028,-163 3034,-169 3034,-175 3034,-175 3034,-242 3034,-242 3034,-248 3028,-254 3022,-254 3022,-254 2885,-254 2885,-254 2879,-254 2873,-248 2873,-242 2873,-242 2873,-175 2873,-175 2873,-169 2879,-163 2885,-163"/>
<text text-anchor="middle" x="2953.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2953.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2144,-32C2144,-32 2314,-32 2314,-32 2320,-32 2326,-38 2326,-44 2326,-44 2326,-111 2326,-111 2326,-117 2320,-123 2314,-123 2314,-123 2144,-123 2144,-123 2138,-123 2132,-117 2132,-111 2132,-111 2132,-44 2132,-44 2132,-38 2138,-32 2144,-32"/>
<text text-anchor="middle" x="2229" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2229" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2346,-32C2346,-32 2516,-32 2516,-32 2522,-32 2528,-38 2528,-44 2528,-44 2528,-111 2528,-111 2528,-117 2522,-123 2516,-123 2516,-123 2346,-123 2346,-123 2340,-123 2334,-117 2334,-111 2334,-111 2334,-44 2334,-44 2334,-38 2340,-32 2346,-32"/>
<text text-anchor="middle" x="2431" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2431" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2559,-32C2559,-32 2729,-32 2729,-32 2735,-32 2741,-38 2741,-44 2741,-44 2741,-111 2741,-111 2741,-117 2735,-123 2729,-123 2729,-123 2559,-123 2559,-123 2553,-123 2547,-117 2547,-111 2547,-111 2547,-44 2547,-44 2547,-38 2553,-32 2559,-32"/>
<text text-anchor="middle" x="2644" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2644" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2766,-32C2766,-32 2936,-32 2936,-32 2942,-32 2948,-38 2948,-44 2948,-44 2948,-111 2948,-111 2948,-117 2942,-123 2936,-123 2936,-123 2766,-123 2766,-123 2760,-123 2754,-117 2754,-111 2754,-111 2754,-44 2754,-44 2754,-38 2760,-32 2766,-32"/>
<text text-anchor="middle" x="2851" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2851" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2362,-163C2362,-163 2652,-163 2652,-163 2658,-163 2664,-169 2664,-175 2664,-175 2664,-242 2664,-242 2664,-248 2658,-254 2652,-254 2652,-254 2362,-254 2362,-254 2356,-254 2350,-248 2350,-242 2350,-242 2350,-175 2350,-175 2350,-169 2356,-163 2362,-163"/>
<text text-anchor="middle" x="2507" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2507" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3150,-24C3150,-24 4060,-24 4060,-24 4066,-24 4072,-30 4072,-36 4072,-36 4072,-380 4072,-380 4072,-386 4066,-392 4060,-392 4060,-392 3150,-392 3150,-392 3144,-392 3138,-386 3138,-380 3138,-380 3138,-36 3138,-36 3138,-30 3144,-24 3150,-24"/>
<text text-anchor="middle" x="3605" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="3605" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3698,-147C3698,-147 4052,-147 4052,-147 4058,-147 4064,-153 4064,-159 4064,-159 4064,-334 4064,-334 4064,-340 4058,-346 4052,-346 4052,-346 3698,-346 3698,-346 3692,-346 3686,-340 3686,-334 3686,-334 3686,-159 3686,-159 3686,-153 3692,-147 3698,-147"/>
<text text-anchor="middle" x="3875" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3875" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3706,-155C3706,-155 3859,-155 3859,-155 3865,-155 3871,-161 3871,-167 3871,-167 3871,-288 3871,-288 3871,-294 3865,-300 3859,-300 3859,-300 3706,-300 3706,-300 3700,-300 3694,-294 3694,-288 3694,-288 3694,-167 3694,-167 3694,-161 3700,-155 3706,-155"/>
<text text-anchor="middle" x="3782.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3782.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3714,-163C3714,-163 3851,-163 3851,-163 3857,-163 3863,-169 3863,-175 3863,-175 3863,-242 3863,-242 3863,-248 3857,-254 3851,-254 3851,-254 3714,-254 3714,-254 3708,-254 3702,-248 3702,-242 3702,-242 3702,-175 3702,-175 3702,-169 3708,-163 3714,-163"/>
<text text-anchor="middle" x="3782.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3782.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3891,-155C3891,-155 4044,-155 4044,-155 4050,-155 4056,-161 4056,-167 4056,-167 4056,-288 4056,-288 4056,-294 4050,-300 4044,-300 4044,-300 3891,-300 3891,-300 3885,-300 3879,-294 3879,-288 3879,-288 3879,-167 3879,-167 3879,-161 3885,-155 3891,-155"/>
<text text-anchor="middle" x="3967.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3967.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3899,-163C3899,-163 4036,-163 4036,-163 4042,-163 4048,-169 4048,-175 4048,-175 4048,-242 4048,-242 4048,-248 4042,-254 4036,-254 4036,-254 3899,-254 3899,-254 3893,-254 3887,-248 3887,-242 3887,-242 3887,-175 3887,-175 3887,-169 3893,-163 3899,-163"/>
<text text-anchor="middle" x="3967.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3967.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3158,-32C3158,-32 3328,-32 3328,-32 3334,-32 3340,-38 3340,-44 3340,-44 3340,-111 3340,-111 3340,-117 3334,-123 3328,-123 3328,-123 3158,-123 3158,-123 3152,-123 3146,-117 3146,-111 3146,-111 3146,-44 3146,-44 3146,-38 3152,-32 3158,-32"/>
<text text-anchor="middle" x="3243" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3243" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3360,-32C3360,-32 3530,-32 3530,-32 3536,-32 3542,-38 3542,-44 3542,-44 3542,-111 3542,-111 3542,-117 3536,-123 3530,-123 3530,-123 3360,-123 3360,-123 3354,-123 3348,-117 3348,-111 3348,-111 3348,-44 3348,-44 3348,-38 3354,-32 3360,-32"/>
<text text-anchor="middle" x="3445" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3445" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3573,-32C3573,-32 3743,-32 3743,-32 3749,-32 3755,-38 3755,-44 3755,-44 3755,-111 3755,-111 3755,-117 3749,-123 3743,-123 3743,-123 3573,-123 3573,-123 3567,-123 3561,-117 3561,-111 3561,-111 3561,-44 3561,-44 3561,-38 3567,-32 3573,-32"/>
<text text-anchor="middle" x="3658" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3658" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3780,-32C3780,-32 3950,-32 3950,-32 3956,-32 3962,-38 3962,-44 3962,-44 3962,-111 3962,-111 3962,-117 3956,-123 3950,-123 3950,-123 3780,-123 3780,-123 3774,-123 3768,-117 3768,-111 3768,-111 3768,-44 3768,-44 3768,-38 3774,-32 3780,-32"/>
<text text-anchor="middle" x="3865" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3865" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3376,-163C3376,-163 3666,-163 3666,-163 3672,-163 3678,-169 3678,-175 3678,-175 3678,-242 3678,-242 3678,-248 3672,-254 3666,-254 3666,-254 3376,-254 3376,-254 3370,-254 3364,-248 3364,-242 3364,-242 3364,-175 3364,-175 3364,-169 3370,-163 3376,-163"/>
<text text-anchor="middle" x="3521" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3521" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust397"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu4.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu4.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu4.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4164,-24C4164,-24 5074,-24 5074,-24 5080,-24 5086,-30 5086,-36 5086,-36 5086,-380 5086,-380 5086,-386 5080,-392 5074,-392 5074,-392 4164,-392 4164,-392 4158,-392 4152,-386 4152,-380 4152,-380 4152,-36 4152,-36 4152,-30 4158,-24 4164,-24"/>
<text text-anchor="middle" x="4619" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="4619" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust398"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4712,-147C4712,-147 5066,-147 5066,-147 5072,-147 5078,-153 5078,-159 5078,-159 5078,-334 5078,-334 5078,-340 5072,-346 5066,-346 5066,-346 4712,-346 4712,-346 4706,-346 4700,-340 4700,-334 4700,-334 4700,-159 4700,-159 4700,-153 4706,-147 4712,-147"/>
<text text-anchor="middle" x="4889" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4889" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_system_cpu4_mmu_itb</title>
<g id="a_clust399"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4720,-155C4720,-155 4873,-155 4873,-155 4879,-155 4885,-161 4885,-167 4885,-167 4885,-288 4885,-288 4885,-294 4879,-300 4873,-300 4873,-300 4720,-300 4720,-300 4714,-300 4708,-294 4708,-288 4708,-288 4708,-167 4708,-167 4708,-161 4714,-155 4720,-155"/>
<text text-anchor="middle" x="4796.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4796.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust400" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust400"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4728,-163C4728,-163 4865,-163 4865,-163 4871,-163 4877,-169 4877,-175 4877,-175 4877,-242 4877,-242 4877,-248 4871,-254 4865,-254 4865,-254 4728,-254 4728,-254 4722,-254 4716,-248 4716,-242 4716,-242 4716,-175 4716,-175 4716,-169 4722,-163 4728,-163"/>
<text text-anchor="middle" x="4796.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4796.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_system_cpu4_mmu_dtb</title>
<g id="a_clust402"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4905,-155C4905,-155 5058,-155 5058,-155 5064,-155 5070,-161 5070,-167 5070,-167 5070,-288 5070,-288 5070,-294 5064,-300 5058,-300 5058,-300 4905,-300 4905,-300 4899,-300 4893,-294 4893,-288 4893,-288 4893,-167 4893,-167 4893,-161 4899,-155 4905,-155"/>
<text text-anchor="middle" x="4981.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4981.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4913,-163C4913,-163 5050,-163 5050,-163 5056,-163 5062,-169 5062,-175 5062,-175 5062,-242 5062,-242 5062,-248 5056,-254 5050,-254 5050,-254 4913,-254 4913,-254 4907,-254 4901,-248 4901,-242 4901,-242 4901,-175 4901,-175 4901,-169 4907,-163 4913,-163"/>
<text text-anchor="middle" x="4981.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4981.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4172,-32C4172,-32 4342,-32 4342,-32 4348,-32 4354,-38 4354,-44 4354,-44 4354,-111 4354,-111 4354,-117 4348,-123 4342,-123 4342,-123 4172,-123 4172,-123 4166,-123 4160,-117 4160,-111 4160,-111 4160,-44 4160,-44 4160,-38 4166,-32 4172,-32"/>
<text text-anchor="middle" x="4257" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4257" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4374,-32C4374,-32 4544,-32 4544,-32 4550,-32 4556,-38 4556,-44 4556,-44 4556,-111 4556,-111 4556,-117 4550,-123 4544,-123 4544,-123 4374,-123 4374,-123 4368,-123 4362,-117 4362,-111 4362,-111 4362,-44 4362,-44 4362,-38 4368,-32 4374,-32"/>
<text text-anchor="middle" x="4459" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4459" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_system_cpu4_itb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4587,-32C4587,-32 4757,-32 4757,-32 4763,-32 4769,-38 4769,-44 4769,-44 4769,-111 4769,-111 4769,-117 4763,-123 4757,-123 4757,-123 4587,-123 4587,-123 4581,-123 4575,-117 4575,-111 4575,-111 4575,-44 4575,-44 4575,-38 4581,-32 4587,-32"/>
<text text-anchor="middle" x="4672" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4672" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_system_cpu4_dtb_walker_cache</title>
<g id="a_clust487"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4794,-32C4794,-32 4964,-32 4964,-32 4970,-32 4976,-38 4976,-44 4976,-44 4976,-111 4976,-111 4976,-117 4970,-123 4964,-123 4964,-123 4794,-123 4794,-123 4788,-123 4782,-117 4782,-111 4782,-111 4782,-44 4782,-44 4782,-38 4788,-32 4794,-32"/>
<text text-anchor="middle" x="4879" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4879" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust493" class="cluster">
<title>cluster_system_cpu4_interrupts</title>
<g id="a_clust493"><a xlink:title="clk_domain=system.cpu4.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4390,-163C4390,-163 4680,-163 4680,-163 4686,-163 4692,-169 4692,-175 4692,-175 4692,-242 4692,-242 4692,-248 4686,-254 4680,-254 4680,-254 4390,-254 4390,-254 4384,-254 4378,-248 4378,-242 4378,-242 4378,-175 4378,-175 4378,-169 4384,-163 4390,-163"/>
<text text-anchor="middle" x="4535" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4535" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust495"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu5.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu5.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu5.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5178,-24C5178,-24 6088,-24 6088,-24 6094,-24 6100,-30 6100,-36 6100,-36 6100,-380 6100,-380 6100,-386 6094,-392 6088,-392 6088,-392 5178,-392 5178,-392 5172,-392 5166,-386 5166,-380 5166,-380 5166,-36 5166,-36 5166,-30 5172,-24 5178,-24"/>
<text text-anchor="middle" x="5633" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="5633" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust496" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust496"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5726,-147C5726,-147 6080,-147 6080,-147 6086,-147 6092,-153 6092,-159 6092,-159 6092,-334 6092,-334 6092,-340 6086,-346 6080,-346 6080,-346 5726,-346 5726,-346 5720,-346 5714,-340 5714,-334 5714,-334 5714,-159 5714,-159 5714,-153 5720,-147 5726,-147"/>
<text text-anchor="middle" x="5903" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5903" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust497" class="cluster">
<title>cluster_system_cpu5_mmu_itb</title>
<g id="a_clust497"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5734,-155C5734,-155 5887,-155 5887,-155 5893,-155 5899,-161 5899,-167 5899,-167 5899,-288 5899,-288 5899,-294 5893,-300 5887,-300 5887,-300 5734,-300 5734,-300 5728,-300 5722,-294 5722,-288 5722,-288 5722,-167 5722,-167 5722,-161 5728,-155 5734,-155"/>
<text text-anchor="middle" x="5810.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5810.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust498"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5742,-163C5742,-163 5879,-163 5879,-163 5885,-163 5891,-169 5891,-175 5891,-175 5891,-242 5891,-242 5891,-248 5885,-254 5879,-254 5879,-254 5742,-254 5742,-254 5736,-254 5730,-248 5730,-242 5730,-242 5730,-175 5730,-175 5730,-169 5736,-163 5742,-163"/>
<text text-anchor="middle" x="5810.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5810.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu5_mmu_dtb</title>
<g id="a_clust500"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5919,-155C5919,-155 6072,-155 6072,-155 6078,-155 6084,-161 6084,-167 6084,-167 6084,-288 6084,-288 6084,-294 6078,-300 6072,-300 6072,-300 5919,-300 5919,-300 5913,-300 5907,-294 5907,-288 5907,-288 5907,-167 5907,-167 5907,-161 5913,-155 5919,-155"/>
<text text-anchor="middle" x="5995.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5995.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5927,-163C5927,-163 6064,-163 6064,-163 6070,-163 6076,-169 6076,-175 6076,-175 6076,-242 6076,-242 6076,-248 6070,-254 6064,-254 6064,-254 5927,-254 5927,-254 5921,-254 5915,-248 5915,-242 5915,-242 5915,-175 5915,-175 5915,-169 5921,-163 5927,-163"/>
<text text-anchor="middle" x="5995.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5995.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5186,-32C5186,-32 5356,-32 5356,-32 5362,-32 5368,-38 5368,-44 5368,-44 5368,-111 5368,-111 5368,-117 5362,-123 5356,-123 5356,-123 5186,-123 5186,-123 5180,-123 5174,-117 5174,-111 5174,-111 5174,-44 5174,-44 5174,-38 5180,-32 5186,-32"/>
<text text-anchor="middle" x="5271" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5271" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5388,-32C5388,-32 5558,-32 5558,-32 5564,-32 5570,-38 5570,-44 5570,-44 5570,-111 5570,-111 5570,-117 5564,-123 5558,-123 5558,-123 5388,-123 5388,-123 5382,-123 5376,-117 5376,-111 5376,-111 5376,-44 5376,-44 5376,-38 5382,-32 5388,-32"/>
<text text-anchor="middle" x="5473" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5473" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_system_cpu5_itb_walker_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5601,-32C5601,-32 5771,-32 5771,-32 5777,-32 5783,-38 5783,-44 5783,-44 5783,-111 5783,-111 5783,-117 5777,-123 5771,-123 5771,-123 5601,-123 5601,-123 5595,-123 5589,-117 5589,-111 5589,-111 5589,-44 5589,-44 5589,-38 5595,-32 5601,-32"/>
<text text-anchor="middle" x="5686" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5686" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu5_dtb_walker_cache</title>
<g id="a_clust585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5808,-32C5808,-32 5978,-32 5978,-32 5984,-32 5990,-38 5990,-44 5990,-44 5990,-111 5990,-111 5990,-117 5984,-123 5978,-123 5978,-123 5808,-123 5808,-123 5802,-123 5796,-117 5796,-111 5796,-111 5796,-44 5796,-44 5796,-38 5802,-32 5808,-32"/>
<text text-anchor="middle" x="5893" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5893" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust591" class="cluster">
<title>cluster_system_cpu5_interrupts</title>
<g id="a_clust591"><a xlink:title="clk_domain=system.cpu5.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5404,-163C5404,-163 5694,-163 5694,-163 5700,-163 5706,-169 5706,-175 5706,-175 5706,-242 5706,-242 5706,-248 5700,-254 5694,-254 5694,-254 5404,-254 5404,-254 5398,-254 5392,-248 5392,-242 5392,-242 5392,-175 5392,-175 5392,-169 5398,-163 5404,-163"/>
<text text-anchor="middle" x="5549" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5549" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust593" class="cluster">
<title>cluster_system_cpu6</title>
<g id="a_clust593"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu6.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu6.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu6.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu6.interrupts&#10;isa=system.cpu6.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu6.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu6.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu6.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6192,-24C6192,-24 7102,-24 7102,-24 7108,-24 7114,-30 7114,-36 7114,-36 7114,-380 7114,-380 7114,-386 7108,-392 7102,-392 7102,-392 6192,-392 6192,-392 6186,-392 6180,-386 6180,-380 6180,-380 6180,-36 6180,-36 6180,-30 6186,-24 6192,-24"/>
<text text-anchor="middle" x="6647" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="6647" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust594" class="cluster">
<title>cluster_system_cpu6_mmu</title>
<g id="a_clust594"><a xlink:title="dtb=system.cpu6.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu6.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6740,-147C6740,-147 7094,-147 7094,-147 7100,-147 7106,-153 7106,-159 7106,-159 7106,-334 7106,-334 7106,-340 7100,-346 7094,-346 7094,-346 6740,-346 6740,-346 6734,-346 6728,-340 6728,-334 6728,-334 6728,-159 6728,-159 6728,-153 6734,-147 6740,-147"/>
<text text-anchor="middle" x="6917" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6917" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu6_mmu_itb</title>
<g id="a_clust595"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6748,-155C6748,-155 6901,-155 6901,-155 6907,-155 6913,-161 6913,-167 6913,-167 6913,-288 6913,-288 6913,-294 6907,-300 6901,-300 6901,-300 6748,-300 6748,-300 6742,-300 6736,-294 6736,-288 6736,-288 6736,-167 6736,-167 6736,-161 6742,-155 6748,-155"/>
<text text-anchor="middle" x="6824.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6824.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust596" class="cluster">
<title>cluster_system_cpu6_mmu_itb_walker</title>
<g id="a_clust596"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6756,-163C6756,-163 6893,-163 6893,-163 6899,-163 6905,-169 6905,-175 6905,-175 6905,-242 6905,-242 6905,-248 6899,-254 6893,-254 6893,-254 6756,-254 6756,-254 6750,-254 6744,-248 6744,-242 6744,-242 6744,-175 6744,-175 6744,-169 6750,-163 6756,-163"/>
<text text-anchor="middle" x="6824.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6824.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust598" class="cluster">
<title>cluster_system_cpu6_mmu_dtb</title>
<g id="a_clust598"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6933,-155C6933,-155 7086,-155 7086,-155 7092,-155 7098,-161 7098,-167 7098,-167 7098,-288 7098,-288 7098,-294 7092,-300 7086,-300 7086,-300 6933,-300 6933,-300 6927,-300 6921,-294 6921,-288 6921,-288 6921,-167 6921,-167 6921,-161 6927,-155 6933,-155"/>
<text text-anchor="middle" x="7009.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7009.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_system_cpu6_mmu_dtb_walker</title>
<g id="a_clust599"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6941,-163C6941,-163 7078,-163 7078,-163 7084,-163 7090,-169 7090,-175 7090,-175 7090,-242 7090,-242 7090,-248 7084,-254 7078,-254 7078,-254 6941,-254 6941,-254 6935,-254 6929,-248 6929,-242 6929,-242 6929,-175 6929,-175 6929,-169 6935,-163 6941,-163"/>
<text text-anchor="middle" x="7009.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7009.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu6_icache</title>
<g id="a_clust665"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6200,-32C6200,-32 6370,-32 6370,-32 6376,-32 6382,-38 6382,-44 6382,-44 6382,-111 6382,-111 6382,-117 6376,-123 6370,-123 6370,-123 6200,-123 6200,-123 6194,-123 6188,-117 6188,-111 6188,-111 6188,-44 6188,-44 6188,-38 6194,-32 6200,-32"/>
<text text-anchor="middle" x="6285" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6285" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_system_cpu6_dcache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6402,-32C6402,-32 6572,-32 6572,-32 6578,-32 6584,-38 6584,-44 6584,-44 6584,-111 6584,-111 6584,-117 6578,-123 6572,-123 6572,-123 6402,-123 6402,-123 6396,-123 6390,-117 6390,-111 6390,-111 6390,-44 6390,-44 6390,-38 6396,-32 6402,-32"/>
<text text-anchor="middle" x="6487" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6487" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu6_itb_walker_cache</title>
<g id="a_clust677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6615,-32C6615,-32 6785,-32 6785,-32 6791,-32 6797,-38 6797,-44 6797,-44 6797,-111 6797,-111 6797,-117 6791,-123 6785,-123 6785,-123 6615,-123 6615,-123 6609,-123 6603,-117 6603,-111 6603,-111 6603,-44 6603,-44 6603,-38 6609,-32 6615,-32"/>
<text text-anchor="middle" x="6700" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6700" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu6_dtb_walker_cache</title>
<g id="a_clust683"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6822,-32C6822,-32 6992,-32 6992,-32 6998,-32 7004,-38 7004,-44 7004,-44 7004,-111 7004,-111 7004,-117 6998,-123 6992,-123 6992,-123 6822,-123 6822,-123 6816,-123 6810,-117 6810,-111 6810,-111 6810,-44 6810,-44 6810,-38 6816,-32 6822,-32"/>
<text text-anchor="middle" x="6907" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6907" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu6_interrupts</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu6.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6418,-163C6418,-163 6708,-163 6708,-163 6714,-163 6720,-169 6720,-175 6720,-175 6720,-242 6720,-242 6720,-248 6714,-254 6708,-254 6708,-254 6418,-254 6418,-254 6412,-254 6406,-248 6406,-242 6406,-242 6406,-175 6406,-175 6406,-169 6412,-163 6418,-163"/>
<text text-anchor="middle" x="6563" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6563" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu7</title>
<g id="a_clust691"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu7.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu7.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu7.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu7.interrupts&#10;isa=system.cpu7.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu7.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu7.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu7.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7206,-24C7206,-24 8116,-24 8116,-24 8122,-24 8128,-30 8128,-36 8128,-36 8128,-380 8128,-380 8128,-386 8122,-392 8116,-392 8116,-392 7206,-392 7206,-392 7200,-392 7194,-386 7194,-380 7194,-380 7194,-36 7194,-36 7194,-30 7200,-24 7206,-24"/>
<text text-anchor="middle" x="7661" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="7661" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust692" class="cluster">
<title>cluster_system_cpu7_mmu</title>
<g id="a_clust692"><a xlink:title="dtb=system.cpu7.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu7.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7754,-147C7754,-147 8108,-147 8108,-147 8114,-147 8120,-153 8120,-159 8120,-159 8120,-334 8120,-334 8120,-340 8114,-346 8108,-346 8108,-346 7754,-346 7754,-346 7748,-346 7742,-340 7742,-334 7742,-334 7742,-159 7742,-159 7742,-153 7748,-147 7754,-147"/>
<text text-anchor="middle" x="7931" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7931" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust693" class="cluster">
<title>cluster_system_cpu7_mmu_itb</title>
<g id="a_clust693"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7762,-155C7762,-155 7915,-155 7915,-155 7921,-155 7927,-161 7927,-167 7927,-167 7927,-288 7927,-288 7927,-294 7921,-300 7915,-300 7915,-300 7762,-300 7762,-300 7756,-300 7750,-294 7750,-288 7750,-288 7750,-167 7750,-167 7750,-161 7756,-155 7762,-155"/>
<text text-anchor="middle" x="7838.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7838.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_system_cpu7_mmu_itb_walker</title>
<g id="a_clust694"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7770,-163C7770,-163 7907,-163 7907,-163 7913,-163 7919,-169 7919,-175 7919,-175 7919,-242 7919,-242 7919,-248 7913,-254 7907,-254 7907,-254 7770,-254 7770,-254 7764,-254 7758,-248 7758,-242 7758,-242 7758,-175 7758,-175 7758,-169 7764,-163 7770,-163"/>
<text text-anchor="middle" x="7838.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7838.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust696" class="cluster">
<title>cluster_system_cpu7_mmu_dtb</title>
<g id="a_clust696"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7947,-155C7947,-155 8100,-155 8100,-155 8106,-155 8112,-161 8112,-167 8112,-167 8112,-288 8112,-288 8112,-294 8106,-300 8100,-300 8100,-300 7947,-300 7947,-300 7941,-300 7935,-294 7935,-288 7935,-288 7935,-167 7935,-167 7935,-161 7941,-155 7947,-155"/>
<text text-anchor="middle" x="8023.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="8023.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust697" class="cluster">
<title>cluster_system_cpu7_mmu_dtb_walker</title>
<g id="a_clust697"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7955,-163C7955,-163 8092,-163 8092,-163 8098,-163 8104,-169 8104,-175 8104,-175 8104,-242 8104,-242 8104,-248 8098,-254 8092,-254 8092,-254 7955,-254 7955,-254 7949,-254 7943,-248 7943,-242 7943,-242 7943,-175 7943,-175 7943,-169 7949,-163 7955,-163"/>
<text text-anchor="middle" x="8023.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8023.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu7_icache</title>
<g id="a_clust763"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7214,-32C7214,-32 7384,-32 7384,-32 7390,-32 7396,-38 7396,-44 7396,-44 7396,-111 7396,-111 7396,-117 7390,-123 7384,-123 7384,-123 7214,-123 7214,-123 7208,-123 7202,-117 7202,-111 7202,-111 7202,-44 7202,-44 7202,-38 7208,-32 7214,-32"/>
<text text-anchor="middle" x="7299" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7299" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust769" class="cluster">
<title>cluster_system_cpu7_dcache</title>
<g id="a_clust769"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7416,-32C7416,-32 7586,-32 7586,-32 7592,-32 7598,-38 7598,-44 7598,-44 7598,-111 7598,-111 7598,-117 7592,-123 7586,-123 7586,-123 7416,-123 7416,-123 7410,-123 7404,-117 7404,-111 7404,-111 7404,-44 7404,-44 7404,-38 7410,-32 7416,-32"/>
<text text-anchor="middle" x="7501" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7501" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust775" class="cluster">
<title>cluster_system_cpu7_itb_walker_cache</title>
<g id="a_clust775"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7629,-32C7629,-32 7799,-32 7799,-32 7805,-32 7811,-38 7811,-44 7811,-44 7811,-111 7811,-111 7811,-117 7805,-123 7799,-123 7799,-123 7629,-123 7629,-123 7623,-123 7617,-117 7617,-111 7617,-111 7617,-44 7617,-44 7617,-38 7623,-32 7629,-32"/>
<text text-anchor="middle" x="7714" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7714" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust781" class="cluster">
<title>cluster_system_cpu7_dtb_walker_cache</title>
<g id="a_clust781"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7836,-32C7836,-32 8006,-32 8006,-32 8012,-32 8018,-38 8018,-44 8018,-44 8018,-111 8018,-111 8018,-117 8012,-123 8006,-123 8006,-123 7836,-123 7836,-123 7830,-123 7824,-117 7824,-111 7824,-111 7824,-44 7824,-44 7824,-38 7830,-32 7836,-32"/>
<text text-anchor="middle" x="7921" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7921" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu7_interrupts</title>
<g id="a_clust787"><a xlink:title="clk_domain=system.cpu7.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7432,-163C7432,-163 7722,-163 7722,-163 7728,-163 7734,-169 7734,-175 7734,-175 7734,-242 7734,-242 7734,-248 7728,-254 7722,-254 7722,-254 7432,-254 7432,-254 7426,-254 7420,-248 7420,-242 7420,-242 7420,-175 7420,-175 7420,-169 7426,-163 7432,-163"/>
<text text-anchor="middle" x="7577" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7577" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust793" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust793"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M5051,-400C5051,-400 5303,-400 5303,-400 5309,-400 5315,-406 5315,-412 5315,-412 5315,-479 5315,-479 5315,-485 5309,-491 5303,-491 5303,-491 5051,-491 5051,-491 5045,-491 5039,-485 5039,-479 5039,-479 5039,-412 5039,-412 5039,-406 5045,-400 5051,-400"/>
<text text-anchor="middle" x="5177" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="5177" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust796" class="cluster">
<title>cluster_system_mem_ctrls00</title>
<g id="a_clust796"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls00.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls00.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M8148,-163C8148,-163 8228,-163 8228,-163 8234,-163 8240,-169 8240,-175 8240,-175 8240,-242 8240,-242 8240,-248 8234,-254 8228,-254 8228,-254 8148,-254 8148,-254 8142,-254 8136,-248 8136,-242 8136,-242 8136,-175 8136,-175 8136,-169 8142,-163 8148,-163"/>
<text text-anchor="middle" x="8188" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls00 </text>
<text text-anchor="middle" x="8188" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust800" class="cluster">
<title>cluster_system_mem_ctrls01</title>
<g id="a_clust800"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls01.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls01.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M8260,-163C8260,-163 8340,-163 8340,-163 8346,-163 8352,-169 8352,-175 8352,-175 8352,-242 8352,-242 8352,-248 8346,-254 8340,-254 8340,-254 8260,-254 8260,-254 8254,-254 8248,-248 8248,-242 8248,-242 8248,-175 8248,-175 8248,-169 8254,-163 8260,-163"/>
<text text-anchor="middle" x="8300" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls01 </text>
<text text-anchor="middle" x="8300" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust804" class="cluster">
<title>cluster_system_mem_ctrls02</title>
<g id="a_clust804"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls02.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls02.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M8372,-163C8372,-163 8452,-163 8452,-163 8458,-163 8464,-169 8464,-175 8464,-175 8464,-242 8464,-242 8464,-248 8458,-254 8452,-254 8452,-254 8372,-254 8372,-254 8366,-254 8360,-248 8360,-242 8360,-242 8360,-175 8360,-175 8360,-169 8366,-163 8372,-163"/>
<text text-anchor="middle" x="8412" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls02 </text>
<text text-anchor="middle" x="8412" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust808" class="cluster">
<title>cluster_system_mem_ctrls03</title>
<g id="a_clust808"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls03.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls03.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M8484,-163C8484,-163 8564,-163 8564,-163 8570,-163 8576,-169 8576,-175 8576,-175 8576,-242 8576,-242 8576,-248 8570,-254 8564,-254 8564,-254 8484,-254 8484,-254 8478,-254 8472,-248 8472,-242 8472,-242 8472,-175 8472,-175 8472,-169 8478,-163 8484,-163"/>
<text text-anchor="middle" x="8524" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls03 </text>
<text text-anchor="middle" x="8524" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust812" class="cluster">
<title>cluster_system_mem_ctrls04</title>
<g id="a_clust812"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls04.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls04.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M8596,-163C8596,-163 8676,-163 8676,-163 8682,-163 8688,-169 8688,-175 8688,-175 8688,-242 8688,-242 8688,-248 8682,-254 8676,-254 8676,-254 8596,-254 8596,-254 8590,-254 8584,-248 8584,-242 8584,-242 8584,-175 8584,-175 8584,-169 8590,-163 8596,-163"/>
<text text-anchor="middle" x="8636" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls04 </text>
<text text-anchor="middle" x="8636" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust816" class="cluster">
<title>cluster_system_mem_ctrls05</title>
<g id="a_clust816"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls05.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls05.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M8708,-163C8708,-163 8788,-163 8788,-163 8794,-163 8800,-169 8800,-175 8800,-175 8800,-242 8800,-242 8800,-248 8794,-254 8788,-254 8788,-254 8708,-254 8708,-254 8702,-254 8696,-248 8696,-242 8696,-242 8696,-175 8696,-175 8696,-169 8702,-163 8708,-163"/>
<text text-anchor="middle" x="8748" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls05 </text>
<text text-anchor="middle" x="8748" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust820" class="cluster">
<title>cluster_system_mem_ctrls06</title>
<g id="a_clust820"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls06.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls06.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M8820,-163C8820,-163 8900,-163 8900,-163 8906,-163 8912,-169 8912,-175 8912,-175 8912,-242 8912,-242 8912,-248 8906,-254 8900,-254 8900,-254 8820,-254 8820,-254 8814,-254 8808,-248 8808,-242 8808,-242 8808,-175 8808,-175 8808,-169 8814,-163 8820,-163"/>
<text text-anchor="middle" x="8860" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls06 </text>
<text text-anchor="middle" x="8860" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust824" class="cluster">
<title>cluster_system_mem_ctrls07</title>
<g id="a_clust824"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls07.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls07.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M8932,-163C8932,-163 9012,-163 9012,-163 9018,-163 9024,-169 9024,-175 9024,-175 9024,-242 9024,-242 9024,-248 9018,-254 9012,-254 9012,-254 8932,-254 8932,-254 8926,-254 8920,-248 8920,-242 8920,-242 8920,-175 8920,-175 8920,-169 8926,-163 8932,-163"/>
<text text-anchor="middle" x="8972" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls07 </text>
<text text-anchor="middle" x="8972" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust828" class="cluster">
<title>cluster_system_mem_ctrls08</title>
<g id="a_clust828"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls08.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls08.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M9044,-163C9044,-163 9124,-163 9124,-163 9130,-163 9136,-169 9136,-175 9136,-175 9136,-242 9136,-242 9136,-248 9130,-254 9124,-254 9124,-254 9044,-254 9044,-254 9038,-254 9032,-248 9032,-242 9032,-242 9032,-175 9032,-175 9032,-169 9038,-163 9044,-163"/>
<text text-anchor="middle" x="9084" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls08 </text>
<text text-anchor="middle" x="9084" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust832" class="cluster">
<title>cluster_system_mem_ctrls09</title>
<g id="a_clust832"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls09.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls09.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M9156,-163C9156,-163 9236,-163 9236,-163 9242,-163 9248,-169 9248,-175 9248,-175 9248,-242 9248,-242 9248,-248 9242,-254 9236,-254 9236,-254 9156,-254 9156,-254 9150,-254 9144,-248 9144,-242 9144,-242 9144,-175 9144,-175 9144,-169 9150,-163 9156,-163"/>
<text text-anchor="middle" x="9196" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls09 </text>
<text text-anchor="middle" x="9196" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust836" class="cluster">
<title>cluster_system_mem_ctrls10</title>
<g id="a_clust836"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls10.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls10.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M9268,-163C9268,-163 9348,-163 9348,-163 9354,-163 9360,-169 9360,-175 9360,-175 9360,-242 9360,-242 9360,-248 9354,-254 9348,-254 9348,-254 9268,-254 9268,-254 9262,-254 9256,-248 9256,-242 9256,-242 9256,-175 9256,-175 9256,-169 9262,-163 9268,-163"/>
<text text-anchor="middle" x="9308" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls10 </text>
<text text-anchor="middle" x="9308" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust840" class="cluster">
<title>cluster_system_mem_ctrls11</title>
<g id="a_clust840"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls11.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls11.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M9380,-163C9380,-163 9459,-163 9459,-163 9465,-163 9471,-169 9471,-175 9471,-175 9471,-242 9471,-242 9471,-248 9465,-254 9459,-254 9459,-254 9380,-254 9380,-254 9374,-254 9368,-248 9368,-242 9368,-242 9368,-175 9368,-175 9368,-169 9374,-163 9380,-163"/>
<text text-anchor="middle" x="9419.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls11 </text>
<text text-anchor="middle" x="9419.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust844" class="cluster">
<title>cluster_system_mem_ctrls12</title>
<g id="a_clust844"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls12.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls12.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M9491,-163C9491,-163 9571,-163 9571,-163 9577,-163 9583,-169 9583,-175 9583,-175 9583,-242 9583,-242 9583,-248 9577,-254 9571,-254 9571,-254 9491,-254 9491,-254 9485,-254 9479,-248 9479,-242 9479,-242 9479,-175 9479,-175 9479,-169 9485,-163 9491,-163"/>
<text text-anchor="middle" x="9531" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls12 </text>
<text text-anchor="middle" x="9531" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust848" class="cluster">
<title>cluster_system_mem_ctrls13</title>
<g id="a_clust848"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls13.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls13.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M9603,-163C9603,-163 9683,-163 9683,-163 9689,-163 9695,-169 9695,-175 9695,-175 9695,-242 9695,-242 9695,-248 9689,-254 9683,-254 9683,-254 9603,-254 9603,-254 9597,-254 9591,-248 9591,-242 9591,-242 9591,-175 9591,-175 9591,-169 9597,-163 9603,-163"/>
<text text-anchor="middle" x="9643" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls13 </text>
<text text-anchor="middle" x="9643" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust852" class="cluster">
<title>cluster_system_mem_ctrls14</title>
<g id="a_clust852"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls14.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls14.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M9715,-163C9715,-163 9795,-163 9795,-163 9801,-163 9807,-169 9807,-175 9807,-175 9807,-242 9807,-242 9807,-248 9801,-254 9795,-254 9795,-254 9715,-254 9715,-254 9709,-254 9703,-248 9703,-242 9703,-242 9703,-175 9703,-175 9703,-169 9709,-163 9715,-163"/>
<text text-anchor="middle" x="9755" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls14 </text>
<text text-anchor="middle" x="9755" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust856" class="cluster">
<title>cluster_system_mem_ctrls15</title>
<g id="a_clust856"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls15.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls15.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M9827,-163C9827,-163 9907,-163 9907,-163 9913,-163 9919,-169 9919,-175 9919,-175 9919,-242 9919,-242 9919,-248 9913,-254 9907,-254 9907,-254 9827,-254 9827,-254 9821,-254 9815,-248 9815,-242 9815,-242 9815,-175 9815,-175 9815,-169 9821,-163 9827,-163"/>
<text text-anchor="middle" x="9867" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls15 </text>
<text text-anchor="middle" x="9867" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M5069,-539.5C5069,-539.5 5141,-539.5 5141,-539.5 5147,-539.5 5153,-545.5 5153,-551.5 5153,-551.5 5153,-563.5 5153,-563.5 5153,-569.5 5147,-575.5 5141,-575.5 5141,-575.5 5069,-575.5 5069,-575.5 5063,-575.5 5057,-569.5 5057,-563.5 5057,-563.5 5057,-551.5 5057,-551.5 5057,-545.5 5063,-539.5 5069,-539.5"/>
<text text-anchor="middle" x="5105" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node122" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5059,-408.5C5059,-408.5 5151,-408.5 5151,-408.5 5157,-408.5 5163,-414.5 5163,-420.5 5163,-420.5 5163,-432.5 5163,-432.5 5163,-438.5 5157,-444.5 5151,-444.5 5151,-444.5 5059,-444.5 5059,-444.5 5053,-444.5 5047,-438.5 5047,-432.5 5047,-432.5 5047,-420.5 5047,-420.5 5047,-414.5 5053,-408.5 5059,-408.5"/>
<text text-anchor="middle" x="5105" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M5105,-539.285C5105,-517.3856 5105,-480.3861 5105,-454.7663"/>
<polygon fill="#000000" stroke="#000000" points="5108.5001,-454.5603 5105,-444.5603 5101.5001,-454.5603 5108.5001,-454.5603"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M116,-171.5C116,-171.5 184,-171.5 184,-171.5 190,-171.5 196,-177.5 196,-183.5 196,-183.5 196,-195.5 196,-195.5 196,-201.5 190,-207.5 184,-207.5 184,-207.5 116,-207.5 116,-207.5 110,-207.5 104,-201.5 104,-195.5 104,-195.5 104,-183.5 104,-183.5 104,-177.5 110,-171.5 116,-171.5"/>
<text text-anchor="middle" x="150" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M226,-40.5C226,-40.5 278,-40.5 278,-40.5 284,-40.5 290,-46.5 290,-52.5 290,-52.5 290,-64.5 290,-64.5 290,-70.5 284,-76.5 278,-76.5 278,-76.5 226,-76.5 226,-76.5 220,-76.5 214,-70.5 214,-64.5 214,-64.5 214,-52.5 214,-52.5 214,-46.5 220,-40.5 226,-40.5"/>
<text text-anchor="middle" x="252" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M165.4801,-171.3982C176.673,-158.1627 192.0417,-139.6837 205,-123 214.6432,-110.5845 224.9708,-96.5044 233.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="236.3488,-86.6821 239.3226,-76.5132 230.6564,-82.6081 236.3488,-86.6821"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M226,-171.5C226,-171.5 300,-171.5 300,-171.5 306,-171.5 312,-177.5 312,-183.5 312,-183.5 312,-195.5 312,-195.5 312,-201.5 306,-207.5 300,-207.5 300,-207.5 226,-207.5 226,-207.5 220,-207.5 214,-201.5 214,-195.5 214,-195.5 214,-183.5 214,-183.5 214,-177.5 220,-171.5 226,-171.5"/>
<text text-anchor="middle" x="263" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M428,-40.5C428,-40.5 480,-40.5 480,-40.5 486,-40.5 492,-46.5 492,-52.5 492,-52.5 492,-64.5 492,-64.5 492,-70.5 486,-76.5 480,-76.5 480,-76.5 428,-76.5 428,-76.5 422,-76.5 416,-70.5 416,-64.5 416,-64.5 416,-52.5 416,-52.5 416,-46.5 422,-40.5 428,-40.5"/>
<text text-anchor="middle" x="454" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M282.3438,-171.4969C292.348,-163.0156 305.1368,-153.3834 318,-147 354.6982,-128.7885 373.2391,-146.2082 407,-123 420.8228,-113.4978 432.0828,-98.5584 440.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="443.1647,-87.1631 445.1475,-76.7554 437.1072,-83.6549 443.1647,-87.1631"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M680,-171.5C680,-171.5 710,-171.5 710,-171.5 716,-171.5 722,-177.5 722,-183.5 722,-183.5 722,-195.5 722,-195.5 722,-201.5 716,-207.5 710,-207.5 710,-207.5 680,-207.5 680,-207.5 674,-207.5 668,-201.5 668,-195.5 668,-195.5 668,-183.5 668,-183.5 668,-177.5 674,-171.5 680,-171.5"/>
<text text-anchor="middle" x="695" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M641,-40.5C641,-40.5 693,-40.5 693,-40.5 699,-40.5 705,-46.5 705,-52.5 705,-52.5 705,-64.5 705,-64.5 705,-70.5 699,-76.5 693,-76.5 693,-76.5 641,-76.5 641,-76.5 635,-76.5 629,-70.5 629,-64.5 629,-64.5 629,-52.5 629,-52.5 629,-46.5 635,-40.5 641,-40.5"/>
<text text-anchor="middle" x="667" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M691.1067,-171.285C686.405,-149.2878 678.447,-112.0554 672.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="676.3732,-85.6078 670.8602,-76.5603 669.5278,-87.071 676.3732,-85.6078"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M865,-171.5C865,-171.5 895,-171.5 895,-171.5 901,-171.5 907,-177.5 907,-183.5 907,-183.5 907,-195.5 907,-195.5 907,-201.5 901,-207.5 895,-207.5 895,-207.5 865,-207.5 865,-207.5 859,-207.5 853,-201.5 853,-195.5 853,-195.5 853,-183.5 853,-183.5 853,-177.5 859,-171.5 865,-171.5"/>
<text text-anchor="middle" x="880" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M848,-40.5C848,-40.5 900,-40.5 900,-40.5 906,-40.5 912,-46.5 912,-52.5 912,-52.5 912,-64.5 912,-64.5 912,-70.5 906,-76.5 900,-76.5 900,-76.5 848,-76.5 848,-76.5 842,-76.5 836,-70.5 836,-64.5 836,-64.5 836,-52.5 836,-52.5 836,-46.5 842,-40.5 848,-40.5"/>
<text text-anchor="middle" x="874" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M879.1657,-171.285C878.1627,-149.3856 876.4681,-112.3861 875.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="878.7812,-86.3896 874.8272,-76.5603 871.7885,-86.71 878.7812,-86.3896"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M124,-40.5C124,-40.5 184,-40.5 184,-40.5 190,-40.5 196,-46.5 196,-52.5 196,-52.5 196,-64.5 196,-64.5 196,-70.5 190,-76.5 184,-76.5 184,-76.5 124,-76.5 124,-76.5 118,-76.5 112,-70.5 112,-64.5 112,-64.5 112,-52.5 112,-52.5 112,-46.5 118,-40.5 124,-40.5"/>
<text text-anchor="middle" x="154" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M326,-40.5C326,-40.5 386,-40.5 386,-40.5 392,-40.5 398,-46.5 398,-52.5 398,-52.5 398,-64.5 398,-64.5 398,-70.5 392,-76.5 386,-76.5 386,-76.5 326,-76.5 326,-76.5 320,-76.5 314,-70.5 314,-64.5 314,-64.5 314,-52.5 314,-52.5 314,-46.5 320,-40.5 326,-40.5"/>
<text text-anchor="middle" x="356" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M539,-40.5C539,-40.5 599,-40.5 599,-40.5 605,-40.5 611,-46.5 611,-52.5 611,-52.5 611,-64.5 611,-64.5 611,-70.5 605,-76.5 599,-76.5 599,-76.5 539,-76.5 539,-76.5 533,-76.5 527,-70.5 527,-64.5 527,-64.5 527,-52.5 527,-52.5 527,-46.5 533,-40.5 539,-40.5"/>
<text text-anchor="middle" x="569" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M746,-40.5C746,-40.5 806,-40.5 806,-40.5 812,-40.5 818,-46.5 818,-52.5 818,-52.5 818,-64.5 818,-64.5 818,-70.5 812,-76.5 806,-76.5 806,-76.5 746,-76.5 746,-76.5 740,-76.5 734,-70.5 734,-64.5 734,-64.5 734,-52.5 734,-52.5 734,-46.5 740,-40.5 746,-40.5"/>
<text text-anchor="middle" x="776" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M342.5,-171.5C342.5,-171.5 419.5,-171.5 419.5,-171.5 425.5,-171.5 431.5,-177.5 431.5,-183.5 431.5,-183.5 431.5,-195.5 431.5,-195.5 431.5,-201.5 425.5,-207.5 419.5,-207.5 419.5,-207.5 342.5,-207.5 342.5,-207.5 336.5,-207.5 330.5,-201.5 330.5,-195.5 330.5,-195.5 330.5,-183.5 330.5,-183.5 330.5,-177.5 336.5,-171.5 342.5,-171.5"/>
<text text-anchor="middle" x="381" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M534,-171.5C534,-171.5 616,-171.5 616,-171.5 622,-171.5 628,-177.5 628,-183.5 628,-183.5 628,-195.5 628,-195.5 628,-201.5 622,-207.5 616,-207.5 616,-207.5 534,-207.5 534,-207.5 528,-207.5 522,-201.5 522,-195.5 522,-195.5 522,-183.5 522,-183.5 522,-177.5 528,-171.5 534,-171.5"/>
<text text-anchor="middle" x="575" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M462,-171.5C462,-171.5 492,-171.5 492,-171.5 498,-171.5 504,-177.5 504,-183.5 504,-183.5 504,-195.5 504,-195.5 504,-201.5 498,-207.5 492,-207.5 492,-207.5 462,-207.5 462,-207.5 456,-207.5 450,-201.5 450,-195.5 450,-195.5 450,-183.5 450,-183.5 450,-177.5 456,-171.5 462,-171.5"/>
<text text-anchor="middle" x="477" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1130,-171.5C1130,-171.5 1198,-171.5 1198,-171.5 1204,-171.5 1210,-177.5 1210,-183.5 1210,-183.5 1210,-195.5 1210,-195.5 1210,-201.5 1204,-207.5 1198,-207.5 1198,-207.5 1130,-207.5 1130,-207.5 1124,-207.5 1118,-201.5 1118,-195.5 1118,-195.5 1118,-183.5 1118,-183.5 1118,-177.5 1124,-171.5 1130,-171.5"/>
<text text-anchor="middle" x="1164" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1240,-40.5C1240,-40.5 1292,-40.5 1292,-40.5 1298,-40.5 1304,-46.5 1304,-52.5 1304,-52.5 1304,-64.5 1304,-64.5 1304,-70.5 1298,-76.5 1292,-76.5 1292,-76.5 1240,-76.5 1240,-76.5 1234,-76.5 1228,-70.5 1228,-64.5 1228,-64.5 1228,-52.5 1228,-52.5 1228,-46.5 1234,-40.5 1240,-40.5"/>
<text text-anchor="middle" x="1266" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1179.4801,-171.3982C1190.673,-158.1627 1206.0417,-139.6837 1219,-123 1228.6432,-110.5845 1238.9708,-96.5044 1247.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="1250.3488,-86.6821 1253.3226,-76.5132 1244.6564,-82.6081 1250.3488,-86.6821"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1240,-171.5C1240,-171.5 1314,-171.5 1314,-171.5 1320,-171.5 1326,-177.5 1326,-183.5 1326,-183.5 1326,-195.5 1326,-195.5 1326,-201.5 1320,-207.5 1314,-207.5 1314,-207.5 1240,-207.5 1240,-207.5 1234,-207.5 1228,-201.5 1228,-195.5 1228,-195.5 1228,-183.5 1228,-183.5 1228,-177.5 1234,-171.5 1240,-171.5"/>
<text text-anchor="middle" x="1277" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1442,-40.5C1442,-40.5 1494,-40.5 1494,-40.5 1500,-40.5 1506,-46.5 1506,-52.5 1506,-52.5 1506,-64.5 1506,-64.5 1506,-70.5 1500,-76.5 1494,-76.5 1494,-76.5 1442,-76.5 1442,-76.5 1436,-76.5 1430,-70.5 1430,-64.5 1430,-64.5 1430,-52.5 1430,-52.5 1430,-46.5 1436,-40.5 1442,-40.5"/>
<text text-anchor="middle" x="1468" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1296.3438,-171.4969C1306.348,-163.0156 1319.1368,-153.3834 1332,-147 1368.6982,-128.7885 1387.2391,-146.2082 1421,-123 1434.8228,-113.4978 1446.0828,-98.5584 1454.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="1457.1647,-87.1631 1459.1475,-76.7554 1451.1072,-83.6549 1457.1647,-87.1631"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1694,-171.5C1694,-171.5 1724,-171.5 1724,-171.5 1730,-171.5 1736,-177.5 1736,-183.5 1736,-183.5 1736,-195.5 1736,-195.5 1736,-201.5 1730,-207.5 1724,-207.5 1724,-207.5 1694,-207.5 1694,-207.5 1688,-207.5 1682,-201.5 1682,-195.5 1682,-195.5 1682,-183.5 1682,-183.5 1682,-177.5 1688,-171.5 1694,-171.5"/>
<text text-anchor="middle" x="1709" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1655,-40.5C1655,-40.5 1707,-40.5 1707,-40.5 1713,-40.5 1719,-46.5 1719,-52.5 1719,-52.5 1719,-64.5 1719,-64.5 1719,-70.5 1713,-76.5 1707,-76.5 1707,-76.5 1655,-76.5 1655,-76.5 1649,-76.5 1643,-70.5 1643,-64.5 1643,-64.5 1643,-52.5 1643,-52.5 1643,-46.5 1649,-40.5 1655,-40.5"/>
<text text-anchor="middle" x="1681" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1705.1067,-171.285C1700.405,-149.2878 1692.447,-112.0554 1686.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1690.3732,-85.6078 1684.8602,-76.5603 1683.5278,-87.071 1690.3732,-85.6078"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1879,-171.5C1879,-171.5 1909,-171.5 1909,-171.5 1915,-171.5 1921,-177.5 1921,-183.5 1921,-183.5 1921,-195.5 1921,-195.5 1921,-201.5 1915,-207.5 1909,-207.5 1909,-207.5 1879,-207.5 1879,-207.5 1873,-207.5 1867,-201.5 1867,-195.5 1867,-195.5 1867,-183.5 1867,-183.5 1867,-177.5 1873,-171.5 1879,-171.5"/>
<text text-anchor="middle" x="1894" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1862,-40.5C1862,-40.5 1914,-40.5 1914,-40.5 1920,-40.5 1926,-46.5 1926,-52.5 1926,-52.5 1926,-64.5 1926,-64.5 1926,-70.5 1920,-76.5 1914,-76.5 1914,-76.5 1862,-76.5 1862,-76.5 1856,-76.5 1850,-70.5 1850,-64.5 1850,-64.5 1850,-52.5 1850,-52.5 1850,-46.5 1856,-40.5 1862,-40.5"/>
<text text-anchor="middle" x="1888" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1893.1657,-171.285C1892.1627,-149.3856 1890.4681,-112.3861 1889.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1892.7812,-86.3896 1888.8272,-76.5603 1885.7885,-86.71 1892.7812,-86.3896"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1138,-40.5C1138,-40.5 1198,-40.5 1198,-40.5 1204,-40.5 1210,-46.5 1210,-52.5 1210,-52.5 1210,-64.5 1210,-64.5 1210,-70.5 1204,-76.5 1198,-76.5 1198,-76.5 1138,-76.5 1138,-76.5 1132,-76.5 1126,-70.5 1126,-64.5 1126,-64.5 1126,-52.5 1126,-52.5 1126,-46.5 1132,-40.5 1138,-40.5"/>
<text text-anchor="middle" x="1168" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1340,-40.5C1340,-40.5 1400,-40.5 1400,-40.5 1406,-40.5 1412,-46.5 1412,-52.5 1412,-52.5 1412,-64.5 1412,-64.5 1412,-70.5 1406,-76.5 1400,-76.5 1400,-76.5 1340,-76.5 1340,-76.5 1334,-76.5 1328,-70.5 1328,-64.5 1328,-64.5 1328,-52.5 1328,-52.5 1328,-46.5 1334,-40.5 1340,-40.5"/>
<text text-anchor="middle" x="1370" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1553,-40.5C1553,-40.5 1613,-40.5 1613,-40.5 1619,-40.5 1625,-46.5 1625,-52.5 1625,-52.5 1625,-64.5 1625,-64.5 1625,-70.5 1619,-76.5 1613,-76.5 1613,-76.5 1553,-76.5 1553,-76.5 1547,-76.5 1541,-70.5 1541,-64.5 1541,-64.5 1541,-52.5 1541,-52.5 1541,-46.5 1547,-40.5 1553,-40.5"/>
<text text-anchor="middle" x="1583" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1760,-40.5C1760,-40.5 1820,-40.5 1820,-40.5 1826,-40.5 1832,-46.5 1832,-52.5 1832,-52.5 1832,-64.5 1832,-64.5 1832,-70.5 1826,-76.5 1820,-76.5 1820,-76.5 1760,-76.5 1760,-76.5 1754,-76.5 1748,-70.5 1748,-64.5 1748,-64.5 1748,-52.5 1748,-52.5 1748,-46.5 1754,-40.5 1760,-40.5"/>
<text text-anchor="middle" x="1790" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1356.5,-171.5C1356.5,-171.5 1433.5,-171.5 1433.5,-171.5 1439.5,-171.5 1445.5,-177.5 1445.5,-183.5 1445.5,-183.5 1445.5,-195.5 1445.5,-195.5 1445.5,-201.5 1439.5,-207.5 1433.5,-207.5 1433.5,-207.5 1356.5,-207.5 1356.5,-207.5 1350.5,-207.5 1344.5,-201.5 1344.5,-195.5 1344.5,-195.5 1344.5,-183.5 1344.5,-183.5 1344.5,-177.5 1350.5,-171.5 1356.5,-171.5"/>
<text text-anchor="middle" x="1395" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1548,-171.5C1548,-171.5 1630,-171.5 1630,-171.5 1636,-171.5 1642,-177.5 1642,-183.5 1642,-183.5 1642,-195.5 1642,-195.5 1642,-201.5 1636,-207.5 1630,-207.5 1630,-207.5 1548,-207.5 1548,-207.5 1542,-207.5 1536,-201.5 1536,-195.5 1536,-195.5 1536,-183.5 1536,-183.5 1536,-177.5 1542,-171.5 1548,-171.5"/>
<text text-anchor="middle" x="1589" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1476,-171.5C1476,-171.5 1506,-171.5 1506,-171.5 1512,-171.5 1518,-177.5 1518,-183.5 1518,-183.5 1518,-195.5 1518,-195.5 1518,-201.5 1512,-207.5 1506,-207.5 1506,-207.5 1476,-207.5 1476,-207.5 1470,-207.5 1464,-201.5 1464,-195.5 1464,-195.5 1464,-183.5 1464,-183.5 1464,-177.5 1470,-171.5 1476,-171.5"/>
<text text-anchor="middle" x="1491" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2144,-171.5C2144,-171.5 2212,-171.5 2212,-171.5 2218,-171.5 2224,-177.5 2224,-183.5 2224,-183.5 2224,-195.5 2224,-195.5 2224,-201.5 2218,-207.5 2212,-207.5 2212,-207.5 2144,-207.5 2144,-207.5 2138,-207.5 2132,-201.5 2132,-195.5 2132,-195.5 2132,-183.5 2132,-183.5 2132,-177.5 2138,-171.5 2144,-171.5"/>
<text text-anchor="middle" x="2178" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2254,-40.5C2254,-40.5 2306,-40.5 2306,-40.5 2312,-40.5 2318,-46.5 2318,-52.5 2318,-52.5 2318,-64.5 2318,-64.5 2318,-70.5 2312,-76.5 2306,-76.5 2306,-76.5 2254,-76.5 2254,-76.5 2248,-76.5 2242,-70.5 2242,-64.5 2242,-64.5 2242,-52.5 2242,-52.5 2242,-46.5 2248,-40.5 2254,-40.5"/>
<text text-anchor="middle" x="2280" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2193.4801,-171.3982C2204.673,-158.1627 2220.0417,-139.6837 2233,-123 2242.6432,-110.5845 2252.9708,-96.5044 2261.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="2264.3488,-86.6821 2267.3226,-76.5132 2258.6564,-82.6081 2264.3488,-86.6821"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2254,-171.5C2254,-171.5 2328,-171.5 2328,-171.5 2334,-171.5 2340,-177.5 2340,-183.5 2340,-183.5 2340,-195.5 2340,-195.5 2340,-201.5 2334,-207.5 2328,-207.5 2328,-207.5 2254,-207.5 2254,-207.5 2248,-207.5 2242,-201.5 2242,-195.5 2242,-195.5 2242,-183.5 2242,-183.5 2242,-177.5 2248,-171.5 2254,-171.5"/>
<text text-anchor="middle" x="2291" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2456,-40.5C2456,-40.5 2508,-40.5 2508,-40.5 2514,-40.5 2520,-46.5 2520,-52.5 2520,-52.5 2520,-64.5 2520,-64.5 2520,-70.5 2514,-76.5 2508,-76.5 2508,-76.5 2456,-76.5 2456,-76.5 2450,-76.5 2444,-70.5 2444,-64.5 2444,-64.5 2444,-52.5 2444,-52.5 2444,-46.5 2450,-40.5 2456,-40.5"/>
<text text-anchor="middle" x="2482" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2310.3438,-171.4969C2320.348,-163.0156 2333.1368,-153.3834 2346,-147 2382.6982,-128.7885 2401.2391,-146.2082 2435,-123 2448.8228,-113.4978 2460.0828,-98.5584 2468.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="2471.1647,-87.1631 2473.1475,-76.7554 2465.1072,-83.6549 2471.1647,-87.1631"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2708,-171.5C2708,-171.5 2738,-171.5 2738,-171.5 2744,-171.5 2750,-177.5 2750,-183.5 2750,-183.5 2750,-195.5 2750,-195.5 2750,-201.5 2744,-207.5 2738,-207.5 2738,-207.5 2708,-207.5 2708,-207.5 2702,-207.5 2696,-201.5 2696,-195.5 2696,-195.5 2696,-183.5 2696,-183.5 2696,-177.5 2702,-171.5 2708,-171.5"/>
<text text-anchor="middle" x="2723" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2669,-40.5C2669,-40.5 2721,-40.5 2721,-40.5 2727,-40.5 2733,-46.5 2733,-52.5 2733,-52.5 2733,-64.5 2733,-64.5 2733,-70.5 2727,-76.5 2721,-76.5 2721,-76.5 2669,-76.5 2669,-76.5 2663,-76.5 2657,-70.5 2657,-64.5 2657,-64.5 2657,-52.5 2657,-52.5 2657,-46.5 2663,-40.5 2669,-40.5"/>
<text text-anchor="middle" x="2695" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2719.1067,-171.285C2714.405,-149.2878 2706.447,-112.0554 2700.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2704.3732,-85.6078 2698.8602,-76.5603 2697.5278,-87.071 2704.3732,-85.6078"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2893,-171.5C2893,-171.5 2923,-171.5 2923,-171.5 2929,-171.5 2935,-177.5 2935,-183.5 2935,-183.5 2935,-195.5 2935,-195.5 2935,-201.5 2929,-207.5 2923,-207.5 2923,-207.5 2893,-207.5 2893,-207.5 2887,-207.5 2881,-201.5 2881,-195.5 2881,-195.5 2881,-183.5 2881,-183.5 2881,-177.5 2887,-171.5 2893,-171.5"/>
<text text-anchor="middle" x="2908" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2876,-40.5C2876,-40.5 2928,-40.5 2928,-40.5 2934,-40.5 2940,-46.5 2940,-52.5 2940,-52.5 2940,-64.5 2940,-64.5 2940,-70.5 2934,-76.5 2928,-76.5 2928,-76.5 2876,-76.5 2876,-76.5 2870,-76.5 2864,-70.5 2864,-64.5 2864,-64.5 2864,-52.5 2864,-52.5 2864,-46.5 2870,-40.5 2876,-40.5"/>
<text text-anchor="middle" x="2902" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2907.1657,-171.285C2906.1627,-149.3856 2904.4681,-112.3861 2903.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="2906.7812,-86.3896 2902.8272,-76.5603 2899.7885,-86.71 2906.7812,-86.3896"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2152,-40.5C2152,-40.5 2212,-40.5 2212,-40.5 2218,-40.5 2224,-46.5 2224,-52.5 2224,-52.5 2224,-64.5 2224,-64.5 2224,-70.5 2218,-76.5 2212,-76.5 2212,-76.5 2152,-76.5 2152,-76.5 2146,-76.5 2140,-70.5 2140,-64.5 2140,-64.5 2140,-52.5 2140,-52.5 2140,-46.5 2146,-40.5 2152,-40.5"/>
<text text-anchor="middle" x="2182" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2354,-40.5C2354,-40.5 2414,-40.5 2414,-40.5 2420,-40.5 2426,-46.5 2426,-52.5 2426,-52.5 2426,-64.5 2426,-64.5 2426,-70.5 2420,-76.5 2414,-76.5 2414,-76.5 2354,-76.5 2354,-76.5 2348,-76.5 2342,-70.5 2342,-64.5 2342,-64.5 2342,-52.5 2342,-52.5 2342,-46.5 2348,-40.5 2354,-40.5"/>
<text text-anchor="middle" x="2384" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2567,-40.5C2567,-40.5 2627,-40.5 2627,-40.5 2633,-40.5 2639,-46.5 2639,-52.5 2639,-52.5 2639,-64.5 2639,-64.5 2639,-70.5 2633,-76.5 2627,-76.5 2627,-76.5 2567,-76.5 2567,-76.5 2561,-76.5 2555,-70.5 2555,-64.5 2555,-64.5 2555,-52.5 2555,-52.5 2555,-46.5 2561,-40.5 2567,-40.5"/>
<text text-anchor="middle" x="2597" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2774,-40.5C2774,-40.5 2834,-40.5 2834,-40.5 2840,-40.5 2846,-46.5 2846,-52.5 2846,-52.5 2846,-64.5 2846,-64.5 2846,-70.5 2840,-76.5 2834,-76.5 2834,-76.5 2774,-76.5 2774,-76.5 2768,-76.5 2762,-70.5 2762,-64.5 2762,-64.5 2762,-52.5 2762,-52.5 2762,-46.5 2768,-40.5 2774,-40.5"/>
<text text-anchor="middle" x="2804" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2370.5,-171.5C2370.5,-171.5 2447.5,-171.5 2447.5,-171.5 2453.5,-171.5 2459.5,-177.5 2459.5,-183.5 2459.5,-183.5 2459.5,-195.5 2459.5,-195.5 2459.5,-201.5 2453.5,-207.5 2447.5,-207.5 2447.5,-207.5 2370.5,-207.5 2370.5,-207.5 2364.5,-207.5 2358.5,-201.5 2358.5,-195.5 2358.5,-195.5 2358.5,-183.5 2358.5,-183.5 2358.5,-177.5 2364.5,-171.5 2370.5,-171.5"/>
<text text-anchor="middle" x="2409" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2562,-171.5C2562,-171.5 2644,-171.5 2644,-171.5 2650,-171.5 2656,-177.5 2656,-183.5 2656,-183.5 2656,-195.5 2656,-195.5 2656,-201.5 2650,-207.5 2644,-207.5 2644,-207.5 2562,-207.5 2562,-207.5 2556,-207.5 2550,-201.5 2550,-195.5 2550,-195.5 2550,-183.5 2550,-183.5 2550,-177.5 2556,-171.5 2562,-171.5"/>
<text text-anchor="middle" x="2603" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2490,-171.5C2490,-171.5 2520,-171.5 2520,-171.5 2526,-171.5 2532,-177.5 2532,-183.5 2532,-183.5 2532,-195.5 2532,-195.5 2532,-201.5 2526,-207.5 2520,-207.5 2520,-207.5 2490,-207.5 2490,-207.5 2484,-207.5 2478,-201.5 2478,-195.5 2478,-195.5 2478,-183.5 2478,-183.5 2478,-177.5 2484,-171.5 2490,-171.5"/>
<text text-anchor="middle" x="2505" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3158,-171.5C3158,-171.5 3226,-171.5 3226,-171.5 3232,-171.5 3238,-177.5 3238,-183.5 3238,-183.5 3238,-195.5 3238,-195.5 3238,-201.5 3232,-207.5 3226,-207.5 3226,-207.5 3158,-207.5 3158,-207.5 3152,-207.5 3146,-201.5 3146,-195.5 3146,-195.5 3146,-183.5 3146,-183.5 3146,-177.5 3152,-171.5 3158,-171.5"/>
<text text-anchor="middle" x="3192" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3268,-40.5C3268,-40.5 3320,-40.5 3320,-40.5 3326,-40.5 3332,-46.5 3332,-52.5 3332,-52.5 3332,-64.5 3332,-64.5 3332,-70.5 3326,-76.5 3320,-76.5 3320,-76.5 3268,-76.5 3268,-76.5 3262,-76.5 3256,-70.5 3256,-64.5 3256,-64.5 3256,-52.5 3256,-52.5 3256,-46.5 3262,-40.5 3268,-40.5"/>
<text text-anchor="middle" x="3294" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3207.4801,-171.3982C3218.673,-158.1627 3234.0417,-139.6837 3247,-123 3256.6432,-110.5845 3266.9708,-96.5044 3275.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="3278.3488,-86.6821 3281.3226,-76.5132 3272.6564,-82.6081 3278.3488,-86.6821"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3268,-171.5C3268,-171.5 3342,-171.5 3342,-171.5 3348,-171.5 3354,-177.5 3354,-183.5 3354,-183.5 3354,-195.5 3354,-195.5 3354,-201.5 3348,-207.5 3342,-207.5 3342,-207.5 3268,-207.5 3268,-207.5 3262,-207.5 3256,-201.5 3256,-195.5 3256,-195.5 3256,-183.5 3256,-183.5 3256,-177.5 3262,-171.5 3268,-171.5"/>
<text text-anchor="middle" x="3305" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3470,-40.5C3470,-40.5 3522,-40.5 3522,-40.5 3528,-40.5 3534,-46.5 3534,-52.5 3534,-52.5 3534,-64.5 3534,-64.5 3534,-70.5 3528,-76.5 3522,-76.5 3522,-76.5 3470,-76.5 3470,-76.5 3464,-76.5 3458,-70.5 3458,-64.5 3458,-64.5 3458,-52.5 3458,-52.5 3458,-46.5 3464,-40.5 3470,-40.5"/>
<text text-anchor="middle" x="3496" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3324.3438,-171.4969C3334.348,-163.0156 3347.1368,-153.3834 3360,-147 3396.6982,-128.7885 3415.2391,-146.2082 3449,-123 3462.8228,-113.4978 3474.0828,-98.5584 3482.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="3485.1647,-87.1631 3487.1475,-76.7554 3479.1072,-83.6549 3485.1647,-87.1631"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3722,-171.5C3722,-171.5 3752,-171.5 3752,-171.5 3758,-171.5 3764,-177.5 3764,-183.5 3764,-183.5 3764,-195.5 3764,-195.5 3764,-201.5 3758,-207.5 3752,-207.5 3752,-207.5 3722,-207.5 3722,-207.5 3716,-207.5 3710,-201.5 3710,-195.5 3710,-195.5 3710,-183.5 3710,-183.5 3710,-177.5 3716,-171.5 3722,-171.5"/>
<text text-anchor="middle" x="3737" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3683,-40.5C3683,-40.5 3735,-40.5 3735,-40.5 3741,-40.5 3747,-46.5 3747,-52.5 3747,-52.5 3747,-64.5 3747,-64.5 3747,-70.5 3741,-76.5 3735,-76.5 3735,-76.5 3683,-76.5 3683,-76.5 3677,-76.5 3671,-70.5 3671,-64.5 3671,-64.5 3671,-52.5 3671,-52.5 3671,-46.5 3677,-40.5 3683,-40.5"/>
<text text-anchor="middle" x="3709" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3733.1067,-171.285C3728.405,-149.2878 3720.447,-112.0554 3714.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3718.3732,-85.6078 3712.8602,-76.5603 3711.5278,-87.071 3718.3732,-85.6078"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3907,-171.5C3907,-171.5 3937,-171.5 3937,-171.5 3943,-171.5 3949,-177.5 3949,-183.5 3949,-183.5 3949,-195.5 3949,-195.5 3949,-201.5 3943,-207.5 3937,-207.5 3937,-207.5 3907,-207.5 3907,-207.5 3901,-207.5 3895,-201.5 3895,-195.5 3895,-195.5 3895,-183.5 3895,-183.5 3895,-177.5 3901,-171.5 3907,-171.5"/>
<text text-anchor="middle" x="3922" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3890,-40.5C3890,-40.5 3942,-40.5 3942,-40.5 3948,-40.5 3954,-46.5 3954,-52.5 3954,-52.5 3954,-64.5 3954,-64.5 3954,-70.5 3948,-76.5 3942,-76.5 3942,-76.5 3890,-76.5 3890,-76.5 3884,-76.5 3878,-70.5 3878,-64.5 3878,-64.5 3878,-52.5 3878,-52.5 3878,-46.5 3884,-40.5 3890,-40.5"/>
<text text-anchor="middle" x="3916" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3921.1657,-171.285C3920.1627,-149.3856 3918.4681,-112.3861 3917.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="3920.7812,-86.3896 3916.8272,-76.5603 3913.7885,-86.71 3920.7812,-86.3896"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3166,-40.5C3166,-40.5 3226,-40.5 3226,-40.5 3232,-40.5 3238,-46.5 3238,-52.5 3238,-52.5 3238,-64.5 3238,-64.5 3238,-70.5 3232,-76.5 3226,-76.5 3226,-76.5 3166,-76.5 3166,-76.5 3160,-76.5 3154,-70.5 3154,-64.5 3154,-64.5 3154,-52.5 3154,-52.5 3154,-46.5 3160,-40.5 3166,-40.5"/>
<text text-anchor="middle" x="3196" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3368,-40.5C3368,-40.5 3428,-40.5 3428,-40.5 3434,-40.5 3440,-46.5 3440,-52.5 3440,-52.5 3440,-64.5 3440,-64.5 3440,-70.5 3434,-76.5 3428,-76.5 3428,-76.5 3368,-76.5 3368,-76.5 3362,-76.5 3356,-70.5 3356,-64.5 3356,-64.5 3356,-52.5 3356,-52.5 3356,-46.5 3362,-40.5 3368,-40.5"/>
<text text-anchor="middle" x="3398" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3581,-40.5C3581,-40.5 3641,-40.5 3641,-40.5 3647,-40.5 3653,-46.5 3653,-52.5 3653,-52.5 3653,-64.5 3653,-64.5 3653,-70.5 3647,-76.5 3641,-76.5 3641,-76.5 3581,-76.5 3581,-76.5 3575,-76.5 3569,-70.5 3569,-64.5 3569,-64.5 3569,-52.5 3569,-52.5 3569,-46.5 3575,-40.5 3581,-40.5"/>
<text text-anchor="middle" x="3611" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3788,-40.5C3788,-40.5 3848,-40.5 3848,-40.5 3854,-40.5 3860,-46.5 3860,-52.5 3860,-52.5 3860,-64.5 3860,-64.5 3860,-70.5 3854,-76.5 3848,-76.5 3848,-76.5 3788,-76.5 3788,-76.5 3782,-76.5 3776,-70.5 3776,-64.5 3776,-64.5 3776,-52.5 3776,-52.5 3776,-46.5 3782,-40.5 3788,-40.5"/>
<text text-anchor="middle" x="3818" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3384.5,-171.5C3384.5,-171.5 3461.5,-171.5 3461.5,-171.5 3467.5,-171.5 3473.5,-177.5 3473.5,-183.5 3473.5,-183.5 3473.5,-195.5 3473.5,-195.5 3473.5,-201.5 3467.5,-207.5 3461.5,-207.5 3461.5,-207.5 3384.5,-207.5 3384.5,-207.5 3378.5,-207.5 3372.5,-201.5 3372.5,-195.5 3372.5,-195.5 3372.5,-183.5 3372.5,-183.5 3372.5,-177.5 3378.5,-171.5 3384.5,-171.5"/>
<text text-anchor="middle" x="3423" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3576,-171.5C3576,-171.5 3658,-171.5 3658,-171.5 3664,-171.5 3670,-177.5 3670,-183.5 3670,-183.5 3670,-195.5 3670,-195.5 3670,-201.5 3664,-207.5 3658,-207.5 3658,-207.5 3576,-207.5 3576,-207.5 3570,-207.5 3564,-201.5 3564,-195.5 3564,-195.5 3564,-183.5 3564,-183.5 3564,-177.5 3570,-171.5 3576,-171.5"/>
<text text-anchor="middle" x="3617" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3504,-171.5C3504,-171.5 3534,-171.5 3534,-171.5 3540,-171.5 3546,-177.5 3546,-183.5 3546,-183.5 3546,-195.5 3546,-195.5 3546,-201.5 3540,-207.5 3534,-207.5 3534,-207.5 3504,-207.5 3504,-207.5 3498,-207.5 3492,-201.5 3492,-195.5 3492,-195.5 3492,-183.5 3492,-183.5 3492,-177.5 3498,-171.5 3504,-171.5"/>
<text text-anchor="middle" x="3519" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu4_icache_port -->
<g id="node62" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4172,-171.5C4172,-171.5 4240,-171.5 4240,-171.5 4246,-171.5 4252,-177.5 4252,-183.5 4252,-183.5 4252,-195.5 4252,-195.5 4252,-201.5 4246,-207.5 4240,-207.5 4240,-207.5 4172,-207.5 4172,-207.5 4166,-207.5 4160,-201.5 4160,-195.5 4160,-195.5 4160,-183.5 4160,-183.5 4160,-177.5 4166,-171.5 4172,-171.5"/>
<text text-anchor="middle" x="4206" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4282,-40.5C4282,-40.5 4334,-40.5 4334,-40.5 4340,-40.5 4346,-46.5 4346,-52.5 4346,-52.5 4346,-64.5 4346,-64.5 4346,-70.5 4340,-76.5 4334,-76.5 4334,-76.5 4282,-76.5 4282,-76.5 4276,-76.5 4270,-70.5 4270,-64.5 4270,-64.5 4270,-52.5 4270,-52.5 4270,-46.5 4276,-40.5 4282,-40.5"/>
<text text-anchor="middle" x="4308" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4221.4801,-171.3982C4232.673,-158.1627 4248.0417,-139.6837 4261,-123 4270.6432,-110.5845 4280.9708,-96.5044 4289.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="4292.3488,-86.6821 4295.3226,-76.5132 4286.6564,-82.6081 4292.3488,-86.6821"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node63" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4282,-171.5C4282,-171.5 4356,-171.5 4356,-171.5 4362,-171.5 4368,-177.5 4368,-183.5 4368,-183.5 4368,-195.5 4368,-195.5 4368,-201.5 4362,-207.5 4356,-207.5 4356,-207.5 4282,-207.5 4282,-207.5 4276,-207.5 4270,-201.5 4270,-195.5 4270,-195.5 4270,-183.5 4270,-183.5 4270,-177.5 4276,-171.5 4282,-171.5"/>
<text text-anchor="middle" x="4319" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4484,-40.5C4484,-40.5 4536,-40.5 4536,-40.5 4542,-40.5 4548,-46.5 4548,-52.5 4548,-52.5 4548,-64.5 4548,-64.5 4548,-70.5 4542,-76.5 4536,-76.5 4536,-76.5 4484,-76.5 4484,-76.5 4478,-76.5 4472,-70.5 4472,-64.5 4472,-64.5 4472,-52.5 4472,-52.5 4472,-46.5 4478,-40.5 4484,-40.5"/>
<text text-anchor="middle" x="4510" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4338.3438,-171.4969C4348.348,-163.0156 4361.1368,-153.3834 4374,-147 4410.6982,-128.7885 4429.2391,-146.2082 4463,-123 4476.8228,-113.4978 4488.0828,-98.5584 4496.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="4499.1647,-87.1631 4501.1475,-76.7554 4493.1072,-83.6549 4499.1647,-87.1631"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4736,-171.5C4736,-171.5 4766,-171.5 4766,-171.5 4772,-171.5 4778,-177.5 4778,-183.5 4778,-183.5 4778,-195.5 4778,-195.5 4778,-201.5 4772,-207.5 4766,-207.5 4766,-207.5 4736,-207.5 4736,-207.5 4730,-207.5 4724,-201.5 4724,-195.5 4724,-195.5 4724,-183.5 4724,-183.5 4724,-177.5 4730,-171.5 4736,-171.5"/>
<text text-anchor="middle" x="4751" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4697,-40.5C4697,-40.5 4749,-40.5 4749,-40.5 4755,-40.5 4761,-46.5 4761,-52.5 4761,-52.5 4761,-64.5 4761,-64.5 4761,-70.5 4755,-76.5 4749,-76.5 4749,-76.5 4697,-76.5 4697,-76.5 4691,-76.5 4685,-70.5 4685,-64.5 4685,-64.5 4685,-52.5 4685,-52.5 4685,-46.5 4691,-40.5 4697,-40.5"/>
<text text-anchor="middle" x="4723" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4747.1067,-171.285C4742.405,-149.2878 4734.447,-112.0554 4728.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="4732.3732,-85.6078 4726.8602,-76.5603 4725.5278,-87.071 4732.3732,-85.6078"/>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4921,-171.5C4921,-171.5 4951,-171.5 4951,-171.5 4957,-171.5 4963,-177.5 4963,-183.5 4963,-183.5 4963,-195.5 4963,-195.5 4963,-201.5 4957,-207.5 4951,-207.5 4951,-207.5 4921,-207.5 4921,-207.5 4915,-207.5 4909,-201.5 4909,-195.5 4909,-195.5 4909,-183.5 4909,-183.5 4909,-177.5 4915,-171.5 4921,-171.5"/>
<text text-anchor="middle" x="4936" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4904,-40.5C4904,-40.5 4956,-40.5 4956,-40.5 4962,-40.5 4968,-46.5 4968,-52.5 4968,-52.5 4968,-64.5 4968,-64.5 4968,-70.5 4962,-76.5 4956,-76.5 4956,-76.5 4904,-76.5 4904,-76.5 4898,-76.5 4892,-70.5 4892,-64.5 4892,-64.5 4892,-52.5 4892,-52.5 4892,-46.5 4898,-40.5 4904,-40.5"/>
<text text-anchor="middle" x="4930" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4935.1657,-171.285C4934.1627,-149.3856 4932.4681,-112.3861 4931.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="4934.7812,-86.3896 4930.8272,-76.5603 4927.7885,-86.71 4934.7812,-86.3896"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4180,-40.5C4180,-40.5 4240,-40.5 4240,-40.5 4246,-40.5 4252,-46.5 4252,-52.5 4252,-52.5 4252,-64.5 4252,-64.5 4252,-70.5 4246,-76.5 4240,-76.5 4240,-76.5 4180,-76.5 4180,-76.5 4174,-76.5 4168,-70.5 4168,-64.5 4168,-64.5 4168,-52.5 4168,-52.5 4168,-46.5 4174,-40.5 4180,-40.5"/>
<text text-anchor="middle" x="4210" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4382,-40.5C4382,-40.5 4442,-40.5 4442,-40.5 4448,-40.5 4454,-46.5 4454,-52.5 4454,-52.5 4454,-64.5 4454,-64.5 4454,-70.5 4448,-76.5 4442,-76.5 4442,-76.5 4382,-76.5 4382,-76.5 4376,-76.5 4370,-70.5 4370,-64.5 4370,-64.5 4370,-52.5 4370,-52.5 4370,-46.5 4376,-40.5 4382,-40.5"/>
<text text-anchor="middle" x="4412" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu4_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4595,-40.5C4595,-40.5 4655,-40.5 4655,-40.5 4661,-40.5 4667,-46.5 4667,-52.5 4667,-52.5 4667,-64.5 4667,-64.5 4667,-70.5 4661,-76.5 4655,-76.5 4655,-76.5 4595,-76.5 4595,-76.5 4589,-76.5 4583,-70.5 4583,-64.5 4583,-64.5 4583,-52.5 4583,-52.5 4583,-46.5 4589,-40.5 4595,-40.5"/>
<text text-anchor="middle" x="4625" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4802,-40.5C4802,-40.5 4862,-40.5 4862,-40.5 4868,-40.5 4874,-46.5 4874,-52.5 4874,-52.5 4874,-64.5 4874,-64.5 4874,-70.5 4868,-76.5 4862,-76.5 4862,-76.5 4802,-76.5 4802,-76.5 4796,-76.5 4790,-70.5 4790,-64.5 4790,-64.5 4790,-52.5 4790,-52.5 4790,-46.5 4796,-40.5 4802,-40.5"/>
<text text-anchor="middle" x="4832" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu4_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4398.5,-171.5C4398.5,-171.5 4475.5,-171.5 4475.5,-171.5 4481.5,-171.5 4487.5,-177.5 4487.5,-183.5 4487.5,-183.5 4487.5,-195.5 4487.5,-195.5 4487.5,-201.5 4481.5,-207.5 4475.5,-207.5 4475.5,-207.5 4398.5,-207.5 4398.5,-207.5 4392.5,-207.5 4386.5,-201.5 4386.5,-195.5 4386.5,-195.5 4386.5,-183.5 4386.5,-183.5 4386.5,-177.5 4392.5,-171.5 4398.5,-171.5"/>
<text text-anchor="middle" x="4437" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu4_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu4_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4590,-171.5C4590,-171.5 4672,-171.5 4672,-171.5 4678,-171.5 4684,-177.5 4684,-183.5 4684,-183.5 4684,-195.5 4684,-195.5 4684,-201.5 4678,-207.5 4672,-207.5 4672,-207.5 4590,-207.5 4590,-207.5 4584,-207.5 4578,-201.5 4578,-195.5 4578,-195.5 4578,-183.5 4578,-183.5 4578,-177.5 4584,-171.5 4590,-171.5"/>
<text text-anchor="middle" x="4631" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu4_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu4_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4518,-171.5C4518,-171.5 4548,-171.5 4548,-171.5 4554,-171.5 4560,-177.5 4560,-183.5 4560,-183.5 4560,-195.5 4560,-195.5 4560,-201.5 4554,-207.5 4548,-207.5 4548,-207.5 4518,-207.5 4518,-207.5 4512,-207.5 4506,-201.5 4506,-195.5 4506,-195.5 4506,-183.5 4506,-183.5 4506,-177.5 4512,-171.5 4518,-171.5"/>
<text text-anchor="middle" x="4533" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node77" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5186,-171.5C5186,-171.5 5254,-171.5 5254,-171.5 5260,-171.5 5266,-177.5 5266,-183.5 5266,-183.5 5266,-195.5 5266,-195.5 5266,-201.5 5260,-207.5 5254,-207.5 5254,-207.5 5186,-207.5 5186,-207.5 5180,-207.5 5174,-201.5 5174,-195.5 5174,-195.5 5174,-183.5 5174,-183.5 5174,-177.5 5180,-171.5 5186,-171.5"/>
<text text-anchor="middle" x="5220" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5296,-40.5C5296,-40.5 5348,-40.5 5348,-40.5 5354,-40.5 5360,-46.5 5360,-52.5 5360,-52.5 5360,-64.5 5360,-64.5 5360,-70.5 5354,-76.5 5348,-76.5 5348,-76.5 5296,-76.5 5296,-76.5 5290,-76.5 5284,-70.5 5284,-64.5 5284,-64.5 5284,-52.5 5284,-52.5 5284,-46.5 5290,-40.5 5296,-40.5"/>
<text text-anchor="middle" x="5322" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5235.4801,-171.3982C5246.673,-158.1627 5262.0417,-139.6837 5275,-123 5284.6432,-110.5845 5294.9708,-96.5044 5303.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="5306.3488,-86.6821 5309.3226,-76.5132 5300.6564,-82.6081 5306.3488,-86.6821"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node78" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5296,-171.5C5296,-171.5 5370,-171.5 5370,-171.5 5376,-171.5 5382,-177.5 5382,-183.5 5382,-183.5 5382,-195.5 5382,-195.5 5382,-201.5 5376,-207.5 5370,-207.5 5370,-207.5 5296,-207.5 5296,-207.5 5290,-207.5 5284,-201.5 5284,-195.5 5284,-195.5 5284,-183.5 5284,-183.5 5284,-177.5 5290,-171.5 5296,-171.5"/>
<text text-anchor="middle" x="5333" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5498,-40.5C5498,-40.5 5550,-40.5 5550,-40.5 5556,-40.5 5562,-46.5 5562,-52.5 5562,-52.5 5562,-64.5 5562,-64.5 5562,-70.5 5556,-76.5 5550,-76.5 5550,-76.5 5498,-76.5 5498,-76.5 5492,-76.5 5486,-70.5 5486,-64.5 5486,-64.5 5486,-52.5 5486,-52.5 5486,-46.5 5492,-40.5 5498,-40.5"/>
<text text-anchor="middle" x="5524" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5352.3438,-171.4969C5362.348,-163.0156 5375.1368,-153.3834 5388,-147 5424.6982,-128.7885 5443.2391,-146.2082 5477,-123 5490.8228,-113.4978 5502.0828,-98.5584 5510.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="5513.1647,-87.1631 5515.1475,-76.7554 5507.1072,-83.6549 5513.1647,-87.1631"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5750,-171.5C5750,-171.5 5780,-171.5 5780,-171.5 5786,-171.5 5792,-177.5 5792,-183.5 5792,-183.5 5792,-195.5 5792,-195.5 5792,-201.5 5786,-207.5 5780,-207.5 5780,-207.5 5750,-207.5 5750,-207.5 5744,-207.5 5738,-201.5 5738,-195.5 5738,-195.5 5738,-183.5 5738,-183.5 5738,-177.5 5744,-171.5 5750,-171.5"/>
<text text-anchor="middle" x="5765" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5711,-40.5C5711,-40.5 5763,-40.5 5763,-40.5 5769,-40.5 5775,-46.5 5775,-52.5 5775,-52.5 5775,-64.5 5775,-64.5 5775,-70.5 5769,-76.5 5763,-76.5 5763,-76.5 5711,-76.5 5711,-76.5 5705,-76.5 5699,-70.5 5699,-64.5 5699,-64.5 5699,-52.5 5699,-52.5 5699,-46.5 5705,-40.5 5711,-40.5"/>
<text text-anchor="middle" x="5737" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5761.1067,-171.285C5756.405,-149.2878 5748.447,-112.0554 5742.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="5746.3732,-85.6078 5740.8602,-76.5603 5739.5278,-87.071 5746.3732,-85.6078"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5935,-171.5C5935,-171.5 5965,-171.5 5965,-171.5 5971,-171.5 5977,-177.5 5977,-183.5 5977,-183.5 5977,-195.5 5977,-195.5 5977,-201.5 5971,-207.5 5965,-207.5 5965,-207.5 5935,-207.5 5935,-207.5 5929,-207.5 5923,-201.5 5923,-195.5 5923,-195.5 5923,-183.5 5923,-183.5 5923,-177.5 5929,-171.5 5935,-171.5"/>
<text text-anchor="middle" x="5950" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5918,-40.5C5918,-40.5 5970,-40.5 5970,-40.5 5976,-40.5 5982,-46.5 5982,-52.5 5982,-52.5 5982,-64.5 5982,-64.5 5982,-70.5 5976,-76.5 5970,-76.5 5970,-76.5 5918,-76.5 5918,-76.5 5912,-76.5 5906,-70.5 5906,-64.5 5906,-64.5 5906,-52.5 5906,-52.5 5906,-46.5 5912,-40.5 5918,-40.5"/>
<text text-anchor="middle" x="5944" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5949.1657,-171.285C5948.1627,-149.3856 5946.4681,-112.3861 5945.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="5948.7812,-86.3896 5944.8272,-76.5603 5941.7885,-86.71 5948.7812,-86.3896"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5194,-40.5C5194,-40.5 5254,-40.5 5254,-40.5 5260,-40.5 5266,-46.5 5266,-52.5 5266,-52.5 5266,-64.5 5266,-64.5 5266,-70.5 5260,-76.5 5254,-76.5 5254,-76.5 5194,-76.5 5194,-76.5 5188,-76.5 5182,-70.5 5182,-64.5 5182,-64.5 5182,-52.5 5182,-52.5 5182,-46.5 5188,-40.5 5194,-40.5"/>
<text text-anchor="middle" x="5224" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5396,-40.5C5396,-40.5 5456,-40.5 5456,-40.5 5462,-40.5 5468,-46.5 5468,-52.5 5468,-52.5 5468,-64.5 5468,-64.5 5468,-70.5 5462,-76.5 5456,-76.5 5456,-76.5 5396,-76.5 5396,-76.5 5390,-76.5 5384,-70.5 5384,-64.5 5384,-64.5 5384,-52.5 5384,-52.5 5384,-46.5 5390,-40.5 5396,-40.5"/>
<text text-anchor="middle" x="5426" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu5_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5609,-40.5C5609,-40.5 5669,-40.5 5669,-40.5 5675,-40.5 5681,-46.5 5681,-52.5 5681,-52.5 5681,-64.5 5681,-64.5 5681,-70.5 5675,-76.5 5669,-76.5 5669,-76.5 5609,-76.5 5609,-76.5 5603,-76.5 5597,-70.5 5597,-64.5 5597,-64.5 5597,-52.5 5597,-52.5 5597,-46.5 5603,-40.5 5609,-40.5"/>
<text text-anchor="middle" x="5639" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5816,-40.5C5816,-40.5 5876,-40.5 5876,-40.5 5882,-40.5 5888,-46.5 5888,-52.5 5888,-52.5 5888,-64.5 5888,-64.5 5888,-70.5 5882,-76.5 5876,-76.5 5876,-76.5 5816,-76.5 5816,-76.5 5810,-76.5 5804,-70.5 5804,-64.5 5804,-64.5 5804,-52.5 5804,-52.5 5804,-46.5 5810,-40.5 5816,-40.5"/>
<text text-anchor="middle" x="5846" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu5_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5412.5,-171.5C5412.5,-171.5 5489.5,-171.5 5489.5,-171.5 5495.5,-171.5 5501.5,-177.5 5501.5,-183.5 5501.5,-183.5 5501.5,-195.5 5501.5,-195.5 5501.5,-201.5 5495.5,-207.5 5489.5,-207.5 5489.5,-207.5 5412.5,-207.5 5412.5,-207.5 5406.5,-207.5 5400.5,-201.5 5400.5,-195.5 5400.5,-195.5 5400.5,-183.5 5400.5,-183.5 5400.5,-177.5 5406.5,-171.5 5412.5,-171.5"/>
<text text-anchor="middle" x="5451" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu5_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu5_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5604,-171.5C5604,-171.5 5686,-171.5 5686,-171.5 5692,-171.5 5698,-177.5 5698,-183.5 5698,-183.5 5698,-195.5 5698,-195.5 5698,-201.5 5692,-207.5 5686,-207.5 5686,-207.5 5604,-207.5 5604,-207.5 5598,-207.5 5592,-201.5 5592,-195.5 5592,-195.5 5592,-183.5 5592,-183.5 5592,-177.5 5598,-171.5 5604,-171.5"/>
<text text-anchor="middle" x="5645" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu5_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu5_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5532,-171.5C5532,-171.5 5562,-171.5 5562,-171.5 5568,-171.5 5574,-177.5 5574,-183.5 5574,-183.5 5574,-195.5 5574,-195.5 5574,-201.5 5568,-207.5 5562,-207.5 5562,-207.5 5532,-207.5 5532,-207.5 5526,-207.5 5520,-201.5 5520,-195.5 5520,-195.5 5520,-183.5 5520,-183.5 5520,-177.5 5526,-171.5 5532,-171.5"/>
<text text-anchor="middle" x="5547" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu6_icache_port -->
<g id="node92" class="node">
<title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6200,-171.5C6200,-171.5 6268,-171.5 6268,-171.5 6274,-171.5 6280,-177.5 6280,-183.5 6280,-183.5 6280,-195.5 6280,-195.5 6280,-201.5 6274,-207.5 6268,-207.5 6268,-207.5 6200,-207.5 6200,-207.5 6194,-207.5 6188,-201.5 6188,-195.5 6188,-195.5 6188,-183.5 6188,-183.5 6188,-177.5 6194,-171.5 6200,-171.5"/>
<text text-anchor="middle" x="6234" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6310,-40.5C6310,-40.5 6362,-40.5 6362,-40.5 6368,-40.5 6374,-46.5 6374,-52.5 6374,-52.5 6374,-64.5 6374,-64.5 6374,-70.5 6368,-76.5 6362,-76.5 6362,-76.5 6310,-76.5 6310,-76.5 6304,-76.5 6298,-70.5 6298,-64.5 6298,-64.5 6298,-52.5 6298,-52.5 6298,-46.5 6304,-40.5 6310,-40.5"/>
<text text-anchor="middle" x="6336" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6249.4801,-171.3982C6260.673,-158.1627 6276.0417,-139.6837 6289,-123 6298.6432,-110.5845 6308.9708,-96.5044 6317.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="6320.3488,-86.6821 6323.3226,-76.5132 6314.6564,-82.6081 6320.3488,-86.6821"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node93" class="node">
<title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6310,-171.5C6310,-171.5 6384,-171.5 6384,-171.5 6390,-171.5 6396,-177.5 6396,-183.5 6396,-183.5 6396,-195.5 6396,-195.5 6396,-201.5 6390,-207.5 6384,-207.5 6384,-207.5 6310,-207.5 6310,-207.5 6304,-207.5 6298,-201.5 6298,-195.5 6298,-195.5 6298,-183.5 6298,-183.5 6298,-177.5 6304,-171.5 6310,-171.5"/>
<text text-anchor="middle" x="6347" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6512,-40.5C6512,-40.5 6564,-40.5 6564,-40.5 6570,-40.5 6576,-46.5 6576,-52.5 6576,-52.5 6576,-64.5 6576,-64.5 6576,-70.5 6570,-76.5 6564,-76.5 6564,-76.5 6512,-76.5 6512,-76.5 6506,-76.5 6500,-70.5 6500,-64.5 6500,-64.5 6500,-52.5 6500,-52.5 6500,-46.5 6506,-40.5 6512,-40.5"/>
<text text-anchor="middle" x="6538" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6366.3438,-171.4969C6376.348,-163.0156 6389.1368,-153.3834 6402,-147 6438.6982,-128.7885 6457.2391,-146.2082 6491,-123 6504.8228,-113.4978 6516.0828,-98.5584 6524.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="6527.1647,-87.1631 6529.1475,-76.7554 6521.1072,-83.6549 6527.1647,-87.1631"/>
</g>
<!-- system_cpu6_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu6_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6764,-171.5C6764,-171.5 6794,-171.5 6794,-171.5 6800,-171.5 6806,-177.5 6806,-183.5 6806,-183.5 6806,-195.5 6806,-195.5 6806,-201.5 6800,-207.5 6794,-207.5 6794,-207.5 6764,-207.5 6764,-207.5 6758,-207.5 6752,-201.5 6752,-195.5 6752,-195.5 6752,-183.5 6752,-183.5 6752,-177.5 6758,-171.5 6764,-171.5"/>
<text text-anchor="middle" x="6779" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6725,-40.5C6725,-40.5 6777,-40.5 6777,-40.5 6783,-40.5 6789,-46.5 6789,-52.5 6789,-52.5 6789,-64.5 6789,-64.5 6789,-70.5 6783,-76.5 6777,-76.5 6777,-76.5 6725,-76.5 6725,-76.5 6719,-76.5 6713,-70.5 6713,-64.5 6713,-64.5 6713,-52.5 6713,-52.5 6713,-46.5 6719,-40.5 6725,-40.5"/>
<text text-anchor="middle" x="6751" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6775.1067,-171.285C6770.405,-149.2878 6762.447,-112.0554 6756.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="6760.3732,-85.6078 6754.8602,-76.5603 6753.5278,-87.071 6760.3732,-85.6078"/>
</g>
<!-- system_cpu6_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu6_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6949,-171.5C6949,-171.5 6979,-171.5 6979,-171.5 6985,-171.5 6991,-177.5 6991,-183.5 6991,-183.5 6991,-195.5 6991,-195.5 6991,-201.5 6985,-207.5 6979,-207.5 6979,-207.5 6949,-207.5 6949,-207.5 6943,-207.5 6937,-201.5 6937,-195.5 6937,-195.5 6937,-183.5 6937,-183.5 6937,-177.5 6943,-171.5 6949,-171.5"/>
<text text-anchor="middle" x="6964" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6932,-40.5C6932,-40.5 6984,-40.5 6984,-40.5 6990,-40.5 6996,-46.5 6996,-52.5 6996,-52.5 6996,-64.5 6996,-64.5 6996,-70.5 6990,-76.5 6984,-76.5 6984,-76.5 6932,-76.5 6932,-76.5 6926,-76.5 6920,-70.5 6920,-64.5 6920,-64.5 6920,-52.5 6920,-52.5 6920,-46.5 6926,-40.5 6932,-40.5"/>
<text text-anchor="middle" x="6958" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6963.1657,-171.285C6962.1627,-149.3856 6960.4681,-112.3861 6959.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="6962.7812,-86.3896 6958.8272,-76.5603 6955.7885,-86.71 6962.7812,-86.3896"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6208,-40.5C6208,-40.5 6268,-40.5 6268,-40.5 6274,-40.5 6280,-46.5 6280,-52.5 6280,-52.5 6280,-64.5 6280,-64.5 6280,-70.5 6274,-76.5 6268,-76.5 6268,-76.5 6208,-76.5 6208,-76.5 6202,-76.5 6196,-70.5 6196,-64.5 6196,-64.5 6196,-52.5 6196,-52.5 6196,-46.5 6202,-40.5 6208,-40.5"/>
<text text-anchor="middle" x="6238" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6410,-40.5C6410,-40.5 6470,-40.5 6470,-40.5 6476,-40.5 6482,-46.5 6482,-52.5 6482,-52.5 6482,-64.5 6482,-64.5 6482,-70.5 6476,-76.5 6470,-76.5 6470,-76.5 6410,-76.5 6410,-76.5 6404,-76.5 6398,-70.5 6398,-64.5 6398,-64.5 6398,-52.5 6398,-52.5 6398,-46.5 6404,-40.5 6410,-40.5"/>
<text text-anchor="middle" x="6440" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu6_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6623,-40.5C6623,-40.5 6683,-40.5 6683,-40.5 6689,-40.5 6695,-46.5 6695,-52.5 6695,-52.5 6695,-64.5 6695,-64.5 6695,-70.5 6689,-76.5 6683,-76.5 6683,-76.5 6623,-76.5 6623,-76.5 6617,-76.5 6611,-70.5 6611,-64.5 6611,-64.5 6611,-52.5 6611,-52.5 6611,-46.5 6617,-40.5 6623,-40.5"/>
<text text-anchor="middle" x="6653" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6830,-40.5C6830,-40.5 6890,-40.5 6890,-40.5 6896,-40.5 6902,-46.5 6902,-52.5 6902,-52.5 6902,-64.5 6902,-64.5 6902,-70.5 6896,-76.5 6890,-76.5 6890,-76.5 6830,-76.5 6830,-76.5 6824,-76.5 6818,-70.5 6818,-64.5 6818,-64.5 6818,-52.5 6818,-52.5 6818,-46.5 6824,-40.5 6830,-40.5"/>
<text text-anchor="middle" x="6860" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu6_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6426.5,-171.5C6426.5,-171.5 6503.5,-171.5 6503.5,-171.5 6509.5,-171.5 6515.5,-177.5 6515.5,-183.5 6515.5,-183.5 6515.5,-195.5 6515.5,-195.5 6515.5,-201.5 6509.5,-207.5 6503.5,-207.5 6503.5,-207.5 6426.5,-207.5 6426.5,-207.5 6420.5,-207.5 6414.5,-201.5 6414.5,-195.5 6414.5,-195.5 6414.5,-183.5 6414.5,-183.5 6414.5,-177.5 6420.5,-171.5 6426.5,-171.5"/>
<text text-anchor="middle" x="6465" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu6_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu6_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6618,-171.5C6618,-171.5 6700,-171.5 6700,-171.5 6706,-171.5 6712,-177.5 6712,-183.5 6712,-183.5 6712,-195.5 6712,-195.5 6712,-201.5 6706,-207.5 6700,-207.5 6700,-207.5 6618,-207.5 6618,-207.5 6612,-207.5 6606,-201.5 6606,-195.5 6606,-195.5 6606,-183.5 6606,-183.5 6606,-177.5 6612,-171.5 6618,-171.5"/>
<text text-anchor="middle" x="6659" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu6_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu6_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6546,-171.5C6546,-171.5 6576,-171.5 6576,-171.5 6582,-171.5 6588,-177.5 6588,-183.5 6588,-183.5 6588,-195.5 6588,-195.5 6588,-201.5 6582,-207.5 6576,-207.5 6576,-207.5 6546,-207.5 6546,-207.5 6540,-207.5 6534,-201.5 6534,-195.5 6534,-195.5 6534,-183.5 6534,-183.5 6534,-177.5 6540,-171.5 6546,-171.5"/>
<text text-anchor="middle" x="6561" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu7_icache_port -->
<g id="node107" class="node">
<title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7214,-171.5C7214,-171.5 7282,-171.5 7282,-171.5 7288,-171.5 7294,-177.5 7294,-183.5 7294,-183.5 7294,-195.5 7294,-195.5 7294,-201.5 7288,-207.5 7282,-207.5 7282,-207.5 7214,-207.5 7214,-207.5 7208,-207.5 7202,-201.5 7202,-195.5 7202,-195.5 7202,-183.5 7202,-183.5 7202,-177.5 7208,-171.5 7214,-171.5"/>
<text text-anchor="middle" x="7248" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7324,-40.5C7324,-40.5 7376,-40.5 7376,-40.5 7382,-40.5 7388,-46.5 7388,-52.5 7388,-52.5 7388,-64.5 7388,-64.5 7388,-70.5 7382,-76.5 7376,-76.5 7376,-76.5 7324,-76.5 7324,-76.5 7318,-76.5 7312,-70.5 7312,-64.5 7312,-64.5 7312,-52.5 7312,-52.5 7312,-46.5 7318,-40.5 7324,-40.5"/>
<text text-anchor="middle" x="7350" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7263.4801,-171.3982C7274.673,-158.1627 7290.0417,-139.6837 7303,-123 7312.6432,-110.5845 7322.9708,-96.5044 7331.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="7334.3488,-86.6821 7337.3226,-76.5132 7328.6564,-82.6081 7334.3488,-86.6821"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node108" class="node">
<title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7324,-171.5C7324,-171.5 7398,-171.5 7398,-171.5 7404,-171.5 7410,-177.5 7410,-183.5 7410,-183.5 7410,-195.5 7410,-195.5 7410,-201.5 7404,-207.5 7398,-207.5 7398,-207.5 7324,-207.5 7324,-207.5 7318,-207.5 7312,-201.5 7312,-195.5 7312,-195.5 7312,-183.5 7312,-183.5 7312,-177.5 7318,-171.5 7324,-171.5"/>
<text text-anchor="middle" x="7361" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7526,-40.5C7526,-40.5 7578,-40.5 7578,-40.5 7584,-40.5 7590,-46.5 7590,-52.5 7590,-52.5 7590,-64.5 7590,-64.5 7590,-70.5 7584,-76.5 7578,-76.5 7578,-76.5 7526,-76.5 7526,-76.5 7520,-76.5 7514,-70.5 7514,-64.5 7514,-64.5 7514,-52.5 7514,-52.5 7514,-46.5 7520,-40.5 7526,-40.5"/>
<text text-anchor="middle" x="7552" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7380.3438,-171.4969C7390.348,-163.0156 7403.1368,-153.3834 7416,-147 7452.6982,-128.7885 7471.2391,-146.2082 7505,-123 7518.8228,-113.4978 7530.0828,-98.5584 7538.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="7541.1647,-87.1631 7543.1475,-76.7554 7535.1072,-83.6549 7541.1647,-87.1631"/>
</g>
<!-- system_cpu7_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu7_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7778,-171.5C7778,-171.5 7808,-171.5 7808,-171.5 7814,-171.5 7820,-177.5 7820,-183.5 7820,-183.5 7820,-195.5 7820,-195.5 7820,-201.5 7814,-207.5 7808,-207.5 7808,-207.5 7778,-207.5 7778,-207.5 7772,-207.5 7766,-201.5 7766,-195.5 7766,-195.5 7766,-183.5 7766,-183.5 7766,-177.5 7772,-171.5 7778,-171.5"/>
<text text-anchor="middle" x="7793" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7739,-40.5C7739,-40.5 7791,-40.5 7791,-40.5 7797,-40.5 7803,-46.5 7803,-52.5 7803,-52.5 7803,-64.5 7803,-64.5 7803,-70.5 7797,-76.5 7791,-76.5 7791,-76.5 7739,-76.5 7739,-76.5 7733,-76.5 7727,-70.5 7727,-64.5 7727,-64.5 7727,-52.5 7727,-52.5 7727,-46.5 7733,-40.5 7739,-40.5"/>
<text text-anchor="middle" x="7765" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7789.1067,-171.285C7784.405,-149.2878 7776.447,-112.0554 7770.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="7774.3732,-85.6078 7768.8602,-76.5603 7767.5278,-87.071 7774.3732,-85.6078"/>
</g>
<!-- system_cpu7_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu7_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7963,-171.5C7963,-171.5 7993,-171.5 7993,-171.5 7999,-171.5 8005,-177.5 8005,-183.5 8005,-183.5 8005,-195.5 8005,-195.5 8005,-201.5 7999,-207.5 7993,-207.5 7993,-207.5 7963,-207.5 7963,-207.5 7957,-207.5 7951,-201.5 7951,-195.5 7951,-195.5 7951,-183.5 7951,-183.5 7951,-177.5 7957,-171.5 7963,-171.5"/>
<text text-anchor="middle" x="7978" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7946,-40.5C7946,-40.5 7998,-40.5 7998,-40.5 8004,-40.5 8010,-46.5 8010,-52.5 8010,-52.5 8010,-64.5 8010,-64.5 8010,-70.5 8004,-76.5 7998,-76.5 7998,-76.5 7946,-76.5 7946,-76.5 7940,-76.5 7934,-70.5 7934,-64.5 7934,-64.5 7934,-52.5 7934,-52.5 7934,-46.5 7940,-40.5 7946,-40.5"/>
<text text-anchor="middle" x="7972" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7977.1657,-171.285C7976.1627,-149.3856 7974.4681,-112.3861 7973.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="7976.7812,-86.3896 7972.8272,-76.5603 7969.7885,-86.71 7976.7812,-86.3896"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7222,-40.5C7222,-40.5 7282,-40.5 7282,-40.5 7288,-40.5 7294,-46.5 7294,-52.5 7294,-52.5 7294,-64.5 7294,-64.5 7294,-70.5 7288,-76.5 7282,-76.5 7282,-76.5 7222,-76.5 7222,-76.5 7216,-76.5 7210,-70.5 7210,-64.5 7210,-64.5 7210,-52.5 7210,-52.5 7210,-46.5 7216,-40.5 7222,-40.5"/>
<text text-anchor="middle" x="7252" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7424,-40.5C7424,-40.5 7484,-40.5 7484,-40.5 7490,-40.5 7496,-46.5 7496,-52.5 7496,-52.5 7496,-64.5 7496,-64.5 7496,-70.5 7490,-76.5 7484,-76.5 7484,-76.5 7424,-76.5 7424,-76.5 7418,-76.5 7412,-70.5 7412,-64.5 7412,-64.5 7412,-52.5 7412,-52.5 7412,-46.5 7418,-40.5 7424,-40.5"/>
<text text-anchor="middle" x="7454" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu7_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7637,-40.5C7637,-40.5 7697,-40.5 7697,-40.5 7703,-40.5 7709,-46.5 7709,-52.5 7709,-52.5 7709,-64.5 7709,-64.5 7709,-70.5 7703,-76.5 7697,-76.5 7697,-76.5 7637,-76.5 7637,-76.5 7631,-76.5 7625,-70.5 7625,-64.5 7625,-64.5 7625,-52.5 7625,-52.5 7625,-46.5 7631,-40.5 7637,-40.5"/>
<text text-anchor="middle" x="7667" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7844,-40.5C7844,-40.5 7904,-40.5 7904,-40.5 7910,-40.5 7916,-46.5 7916,-52.5 7916,-52.5 7916,-64.5 7916,-64.5 7916,-70.5 7910,-76.5 7904,-76.5 7904,-76.5 7844,-76.5 7844,-76.5 7838,-76.5 7832,-70.5 7832,-64.5 7832,-64.5 7832,-52.5 7832,-52.5 7832,-46.5 7838,-40.5 7844,-40.5"/>
<text text-anchor="middle" x="7874" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu7_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7440.5,-171.5C7440.5,-171.5 7517.5,-171.5 7517.5,-171.5 7523.5,-171.5 7529.5,-177.5 7529.5,-183.5 7529.5,-183.5 7529.5,-195.5 7529.5,-195.5 7529.5,-201.5 7523.5,-207.5 7517.5,-207.5 7517.5,-207.5 7440.5,-207.5 7440.5,-207.5 7434.5,-207.5 7428.5,-201.5 7428.5,-195.5 7428.5,-195.5 7428.5,-183.5 7428.5,-183.5 7428.5,-177.5 7434.5,-171.5 7440.5,-171.5"/>
<text text-anchor="middle" x="7479" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu7_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu7_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7632,-171.5C7632,-171.5 7714,-171.5 7714,-171.5 7720,-171.5 7726,-177.5 7726,-183.5 7726,-183.5 7726,-195.5 7726,-195.5 7726,-201.5 7720,-207.5 7714,-207.5 7714,-207.5 7632,-207.5 7632,-207.5 7626,-207.5 7620,-201.5 7620,-195.5 7620,-195.5 7620,-183.5 7620,-183.5 7620,-177.5 7626,-171.5 7632,-171.5"/>
<text text-anchor="middle" x="7673" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu7_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu7_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7560,-171.5C7560,-171.5 7590,-171.5 7590,-171.5 7596,-171.5 7602,-177.5 7602,-183.5 7602,-183.5 7602,-195.5 7602,-195.5 7602,-201.5 7596,-207.5 7590,-207.5 7590,-207.5 7560,-207.5 7560,-207.5 7554,-207.5 7548,-201.5 7548,-195.5 7548,-195.5 7548,-183.5 7548,-183.5 7548,-177.5 7554,-171.5 7560,-171.5"/>
<text text-anchor="middle" x="7575" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.3433,-426.3621C4433.2694,-425.1123 60.0915,-415.2492 37,-392 -1.3668,-353.3712 12.7513,-195.7463 37,-147 52.9943,-114.8472 86.863,-91.2654 114.0643,-76.5669"/>
<polygon fill="#000000" stroke="#000000" points="5036.6049,-429.8626 5046.6121,-426.3833 5036.6194,-422.8626 5036.6049,-429.8626"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.5871,-426.3609C4435.6551,-425.1009 78.0092,-415.167 55,-392 35.8168,-372.6853 36.7054,-167.1583 55,-147 92.0615,-106.1628 253.2207,-148.7257 302,-123 321.6351,-112.6446 336.9906,-91.8475 346.2264,-76.6589"/>
<polygon fill="#000000" stroke="#000000" points="5036.8122,-429.8613 5046.8195,-426.3823 5036.8269,-422.8613 5036.8122,-429.8613"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.3619,-426.3588C4435.7773,-425.0844 95.921,-415.0786 73,-392 53.8171,-372.6851 54.2937,-166.7769 73,-147 105.9587,-112.1549 460.1778,-142.4953 504,-123 526.2236,-113.1133 545.1006,-92.0054 556.6931,-76.6205"/>
<polygon fill="#000000" stroke="#000000" points="5036.5826,-429.8591 5046.59,-426.3804 5036.5974,-422.8592 5036.5826,-429.8591"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.6211,-426.3575C4438.3041,-425.0724 114.8341,-414.9918 92,-392 72.8173,-372.6849 73.1239,-166.6149 92,-147 140.1888,-96.9252 653.9514,-152.2321 717,-123 738.0654,-113.2332 755.0254,-92.1018 765.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="5036.803,-429.8578 5046.8105,-426.3793 5036.8181,-422.8578 5036.803,-429.8578"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5036.5774,-426.2711C4462.211,-424.3175 465.0214,-410.075 441,-392 382.2554,-347.7974 378.7243,-248.6191 379.9543,-207.6936"/>
<polygon fill="#000000" stroke="#000000" points="5036.7582,-429.7717 5046.77,-426.3057 5036.782,-422.7717 5036.7582,-429.7717"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.5947,-426.2451C4505.9879,-424.2297 1067.3022,-410.4586 1049,-392 1010.666,-353.3386 1024.5532,-195.6472 1049,-147 1065.243,-114.6776 1099.501,-91.1768 1127.1072,-76.5504"/>
<polygon fill="#000000" stroke="#000000" points="5036.7581,-429.7457 5046.7713,-426.2837 5036.7847,-422.7457 5036.7581,-429.7457"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.4982,-426.242C4506.9951,-424.2091 1086.2113,-410.3676 1068,-392 1048.8334,-372.6689 1049.7015,-167.1548 1068,-147 1105.2181,-106.0062 1267.02,-148.8194 1316,-123 1335.6371,-112.6485 1350.9923,-91.8506 1360.2274,-76.6608"/>
<polygon fill="#000000" stroke="#000000" points="5036.6417,-429.7425 5046.655,-426.2809 5036.6685,-422.7425 5036.6417,-429.7425"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.8206,-426.2404C4509.8096,-424.1958 1105.1253,-410.2816 1087,-392 1067.8338,-372.6685 1068.2937,-166.7769 1087,-147 1119.9587,-112.1549 1474.1778,-142.4953 1518,-123 1540.2236,-113.1133 1559.1006,-92.0054 1570.6931,-76.6205"/>
<polygon fill="#000000" stroke="#000000" points="5036.9161,-429.7407 5046.9296,-426.2796 5036.9433,-422.7408 5036.9161,-429.7407"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.7287,-426.2373C4510.8427,-424.1751 1124.0344,-410.1907 1106,-392 1086.8342,-372.6681 1087.1239,-166.6149 1106,-147 1154.1888,-96.9252 1667.9514,-152.2321 1731,-123 1752.0654,-113.2332 1769.0254,-92.1018 1779.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="5036.8039,-429.7375 5046.8176,-426.2767 5036.8314,-422.7375 5036.8039,-429.7375"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge43" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5036.5653,-426.408C4538.7418,-425.6725 1492.1695,-420.0281 1455,-392 1396.3008,-347.7371 1392.744,-248.5929 1393.9607,-207.685"/>
<polygon fill="#000000" stroke="#000000" points="5036.8187,-429.9082 5046.8238,-426.4229 5036.829,-422.9082 5036.8187,-429.9082"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge44" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.6339,-426.3773C4588.6623,-425.4952 2090.0429,-419.3514 2063,-392 2024.7209,-353.2843 2038.5532,-195.6472 2063,-147 2079.243,-114.6776 2113.501,-91.1768 2141.1072,-76.5504"/>
<polygon fill="#000000" stroke="#000000" points="5036.8254,-429.8776 5046.8322,-426.3971 5036.8391,-422.8776 5036.8254,-429.8776"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge45" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.705,-426.3724C4590.5658,-425.4614 2108.8659,-419.1743 2082,-392 2062.8611,-372.6415 2063.7015,-167.1548 2082,-147 2119.2181,-106.0062 2281.02,-148.8194 2330,-123 2349.6371,-112.6485 2364.9923,-91.8506 2374.2274,-76.6608"/>
<polygon fill="#000000" stroke="#000000" points="5036.8559,-429.8727 5046.8629,-426.393 5036.8701,-422.8727 5036.8559,-429.8727"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge46" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.7798,-426.3676C4592.4863,-425.4274 2127.689,-418.9973 2101,-392 2081.8618,-372.6408 2082.2937,-166.7769 2101,-147 2133.9587,-112.1549 2488.1778,-142.4953 2532,-123 2554.2236,-113.1133 2573.1006,-92.0054 2584.6931,-76.6205"/>
<polygon fill="#000000" stroke="#000000" points="5036.8896,-429.8677 5046.8969,-426.3888 5036.9043,-422.8677 5036.8896,-429.8677"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge47" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.8582,-426.3627C4594.4238,-425.3933 2146.5122,-418.8204 2120,-392 2100.8625,-372.6401 2101.1239,-166.6149 2120,-147 2168.1888,-96.9252 2681.9514,-152.2321 2745,-123 2766.0654,-113.2332 2783.0254,-92.1018 2793.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="5036.9266,-429.8627 5046.9342,-426.3845 5036.9419,-422.8627 5036.9266,-429.8627"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge48" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5036.6246,-426.1549C4625.1695,-424.012 2495.3725,-411.9618 2469,-392 2410.3814,-347.6305 2406.7789,-248.5467 2407.972,-207.67"/>
<polygon fill="#000000" stroke="#000000" points="5036.8597,-429.656 5046.8777,-426.2081 5036.8961,-422.6561 5036.8597,-429.656"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge49" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.7363,-425.9832C4685.1775,-423.2434 3094.5657,-409.8671 3077,-392 3038.8308,-353.1759 3052.5532,-195.6472 3077,-147 3093.243,-114.6776 3127.501,-91.1768 3155.1072,-76.5504"/>
<polygon fill="#000000" stroke="#000000" points="5036.7463,-429.4832 5046.7732,-426.0611 5036.8007,-422.4835 5036.7463,-429.4832"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge50" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.5481,-425.9705C4686.6217,-423.1853 3113.386,-409.6872 3096,-392 3076.917,-372.5864 3077.7015,-167.1548 3096,-147 3133.2181,-106.0062 3295.02,-148.8194 3344,-123 3363.6371,-112.6485 3378.9923,-91.8506 3388.2274,-76.6608"/>
<polygon fill="#000000" stroke="#000000" points="5036.7568,-429.4722 5046.7843,-426.0517 5036.8124,-422.4724 5036.7568,-429.4722"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge51" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.6287,-425.9597C4688.8834,-423.1336 3132.2108,-409.5118 3115,-392 3095.9185,-372.5849 3096.2937,-166.7769 3115,-147 3147.9587,-112.1549 3502.1778,-142.4953 3546,-123 3568.2236,-113.1133 3587.1006,-92.0054 3598.6931,-76.6205"/>
<polygon fill="#000000" stroke="#000000" points="5036.7752,-429.4609 5046.8032,-426.0421 5036.8319,-422.4612 5036.7752,-429.4609"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge52" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.7181,-425.9488C4691.1783,-423.0816 3151.0358,-409.3366 3134,-392 3114.9202,-372.5833 3115.1239,-166.6149 3134,-147 3182.1888,-96.9252 3695.9514,-152.2321 3759,-123 3780.0654,-113.2332 3797.0254,-92.1018 3807.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="5036.8015,-429.4495 5046.8301,-426.0325 5036.8594,-422.4498 5036.8015,-429.4495"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge53" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5036.5958,-426.1381C4732.2043,-424.3925 3514.3376,-415.9222 3483,-392 3424.5633,-347.3911 3420.8578,-248.4429 3421.9977,-207.6363"/>
<polygon fill="#000000" stroke="#000000" points="5036.5913,-429.6381 5046.6111,-426.195 5036.6312,-422.6382 5036.5913,-429.6381"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge54" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.8549,-425.4406C4812.2256,-421.7885 4108.4385,-409.0079 4092,-392 4054.1628,-352.8523 4067.6517,-195.6966 4092,-147 4108.0902,-114.8196 4142.0619,-91.305 4169.4409,-76.6372"/>
<polygon fill="#000000" stroke="#000000" points="5036.813,-428.9402 5046.8684,-425.6025 5036.9263,-421.9412 5036.813,-428.9402"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge55" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.5943,-425.3929C4814.3712,-421.6361 4126.1059,-408.674 4110,-392 4091.0874,-372.4203 4091.7015,-167.1548 4110,-147 4147.2181,-106.0062 4309.02,-148.8194 4358,-123 4377.6371,-112.6485 4392.9923,-91.8506 4402.2274,-76.6608"/>
<polygon fill="#000000" stroke="#000000" points="5036.762,-428.8962 5046.8195,-425.5649 5036.8798,-421.8971 5036.762,-428.8962"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side -->
<g id="edge56" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.7711,-425.3485C4817.5985,-421.4896 4144.7661,-408.3332 4129,-392 4110.094,-372.4139 4110.2937,-166.7769 4129,-147 4161.9587,-112.1549 4516.1778,-142.4953 4560,-123 4582.2236,-113.1133 4601.1006,-92.0054 4612.6931,-76.6205"/>
<polygon fill="#000000" stroke="#000000" points="5036.8008,-428.8495 5046.8606,-425.5252 5036.9234,-421.8506 5036.8008,-428.8495"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side -->
<g id="edge57" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5036.6622,-425.2973C4820.2678,-421.3284 4163.4196,-407.9855 4148,-392 4129.1009,-372.4073 4129.1239,-166.6149 4148,-147 4196.1888,-96.9252 4709.9514,-152.2321 4773,-123 4794.0654,-113.2332 4811.0254,-92.1018 4821.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="5036.8726,-428.8016 5046.9348,-425.4847 5037.0004,-421.8028 5036.8726,-428.8016"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor -->
<g id="edge58" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5036.6115,-424.7144C4882.1109,-420.3976 4517.8644,-408.5202 4497,-392 4439.5061,-346.4772 4435.2253,-248.4876 4436.1037,-207.7955"/>
<polygon fill="#000000" stroke="#000000" points="5036.8293,-428.2216 5046.9224,-424.9999 5037.0232,-421.2243 5036.8293,-428.2216"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side -->
<g id="edge59" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5097.9192,-398.2751C5086.2853,-345.6215 5068.3218,-230.2255 5110,-147 5125.9314,-115.1873 5159.2642,-91.4373 5185.792,-76.5935"/>
<polygon fill="#000000" stroke="#000000" points="5094.5574,-399.2735 5100.212,-408.2332 5101.3789,-397.7028 5094.5574,-399.2735"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side -->
<g id="edge60" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5105.5295,-397.968C5107.0658,-330.3306 5112.5855,-164.5832 5130,-147 5168.0285,-108.603 5324.2239,-148.2574 5372,-123 5391.6248,-112.6251 5406.9823,-91.8316 5416.2213,-76.6492"/>
<polygon fill="#000000" stroke="#000000" points="5102.023,-398.237 5105.3086,-408.3095 5109.0215,-398.3866 5102.023,-398.237"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side -->
<g id="edge61" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5119.563,-399.019C5120.4861,-396.6828 5121.317,-394.3243 5122,-392 5137.4498,-339.4242 5110.1582,-184.6238 5150,-147 5184.3072,-114.6027 5530.8961,-142.1994 5574,-123 5596.2191,-113.1031 5615.097,-91.9972 5626.6909,-76.6156"/>
<polygon fill="#000000" stroke="#000000" points="5116.2763,-397.7953 5115.3916,-408.3532 5122.6671,-400.6514 5116.2763,-397.7953"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side -->
<g id="edge62" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5135.4119,-400.9816C5137.5792,-398.1464 5139.4979,-395.1409 5141,-392 5164.5756,-342.7033 5122.4612,-184.7181 5162,-147 5212.2849,-99.0306 5723.9514,-152.2321 5787,-123 5808.0654,-113.2332 5825.0254,-92.1018 5835.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="5132.7772,-398.6775 5128.7852,-408.4915 5138.026,-403.309 5132.7772,-398.6775"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor -->
<g id="edge63" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5154.4718,-405.0307C5160.6202,-403.0171 5166.8927,-401.2612 5173,-400 5185.195,-397.4816 5387.2624,-399.7615 5397,-392 5454.0472,-346.5299 5454.8593,-248.0695 5452.5301,-207.5148"/>
<polygon fill="#000000" stroke="#000000" points="5153.2293,-401.7574 5144.9538,-408.373 5155.5486,-408.362 5153.2293,-401.7574"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side -->
<g id="edge64" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5153.9477,-405.0292C5160.2585,-402.9756 5166.713,-401.2105 5173,-400 5185.3705,-397.6182 6070.3725,-400.1249 6080,-392 6164.5468,-320.6484 6066.7244,-241.6505 6124,-147 6142.7441,-116.0245 6176.6491,-91.8207 6202.6278,-76.613"/>
<polygon fill="#000000" stroke="#000000" points="5152.4684,-401.8391 5144.1935,-408.4556 5154.7884,-408.4435 5152.4684,-401.8391"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side -->
<g id="edge65" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5153.9474,-405.0277C5160.2583,-402.9743 5166.7128,-401.2097 5173,-400 5185.739,-397.5489 6097.2022,-400.5025 6107,-392 6190.1726,-319.8229 6064.1693,-222.8569 6144,-147 6183.1758,-109.7743 6338.2239,-148.2574 6386,-123 6405.6248,-112.6251 6420.9823,-91.8316 6430.2213,-76.6492"/>
<polygon fill="#000000" stroke="#000000" points="5152.4682,-401.8375 5144.1932,-408.4538 5154.788,-408.442 5152.4682,-401.8375"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side -->
<g id="edge66" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5153.9471,-405.0264C5160.2581,-402.9733 5166.7127,-401.209 5173,-400 5186.053,-397.4899 6120.0124,-400.7709 6130,-392 6212.6021,-319.4602 6083.1693,-221.5086 6164,-147 6198.6951,-115.0185 6544.8961,-142.1994 6588,-123 6610.2191,-113.1031 6629.097,-91.9972 6640.6909,-76.6156"/>
<polygon fill="#000000" stroke="#000000" points="5152.4681,-401.8362 5144.1929,-408.4523 5154.7877,-408.4407 5152.4681,-401.8362"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side -->
<g id="edge67" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5153.9469,-405.0253C5160.2579,-402.9723 5166.7126,-401.2084 5173,-400 5186.3533,-397.4335 6141.9646,-401.1754 6152,-392 6192.3736,-355.0864 6136.1886,-184.5192 6176,-147 6226.5752,-99.3367 6737.9514,-152.2321 6801,-123 6822.0654,-113.2332 6839.0254,-92.1018 6849.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="5152.4679,-401.8351 5144.1927,-408.451 5154.7875,-408.4396 5152.4679,-401.8351"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor -->
<g id="edge68" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5153.9449,-405.0149C5160.2562,-402.9637 5166.7116,-401.2031 5173,-400 5189.8885,-396.769 6397.3986,-402.5197 6411,-392 6468.7058,-347.3686 6469.1449,-248.4332 6466.623,-207.6331"/>
<polygon fill="#000000" stroke="#000000" points="5152.4667,-401.8243 5144.1903,-408.439 5154.7852,-408.4292 5152.4667,-401.8243"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side -->
<g id="edge69" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5153.9423,-405.0009C5160.254,-402.9521 5166.7102,-401.1959 5173,-400 5186.1056,-397.5083 7083.785,-400.5801 7094,-392 7178.7127,-320.8454 7080.7244,-241.6505 7138,-147 7156.7441,-116.0245 7190.6491,-91.8207 7216.6278,-76.613"/>
<polygon fill="#000000" stroke="#000000" points="5152.465,-401.81 5144.1873,-408.4228 5154.7821,-408.4154 5152.465,-401.81"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side -->
<g id="edge70" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5153.9422,-405.0006C5160.254,-402.9518 5166.7102,-401.1957 5173,-400 5186.2899,-397.4737 7110.7631,-400.8436 7121,-392 7204.3333,-320.0085 7078.1693,-222.8569 7158,-147 7197.1758,-109.7743 7352.2239,-148.2574 7400,-123 7419.6248,-112.6251 7434.9823,-91.8316 7444.2213,-76.6492"/>
<polygon fill="#000000" stroke="#000000" points="5152.4649,-401.8096 5144.1872,-408.4224 5154.782,-408.415 5152.4649,-401.8096"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side -->
<g id="edge71" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5153.9421,-405.0003C5160.2539,-402.9516 5166.7101,-401.1955 5173,-400 5186.4469,-397.4441 7133.6959,-401.0098 7144,-392 7226.7579,-319.6379 7097.1693,-221.5086 7178,-147 7212.6951,-115.0185 7558.8961,-142.1994 7602,-123 7624.2191,-113.1031 7643.097,-91.9972 7654.6909,-76.6156"/>
<polygon fill="#000000" stroke="#000000" points="5152.4649,-401.8093 5144.1871,-408.4221 5154.782,-408.4147 5152.4649,-401.8093"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side -->
<g id="edge72" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5153.9421,-405C5160.2539,-402.9513 5166.7101,-401.1954 5173,-400 5186.597,-397.4159 7155.7661,-401.3179 7166,-392 7206.4502,-355.1704 7150.1886,-184.5192 7190,-147 7240.5752,-99.3367 7751.9514,-152.2321 7815,-123 7836.0654,-113.2332 7853.0254,-92.1018 7863.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="5152.4649,-401.809 5144.1871,-408.4218 5154.7819,-408.4144 5152.4649,-401.809"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor -->
<g id="edge73" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5153.9416,-404.9972C5160.2534,-402.949 5166.7098,-401.1939 5173,-400 5188.3647,-397.0837 7412.6154,-401.5498 7425,-392 7482.7707,-347.4526 7483.173,-248.4696 7480.6322,-207.6449"/>
<polygon fill="#000000" stroke="#000000" points="5152.4645,-401.8061 5144.1865,-408.4185 5154.7813,-408.4117 5152.4645,-401.8061"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node123" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5193.5,-408.5C5193.5,-408.5 5294.5,-408.5 5294.5,-408.5 5300.5,-408.5 5306.5,-414.5 5306.5,-420.5 5306.5,-420.5 5306.5,-432.5 5306.5,-432.5 5306.5,-438.5 5300.5,-444.5 5294.5,-444.5 5294.5,-444.5 5193.5,-444.5 5193.5,-444.5 5187.5,-444.5 5181.5,-438.5 5181.5,-432.5 5181.5,-432.5 5181.5,-420.5 5181.5,-420.5 5181.5,-414.5 5187.5,-408.5 5193.5,-408.5"/>
<text text-anchor="middle" x="5244" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge75" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5202.4303,-408.4021C5192.6318,-404.926 5182.0956,-401.8081 5172,-400 5156.565,-397.2356 668.9768,-400.8025 656,-392 597.6903,-352.447 581.3522,-263.4022 576.7772,-217.7132"/>
<polygon fill="#000000" stroke="#000000" points="580.2513,-217.2632 575.8882,-207.6085 573.2782,-217.8768 580.2513,-217.2632"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge74" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5202.4304,-408.4017C5192.6319,-404.9256 5182.0956,-401.8078 5172,-400 5156.0762,-397.1485 525.3908,-402.4004 513,-392 462.3598,-349.4945 466.1402,-262.5439 472.1106,-217.6748"/>
<polygon fill="#000000" stroke="#000000" points="475.5797,-218.1403 473.5619,-207.7394 468.6532,-217.1285 475.5797,-218.1403"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge77" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5202.4297,-408.4059C5192.6312,-404.9296 5182.0951,-401.8107 5172,-400 5148.0625,-395.7065 1690.1226,-405.6572 1670,-392 1611.7004,-352.4321 1595.3577,-263.394 1590.7795,-217.7098"/>
<polygon fill="#000000" stroke="#000000" points="1594.2536,-217.2606 1589.8897,-207.6063 1587.2806,-217.8748 1594.2536,-217.2606"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge76" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5202.4298,-408.4052C5192.6313,-404.929 5182.0952,-401.8102 5172,-400 5159.5424,-397.7661 1536.6921,-400.1391 1527,-392 1476.37,-349.4824 1480.1459,-262.5372 1486.113,-217.672"/>
<polygon fill="#000000" stroke="#000000" points="1489.5819,-218.1383 1487.5635,-207.7376 1482.6554,-217.127 1489.5819,-218.1383"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge79" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5202.4284,-408.4128C5192.63,-404.9362 5182.0943,-401.8154 5172,-400 5154.9949,-396.9417 2698.2916,-401.7095 2684,-392 2625.7189,-352.4049 2609.3678,-263.3792 2604.7836,-217.7038"/>
<polygon fill="#000000" stroke="#000000" points="2608.2578,-217.2559 2603.8925,-207.6022 2601.2849,-217.8711 2608.2578,-217.2559"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge78" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5202.4287,-408.4115C5192.6302,-404.9349 5182.0944,-401.8145 5172,-400 5154.0173,-396.7675 2554.9867,-403.7558 2541,-392 2490.388,-349.461 2494.1558,-262.5254 2500.1171,-217.6671"/>
<polygon fill="#000000" stroke="#000000" points="2503.5858,-218.1348 2501.5662,-207.7342 2496.6592,-217.1242 2503.5858,-218.1348"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge81" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5202.4255,-408.4292C5192.6272,-404.9518 5182.0923,-401.8266 5172,-400 5151.8548,-396.354 3714.9214,-403.5234 3698,-392 3639.7627,-352.3405 3623.3917,-263.344 3618.7934,-217.6894"/>
<polygon fill="#000000" stroke="#000000" points="3622.2679,-217.2447 3617.899,-207.5926 3615.2952,-217.8624 3622.2679,-217.2447"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge80" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5202.4261,-408.4256C5192.6278,-404.9484 5182.0927,-401.8241 5172,-400 5149.8995,-396.0056 3572.1787,-406.4665 3555,-392 3504.4286,-349.4127 3508.1783,-262.4987 3514.1264,-217.656"/>
<polygon fill="#000000" stroke="#000000" points="3517.5947,-218.1268 3515.5725,-207.7268 3510.6678,-217.1179 3517.5947,-218.1268"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder -->
<g id="edge83" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5202.0271,-408.3822C5192.3382,-404.9546 5181.9502,-401.8624 5172,-400 5146.8769,-395.2977 4733.0395,-406.5128 4712,-392 4654.0009,-351.9929 4637.5219,-263.1541 4632.8468,-217.6116"/>
<polygon fill="#000000" stroke="#000000" points="4636.3225,-217.1841 4631.9346,-207.5406 4629.351,-217.8155 4636.3225,-217.1841"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio -->
<g id="edge82" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5202.4148,-408.4872C5192.6171,-405.0071 5182.085,-401.8661 5172,-400 5155.5281,-396.9521 4581.7683,-402.8435 4569,-392 4518.6061,-349.2028 4522.2765,-262.3824 4528.1672,-217.6078"/>
<polygon fill="#000000" stroke="#000000" points="4531.6335,-218.092 4529.6001,-207.6942 4524.7055,-217.0907 4531.6335,-218.092"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder -->
<g id="edge85" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5306.6287,-423.8374C5398.7384,-419.3696 5562.1414,-409.1297 5583,-392 5635.4987,-348.8864 5644.5129,-262.5223 5645.4646,-217.7972"/>
<polygon fill="#000000" stroke="#000000" points="5648.9658,-217.6619 5645.5554,-207.631 5641.9661,-217.5993 5648.9658,-217.6619"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio -->
<g id="edge84" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5306.6775,-422.2743C5380.9271,-416.6763 5496.4555,-405.8704 5511,-392 5558.6254,-346.5819 5556.3354,-261.6026 5551.3172,-217.5658"/>
<polygon fill="#000000" stroke="#000000" points="5554.7777,-217.033 5550.0467,-207.5532 5547.8334,-217.9142 5554.7777,-217.033"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder -->
<g id="edge87" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5306.5488,-425.8931C5569.2528,-423.2213 6570.9938,-411.7532 6597,-392 6651.3472,-350.7202 6659.4783,-262.8413 6659.8414,-217.6411"/>
<polygon fill="#000000" stroke="#000000" points="6663.3415,-217.624 6659.7988,-207.639 6656.3415,-217.6539 6663.3415,-217.624"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio -->
<g id="edge86" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5306.6831,-425.8796C5560.7766,-423.2319 6501.6742,-412.0853 6525,-392 6574.9947,-348.9506 6571.5757,-262.558 6565.802,-217.8122"/>
<polygon fill="#000000" stroke="#000000" points="6569.2286,-217.048 6564.3544,-207.641 6562.2984,-218.0344 6569.2286,-217.048"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder -->
<g id="edge89" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5306.6328,-426.0869C5679.0978,-423.5703 7587.277,-409.8155 7611,-392 7665.5717,-351.0175 7673.6018,-263.0048 7673.8923,-217.7085"/>
<polygon fill="#000000" stroke="#000000" points="7677.3922,-217.6634 7673.833,-207.6843 7670.3924,-217.7049 7677.3922,-217.6634"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio -->
<g id="edge88" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5306.5303,-426.0988C5672.0812,-423.6888 7517.1264,-410.6095 7539,-392 7589.3561,-349.1583 7585.7025,-262.3578 7579.8241,-217.5975"/>
<polygon fill="#000000" stroke="#000000" points="7583.2865,-217.0849 7578.3941,-207.6873 7576.3582,-218.0847 7583.2865,-217.0849"/>
</g>
<!-- system_mem_ctrls00_port -->
<g id="node124" class="node">
<title>system_mem_ctrls00_port</title>
<path fill="#94918b" stroke="#000000" d="M8156,-171.5C8156,-171.5 8186,-171.5 8186,-171.5 8192,-171.5 8198,-177.5 8198,-183.5 8198,-183.5 8198,-195.5 8198,-195.5 8198,-201.5 8192,-207.5 8186,-207.5 8186,-207.5 8156,-207.5 8156,-207.5 8150,-207.5 8144,-201.5 8144,-195.5 8144,-195.5 8144,-183.5 8144,-183.5 8144,-177.5 8150,-171.5 8156,-171.5"/>
<text text-anchor="middle" x="8171" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls00_port -->
<g id="edge90" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls00_port</title>
<path fill="none" stroke="#000000" d="M5306.8101,-426.2457C5723.9868,-424.4968 8078.9331,-413.6692 8108,-392 8162.7918,-351.153 8171.2485,-263.0793 8171.757,-217.7392"/>
<polygon fill="#000000" stroke="#000000" points="8175.2571,-217.701 8171.7459,-207.705 8168.2571,-217.7089 8175.2571,-217.701"/>
</g>
<!-- system_mem_ctrls01_port -->
<g id="node125" class="node">
<title>system_mem_ctrls01_port</title>
<path fill="#94918b" stroke="#000000" d="M8268,-171.5C8268,-171.5 8298,-171.5 8298,-171.5 8304,-171.5 8310,-177.5 8310,-183.5 8310,-183.5 8310,-195.5 8310,-195.5 8310,-201.5 8304,-207.5 8298,-207.5 8298,-207.5 8268,-207.5 8268,-207.5 8262,-207.5 8256,-201.5 8256,-195.5 8256,-195.5 8256,-183.5 8256,-183.5 8256,-177.5 8262,-171.5 8268,-171.5"/>
<text text-anchor="middle" x="8283" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls01_port -->
<g id="edge91" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls01_port</title>
<path fill="none" stroke="#000000" d="M5306.6968,-426.3184C5735.0968,-425.0133 8214.7864,-416.408 8244,-392 8294.8713,-349.497 8292.557,-262.5453 8287.3804,-217.6754"/>
<polygon fill="#000000" stroke="#000000" points="8290.8499,-217.2133 8286.1061,-207.7398 8283.9068,-218.1038 8290.8499,-217.2133"/>
</g>
<!-- system_mem_ctrls02_port -->
<g id="node126" class="node">
<title>system_mem_ctrls02_port</title>
<path fill="#94918b" stroke="#000000" d="M8380,-171.5C8380,-171.5 8410,-171.5 8410,-171.5 8416,-171.5 8422,-177.5 8422,-183.5 8422,-183.5 8422,-195.5 8422,-195.5 8422,-201.5 8416,-207.5 8410,-207.5 8410,-207.5 8380,-207.5 8380,-207.5 8374,-207.5 8368,-201.5 8368,-195.5 8368,-195.5 8368,-183.5 8368,-183.5 8368,-177.5 8374,-171.5 8380,-171.5"/>
<text text-anchor="middle" x="8395" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls02_port -->
<g id="edge92" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls02_port</title>
<path fill="none" stroke="#000000" d="M5306.5658,-426.3452C5743.7977,-425.199 8325.634,-417.3602 8356,-392 8406.8801,-349.5075 8404.5619,-262.5511 8399.3824,-217.6778"/>
<polygon fill="#000000" stroke="#000000" points="8402.8518,-217.2147 8398.1075,-207.7414 8395.9087,-218.1056 8402.8518,-217.2147"/>
</g>
<!-- system_mem_ctrls03_port -->
<g id="node127" class="node">
<title>system_mem_ctrls03_port</title>
<path fill="#94918b" stroke="#000000" d="M8492,-171.5C8492,-171.5 8522,-171.5 8522,-171.5 8528,-171.5 8534,-177.5 8534,-183.5 8534,-183.5 8534,-195.5 8534,-195.5 8534,-201.5 8528,-207.5 8522,-207.5 8522,-207.5 8492,-207.5 8492,-207.5 8486,-207.5 8480,-201.5 8480,-195.5 8480,-195.5 8480,-183.5 8480,-183.5 8480,-177.5 8486,-171.5 8492,-171.5"/>
<text text-anchor="middle" x="8507" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls03_port -->
<g id="edge93" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls03_port</title>
<path fill="none" stroke="#000000" d="M5306.6597,-426.3695C5753.2162,-425.3752 8436.4859,-418.3087 8468,-392 8518.8883,-349.5173 8516.5664,-262.5565 8511.3843,-217.68"/>
<polygon fill="#000000" stroke="#000000" points="8514.8535,-217.2159 8510.1087,-207.743 8507.9105,-218.1072 8514.8535,-217.2159"/>
</g>
<!-- system_mem_ctrls04_port -->
<g id="node128" class="node">
<title>system_mem_ctrls04_port</title>
<path fill="#94918b" stroke="#000000" d="M8604,-171.5C8604,-171.5 8634,-171.5 8634,-171.5 8640,-171.5 8646,-177.5 8646,-183.5 8646,-183.5 8646,-195.5 8646,-195.5 8646,-201.5 8640,-207.5 8634,-207.5 8634,-207.5 8604,-207.5 8604,-207.5 8598,-207.5 8592,-201.5 8592,-195.5 8592,-195.5 8592,-183.5 8592,-183.5 8592,-177.5 8598,-171.5 8604,-171.5"/>
<text text-anchor="middle" x="8619" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls04_port -->
<g id="edge94" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls04_port</title>
<path fill="none" stroke="#000000" d="M5306.6392,-426.3925C5762.0254,-425.5465 8547.3342,-419.2602 8580,-392 8630.8959,-349.5264 8628.5707,-262.5616 8623.386,-217.6821"/>
<polygon fill="#000000" stroke="#000000" points="8626.8552,-217.2171 8622.1099,-207.7444 8619.9122,-218.1088 8626.8552,-217.2171"/>
</g>
<!-- system_mem_ctrls05_port -->
<g id="node129" class="node">
<title>system_mem_ctrls05_port</title>
<path fill="#94918b" stroke="#000000" d="M8716,-171.5C8716,-171.5 8746,-171.5 8746,-171.5 8752,-171.5 8758,-177.5 8758,-183.5 8758,-183.5 8758,-195.5 8758,-195.5 8758,-201.5 8752,-207.5 8746,-207.5 8746,-207.5 8716,-207.5 8716,-207.5 8710,-207.5 8704,-201.5 8704,-195.5 8704,-195.5 8704,-183.5 8704,-183.5 8704,-177.5 8710,-171.5 8716,-171.5"/>
<text text-anchor="middle" x="8731" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls05_port -->
<g id="edge95" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls05_port</title>
<path fill="none" stroke="#000000" d="M5306.5078,-426.4141C5770.2238,-425.7129 8658.179,-420.2146 8692,-392 8742.903,-349.535 8740.5746,-262.5663 8735.3877,-217.6841"/>
<polygon fill="#000000" stroke="#000000" points="8738.8567,-217.2182 8734.111,-207.7457 8731.9137,-218.1102 8738.8567,-217.2182"/>
</g>
<!-- system_mem_ctrls06_port -->
<g id="node130" class="node">
<title>system_mem_ctrls06_port</title>
<path fill="#94918b" stroke="#000000" d="M8828,-171.5C8828,-171.5 8858,-171.5 8858,-171.5 8864,-171.5 8870,-177.5 8870,-183.5 8870,-183.5 8870,-195.5 8870,-195.5 8870,-201.5 8864,-207.5 8858,-207.5 8858,-207.5 8828,-207.5 8828,-207.5 8822,-207.5 8816,-201.5 8816,-195.5 8816,-195.5 8816,-183.5 8816,-183.5 8816,-177.5 8822,-171.5 8828,-171.5"/>
<text text-anchor="middle" x="8843" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls06_port -->
<g id="edge96" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls06_port</title>
<path fill="none" stroke="#000000" d="M5306.6449,-426.434C5779.3956,-425.8717 8769.0296,-421.1642 8804,-392 8854.9097,-349.543 8852.5783,-262.5708 8847.3892,-217.6859"/>
<polygon fill="#000000" stroke="#000000" points="8850.8581,-217.2193 8846.1121,-207.747 8843.9152,-218.1115 8850.8581,-217.2193"/>
</g>
<!-- system_mem_ctrls07_port -->
<g id="node131" class="node">
<title>system_mem_ctrls07_port</title>
<path fill="#94918b" stroke="#000000" d="M8940,-171.5C8940,-171.5 8970,-171.5 8970,-171.5 8976,-171.5 8982,-177.5 8982,-183.5 8982,-183.5 8982,-195.5 8982,-195.5 8982,-201.5 8976,-207.5 8970,-207.5 8970,-207.5 8940,-207.5 8940,-207.5 8934,-207.5 8928,-201.5 8928,-195.5 8928,-195.5 8928,-183.5 8928,-183.5 8928,-177.5 8934,-171.5 8940,-171.5"/>
<text text-anchor="middle" x="8955" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls07_port -->
<g id="edge97" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls07_port</title>
<path fill="none" stroke="#000000" d="M5306.6903,-426.4528C5788.0582,-426.0264 8879.8772,-422.1161 8916,-392 8966.916,-349.5505 8964.5818,-262.5749 8959.3907,-217.6877"/>
<polygon fill="#000000" stroke="#000000" points="8962.8595,-217.2203 8958.113,-207.7481 8955.9166,-218.1128 8962.8595,-217.2203"/>
</g>
<!-- system_mem_ctrls08_port -->
<g id="node132" class="node">
<title>system_mem_ctrls08_port</title>
<path fill="#94918b" stroke="#000000" d="M9052,-171.5C9052,-171.5 9082,-171.5 9082,-171.5 9088,-171.5 9094,-177.5 9094,-183.5 9094,-183.5 9094,-195.5 9094,-195.5 9094,-201.5 9088,-207.5 9082,-207.5 9082,-207.5 9052,-207.5 9052,-207.5 9046,-207.5 9040,-201.5 9040,-195.5 9040,-195.5 9040,-183.5 9040,-183.5 9040,-177.5 9046,-171.5 9052,-171.5"/>
<text text-anchor="middle" x="9067" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls08_port -->
<g id="edge98" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls08_port</title>
<path fill="none" stroke="#000000" d="M5306.6465,-426.4706C5796.2108,-426.1769 8990.722,-423.0705 9028,-392 9078.9219,-349.5576 9076.585,-262.5788 9071.392,-217.6893"/>
<polygon fill="#000000" stroke="#000000" points="9074.8607,-217.2212 9070.1139,-207.7492 9067.9179,-218.1139 9074.8607,-217.2212"/>
</g>
<!-- system_mem_ctrls09_port -->
<g id="node133" class="node">
<title>system_mem_ctrls09_port</title>
<path fill="#94918b" stroke="#000000" d="M9164,-171.5C9164,-171.5 9194,-171.5 9194,-171.5 9200,-171.5 9206,-177.5 9206,-183.5 9206,-183.5 9206,-195.5 9206,-195.5 9206,-201.5 9200,-207.5 9194,-207.5 9194,-207.5 9164,-207.5 9164,-207.5 9158,-207.5 9152,-201.5 9152,-195.5 9152,-195.5 9152,-183.5 9152,-183.5 9152,-177.5 9158,-171.5 9164,-171.5"/>
<text text-anchor="middle" x="9179" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls09_port -->
<g id="edge99" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls09_port</title>
<path fill="none" stroke="#000000" d="M5306.8442,-426.214C5806.752,-423.9071 9120.7819,-408.0137 9140,-392 9190.9274,-349.5643 9188.5881,-262.5825 9183.3933,-217.6908"/>
<polygon fill="#000000" stroke="#000000" points="9186.8619,-217.2221 9182.1148,-207.7503 9179.9191,-218.1151 9186.8619,-217.2221"/>
</g>
<!-- system_mem_ctrls10_port -->
<g id="node134" class="node">
<title>system_mem_ctrls10_port</title>
<path fill="#94918b" stroke="#000000" d="M9276,-171.5C9276,-171.5 9306,-171.5 9306,-171.5 9312,-171.5 9318,-177.5 9318,-183.5 9318,-183.5 9318,-195.5 9318,-195.5 9318,-201.5 9312,-207.5 9306,-207.5 9306,-207.5 9276,-207.5 9276,-207.5 9270,-207.5 9264,-201.5 9264,-195.5 9264,-195.5 9264,-183.5 9264,-183.5 9264,-177.5 9270,-171.5 9276,-171.5"/>
<text text-anchor="middle" x="9291" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls10_port -->
<g id="edge100" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls10_port</title>
<path fill="none" stroke="#000000" d="M5306.6289,-426.2306C5813.9209,-424.0172 9232.2013,-408.4933 9252,-392 9302.9327,-349.5706 9300.591,-262.586 9295.3945,-217.6923"/>
<polygon fill="#000000" stroke="#000000" points="9298.863,-217.2229 9294.1156,-207.7512 9291.9203,-218.1161 9298.863,-217.2229"/>
</g>
<!-- system_mem_ctrls11_port -->
<g id="node135" class="node">
<title>system_mem_ctrls11_port</title>
<path fill="#94918b" stroke="#000000" d="M9388,-171.5C9388,-171.5 9418,-171.5 9418,-171.5 9424,-171.5 9430,-177.5 9430,-183.5 9430,-183.5 9430,-195.5 9430,-195.5 9430,-201.5 9424,-207.5 9418,-207.5 9418,-207.5 9388,-207.5 9388,-207.5 9382,-207.5 9376,-201.5 9376,-195.5 9376,-195.5 9376,-183.5 9376,-183.5 9376,-177.5 9382,-171.5 9388,-171.5"/>
<text text-anchor="middle" x="9403" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls11_port -->
<g id="edge101" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls11_port</title>
<path fill="none" stroke="#000000" d="M5306.7388,-426.245C5822.4295,-424.1171 9343.6246,-408.9696 9364,-392 9414.9377,-349.5765 9412.5938,-262.5893 9407.3956,-217.6936"/>
<polygon fill="#000000" stroke="#000000" points="9410.8641,-217.2237 9406.1164,-207.7522 9403.9213,-218.1171 9410.8641,-217.2237"/>
</g>
<!-- system_mem_ctrls12_port -->
<g id="node136" class="node">
<title>system_mem_ctrls12_port</title>
<path fill="#94918b" stroke="#000000" d="M9499,-171.5C9499,-171.5 9529,-171.5 9529,-171.5 9535,-171.5 9541,-177.5 9541,-183.5 9541,-183.5 9541,-195.5 9541,-195.5 9541,-201.5 9535,-207.5 9529,-207.5 9529,-207.5 9499,-207.5 9499,-207.5 9493,-207.5 9487,-201.5 9487,-195.5 9487,-195.5 9487,-183.5 9487,-183.5 9487,-177.5 9493,-171.5 9499,-171.5"/>
<text text-anchor="middle" x="9514" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls12_port -->
<g id="edge102" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls12_port</title>
<path fill="none" stroke="#000000" d="M5306.7652,-426.2588C5830.3884,-424.2149 9454.0518,-409.4429 9475,-392 9525.9423,-349.5821 9523.5963,-262.5924 9518.3967,-217.6949"/>
<polygon fill="#000000" stroke="#000000" points="9521.8651,-217.2244 9517.1171,-207.753 9514.9224,-218.118 9521.8651,-217.2244"/>
</g>
<!-- system_mem_ctrls13_port -->
<g id="node137" class="node">
<title>system_mem_ctrls13_port</title>
<path fill="#94918b" stroke="#000000" d="M9611,-171.5C9611,-171.5 9641,-171.5 9641,-171.5 9647,-171.5 9653,-177.5 9653,-183.5 9653,-183.5 9653,-195.5 9653,-195.5 9653,-201.5 9647,-207.5 9641,-207.5 9641,-207.5 9611,-207.5 9611,-207.5 9605,-207.5 9599,-201.5 9599,-195.5 9599,-195.5 9599,-183.5 9599,-183.5 9599,-177.5 9605,-171.5 9611,-171.5"/>
<text text-anchor="middle" x="9626" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls13_port -->
<g id="edge103" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls13_port</title>
<path fill="none" stroke="#000000" d="M5306.7399,-426.2722C5838.0758,-424.3116 9565.4727,-409.9212 9587,-392 9637.9468,-349.5875 9635.5988,-262.5954 9630.3977,-217.6961"/>
<polygon fill="#000000" stroke="#000000" points="9633.8661,-217.2251 9629.1178,-207.7539 9626.9234,-218.1189 9633.8661,-217.2251"/>
</g>
<!-- system_mem_ctrls14_port -->
<g id="node138" class="node">
<title>system_mem_ctrls14_port</title>
<path fill="#94918b" stroke="#000000" d="M9723,-171.5C9723,-171.5 9753,-171.5 9753,-171.5 9759,-171.5 9765,-177.5 9765,-183.5 9765,-183.5 9765,-195.5 9765,-195.5 9765,-201.5 9759,-207.5 9753,-207.5 9753,-207.5 9723,-207.5 9723,-207.5 9717,-207.5 9711,-201.5 9711,-195.5 9711,-195.5 9711,-183.5 9711,-183.5 9711,-177.5 9717,-171.5 9723,-171.5"/>
<text text-anchor="middle" x="9738" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls14_port -->
<g id="edge104" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls14_port</title>
<path fill="none" stroke="#000000" d="M5306.6494,-426.2852C5845.3507,-424.4066 9676.8926,-410.4004 9699,-392 9749.951,-349.5926 9747.6012,-262.5982 9742.3987,-217.6973"/>
<polygon fill="#000000" stroke="#000000" points="9745.867,-217.2258 9741.1185,-207.7546 9738.9243,-218.1198 9745.867,-217.2258"/>
</g>
<!-- system_mem_ctrls15_port -->
<g id="node139" class="node">
<title>system_mem_ctrls15_port</title>
<path fill="#94918b" stroke="#000000" d="M9835,-171.5C9835,-171.5 9865,-171.5 9865,-171.5 9871,-171.5 9877,-177.5 9877,-183.5 9877,-183.5 9877,-195.5 9877,-195.5 9877,-201.5 9871,-207.5 9865,-207.5 9865,-207.5 9835,-207.5 9835,-207.5 9829,-207.5 9823,-201.5 9823,-195.5 9823,-195.5 9823,-183.5 9823,-183.5 9823,-177.5 9829,-171.5 9835,-171.5"/>
<text text-anchor="middle" x="9850" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls15_port -->
<g id="edge105" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls15_port</title>
<path fill="none" stroke="#000000" d="M5306.9255,-426.2963C5854.2773,-424.4927 9788.3172,-410.8757 9811,-392 9861.955,-349.5974 9859.6034,-262.6009 9854.3996,-217.6984"/>
<polygon fill="#000000" stroke="#000000" points="9857.8678,-217.2264 9853.1191,-207.7554 9850.9252,-218.1206 9857.8678,-217.2264"/>
</g>
</g>
</svg>
