`timescale 1ns/1ns
`define HALF_PERIOD 10
`define PERIOD 20
`define NUM_CLKS_TIMEOUT 1_000_000
module timer_tb;
reg clk = 1'b0;
reg enable = 1'b0;
reg resetn = 1'b0;
reg sync_resetn = 1'b0;
reg start = 1'b0;
wire done;
time start_time;
time done_time;
// Produce a clock
initial begin
forever begin
#`HALF_PERIOD
clk = !clk;
end
end
// Stop testbench if it gets stuck
initial begin
#(`NUM_CLKS_TIMEOUT*`PERIOD)
$display("Timeout Occured.\n");
$stop;
end
timer dut
(
.clk(clk),
.enable(enable),
.resetn(resetn),
.start(start),
.done(done)
);
initial begin
// Reset the design under test (dut)