{
    "id": "1567509742",
    "title": "Architectural enhancements for Montgomery multiplication on embedded risc processors",
    "venue": "applied cryptography and network security",
    "year": 2003,
    "authors": [
        {
            "name": "Johann Grossschadl",
            "id": "2669762380",
            "org": "Graz University of Technology"
        },
        {
            "name": "Guy-Armand Kamendje",
            "id": "2094181405",
            "org": "Graz University of Technology"
        }
    ],
    "fields_of_study": [
        "Multiplication",
        "Cycles per instruction",
        "Reduced instruction set computing",
        "Fold (higher-order function)",
        "Latency (engineering)",
        "Multi-core processor",
        "Parallel computing",
        "Computer science",
        "Computer architecture",
        "Inner loop",
        "Instruction set"
    ],
    "references": [
        "1498685334",
        "1515912344",
        "1522337283",
        "1550170577",
        "1576601336",
        "1660562555",
        "1664808737",
        "1902291966",
        "2052435632",
        "2066670963",
        "2094079167",
        "2120653360",
        "2139159264",
        "2151163104",
        "2160179803",
        "2171697422"
    ]
}