\hypertarget{stm32f1xx__hal__uart_8h}{}\section{Inc/stm32f1xx\+\_\+hal\+\_\+uart.h File Reference}
\label{stm32f1xx__hal__uart_8h}\index{Inc/stm32f1xx\+\_\+hal\+\_\+uart.\+h@{Inc/stm32f1xx\+\_\+hal\+\_\+uart.\+h}}


Header file of U\+A\+RT H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_u_a_r_t___init_type_def}{U\+A\+R\+T\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+A\+RT Init Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+A\+RT handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_a_r_t___error___code_ga275de35cb518c19c284764f3ecb1aac5}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+NE}~0x00000000U
\item 
\#define \hyperlink{group___u_a_r_t___error___code_gad447a37701acd199dcb653ce32917970}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+PE}~0x00000001U
\item 
\#define \hyperlink{group___u_a_r_t___error___code_ga4a4e32a346dd01f4c41c4fc27afbc72c}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+NE}~0x00000002U
\item 
\#define \hyperlink{group___u_a_r_t___error___code_gaf23cb510d4dc2c8e05a45abfbf5f3457}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+FE}~0x00000004U
\item 
\#define \hyperlink{group___u_a_r_t___error___code_gaedc030add6c499cf41be7f12dd95930c}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+RE}~0x00000008U
\item 
\#define \hyperlink{group___u_a_r_t___error___code_gac1d608ae3499a449cd6cd102e7f86605}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+MA}~0x00000010U
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+O\+R\+D\+L\+E\+N\+G\+T\+H\+\_\+8B}~0x00000000U
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+O\+R\+D\+L\+E\+N\+G\+T\+H\+\_\+9B}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+M)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+1}~0x00000000U
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+2}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+1)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE}~0x00000000U
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE $\vert$ U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+PS))
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+N\+O\+NE}~0x00000000U
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+TS}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+TS}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+C\+TS}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE $\vert$ U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE))
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+RX}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+TX}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+T\+X\+\_\+\+RX}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE $\vert$U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE))
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+O\+V\+E\+R\+S\+A\+M\+P\+L\+I\+N\+G\+\_\+16}~0x00000000U
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+L\+I\+N\+B\+R\+E\+A\+K\+D\+E\+T\+E\+C\+T\+L\+E\+N\+G\+T\+H\+\_\+10B}~0x00000000U
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+L\+I\+N\+B\+R\+E\+A\+K\+D\+E\+T\+E\+C\+T\+L\+E\+N\+G\+T\+H\+\_\+11B}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+DL)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+A\+K\+E\+U\+P\+M\+E\+T\+H\+O\+D\+\_\+\+I\+D\+L\+E\+L\+I\+NE}~0x00000000U
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+W\+A\+K\+E\+U\+P\+M\+E\+T\+H\+O\+D\+\_\+\+A\+D\+D\+R\+E\+S\+S\+M\+A\+RK}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+W\+A\+KE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+C\+TS}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+C\+TS)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+L\+BD}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+L\+BD)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+T\+XE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+TC}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+TC)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+R\+X\+NE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+I\+D\+LE}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+I\+D\+LE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+O\+RE}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+O\+RE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+NE}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+NE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+FE}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+FE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+PE}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+PE)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}~((uint32\+\_\+t)(U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28\+U $\vert$ U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+I\+E))
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}~((uint32\+\_\+t)(U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28\+U $\vert$ U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+I\+E))
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}~((uint32\+\_\+t)(U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28\+U $\vert$ U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+I\+E))
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}~((uint32\+\_\+t)(U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28\+U $\vert$ U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+I\+E))
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}~((uint32\+\_\+t)(U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28\+U $\vert$ U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+I\+E))
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD}~((uint32\+\_\+t)(U\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28\+U $\vert$ U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+I\+E))
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS}~((uint32\+\_\+t)(U\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28\+U $\vert$ U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+I\+E))
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}~((uint32\+\_\+t)(U\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28\+U $\vert$ U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+I\+E))
\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga19deab848407b106998416c78092fa9b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Reset U\+A\+RT handle gstate \& Rx\+State. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gafc4f20cb0f29ba146c9bc14167c52744}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+F\+L\+U\+S\+H\+\_\+\+D\+R\+R\+E\+G\+I\+S\+T\+ER}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$DR)
\begin{DoxyCompactList}\small\item\em Flushs the U\+A\+RT DR register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga261fe8a2afe84ec048113654266c5bf6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified U\+A\+RT flag is set or not. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the specified U\+A\+RT pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the U\+A\+RT PE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gae1dfc7777b089a10464841045b524caa}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the U\+A\+RT FE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gaa1f69421585b3ada4d2b81d502a3ae6b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the U\+A\+RT NE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga9cdc2f2d55eaaa7895996bf6848df42e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the U\+A\+RT O\+RE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga1345aa0af53d82269b13835c225e91d0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the U\+A\+RT I\+D\+LE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gaba94165ed584d49c1ec12df9819bd4bb}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable the specified U\+A\+RT interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga3c29b33f38658acbf592e9aaf84c6f33}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the specified U\+A\+RT interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gab7ad503802bf56bf397c392fc8e18b77}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks whether the specified U\+A\+RT interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga4a77213945844bca4c22ba6a14b7ee4c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+T\+S\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable C\+TS flow control This macro allows to enable C\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga0a26cb3a576c2700f76a7c697c86a499}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+T\+S\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable C\+TS flow control This macro allows to disable C\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga017ec9001ff33136f87cc4034b2709a6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable R\+TS flow control This macro allows to enable R\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga8c034e96ad8f263cafeb5898ff7311fd}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable R\+TS flow control This macro allows to disable R\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga49eb5ea4996a957afeb8be2793ba3fe9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 $\vert$=  U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE)
\begin{DoxyCompactList}\small\item\em Enable U\+A\+RT. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gad2f9fbdb4adf3a09939e201eaeea072f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \&=  $\sim$U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE)
\begin{DoxyCompactList}\small\item\em Disable U\+A\+RT. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___constants_ga869439269c26e8dee93d49b1c7e67448}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+M\+A\+SK}~0x0000\+F\+F\+F\+FU
\begin{DoxyCompactList}\small\item\em U\+A\+RT interruptions flag mask. \end{DoxyCompactList}\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}~1U
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}~2U
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}~3U
\item 
\#define {\bfseries I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+W\+O\+R\+D\+\_\+\+L\+E\+N\+G\+TH}(L\+E\+N\+G\+TH)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+W\+O\+R\+D\+\_\+\+L\+E\+N\+G\+TH}(L\+E\+N\+G\+TH)~(((L\+E\+N\+G\+TH) == U\+A\+R\+T\+\_\+\+W\+O\+R\+D\+L\+E\+N\+G\+T\+H\+\_\+8B))
\item 
\#define {\bfseries I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+TS}(S\+T\+O\+P\+B\+I\+TS)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+P\+A\+R\+I\+TY}(P\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+F\+L\+O\+W\+\_\+\+C\+O\+N\+T\+R\+OL}(C\+O\+N\+T\+R\+OL)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+DE}(M\+O\+DE)~((((M\+O\+DE) \& 0x0000\+F\+F\+F3\+U) == 0x00\+U) \&\& ((\+M\+O\+D\+E) != 0x00\+U))
\item 
\#define {\bfseries I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+O\+V\+E\+R\+S\+A\+M\+P\+L\+I\+NG}(S\+A\+M\+P\+L\+I\+NG)~(((S\+A\+M\+P\+L\+I\+NG) == U\+A\+R\+T\+\_\+\+O\+V\+E\+R\+S\+A\+M\+P\+L\+I\+N\+G\+\_\+16))
\item 
\#define {\bfseries I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+L\+E\+N\+G\+TH}(L\+E\+N\+G\+TH)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+W\+A\+K\+E\+U\+P\+M\+E\+T\+H\+OD}(W\+A\+K\+E\+UP)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+R\+A\+TE}(B\+A\+U\+D\+R\+A\+TE)~((B\+A\+U\+D\+R\+A\+TE) $<$ 4500001\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+SS}(A\+D\+D\+R\+E\+SS)~((A\+D\+D\+R\+E\+SS) $<$= 0x0\+F\+U)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(((\+\_\+\+P\+C\+L\+K\+\_\+)$\ast$25\+U)/(4\+U$\ast$(\+\_\+\+B\+A\+U\+D\+\_\+)))
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+N\+T\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+))/100\+U)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+D\+I\+V\+F\+R\+A\+Q\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(((U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) -\/ (U\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+N\+T\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) $\ast$ 100\+U)) $\ast$ 16\+U + 50\+U) / 100\+U)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(((\+\_\+\+P\+C\+L\+K\+\_\+)$\ast$25\+U)/(2\+U$\ast$(\+\_\+\+B\+A\+U\+D\+\_\+)))
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+N\+T\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+))/100\+U)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+D\+I\+V\+F\+R\+A\+Q\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(((U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) -\/ (U\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+N\+T\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) $\ast$ 100\+U)) $\ast$ 8\+U + 50\+U) / 100\+U)
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group___u_a_r_t___exported___types_gaf55d844a35379c204c90be5d1e8e50ba}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+State\+Type\+Def} \{ \newline
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET} = 0x00U, 
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baade763629c1bdb4f08e52ef79d6e0900e}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY} = 0x20U, 
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baad1eddce038ba828e8b4061a33a2d8801}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+SY} = 0x24U, 
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baadc97ca42e9b05a08cb98e6721e27e80c}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+TX} = 0x21U, 
\newline
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baaf7929f7aebd6b450c25907904411680b}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+RX} = 0x22U, 
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baa2fdde93f9f55972b7133bf7c75dd2e8a}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+T\+X\+\_\+\+RX} = 0x23U, 
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baa90891eeb767df19780e620a15bec807d}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT} = 0x\+A0U, 
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baa5d50bfe0750db02c4fd03d778c8c318c}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+OR} = 0x\+E0U
 \}\begin{DoxyCompactList}\small\item\em H\+AL U\+A\+RT State structures definition. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Half\+Duplex\+\_\+\+Init} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+L\+I\+N\+\_\+\+Init} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint32\+\_\+t Break\+Detect\+Length)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Multi\+Processor\+\_\+\+Init} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t Address, uint32\+\_\+t Wake\+Up\+Method)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Msp\+Init} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Msp\+De\+Init} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Transmit} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Receive} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Transmit\+\_\+\+IT} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Receive\+\_\+\+IT} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Transmit\+\_\+\+D\+MA} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Receive\+\_\+\+D\+MA} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+M\+A\+Pause} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+M\+A\+Resume} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+M\+A\+Stop} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Transmit} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Receive} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+\_\+\+IT} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Transmit\+\_\+\+IT} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Receive\+\_\+\+IT} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+Handler} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Tx\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Tx\+Half\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Half\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Error\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Transmit\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Receive\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+L\+I\+N\+\_\+\+Send\+Break} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Multi\+Processor\+\_\+\+Enter\+Mute\+Mode} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Multi\+Processor\+\_\+\+Exit\+Mute\+Mode} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Half\+Duplex\+\_\+\+Enable\+Transmitter} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Half\+Duplex\+\_\+\+Enable\+Receiver} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{group___u_a_r_t___exported___types_gaf55d844a35379c204c90be5d1e8e50ba}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+State\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+State} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Error} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of U\+A\+RT H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+1.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
12-\/\+May-\/2017 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2016 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 