// Seed: 394083007
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1
);
  integer id_2 (
      id_0,
      !id_0 == id_1
  );
  always @*;
  logic id_3;
  logic id_4;
endmodule
