// Seed: 2821616806
module module_0 (
    input supply0 id_0,
    output wire id_1,
    output tri1 id_2,
    input uwire id_3
    , id_5
);
  assign id_5 = id_3;
  wire id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_4 = 32'd85
) (
    output wand _id_0
    , _id_4,
    output tri0 id_1,
    input  tri1 id_2
);
  logic [-1 : -1 'b0] id_5;
  ;
  assign id_0 = id_4;
  assign id_1 = id_4;
  wand id_6;
  parameter id_7 = -1;
  logic [id_0 : 1 'b0 ==  id_4] id_8;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign id_6 = -1;
  wire id_9;
endmodule
