{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 15:02:11 2019 " "Info: Processing started: Fri Oct 04 15:02:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off B0729047_lab02-2 -c B0729047_lab02-2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off B0729047_lab02-2 -c B0729047_lab02-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" B0729047_lab02-2.v(20) " "Error (10170): Verilog HDL syntax error at B0729047_lab02-2.v(20) near text \"(\";  expecting \";\"" {  } { { "B0729047_lab02-2.v" "" { Text "C:/B0729047 lab02/lab02-2/B0729047_lab02-2.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects B0729047_lab02-2.v(19) " "Error (10839): Verilog HDL error at B0729047_lab02-2.v(19): declaring global objects is a SystemVerilog feature" {  } { { "B0729047_lab02-2.v" "" { Text "C:/B0729047 lab02/lab02-2/B0729047_lab02-2.v" 19 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"module\";  expecting \"end\" B0729047_lab02-2.v(57) " "Error (10170): Verilog HDL syntax error at B0729047_lab02-2.v(57) near text \"module\";  expecting \"end\"" {  } { { "B0729047_lab02-2.v" "" { Text "C:/B0729047 lab02/lab02-2/B0729047_lab02-2.v" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \"end\" B0729047_lab02-2.v(58) " "Error (10170): Verilog HDL syntax error at B0729047_lab02-2.v(58) near text \"input\";  expecting \"end\"" {  } { { "B0729047_lab02-2.v" "" { Text "C:/B0729047 lab02/lab02-2/B0729047_lab02-2.v" 58 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"end\" B0729047_lab02-2.v(66) " "Error (10170): Verilog HDL syntax error at B0729047_lab02-2.v(66) near text \"always\";  expecting \"end\"" {  } { { "B0729047_lab02-2.v" "" { Text "C:/B0729047 lab02/lab02-2/B0729047_lab02-2.v" 66 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"end\" B0729047_lab02-2.v(79) " "Error (10170): Verilog HDL syntax error at B0729047_lab02-2.v(79) near text \"always\";  expecting \"end\"" {  } { { "B0729047_lab02-2.v" "" { Text "C:/B0729047 lab02/lab02-2/B0729047_lab02-2.v" 79 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"module\";  expecting \"end\" B0729047_lab02-2.v(88) " "Error (10170): Verilog HDL syntax error at B0729047_lab02-2.v(88) near text \"module\";  expecting \"end\"" {  } { { "B0729047_lab02-2.v" "" { Text "C:/B0729047 lab02/lab02-2/B0729047_lab02-2.v" 88 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \"end\" B0729047_lab02-2.v(89) " "Error (10170): Verilog HDL syntax error at B0729047_lab02-2.v(89) near text \"input\";  expecting \"end\"" {  } { { "B0729047_lab02-2.v" "" { Text "C:/B0729047 lab02/lab02-2/B0729047_lab02-2.v" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"end\" B0729047_lab02-2.v(97) " "Error (10170): Verilog HDL syntax error at B0729047_lab02-2.v(97) near text \"always\";  expecting \"end\"" {  } { { "B0729047_lab02-2.v" "" { Text "C:/B0729047 lab02/lab02-2/B0729047_lab02-2.v" 97 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"end\" B0729047_lab02-2.v(110) " "Error (10170): Verilog HDL syntax error at B0729047_lab02-2.v(110) near text \"always\";  expecting \"end\"" {  } { { "B0729047_lab02-2.v" "" { Text "C:/B0729047 lab02/lab02-2/B0729047_lab02-2.v" 110 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" B0729047_lab02-2.v(117) " "Error (10170): Verilog HDL syntax error at B0729047_lab02-2.v(117) near text \"endmodule\";  expecting \"end\"" {  } { { "B0729047_lab02-2.v" "" { Text "C:/B0729047 lab02/lab02-2/B0729047_lab02-2.v" 117 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b0729047_lab02-2.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file b0729047_lab02-2.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 11 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Error: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 04 15:02:11 2019 " "Error: Processing ended: Fri Oct 04 15:02:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
