Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Apr 26 14:50:00 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file receiver_top_timing_summary_routed.rpt -pb receiver_top_timing_summary_routed.pb -rpx receiver_top_timing_summary_routed.rpx -warn_on_violation
| Design       : receiver_top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: SPI_SCLK_I (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.918     -304.144                     39                  642        0.132        0.000                      0                  642        3.000        0.000                       0                   240  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                        ------------       ----------      --------------
CLK100_I                                     {0.000 5.000}      10.000          100.000         
  CLK48_O                                    {0.000 31.250}     62.500          16.000          
  clk_feedback                               {0.000 5.000}      10.000          100.000         
SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_spi_clk_gen_clk_wiz_0_0           {0.000 5.000}      10.000          100.000         
  clkfbout_spi_clk_gen_clk_wiz_0_0           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100_I                                                                                                                                                                                       3.000        0.000                       0                     1  
  CLK48_O                                         55.943        0.000                      0                  565        0.132        0.000                      0                  565       30.750        0.000                       0                   188  
  clk_feedback                                                                                                                                                                                 8.751        0.000                       0                     2  
SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_spi_clk_gen_clk_wiz_0_0                 6.138        0.000                      0                   77        0.215        0.000                      0                   77        4.500        0.000                       0                    45  
  clkfbout_spi_clk_gen_clk_wiz_0_0                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK48_O                           clk_out1_spi_clk_gen_clk_wiz_0_0       -7.918     -304.144                     39                   39        2.350        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100_I
  To Clock:  CLK100_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK48_O
  To Clock:  CLK48_O

Setup :            0  Failing Endpoints,  Worst Slack       55.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.943ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.952ns (15.390%)  route 5.234ns (84.610%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.699ns = ( 69.199 - 62.500 ) 
    Source Clock Delay      (SCD):    7.384ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468     3.907    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.995 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.656    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.752 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632     7.384    QLINK1/DECODE/CLK
    SLICE_X38Y10         FDRE                                         r  QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.456     7.840 f  QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.653     9.493    QLINK1/DECODE/dec_data[3]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.617 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16/O
                         net (fo=4, routed)           0.528    10.145    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I4_O)        0.124    10.269 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_10/O
                         net (fo=1, routed)           1.066    11.335    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_10_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124    11.459 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=33, routed)          0.820    12.279    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.403 r  QLINK1/DECODE/data32[31]_i_1/O
                         net (fo=4, routed)           1.167    13.570    QLINK1/DECODE_n_58
    SLICE_X32Y8          FDRE                                         r  QLINK1/data32_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.126    65.995    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.078 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.659    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    67.750 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.448    69.199    QLINK1/CLK
    SLICE_X32Y8          FDRE                                         r  QLINK1/data32_reg[29]/C
                         clock pessimism              0.581    69.780    
                         clock uncertainty           -0.098    69.682    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.169    69.513    QLINK1/data32_reg[29]
  -------------------------------------------------------------------
                         required time                         69.513    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                 55.943    

Slack (MET) :             55.943ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.952ns (15.390%)  route 5.234ns (84.610%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.699ns = ( 69.199 - 62.500 ) 
    Source Clock Delay      (SCD):    7.384ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468     3.907    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.995 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.656    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.752 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632     7.384    QLINK1/DECODE/CLK
    SLICE_X38Y10         FDRE                                         r  QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.456     7.840 f  QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.653     9.493    QLINK1/DECODE/dec_data[3]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.617 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16/O
                         net (fo=4, routed)           0.528    10.145    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I4_O)        0.124    10.269 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_10/O
                         net (fo=1, routed)           1.066    11.335    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_10_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124    11.459 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=33, routed)          0.820    12.279    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.403 r  QLINK1/DECODE/data32[31]_i_1/O
                         net (fo=4, routed)           1.167    13.570    QLINK1/DECODE_n_58
    SLICE_X32Y8          FDRE                                         r  QLINK1/data32_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.126    65.995    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.078 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.659    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    67.750 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.448    69.199    QLINK1/CLK
    SLICE_X32Y8          FDRE                                         r  QLINK1/data32_reg[31]/C
                         clock pessimism              0.581    69.780    
                         clock uncertainty           -0.098    69.682    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.169    69.513    QLINK1/data32_reg[31]
  -------------------------------------------------------------------
                         required time                         69.513    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                 55.943    

Slack (MET) :             56.035ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 0.952ns (15.127%)  route 5.341ns (84.873%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns = ( 69.200 - 62.500 ) 
    Source Clock Delay      (SCD):    7.384ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468     3.907    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.995 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.656    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.752 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632     7.384    QLINK1/DECODE/CLK
    SLICE_X38Y10         FDRE                                         r  QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.456     7.840 f  QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.653     9.493    QLINK1/DECODE/dec_data[3]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.617 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16/O
                         net (fo=4, routed)           0.673    10.290    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.414 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           1.559    11.973    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.097 f  QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          1.457    13.553    QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.677 r  QLINK1/DECODE/data32[6]_i_1/O
                         net (fo=1, routed)           0.000    13.677    QLINK1/DECODE_n_43
    SLICE_X33Y3          FDRE                                         r  QLINK1/data32_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.126    65.995    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.078 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.659    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    67.750 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.449    69.200    QLINK1/CLK
    SLICE_X33Y3          FDRE                                         r  QLINK1/data32_reg[6]/C
                         clock pessimism              0.581    69.781    
                         clock uncertainty           -0.098    69.683    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)        0.029    69.712    QLINK1/data32_reg[6]
  -------------------------------------------------------------------
                         required time                         69.712    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                 56.035    

Slack (MET) :             56.112ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.952ns (15.153%)  route 5.331ns (84.847%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.765ns = ( 69.265 - 62.500 ) 
    Source Clock Delay      (SCD):    7.384ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468     3.907    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.995 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.656    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.752 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632     7.384    QLINK1/DECODE/CLK
    SLICE_X38Y10         FDRE                                         r  QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.456     7.840 f  QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.653     9.493    QLINK1/DECODE/dec_data[3]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.617 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16/O
                         net (fo=4, routed)           0.673    10.290    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.414 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           1.559    11.973    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.097 f  QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          1.446    13.543    QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.667 r  QLINK1/DECODE/data32[2]_i_1/O
                         net (fo=1, routed)           0.000    13.667    QLINK1/DECODE_n_47
    SLICE_X35Y4          FDRE                                         r  QLINK1/data32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.126    65.995    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.078 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.659    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    67.750 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.514    69.265    QLINK1/CLK
    SLICE_X35Y4          FDRE                                         r  QLINK1/data32_reg[2]/C
                         clock pessimism              0.581    69.846    
                         clock uncertainty           -0.098    69.748    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)        0.031    69.779    QLINK1/data32_reg[2]
  -------------------------------------------------------------------
                         required time                         69.779    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 56.112    

Slack (MET) :             56.185ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 0.952ns (15.329%)  route 5.258ns (84.671%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.765ns = ( 69.265 - 62.500 ) 
    Source Clock Delay      (SCD):    7.384ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468     3.907    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.995 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.656    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.752 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632     7.384    QLINK1/DECODE/CLK
    SLICE_X38Y10         FDRE                                         r  QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.456     7.840 f  QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.653     9.493    QLINK1/DECODE/dec_data[3]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.617 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16/O
                         net (fo=4, routed)           0.673    10.290    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.414 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           1.559    11.973    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.097 f  QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          1.374    13.470    QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.594 r  QLINK1/DECODE/data32[18]_i_1/O
                         net (fo=1, routed)           0.000    13.594    QLINK1/DECODE_n_31
    SLICE_X34Y3          FDRE                                         r  QLINK1/data32_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.126    65.995    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.078 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.659    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    67.750 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.514    69.265    QLINK1/CLK
    SLICE_X34Y3          FDRE                                         r  QLINK1/data32_reg[18]/C
                         clock pessimism              0.581    69.846    
                         clock uncertainty           -0.098    69.748    
    SLICE_X34Y3          FDRE (Setup_fdre_C_D)        0.031    69.779    QLINK1/data32_reg[18]
  -------------------------------------------------------------------
                         required time                         69.779    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                 56.185    

Slack (MET) :             56.190ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 0.952ns (16.127%)  route 4.951ns (83.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.699ns = ( 69.199 - 62.500 ) 
    Source Clock Delay      (SCD):    7.384ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468     3.907    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.995 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.656    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.752 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632     7.384    QLINK1/DECODE/CLK
    SLICE_X38Y10         FDRE                                         r  QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.456     7.840 f  QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.653     9.493    QLINK1/DECODE/dec_data[3]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.617 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16/O
                         net (fo=4, routed)           0.528    10.145    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I4_O)        0.124    10.269 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_10/O
                         net (fo=1, routed)           1.066    11.335    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_10_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124    11.459 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=33, routed)          0.820    12.279    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.403 r  QLINK1/DECODE/data32[31]_i_1/O
                         net (fo=4, routed)           0.884    13.287    QLINK1/DECODE_n_58
    SLICE_X33Y7          FDRE                                         r  QLINK1/data32_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.126    65.995    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.078 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.659    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    67.750 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.448    69.199    QLINK1/CLK
    SLICE_X33Y7          FDRE                                         r  QLINK1/data32_reg[30]/C
                         clock pessimism              0.581    69.780    
                         clock uncertainty           -0.098    69.682    
    SLICE_X33Y7          FDRE (Setup_fdre_C_CE)      -0.205    69.477    QLINK1/data32_reg[30]
  -------------------------------------------------------------------
                         required time                         69.477    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                 56.190    

Slack (MET) :             56.268ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 0.952ns (15.544%)  route 5.173ns (84.456%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.765ns = ( 69.265 - 62.500 ) 
    Source Clock Delay      (SCD):    7.384ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468     3.907    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.995 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.656    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.752 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632     7.384    QLINK1/DECODE/CLK
    SLICE_X38Y10         FDRE                                         r  QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.456     7.840 f  QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.653     9.493    QLINK1/DECODE/dec_data[3]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.617 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16/O
                         net (fo=4, routed)           0.673    10.290    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.414 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           1.559    11.973    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.097 f  QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          1.288    13.385    QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.509 r  QLINK1/DECODE/data32[14]_i_1/O
                         net (fo=1, routed)           0.000    13.509    QLINK1/DECODE_n_35
    SLICE_X35Y5          FDRE                                         r  QLINK1/data32_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.126    65.995    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.078 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.659    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    67.750 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.514    69.265    QLINK1/CLK
    SLICE_X35Y5          FDRE                                         r  QLINK1/data32_reg[14]/C
                         clock pessimism              0.581    69.846    
                         clock uncertainty           -0.098    69.748    
    SLICE_X35Y5          FDRE (Setup_fdre_C_D)        0.029    69.777    QLINK1/data32_reg[14]
  -------------------------------------------------------------------
                         required time                         69.777    
                         arrival time                         -13.509    
  -------------------------------------------------------------------
                         slack                                 56.268    

Slack (MET) :             56.305ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.952ns (15.809%)  route 5.070ns (84.191%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.699ns = ( 69.199 - 62.500 ) 
    Source Clock Delay      (SCD):    7.384ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468     3.907    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.995 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.656    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.752 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632     7.384    QLINK1/DECODE/CLK
    SLICE_X38Y10         FDRE                                         r  QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.456     7.840 f  QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.653     9.493    QLINK1/DECODE/dec_data[3]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.617 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16/O
                         net (fo=4, routed)           0.673    10.290    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.414 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           1.559    11.973    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.097 f  QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          1.185    13.282    QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.406 r  QLINK1/DECODE/data32[30]_i_1/O
                         net (fo=1, routed)           0.000    13.406    QLINK1/DECODE_n_19
    SLICE_X33Y7          FDRE                                         r  QLINK1/data32_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.126    65.995    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.078 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.659    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    67.750 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.448    69.199    QLINK1/CLK
    SLICE_X33Y7          FDRE                                         r  QLINK1/data32_reg[30]/C
                         clock pessimism              0.581    69.780    
                         clock uncertainty           -0.098    69.682    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.029    69.711    QLINK1/data32_reg[30]
  -------------------------------------------------------------------
                         required time                         69.711    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                 56.305    

Slack (MET) :             56.335ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.952ns (15.708%)  route 5.108ns (84.292%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.765ns = ( 69.265 - 62.500 ) 
    Source Clock Delay      (SCD):    7.384ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468     3.907    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.995 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.656    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.752 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632     7.384    QLINK1/DECODE/CLK
    SLICE_X38Y10         FDRE                                         r  QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.456     7.840 f  QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.653     9.493    QLINK1/DECODE/dec_data[3]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.617 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16/O
                         net (fo=4, routed)           0.673    10.290    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.414 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13/O
                         net (fo=3, routed)           1.559    11.973    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_13_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.097 f  QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          1.224    13.320    QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.444 r  QLINK1/DECODE/data32[22]_i_1/O
                         net (fo=1, routed)           0.000    13.444    QLINK1/DECODE_n_27
    SLICE_X34Y4          FDRE                                         r  QLINK1/data32_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.126    65.995    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.078 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.659    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    67.750 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.514    69.265    QLINK1/CLK
    SLICE_X34Y4          FDRE                                         r  QLINK1/data32_reg[22]/C
                         clock pessimism              0.581    69.846    
                         clock uncertainty           -0.098    69.748    
    SLICE_X34Y4          FDRE (Setup_fdre_C_D)        0.031    69.779    QLINK1/data32_reg[22]
  -------------------------------------------------------------------
                         required time                         69.779    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                 56.335    

Slack (MET) :             56.344ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 0.952ns (16.271%)  route 4.899ns (83.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.765ns = ( 69.265 - 62.500 ) 
    Source Clock Delay      (SCD):    7.384ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468     3.907    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.995 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.656    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.752 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632     7.384    QLINK1/DECODE/CLK
    SLICE_X38Y10         FDRE                                         r  QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.456     7.840 f  QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.653     9.493    QLINK1/DECODE/dec_data[3]
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.617 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16/O
                         net (fo=4, routed)           0.528    10.145    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_16_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I4_O)        0.124    10.269 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_10/O
                         net (fo=1, routed)           1.066    11.335    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_10_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124    11.459 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=33, routed)          1.027    12.485    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.609 r  QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.626    13.235    QLINK1/DECODE_n_59
    SLICE_X36Y4          FDRE                                         r  QLINK1/data32_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.126    65.995    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.078 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.659    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    67.750 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.514    69.265    QLINK1/CLK
    SLICE_X36Y4          FDRE                                         r  QLINK1/data32_reg[24]/C
                         clock pessimism              0.581    69.846    
                         clock uncertainty           -0.098    69.748    
    SLICE_X36Y4          FDRE (Setup_fdre_C_CE)      -0.169    69.579    QLINK1/data32_reg[24]
  -------------------------------------------------------------------
                         required time                         69.579    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                 56.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM1/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.247%)  route 0.315ns (65.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X36Y4          FDRE                                         r  QLINK1/data32_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.164     2.620 r  QLINK1/data32_reg[24]/Q
                         net (fo=5, routed)           0.315     2.935    RAM0/data32_reg[31]_0[24]
    RAMB36_X2Y1          RAMB36E1                                     r  RAM0/UNISIM_RAM1/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.255     1.650    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.703 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.233    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.262 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.876     3.138    RAM0/CLK
    RAMB36_X2Y1          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
                         clock pessimism             -0.631     2.506    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     2.802    RAM0/UNISIM_RAM1
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 QLINK1/led_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/LED_O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.096ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.565     2.429    QLINK1/CLK
    SLICE_X27Y0          FDRE                                         r  QLINK1/led_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.141     2.570 f  QLINK1/led_idx_reg[0]/Q
                         net (fo=7, routed)           0.089     2.659    QLINK1/led_idx_reg__0[0]
    SLICE_X26Y0          LUT6 (Prop_lut6_I3_O)        0.045     2.704 r  QLINK1/LED_O_i_1/O
                         net (fo=1, routed)           0.000     2.704    QLINK1/LED_O_i_1_n_0
    SLICE_X26Y0          FDRE                                         r  QLINK1/LED_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.255     1.650    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.703 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.233    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.262 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.835     3.096    QLINK1/CLK
    SLICE_X26Y0          FDRE                                         r  QLINK1/LED_O_reg/C
                         clock pessimism             -0.654     2.442    
    SLICE_X26Y0          FDRE (Hold_fdre_C_D)         0.120     2.562    QLINK1/LED_O_reg
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM1/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.125%)  route 0.360ns (71.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X37Y3          FDRE                                         r  QLINK1/data32_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     2.597 r  QLINK1/data32_reg[19]/Q
                         net (fo=8, routed)           0.360     2.957    RAM0/data32_reg[31]_0[19]
    RAMB36_X2Y1          RAMB36E1                                     r  RAM0/UNISIM_RAM1/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.255     1.650    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.703 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.233    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.262 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.876     3.138    RAM0/CLK
    RAMB36_X2Y1          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
                         clock pessimism             -0.631     2.506    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296     2.802    RAM0/UNISIM_RAM1
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.953%)  route 0.363ns (72.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X35Y4          FDRE                                         r  QLINK1/data32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     2.597 r  QLINK1/data32_reg[0]/Q
                         net (fo=5, routed)           0.363     2.960    RAM0/data32_reg[31]_0[0]
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.255     1.650    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.703 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.233    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.262 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.877     3.139    RAM0/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.631     2.507    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.803    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.923%)  route 0.364ns (72.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X35Y4          FDRE                                         r  QLINK1/data32_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     2.597 r  QLINK1/data32_reg[2]/Q
                         net (fo=7, routed)           0.364     2.961    RAM0/data32_reg[31]_0[2]
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.255     1.650    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.703 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.233    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.262 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.877     3.139    RAM0/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.631     2.507    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.803    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM1/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.425%)  route 0.373ns (72.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.565     2.429    QLINK1/CLK
    SLICE_X33Y3          FDRE                                         r  QLINK1/data32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     2.570 r  QLINK1/data32_reg[7]/Q
                         net (fo=7, routed)           0.373     2.943    RAM0/data32_reg[31]_0[7]
    RAMB36_X2Y1          RAMB36E1                                     r  RAM0/UNISIM_RAM1/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.255     1.650    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.703 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.233    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.262 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.876     3.138    RAM0/CLK
    RAMB36_X2Y1          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
                         clock pessimism             -0.651     2.486    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.782    RAM0/UNISIM_RAM1
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.708%)  route 0.368ns (72.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X34Y5          FDRE                                         r  QLINK1/data32_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.141     2.597 r  QLINK1/data32_reg[8]/Q
                         net (fo=5, routed)           0.368     2.965    RAM0/data32_reg[31]_0[8]
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.255     1.650    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.703 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.233    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.262 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.877     3.139    RAM0/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.631     2.507    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     2.803    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 QLINK1/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/timestamp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.611%)  route 0.127ns (47.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.564     2.428    QLINK1/CLK
    SLICE_X25Y4          FDRE                                         r  QLINK1/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.141     2.569 r  QLINK1/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.127     2.696    QLINK1/clk_cnt_reg[14]
    SLICE_X27Y3          FDRE                                         r  QLINK1/timestamp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.255     1.650    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.703 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.233    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.262 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.834     3.095    QLINK1/CLK
    SLICE_X27Y3          FDRE                                         r  QLINK1/timestamp_reg[14]/C
                         clock pessimism             -0.631     2.464    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.070     2.534    QLINK1/timestamp_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.164ns (31.905%)  route 0.350ns (68.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X36Y5          FDRE                                         r  QLINK1/data32_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.164     2.620 r  QLINK1/data32_reg[4]/Q
                         net (fo=5, routed)           0.350     2.970    RAM0/data32_reg[31]_0[4]
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.255     1.650    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.703 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.233    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.262 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.877     3.139    RAM0/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.631     2.507    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.803    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM1/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.164ns (31.875%)  route 0.351ns (68.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X36Y4          FDRE                                         r  QLINK1/data32_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.164     2.620 r  QLINK1/data32_reg[27]/Q
                         net (fo=6, routed)           0.351     2.970    RAM0/data32_reg[31]_0[27]
    RAMB36_X2Y1          RAMB36E1                                     r  RAM0/UNISIM_RAM1/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.255     1.650    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.703 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.233    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.262 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.876     3.138    RAM0/CLK
    RAMB36_X2Y1          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
                         clock pessimism             -0.631     2.506    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.296     2.802    RAM0/UNISIM_RAM1
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK48_O
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X2Y1      RAM0/UNISIM_RAM1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X2Y0      RAM0/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y1    CLK48_O_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X37Y9      QLINK1/DECODE/nxt_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X36Y10     QLINK1/DECODE/nxt_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X37Y10     QLINK1/DECODE/nxt_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X38Y10     QLINK1/DECODE/nxt_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X36Y9      QLINK1/DECODE/nxt_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X37Y11     QLINK1/DECODE/nxt_data_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X37Y9      QLINK1/DECODE/nxt_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X36Y10     QLINK1/DECODE/nxt_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X37Y10     QLINK1/DECODE/nxt_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X36Y9      QLINK1/DECODE/nxt_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X37Y12     QLINK1/DECODE/nxt_data_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X36Y6      QLINK1/adr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X36Y6      QLINK1/adr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X36Y6      QLINK1/adr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X36Y6      QLINK1/adr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X37Y5      QLINK1/adr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X37Y9      QLINK1/DECODE/nxt_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X36Y10     QLINK1/DECODE/nxt_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X37Y10     QLINK1/DECODE/nxt_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X38Y10     QLINK1/DECODE/nxt_data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X36Y9      QLINK1/DECODE/nxt_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X37Y11     QLINK1/DECODE/nxt_data_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X37Y11     QLINK1/DECODE/nxt_data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X36Y11     QLINK1/DECODE/nxt_data_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X36Y11     QLINK1/DECODE/nxt_data_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X37Y12     QLINK1/DECODE/nxt_data_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
  To Clock:  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_spi_clk_gen_clk_wiz_0_0
  To Clock:  clk_out1_spi_clk_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 2.454ns (66.893%)  route 1.215ns (33.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           3.459     3.459    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.781    -3.322 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -1.662    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.614     0.048    RAM0/bbstub_clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     2.502 r  RAM0/UNISIM_RAM0/DOBDO[15]
                         net (fo=1, routed)           1.215     3.716    SpiTx/D[15]
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L5                   IBUF                         0.000    10.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943    12.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049     5.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518     9.085    SpiTx/clk_out1_0
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[15]/C
                         clock pessimism              0.947    10.031    
                         clock uncertainty           -0.074     9.957    
    SLICE_X34Y2          FDRE (Setup_fdre_C_D)       -0.103     9.854    SpiTx/nxt_data_reg[15]
  -------------------------------------------------------------------
                         required time                          9.854    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 2.454ns (69.099%)  route 1.097ns (30.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           3.459     3.459    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.781    -3.322 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -1.662    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.614     0.048    RAM0/bbstub_clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     2.502 r  RAM0/UNISIM_RAM0/DOBDO[16]
                         net (fo=1, routed)           1.097     3.599    SpiTx/D[16]
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L5                   IBUF                         0.000    10.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943    12.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049     5.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518     9.085    SpiTx/clk_out1_0
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[16]/C
                         clock pessimism              0.947    10.031    
                         clock uncertainty           -0.074     9.957    
    SLICE_X34Y2          FDRE (Setup_fdre_C_D)       -0.108     9.849    SpiTx/nxt_data_reg[16]
  -------------------------------------------------------------------
                         required time                          9.849    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 2.454ns (68.513%)  route 1.128ns (31.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           3.459     3.459    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.781    -3.322 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -1.662    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.614     0.048    RAM0/bbstub_clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.502 r  RAM0/UNISIM_RAM0/DOBDO[12]
                         net (fo=1, routed)           1.128     3.630    SpiTx/D[12]
    SLICE_X37Y2          FDRE                                         r  SpiTx/nxt_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L5                   IBUF                         0.000    10.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943    12.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049     5.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518     9.085    SpiTx/clk_out1_0
    SLICE_X37Y2          FDRE                                         r  SpiTx/nxt_data_reg[12]/C
                         clock pessimism              0.947    10.031    
                         clock uncertainty           -0.074     9.957    
    SLICE_X37Y2          FDRE (Setup_fdre_C_D)       -0.062     9.895    SpiTx/nxt_data_reg[12]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 2.454ns (69.290%)  route 1.088ns (30.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           3.459     3.459    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.781    -3.322 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -1.662    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.614     0.048    RAM0/bbstub_clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     2.502 r  RAM0/UNISIM_RAM0/DOBDO[17]
                         net (fo=1, routed)           1.088     3.590    SpiTx/D[17]
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L5                   IBUF                         0.000    10.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943    12.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049     5.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518     9.085    SpiTx/clk_out1_0
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[17]/C
                         clock pessimism              0.947    10.031    
                         clock uncertainty           -0.074     9.957    
    SLICE_X34Y2          FDRE (Setup_fdre_C_D)       -0.101     9.856    SpiTx/nxt_data_reg[17]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 2.454ns (69.134%)  route 1.096ns (30.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           3.459     3.459    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.781    -3.322 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -1.662    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.614     0.048    RAM0/bbstub_clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     2.502 r  RAM0/UNISIM_RAM0/DOBDO[11]
                         net (fo=1, routed)           1.096     3.597    SpiTx/D[11]
    SLICE_X36Y1          FDRE                                         r  SpiTx/nxt_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L5                   IBUF                         0.000    10.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943    12.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049     5.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518     9.085    SpiTx/clk_out1_0
    SLICE_X36Y1          FDRE                                         r  SpiTx/nxt_data_reg[11]/C
                         clock pessimism              0.947    10.031    
                         clock uncertainty           -0.074     9.957    
    SLICE_X36Y1          FDRE (Setup_fdre_C_D)       -0.059     9.898    SpiTx/nxt_data_reg[11]
  -------------------------------------------------------------------
                         required time                          9.898    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 2.454ns (70.398%)  route 1.032ns (29.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           3.459     3.459    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.781    -3.322 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -1.662    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.614     0.048    RAM0/bbstub_clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     2.502 r  RAM0/UNISIM_RAM0/DOBDO[9]
                         net (fo=1, routed)           1.032     3.534    SpiTx/D[9]
    SLICE_X37Y2          FDRE                                         r  SpiTx/nxt_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L5                   IBUF                         0.000    10.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943    12.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049     5.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518     9.085    SpiTx/clk_out1_0
    SLICE_X37Y2          FDRE                                         r  SpiTx/nxt_data_reg[9]/C
                         clock pessimism              0.947    10.031    
                         clock uncertainty           -0.074     9.957    
    SLICE_X37Y2          FDRE (Setup_fdre_C_D)       -0.093     9.864    SpiTx/nxt_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 2.454ns (70.486%)  route 1.028ns (29.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           3.459     3.459    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.781    -3.322 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -1.662    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.614     0.048    RAM0/bbstub_clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     2.502 r  RAM0/UNISIM_RAM0/DOBDO[6]
                         net (fo=1, routed)           1.028     3.529    SpiTx/D[6]
    SLICE_X36Y1          FDRE                                         r  SpiTx/nxt_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L5                   IBUF                         0.000    10.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943    12.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049     5.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518     9.085    SpiTx/clk_out1_0
    SLICE_X36Y1          FDRE                                         r  SpiTx/nxt_data_reg[6]/C
                         clock pessimism              0.947    10.031    
                         clock uncertainty           -0.074     9.957    
    SLICE_X36Y1          FDRE (Setup_fdre_C_D)       -0.058     9.899    SpiTx/nxt_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.899    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 2.454ns (70.864%)  route 1.009ns (29.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           3.459     3.459    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.781    -3.322 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -1.662    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.614     0.048    RAM0/bbstub_clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      2.454     2.502 r  RAM0/UNISIM_RAM0/DOBDO[29]
                         net (fo=1, routed)           1.009     3.511    SpiTx/D[29]
    SLICE_X36Y1          FDRE                                         r  SpiTx/nxt_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L5                   IBUF                         0.000    10.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943    12.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049     5.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518     9.085    SpiTx/clk_out1_0
    SLICE_X36Y1          FDRE                                         r  SpiTx/nxt_data_reg[29]/C
                         clock pessimism              0.947    10.031    
                         clock uncertainty           -0.074     9.957    
    SLICE_X36Y1          FDRE (Setup_fdre_C_D)       -0.013     9.944    SpiTx/nxt_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 2.454ns (71.702%)  route 0.968ns (28.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           3.459     3.459    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.781    -3.322 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -1.662    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.614     0.048    RAM0/bbstub_clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     2.502 r  RAM0/UNISIM_RAM0/DOBDO[18]
                         net (fo=1, routed)           0.968     3.470    SpiTx/D[18]
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L5                   IBUF                         0.000    10.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943    12.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049     5.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518     9.085    SpiTx/clk_out1_0
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[18]/C
                         clock pessimism              0.947    10.031    
                         clock uncertainty           -0.074     9.957    
    SLICE_X34Y2          FDRE (Setup_fdre_C_D)       -0.047     9.910    SpiTx/nxt_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 2.454ns (71.932%)  route 0.958ns (28.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           3.459     3.459    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.781    -3.322 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -1.662    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.614     0.048    RAM0/bbstub_clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.502 r  RAM0/UNISIM_RAM0/DOBDO[8]
                         net (fo=1, routed)           0.958     3.459    SpiTx/D[8]
    SLICE_X37Y2          FDRE                                         r  SpiTx/nxt_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L5                   IBUF                         0.000    10.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943    12.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049     5.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518     9.085    SpiTx/clk_out1_0
    SLICE_X37Y2          FDRE                                         r  SpiTx/nxt_data_reg[8]/C
                         clock pessimism              0.947    10.031    
                         clock uncertainty           -0.074     9.957    
    SLICE_X37Y2          FDRE (Setup_fdre_C_D)       -0.043     9.914    SpiTx/nxt_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                  6.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SpiTx/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/ODDR_MOSI/D2
                            (rising edge-triggered cell ODDR clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.164ns (14.273%)  route 0.985ns (85.727%))
  Logic Levels:           0  
  Clock Path Skew:        1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.288ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -0.818 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.332    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.306 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.594     0.288    SpiTx/clk_out1_0
    SLICE_X36Y3          FDRE                                         r  SpiTx/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.164     0.452 r  SpiTx/D2_reg/Q
                         net (fo=1, routed)           0.985     1.437    SpiTx/D2
    OLOGIC_X1Y5          ODDR                                         r  SpiTx/ODDR_MOSI/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.065     0.267    SpiTx/clk_out1_0
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.056     0.323 r  SpiTx/ODDR_MOSI_i_1/O
                         net (fo=2, routed)           0.499     0.822    SpiTx/sclk
    OLOGIC_X1Y5          ODDR                                         r  SpiTx/ODDR_MOSI/C
                         clock pessimism              0.493     1.315    
    OLOGIC_X1Y5          ODDR (Hold_oddr_C_D2)       -0.093     1.222    SpiTx/ODDR_MOSI
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SpiTx/D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/ODDR_MOSI/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.141ns (12.116%)  route 1.023ns (87.884%))
  Logic Levels:           0  
  Clock Path Skew:        1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -0.818 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.332    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.306 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595     0.289    SpiTx/clk_out1_0
    SLICE_X35Y2          FDRE                                         r  SpiTx/D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.430 r  SpiTx/D1_reg/Q
                         net (fo=1, routed)           1.023     1.453    SpiTx/D1
    OLOGIC_X1Y5          ODDR                                         r  SpiTx/ODDR_MOSI/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.065     0.267    SpiTx/clk_out1_0
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.056     0.323 r  SpiTx/ODDR_MOSI_i_1/O
                         net (fo=2, routed)           0.499     0.822    SpiTx/sclk
    OLOGIC_X1Y5          ODDR                                         r  SpiTx/ODDR_MOSI/C
                         clock pessimism              0.493     1.315    
    OLOGIC_X1Y5          ODDR (Hold_oddr_C_D1)       -0.093     1.222    SpiTx/ODDR_MOSI
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/bitcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -0.818 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.332    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.306 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595     0.289    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141     0.430 r  SpiTx/bitcnt_reg[3]/Q
                         net (fo=6, routed)           0.193     0.623    SpiTx/bitcnt_reg__0[3]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.042     0.665 r  SpiTx/bitcnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.665    SpiTx/p_0_in__2[4]
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[4]/C
                         clock pessimism              0.222     0.289    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.107     0.396    SpiTx/bitcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/bitcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -0.818 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.332    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.306 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595     0.289    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141     0.430 r  SpiTx/bitcnt_reg[3]/Q
                         net (fo=6, routed)           0.193     0.623    SpiTx/bitcnt_reg__0[3]
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.045     0.668 r  SpiTx/bitcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.668    SpiTx/p_0_in__2[3]
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[3]/C
                         clock pessimism              0.222     0.289    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.091     0.380    SpiTx/bitcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 SpiTx/sclk_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/sclk_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.066ns
    Source Clock Delay      (SCD):    0.288ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -0.818 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.332    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.306 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.594     0.288    SpiTx/clk_out1_0
    SLICE_X37Y4          FDRE                                         r  SpiTx/sclk_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     0.429 r  SpiTx/sclk_active_reg/Q
                         net (fo=2, routed)           0.232     0.661    SpiTx/sclk_active
    SLICE_X37Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.706 r  SpiTx/sclk_active_i_1/O
                         net (fo=1, routed)           0.000     0.706    SpiTx/sclk_active_i_1_n_0
    SLICE_X37Y4          FDRE                                         r  SpiTx/sclk_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.865     0.066    SpiTx/clk_out1_0
    SLICE_X37Y4          FDRE                                         r  SpiTx/sclk_active_reg/C
                         clock pessimism              0.222     0.288    
    SLICE_X37Y4          FDRE (Hold_fdre_C_D)         0.092     0.380    SpiTx/sclk_active_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/bitcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.184ns (40.828%)  route 0.267ns (59.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -0.818 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.332    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.306 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595     0.289    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141     0.430 r  SpiTx/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.267     0.697    SpiTx/bitcnt_reg__0[1]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.043     0.740 r  SpiTx/bitcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.740    SpiTx/p_0_in__2[2]
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[2]/C
                         clock pessimism              0.222     0.289    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.107     0.396    SpiTx/bitcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/bitcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.089%)  route 0.267ns (58.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -0.818 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.332    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.306 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595     0.289    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141     0.430 f  SpiTx/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.267     0.697    SpiTx/bitcnt_reg__0[1]
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.045     0.742 r  SpiTx/bitcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.742    SpiTx/p_0_in__2[1]
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[1]/C
                         clock pessimism              0.222     0.289    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.092     0.381    SpiTx/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/D2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.231ns (34.446%)  route 0.440ns (65.554%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.066ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -0.818 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.332    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.306 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595     0.289    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141     0.430 r  SpiTx/bitcnt_reg[3]/Q
                         net (fo=6, routed)           0.263     0.693    SpiTx/bitcnt_reg__0[3]
    SLICE_X38Y1          LUT6 (Prop_lut6_I3_O)        0.045     0.738 r  SpiTx/D2_i_2/O
                         net (fo=1, routed)           0.177     0.915    SpiTx/D2_i_2_n_0
    SLICE_X36Y3          LUT2 (Prop_lut2_I0_O)        0.045     0.960 r  SpiTx/D2_i_1/O
                         net (fo=1, routed)           0.000     0.960    SpiTx/D2_i_1_n_0
    SLICE_X36Y3          FDRE                                         r  SpiTx/D2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.865     0.066    SpiTx/clk_out1_0
    SLICE_X36Y3          FDRE                                         r  SpiTx/D2_reg/C
                         clock pessimism              0.259     0.325    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.120     0.445    SpiTx/D2_reg
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.227ns (43.374%)  route 0.296ns (56.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -0.818 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.332    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.306 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595     0.289    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.128     0.417 r  SpiTx/bitcnt_reg[4]/Q
                         net (fo=5, routed)           0.163     0.580    SpiTx/bitcnt_reg__0[4]
    SLICE_X35Y3          LUT5 (Prop_lut5_I1_O)        0.099     0.679 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.134     0.812    SpiTx/nxt_data
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[14]/C
                         clock pessimism              0.259     0.326    
    SLICE_X34Y2          FDRE (Hold_fdre_C_CE)       -0.039     0.287    SpiTx/nxt_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.227ns (43.374%)  route 0.296ns (56.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -0.818 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.332    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.306 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.595     0.289    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.128     0.417 r  SpiTx/bitcnt_reg[4]/Q
                         net (fo=5, routed)           0.163     0.580    SpiTx/bitcnt_reg__0[4]
    SLICE_X35Y3          LUT5 (Prop_lut5_I1_O)        0.099     0.679 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.134     0.812    SpiTx/nxt_data
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[15]/C
                         clock pessimism              0.259     0.326    
    SLICE_X34Y2          FDRE (Hold_fdre_C_CE)       -0.039     0.287    SpiTx/nxt_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.525    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_spi_clk_gen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      RAM0/UNISIM_RAM1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0      RAM0/UNISIM_RAM0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y5      SpiTx/ODDR_MOSI/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y23     SpiTx/ODDR_SCLK/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y2      SpiTx/D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y3      SpiTx/D2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y3      SpiTx/bitcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y3      SpiTx/bitcnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y2      SpiTx/D1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      SpiTx/D2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3      SpiTx/bitcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3      SpiTx/bitcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3      SpiTx/bitcnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3      SpiTx/bitcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3      SpiTx/bitcnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3      SpiTx/bitcnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3      SpiTx/bitcnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3      SpiTx/bitcnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y2      SpiTx/D1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      SpiTx/D2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      SpiTx/D2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3      SpiTx/bitcnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3      SpiTx/bitcnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3      SpiTx/bitcnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3      SpiTx/bitcnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y1      SpiTx/nxt_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y2      SpiTx/nxt_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y1      SpiTx/nxt_data_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_spi_clk_gen_clk_wiz_0_0
  To Clock:  clkfbout_spi_clk_gen_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_spi_clk_gen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK48_O
  To Clock:  clk_out1_spi_clk_gen_clk_wiz_0_0

Setup :           39  Failing Endpoints,  Worst Slack       -7.918ns,  Total Violation     -304.144ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.918ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.649ns  (logic 0.580ns (35.166%)  route 1.069ns (64.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -8.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 189.085 - 190.000 ) 
    Source Clock Delay      (SCD):    7.384ns = ( 194.884 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468   191.407    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.495 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.156    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   193.252 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632   194.884    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456   195.340 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.525   195.865    SpiTx/RESET_O
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.124   195.989 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.544   196.533    SpiTx/nxt_data
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    L5                   IBUF                         0.000   190.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943   192.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049   185.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   187.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   187.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518   189.085    SpiTx/clk_out1_0
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[10]/C
                         clock pessimism              0.000   189.085    
                         clock uncertainty           -0.300   188.785    
    SLICE_X36Y2          FDRE (Setup_fdre_C_CE)      -0.169   188.616    SpiTx/nxt_data_reg[10]
  -------------------------------------------------------------------
                         required time                        188.616    
                         arrival time                        -196.533    
  -------------------------------------------------------------------
                         slack                                 -7.918    

Slack (VIOLATED) :        -7.918ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.649ns  (logic 0.580ns (35.166%)  route 1.069ns (64.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -8.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 189.085 - 190.000 ) 
    Source Clock Delay      (SCD):    7.384ns = ( 194.884 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468   191.407    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.495 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.156    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   193.252 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632   194.884    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456   195.340 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.525   195.865    SpiTx/RESET_O
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.124   195.989 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.544   196.533    SpiTx/nxt_data
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    L5                   IBUF                         0.000   190.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943   192.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049   185.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   187.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   187.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518   189.085    SpiTx/clk_out1_0
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[20]/C
                         clock pessimism              0.000   189.085    
                         clock uncertainty           -0.300   188.785    
    SLICE_X36Y2          FDRE (Setup_fdre_C_CE)      -0.169   188.616    SpiTx/nxt_data_reg[20]
  -------------------------------------------------------------------
                         required time                        188.616    
                         arrival time                        -196.533    
  -------------------------------------------------------------------
                         slack                                 -7.918    

Slack (VIOLATED) :        -7.918ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.649ns  (logic 0.580ns (35.166%)  route 1.069ns (64.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -8.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 189.085 - 190.000 ) 
    Source Clock Delay      (SCD):    7.384ns = ( 194.884 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468   191.407    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.495 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.156    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   193.252 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632   194.884    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456   195.340 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.525   195.865    SpiTx/RESET_O
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.124   195.989 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.544   196.533    SpiTx/nxt_data
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    L5                   IBUF                         0.000   190.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943   192.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049   185.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   187.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   187.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518   189.085    SpiTx/clk_out1_0
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[21]/C
                         clock pessimism              0.000   189.085    
                         clock uncertainty           -0.300   188.785    
    SLICE_X36Y2          FDRE (Setup_fdre_C_CE)      -0.169   188.616    SpiTx/nxt_data_reg[21]
  -------------------------------------------------------------------
                         required time                        188.616    
                         arrival time                        -196.533    
  -------------------------------------------------------------------
                         slack                                 -7.918    

Slack (VIOLATED) :        -7.918ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.649ns  (logic 0.580ns (35.166%)  route 1.069ns (64.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -8.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 189.085 - 190.000 ) 
    Source Clock Delay      (SCD):    7.384ns = ( 194.884 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468   191.407    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.495 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.156    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   193.252 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632   194.884    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456   195.340 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.525   195.865    SpiTx/RESET_O
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.124   195.989 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.544   196.533    SpiTx/nxt_data
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    L5                   IBUF                         0.000   190.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943   192.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049   185.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   187.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   187.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518   189.085    SpiTx/clk_out1_0
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[22]/C
                         clock pessimism              0.000   189.085    
                         clock uncertainty           -0.300   188.785    
    SLICE_X36Y2          FDRE (Setup_fdre_C_CE)      -0.169   188.616    SpiTx/nxt_data_reg[22]
  -------------------------------------------------------------------
                         required time                        188.616    
                         arrival time                        -196.533    
  -------------------------------------------------------------------
                         slack                                 -7.918    

Slack (VIOLATED) :        -7.918ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.649ns  (logic 0.580ns (35.166%)  route 1.069ns (64.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -8.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 189.085 - 190.000 ) 
    Source Clock Delay      (SCD):    7.384ns = ( 194.884 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468   191.407    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.495 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.156    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   193.252 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632   194.884    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456   195.340 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.525   195.865    SpiTx/RESET_O
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.124   195.989 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.544   196.533    SpiTx/nxt_data
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    L5                   IBUF                         0.000   190.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943   192.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049   185.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   187.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   187.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518   189.085    SpiTx/clk_out1_0
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[23]/C
                         clock pessimism              0.000   189.085    
                         clock uncertainty           -0.300   188.785    
    SLICE_X36Y2          FDRE (Setup_fdre_C_CE)      -0.169   188.616    SpiTx/nxt_data_reg[23]
  -------------------------------------------------------------------
                         required time                        188.616    
                         arrival time                        -196.533    
  -------------------------------------------------------------------
                         slack                                 -7.918    

Slack (VIOLATED) :        -7.918ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.649ns  (logic 0.580ns (35.166%)  route 1.069ns (64.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -8.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 189.085 - 190.000 ) 
    Source Clock Delay      (SCD):    7.384ns = ( 194.884 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468   191.407    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.495 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.156    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   193.252 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632   194.884    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456   195.340 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.525   195.865    SpiTx/RESET_O
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.124   195.989 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.544   196.533    SpiTx/nxt_data
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    L5                   IBUF                         0.000   190.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943   192.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049   185.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   187.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   187.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518   189.085    SpiTx/clk_out1_0
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[27]/C
                         clock pessimism              0.000   189.085    
                         clock uncertainty           -0.300   188.785    
    SLICE_X36Y2          FDRE (Setup_fdre_C_CE)      -0.169   188.616    SpiTx/nxt_data_reg[27]
  -------------------------------------------------------------------
                         required time                        188.616    
                         arrival time                        -196.533    
  -------------------------------------------------------------------
                         slack                                 -7.918    

Slack (VIOLATED) :        -7.918ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.649ns  (logic 0.580ns (35.166%)  route 1.069ns (64.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -8.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 189.085 - 190.000 ) 
    Source Clock Delay      (SCD):    7.384ns = ( 194.884 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468   191.407    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.495 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.156    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   193.252 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632   194.884    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456   195.340 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.525   195.865    SpiTx/RESET_O
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.124   195.989 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.544   196.533    SpiTx/nxt_data
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    L5                   IBUF                         0.000   190.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943   192.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049   185.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   187.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   187.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518   189.085    SpiTx/clk_out1_0
    SLICE_X36Y2          FDRE                                         r  SpiTx/nxt_data_reg[30]/C
                         clock pessimism              0.000   189.085    
                         clock uncertainty           -0.300   188.785    
    SLICE_X36Y2          FDRE (Setup_fdre_C_CE)      -0.169   188.616    SpiTx/nxt_data_reg[30]
  -------------------------------------------------------------------
                         required time                        188.616    
                         arrival time                        -196.533    
  -------------------------------------------------------------------
                         slack                                 -7.918    

Slack (VIOLATED) :        -7.906ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.602ns  (logic 0.580ns (36.205%)  route 1.022ns (63.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -8.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 189.085 - 190.000 ) 
    Source Clock Delay      (SCD):    7.384ns = ( 194.884 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468   191.407    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.495 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.156    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   193.252 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632   194.884    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456   195.340 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.525   195.865    SpiTx/RESET_O
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.124   195.989 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.496   196.486    SpiTx/nxt_data
    SLICE_X37Y2          FDRE                                         r  SpiTx/nxt_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    L5                   IBUF                         0.000   190.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943   192.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049   185.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   187.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   187.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518   189.085    SpiTx/clk_out1_0
    SLICE_X37Y2          FDRE                                         r  SpiTx/nxt_data_reg[12]/C
                         clock pessimism              0.000   189.085    
                         clock uncertainty           -0.300   188.785    
    SLICE_X37Y2          FDRE (Setup_fdre_C_CE)      -0.205   188.580    SpiTx/nxt_data_reg[12]
  -------------------------------------------------------------------
                         required time                        188.580    
                         arrival time                        -196.486    
  -------------------------------------------------------------------
                         slack                                 -7.906    

Slack (VIOLATED) :        -7.906ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.602ns  (logic 0.580ns (36.205%)  route 1.022ns (63.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -8.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 189.085 - 190.000 ) 
    Source Clock Delay      (SCD):    7.384ns = ( 194.884 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468   191.407    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.495 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.156    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   193.252 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632   194.884    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456   195.340 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.525   195.865    SpiTx/RESET_O
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.124   195.989 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.496   196.486    SpiTx/nxt_data
    SLICE_X37Y2          FDRE                                         r  SpiTx/nxt_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    L5                   IBUF                         0.000   190.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943   192.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049   185.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   187.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   187.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518   189.085    SpiTx/clk_out1_0
    SLICE_X37Y2          FDRE                                         r  SpiTx/nxt_data_reg[13]/C
                         clock pessimism              0.000   189.085    
                         clock uncertainty           -0.300   188.785    
    SLICE_X37Y2          FDRE (Setup_fdre_C_CE)      -0.205   188.580    SpiTx/nxt_data_reg[13]
  -------------------------------------------------------------------
                         required time                        188.580    
                         arrival time                        -196.486    
  -------------------------------------------------------------------
                         slack                                 -7.906    

Slack (VIOLATED) :        -7.906ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.602ns  (logic 0.580ns (36.205%)  route 1.022ns (63.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -8.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 189.085 - 190.000 ) 
    Source Clock Delay      (SCD):    7.384ns = ( 194.884 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.468   191.407    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.495 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.156    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   193.252 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         1.632   194.884    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456   195.340 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.525   195.865    SpiTx/RESET_O
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.124   195.989 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.496   196.486    SpiTx/nxt_data
    SLICE_X37Y2          FDRE                                         r  SpiTx/nxt_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    L5                   IBUF                         0.000   190.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           2.943   192.943    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.049   185.894 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   187.475    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   187.566 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.518   189.085    SpiTx/clk_out1_0
    SLICE_X37Y2          FDRE                                         r  SpiTx/nxt_data_reg[28]/C
                         clock pessimism              0.000   189.085    
                         clock uncertainty           -0.300   188.785    
    SLICE_X37Y2          FDRE (Setup_fdre_C_CE)      -0.205   188.580    SpiTx/nxt_data_reg[28]
  -------------------------------------------------------------------
                         required time                        188.580    
                         arrival time                        -196.486    
  -------------------------------------------------------------------
                         slack                                 -7.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.350ns  (arrival time - required time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/sclk_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.808%)  route 0.166ns (47.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.066ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     2.597 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.166     2.763    SpiTx/RESET_O
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.808 r  SpiTx/sclk_active_i_1/O
                         net (fo=1, routed)           0.000     2.808    SpiTx/sclk_active_i_1_n_0
    SLICE_X37Y4          FDRE                                         r  SpiTx/sclk_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.865     0.066    SpiTx/clk_out1_0
    SLICE_X37Y4          FDRE                                         r  SpiTx/sclk_active_reg/C
                         clock pessimism              0.000     0.066    
                         clock uncertainty            0.300     0.366    
    SLICE_X37Y4          FDRE (Hold_fdre_C_D)         0.092     0.458    SpiTx/sclk_active_reg
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.360ns  (arrival time - required time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.234%)  route 0.177ns (48.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     2.597 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.177     2.774    SpiTx/RESET_O
    SLICE_X35Y2          LUT2 (Prop_lut2_I1_O)        0.045     2.819 r  SpiTx/D1_i_1/O
                         net (fo=1, routed)           0.000     2.819    SpiTx/D1_i_1_n_0
    SLICE_X35Y2          FDRE                                         r  SpiTx/D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X35Y2          FDRE                                         r  SpiTx/D1_reg/C
                         clock pessimism              0.000     0.067    
                         clock uncertainty            0.300     0.367    
    SLICE_X35Y2          FDRE (Hold_fdre_C_D)         0.092     0.459    SpiTx/D1_reg
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.362ns  (arrival time - required time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/D2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.444%)  route 0.206ns (52.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.066ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     2.597 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.206     2.803    SpiTx/RESET_O
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.848 r  SpiTx/D2_i_1/O
                         net (fo=1, routed)           0.000     2.848    SpiTx/D2_i_1_n_0
    SLICE_X36Y3          FDRE                                         r  SpiTx/D2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.865     0.066    SpiTx/clk_out1_0
    SLICE_X36Y3          FDRE                                         r  SpiTx/D2_reg/C
                         clock pessimism              0.000     0.066    
                         clock uncertainty            0.300     0.366    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.120     0.486    SpiTx/D2_reg
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.610ns  (arrival time - required time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/bitcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.964%)  route 0.317ns (63.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     2.597 r  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.197     2.794    SpiTx/RESET_O
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.045     2.839 r  SpiTx/bitcnt[4]_i_1/O
                         net (fo=4, routed)           0.120     2.959    SpiTx/bitcnt[4]_i_1_n_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[1]/C
                         clock pessimism              0.000     0.067    
                         clock uncertainty            0.300     0.367    
    SLICE_X39Y3          FDRE (Hold_fdre_C_R)        -0.018     0.349    SpiTx/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.610ns  (arrival time - required time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/bitcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.964%)  route 0.317ns (63.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     2.597 r  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.197     2.794    SpiTx/RESET_O
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.045     2.839 r  SpiTx/bitcnt[4]_i_1/O
                         net (fo=4, routed)           0.120     2.959    SpiTx/bitcnt[4]_i_1_n_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[2]/C
                         clock pessimism              0.000     0.067    
                         clock uncertainty            0.300     0.367    
    SLICE_X39Y3          FDRE (Hold_fdre_C_R)        -0.018     0.349    SpiTx/bitcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.610ns  (arrival time - required time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/bitcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.964%)  route 0.317ns (63.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     2.597 r  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.197     2.794    SpiTx/RESET_O
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.045     2.839 r  SpiTx/bitcnt[4]_i_1/O
                         net (fo=4, routed)           0.120     2.959    SpiTx/bitcnt[4]_i_1_n_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[3]/C
                         clock pessimism              0.000     0.067    
                         clock uncertainty            0.300     0.367    
    SLICE_X39Y3          FDRE (Hold_fdre_C_R)        -0.018     0.349    SpiTx/bitcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.610ns  (arrival time - required time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/bitcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.964%)  route 0.317ns (63.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     2.597 r  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.197     2.794    SpiTx/RESET_O
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.045     2.839 r  SpiTx/bitcnt[4]_i_1/O
                         net (fo=4, routed)           0.120     2.959    SpiTx/bitcnt[4]_i_1_n_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X39Y3          FDRE                                         r  SpiTx/bitcnt_reg[4]/C
                         clock pessimism              0.000     0.067    
                         clock uncertainty            0.300     0.367    
    SLICE_X39Y3          FDRE (Hold_fdre_C_R)        -0.018     0.349    SpiTx/bitcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.665ns  (arrival time - required time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.626%)  route 0.351ns (65.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     2.597 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.217     2.814    SpiTx/RESET_O
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.859 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.134     2.993    SpiTx/nxt_data
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[14]/C
                         clock pessimism              0.000     0.067    
                         clock uncertainty            0.300     0.367    
    SLICE_X34Y2          FDRE (Hold_fdre_C_CE)       -0.039     0.328    SpiTx/nxt_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.665ns  (arrival time - required time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.626%)  route 0.351ns (65.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     2.597 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.217     2.814    SpiTx/RESET_O
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.859 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.134     2.993    SpiTx/nxt_data
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[15]/C
                         clock pessimism              0.000     0.067    
                         clock uncertainty            0.300     0.367    
    SLICE_X34Y2          FDRE (Hold_fdre_C_CE)       -0.039     0.328    SpiTx/nxt_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.665ns  (arrival time - required time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.626%)  route 0.351ns (65.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.095     1.302    QLINK1/MMCM48_INST/CLK100_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.352 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.838    CLK48_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.864 r  CLK48_O_BUFG_inst/O
                         net (fo=186, routed)         0.592     2.456    QLINK1/CLK
    SLICE_X35Y3          FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     2.597 f  QLINK1/sys_reset_reg/Q
                         net (fo=204, routed)         0.217     2.814    SpiTx/RESET_O
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.859 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.134     2.993    SpiTx/nxt_data
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L5                   IBUF                         0.000     0.000 r  CLK100_I_IBUF_inst/O
                         net (fo=2, routed)           1.691     1.691    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.357 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.827    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.798 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.866     0.067    SpiTx/clk_out1_0
    SLICE_X34Y2          FDRE                                         r  SpiTx/nxt_data_reg[16]/C
                         clock pessimism              0.000     0.067    
                         clock uncertainty            0.300     0.367    
    SLICE_X34Y2          FDRE (Hold_fdre_C_CE)       -0.039     0.328    SpiTx/nxt_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  2.665    





