

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Wed Oct 28 21:42:40 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.249|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4500|  4500|  4500|  4500|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2576|  2576|        27|         10|          1|   256|    yes   |
        |- Loop 2  |  1920|  1920|         5|          4|          1|   480|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    339|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        0|      4|    446|    820|    -|
|Memory           |        2|      -|      0|      0|    -|
|Multiplexer      |        -|      -|      -|    523|    -|
|Register         |        0|      -|   1092|     64|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|      4|   1538|   1746|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|      5|      4|      9|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Reorder_fft_AXILiteS_s_axi_U  |Reorder_fft_AXILiteS_s_axi  |        0|      0|   36|   40|    0|
    |Reorder_fft_fadd_dEe_U1       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U2       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Total                         |                            |        0|      4|  446|  820|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |lut_reorder_I_U  |Reorder_fft_lut_rbkb  |        1|  0|   0|    0|   480|   10|     1|         4800|
    |lut_reorder_J_U  |Reorder_fft_lut_rcud  |        1|  0|   0|    0|   480|   10|     1|         4800|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        2|  0|   0|    0|   960|   20|     2|         9600|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |c_fu_402_p2           |     +    |      0|  0|  13|           3|          11|
    |i_fu_456_p2           |     +    |      0|  0|  15|           9|           1|
    |icmp_ln94_fu_450_p2   |   icmp   |      0|  0|  13|           9|           7|
    |ind1_fu_289_p2        |    or    |      0|  0|  10|          10|           1|
    |ind2_fu_307_p2        |    or    |      0|  0|  10|          10|           2|
    |ind3_fu_312_p2        |    or    |      0|  0|  10|          10|           2|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln77_fu_332_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln78_fu_347_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln79_1_fu_391_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln79_fu_411_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln83_fu_362_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln84_fu_376_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln85_1_fu_439_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln85_fu_425_p2    |    xor   |      0|  0|  33|          32|          33|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 339|         309|         292|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |Imag_Addr_A_orig              |  62|         15|   32|        480|
    |Imag_Din_A                    |  33|          6|   32|        192|
    |Imag_WEN_A                    |   9|          2|    4|          8|
    |Real_r_Addr_A_orig            |  56|         13|   32|        416|
    |Real_r_Din_A                  |  38|          7|   32|        224|
    |Real_r_WEN_A                  |   9|          2|    4|          8|
    |ap_NS_fsm                     |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_206_p4  |   9|          2|   11|         22|
    |ap_phi_mux_i_0_phi_fu_218_p4  |   9|          2|    9|         18|
    |c_0_reg_202                   |   9|          2|   11|         22|
    |grp_fu_225_p0                 |  44|          9|   32|        288|
    |grp_fu_225_p1                 |  44|          9|   32|        288|
    |grp_fu_229_p0                 |  44|          9|   32|        288|
    |grp_fu_229_p1                 |  41|          8|   32|        256|
    |i_0_reg_214                   |   9|          2|    9|         18|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 523|        110|  307|       2550|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |IM_vec_128_a_reg_540               |  32|   0|   32|          0|
    |Imag_addr_1_reg_519                |   8|   0|   10|          2|
    |Imag_addr_2_reg_504                |  10|   0|   10|          0|
    |Imag_addr_2_reg_504_pp0_iter1_reg  |  10|   0|   10|          0|
    |Imag_addr_3_reg_524                |   9|   0|   10|          1|
    |Imag_addr_3_reg_524_pp0_iter1_reg  |   9|   0|   10|          1|
    |Imag_addr_4_reg_684                |  10|   0|   10|          0|
    |Imag_addr_5_reg_694                |  10|   0|   10|          0|
    |Imag_addr_reg_499                  |   9|   0|   10|          1|
    |Imag_addr_reg_499_pp0_iter1_reg    |   9|   0|   10|          1|
    |Imag_load_4_reg_561                |  32|   0|   32|          0|
    |Imag_load_5_reg_571                |  32|   0|   32|          0|
    |RE_vec_128_b_reg_529               |  32|   0|   32|          0|
    |Real_addr_1_reg_509                |   9|   0|   10|          1|
    |Real_addr_1_reg_509_pp0_iter1_reg  |   9|   0|   10|          1|
    |Real_addr_2_reg_494                |   9|   0|   10|          1|
    |Real_addr_2_reg_494_pp0_iter1_reg  |   9|   0|   10|          1|
    |Real_addr_3_reg_514                |   8|   0|   10|          2|
    |Real_addr_3_reg_514_pp0_iter1_reg  |   8|   0|   10|          2|
    |Real_addr_4_reg_679                |  10|   0|   10|          0|
    |Real_addr_5_reg_689                |  10|   0|   10|          0|
    |Real_addr_reg_489                  |  10|   0|   10|          0|
    |Real_addr_reg_489_pp0_iter1_reg    |  10|   0|   10|          0|
    |Real_load_1_reg_551                |  32|   0|   32|          0|
    |Real_load_2_reg_566                |  32|   0|   32|          0|
    |Real_load_3_reg_576                |  32|   0|   32|          0|
    |Real_load_reg_535                  |  32|   0|   32|          0|
    |ap_CS_fsm                          |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |c_0_reg_202                        |  11|   0|   11|          0|
    |c_reg_608                          |  11|   0|   11|          0|
    |i_0_reg_214                        |   9|   0|    9|          0|
    |i_reg_659                          |   9|   0|    9|          0|
    |icmp_ln94_reg_655                  |   1|   0|    1|          0|
    |indexJ_reg_674                     |  10|   0|   10|          0|
    |reg_233                            |  32|   0|   32|          0|
    |reg_240                            |  32|   0|   32|          0|
    |reg_246                            |  32|   0|   32|          0|
    |reg_251                            |  32|   0|   32|          0|
    |reg_259                            |  32|   0|   32|          0|
    |reg_265                            |  32|   0|   32|          0|
    |reg_272                            |  32|   0|   32|          0|
    |tmp_1_1_reg_586                    |  32|   0|   32|          0|
    |tmp_3_reg_597                      |  32|   0|   32|          0|
    |tmp_5_2_reg_645                    |  32|   0|   32|          0|
    |tmp_5_3_reg_640                    |  32|   0|   32|          0|
    |tmp_6_reg_479                      |   1|   0|    1|          0|
    |tmp_7_1_reg_613                    |  32|   0|   32|          0|
    |tmp_9_1_reg_629                    |  32|   0|   32|          0|
    |tmp_9_reg_623                      |  32|   0|   32|          0|
    |trunc_ln44_reg_483                 |  10|   0|   10|          0|
    |Imag_addr_1_reg_519                |  64|  32|   10|          2|
    |tmp_6_reg_479                      |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1092|  64|  989|         16|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|interrupt               | out |    1| ap_ctrl_hs |  Reorder_fft | return value |
|Real_r_Addr_A           | out |   32|    bram    |    Real_r    |     array    |
|Real_r_EN_A             | out |    1|    bram    |    Real_r    |     array    |
|Real_r_WEN_A            | out |    4|    bram    |    Real_r    |     array    |
|Real_r_Din_A            | out |   32|    bram    |    Real_r    |     array    |
|Real_r_Dout_A           |  in |   32|    bram    |    Real_r    |     array    |
|Real_r_Clk_A            | out |    1|    bram    |    Real_r    |     array    |
|Real_r_Rst_A            | out |    1|    bram    |    Real_r    |     array    |
|Imag_Addr_A             | out |   32|    bram    |     Imag     |     array    |
|Imag_EN_A               | out |    1|    bram    |     Imag     |     array    |
|Imag_WEN_A              | out |    4|    bram    |     Imag     |     array    |
|Imag_Din_A              | out |   32|    bram    |     Imag     |     array    |
|Imag_Dout_A             |  in |   32|    bram    |     Imag     |     array    |
|Imag_Clk_A              | out |    1|    bram    |     Imag     |     array    |
|Imag_Rst_A              | out |    1|    bram    |     Imag     |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

