// Seed: 1795081610
module module_0 ();
  wire id_1;
  assign id_2 = 1'd0;
  wire id_3;
  tri0 id_4, id_5;
  assign id_4 = id_5 & id_2;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    output wor id_2,
    input wand id_3,
    output logic id_4,
    output supply0 id_5,
    output tri0 id_6
);
  supply0 id_8, id_9;
  assign id_6 = id_8;
  parameter id_10 = -1;
  assign id_8 = 1'b0;
  tri id_11;
  parameter id_12 = (id_11);
  id_13 :
  assert property (@(posedge -1'b0) id_3) begin : LABEL_0
    begin : LABEL_0
      id_4 <= $display(id_12 & id_12, -1, id_9, id_3, -1'b0, id_1, id_9 & -1);
      if (id_9);
      begin : LABEL_0
        id_2 = id_9 == 1;
        id_10 <= 1;
      end
    end
  end
  module_0 modCall_1 ();
  wire id_14, id_15, id_16;
  wire id_17;
endmodule
