         1 I       I0 1 \spi_master.cpol 
         1 I       I1 2 \UART.RST 
         1 O        O 1 _0075_
         2 I       I0 1 \spi_master_1.cpol 
         2 I       I1 2 \UART.RST 
         2 O        O 1 _0076_
         3 I       I0 1 \UART.RST 
         3 I       I1 2 \spi_master.cpol 
         3 O        O 1 _0073_
         4 I       I0 1 \UART.RST 
         4 I       I1 2 \spi_master_1.cpol 
         4 O        O 1 _0074_
         5 I       I0 1 i2c0_sda0
         5 I       I1 2 i2c0_oe
         5 O        O 1 _0061_
         6 I       I0 1 i2c1_sda0
         6 I       I1 2 i2c1_oe
         6 O        O 1 _0062_
         7 I       I0 1 _1598_[1]
         7 I       I1 2 basesoc_basesoc_adr[4]
         7 O        O 1 csr_bankarray_adr[4]
         8 I       I0 1 _1597_[2]
         8 I       I1 2 _1597_[3]
         8 O        O 1 _1598_[1]
         9 I       I0 1 _1596_[0]
         9 I       I1 2 _1568_[1]
         9 I       I2 3 _1596_[2]
         9 O        O 1 _1597_[2]
        10 I       I0 1 _1595_[0]
        10 I       I1 2 _1595_[1]
        10 I       I2 3 _1595_[2]
        10 I       I3 4 _1595_[3]
        10 O        O 1 _1596_[0]
        11 I       I0 1 _1594_[0]
        11 I       I1 2 _1594_[1]
        11 O        O 1 _1595_[0]
        12 I       I0 1 \VexRiscv.iBusWishbone_ADR [16]
        12 I       I1 2 \VexRiscv.dBusWishbone_ADR [16]
        12 I       I2 3 grant
        12 O        O 1 _1594_[0]
        13 I       I0 1 \VexRiscv.iBusWishbone_ADR [17]
        13 I       I1 2 \VexRiscv.dBusWishbone_ADR [17]
        13 I       I2 3 grant
        13 O        O 1 _1594_[1]
        14 I       I0 1 _1593_[0]
        14 I       I1 2 _1593_[1]
        14 I       I2 3 _1593_[2]
        14 I       I3 4 _1566_[2]
        14 O        O 1 _1595_[1]
        15 I       I0 1 \VexRiscv.iBusWishbone_ADR [18]
        15 I       I1 2 \VexRiscv.dBusWishbone_ADR [18]
        15 I       I2 3 grant
        15 O        O 1 _1593_[0]
        16 I       I0 1 \VexRiscv.iBusWishbone_ADR [19]
        16 I       I1 2 \VexRiscv.dBusWishbone_ADR [19]
        16 I       I2 3 grant
        16 O        O 1 _1593_[1]
        17 I       I0 1 \VexRiscv.iBusWishbone_ADR [20]
        17 I       I1 2 \VexRiscv.dBusWishbone_ADR [20]
        17 I       I2 3 grant
        17 O        O 1 _1593_[2]
        18 I       I0 1 \VexRiscv.iBusWishbone_ADR [21]
        18 I       I1 2 \VexRiscv.dBusWishbone_ADR [21]
        18 I       I2 3 grant
        18 O        O 1 _1566_[2]
        19 I       I0 1 \VexRiscv.iBusWishbone_ADR [14]
        19 I       I1 2 \VexRiscv.dBusWishbone_ADR [14]
        19 I       I2 3 grant
        19 O        O 1 _1595_[2]
        20 I       I0 1 \VexRiscv.iBusWishbone_ADR [15]
        20 I       I1 2 \VexRiscv.dBusWishbone_ADR [15]
        20 I       I2 3 grant
        20 O        O 1 _1595_[3]
        21 I       I0 1 _1564_[0]
        21 I       I1 2 _1564_[1]
        21 I       I2 3 _1564_[2]
        21 I       I3 4 _1564_[3]
        21 O        O 1 _1568_[1]
        22 I       I0 1 \VexRiscv.iBusWishbone_ADR [23]
        22 I       I1 2 \VexRiscv.dBusWishbone_ADR [23]
        22 I       I2 3 grant
        22 O        O 1 _1564_[0]
        23 I       I0 1 \VexRiscv.iBusWishbone_ADR [24]
        23 I       I1 2 \VexRiscv.dBusWishbone_ADR [24]
        23 I       I2 3 grant
        23 O        O 1 _1564_[1]
        24 I       I0 1 \VexRiscv.iBusWishbone_ADR [22]
        24 I       I1 2 \VexRiscv.dBusWishbone_ADR [22]
        24 I       I2 3 grant
        24 O        O 1 _1564_[2]
        25 I       I0 1 \VexRiscv.iBusWishbone_ADR [25]
        25 I       I1 2 \VexRiscv.dBusWishbone_ADR [25]
        25 I       I2 3 grant
        25 O        O 1 _1564_[3]
        26 I       I0 1 _1566_[1]
        26 I       I1 2 _1566_[0]
        26 I       I2 3 _1565_[0]
        26 I       I3 4 _1565_[1]
        26 O        O 1 _1596_[2]
        27 I       I0 1 \VexRiscv.iBusWishbone_ADR [26]
        27 I       I1 2 \VexRiscv.dBusWishbone_ADR [26]
        27 I       I2 3 grant
        27 O        O 1 _1566_[1]
        28 I       I0 1 \VexRiscv.iBusWishbone_ADR [27]
        28 I       I1 2 \VexRiscv.dBusWishbone_ADR [27]
        28 I       I2 3 grant
        28 O        O 1 _1566_[0]
        29 I       I0 1 \VexRiscv.iBusWishbone_ADR [28]
        29 I       I1 2 \VexRiscv.dBusWishbone_ADR [28]
        29 I       I2 3 grant
        29 O        O 1 _1565_[0]
        30 I       I0 1 \VexRiscv.iBusWishbone_ADR [29]
        30 I       I1 2 \VexRiscv.dBusWishbone_ADR [29]
        30 I       I2 3 grant
        30 O        O 1 _1565_[1]
        31 I       I0 1 _1568_[0]
        31 I       I1 2 interface0_ack
        31 O        O 1 _1597_[3]
        32 I       I0 1 _1567_[0]
        32 I       I1 2 _1567_[1]
        32 O        O 1 _1568_[0]
        33 I       I0 1 grant
        33 I       I1 2 \VexRiscv.iBusWishbone_CYC 
        33 O        O 1 _1567_[0]
        34 I       I0 1 \VexRiscv.dBusWishbone_CYC 
        34 I       I1 2 grant
        34 O        O 1 _1567_[1]
        35 I       I0 1 \VexRiscv.iBusWishbone_ADR [4]
        35 I       I1 2 \VexRiscv.dBusWishbone_ADR [4]
        35 I       I2 3 grant
        35 O        O 1 basesoc_basesoc_adr[4]
        36 I       I0 1 _1597_[2]
        36 I       I1 2 _1597_[3]
        36 I       I2 3 basesoc_basesoc_adr[3]
        36 O        O 1 csr_bankarray_adr[3]
        37 I       I0 1 \VexRiscv.iBusWishbone_ADR [3]
        37 I       I1 2 \VexRiscv.dBusWishbone_ADR [3]
        37 I       I2 3 grant
        37 O        O 1 basesoc_basesoc_adr[3]
        38 I       I0 1 _1598_[1]
        38 I       I1 2 basesoc_basesoc_adr[5]
        38 O        O 1 csr_bankarray_adr[5]
        39 I       I0 1 \VexRiscv.iBusWishbone_ADR [5]
        39 I       I1 2 \VexRiscv.dBusWishbone_ADR [5]
        39 I       I2 3 grant
        39 O        O 1 basesoc_basesoc_adr[5]
        40 I       I0 1 csr_bankarray_adr[3]
        40 I       I1 2 csr_bankarray_adr[5]
        40 I       I2 3 _1598_[3]
        40 O        O 1 _0024_
        41 I       I0 1 basesoc_basesoc_adr[5]
        41 I       I1 2 basesoc_basesoc_adr[4]
        41 I       I2 3 _1597_[2]
        41 I       I3 4 _1597_[3]
        41 O        O 1 _1598_[3]
        42 I       I0 1 \VexRiscv.execute_to_memory_BRANCH_DO 
        42 I       I1 2 \VexRiscv.memory_arbitration_isValid 
        42 I       I2 3 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [1]
        42 I       I3 4 _1668_[3]
        42 O        O 1 \VexRiscv._zz_when 
        43 I       I0 1 _1626_[1]
        43 I       I1 2 \VexRiscv.execute_to_memory_ALIGNEMENT_FAULT 
        43 O        O 1 _1668_[3]
        44 I       I0 1 \VexRiscv.memory_arbitration_isValid 
        44 I       I1 2 \VexRiscv.execute_to_memory_MEMORY_ENABLE 
        44 O        O 1 _1626_[1]
        45 I       I0 1 _1702_[0]
        45 I       I1 2 _1668_[3]
        45 O        O 1 _0025_
        46 I       I0 1 \VexRiscv._zz_when 
        46 I       I1 2 _1701_[1]
        46 O        O 1 _1702_[0]
        47 I       I0 1 \VexRiscv._zz_execute_ENV_CTRL [0]
        47 I       I1 2 \VexRiscv._zz_execute_ENV_CTRL [1]
        47 I       I2 3 \VexRiscv.execute_arbitration_isValid 
        47 O        O 1 _1701_[1]
        48 I       I0 1 _1622_[0]
        48 I       I1 2 _1613_[1]
        48 I       I2 3 _1615_[1]
        48 I       I3 4 _1622_[3]
        48 O        O 1 \VexRiscv.when_ShiftPlugins_l169 
        49 I       I0 1 _1619_[1]
        49 I       I1 2 _1621_[1]
        49 I       I2 3 _1617_[1]
        49 O        O 1 _1622_[0]
        50 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
        50 I       I1 2 \VexRiscv._zz_execute_SRC2_CTRL [1]
        50 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [7]
        50 I       I3 4 _1620_[3]
        50 O        O 1 _1621_[1]
        51 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [0]
        51 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [20]
        51 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
        51 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
        51 O        O 1 _1620_[3]
        52 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
        52 I       I1 2 \VexRiscv._zz_execute_SRC2_CTRL [1]
        52 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [8]
        52 I       I3 4 _1616_[3]
        52 O        O 1 _1617_[1]
        53 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [1]
        53 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [21]
        53 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
        53 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
        53 O        O 1 _1616_[3]
        54 I       I0 1 \VexRiscv._zz_execute_SHIFT_CTRL [0]
        54 I       I1 2 \VexRiscv._zz_execute_SHIFT_CTRL [1]
        54 I       I2 3 \VexRiscv.execute_arbitration_isValid 
        54 O        O 1 _1622_[3]
        55 I       I0 1 \VexRiscv._zz_execute_SHIFT_CTRL [1]
        55 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
        55 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
        55 I       I3 4 \VexRiscv.when_ShiftPlugins_l169 
        55 O        O 1 _0026_
        56 I       I0 1 basesoc_rx_tick
        56 I       I1 2 basesoc_rx_enable
        56 O        O 1 basesoc_rx_count_builder_rs232phyrx_next_value_ce0
        57 I       I0 1 basesoc_tx_tick
        57 I       I1 2 basesoc_tx_enable
        57 O        O 1 basesoc_tx_count_builder_rs232phytx_next_value_ce0
        58 I       I0 1 basesoc_tx_sink_valid
        58 I       I1 2 basesoc_tx_sink_payload_data[7]
        58 I       I2 3 basesoc_tx_tick
        58 I       I3 4 basesoc_tx_enable
        58 O        O 1 basesoc_tx_data_builder_rs232phytx_next_value2[7]
        59 I       I0 1 basesoc_tx_sink_valid
        59 I       I1 2 basesoc_tx_tick
        59 I       I2 3 basesoc_tx_enable
        59 O        O 1 basesoc_tx_data_builder_rs232phytx_next_value_ce2
        60 I       I0 1 _1597_[2]
        60 I       I1 2 _1597_[3]
        60 I       I2 3 basesoc_basesoc_adr[0]
        60 O        O 1 csr_bankarray_adr[0]
        61 I       I0 1 \VexRiscv.iBusWishbone_ADR [0]
        61 I       I1 2 \VexRiscv.dBusWishbone_ADR [0]
        61 I       I2 3 grant
        61 O        O 1 basesoc_basesoc_adr[0]
        62 I       I0 1 _1597_[2]
        62 I       I1 2 _1597_[3]
        62 I       I2 3 basesoc_basesoc_adr[2]
        62 O        O 1 csr_bankarray_adr[2]
        63 I       I0 1 \VexRiscv.iBusWishbone_ADR [2]
        63 I       I1 2 \VexRiscv.dBusWishbone_ADR [2]
        63 I       I2 3 grant
        63 O        O 1 basesoc_basesoc_adr[2]
        64 I       I0 1 csr_bankarray_adr[1]
        64 I       I1 2 csr_bankarray_adr[0]
        64 I       I2 3 csr_bankarray_adr[3]
        64 I       I3 4 csr_bankarray_adr[2]
        64 O        O 1 _1950_[1]
        65 I       I0 1 _1597_[2]
        65 I       I1 2 _1597_[3]
        65 I       I2 3 basesoc_basesoc_adr[1]
        65 O        O 1 csr_bankarray_adr[1]
        66 I       I0 1 \VexRiscv.iBusWishbone_ADR [1]
        66 I       I1 2 \VexRiscv.dBusWishbone_ADR [1]
        66 I       I2 3 grant
        66 O        O 1 basesoc_basesoc_adr[1]
        67 I       I0 1 _2588_[0]
        67 I       I1 2 csr_bankarray_adr[2]
        67 O        O 1 _1308_
        68 I       I0 1 csr_bankarray_adr[0]
        68 I       I1 2 csr_bankarray_adr[1]
        68 O        O 1 _2588_[0]
        69 I       I0 1 csr_bankarray_adr[2]
        69 I       I1 2 csr_bankarray_adr[1]
        69 I       I2 3 csr_bankarray_adr[3]
        69 I       I3 4 csr_bankarray_adr[0]
        69 O        O 1 _1952_[3]
        70 I       I0 1 csr_bankarray_adr[1]
        70 I       I1 2 csr_bankarray_adr[0]
        70 I       I2 3 csr_bankarray_adr[2]
        70 O        O 1 _1309_
        71 I       I0 1 csr_bankarray_adr[2]
        71 I       I1 2 csr_bankarray_adr[1]
        71 I       I2 3 csr_bankarray_adr[0]
        71 O        O 1 _1301_
        72 I       I0 1 csr_bankarray_adr[1]
        72 I       I1 2 csr_bankarray_adr[3]
        72 I       I2 3 csr_bankarray_adr[0]
        72 I       I3 4 csr_bankarray_adr[2]
        72 O        O 1 _1297_
        73 I       I0 1 csr_bankarray_adr[1]
        73 I       I1 2 csr_bankarray_adr[0]
        73 O        O 1 _1703_[1]
        74 I       I0 1 csr_bankarray_adr[2]
        74 I       I1 2 csr_bankarray_adr[3]
        74 I       I2 3 csr_bankarray_adr[0]
        74 I       I3 4 csr_bankarray_adr[1]
        74 O        O 1 _1299_
        75 I       I0 1 csr_bankarray_adr[2]
        75 I       I1 2 _1703_[1]
        75 O        O 1 _1310_
        76 I       I0 1 csr_bankarray_adr[0]
        76 I       I1 2 csr_bankarray_adr[1]
        76 O        O 1 _2504_
        77 I       I0 1 csr_bankarray_adr[2]
        77 I       I1 2 csr_bankarray_adr[1]
        77 I       I2 3 csr_bankarray_adr[0]
        77 O        O 1 _1307_
        78 I       I0 1 csr_bankarray_adr[1]
        78 I       I1 2 csr_bankarray_adr[2]
        78 I       I2 3 csr_bankarray_adr[0]
        78 O        O 1 _1302_
        79 I       I0 1 csr_bankarray_adr[2]
        79 I       I1 2 csr_bankarray_adr[1]
        79 I       I2 3 csr_bankarray_adr[3]
        79 I       I3 4 csr_bankarray_adr[0]
        79 O        O 1 _1298_
        80 I       I0 1 csr_bankarray_adr[0]
        80 I       I1 2 csr_bankarray_adr[2]
        80 I       I2 3 csr_bankarray_adr[3]
        80 I       I3 4 csr_bankarray_adr[1]
        80 O        O 1 _1300_
        81 I       I0 1 _1704_[0]
        81 I       I1 2 csr_bankarray_adr[2]
        81 O        O 1 _1305_
        82 I       I0 1 csr_bankarray_adr[0]
        82 I       I1 2 csr_bankarray_adr[1]
        82 O        O 1 _1704_[0]
        83 I       I0 1 csr_bankarray_adr[5]
        83 I       I1 2 _2580_[1]
        83 O        O 1 _0001_[6]
        84 I       I0 1 \VexRiscv.iBusWishbone_ADR [6]
        84 I       I1 2 \VexRiscv.dBusWishbone_ADR [6]
        84 I       I2 3 grant
        84 O        O 1 basesoc_basesoc_adr[6]
        85 I       I0 1 \VexRiscv.iBusWishbone_ADR [7]
        85 I       I1 2 \VexRiscv.dBusWishbone_ADR [7]
        85 I       I2 3 grant
        85 O        O 1 basesoc_basesoc_adr[7]
        86 I       I0 1 \VexRiscv.iBusWishbone_ADR [8]
        86 I       I1 2 \VexRiscv.dBusWishbone_ADR [8]
        86 I       I2 3 grant
        86 O        O 1 basesoc_basesoc_adr[8]
        87 I       I0 1 \VexRiscv.iBusWishbone_ADR [9]
        87 I       I1 2 \VexRiscv.dBusWishbone_ADR [9]
        87 I       I2 3 grant
        87 O        O 1 basesoc_basesoc_adr[9]
        88 I       I0 1 \VexRiscv.iBusWishbone_ADR [10]
        88 I       I1 2 \VexRiscv.dBusWishbone_ADR [10]
        88 I       I2 3 grant
        88 O        O 1 basesoc_basesoc_adr[10]
        89 I       I0 1 \VexRiscv.iBusWishbone_ADR [11]
        89 I       I1 2 \VexRiscv.dBusWishbone_ADR [11]
        89 I       I2 3 grant
        89 O        O 1 basesoc_basesoc_adr[11]
        90 I       I0 1 \VexRiscv.iBusWishbone_ADR [12]
        90 I       I1 2 \VexRiscv.dBusWishbone_ADR [12]
        90 I       I2 3 grant
        90 O        O 1 basesoc_basesoc_adr[12]
        91 I       I0 1 \VexRiscv.iBusWishbone_ADR [13]
        91 I       I1 2 \VexRiscv.dBusWishbone_ADR [13]
        91 I       I2 3 grant
        91 O        O 1 basesoc_basesoc_adr[13]
        92 I       I0 1 fsm_state[1]
        92 I       I1 2 fsm_state[0]
        92 O        O 1 _1707_[0]
        93 I       I0 1 _1708_[0]
        93 I       I1 2 basesoc_basesoc_adr[10]
        93 I       I2 3 _1593_[0]
        93 I       I3 4 _1708_[3]
        93 O        O 1 _2486_[1]
        94 I       I0 1 core_cmd_tx_conv_converter_mux[0]
        94 I       I1 2 core_cmd_tx_conv_converter_mux[2]
        94 I       I2 3 core_cmd_tx_conv_converter_mux[1]
        94 O        O 1 _1708_[0]
        95 I       I0 1 core_cmd_tx_conv_converter_mux[1]
        95 I       I1 2 core_cmd_tx_conv_converter_mux[2]
        95 I       I2 3 core_cmd_tx_conv_converter_mux[0]
        95 O        O 1 _1708_[3]
        96 I       I0 1 _1710_[3]
        96 I       I1 2 basesoc_basesoc_adr[2]
        96 I       I2 3 _1566_[1]
        96 I       I3 4 _1709_[3]
        96 O        O 1 _2486_[0]
        97 I       I0 1 core_cmd_tx_conv_converter_mux[2]
        97 I       I1 2 core_cmd_tx_conv_converter_mux[0]
        97 I       I2 3 core_cmd_tx_conv_converter_mux[1]
        97 O        O 1 _1710_[3]
        98 I       I0 1 core_cmd_tx_conv_converter_mux[1]
        98 I       I1 2 core_cmd_tx_conv_converter_mux[0]
        98 I       I2 3 core_cmd_tx_conv_converter_mux[2]
        98 O        O 1 _1709_[3]
        99 I       I0 1 fsm_state[0]
        99 I       I1 2 fsm_state[1]
        99 O        O 1 _1711_[0]
       100 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[8]
       100 I       I1 2 _1710_[1]
       100 I       I2 3 _1708_[0]
       100 I       I3 4 csr_bankarray_csrbank5_reg_control0_w[9]
       100 O        O 1 _2486_[2]
       101 I       I0 1 core_cmd_tx_conv_converter_mux[0]
       101 I       I1 2 core_cmd_tx_conv_converter_mux[1]
       101 I       I2 3 core_cmd_tx_conv_converter_mux[2]
       101 O        O 1 _1710_[1]
       102 I       I0 1 core_state[1]
       102 I       I1 2 core_state[2]
       102 I       I2 3 core_state[0]
       102 O        O 1 _1705_[1]
       103 I       I0 1 core_state[1]
       103 I       I1 2 core_state[0]
       103 I       I2 3 core_state[2]
       103 O        O 1 core_dat_tx_conv_converter_sink_valid
       104 I       I0 1 core_bus_dat_w1[8]
       104 I       I1 2 core_bus_dat_w1[24]
       104 I       I2 3 core_dat_tx_conv_converter_mux[0]
       104 I       I3 4 core_dat_tx_conv_converter_mux[1]
       104 O        O 1 _2488_[0]
       105 I       I0 1 core_bus_dat_w1[16]
       105 I       I1 2 core_bus_dat_w1[0]
       105 I       I2 3 core_dat_tx_conv_converter_mux[1]
       105 I       I3 4 core_dat_tx_conv_converter_mux[0]
       105 O        O 1 _2488_[1]
       106 I       I0 1 core_state[2]
       106 I       I1 2 core_state[1]
       106 I       I2 3 core_state[0]
       106 O        O 1 _1716_[1]
       107 I       I0 1 _1716_[1]
       107 I       I1 2 core_reg_tx_conv_converter_source_payload_data[1]
       107 I       I2 3 _2566_[2]
       107 O        O 1 core_source_source_payload_dq[1]
       108 I       I0 1 _2562_[0]
       108 I       I1 2 _2562_[1]
       108 I       I2 3 core_dat_tx_conv_converter_sink_valid
       108 I       I3 4 _2562_[3]
       108 O        O 1 _2566_[2]
       109 I       I0 1 _2561_[0]
       109 I       I1 2 _2561_[1]
       109 I       I2 3 _2561_[2]
       109 I       I3 4 _1712_[3]
       109 O        O 1 _2562_[3]
       110 I       I0 1 _1711_[0]
       110 I       I1 2 _1705_[1]
       110 O        O 1 _1712_[3]
       111 I       I0 1 _1708_[0]
       111 I       I1 2 basesoc_basesoc_adr[11]
       111 I       I2 3 _1566_[0]
       111 I       I3 4 _1709_[3]
       111 O        O 1 _2561_[1]
       112 I       I0 1 _1593_[1]
       112 I       I1 2 _1708_[3]
       112 O        O 1 _2561_[0]
       113 I       I0 1 basesoc_basesoc_adr[0]
       113 I       I1 2 _1710_[1]
       113 I       I2 3 basesoc_basesoc_adr[3]
       113 I       I3 4 _1710_[3]
       113 O        O 1 _2561_[2]
       114 I       I0 1 core_bus_dat_w1[9]
       114 I       I1 2 core_bus_dat_w1[25]
       114 I       I2 3 core_dat_tx_conv_converter_mux[0]
       114 I       I3 4 core_dat_tx_conv_converter_mux[1]
       114 O        O 1 _2562_[0]
       115 I       I0 1 core_bus_dat_w1[17]
       115 I       I1 2 core_bus_dat_w1[1]
       115 I       I2 3 core_dat_tx_conv_converter_mux[1]
       115 I       I3 4 core_dat_tx_conv_converter_mux[0]
       115 O        O 1 _2562_[1]
       116 I       I0 1 _1716_[1]
       116 I       I1 2 core_reg_tx_conv_converter_source_payload_data[2]
       116 I       I2 3 _2560_[2]
       116 O        O 1 core_source_source_payload_dq[2]
       117 I       I0 1 _1713_[0]
       117 I       I1 2 _1713_[1]
       117 I       I2 3 core_dat_tx_conv_converter_sink_valid
       117 I       I3 4 _1713_[3]
       117 O        O 1 _2560_[2]
       118 I       I0 1 _1712_[0]
       118 I       I1 2 _1712_[1]
       118 I       I2 3 _1712_[2]
       118 I       I3 4 _1712_[3]
       118 O        O 1 _1713_[3]
       119 I       I0 1 _1708_[0]
       119 I       I1 2 basesoc_basesoc_adr[12]
       119 I       I2 3 _1565_[0]
       119 I       I3 4 _1709_[3]
       119 O        O 1 _1712_[1]
       120 I       I0 1 _1593_[2]
       120 I       I1 2 _1708_[3]
       120 O        O 1 _1712_[0]
       121 I       I0 1 basesoc_basesoc_adr[1]
       121 I       I1 2 _1710_[1]
       121 I       I2 3 basesoc_basesoc_adr[4]
       121 I       I3 4 _1710_[3]
       121 O        O 1 _1712_[2]
       122 I       I0 1 core_bus_dat_w1[10]
       122 I       I1 2 core_bus_dat_w1[26]
       122 I       I2 3 core_dat_tx_conv_converter_mux[0]
       122 I       I3 4 core_dat_tx_conv_converter_mux[1]
       122 O        O 1 _1713_[0]
       123 I       I0 1 core_bus_dat_w1[18]
       123 I       I1 2 core_bus_dat_w1[2]
       123 I       I2 3 core_dat_tx_conv_converter_mux[1]
       123 I       I3 4 core_dat_tx_conv_converter_mux[0]
       123 O        O 1 _1713_[1]
       124 I       I0 1 _1716_[1]
       124 I       I1 2 core_reg_tx_conv_converter_source_payload_data[3]
       124 I       I2 3 _2490_[2]
       124 I       I3 4 _1712_[3]
       124 O        O 1 _2491_[3]
       125 I       I0 1 _1708_[0]
       125 I       I1 2 basesoc_basesoc_adr[13]
       125 I       I2 3 _2489_[2]
       125 I       I3 4 _2489_[3]
       125 O        O 1 _2490_[2]
       126 I       I0 1 _1566_[2]
       126 I       I1 2 _1708_[3]
       126 O        O 1 _2489_[2]
       127 I       I0 1 _1710_[3]
       127 I       I1 2 basesoc_basesoc_adr[5]
       127 I       I2 3 _1565_[1]
       127 I       I3 4 _1709_[3]
       127 O        O 1 _2489_[3]
       128 I       I0 1 core_bus_dat_w1[19]
       128 I       I1 2 core_bus_dat_w1[27]
       128 I       I2 3 core_dat_tx_conv_converter_mux[1]
       128 I       I3 4 core_dat_tx_conv_converter_mux[0]
       128 O        O 1 _2491_[1]
       129 I       I0 1 core_reg_tx_conv_converter_source_payload_data[4]
       129 I       I1 2 _1716_[1]
       129 I       I2 3 _1716_[2]
       129 I       I3 4 _1716_[3]
       129 O        O 1 core_source_source_payload_dq[4]
       130 I       I0 1 _1595_[2]
       130 I       I1 2 _1708_[0]
       130 I       I2 3 _1715_[2]
       130 I       I3 4 _1712_[3]
       130 O        O 1 _1716_[2]
       131 I       I0 1 _1710_[3]
       131 I       I1 2 basesoc_basesoc_adr[6]
       131 I       I2 3 _1564_[2]
       131 I       I3 4 _1708_[3]
       131 O        O 1 _1715_[2]
       132 I       I0 1 _1714_[0]
       132 I       I1 2 _1714_[1]
       132 I       I2 3 core_dat_tx_conv_converter_sink_valid
       132 O        O 1 _1716_[3]
       133 I       I0 1 core_bus_dat_w1[12]
       133 I       I1 2 core_bus_dat_w1[28]
       133 I       I2 3 core_dat_tx_conv_converter_mux[0]
       133 I       I3 4 core_dat_tx_conv_converter_mux[1]
       133 O        O 1 _1714_[1]
       134 I       I0 1 core_bus_dat_w1[20]
       134 I       I1 2 core_bus_dat_w1[4]
       134 I       I2 3 core_dat_tx_conv_converter_mux[1]
       134 I       I3 4 core_dat_tx_conv_converter_mux[0]
       134 O        O 1 _1714_[0]
       135 I       I0 1 _1716_[1]
       135 I       I1 2 core_reg_tx_conv_converter_source_payload_data[5]
       135 I       I2 3 _1720_[2]
       135 O        O 1 core_source_source_payload_dq[5]
       136 I       I0 1 _1719_[0]
       136 I       I1 2 _1719_[1]
       136 I       I2 3 core_dat_tx_conv_converter_sink_valid
       136 I       I3 4 _1719_[3]
       136 O        O 1 _1720_[2]
       137 I       I0 1 _1718_[0]
       137 I       I1 2 _1711_[0]
       137 I       I2 3 _1709_[3]
       137 I       I3 4 _1705_[1]
       137 O        O 1 _1719_[3]
       138 I       I0 1 _1708_[0]
       138 I       I1 2 _1595_[3]
       138 I       I2 3 _1717_[2]
       138 O        O 1 _1718_[0]
       139 I       I0 1 _1710_[3]
       139 I       I1 2 basesoc_basesoc_adr[7]
       139 I       I2 3 _1564_[0]
       139 I       I3 4 _1708_[3]
       139 O        O 1 _1717_[2]
       140 I       I0 1 core_bus_dat_w1[29]
       140 I       I1 2 core_bus_dat_w1[13]
       140 I       I2 3 core_dat_tx_conv_converter_mux[0]
       140 I       I3 4 core_dat_tx_conv_converter_mux[1]
       140 O        O 1 _1719_[0]
       141 I       I0 1 core_bus_dat_w1[21]
       141 I       I1 2 core_bus_dat_w1[5]
       141 I       I2 3 core_dat_tx_conv_converter_mux[1]
       141 I       I3 4 core_dat_tx_conv_converter_mux[0]
       141 O        O 1 _1719_[1]
       142 I       I0 1 _1716_[1]
       142 I       I1 2 core_reg_tx_conv_converter_source_payload_data[6]
       142 I       I2 3 _2558_[2]
       142 O        O 1 core_source_source_payload_dq[6]
       143 I       I0 1 _2520_[0]
       143 I       I1 2 _2520_[1]
       143 I       I2 3 core_dat_tx_conv_converter_sink_valid
       143 I       I3 4 _2520_[3]
       143 O        O 1 _2558_[2]
       144 I       I0 1 _1709_[3]
       144 I       I1 2 _1711_[0]
       144 I       I2 3 _2518_[2]
       144 I       I3 4 _1705_[1]
       144 O        O 1 _2520_[3]
       145 I       I0 1 _1710_[3]
       145 I       I1 2 basesoc_basesoc_adr[8]
       145 I       I2 3 _1711_[0]
       145 I       I3 4 _2517_[3]
       145 O        O 1 _2518_[2]
       146 I       I0 1 _1564_[1]
       146 I       I1 2 _1708_[3]
       146 I       I2 3 _1594_[0]
       146 I       I3 4 _1708_[0]
       146 O        O 1 _2517_[3]
       147 I       I0 1 core_bus_dat_w1[14]
       147 I       I1 2 core_bus_dat_w1[30]
       147 I       I2 3 core_dat_tx_conv_converter_mux[0]
       147 I       I3 4 core_dat_tx_conv_converter_mux[1]
       147 O        O 1 _2520_[0]
       148 I       I0 1 core_bus_dat_w1[22]
       148 I       I1 2 core_bus_dat_w1[6]
       148 I       I2 3 core_dat_tx_conv_converter_mux[1]
       148 I       I3 4 core_dat_tx_conv_converter_mux[0]
       148 O        O 1 _2520_[1]
       149 I       I0 1 _1716_[1]
       149 I       I1 2 core_reg_tx_conv_converter_source_payload_data[7]
       149 I       I2 3 _2519_[2]
       149 O        O 1 core_source_source_payload_dq[7]
       150 I       I0 1 _2516_[0]
       150 I       I1 2 _1707_[0]
       150 I       I2 3 _1705_[1]
       150 I       I3 4 _2516_[3]
       150 O        O 1 _2519_[2]
       151 I       I0 1 _1606_[1]
       151 I       I1 2 _1709_[3]
       151 I       I2 3 _1585_[0]
       151 I       I3 4 _2515_[3]
       151 O        O 1 _2516_[0]
       152 I       I0 1 _1708_[0]
       152 I       I1 2 _1594_[1]
       152 I       I2 3 _2514_[2]
       152 O        O 1 _2515_[3]
       153 I       I0 1 _1710_[3]
       153 I       I1 2 basesoc_basesoc_adr[9]
       153 I       I2 3 _1564_[3]
       153 I       I3 4 _1708_[3]
       153 O        O 1 _2514_[2]
       154 I       I0 1 fsm_state[0]
       154 I       I1 2 fsm_state[1]
       154 O        O 1 _1585_[0]
       155 I       I0 1 grant
       155 I       I1 2 \VexRiscv.dBusWishbone_WE 
       155 O        O 1 _1606_[1]
       156 I       I0 1 _2513_[0]
       156 I       I1 2 _2513_[1]
       156 I       I2 3 core_dat_tx_conv_converter_sink_valid
       156 O        O 1 _2516_[3]
       157 I       I0 1 core_bus_dat_w1[31]
       157 I       I1 2 core_bus_dat_w1[15]
       157 I       I2 3 core_dat_tx_conv_converter_mux[0]
       157 I       I3 4 core_dat_tx_conv_converter_mux[1]
       157 O        O 1 _2513_[1]
       158 I       I0 1 core_bus_dat_w1[23]
       158 I       I1 2 core_bus_dat_w1[7]
       158 I       I2 3 core_dat_tx_conv_converter_mux[1]
       158 I       I3 4 core_dat_tx_conv_converter_mux[0]
       158 O        O 1 _2513_[0]
       159 I       I0 1 interface0_ack
       159 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [0]
       159 O        O 1 csr_bankarray_csrbank10_out0_r
       160 I       I0 1 core_dat_rx_conv_converter_source_payload_data[18]
       160 I       I1 2 core_sink_sink_payload_dq[2]
       160 I       I2 3 \UART.RST 
       160 I       I3 4 _1725_[3]
       160 O        O 1 _0899_
       161 I       I0 1 core_dat_rx_conv_converter_demux[1]
       161 I       I1 2 _1724_[1]
       161 I       I2 3 core_dat_rx_conv_converter_demux[0]
       161 O        O 1 _1725_[3]
       162 I       I0 1 _1585_[0]
       162 I       I1 2 _1723_[1]
       162 O        O 1 _1724_[1]
       163 I       I0 1 syncfifo1_level[0]
       163 I       I1 2 syncfifo1_level[1]
       163 I       I2 3 syncfifo1_level[2]
       163 O        O 1 _1723_[1]
       164 I       I0 1 core_dat_rx_conv_converter_source_payload_data[19]
       164 I       I1 2 core_sink_sink_payload_dq[3]
       164 I       I2 3 \UART.RST 
       164 I       I3 4 _1725_[3]
       164 O        O 1 _0900_
       165 I       I0 1 core_dat_rx_conv_converter_source_payload_data[20]
       165 I       I1 2 core_sink_sink_payload_dq[4]
       165 I       I2 3 \UART.RST 
       165 I       I3 4 _1725_[3]
       165 O        O 1 _0901_
       166 I       I0 1 core_dat_rx_conv_converter_source_payload_data[21]
       166 I       I1 2 core_sink_sink_payload_dq[5]
       166 I       I2 3 \UART.RST 
       166 I       I3 4 _1725_[3]
       166 O        O 1 _0902_
       167 I       I0 1 core_dat_rx_conv_converter_source_payload_data[23]
       167 I       I1 2 core_sink_sink_payload_dq[7]
       167 I       I2 3 \UART.RST 
       167 I       I3 4 _1725_[3]
       167 O        O 1 _0904_
       168 I       I0 1 core_dat_rx_conv_converter_source_payload_data[8]
       168 I       I1 2 core_sink_sink_payload_dq[0]
       168 I       I2 3 \UART.RST 
       168 I       I3 4 _2412_[3]
       168 O        O 1 _0905_
       169 I       I0 1 core_dat_rx_conv_converter_demux[0]
       169 I       I1 2 core_dat_rx_conv_converter_demux[1]
       169 I       I2 3 _1724_[1]
       169 O        O 1 _2412_[3]
       170 I       I0 1 core_dat_rx_conv_converter_source_payload_data[9]
       170 I       I1 2 core_sink_sink_payload_dq[1]
       170 I       I2 3 \UART.RST 
       170 I       I3 4 _2412_[3]
       170 O        O 1 _0906_
       171 I       I0 1 _1459_[16]
       171 I       I1 2 _1727_[1]
       171 O        O 1 _0544_
       172 I       I0 1 _1568_[0]
       172 I       I1 2 \UART.RST 
       172 I       I2 3 _1677_[0]
       172 O        O 1 _1727_[1]
       173 I       I0 1 _1631_[1]
       173 I       I1 2 _1631_[0]
       173 O        O 1 _1677_[0]
       174 I       I0 1 _1579_[0]
       174 I       I1 2 _1579_[1]
       174 I       I2 3 _1630_[2]
       174 I       I3 4 _1579_[2]
       174 O        O 1 _1631_[1]
       175 I       I0 1 _1578_[0]
       175 I       I1 2 _1578_[1]
       175 I       I2 3 _1578_[2]
       175 I       I3 4 core_burst_r_first
       175 O        O 1 _1579_[1]
       176 I       I0 1 _1577_[0]
       176 I       I1 2 _1577_[1]
       176 I       I2 3 _1577_[2]
       176 I       I3 4 _1577_[3]
       176 O        O 1 _1578_[0]
       177 I       I0 1 _1573_[0]
       177 I       I1 2 _1573_[1]
       177 I       I2 3 _1573_[2]
       177 I       I3 4 _1573_[3]
       177 O        O 1 _1577_[0]
       178 I       I0 1 \VexRiscv.dBusWishbone_ADR [6]
       178 I       I1 2 \VexRiscv.iBusWishbone_ADR [6]
       178 I       I2 3 grant
       178 I       I3 4 _1352_[6]
       178 O        O 1 _1573_[2]
       179 I       I0 1 \VexRiscv.dBusWishbone_ADR [12]
       179 I       I1 2 \VexRiscv.iBusWishbone_ADR [12]
       179 I       I2 3 grant
       179 I       I3 4 _1352_[12]
       179 O        O 1 _1573_[3]
       180 I       I0 1 \VexRiscv.dBusWishbone_ADR [9]
       180 I       I1 2 \VexRiscv.iBusWishbone_ADR [9]
       180 I       I2 3 grant
       180 I       I3 4 _1352_[9]
       180 O        O 1 _1573_[0]
       181 I       I0 1 \VexRiscv.dBusWishbone_ADR [10]
       181 I       I1 2 \VexRiscv.iBusWishbone_ADR [10]
       181 I       I2 3 grant
       181 I       I3 4 _1352_[10]
       181 O        O 1 _1573_[1]
       182 I       I0 1 _1352_[24]
       182 I       I1 2 _1576_[1]
       182 I       I2 3 _1576_[2]
       182 I       I3 4 _1576_[3]
       182 O        O 1 _1577_[1]
       183 I       I0 1 \VexRiscv.dBusWishbone_ADR [11]
       183 I       I1 2 \VexRiscv.iBusWishbone_ADR [11]
       183 I       I2 3 grant
       183 I       I3 4 _1352_[11]
       183 O        O 1 _1576_[3]
       184 I       I0 1 \VexRiscv.dBusWishbone_ADR [15]
       184 I       I1 2 \VexRiscv.iBusWishbone_ADR [15]
       184 I       I2 3 grant
       184 I       I3 4 _1352_[15]
       184 O        O 1 _1576_[1]
       185 I       I0 1 \VexRiscv.dBusWishbone_ADR [7]
       185 I       I1 2 \VexRiscv.iBusWishbone_ADR [7]
       185 I       I2 3 grant
       185 I       I3 4 _1352_[7]
       185 O        O 1 _1576_[2]
       186 I       I0 1 _1575_[0]
       186 I       I1 2 _1575_[1]
       186 I       I2 3 basesoc_basesoc_adr[1]
       186 I       I3 4 _1352_[1]
       186 O        O 1 _1577_[2]
       187 I       I0 1 \VexRiscv.dBusWishbone_ADR [3]
       187 I       I1 2 \VexRiscv.iBusWishbone_ADR [3]
       187 I       I2 3 grant
       187 I       I3 4 _1352_[3]
       187 O        O 1 _1575_[0]
       188 I       I0 1 \VexRiscv.dBusWishbone_ADR [0]
       188 I       I1 2 \VexRiscv.iBusWishbone_ADR [0]
       188 I       I2 3 grant
       188 I       I3 4 _1352_[0]
       188 O        O 1 _1575_[1]
       189 I       I0 1 _1574_[0]
       189 I       I1 2 _1574_[1]
       189 I       I2 3 _1574_[2]
       189 I       I3 4 _1574_[3]
       189 O        O 1 _1577_[3]
       190 I       I0 1 \VexRiscv.dBusWishbone_ADR [2]
       190 I       I1 2 \VexRiscv.iBusWishbone_ADR [2]
       190 I       I2 3 grant
       190 I       I3 4 _1352_[2]
       190 O        O 1 _1574_[0]
       191 I       I0 1 \VexRiscv.dBusWishbone_ADR [4]
       191 I       I1 2 \VexRiscv.iBusWishbone_ADR [4]
       191 I       I2 3 grant
       191 I       I3 4 _1352_[4]
       191 O        O 1 _1574_[1]
       192 I       I0 1 \VexRiscv.dBusWishbone_ADR [5]
       192 I       I1 2 \VexRiscv.iBusWishbone_ADR [5]
       192 I       I2 3 grant
       192 I       I3 4 _1352_[5]
       192 O        O 1 _1574_[2]
       193 I       I0 1 grant
       193 I       I1 2 \VexRiscv.dBusWishbone_WE 
       193 I       I2 3 _1352_[30]
       193 I       I3 4 core_bus_we1
       193 O        O 1 _1574_[3]
       194 I       I0 1 _1568_[0]
       194 I       I1 2 _1568_[1]
       194 I       I2 3 _1568_[2]
       194 I       I3 4 _1568_[3]
       194 O        O 1 _1578_[1]
       195 I       I0 1 _1565_[0]
       195 I       I1 2 _1565_[1]
       195 O        O 1 _1568_[2]
       196 I       I0 1 _1566_[0]
       196 I       I1 2 _1566_[1]
       196 I       I2 3 _1566_[2]
       196 O        O 1 _1568_[3]
       197 I       I0 1 _1572_[0]
       197 I       I1 2 _1572_[1]
       197 I       I2 3 _1572_[2]
       197 I       I3 4 _1572_[3]
       197 O        O 1 _1578_[2]
       198 I       I0 1 _1352_[25]
       198 I       I1 2 _1352_[28]
       198 I       I2 3 _1352_[21]
       198 I       I3 4 _1352_[22]
       198 O        O 1 _1572_[0]
       199 I       I0 1 _1352_[29]
       199 I       I1 2 _1570_[1]
       199 I       I2 3 _1570_[2]
       199 I       I3 4 _1570_[3]
       199 O        O 1 _1572_[1]
       200 I       I0 1 \VexRiscv.dBusWishbone_ADR [16]
       200 I       I1 2 \VexRiscv.iBusWishbone_ADR [16]
       200 I       I2 3 grant
       200 I       I3 4 _1352_[16]
       200 O        O 1 _1570_[3]
       201 I       I0 1 \VexRiscv.dBusWishbone_ADR [17]
       201 I       I1 2 \VexRiscv.iBusWishbone_ADR [17]
       201 I       I2 3 grant
       201 I       I3 4 _1352_[17]
       201 O        O 1 _1570_[1]
       202 I       I0 1 \VexRiscv.dBusWishbone_ADR [14]
       202 I       I1 2 \VexRiscv.iBusWishbone_ADR [14]
       202 I       I2 3 grant
       202 I       I3 4 _1352_[14]
       202 O        O 1 _1570_[2]
       203 I       I0 1 _1352_[26]
       203 I       I1 2 _1571_[1]
       203 I       I2 3 _1571_[2]
       203 I       I3 4 _1571_[3]
       203 O        O 1 _1572_[2]
       204 I       I0 1 \VexRiscv.dBusWishbone_ADR [20]
       204 I       I1 2 \VexRiscv.iBusWishbone_ADR [20]
       204 I       I2 3 grant
       204 I       I3 4 _1352_[20]
       204 O        O 1 _1571_[3]
       205 I       I0 1 \VexRiscv.dBusWishbone_ADR [8]
       205 I       I1 2 \VexRiscv.iBusWishbone_ADR [8]
       205 I       I2 3 grant
       205 I       I3 4 _1352_[8]
       205 O        O 1 _1571_[1]
       206 I       I0 1 \VexRiscv.dBusWishbone_ADR [13]
       206 I       I1 2 \VexRiscv.iBusWishbone_ADR [13]
       206 I       I2 3 grant
       206 I       I3 4 _1352_[13]
       206 O        O 1 _1571_[2]
       207 I       I0 1 _1352_[23]
       207 I       I1 2 _1569_[1]
       207 I       I2 3 _1352_[27]
       207 I       I3 4 _1569_[3]
       207 O        O 1 _1572_[3]
       208 I       I0 1 \VexRiscv.dBusWishbone_ADR [18]
       208 I       I1 2 \VexRiscv.iBusWishbone_ADR [18]
       208 I       I2 3 grant
       208 I       I3 4 _1352_[18]
       208 O        O 1 _1569_[3]
       209 I       I0 1 \VexRiscv.dBusWishbone_ADR [19]
       209 I       I1 2 \VexRiscv.iBusWishbone_ADR [19]
       209 I       I2 3 grant
       209 I       I3 4 _1352_[19]
       209 O        O 1 _1569_[1]
       210 I       I0 1 _1578_[0]
       210 I       I1 2 _1578_[1]
       210 I       I2 3 _1578_[2]
       210 I       I3 4 _1578_[3]
       210 O        O 1 _1579_[2]
       211 I       I0 1 _1563_[0]
       211 I       I1 2 core_dat_tx_conv_converter_mux[1]
       211 I       I2 3 core_dat_tx_conv_converter_mux[0]
       211 O        O 1 _1578_[3]
       212 I       I0 1 _1562_[0]
       212 I       I1 2 core_dat_tx_conv_converter_sink_valid
       212 O        O 1 _1563_[0]
       213 I       I0 1 syncfifo0_level[1]
       213 I       I1 2 syncfifo0_level[0]
       213 I       I2 3 syncfifo0_level[2]
       213 O        O 1 _1562_[0]
       214 I       I0 1 _1585_[0]
       214 I       I1 2 _1585_[1]
       214 I       I2 3 _1606_[1]
       214 O        O 1 _1630_[2]
       215 I       I0 1 _1584_[0]
       215 I       I1 2 _1584_[1]
       215 I       I2 3 _1584_[2]
       215 I       I3 4 _1584_[3]
       215 O        O 1 _1585_[1]
       216 I       I0 1 core_cycles[7]
       216 I       I1 2 _1546_[6]
       216 I       I2 3 _1582_[2]
       216 O        O 1 _1584_[0]
       217 I       I0 1 core_cycles[6]
       217 I       I1 2 _1546_[5]
       217 I       I2 3 _1546_[0]
       217 I       I3 4 core_cycles[1]
       217 O        O 1 _1582_[2]
       218 I       I0 1 _1581_[0]
       218 I       I1 2 core_cycles[5]
       218 I       I2 3 _1546_[4]
       218 I       I3 4 core_cycles[0]
       218 O        O 1 _1584_[1]
       219 I       I0 1 core_cycles[4]
       219 I       I1 2 _1546_[3]
       219 O        O 1 _1581_[0]
       220 I       I0 1 core_cycles[2]
       220 I       I1 2 _1546_[1]
       220 I       I2 3 _1583_[2]
       220 I       I3 4 _1583_[3]
       220 O        O 1 _1584_[2]
       221 I       I0 1 _1546_[3]
       221 I       I1 2 core_cycles[4]
       221 I       I2 3 core_cycles[3]
       221 I       I3 4 _1546_[2]
       221 O        O 1 _1583_[2]
       222 I       I0 1 _1546_[5]
       222 I       I1 2 core_cycles[6]
       222 I       I2 3 core_cycles[1]
       222 I       I3 4 _1546_[0]
       222 O        O 1 _1583_[3]
       223 I       I0 1 _1562_[0]
       223 I       I1 2 _1580_[1]
       223 O        O 1 _1584_[3]
       224 I       I0 1 core_state[0]
       224 I       I1 2 core_state[2]
       224 I       I2 3 core_state[1]
       224 O        O 1 _1580_[1]
       225 I       I0 1 _1561_[0]
       225 I       I1 2 core_dat_rx_conv_converter_source_valid
       225 O        O 1 _1579_[0]
       226 I       I0 1 core_state[0]
       226 I       I1 2 core_state[1]
       226 I       I2 3 core_state[2]
       226 O        O 1 _1561_[0]
       227 I       I0 1 _1629_[0]
       227 I       I1 2 interface0_ack
       227 I       I2 3 basesoc_basesoc_ram_bus_ack
       227 I       I3 4 basesoc_ram_bus_ram_bus_ack
       227 O        O 1 _1631_[0]
       228 I       I0 1 _1628_[0]
       228 I       I1 2 _1628_[1]
       228 I       I2 3 _1628_[2]
       228 I       I3 4 _1628_[3]
       228 O        O 1 _1629_[0]
       229 I       I0 1 _1627_[0]
       229 I       I1 2 _1627_[1]
       229 O        O 1 _1628_[0]
       230 I       I0 1 count[7]
       230 I       I1 2 count[6]
       230 I       I2 3 count[5]
       230 I       I3 4 count[4]
       230 O        O 1 _1627_[0]
       231 I       I0 1 count[17]
       231 I       I1 2 count[10]
       231 I       I2 3 count[9]
       231 I       I3 4 count[8]
       231 O        O 1 _1627_[1]
       232 I       I0 1 count[12]
       232 I       I1 2 count[11]
       232 I       I2 3 count[19]
       232 I       I3 4 count[18]
       232 O        O 1 _1628_[1]
       233 I       I0 1 count[16]
       233 I       I1 2 count[15]
       233 I       I2 3 count[14]
       233 I       I3 4 count[13]
       233 O        O 1 _1628_[2]
       234 I       I0 1 count[3]
       234 I       I1 2 count[2]
       234 I       I2 3 count[1]
       234 I       I3 4 count[0]
       234 O        O 1 _1628_[3]
       235 I       I0 1 core_dat_rx_conv_converter_source_payload_data[10]
       235 I       I1 2 core_sink_sink_payload_dq[2]
       235 I       I2 3 \UART.RST 
       235 I       I3 4 _2412_[3]
       235 O        O 1 _0907_
       236 I       I0 1 _1751_[0]
       236 I       I1 2 multiregimpl10_1
       236 O        O 1 hyperramsdrphy_source_payload_dq[0]
       237 I       I0 1 _1634_[0]
       237 I       I1 2 hyperramsdrphy_ios_rwds_i
       237 I       I2 3 hyperramsdrphy_rwds_i_d
       237 I       I3 4 hyperramsdrphy_sink_payload_dat_r
       237 O        O 1 _1751_[0]
       238 I       I0 1 syncfifo0_level[2]
       238 I       I1 2 syncfifo0_level[1]
       238 I       I2 3 syncfifo0_level[0]
       238 O        O 1 _1634_[0]
       239 I       I0 1 _1751_[0]
       239 I       I1 2 multiregimpl12
       239 O        O 1 hyperramsdrphy_source_payload_dq[1]
       240 I       I0 1 _1751_[0]
       240 I       I1 2 multiregimpl14
       240 O        O 1 hyperramsdrphy_source_payload_dq[2]
       241 I       I0 1 _1751_[0]
       241 I       I1 2 multiregimpl16
       241 O        O 1 hyperramsdrphy_source_payload_dq[3]
       242 I       I0 1 _1751_[0]
       242 I       I1 2 multiregimpl18
       242 O        O 1 hyperramsdrphy_source_payload_dq[4]
       243 I       I0 1 _1751_[0]
       243 I       I1 2 multiregimpl20_1
       243 O        O 1 hyperramsdrphy_source_payload_dq[5]
       244 I       I0 1 _1751_[0]
       244 I       I1 2 multiregimpl22
       244 O        O 1 hyperramsdrphy_source_payload_dq[6]
       245 I       I0 1 _1751_[0]
       245 I       I1 2 multiregimpl24
       245 O        O 1 hyperramsdrphy_source_payload_dq[7]
       246 I       I0 1 core_dat_rx_conv_converter_source_payload_data[11]
       246 I       I1 2 core_sink_sink_payload_dq[3]
       246 I       I2 3 \UART.RST 
       246 I       I3 4 _2412_[3]
       246 O        O 1 _0908_
       247 I       I0 1 basesoc_bus_errors[26]
       247 I       I1 2 _1359_[26]
       247 I       I2 3 \UART.RST 
       247 I       I3 4 _2030_[3]
       247 O        O 1 _0154_
       248 I       I0 1 _2029_[0]
       248 I       I1 2 _2029_[1]
       248 I       I2 3 _1629_[0]
       248 O        O 1 _2030_[3]
       249 I       I0 1 _1753_[0]
       249 I       I1 2 _1753_[1]
       249 I       I2 3 _1753_[2]
       249 I       I3 4 _1753_[3]
       249 O        O 1 _2029_[1]
       250 I       I0 1 basesoc_bus_errors[8]
       250 I       I1 2 basesoc_bus_errors[7]
       250 I       I2 3 basesoc_bus_errors[21]
       250 I       I3 4 basesoc_bus_errors[6]
       250 O        O 1 _1753_[0]
       251 I       I0 1 basesoc_bus_errors[11]
       251 I       I1 2 basesoc_bus_errors[18]
       251 I       I2 3 basesoc_bus_errors[9]
       251 I       I3 4 basesoc_bus_errors[19]
       251 O        O 1 _1753_[1]
       252 I       I0 1 basesoc_bus_errors[2]
       252 I       I1 2 basesoc_bus_errors[24]
       252 I       I2 3 basesoc_bus_errors[25]
       252 I       I3 4 basesoc_bus_errors[0]
       252 O        O 1 _1753_[2]
       253 I       I0 1 basesoc_bus_errors[4]
       253 I       I1 2 basesoc_bus_errors[22]
       253 I       I2 3 basesoc_bus_errors[3]
       253 I       I3 4 basesoc_bus_errors[23]
       253 O        O 1 _1753_[3]
       254 I       I0 1 _2028_[0]
       254 I       I1 2 _2028_[1]
       254 I       I2 3 _2028_[2]
       254 I       I3 4 _2028_[3]
       254 O        O 1 _2029_[0]
       255 I       I0 1 basesoc_bus_errors[10]
       255 I       I1 2 basesoc_bus_errors[20]
       255 I       I2 3 basesoc_bus_errors[5]
       255 I       I3 4 basesoc_bus_errors[31]
       255 O        O 1 _2028_[0]
       256 I       I0 1 basesoc_bus_errors[26]
       256 I       I1 2 basesoc_bus_errors[28]
       256 I       I2 3 basesoc_bus_errors[12]
       256 I       I3 4 basesoc_bus_errors[17]
       256 O        O 1 _2028_[1]
       257 I       I0 1 basesoc_bus_errors[14]
       257 I       I1 2 basesoc_bus_errors[13]
       257 I       I2 3 basesoc_bus_errors[15]
       257 I       I3 4 basesoc_bus_errors[16]
       257 O        O 1 _2028_[2]
       258 I       I0 1 basesoc_bus_errors[30]
       258 I       I1 2 basesoc_bus_errors[27]
       258 I       I2 3 basesoc_bus_errors[29]
       258 I       I3 4 basesoc_bus_errors[1]
       258 O        O 1 _2028_[3]
       259 I       I0 1 interface0_ack
       259 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [1]
       259 O        O 1 basesoc_uart_rxtx_r[1]
       260 I       I0 1 interface0_ack
       260 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [2]
       260 O        O 1 basesoc_uart_rxtx_r[2]
       261 I       I0 1 interface0_ack
       261 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [3]
       261 O        O 1 basesoc_uart_rxtx_r[3]
       262 I       I0 1 interface0_ack
       262 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [4]
       262 O        O 1 basesoc_uart_rxtx_r[4]
       263 I       I0 1 interface0_ack
       263 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [5]
       263 O        O 1 basesoc_uart_rxtx_r[5]
       264 I       I0 1 interface0_ack
       264 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [6]
       264 O        O 1 basesoc_uart_rxtx_r[6]
       265 I       I0 1 interface0_ack
       265 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [7]
       265 O        O 1 basesoc_uart_rxtx_r[7]
       266 I       I0 1 core_dat_rx_conv_converter_source_payload_data[12]
       266 I       I1 2 core_sink_sink_payload_dq[4]
       266 I       I2 3 \UART.RST 
       266 I       I3 4 _2412_[3]
       266 O        O 1 _0909_
       267 I       I0 1 core_dat_rx_conv_converter_source_payload_data[25]
       267 I       I1 2 core_sink_sink_payload_dq[1]
       267 I       I2 3 \UART.RST 
       267 I       I3 4 _1755_[3]
       267 O        O 1 _0096_
       268 I       I0 1 core_dat_rx_conv_converter_demux[1]
       268 I       I1 2 core_dat_rx_conv_converter_demux[0]
       268 I       I2 3 _1724_[1]
       268 O        O 1 _1755_[3]
       269 I       I0 1 core_dat_rx_conv_converter_source_payload_data[13]
       269 I       I1 2 core_sink_sink_payload_dq[5]
       269 I       I2 3 \UART.RST 
       269 I       I3 4 _2412_[3]
       269 O        O 1 _0910_
       270 I       I0 1 core_dat_rx_conv_converter_source_payload_data[14]
       270 I       I1 2 core_sink_sink_payload_dq[6]
       270 I       I2 3 \UART.RST 
       270 I       I3 4 _2412_[3]
       270 O        O 1 _0911_
       271 I       I0 1 core_dat_rx_conv_converter_source_payload_data[15]
       271 I       I1 2 core_sink_sink_payload_dq[7]
       271 I       I2 3 \UART.RST 
       271 I       I3 4 _2412_[3]
       271 O        O 1 _0912_
       272 I       I0 1 \UART_1.uart_tx_i.n296_q [0]
       272 I       I1 2 _2411_[1]
       272 I       I2 3 \UART.RST 
       272 I       I3 4 _1761_[3]
       272 O        O 1 _0913_
       273 I       I0 1 _1758_[0]
       273 I       I1 2 \UART_1.uart_tx_i.tx_clk_divider_i.div_mark 
       273 O        O 1 _1761_[3]
       274 I       I0 1 _1757_[0]
       274 I       I1 2 _1757_[1]
       274 O        O 1 _1758_[0]
       275 I       I0 1 \UART_1.uart_tx_i.n257_o 
       275 I       I1 2 \UART_1.uart_tx_i.n250_o 
       275 O        O 1 _1757_[0]
       276 I       I0 1 \UART_1.uart_tx_i.n237_o 
       276 I       I1 2 \UART_1.uart_tx_i.n232_o 
       276 I       I2 3 \UART_1.uart_tx_i.n227_o 
       276 I       I3 4 \UART_1.uart_tx_i.n245_o 
       276 O        O 1 _1757_[1]
       277 I       I0 1 _1760_[0]
       277 I       I1 2 \UART_1.uart_tx_i.n186_o [0]
       277 O        O 1 _2411_[1]
       278 I       I0 1 \UART_1.uart_tx_i.n296_q [0]
       278 I       I1 2 \UART_1.uart_tx_i.n296_q [1]
       278 I       I2 3 \UART_1.uart_tx_i.n311_o 
       278 O        O 1 _1760_[0]
       279 I       I0 1 \UART_1.uart_tx_i.n296_q [1]
       279 I       I1 2 _1761_[1]
       279 I       I2 3 \UART.RST 
       279 I       I3 4 _1761_[3]
       279 O        O 1 _0914_
       280 I       I0 1 _1760_[0]
       280 I       I1 2 \UART_1.uart_tx_i.n186_o [1]
       280 O        O 1 _1761_[1]
       281 I       I0 1 _1727_[1]
       281 I       I1 2 _1459_[15]
       281 O        O 1 _0543_
       282 I       I0 1 \UART_1.uart_tx_i.n311_o 
       282 I       I1 2 _2407_[1]
       282 I       I2 3 \UART.RST 
       282 I       I3 4 _1761_[3]
       282 O        O 1 _0915_
       283 I       I0 1 _1760_[0]
       283 I       I1 2 \UART_1.uart_tx_i.n186_o [2]
       283 O        O 1 _2407_[1]
       284 I       I0 1 _1764_[0]
       284 I       I1 2 _2403_[1]
       284 O        O 1 _0916_
       285 I       I0 1 \UART_1.uart_tx_i.n232_o 
       285 I       I1 2 _1762_[1]
       285 I       I2 3 _1757_[0]
       285 O        O 1 _1764_[0]
       286 I       I0 1 \UART_1.uart_tx_i.n245_o 
       286 I       I1 2 \UART_1.uart_tx_i.n237_o 
       286 I       I2 3 \UART_1.uart_tx_i.n227_o 
       286 O        O 1 _1762_[1]
       287 I       I0 1 _1763_[0]
       287 I       I1 2 \UART_1.uart_tx_i.tx_clk_divider_i.n345_o [0]
       287 I       I2 3 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]
       287 I       I3 4 \UART_1.os_clk_divider_ias.div_mark 
       287 O        O 1 _2403_[1]
       288 I       I0 1 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]
       288 I       I1 2 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]
       288 I       I2 3 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]
       288 I       I3 4 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]
       288 O        O 1 _1763_[0]
       289 I       I0 1 _1764_[0]
       289 I       I1 2 _2398_[1]
       289 O        O 1 _0917_
       290 I       I0 1 _1763_[0]
       290 I       I1 2 \UART_1.uart_tx_i.tx_clk_divider_i.n345_o [1]
       290 I       I2 3 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]
       290 I       I3 4 \UART_1.os_clk_divider_ias.div_mark 
       290 O        O 1 _2398_[1]
       291 I       I0 1 _1764_[0]
       291 I       I1 2 _1764_[1]
       291 O        O 1 _0918_
       292 I       I0 1 _1763_[0]
       292 I       I1 2 \UART_1.uart_tx_i.tx_clk_divider_i.n345_o [2]
       292 I       I2 3 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]
       292 I       I3 4 \UART_1.os_clk_divider_ias.div_mark 
       292 O        O 1 _1764_[1]
       293 I       I0 1 _1764_[0]
       293 I       I1 2 _2406_[1]
       293 O        O 1 _0919_
       294 I       I0 1 _1763_[0]
       294 I       I1 2 \UART_1.uart_tx_i.tx_clk_divider_i.n345_o [3]
       294 I       I2 3 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]
       294 I       I3 4 \UART_1.os_clk_divider_ias.div_mark 
       294 O        O 1 _2406_[1]
       295 I       I0 1 _1776_[0]
       295 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[14]
       295 I       I2 3 _2374_[2]
       295 I       I3 4 \UART.RST 
       295 O        O 1 _0615_
       296 I       I0 1 _1775_[0]
       296 I       I1 2 _1775_[1]
       296 I       I2 3 _1585_[0]
       296 O        O 1 _1776_[0]
       297 I       I0 1 _1562_[0]
       297 I       I1 2 _1716_[1]
       297 I       I2 3 core_reg_tx_conv_converter_last
       297 O        O 1 _1775_[1]
       298 I       I0 1 core_state[0]
       298 I       I1 2 core_state[1]
       298 I       I2 3 core_state[2]
       298 I       I3 4 core_reg_rx_conv_converter_source_valid
       298 O        O 1 _1775_[0]
       299 I       I0 1 _1585_[0]
       299 I       I1 2 _1775_[0]
       299 I       I2 3 core_reg_rx_conv_converter_source_payload_data[14]
       299 O        O 1 _2374_[2]
       300 I       I0 1 _1459_[14]
       300 I       I1 2 _1727_[1]
       300 O        O 1 _0542_
       301 I       I0 1 _1727_[1]
       301 I       I1 2 _1459_[13]
       301 O        O 1 _0541_
       302 I       I0 1 _1727_[1]
       302 I       I1 2 _1459_[12]
       302 O        O 1 _0540_
       303 I       I0 1 _1766_[0]
       303 I       I1 2 \UART_1.uart_rx_i.rx_clk_divider_i.div_mark 
       303 O        O 1 \UART_1.uart_rx_i.n58_o 
       304 I       I0 1 \UART_1.uart_rx_i.n135_o 
       304 I       I1 2 \UART_1.uart_rx_i.n130_o 
       304 I       I2 3 _1765_[2]
       304 I       I3 4 \UART_1.uart_rx_i.n125_o 
       304 O        O 1 _1766_[0]
       305 I       I0 1 \UART_1.uart_rx_i.n117_o 
       305 I       I1 2 \UART_1.uart_rx_i.n112_o 
       305 O        O 1 _1765_[2]
       306 I       I0 1 \UART_1.uart_rx_i.n163_q [0]
       306 I       I1 2 _2372_[1]
       306 I       I2 3 \UART.RST 
       306 I       I3 4 \UART_1.uart_rx_i.n58_o 
       306 O        O 1 _0921_
       307 I       I0 1 _1767_[0]
       307 I       I1 2 \UART_1.uart_rx_i.n62_o [0]
       307 O        O 1 _2372_[1]
       308 I       I0 1 \UART_1.uart_rx_i.n163_q [0]
       308 I       I1 2 \UART_1.uart_rx_i.n163_q [1]
       308 I       I2 3 \UART_1.uart_rx_i.n163_q [2]
       308 O        O 1 _1767_[0]
       309 I       I0 1 \UART_1.uart_rx_i.n163_q [1]
       309 I       I1 2 _1768_[1]
       309 I       I2 3 \UART.RST 
       309 I       I3 4 \UART_1.uart_rx_i.n58_o 
       309 O        O 1 _0922_
       310 I       I0 1 _1767_[0]
       310 I       I1 2 \UART_1.uart_rx_i.n62_o [1]
       310 O        O 1 _1768_[1]
       311 I       I0 1 \UART_1.uart_rx_i.n163_q [2]
       311 I       I1 2 _2373_[1]
       311 I       I2 3 \UART.RST 
       311 I       I3 4 \UART_1.uart_rx_i.n58_o 
       311 O        O 1 _0923_
       312 I       I0 1 _1767_[0]
       312 I       I1 2 \UART_1.uart_rx_i.n62_o [2]
       312 O        O 1 _2373_[1]
       313 I       I0 1 \UART.RST 
       313 I       I1 2 _2370_[1]
       313 I       I2 3 \UART_1.uart_rx_i.rx_clk_divider_i.div_mark 
       313 I       I3 4 \UART_1.n23_q 
       313 O        O 1 _0924_
       314 I       I0 1 \UART_1.uart_rx_i.n130_o 
       314 I       I1 2 \UART_1.uart_rx_i.n125_o 
       314 I       I2 3 _1765_[2]
       314 I       I3 4 \UART_1.uart_rx_i.n135_o 
       314 O        O 1 _2370_[1]
       315 I       I0 1 _1778_[0]
       315 I       I1 2 \spi_master.n37_o [0]
       315 O        O 1 _0925_
       316 I       I0 1 \spi_master.clk_toggles [0]
       316 I       I1 2 \spi_master.clk_toggles [4]
       316 I       I2 3 _1777_[2]
       316 I       I3 4 \spi_master.n129_q 
       316 O        O 1 _1778_[0]
       317 I       I0 1 \spi_master.clk_toggles [1]
       317 I       I1 2 \spi_master.clk_toggles [3]
       317 I       I2 3 \spi_master.clk_toggles [2]
       317 O        O 1 _1777_[2]
       318 I       I0 1 _1778_[0]
       318 I       I1 2 \spi_master.n37_o [1]
       318 O        O 1 _0926_
       319 I       I0 1 _1778_[0]
       319 I       I1 2 \spi_master.n37_o [2]
       319 O        O 1 _0927_
       320 I       I0 1 _1778_[0]
       320 I       I1 2 \spi_master.n37_o [3]
       320 O        O 1 _0928_
       321 I       I0 1 _1778_[0]
       321 I       I1 2 \spi_master.n37_o [4]
       321 O        O 1 _0929_
       322 I       I0 1 basesoc_bus_errors[28]
       322 I       I1 2 _1359_[28]
       322 I       I2 3 \UART.RST 
       322 I       I3 4 _2030_[3]
       322 O        O 1 _0156_
       323 I       I0 1 _1783_[0]
       323 I       I1 2 \UART_1.os_clk_divider_ias.n31_o [0]
       323 O        O 1 _0930_
       324 I       I0 1 \UART_1.os_clk_divider_ias.clk_div_cnt_mark 
       324 I       I1 2 \UART.RST 
       324 O        O 1 _1783_[0]
       325 I       I0 1 \UART_1.os_clk_divider_ias.clk_div_cnt [0]
       325 I       I1 2 \UART_1.os_clk_divider_ias.clk_div_cnt [1]
       325 I       I2 3 \UART_1.os_clk_divider_ias.clk_div_cnt [3]
       325 I       I3 4 \UART_1.os_clk_divider_ias.clk_div_cnt [2]
       325 O        O 1 \UART_1.os_clk_divider_ias.clk_div_cnt_mark 
       326 I       I0 1 _1783_[0]
       326 I       I1 2 \UART_1.os_clk_divider_ias.n31_o [1]
       326 O        O 1 _0931_
       327 I       I0 1 _1727_[1]
       327 I       I1 2 _1459_[11]
       327 O        O 1 _0539_
       328 I       I0 1 _2337_[0]
       328 I       I1 2 _2369_[1]
       328 O        O 1 _0934_
       329 I       I0 1 \UART_1.uart_rx_i.n130_o 
       329 I       I1 2 \UART_1.uart_rx_i.n125_o 
       329 I       I2 3 _2336_[2]
       329 O        O 1 _2337_[0]
       330 I       I0 1 \UART_1.uart_rx_i.n135_o 
       330 I       I1 2 \UART_1.uart_rx_i.n117_o 
       330 I       I2 3 \UART_1.uart_rx_i.n112_o 
       330 O        O 1 _2336_[2]
       331 I       I0 1 _1785_[0]
       331 I       I1 2 \UART_1.uart_rx_i.rx_clk_divider_i.n319_o [0]
       331 I       I2 3 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]
       331 I       I3 4 \UART_1.os_clk_divider_ias.div_mark 
       331 O        O 1 _2369_[1]
       332 I       I0 1 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]
       332 I       I1 2 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]
       332 I       I2 3 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]
       332 I       I3 4 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]
       332 O        O 1 _1785_[0]
       333 I       I0 1 _1783_[0]
       333 I       I1 2 \UART_1.os_clk_divider_ias.n31_o [3]
       333 O        O 1 _0933_
       334 I       I0 1 _2337_[0]
       334 I       I1 2 _2368_[1]
       334 O        O 1 _0935_
       335 I       I0 1 _1785_[0]
       335 I       I1 2 \UART_1.uart_rx_i.rx_clk_divider_i.n319_o [1]
       335 I       I2 3 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]
       335 I       I3 4 \UART_1.os_clk_divider_ias.div_mark 
       335 O        O 1 _2368_[1]
       336 I       I0 1 _2337_[0]
       336 I       I1 2 _2343_[1]
       336 O        O 1 _0936_
       337 I       I0 1 _1785_[0]
       337 I       I1 2 \UART_1.uart_rx_i.rx_clk_divider_i.n319_o [2]
       337 I       I2 3 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]
       337 I       I3 4 \UART_1.os_clk_divider_ias.div_mark 
       337 O        O 1 _2343_[1]
       338 I       I0 1 _2337_[0]
       338 I       I1 2 _2337_[1]
       338 O        O 1 _0937_
       339 I       I0 1 _1785_[0]
       339 I       I1 2 \UART_1.uart_rx_i.rx_clk_divider_i.n319_o [3]
       339 I       I2 3 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]
       339 I       I3 4 \UART_1.os_clk_divider_ias.div_mark 
       339 O        O 1 _2337_[1]
       340 I       I0 1 _2118_[0]
       340 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
       340 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
       341 I       I0 1 _2117_[0]
       341 I       I1 2 _2117_[1]
       341 O        O 1 _2118_[0]
       342 I       I0 1 \VexRiscv.decode_arbitration_isStuck 
       342 I       I1 2 _1698_[0]
       342 O        O 1 _2117_[0]
       343 I       I0 1 _1632_[1]
       343 I       I1 2 _1632_[0]
       343 I       I2 3 _1697_[2]
       343 I       I3 4 _1633_[1]
       343 O        O 1 \VexRiscv.decode_arbitration_isStuck 
       344 I       I0 1 _1631_[0]
       344 I       I1 2 _1631_[1]
       344 I       I2 3 \VexRiscv.dBusWishbone_WE 
       344 I       I3 4 _1567_[1]
       344 O        O 1 _1632_[0]
       345 I       I0 1 \VexRiscv.dBusWishbone_CYC 
       345 I       I1 2 _1625_[1]
       345 I       I2 3 _1625_[2]
       345 I       I3 4 _1625_[3]
       345 O        O 1 _1633_[1]
       346 I       I0 1 _1623_[0]
       346 I       I1 2 \VexRiscv.when_ShiftPlugins_l169 
       346 O        O 1 _1625_[3]
       347 I       I0 1 \VexRiscv.execute_LightShifterPlugin_amplitude [1]
       347 I       I1 2 \VexRiscv.execute_LightShifterPlugin_amplitude [2]
       347 I       I2 3 \VexRiscv.execute_LightShifterPlugin_amplitude [3]
       347 I       I3 4 \VexRiscv.execute_LightShifterPlugin_amplitude [4]
       347 O        O 1 _1623_[0]
       348 I       I0 1 \VexRiscv.execute_LightShifterPlugin_amplitudeReg [1]
       348 I       I1 2 _1617_[1]
       348 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
       348 O        O 1 \VexRiscv.execute_LightShifterPlugin_amplitude [1]
       349 I       I0 1 \VexRiscv.execute_LightShifterPlugin_amplitudeReg [2]
       349 I       I1 2 _1615_[1]
       349 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
       349 O        O 1 \VexRiscv.execute_LightShifterPlugin_amplitude [2]
       350 I       I0 1 \VexRiscv.execute_LightShifterPlugin_amplitudeReg [3]
       350 I       I1 2 _1613_[1]
       350 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
       350 O        O 1 \VexRiscv.execute_LightShifterPlugin_amplitude [3]
       351 I       I0 1 \VexRiscv.execute_LightShifterPlugin_amplitudeReg [4]
       351 I       I1 2 _1619_[1]
       351 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
       351 O        O 1 \VexRiscv.execute_LightShifterPlugin_amplitude [4]
       352 I       I0 1 \VexRiscv.execute_ALIGNEMENT_FAULT 
       352 I       I1 2 \VexRiscv.execute_arbitration_isValid 
       352 I       I2 3 \VexRiscv.decode_to_execute_MEMORY_ENABLE 
       352 O        O 1 _1625_[1]
       353 I       I0 1 \VexRiscv.dBus_cmd_payload_address [1]
       353 I       I1 2 \VexRiscv.dBus_cmd_payload_address [0]
       353 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       353 I       I3 4 \VexRiscv.switch_Misc_l232_2 
       353 O        O 1 \VexRiscv.execute_ALIGNEMENT_FAULT 
       354 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [1]
       354 I       I1 2 \VexRiscv._zz_execute_SRC1 [1]
       354 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
       354 O        O 1 \VexRiscv.dBus_cmd_payload_address [1]
       355 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [16]
       355 I       I1 2 \VexRiscv.decode_to_execute_RS1 [1]
       355 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [0]
       355 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [1]
       355 O        O 1 \VexRiscv._zz_execute_SRC1 [1]
       356 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [0]
       356 I       I1 2 \VexRiscv._zz_execute_SRC1 [0]
       356 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
       356 O        O 1 \VexRiscv.dBus_cmd_payload_address [0]
       357 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [15]
       357 I       I1 2 \VexRiscv.decode_to_execute_RS1 [0]
       357 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [0]
       357 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [1]
       357 O        O 1 \VexRiscv._zz_execute_SRC1 [0]
       358 I       I0 1 \VexRiscv.lastStageIsFiring 
       358 I       I1 2 \VexRiscv.memory_arbitration_isValid 
       358 I       I2 3 _1624_[2]
       358 O        O 1 _1625_[2]
       359 I       I0 1 \VexRiscv.execute_arbitration_isValid 
       359 I       I1 2 \VexRiscv.decode_to_execute_IS_CSR 
       359 O        O 1 _1624_[2]
       360 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]
       360 I       I1 2 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [1]
       360 I       I2 3 _1683_[2]
       360 O        O 1 _1684_[3]
       361 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]
       361 I       I1 2 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [2]
       361 I       I2 3 \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid 
       361 O        O 1 _1683_[2]
       362 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]
       362 I       I1 2 \VexRiscv.execute_to_memory_INSTRUCTION [7]
       362 I       I2 3 _1680_[2]
       362 O        O 1 _1681_[3]
       363 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]
       363 I       I1 2 \VexRiscv.execute_to_memory_INSTRUCTION [8]
       363 I       I2 3 \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID 
       363 I       I3 4 \VexRiscv.memory_arbitration_isValid 
       363 O        O 1 _1680_[2]
       364 I       I0 1 _1678_[0]
       364 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
       364 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
       364 I       I3 4 \VexRiscv._zz_decode_IS_CSR_3 
       364 O        O 1 _1686_[2]
       365 I       I0 1 \VexRiscv._zz__zz_decode_IS_CSR_22 
       365 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
       365 O        O 1 _1678_[0]
       366 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]
       366 I       I1 2 \VexRiscv.execute_to_memory_INSTRUCTION [9]
       366 I       I2 3 \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID 
       366 I       I3 4 \VexRiscv.memory_arbitration_isValid 
       366 O        O 1 _1692_[2]
       367 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
       367 I       I1 2 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [1]
       367 I       I2 3 _1689_[2]
       367 O        O 1 _1690_[3]
       368 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]
       368 I       I1 2 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [2]
       368 I       I2 3 \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid 
       368 O        O 1 _1689_[2]
       369 I       I0 1 \VexRiscv._zz_decode_IS_CSR_3 
       369 I       I1 2 \VexRiscv._zz__zz_decode_IS_CSR_43 
       369 O        O 1 \VexRiscv._zz__zz_decode_IS_CSR_63 
       370 I       I0 1 \VexRiscv._zz_writeBack_ENV_CTRL [1]
       370 I       I1 2 \VexRiscv.lastStageIsFiring 
       370 I       I2 3 \VexRiscv._zz_writeBack_ENV_CTRL [0]
       370 I       I3 4 _1688_[3]
       370 O        O 1 _1696_[3]
       371 I       I0 1 \VexRiscv._zz_execute_ENV_CTRL [1]
       371 I       I1 2 \VexRiscv.execute_arbitration_isValid 
       371 I       I2 3 \VexRiscv._zz_execute_ENV_CTRL [0]
       371 I       I3 4 _1687_[3]
       371 O        O 1 _1688_[3]
       372 I       I0 1 \VexRiscv._zz_memory_ENV_CTRL [1]
       372 I       I1 2 \VexRiscv._zz_memory_ENV_CTRL [0]
       372 I       I2 3 \VexRiscv.memory_arbitration_isValid 
       372 O        O 1 _1687_[3]
       373 I       I0 1 \VexRiscv.execute_to_memory_MEMORY_STORE 
       373 I       I1 2 _1626_[1]
       373 O        O 1 _1632_[1]
       374 I       I0 1 _1677_[0]
       374 I       I1 2 _1567_[0]
       374 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
       374 I       I3 4 _1677_[3]
       374 O        O 1 _1698_[0]
       375 I       I0 1 _1676_[0]
       375 I       I1 2 \VexRiscv.IBusSimplePlugin_iBusRsp_stages_1_input_valid 
       375 O        O 1 _1677_[3]
       376 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [0]
       376 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [1]
       376 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [2]
       376 O        O 1 _1676_[0]
       377 I       I0 1 _1801_[0]
       377 I       I1 2 _1669_[2]
       377 I       I2 3 _1676_[0]
       377 O        O 1 _2117_[1]
       378 I       I0 1 _1747_[1]
       378 I       I1 2 _1701_[1]
       378 O        O 1 _1801_[0]
       379 I       I0 1 \VexRiscv._zz__zz_decode_IS_CSR_43 
       379 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
       379 O        O 1 _1731_[2]
       380 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
       380 I       I1 2 _1678_[0]
       380 O        O 1 _1734_[0]
       381 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]
       381 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]
       381 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [25]
       381 O        O 1 _1733_[3]
       382 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [7]
       382 I       I1 2 _1741_[1]
       382 I       I2 3 _1741_[2]
       382 I       I3 4 _1741_[3]
       382 O        O 1 _1745_[3]
       383 I       I0 1 _1734_[0]
       383 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
       383 I       I2 3 \VexRiscv._zz__zz_decode_IS_CSR_43 
       383 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
       383 O        O 1 _1741_[3]
       384 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]
       384 I       I1 2 _1740_[1]
       384 O        O 1 _1741_[1]
       385 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]
       385 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]
       385 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]
       385 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]
       385 O        O 1 _1740_[1]
       386 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [8]
       386 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [9]
       386 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [10]
       386 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [11]
       386 O        O 1 _1741_[2]
       387 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
       387 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
       387 I       I2 3 _1742_[2]
       387 I       I3 4 _1742_[3]
       387 O        O 1 _1744_[0]
       388 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]
       388 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [25]
       388 O        O 1 _1742_[2]
       389 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]
       389 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]
       389 O        O 1 _1742_[3]
       390 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
       390 I       I1 2 _1742_[3]
       390 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
       390 O        O 1 _1743_[1]
       391 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
       391 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]
       391 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]
       391 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
       391 O        O 1 _1743_[0]
       392 I       I0 1 \VexRiscv._zz_decode_IS_CSR_3 
       392 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]
       392 I       I2 3 _1730_[2]
       392 O        O 1 _1746_[2]
       393 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [1]
       393 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [0]
       393 O        O 1 _1730_[2]
       394 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]
       394 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]
       394 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]
       394 I       I3 4 _1733_[3]
       394 O        O 1 _1737_[0]
       395 I       I0 1 _1730_[2]
       395 I       I1 2 \VexRiscv._zz_decode_IS_CSR_3 
       395 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]
       395 O        O 1 _1736_[2]
       396 I       I0 1 \VexRiscv.execute_to_memory_BRANCH_DO 
       396 I       I1 2 \VexRiscv.memory_arbitration_isValid 
       396 I       I2 3 \VexRiscv._zz_when 
       396 I       I3 4 _1591_[2]
       396 O        O 1 _1669_[2]
       397 I       I0 1 \VexRiscv._zz_writeBack_ENV_CTRL [1]
       397 I       I1 2 \VexRiscv.lastStageIsFiring 
       397 I       I2 3 \VexRiscv._zz_writeBack_ENV_CTRL [0]
       397 I       I3 4 \VexRiscv.when_CsrPlugin_l1390 
       397 O        O 1 _1591_[2]
       398 I       I0 1 _1588_[0]
       398 I       I1 2 \VexRiscv.CsrPlugin_hadException 
       398 O        O 1 \VexRiscv.when_CsrPlugin_l1390 
       399 I       I0 1 \VexRiscv.CsrPlugin_exception 
       399 I       I1 2 \VexRiscv.CsrPlugin_hadException 
       399 I       I2 3 _1587_[2]
       399 O        O 1 _1588_[0]
       400 I       I0 1 \VexRiscv.CsrPlugin_exceptionPendings_2 
       400 I       I1 2 \VexRiscv.CsrPlugin_exceptionPendings_1 
       400 I       I2 3 \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2 
       400 I       I3 4 \VexRiscv.CsrPlugin_interrupt_valid 
       400 O        O 1 _1587_[2]
       401 I       I0 1 _2118_[0]
       401 I       I1 2 _1728_[0]
       401 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
       401 I       I3 4 _1646_[3]
       401 O        O 1 _0938_
       402 I       I0 1 _1677_[0]
       402 I       I1 2 _1567_[0]
       402 O        O 1 _1728_[0]
       403 I       I0 1 basesoc_reset_storage[0]
       403 I       I1 2 basesoc_reset_re
       403 I       I2 3 \UART.RST 
       403 I       I3 4 basesoc_cpu_rst
       403 O        O 1 _1646_[3]
       404 I       I0 1 _1646_[3]
       404 I       I1 2 \VexRiscv.CsrPlugin_exception 
       404 O        O 1 _0939_
       405 I       I0 1 \VexRiscv.execute_arbitration_isStuckByOthers 
       405 I       I1 2 _1729_[0]
       405 I       I2 3 _1646_[3]
       405 O        O 1 _0940_
       406 I       I0 1 _1632_[0]
       406 I       I1 2 _1632_[1]
       406 O        O 1 \VexRiscv.execute_arbitration_isStuckByOthers 
       407 I       I0 1 \VexRiscv.CsrPlugin_exceptionPendings_2 
       407 I       I1 2 \VexRiscv._zz_when 
       407 I       I2 3 _1591_[2]
       407 O        O 1 _1729_[0]
       408 I       I0 1 _1652_[0]
       408 I       I1 2 basesoc_rx_data[0]
       408 O        O 1 _0941_
       409 I       I0 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
       409 I       I1 2 _1651_[1]
       409 O        O 1 _1652_[0]
       410 I       I0 1 basesoc_rx_tick
       410 I       I1 2 basesoc_rx_enable
       410 O        O 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
       411 I       I0 1 basesoc_rx_count[1]
       411 I       I1 2 basesoc_rx_count[2]
       411 I       I2 3 basesoc_rx_count[0]
       411 I       I3 4 basesoc_rx_count[3]
       411 O        O 1 _1651_[1]
       412 I       I0 1 _1652_[0]
       412 I       I1 2 basesoc_rx_data[1]
       412 O        O 1 _0942_
       413 I       I0 1 _1652_[0]
       413 I       I1 2 basesoc_rx_data[2]
       413 O        O 1 _0943_
       414 I       I0 1 _1652_[0]
       414 I       I1 2 basesoc_rx_data[3]
       414 O        O 1 _0944_
       415 I       I0 1 _1652_[0]
       415 I       I1 2 basesoc_rx_data[4]
       415 O        O 1 _0945_
       416 I       I0 1 _1652_[0]
       416 I       I1 2 basesoc_rx_data[5]
       416 O        O 1 _0946_
       417 I       I0 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3]
       417 I       I1 2 \VexRiscv.CsrPlugin_hadException 
       417 O        O 1 _0123_
       418 I       I0 1 _1652_[0]
       418 I       I1 2 basesoc_rx_data[6]
       418 O        O 1 _0947_
       419 I       I0 1 _1652_[0]
       419 I       I1 2 basesoc_rx_data[7]
       419 O        O 1 _0948_
       420 I       I0 1 basesoc_basesoc_adr[0]
       420 I       I1 2 core_bus_adr1[0]
       420 I       I2 3 \UART.RST 
       420 I       I3 4 _1586_[3]
       420 O        O 1 _0949_
       421 I       I0 1 _1585_[0]
       421 I       I1 2 _1585_[1]
       421 I       I2 3 _1585_[2]
       421 O        O 1 _1586_[3]
       422 I       I0 1 _1579_[0]
       422 I       I1 2 _1579_[1]
       422 I       I2 3 _1579_[2]
       422 O        O 1 _1585_[2]
       423 I       I0 1 basesoc_basesoc_adr[1]
       423 I       I1 2 core_bus_adr1[1]
       423 I       I2 3 \UART.RST 
       423 I       I3 4 _1586_[3]
       423 O        O 1 _0950_
       424 I       I0 1 basesoc_basesoc_adr[2]
       424 I       I1 2 core_bus_adr1[2]
       424 I       I2 3 \UART.RST 
       424 I       I3 4 _1586_[3]
       424 O        O 1 _0951_
       425 I       I0 1 i2c0_oe
       425 I       I1 2 basesoc_uart_rxtx_r[1]
       425 I       I2 3 \UART.RST 
       425 I       I3 4 _1653_[3]
       425 O        O 1 _0637_
       426 I       I0 1 _1643_[0]
       426 I       I1 2 _1608_[1]
       426 O        O 1 _1653_[3]
       427 I       I0 1 _1600_[1]
       427 I       I1 2 _1642_[1]
       427 I       I2 3 _1600_[0]
       427 I       I3 4 _1641_[2]
       427 O        O 1 _1643_[0]
       428 I       I0 1 _1640_[0]
       428 I       I1 2 _1599_[0]
       428 O        O 1 _1641_[2]
       429 I       I0 1 basesoc_basesoc_adr[8]
       429 I       I1 2 basesoc_basesoc_adr[0]
       429 I       I2 3 basesoc_basesoc_adr[1]
       429 I       I3 4 _1598_[1]
       429 O        O 1 _1640_[0]
       430 I       I0 1 _1598_[0]
       430 I       I1 2 _1598_[1]
       430 I       I2 3 _1598_[2]
       430 I       I3 4 _1598_[3]
       430 O        O 1 _1599_[0]
       431 I       I0 1 basesoc_basesoc_adr[2]
       431 I       I1 2 basesoc_basesoc_adr[3]
       431 I       I2 3 _1597_[2]
       431 I       I3 4 _1597_[3]
       431 O        O 1 _1598_[2]
       432 I       I0 1 basesoc_basesoc_adr[6]
       432 I       I1 2 basesoc_basesoc_adr[7]
       432 O        O 1 _1598_[0]
       433 I       I0 1 basesoc_basesoc_adr[9]
       433 I       I1 2 _1598_[1]
       433 I       I2 3 basesoc_basesoc_adr[10]
       433 O        O 1 _1642_[1]
       434 I       I0 1 basesoc_basesoc_adr[12]
       434 I       I1 2 basesoc_basesoc_adr[11]
       434 I       I2 3 _1598_[1]
       434 O        O 1 _1600_[0]
       435 I       I0 1 _1598_[1]
       435 I       I1 2 basesoc_basesoc_adr[13]
       435 O        O 1 _1600_[1]
       436 I       I0 1 _1598_[1]
       436 I       I1 2 _1606_[1]
       436 O        O 1 _1608_[1]
       437 I       I0 1 basesoc_basesoc_adr[3]
       437 I       I1 2 core_bus_adr1[3]
       437 I       I2 3 \UART.RST 
       437 I       I3 4 _1586_[3]
       437 O        O 1 _0952_
       438 I       I0 1 basesoc_basesoc_adr[4]
       438 I       I1 2 core_bus_adr1[4]
       438 I       I2 3 \UART.RST 
       438 I       I3 4 _1586_[3]
       438 O        O 1 _0953_
       439 I       I0 1 basesoc_basesoc_adr[5]
       439 I       I1 2 core_bus_adr1[5]
       439 I       I2 3 \UART.RST 
       439 I       I3 4 _1586_[3]
       439 O        O 1 _0954_
       440 I       I0 1 basesoc_basesoc_adr[6]
       440 I       I1 2 core_bus_adr1[6]
       440 I       I2 3 \UART.RST 
       440 I       I3 4 _1586_[3]
       440 O        O 1 _0955_
       441 I       I0 1 basesoc_basesoc_adr[7]
       441 I       I1 2 core_bus_adr1[7]
       441 I       I2 3 \UART.RST 
       441 I       I3 4 _1586_[3]
       441 O        O 1 _0956_
       442 I       I0 1 basesoc_basesoc_adr[8]
       442 I       I1 2 core_bus_adr1[8]
       442 I       I2 3 \UART.RST 
       442 I       I3 4 _1586_[3]
       442 O        O 1 _0957_
       443 I       I0 1 core_reg_rx_conv_converter_source_payload_data[4]
       443 I       I1 2 core_sink_sink_payload_dq[4]
       443 I       I2 3 \UART.RST 
       443 I       I3 4 _1930_[3]
       443 O        O 1 _0091_
       444 I       I0 1 _1723_[1]
       444 I       I1 2 _1585_[0]
       444 I       I2 3 core_reg_rx_conv_converter_demux
       444 O        O 1 _1930_[3]
       445 I       I0 1 basesoc_basesoc_adr[9]
       445 I       I1 2 core_bus_adr1[9]
       445 I       I2 3 \UART.RST 
       445 I       I3 4 _1586_[3]
       445 O        O 1 _0958_
       446 I       I0 1 basesoc_basesoc_adr[10]
       446 I       I1 2 core_bus_adr1[10]
       446 I       I2 3 \UART.RST 
       446 I       I3 4 _1586_[3]
       446 O        O 1 _0959_
       447 I       I0 1 basesoc_scratch_storage[10]
       447 I       I1 2 _1791_[1]
       447 I       I2 3 \UART.RST 
       447 I       I3 4 _1655_[3]
       447 O        O 1 _0219_
       448 I       I0 1 _1604_[0]
       448 I       I1 2 _1654_[1]
       448 O        O 1 _1655_[3]
       449 I       I0 1 _1599_[0]
       449 I       I1 2 _1601_[1]
       449 O        O 1 _1604_[0]
       450 I       I0 1 basesoc_basesoc_adr[1]
       450 I       I1 2 basesoc_basesoc_adr[8]
       450 I       I2 3 _1598_[1]
       450 I       I3 4 basesoc_basesoc_adr[0]
       450 O        O 1 _1601_[1]
       451 I       I0 1 _1600_[1]
       451 I       I1 2 _1608_[1]
       451 I       I2 3 _1600_[2]
       451 I       I3 4 _1637_[3]
       451 O        O 1 _1654_[1]
       452 I       I0 1 basesoc_basesoc_adr[9]
       452 I       I1 2 basesoc_basesoc_adr[10]
       452 I       I2 3 _1598_[1]
       452 O        O 1 _1600_[2]
       453 I       I0 1 basesoc_basesoc_adr[11]
       453 I       I1 2 basesoc_basesoc_adr[12]
       453 I       I2 3 _1598_[1]
       453 O        O 1 _1637_[3]
       454 I       I0 1 interface0_ack
       454 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [10]
       454 O        O 1 _1791_[1]
       455 I       I0 1 i2c0_sda0
       455 I       I1 2 basesoc_uart_rxtx_r[2]
       455 I       I2 3 \UART.RST 
       455 I       I3 4 _1653_[3]
       455 O        O 1 _0638_
       456 I       I0 1 basesoc_basesoc_adr[12]
       456 I       I1 2 core_bus_adr1[12]
       456 I       I2 3 \UART.RST 
       456 I       I3 4 _1586_[3]
       456 O        O 1 _0961_
       457 I       I0 1 basesoc_timer_load_storage[16]
       457 I       I1 2 _1800_[1]
       457 I       I2 3 \UART.RST 
       457 I       I3 4 _1799_[3]
       457 O        O 1 _0259_
       458 I       I0 1 _1798_[0]
       458 I       I1 2 _1641_[2]
       458 O        O 1 _1799_[3]
       459 I       I0 1 _1780_[3]
       459 I       I1 2 _1608_[1]
       459 O        O 1 _1798_[0]
       460 I       I0 1 _1600_[1]
       460 I       I1 2 _1607_[1]
       460 I       I2 3 _1665_[3]
       460 O        O 1 _1780_[3]
       461 I       I0 1 _1598_[1]
       461 I       I1 2 basesoc_basesoc_adr[9]
       461 I       I2 3 basesoc_basesoc_adr[10]
       461 O        O 1 _1607_[1]
       462 I       I0 1 basesoc_basesoc_adr[11]
       462 I       I1 2 _1598_[1]
       462 I       I2 3 basesoc_basesoc_adr[12]
       462 O        O 1 _1665_[3]
       463 I       I0 1 interface0_ack
       463 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [16]
       463 O        O 1 _1800_[1]
       464 I       I0 1 basesoc_basesoc_adr[13]
       464 I       I1 2 core_bus_adr1[13]
       464 I       I2 3 \UART.RST 
       464 I       I3 4 _1586_[3]
       464 O        O 1 _0962_
       465 I       I0 1 \UART.RST 
       465 I       I1 2 basesoc_ram_bus_ram_bus_ack
       465 I       I2 3 _1794_[2]
       465 O        O 1 _0161_
       466 I       I0 1 _1568_[0]
       466 I       I1 2 _1793_[1]
       466 O        O 1 _1794_[2]
       467 I       I0 1 _1566_[1]
       467 I       I1 2 _1792_[1]
       467 I       I2 3 _1792_[2]
       467 O        O 1 _1793_[1]
       468 I       I0 1 _1596_[0]
       468 I       I1 2 _1566_[0]
       468 O        O 1 _1792_[2]
       469 I       I0 1 _1568_[1]
       469 I       I1 2 _1568_[2]
       469 O        O 1 _1792_[1]
       470 I       I0 1 _1595_[2]
       470 I       I1 2 core_bus_adr1[14]
       470 I       I2 3 \UART.RST 
       470 I       I3 4 _1586_[3]
       470 O        O 1 _0963_
       471 I       I0 1 basesoc_timer_load_storage[18]
       471 I       I1 2 _1799_[1]
       471 I       I2 3 \UART.RST 
       471 I       I3 4 _1799_[3]
       471 O        O 1 _0261_
       472 I       I0 1 interface0_ack
       472 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [18]
       472 O        O 1 _1799_[1]
       473 I       I0 1 _1595_[3]
       473 I       I1 2 core_bus_adr1[15]
       473 I       I2 3 \UART.RST 
       473 I       I3 4 _1586_[3]
       473 O        O 1 _0964_
       474 I       I0 1 _1594_[0]
       474 I       I1 2 core_bus_adr1[16]
       474 I       I2 3 \UART.RST 
       474 I       I3 4 _1586_[3]
       474 O        O 1 _0965_
       475 I       I0 1 _1594_[1]
       475 I       I1 2 core_bus_adr1[17]
       475 I       I2 3 \UART.RST 
       475 I       I3 4 _1586_[3]
       475 O        O 1 _0966_
       476 I       I0 1 _1593_[0]
       476 I       I1 2 core_bus_adr1[18]
       476 I       I2 3 \UART.RST 
       476 I       I3 4 _1586_[3]
       476 O        O 1 _0967_
       477 I       I0 1 _1593_[1]
       477 I       I1 2 core_bus_adr1[19]
       477 I       I2 3 \UART.RST 
       477 I       I3 4 _1586_[3]
       477 O        O 1 _0968_
       478 I       I0 1 csr_bankarray_adr[2]
       478 I       I1 2 csr_bankarray_adr[0]
       478 O        O 1 _1306_
       479 I       I0 1 \UART.DOUT [3]
       479 I       I1 2 csr_bankarray_csrbank30_rx_data_w[3]
       479 I       I2 3 \UART.RST 
       479 I       I3 4 \UART.DOUT_VLD 
       479 O        O 1 _0882_
       480 I       I0 1 csr_bankarray_csrbank30_rx_data_w[4]
       480 I       I1 2 \UART.DOUT [4]
       480 I       I2 3 \UART.RST 
       480 I       I3 4 \UART.DOUT_VLD 
       480 O        O 1 _0883_
       481 I       I0 1 basesoc_scratch_storage[15]
       481 I       I1 2 _1934_[1]
       481 I       I2 3 \UART.RST 
       481 I       I3 4 _1655_[3]
       481 O        O 1 _0224_
       482 I       I0 1 interface0_ack
       482 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [15]
       482 O        O 1 _1934_[1]
       483 I       I0 1 basesoc_scratch_storage[16]
       483 I       I1 2 _1800_[1]
       483 I       I2 3 \UART.RST 
       483 I       I3 4 _1655_[3]
       483 O        O 1 _0225_
       484 I       I0 1 _1564_[2]
       484 I       I1 2 core_bus_adr1[22]
       484 I       I2 3 \UART.RST 
       484 I       I3 4 _1586_[3]
       484 O        O 1 _0971_
       485 I       I0 1 _1564_[0]
       485 I       I1 2 core_bus_adr1[23]
       485 I       I2 3 \UART.RST 
       485 I       I3 4 _1586_[3]
       485 O        O 1 _0972_
       486 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[10]
       486 I       I1 2 _1791_[1]
       486 I       I2 3 \UART.RST 
       486 I       I3 4 _1913_[3]
       486 O        O 1 _0627_
       487 I       I0 1 _1662_[0]
       487 I       I1 2 _1912_[1]
       487 O        O 1 _1913_[3]
       488 I       I0 1 csr_bankarray_adr[3]
       488 I       I1 2 _1609_[2]
       488 I       I2 3 _1640_[0]
       488 I       I3 4 csr_bankarray_adr[2]
       488 O        O 1 _1662_[0]
       489 I       I0 1 _1598_[0]
       489 I       I1 2 _1598_[3]
       489 O        O 1 _1609_[2]
       490 I       I0 1 _1600_[1]
       490 I       I1 2 _1600_[0]
       490 I       I2 3 _1608_[1]
       490 I       I3 4 _1638_[2]
       490 O        O 1 _1912_[1]
       491 I       I0 1 basesoc_basesoc_adr[10]
       491 I       I1 2 basesoc_basesoc_adr[9]
       491 I       I2 3 _1598_[1]
       491 O        O 1 _1638_[2]
       492 I       I0 1 _1564_[1]
       492 I       I1 2 core_bus_adr1[24]
       492 I       I2 3 \UART.RST 
       492 I       I3 4 _1586_[3]
       492 O        O 1 _0973_
       493 I       I0 1 _1564_[3]
       493 I       I1 2 core_bus_adr1[25]
       493 I       I2 3 \UART.RST 
       493 I       I3 4 _1586_[3]
       493 O        O 1 _0974_
       494 I       I0 1 _1566_[1]
       494 I       I1 2 core_bus_adr1[26]
       494 I       I2 3 \UART.RST 
       494 I       I3 4 _1586_[3]
       494 O        O 1 _0975_
       495 I       I0 1 _1566_[0]
       495 I       I1 2 core_bus_adr1[27]
       495 I       I2 3 \UART.RST 
       495 I       I3 4 _1586_[3]
       495 O        O 1 _0976_
       496 I       I0 1 _1565_[0]
       496 I       I1 2 core_bus_adr1[28]
       496 I       I2 3 \UART.RST 
       496 I       I3 4 _1586_[3]
       496 O        O 1 _0977_
       497 I       I0 1 _1565_[1]
       497 I       I1 2 core_bus_adr1[29]
       497 I       I2 3 \UART.RST 
       497 I       I3 4 _1586_[3]
       497 O        O 1 _0978_
       498 I       I0 1 _1908_[0]
       498 I       I1 2 \UART.os_clk_divider_ias.n31_o [2]
       498 O        O 1 _0117_
       499 I       I0 1 \UART.os_clk_divider_ias.clk_div_cnt_mark 
       499 I       I1 2 \UART.RST 
       499 O        O 1 _1908_[0]
       500 I       I0 1 \UART.os_clk_divider_ias.clk_div_cnt [0]
       500 I       I1 2 \UART.os_clk_divider_ias.clk_div_cnt [1]
       500 I       I2 3 \UART.os_clk_divider_ias.clk_div_cnt [3]
       500 I       I3 4 \UART.os_clk_divider_ias.clk_div_cnt [2]
       500 O        O 1 \UART.os_clk_divider_ias.clk_div_cnt_mark 
       501 I       I0 1 \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0 
       501 I       I1 2 \VexRiscv.execute_arbitration_isStuck 
       501 I       I2 3 _1803_[2]
       501 O        O 1 _0979_
       502 I       I0 1 _1802_[0]
       502 I       I1 2 _1646_[3]
       502 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_valid 
       502 I       I3 4 \VexRiscv.CsrPlugin_interrupt_valid 
       502 O        O 1 _1803_[2]
       503 I       I0 1 _1801_[0]
       503 I       I1 2 _1669_[2]
       503 O        O 1 _1802_[0]
       504 I       I0 1 \VexRiscv.execute_arbitration_isStuckByOthers 
       504 I       I1 2 _1633_[1]
       504 O        O 1 \VexRiscv.execute_arbitration_isStuck 
       505 I       I0 1 \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1 
       505 I       I1 2 \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0 
       505 I       I2 3 _1809_[2]
       505 I       I3 4 _1803_[2]
       505 O        O 1 _0980_
       506 I       I0 1 \VexRiscv.execute_arbitration_isStuckByOthers 
       506 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_valid 
       506 I       I2 3 \VexRiscv.CsrPlugin_interrupt_valid 
       506 O        O 1 _1809_[2]
       507 I       I0 1 \VexRiscv.execute_arbitration_isStuck 
       507 I       I1 2 _1748_[1]
       507 I       I2 3 _1804_[2]
       507 I       I3 4 _1646_[3]
       507 O        O 1 _0981_
       508 I       I0 1 \VexRiscv.execute_arbitration_isStuckByOthers 
       508 I       I1 2 _1729_[0]
       508 O        O 1 _1804_[2]
       509 I       I0 1 \VexRiscv.CsrPlugin_exceptionPendings_1 
       509 I       I1 2 _1701_[1]
       509 I       I2 3 _1669_[2]
       509 O        O 1 _1748_[1]
       510 I       I0 1 \VexRiscv.execute_arbitration_isStuck 
       510 I       I1 2 _2380_[1]
       510 I       I2 3 _2380_[2]
       510 I       I3 4 _1646_[3]
       510 O        O 1 _0982_
       511 I       I0 1 \VexRiscv.execute_arbitration_isStuckByOthers 
       511 I       I1 2 _2062_[1]
       511 O        O 1 _2380_[2]
       512 I       I0 1 \VexRiscv._zz_when 
       512 I       I1 2 _1591_[2]
       512 O        O 1 _2062_[1]
       513 I       I0 1 _1747_[2]
       513 I       I1 2 \VexRiscv.execute_arbitration_isValid 
       513 O        O 1 _2380_[1]
       514 I       I0 1 _1701_[1]
       514 I       I1 2 _1669_[2]
       514 O        O 1 _1747_[2]
       515 I       I0 1 _1776_[0]
       515 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[13]
       515 I       I2 3 _1776_[2]
       515 I       I3 4 \UART.RST 
       515 O        O 1 _0614_
       516 I       I0 1 _1585_[0]
       516 I       I1 2 _1775_[0]
       516 I       I2 3 core_reg_rx_conv_converter_source_payload_data[13]
       516 O        O 1 _1776_[2]
       517 I       I0 1 \VexRiscv.execute_arbitration_isStuck 
       517 I       I1 2 _2380_[1]
       517 I       I2 3 _2392_[2]
       517 I       I3 4 _1646_[3]
       517 O        O 1 _0983_
       518 I       I0 1 \VexRiscv.decode_arbitration_isStuck 
       518 I       I1 2 _1802_[0]
       518 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_valid 
       518 O        O 1 _2392_[2]
       519 I       I0 1 _1803_[2]
       519 I       I1 2 \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1 
       519 O        O 1 _0984_
       520 I       I0 1 \VexRiscv.CsrPlugin_mie_MEIE 
       520 I       I1 2 \VexRiscv.CsrPlugin_mip_MEIP 
       520 O        O 1 \VexRiscv._zz_when_CsrPlugin_l1302_2 
       521 I       I0 1 _1588_[0]
       521 I       I1 2 _2375_[1]
       521 I       I2 3 _1646_[3]
       521 O        O 1 _0985_
       522 I       I0 1 \VexRiscv.CsrPlugin_mie_MSIE 
       522 I       I1 2 \VexRiscv.CsrPlugin_mip_MSIP 
       522 I       I2 3 \VexRiscv._zz_when_CsrPlugin_l1302_2 
       522 I       I3 4 \VexRiscv.CsrPlugin_mstatus_MIE 
       522 O        O 1 _2375_[1]
       523 I       I0 1 _1567_[1]
       523 I       I1 2 _1677_[0]
       523 I       I2 3 _1726_[2]
       523 I       I3 4 _1646_[3]
       523 O        O 1 _0986_
       524 I       I0 1 \VexRiscv.execute_arbitration_isStuckByOthers 
       524 I       I1 2 _1625_[1]
       524 I       I2 3 _1669_[2]
       524 I       I3 4 \VexRiscv.dBusWishbone_CYC 
       524 O        O 1 _1726_[2]
       525 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [0]
       525 I       I1 2 _1806_[1]
       525 I       I2 3 _1646_[2]
       525 I       I3 4 _1646_[3]
       525 O        O 1 _0987_
       526 I       I0 1 \VexRiscv.execute_arbitration_isStuck 
       526 I       I1 2 _1624_[2]
       526 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_3008 
       526 I       I3 4 \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE 
       526 O        O 1 _1646_[2]
       527 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       527 I       I1 2 _1805_[1]
       527 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       527 I       I3 4 \VexRiscv._zz_execute_SRC1 [0]
       527 O        O 1 _1806_[1]
       528 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       528 I       I1 2 \VexRiscv.CsrPlugin_mepc [0]
       528 I       I2 3 _1789_[2]
       528 I       I3 4 _1789_[3]
       528 O        O 1 _1805_[1]
       529 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_834 
       529 I       I1 2 \VexRiscv.CsrPlugin_mcause_exceptionCode [0]
       529 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_835 
       529 I       I3 4 \VexRiscv.CsrPlugin_mtval [0]
       529 O        O 1 _1789_[2]
       530 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_4032 
       530 I       I1 2 \VexRiscv.externalInterruptArray_regNext [0]
       530 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_3008 
       530 I       I3 4 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [0]
       530 O        O 1 _1789_[3]
       531 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [1]
       531 I       I1 2 _1808_[1]
       531 I       I2 3 _1646_[2]
       531 I       I3 4 _1646_[3]
       531 O        O 1 _0988_
       532 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       532 I       I1 2 _1807_[1]
       532 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       532 I       I3 4 \VexRiscv._zz_execute_SRC1 [1]
       532 O        O 1 _1808_[1]
       533 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       533 I       I1 2 \VexRiscv.CsrPlugin_mepc [1]
       533 I       I2 3 _1790_[2]
       533 I       I3 4 _1790_[3]
       533 O        O 1 _1807_[1]
       534 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_834 
       534 I       I1 2 \VexRiscv.CsrPlugin_mcause_exceptionCode [1]
       534 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_835 
       534 I       I3 4 \VexRiscv.CsrPlugin_mtval [1]
       534 O        O 1 _1790_[2]
       535 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_4032 
       535 I       I1 2 \VexRiscv.externalInterruptArray_regNext [1]
       535 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_3008 
       535 I       I3 4 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [1]
       535 O        O 1 _1790_[3]
       536 I       I0 1 _2034_[0]
       536 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       536 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       536 I       I3 4 \VexRiscv._zz_execute_SRC1 [2]
       536 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2]
       537 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       537 I       I1 2 \VexRiscv.CsrPlugin_mepc [2]
       537 I       I2 3 _1810_[2]
       537 I       I3 4 _1810_[3]
       537 O        O 1 _2034_[0]
       538 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_834 
       538 I       I1 2 \VexRiscv.CsrPlugin_mcause_exceptionCode [2]
       538 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_835 
       538 I       I3 4 \VexRiscv.CsrPlugin_mtval [2]
       538 O        O 1 _1810_[2]
       539 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_4032 
       539 I       I1 2 \VexRiscv.externalInterruptArray_regNext [2]
       539 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_3008 
       539 I       I3 4 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [2]
       539 O        O 1 _1810_[3]
       540 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [17]
       540 I       I1 2 \VexRiscv.decode_to_execute_RS1 [2]
       540 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [0]
       540 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [1]
       540 O        O 1 \VexRiscv._zz_execute_SRC1 [2]
       541 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [2]
       541 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2]
       541 I       I2 3 _1646_[2]
       541 I       I3 4 _1646_[3]
       541 O        O 1 _0989_
       542 I       I0 1 _1898_[0]
       542 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       542 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       542 I       I3 4 \VexRiscv._zz_execute_SRC1 [3]
       542 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]
       543 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       543 I       I1 2 \VexRiscv.CsrPlugin_mtval [3]
       543 I       I2 3 \VexRiscv.CsrPlugin_mepc [3]
       543 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
       543 O        O 1 _1897_[2]
       544 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_836 
       544 I       I1 2 \VexRiscv.CsrPlugin_mip_MSIP 
       544 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_834 
       544 I       I3 4 \VexRiscv.CsrPlugin_mcause_exceptionCode [3]
       544 O        O 1 _1897_[3]
       545 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [18]
       545 I       I1 2 \VexRiscv.decode_to_execute_RS1 [3]
       545 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [0]
       545 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [1]
       545 O        O 1 \VexRiscv._zz_execute_SRC1 [3]
       546 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [3]
       546 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]
       546 I       I2 3 _1646_[2]
       546 I       I3 4 _1646_[3]
       546 O        O 1 _0990_
       547 I       I0 1 _2401_[0]
       547 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       547 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       547 I       I3 4 \VexRiscv._zz_execute_SRC1 [4]
       547 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4]
       548 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       548 I       I1 2 \VexRiscv.CsrPlugin_mepc [4]
       548 I       I2 3 _2400_[2]
       548 O        O 1 _2401_[0]
       549 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       549 I       I1 2 \VexRiscv.CsrPlugin_mtval [4]
       549 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [4]
       549 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       549 O        O 1 _2400_[2]
       550 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [19]
       550 I       I1 2 \VexRiscv.decode_to_execute_RS1 [4]
       550 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [0]
       550 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [1]
       550 O        O 1 \VexRiscv._zz_execute_SRC1 [4]
       551 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [4]
       551 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4]
       551 I       I2 3 _1646_[2]
       551 I       I3 4 _1646_[3]
       551 O        O 1 _0991_
       552 I       I0 1 _2036_[0]
       552 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       552 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       552 I       I3 4 \VexRiscv._zz_execute_SRC1 [5]
       552 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5]
       553 I       I0 1 _1754_[0]
       553 I       I1 2 \VexRiscv.decode_to_execute_RS1 [5]
       553 O        O 1 \VexRiscv._zz_execute_SRC1 [5]
       554 I       I0 1 \VexRiscv._zz_execute_SRC1_CTRL [0]
       554 I       I1 2 \VexRiscv._zz_execute_SRC1_CTRL [1]
       554 O        O 1 _1754_[0]
       555 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       555 I       I1 2 \VexRiscv.CsrPlugin_mepc [5]
       555 I       I2 3 _1812_[2]
       555 O        O 1 _2036_[0]
       556 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       556 I       I1 2 \VexRiscv.CsrPlugin_mtval [5]
       556 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [5]
       556 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       556 O        O 1 _1812_[2]
       557 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [5]
       557 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5]
       557 I       I2 3 _1646_[2]
       557 I       I3 4 _1646_[3]
       557 O        O 1 _0992_
       558 I       I0 1 basesoc_scratch_storage[18]
       558 I       I1 2 _1799_[1]
       558 I       I2 3 \UART.RST 
       558 I       I3 4 _1655_[3]
       558 O        O 1 _0227_
       559 I       I0 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
       559 I       I1 2 _1349_[3]
       559 O        O 1 _0167_
       560 I       I0 1 \UART_1.DOUT [7]
       560 I       I1 2 csr_bankarray_csrbank29_rx_data_w[7]
       560 I       I2 3 \UART.RST 
       560 I       I3 4 \UART_1.DOUT_VLD 
       560 O        O 1 _0863_
       561 I       I0 1 uart_ice40_rx_trigger_d
       561 I       I1 2 \UART_1.DOUT_VLD 
       561 I       I2 3 _1813_[2]
       561 I       I3 4 \UART.RST 
       561 O        O 1 _0864_
       562 I       I0 1 uart_ice40_pending_re
       562 I       I1 2 uart_ice40_pending_r
       562 I       I2 3 csr_bankarray_csrbank29_ev_pending_w
       562 O        O 1 _1813_[2]
       563 I       I0 1 \UART.RST 
       563 I       I1 2 _1639_[0]
       563 I       I2 3 _1771_[0]
       563 O        O 1 _0865_
       564 I       I0 1 _1770_[0]
       564 I       I1 2 _1608_[1]
       564 O        O 1 _1771_[0]
       565 I       I0 1 _1642_[1]
       565 I       I1 2 _1600_[1]
       565 I       I2 3 _1607_[2]
       565 O        O 1 _1770_[0]
       566 I       I0 1 _1598_[1]
       566 I       I1 2 basesoc_basesoc_adr[11]
       566 I       I2 3 basesoc_basesoc_adr[12]
       566 O        O 1 _1607_[2]
       567 I       I0 1 csr_bankarray_adr[3]
       567 I       I1 2 _1601_[1]
       567 I       I2 3 _1609_[2]
       567 I       I3 4 csr_bankarray_adr[2]
       567 O        O 1 _1639_[0]
       568 I       I0 1 \UART_1.DIN [0]
       568 I       I1 2 csr_bankarray_csrbank10_out0_r
       568 I       I2 3 \UART.RST 
       568 I       I3 4 _1772_[3]
       568 O        O 1 _0866_
       569 I       I0 1 _1771_[0]
       569 I       I1 2 _1641_[2]
       569 O        O 1 _1772_[3]
       570 I       I0 1 basesoc_timer_value[27]
       570 I       I1 2 basesoc_timer_value_status[27]
       570 I       I2 3 \UART.RST 
       570 I       I3 4 basesoc_timer_update_value_re
       570 O        O 1 _0339_
       571 I       I0 1 core_dat_rx_conv_converter_source_payload_data[6]
       571 I       I1 2 core_sink_sink_payload_dq[6]
       571 I       I2 3 \UART.RST 
       571 I       I3 4 _1815_[3]
       571 O        O 1 _0511_
       572 I       I0 1 _1724_[1]
       572 I       I1 2 core_dat_rx_conv_converter_demux[1]
       572 I       I2 3 core_dat_rx_conv_converter_demux[0]
       572 O        O 1 _1815_[3]
       573 I       I0 1 core_dat_rx_conv_converter_source_payload_data[3]
       573 I       I1 2 core_sink_sink_payload_dq[3]
       573 I       I2 3 \UART.RST 
       573 I       I3 4 _1815_[3]
       573 O        O 1 _0508_
       574 I       I0 1 _2142_[1]
       574 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       574 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       574 I       I3 4 \VexRiscv._zz_execute_SRC1 [6]
       574 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6]
       575 I       I0 1 _1754_[0]
       575 I       I1 2 \VexRiscv.decode_to_execute_RS1 [6]
       575 O        O 1 \VexRiscv._zz_execute_SRC1 [6]
       576 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       576 I       I1 2 \VexRiscv.CsrPlugin_mepc [6]
       576 I       I2 3 _2141_[2]
       576 O        O 1 _2142_[1]
       577 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       577 I       I1 2 \VexRiscv.CsrPlugin_mtval [6]
       577 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [6]
       577 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       577 O        O 1 _2141_[2]
       578 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [6]
       578 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6]
       578 I       I2 3 _1646_[2]
       578 I       I3 4 _1646_[3]
       578 O        O 1 _0993_
       579 I       I0 1 basesoc_timer_reload_storage[17]
       579 I       I1 2 _1655_[1]
       579 I       I2 3 \UART.RST 
       579 I       I3 4 _1816_[3]
       579 O        O 1 _0294_
       580 I       I0 1 _1798_[0]
       580 I       I1 2 _1604_[0]
       580 O        O 1 _1816_[3]
       581 I       I0 1 interface0_ack
       581 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [17]
       581 O        O 1 _1655_[1]
       582 I       I0 1 _2058_[0]
       582 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       582 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       582 I       I3 4 \VexRiscv._zz_execute_SRC1 [7]
       582 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]
       583 I       I0 1 _1754_[0]
       583 I       I1 2 \VexRiscv.decode_to_execute_RS1 [7]
       583 O        O 1 \VexRiscv._zz_execute_SRC1 [7]
       584 I       I0 1 \VexRiscv.CsrPlugin_mstatus_MPIE 
       584 I       I1 2 \VexRiscv.execute_CsrPlugin_csr_768 
       584 I       I2 3 _2057_[2]
       584 I       I3 4 _2057_[3]
       584 O        O 1 _2058_[0]
       585 I       I0 1 \VexRiscv.CsrPlugin_mtval [7]
       585 I       I1 2 \VexRiscv.execute_CsrPlugin_csr_835 
       585 I       I2 3 \VexRiscv.CsrPlugin_mie_MTIE 
       585 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_772 
       585 O        O 1 _2057_[2]
       586 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       586 I       I1 2 \VexRiscv.CsrPlugin_mepc [7]
       586 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [7]
       586 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       586 O        O 1 _2057_[3]
       587 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [7]
       587 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]
       587 I       I2 3 _1646_[2]
       587 I       I3 4 _1646_[3]
       587 O        O 1 _0994_
       588 I       I0 1 _1918_[0]
       588 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       588 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       588 I       I3 4 \VexRiscv._zz_execute_SRC1 [8]
       588 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8]
       589 I       I0 1 _1754_[0]
       589 I       I1 2 \VexRiscv.decode_to_execute_RS1 [8]
       589 O        O 1 \VexRiscv._zz_execute_SRC1 [8]
       590 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       590 I       I1 2 \VexRiscv.CsrPlugin_mepc [8]
       590 I       I2 3 _1917_[2]
       590 O        O 1 _1918_[0]
       591 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       591 I       I1 2 \VexRiscv.CsrPlugin_mtval [8]
       591 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [8]
       591 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       591 O        O 1 _1917_[2]
       592 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [8]
       592 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8]
       592 I       I2 3 _1646_[2]
       592 I       I3 4 _1646_[3]
       592 O        O 1 _0995_
       593 I       I0 1 _1818_[0]
       593 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       593 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       593 I       I3 4 \VexRiscv._zz_execute_SRC1 [9]
       593 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9]
       594 I       I0 1 _1754_[0]
       594 I       I1 2 \VexRiscv.decode_to_execute_RS1 [9]
       594 O        O 1 \VexRiscv._zz_execute_SRC1 [9]
       595 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       595 I       I1 2 \VexRiscv.CsrPlugin_mepc [9]
       595 I       I2 3 _1817_[2]
       595 O        O 1 _1818_[0]
       596 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       596 I       I1 2 \VexRiscv.CsrPlugin_mtval [9]
       596 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [9]
       596 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       596 O        O 1 _1817_[2]
       597 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [9]
       597 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9]
       597 I       I2 3 _1646_[2]
       597 I       I3 4 _1646_[3]
       597 O        O 1 _0996_
       598 I       I0 1 _2451_[0]
       598 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       598 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       598 I       I3 4 \VexRiscv._zz_execute_SRC1 [10]
       598 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10]
       599 I       I0 1 _1754_[0]
       599 I       I1 2 \VexRiscv.decode_to_execute_RS1 [10]
       599 O        O 1 \VexRiscv._zz_execute_SRC1 [10]
       600 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       600 I       I1 2 \VexRiscv.CsrPlugin_mepc [10]
       600 I       I2 3 _2329_[2]
       600 O        O 1 _2451_[0]
       601 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       601 I       I1 2 \VexRiscv.CsrPlugin_mtval [10]
       601 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [10]
       601 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       601 O        O 1 _2329_[2]
       602 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [10]
       602 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10]
       602 I       I2 3 _1646_[2]
       602 I       I3 4 _1646_[3]
       602 O        O 1 _0997_
       603 I       I0 1 _1820_[0]
       603 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       603 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       603 I       I3 4 \VexRiscv._zz_execute_SRC1 [12]
       603 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]
       604 I       I0 1 _1819_[0]
       604 I       I1 2 _1819_[1]
       604 O        O 1 _1820_[0]
       605 I       I0 1 \VexRiscv.CsrPlugin_mepc [12]
       605 I       I1 2 \VexRiscv.execute_CsrPlugin_csr_833 
       605 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_768 
       605 I       I3 4 \VexRiscv.CsrPlugin_mstatus_MPP [1]
       605 O        O 1 _1819_[0]
       606 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       606 I       I1 2 \VexRiscv.CsrPlugin_mtval [12]
       606 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [12]
       606 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       606 O        O 1 _1819_[1]
       607 I       I0 1 \VexRiscv.decode_to_execute_RS1 [12]
       607 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       607 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       607 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       607 O        O 1 \VexRiscv._zz_execute_SRC1 [12]
       608 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [12]
       608 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]
       608 I       I2 3 _1646_[2]
       608 I       I3 4 _1646_[3]
       608 O        O 1 _0999_
       609 I       I0 1 _1822_[0]
       609 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       609 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       609 I       I3 4 \VexRiscv._zz_execute_SRC1 [13]
       609 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13]
       610 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       610 I       I1 2 \VexRiscv.CsrPlugin_mepc [13]
       610 I       I2 3 _1821_[2]
       610 O        O 1 _1822_[0]
       611 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       611 I       I1 2 \VexRiscv.CsrPlugin_mtval [13]
       611 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [13]
       611 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       611 O        O 1 _1821_[2]
       612 I       I0 1 \VexRiscv.decode_to_execute_RS1 [13]
       612 I       I1 2 \VexRiscv.switch_Misc_l232_2 
       612 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       612 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       612 O        O 1 \VexRiscv._zz_execute_SRC1 [13]
       613 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [13]
       613 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13]
       613 I       I2 3 _1646_[2]
       613 I       I3 4 _1646_[3]
       613 O        O 1 _1000_
       614 I       I0 1 _2068_[0]
       614 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       614 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       614 I       I3 4 \VexRiscv._zz_execute_SRC1 [15]
       614 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15]
       615 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       615 I       I1 2 \VexRiscv.CsrPlugin_mepc [15]
       615 I       I2 3 _1823_[2]
       615 O        O 1 _2068_[0]
       616 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       616 I       I1 2 \VexRiscv.CsrPlugin_mtval [15]
       616 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [15]
       616 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       616 O        O 1 _1823_[2]
       617 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [15]
       617 I       I1 2 \VexRiscv.decode_to_execute_RS1 [15]
       617 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       617 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       617 O        O 1 \VexRiscv._zz_execute_SRC1 [15]
       618 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [15]
       618 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15]
       618 I       I2 3 _1646_[2]
       618 I       I3 4 _1646_[3]
       618 O        O 1 _1002_
       619 I       I0 1 _2042_[0]
       619 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       619 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       619 I       I3 4 \VexRiscv._zz_execute_SRC1 [14]
       619 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14]
       620 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       620 I       I1 2 \VexRiscv.CsrPlugin_mepc [14]
       620 I       I2 3 _2041_[2]
       620 O        O 1 _2042_[0]
       621 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       621 I       I1 2 \VexRiscv.CsrPlugin_mtval [14]
       621 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [14]
       621 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       621 O        O 1 _2041_[2]
       622 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [14]
       622 I       I1 2 \VexRiscv.decode_to_execute_RS1 [14]
       622 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       622 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       622 O        O 1 \VexRiscv._zz_execute_SRC1 [14]
       623 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [14]
       623 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14]
       623 I       I2 3 _1646_[2]
       623 I       I3 4 _1646_[3]
       623 O        O 1 _1001_
       624 I       I0 1 _2061_[0]
       624 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       624 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       624 I       I3 4 \VexRiscv._zz_execute_SRC1 [16]
       624 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16]
       625 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       625 I       I1 2 \VexRiscv.CsrPlugin_mepc [16]
       625 I       I2 3 _2056_[2]
       625 O        O 1 _2061_[0]
       626 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       626 I       I1 2 \VexRiscv.CsrPlugin_mtval [16]
       626 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [16]
       626 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       626 O        O 1 _2056_[2]
       627 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [16]
       627 I       I1 2 \VexRiscv.decode_to_execute_RS1 [16]
       627 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       627 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       627 O        O 1 \VexRiscv._zz_execute_SRC1 [16]
       628 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [16]
       628 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16]
       628 I       I2 3 _1646_[2]
       628 I       I3 4 _1646_[3]
       628 O        O 1 _1003_
       629 I       I0 1 _1825_[0]
       629 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       629 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       629 I       I3 4 \VexRiscv._zz_execute_SRC1 [18]
       629 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18]
       630 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       630 I       I1 2 \VexRiscv.CsrPlugin_mepc [18]
       630 I       I2 3 _1824_[2]
       630 O        O 1 _1825_[0]
       631 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       631 I       I1 2 \VexRiscv.CsrPlugin_mtval [18]
       631 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [18]
       631 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       631 O        O 1 _1824_[2]
       632 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [18]
       632 I       I1 2 \VexRiscv.decode_to_execute_RS1 [18]
       632 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       632 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       632 O        O 1 \VexRiscv._zz_execute_SRC1 [18]
       633 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [18]
       633 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18]
       633 I       I2 3 _1646_[2]
       633 I       I3 4 _1646_[3]
       633 O        O 1 _1005_
       634 I       I0 1 _2064_[0]
       634 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       634 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       634 I       I3 4 \VexRiscv._zz_execute_SRC1 [19]
       634 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19]
       635 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       635 I       I1 2 \VexRiscv.CsrPlugin_mepc [19]
       635 I       I2 3 _2060_[2]
       635 O        O 1 _2064_[0]
       636 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       636 I       I1 2 \VexRiscv.CsrPlugin_mtval [19]
       636 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [19]
       636 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       636 O        O 1 _2060_[2]
       637 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [19]
       637 I       I1 2 \VexRiscv.decode_to_execute_RS1 [19]
       637 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       637 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       637 O        O 1 \VexRiscv._zz_execute_SRC1 [19]
       638 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [19]
       638 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19]
       638 I       I2 3 _1646_[2]
       638 I       I3 4 _1646_[3]
       638 O        O 1 _1006_
       639 I       I0 1 basesoc_timer_value_status[26]
       639 I       I1 2 basesoc_timer_value[26]
       639 I       I2 3 \UART.RST 
       639 I       I3 4 basesoc_timer_update_value_re
       639 O        O 1 _0338_
       640 I       I0 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1]
       640 I       I1 2 \VexRiscv.CsrPlugin_hadException 
       640 O        O 1 _0124_
       641 I       I0 1 core_reg_rx_conv_converter_source_payload_data[3]
       641 I       I1 2 core_sink_sink_payload_dq[3]
       641 I       I2 3 \UART.RST 
       641 I       I3 4 _1930_[3]
       641 O        O 1 _0090_
       642 I       I0 1 _1849_[0]
       642 I       I1 2 core_cycles[5]
       642 I       I2 3 _2328_[2]
       642 I       I3 4 \UART.RST 
       642 O        O 1 _0500_
       643 I       I0 1 core_state[0]
       643 I       I1 2 _1848_[1]
       643 I       I2 3 _1848_[2]
       643 O        O 1 _1849_[0]
       644 I       I0 1 core_state[1]
       644 I       I1 2 _1844_[1]
       644 I       I2 3 _1826_[0]
       644 I       I3 4 _1844_[3]
       644 O        O 1 _1848_[2]
       645 I       I0 1 core_cmd_tx_conv_converter_mux[1]
       645 I       I1 2 _1706_[1]
       645 I       I2 3 core_cmd_tx_conv_converter_mux[0]
       645 I       I3 4 core_cmd_tx_conv_converter_mux[2]
       645 O        O 1 _1707_[2]
       646 I       I0 1 _1562_[0]
       646 I       I1 2 _1705_[1]
       646 O        O 1 _1706_[1]
       647 I       I0 1 _1562_[0]
       647 I       I1 2 _1584_[1]
       647 I       I2 3 _1584_[2]
       647 I       I3 4 _1584_[0]
       647 O        O 1 _1841_[1]
       648 I       I0 1 _1585_[0]
       648 I       I1 2 _1606_[1]
       648 O        O 1 _1841_[0]
       649 I       I0 1 _1840_[0]
       649 I       I1 2 core_state[0]
       649 I       I2 3 core_state[1]
       649 I       I3 4 core_state[2]
       649 O        O 1 _1842_[3]
       650 I       I0 1 core_cycles[2]
       650 I       I1 2 _1839_[1]
       650 I       I2 3 core_cycles[3]
       650 I       I3 4 _1839_[3]
       650 O        O 1 _1840_[0]
       651 I       I0 1 core_cycles[5]
       651 I       I1 2 core_cycles[4]
       651 I       I2 3 core_cycles[7]
       651 I       I3 4 core_cycles[6]
       651 O        O 1 _1839_[3]
       652 I       I0 1 core_cycles[1]
       652 I       I1 2 core_cycles[0]
       652 O        O 1 _1839_[1]
       653 I       I0 1 _1585_[1]
       653 I       I1 2 _1775_[1]
       653 O        O 1 _1844_[3]
       654 I       I0 1 _1562_[0]
       654 I       I1 2 core_state[0]
       654 I       I2 3 core_state[2]
       654 I       I3 4 core_state[1]
       654 O        O 1 _1826_[0]
       655 I       I0 1 _1631_[1]
       655 I       I1 2 core_dat_rx_conv_converter_source_valid
       655 O        O 1 _1846_[2]
       656 I       I0 1 _1707_[0]
       656 I       I1 2 _1705_[1]
       656 I       I2 3 _1707_[2]
       656 O        O 1 _1845_[3]
       657 I       I0 1 _1826_[0]
       657 I       I1 2 _1355_[5]
       657 O        O 1 _2328_[2]
       658 I       I0 1 _2321_[0]
       658 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       658 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       658 I       I3 4 \VexRiscv._zz_execute_SRC1 [21]
       658 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21]
       659 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       659 I       I1 2 \VexRiscv.CsrPlugin_mepc [21]
       659 I       I2 3 _1855_[2]
       659 O        O 1 _2321_[0]
       660 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       660 I       I1 2 \VexRiscv.CsrPlugin_mtval [21]
       660 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [21]
       660 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       660 O        O 1 _1855_[2]
       661 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [21]
       661 I       I1 2 \VexRiscv.decode_to_execute_RS1 [21]
       661 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       661 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       661 O        O 1 \VexRiscv._zz_execute_SRC1 [21]
       662 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [21]
       662 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21]
       662 I       I2 3 _1646_[2]
       662 I       I3 4 _1646_[3]
       662 O        O 1 _1008_
       663 I       I0 1 basesoc_timer_reload_storage[16]
       663 I       I1 2 _1800_[1]
       663 I       I2 3 \UART.RST 
       663 I       I3 4 _1816_[3]
       663 O        O 1 _0293_
       664 I       I0 1 _1871_[0]
       664 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       664 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       664 I       I3 4 \VexRiscv._zz_execute_SRC1 [22]
       664 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22]
       665 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       665 I       I1 2 \VexRiscv.CsrPlugin_mepc [22]
       665 I       I2 3 _1773_[2]
       665 O        O 1 _1871_[0]
       666 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       666 I       I1 2 \VexRiscv.CsrPlugin_mtval [22]
       666 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [22]
       666 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       666 O        O 1 _1773_[2]
       667 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [22]
       667 I       I1 2 \VexRiscv.decode_to_execute_RS1 [22]
       667 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       667 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       667 O        O 1 \VexRiscv._zz_execute_SRC1 [22]
       668 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [22]
       668 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22]
       668 I       I2 3 _1646_[2]
       668 I       I3 4 _1646_[3]
       668 O        O 1 _1009_
       669 I       I0 1 _1827_[0]
       669 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       669 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       669 I       I3 4 \VexRiscv._zz_execute_SRC1 [23]
       669 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23]
       670 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       670 I       I1 2 \VexRiscv.CsrPlugin_mepc [23]
       670 I       I2 3 _1756_[2]
       670 O        O 1 _1827_[0]
       671 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       671 I       I1 2 \VexRiscv.CsrPlugin_mtval [23]
       671 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [23]
       671 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       671 O        O 1 _1756_[2]
       672 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [23]
       672 I       I1 2 \VexRiscv.decode_to_execute_RS1 [23]
       672 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       672 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       672 O        O 1 \VexRiscv._zz_execute_SRC1 [23]
       673 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [23]
       673 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23]
       673 I       I2 3 _1646_[2]
       673 I       I3 4 _1646_[3]
       673 O        O 1 _1010_
       674 I       I0 1 _2146_[1]
       674 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       674 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       674 I       I3 4 \VexRiscv._zz_execute_SRC1 [24]
       674 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24]
       675 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       675 I       I1 2 \VexRiscv.CsrPlugin_mepc [24]
       675 I       I2 3 _1828_[2]
       675 O        O 1 _2146_[1]
       676 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       676 I       I1 2 \VexRiscv.CsrPlugin_mtval [24]
       676 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [24]
       676 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       676 O        O 1 _1828_[2]
       677 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [24]
       677 I       I1 2 \VexRiscv.decode_to_execute_RS1 [24]
       677 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       677 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       677 O        O 1 \VexRiscv._zz_execute_SRC1 [24]
       678 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [24]
       678 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24]
       678 I       I2 3 _1646_[2]
       678 I       I3 4 _1646_[3]
       678 O        O 1 _1011_
       679 I       I0 1 _2313_[0]
       679 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       679 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       679 I       I3 4 \VexRiscv._zz_execute_SRC1 [25]
       679 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25]
       680 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       680 I       I1 2 \VexRiscv.CsrPlugin_mepc [25]
       680 I       I2 3 _2312_[2]
       680 O        O 1 _2313_[0]
       681 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       681 I       I1 2 \VexRiscv.CsrPlugin_mtval [25]
       681 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [25]
       681 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       681 O        O 1 _2312_[2]
       682 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [25]
       682 I       I1 2 \VexRiscv.decode_to_execute_RS1 [25]
       682 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       682 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       682 O        O 1 \VexRiscv._zz_execute_SRC1 [25]
       683 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [25]
       683 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25]
       683 I       I2 3 _1646_[2]
       683 I       I3 4 _1646_[3]
       683 O        O 1 _1012_
       684 I       I0 1 _2049_[0]
       684 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       684 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       684 I       I3 4 \VexRiscv._zz_execute_SRC1 [26]
       684 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26]
       685 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       685 I       I1 2 \VexRiscv.CsrPlugin_mepc [26]
       685 I       I2 3 _2048_[2]
       685 O        O 1 _2049_[0]
       686 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       686 I       I1 2 \VexRiscv.CsrPlugin_mtval [26]
       686 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [26]
       686 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       686 O        O 1 _2048_[2]
       687 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [26]
       687 I       I1 2 \VexRiscv.decode_to_execute_RS1 [26]
       687 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       687 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       687 O        O 1 \VexRiscv._zz_execute_SRC1 [26]
       688 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [26]
       688 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26]
       688 I       I2 3 _1646_[2]
       688 I       I3 4 _1646_[3]
       688 O        O 1 _1013_
       689 I       I0 1 _1833_[0]
       689 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       689 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       689 I       I3 4 \VexRiscv._zz_execute_SRC1 [27]
       689 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27]
       690 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       690 I       I1 2 \VexRiscv.CsrPlugin_mepc [27]
       690 I       I2 3 _1832_[2]
       690 O        O 1 _1833_[0]
       691 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       691 I       I1 2 \VexRiscv.CsrPlugin_mtval [27]
       691 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [27]
       691 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       691 O        O 1 _1832_[2]
       692 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [27]
       692 I       I1 2 \VexRiscv.decode_to_execute_RS1 [27]
       692 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       692 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       692 O        O 1 \VexRiscv._zz_execute_SRC1 [27]
       693 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [27]
       693 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27]
       693 I       I2 3 _1646_[2]
       693 I       I3 4 _1646_[3]
       693 O        O 1 _1014_
       694 I       I0 1 _1915_[0]
       694 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       694 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       694 I       I3 4 \VexRiscv._zz_execute_SRC1 [28]
       694 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28]
       695 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       695 I       I1 2 \VexRiscv.CsrPlugin_mepc [28]
       695 I       I2 3 _1914_[2]
       695 O        O 1 _1915_[0]
       696 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       696 I       I1 2 \VexRiscv.CsrPlugin_mtval [28]
       696 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [28]
       696 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       696 O        O 1 _1914_[2]
       697 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [28]
       697 I       I1 2 \VexRiscv.decode_to_execute_RS1 [28]
       697 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       697 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       697 O        O 1 \VexRiscv._zz_execute_SRC1 [28]
       698 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [28]
       698 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28]
       698 I       I2 3 _1646_[2]
       698 I       I3 4 _1646_[3]
       698 O        O 1 _1015_
       699 I       I0 1 _1835_[0]
       699 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       699 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       699 I       I3 4 \VexRiscv._zz_execute_SRC1 [29]
       699 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29]
       700 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       700 I       I1 2 \VexRiscv.CsrPlugin_mepc [29]
       700 I       I2 3 _1834_[2]
       700 O        O 1 _1835_[0]
       701 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       701 I       I1 2 \VexRiscv.CsrPlugin_mtval [29]
       701 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [29]
       701 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       701 O        O 1 _1834_[2]
       702 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [29]
       702 I       I1 2 \VexRiscv.decode_to_execute_RS1 [29]
       702 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       702 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       702 O        O 1 \VexRiscv._zz_execute_SRC1 [29]
       703 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [29]
       703 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29]
       703 I       I2 3 _1646_[2]
       703 I       I3 4 _1646_[3]
       703 O        O 1 _1016_
       704 I       I0 1 _2147_[1]
       704 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       704 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       704 I       I3 4 \VexRiscv._zz_execute_SRC1 [30]
       704 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30]
       705 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
       705 I       I1 2 \VexRiscv.CsrPlugin_mepc [30]
       705 I       I2 3 _1836_[2]
       705 O        O 1 _2147_[1]
       706 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       706 I       I1 2 \VexRiscv.CsrPlugin_mtval [30]
       706 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [30]
       706 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       706 O        O 1 _1836_[2]
       707 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [30]
       707 I       I1 2 \VexRiscv.decode_to_execute_RS1 [30]
       707 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       707 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       707 O        O 1 \VexRiscv._zz_execute_SRC1 [30]
       708 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [30]
       708 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30]
       708 I       I2 3 _1646_[2]
       708 I       I3 4 _1646_[3]
       708 O        O 1 _1017_
       709 I       I0 1 _1849_[0]
       709 I       I1 2 core_cycles[4]
       709 I       I2 3 _2358_[2]
       709 I       I3 4 \UART.RST 
       709 O        O 1 _0499_
       710 I       I0 1 _1826_[0]
       710 I       I1 2 _1355_[4]
       710 O        O 1 _2358_[2]
       711 I       I0 1 _1728_[0]
       711 I       I1 2 \VexRiscv.iBusWishbone_CYC 
       711 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_ready 
       712 I       I0 1 \VexRiscv.IBusSimplePlugin_cmd_ready 
       712 I       I1 2 _1750_[2]
       712 I       I2 3 _1646_[3]
       712 O        O 1 _1019_
       713 I       I0 1 _1699_[1]
       713 I       I1 2 _1749_[1]
       713 I       I2 3 _1749_[2]
       713 I       I3 4 \VexRiscv.IBusSimplePlugin_cmd_ready 
       713 O        O 1 _1750_[2]
       714 I       I0 1 _1698_[0]
       714 I       I1 2 \VexRiscv.IBusSimplePlugin_iBusRsp_stages_1_input_valid 
       714 I       I2 3 \VexRiscv.decode_arbitration_isStuck 
       714 O        O 1 _1699_[1]
       715 I       I0 1 _1748_[0]
       715 I       I1 2 _1748_[1]
       715 I       I2 3 _1748_[2]
       715 O        O 1 _1749_[2]
       716 I       I0 1 \VexRiscv.CsrPlugin_exceptionPendings_0 
       716 I       I1 2 _1747_[1]
       716 I       I2 3 _1747_[2]
       716 O        O 1 _1748_[0]
       717 I       I0 1 _1729_[0]
       717 I       I1 2 \VexRiscv.CsrPlugin_exception 
       717 I       I2 3 _1591_[2]
       717 I       I3 4 \VexRiscv.IBusSimplePlugin_fetchPc_booted 
       717 O        O 1 _1748_[2]
       718 I       I0 1 \VexRiscv.IBusSimplePlugin_pending_value [0]
       718 I       I1 2 \VexRiscv.IBusSimplePlugin_pending_value [2]
       718 I       I2 3 \VexRiscv.IBusSimplePlugin_pending_value [1]
       718 O        O 1 _1749_[1]
       719 I       I0 1 _1645_[0]
       719 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
       719 I       I2 3 \VexRiscv.switch_Misc_l232_2 
       719 I       I3 4 \VexRiscv._zz_execute_SRC1 [31]
       719 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31]
       720 I       I0 1 _1644_[0]
       720 I       I1 2 _1644_[1]
       720 O        O 1 _1645_[0]
       721 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_834 
       721 I       I1 2 \VexRiscv.CsrPlugin_mcause_interrupt 
       721 I       I2 3 \VexRiscv.CsrPlugin_mepc [31]
       721 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
       721 O        O 1 _1644_[0]
       722 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
       722 I       I1 2 \VexRiscv.CsrPlugin_mtval [31]
       722 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [31]
       722 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
       722 O        O 1 _1644_[1]
       723 I       I0 1 \VexRiscv.decode_to_execute_RS1 [31]
       723 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
       723 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
       723 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
       723 O        O 1 \VexRiscv._zz_execute_SRC1 [31]
       724 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [31]
       724 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31]
       724 I       I2 3 _1646_[2]
       724 I       I3 4 _1646_[3]
       724 O        O 1 _1018_
       725 I       I0 1 _1750_[0]
       725 I       I1 2 \VexRiscv.IBusSimplePlugin_fetchPc_inc 
       725 I       I2 3 _1750_[2]
       725 I       I3 4 _1646_[3]
       725 O        O 1 _1020_
       726 I       I0 1 _1699_[1]
       726 I       I1 2 _1592_[2]
       726 O        O 1 _1750_[0]
       727 I       I0 1 \VexRiscv.execute_to_memory_BRANCH_DO 
       727 I       I1 2 \VexRiscv.memory_arbitration_isValid 
       727 I       I2 3 _1591_[2]
       727 O        O 1 _1592_[2]
       728 I       I0 1 _2454_[0]
       728 I       I1 2 _1415_[0]
       728 I       I2 3 _1592_[2]
       728 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [2]
       729 I       I0 1 _1838_[0]
       729 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [2]
       729 I       I2 3 _1591_[2]
       729 O        O 1 _2454_[0]
       730 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [0]
       730 I       I1 2 \VexRiscv.CsrPlugin_mepc [2]
       730 I       I2 3 _1590_[2]
       730 O        O 1 _1838_[0]
       731 I       I0 1 _1589_[0]
       731 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [28]
       731 O        O 1 _1590_[2]
       732 I       I0 1 \VexRiscv._zz_writeBack_ENV_CTRL [1]
       732 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [29]
       732 I       I2 3 \VexRiscv.lastStageIsFiring 
       732 I       I3 4 \VexRiscv._zz_writeBack_ENV_CTRL [0]
       732 O        O 1 _1589_[0]
       733 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [2]
       733 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [2]
       733 I       I2 3 _1700_[2]
       733 I       I3 4 _1646_[3]
       733 O        O 1 _1021_
       734 I       I0 1 _1592_[2]
       734 I       I1 2 _1699_[1]
       734 I       I2 3 \VexRiscv.IBusSimplePlugin_fetchPc_booted 
       734 O        O 1 _1700_[2]
       735 I       I0 1 _1849_[0]
       735 I       I1 2 core_cycles[3]
       735 I       I2 3 _1849_[2]
       735 I       I3 4 \UART.RST 
       735 O        O 1 _0498_
       736 I       I0 1 _1826_[0]
       736 I       I1 2 _1355_[3]
       736 O        O 1 _1849_[2]
       737 I       I0 1 _2150_[0]
       737 I       I1 2 _1415_[1]
       737 I       I2 3 _1592_[2]
       737 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [3]
       738 I       I0 1 _2149_[0]
       738 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [3]
       738 I       I2 3 _1591_[2]
       738 O        O 1 _2150_[0]
       739 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [1]
       739 I       I1 2 \VexRiscv.CsrPlugin_mepc [3]
       739 I       I2 3 _1590_[2]
       739 O        O 1 _2149_[0]
       740 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [3]
       740 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [3]
       740 I       I2 3 _1700_[2]
       740 I       I3 4 _1646_[3]
       740 O        O 1 _1022_
       741 I       I0 1 _1851_[0]
       741 I       I1 2 _1415_[2]
       741 I       I2 3 _1592_[2]
       741 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [4]
       742 I       I0 1 _1850_[0]
       742 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [4]
       742 I       I2 3 _1591_[2]
       742 O        O 1 _1851_[0]
       743 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [2]
       743 I       I1 2 \VexRiscv.CsrPlugin_mepc [4]
       743 I       I2 3 _1590_[2]
       743 O        O 1 _1850_[0]
       744 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [4]
       744 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [4]
       744 I       I2 3 _1700_[2]
       744 I       I3 4 _1646_[3]
       744 O        O 1 _1023_
       745 I       I0 1 _2331_[0]
       745 I       I1 2 _1415_[3]
       745 I       I2 3 _1592_[2]
       745 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [5]
       746 I       I0 1 _2330_[0]
       746 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [5]
       746 I       I2 3 _1591_[2]
       746 O        O 1 _2331_[0]
       747 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [3]
       747 I       I1 2 \VexRiscv.CsrPlugin_mepc [5]
       747 I       I2 3 _1590_[2]
       747 O        O 1 _2330_[0]
       748 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [5]
       748 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [5]
       748 I       I2 3 _1700_[2]
       748 I       I3 4 _1646_[3]
       748 O        O 1 _1024_
       749 I       I0 1 _2391_[0]
       749 I       I1 2 _1415_[4]
       749 I       I2 3 _1592_[2]
       749 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [6]
       750 I       I0 1 _2155_[0]
       750 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [6]
       750 I       I2 3 _1591_[2]
       750 O        O 1 _2391_[0]
       751 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [4]
       751 I       I1 2 \VexRiscv.CsrPlugin_mepc [6]
       751 I       I2 3 _1590_[2]
       751 O        O 1 _2155_[0]
       752 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [6]
       752 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [6]
       752 I       I2 3 _1700_[2]
       752 I       I3 4 _1646_[3]
       752 O        O 1 _1025_
       753 I       I0 1 _1849_[0]
       753 I       I1 2 core_cycles[2]
       753 I       I2 3 _1852_[2]
       753 I       I3 4 \UART.RST 
       753 O        O 1 _0497_
       754 I       I0 1 _1826_[0]
       754 I       I1 2 _1355_[2]
       754 O        O 1 _1852_[2]
       755 I       I0 1 _1849_[0]
       755 I       I1 2 core_cycles[1]
       755 I       I2 3 _2325_[2]
       755 I       I3 4 \UART.RST 
       755 O        O 1 _0496_
       756 I       I0 1 _1826_[0]
       756 I       I1 2 _1355_[1]
       756 O        O 1 _2325_[2]
       757 I       I0 1 core_cmd_tx_conv_converter_mux[1]
       757 I       I1 2 _2284_[1]
       757 I       I2 3 \UART.RST 
       757 I       I3 4 _1706_[1]
       757 O        O 1 _0493_
       758 I       I0 1 core_cmd_tx_conv_converter_mux[1]
       758 I       I1 2 core_cmd_tx_conv_converter_mux[0]
       758 I       I2 3 core_cmd_tx_conv_converter_mux[2]
       758 I       I3 4 _1392_[1]
       758 O        O 1 _2284_[1]
       759 I       I0 1 _1854_[0]
       759 I       I1 2 _1415_[6]
       759 I       I2 3 _1592_[2]
       759 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [8]
       760 I       I0 1 _1853_[0]
       760 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [8]
       760 I       I2 3 _1591_[2]
       760 O        O 1 _1854_[0]
       761 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [6]
       761 I       I1 2 \VexRiscv.CsrPlugin_mepc [8]
       761 I       I2 3 _1590_[2]
       761 O        O 1 _1853_[0]
       762 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [8]
       762 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [8]
       762 I       I2 3 _1700_[2]
       762 I       I3 4 _1646_[3]
       762 O        O 1 _1027_
       763 I       I0 1 _2394_[0]
       763 I       I1 2 _1415_[7]
       763 I       I2 3 _1592_[2]
       763 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [9]
       764 I       I0 1 _2393_[0]
       764 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [9]
       764 I       I2 3 _1591_[2]
       764 O        O 1 _2394_[0]
       765 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [7]
       765 I       I1 2 \VexRiscv.CsrPlugin_mepc [9]
       765 I       I2 3 _1590_[2]
       765 O        O 1 _2393_[0]
       766 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [9]
       766 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [9]
       766 I       I2 3 _1700_[2]
       766 I       I3 4 _1646_[3]
       766 O        O 1 _1028_
       767 I       I0 1 _2140_[0]
       767 I       I1 2 _1415_[8]
       767 I       I2 3 _1592_[2]
       767 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [10]
       768 I       I0 1 _2139_[0]
       768 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [10]
       768 I       I2 3 _1591_[2]
       768 O        O 1 _2140_[0]
       769 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [8]
       769 I       I1 2 \VexRiscv.CsrPlugin_mepc [10]
       769 I       I2 3 _1590_[2]
       769 O        O 1 _2139_[0]
       770 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [10]
       770 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [10]
       770 I       I2 3 _1700_[2]
       770 I       I3 4 _1646_[3]
       770 O        O 1 _1029_
       771 I       I0 1 _1857_[0]
       771 I       I1 2 _1415_[9]
       771 I       I2 3 _1592_[2]
       771 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [11]
       772 I       I0 1 _1856_[0]
       772 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [11]
       772 I       I2 3 _1591_[2]
       772 O        O 1 _1857_[0]
       773 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [9]
       773 I       I1 2 \VexRiscv.CsrPlugin_mepc [11]
       773 I       I2 3 _1590_[2]
       773 O        O 1 _1856_[0]
       774 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [11]
       774 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [11]
       774 I       I2 3 _1700_[2]
       774 I       I3 4 _1646_[3]
       774 O        O 1 _1030_
       775 I       I0 1 _2382_[0]
       775 I       I1 2 _1415_[10]
       775 I       I2 3 _1592_[2]
       775 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [12]
       776 I       I0 1 _2381_[0]
       776 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [12]
       776 I       I2 3 _1591_[2]
       776 O        O 1 _2382_[0]
       777 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [10]
       777 I       I1 2 \VexRiscv.CsrPlugin_mepc [12]
       777 I       I2 3 _1590_[2]
       777 O        O 1 _2381_[0]
       778 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [12]
       778 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [12]
       778 I       I2 3 _1700_[2]
       778 I       I3 4 _1646_[3]
       778 O        O 1 _1031_
       779 I       I0 1 _2340_[0]
       779 I       I1 2 _1415_[11]
       779 I       I2 3 _1592_[2]
       779 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [13]
       780 I       I0 1 _2323_[0]
       780 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [13]
       780 I       I2 3 _1591_[2]
       780 O        O 1 _2340_[0]
       781 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [11]
       781 I       I1 2 \VexRiscv.CsrPlugin_mepc [13]
       781 I       I2 3 _1590_[2]
       781 O        O 1 _2323_[0]
       782 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [13]
       782 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [13]
       782 I       I2 3 _1700_[2]
       782 I       I3 4 _1646_[3]
       782 O        O 1 _1032_
       783 I       I0 1 core_cmd_tx_conv_converter_mux[0]
       783 I       I1 2 _1858_[1]
       783 I       I2 3 \UART.RST 
       783 I       I3 4 _1706_[1]
       783 O        O 1 _0492_
       784 I       I0 1 core_cmd_tx_conv_converter_mux[1]
       784 I       I1 2 core_cmd_tx_conv_converter_mux[0]
       784 I       I2 3 core_cmd_tx_conv_converter_mux[2]
       784 I       I3 4 _1392_[0]
       784 O        O 1 _1858_[1]
       785 I       I0 1 basesoc_timer_value_status[25]
       785 I       I1 2 basesoc_timer_value[25]
       785 I       I2 3 \UART.RST 
       785 I       I3 4 basesoc_timer_update_value_re
       785 O        O 1 _0337_
       786 I       I0 1 _1592_[0]
       786 I       I1 2 _1415_[12]
       786 I       I2 3 _1592_[2]
       786 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [14]
       787 I       I0 1 _1591_[0]
       787 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [14]
       787 I       I2 3 _1591_[2]
       787 O        O 1 _1592_[0]
       788 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [12]
       788 I       I1 2 \VexRiscv.CsrPlugin_mepc [14]
       788 I       I2 3 _1590_[2]
       788 O        O 1 _1591_[0]
       789 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [14]
       789 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [14]
       789 I       I2 3 _1700_[2]
       789 I       I3 4 _1646_[3]
       789 O        O 1 _1033_
       790 I       I0 1 _1908_[0]
       790 I       I1 2 \UART.os_clk_divider_ias.n31_o [1]
       790 O        O 1 _0116_
       791 I       I0 1 basesoc_timer_reload_storage[15]
       791 I       I1 2 _1934_[1]
       791 I       I2 3 \UART.RST 
       791 I       I3 4 _1816_[3]
       791 O        O 1 _0292_
       792 I       I0 1 _1860_[0]
       792 I       I1 2 _1415_[13]
       792 I       I2 3 _1592_[2]
       792 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [15]
       793 I       I0 1 _1859_[0]
       793 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [15]
       793 I       I2 3 _1591_[2]
       793 O        O 1 _1860_[0]
       794 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [13]
       794 I       I1 2 \VexRiscv.CsrPlugin_mepc [15]
       794 I       I2 3 _1590_[2]
       794 O        O 1 _1859_[0]
       795 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [15]
       795 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [15]
       795 I       I2 3 _1700_[2]
       795 I       I3 4 _1646_[3]
       795 O        O 1 _1034_
       796 I       I0 1 _1862_[0]
       796 I       I1 2 core_bus_sel1[1]
       796 I       I2 3 \UART.RST 
       796 I       I3 4 _1586_[3]
       796 O        O 1 _0488_
       797 I       I0 1 \VexRiscv.dBus_cmd_halfPipe_payload_address [1]
       797 I       I1 2 _1636_[1]
       797 I       I2 3 _1606_[1]
       797 O        O 1 _1862_[0]
       798 I       I0 1 \VexRiscv.dBus_cmd_halfPipe_payload_address [0]
       798 I       I1 2 \VexRiscv.dBus_cmd_halfPipe_payload_size [0]
       798 I       I2 3 \VexRiscv.dBus_cmd_halfPipe_payload_size [1]
       798 O        O 1 _1636_[1]
       799 I       I0 1 _2416_[0]
       799 I       I1 2 _1415_[14]
       799 I       I2 3 _1592_[2]
       799 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [16]
       800 I       I0 1 _2415_[0]
       800 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [16]
       800 I       I2 3 _1591_[2]
       800 O        O 1 _2416_[0]
       801 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [14]
       801 I       I1 2 \VexRiscv.CsrPlugin_mepc [16]
       801 I       I2 3 _1590_[2]
       801 O        O 1 _2415_[0]
       802 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [16]
       802 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [16]
       802 I       I2 3 _1700_[2]
       802 I       I3 4 _1646_[3]
       802 O        O 1 _1035_
       803 I       I0 1 _2335_[0]
       803 I       I1 2 _1415_[15]
       803 I       I2 3 _1592_[2]
       803 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [17]
       804 I       I0 1 _2334_[0]
       804 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [17]
       804 I       I2 3 _1591_[2]
       804 O        O 1 _2335_[0]
       805 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [15]
       805 I       I1 2 \VexRiscv.CsrPlugin_mepc [17]
       805 I       I2 3 _1590_[2]
       805 O        O 1 _2334_[0]
       806 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [17]
       806 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [17]
       806 I       I2 3 _1700_[2]
       806 I       I3 4 _1646_[3]
       806 O        O 1 _1036_
       807 I       I0 1 _1864_[0]
       807 I       I1 2 _1415_[17]
       807 I       I2 3 _1592_[2]
       807 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [19]
       808 I       I0 1 _1863_[0]
       808 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [19]
       808 I       I2 3 _1591_[2]
       808 O        O 1 _1864_[0]
       809 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [17]
       809 I       I1 2 \VexRiscv.CsrPlugin_mepc [19]
       809 I       I2 3 _1590_[2]
       809 O        O 1 _1863_[0]
       810 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [19]
       810 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [19]
       810 I       I2 3 _1700_[2]
       810 I       I3 4 _1646_[3]
       810 O        O 1 _1038_
       811 I       I0 1 _2420_[0]
       811 I       I1 2 _1415_[18]
       811 I       I2 3 _1592_[2]
       811 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [20]
       812 I       I0 1 _2338_[0]
       812 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [20]
       812 I       I2 3 _1591_[2]
       812 O        O 1 _2420_[0]
       813 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [18]
       813 I       I1 2 \VexRiscv.CsrPlugin_mepc [20]
       813 I       I2 3 _1590_[2]
       813 O        O 1 _2338_[0]
       814 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [20]
       814 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [20]
       814 I       I2 3 _1700_[2]
       814 I       I3 4 _1646_[3]
       814 O        O 1 _1039_
       815 I       I0 1 _2379_[0]
       815 I       I1 2 _1415_[20]
       815 I       I2 3 _1592_[2]
       815 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [22]
       816 I       I0 1 _2378_[0]
       816 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [22]
       816 I       I2 3 _1591_[2]
       816 O        O 1 _2379_[0]
       817 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [20]
       817 I       I1 2 \VexRiscv.CsrPlugin_mepc [22]
       817 I       I2 3 _1590_[2]
       817 O        O 1 _2378_[0]
       818 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [22]
       818 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [22]
       818 I       I2 3 _1700_[2]
       818 I       I3 4 _1646_[3]
       818 O        O 1 _1041_
       819 I       I0 1 _1866_[0]
       819 I       I1 2 _1415_[19]
       819 I       I2 3 _1592_[2]
       819 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [21]
       820 I       I0 1 _1865_[0]
       820 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [21]
       820 I       I2 3 _1591_[2]
       820 O        O 1 _1866_[0]
       821 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [19]
       821 I       I1 2 \VexRiscv.CsrPlugin_mepc [21]
       821 I       I2 3 _1590_[2]
       821 O        O 1 _1865_[0]
       822 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [21]
       822 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [21]
       822 I       I2 3 _1700_[2]
       822 I       I3 4 _1646_[3]
       822 O        O 1 _1040_
       823 I       I0 1 _2351_[0]
       823 I       I1 2 _1415_[21]
       823 I       I2 3 _1592_[2]
       823 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [23]
       824 I       I0 1 _2350_[0]
       824 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [23]
       824 I       I2 3 _1591_[2]
       824 O        O 1 _2351_[0]
       825 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [21]
       825 I       I1 2 \VexRiscv.CsrPlugin_mepc [23]
       825 I       I2 3 _1590_[2]
       825 O        O 1 _2350_[0]
       826 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [23]
       826 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [23]
       826 I       I2 3 _1700_[2]
       826 I       I3 4 _1646_[3]
       826 O        O 1 _1042_
       827 I       I0 1 basesoc_timer_value_status[24]
       827 I       I1 2 basesoc_timer_value[24]
       827 I       I2 3 \UART.RST 
       827 I       I3 4 basesoc_timer_update_value_re
       827 O        O 1 _0336_
       828 I       I0 1 _1869_[0]
       828 I       I1 2 _1415_[23]
       828 I       I2 3 _1592_[2]
       828 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [25]
       829 I       I0 1 _1868_[0]
       829 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [25]
       829 I       I2 3 _1591_[2]
       829 O        O 1 _1869_[0]
       830 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [23]
       830 I       I1 2 \VexRiscv.CsrPlugin_mepc [25]
       830 I       I2 3 _1590_[2]
       830 O        O 1 _1868_[0]
       831 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [25]
       831 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [25]
       831 I       I2 3 _1700_[2]
       831 I       I3 4 _1646_[3]
       831 O        O 1 _1044_
       832 I       I0 1 basesoc_timer_reload_storage[14]
       832 I       I1 2 _1878_[1]
       832 I       I2 3 \UART.RST 
       832 I       I3 4 _1816_[3]
       832 O        O 1 _0291_
       833 I       I0 1 interface0_ack
       833 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [14]
       833 O        O 1 _1878_[1]
       834 I       I0 1 _1787_[0]
       834 I       I1 2 _1415_[24]
       834 I       I2 3 _1592_[2]
       834 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [26]
       835 I       I0 1 _1786_[0]
       835 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [26]
       835 I       I2 3 _1591_[2]
       835 O        O 1 _1787_[0]
       836 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [24]
       836 I       I1 2 \VexRiscv.CsrPlugin_mepc [26]
       836 I       I2 3 _1590_[2]
       836 O        O 1 _1786_[0]
       837 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [26]
       837 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [26]
       837 I       I2 3 _1700_[2]
       837 I       I3 4 _1646_[3]
       837 O        O 1 _1045_
       838 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [30]
       838 I       I1 2 core_bus_dat_w1[30]
       838 I       I2 3 \UART.RST 
       838 I       I3 4 _1586_[3]
       838 O        O 1 _0485_
       839 I       I0 1 \UART.RST 
       839 I       I1 2 \UART.DOUT_VLD 
       839 O        O 1 _1253_
       840 I       I0 1 \UART.uart_tx_i.n257_o 
       840 I       I1 2 \UART.uart_tx_i.n250_o 
       840 O        O 1 _1829_[3]
       841 I       I0 1 \UART.uart_tx_i.n227_o 
       841 I       I1 2 \UART.uart_tx_i.n232_o 
       841 O        O 1 _1829_[1]
       842 I       I0 1 \UART.uart_tx_i.n237_o 
       842 I       I1 2 _1829_[1]
       842 I       I2 3 \UART.uart_tx_i.n245_o 
       842 I       I3 4 _1829_[3]
       842 O        O 1 _2031_[0]
       843 I       I0 1 _1831_[0]
       843 I       I1 2 _1415_[26]
       843 I       I2 3 _1592_[2]
       843 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [28]
       844 I       I0 1 _1830_[0]
       844 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [28]
       844 I       I2 3 _1591_[2]
       844 O        O 1 _1831_[0]
       845 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [26]
       845 I       I1 2 \VexRiscv.CsrPlugin_mepc [28]
       845 I       I2 3 _1590_[2]
       845 O        O 1 _1830_[0]
       846 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [28]
       846 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [28]
       846 I       I2 3 _1700_[2]
       846 I       I3 4 _1646_[3]
       846 O        O 1 _1047_
       847 I       I0 1 _1650_[0]
       847 I       I1 2 _1415_[28]
       847 I       I2 3 _1592_[2]
       847 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [30]
       848 I       I0 1 _1649_[0]
       848 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [30]
       848 I       I2 3 _1591_[2]
       848 O        O 1 _1650_[0]
       849 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [28]
       849 I       I1 2 \VexRiscv.CsrPlugin_mepc [30]
       849 I       I2 3 _1590_[2]
       849 O        O 1 _1649_[0]
       850 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [30]
       850 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [30]
       850 I       I2 3 _1700_[2]
       850 I       I3 4 _1646_[3]
       850 O        O 1 _1049_
       851 I       I0 1 _1774_[0]
       851 I       I1 2 _1774_[1]
       851 O        O 1 _1238_
       852 I       I0 1 _1605_[0]
       852 I       I1 2 basesoc_bus_errors[13]
       852 I       I2 3 _1604_[0]
       852 I       I3 4 basesoc_scratch_storage[13]
       852 O        O 1 _1774_[0]
       853 I       I0 1 _1599_[0]
       853 I       I1 2 _1599_[1]
       853 O        O 1 _1605_[0]
       854 I       I0 1 basesoc_basesoc_adr[0]
       854 I       I1 2 basesoc_basesoc_adr[8]
       854 I       I2 3 basesoc_basesoc_adr[1]
       854 I       I3 4 _1598_[1]
       854 O        O 1 _1599_[1]
       855 I       I0 1 _1662_[3]
       855 I       I1 2 _1600_[1]
       855 I       I2 3 _1600_[2]
       855 I       I3 4 _1637_[3]
       855 O        O 1 _1774_[1]
       856 I       I0 1 _1599_[1]
       856 I       I1 2 _1640_[0]
       856 I       I2 3 _1601_[1]
       856 I       I3 4 _1599_[0]
       856 O        O 1 _1662_[3]
       857 I       I0 1 _1648_[0]
       857 I       I1 2 _1415_[27]
       857 I       I2 3 _1592_[2]
       857 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [29]
       858 I       I0 1 _1647_[0]
       858 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [29]
       858 I       I2 3 _1591_[2]
       858 O        O 1 _1648_[0]
       859 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [27]
       859 I       I1 2 \VexRiscv.CsrPlugin_mepc [29]
       859 I       I2 3 _1590_[2]
       859 O        O 1 _1647_[0]
       860 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [29]
       860 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [29]
       860 I       I2 3 _1700_[2]
       860 I       I3 4 _1646_[3]
       860 O        O 1 _1048_
       861 I       I0 1 _1872_[0]
       861 I       I1 2 _1774_[1]
       861 O        O 1 _1237_
       862 I       I0 1 _1605_[0]
       862 I       I1 2 basesoc_bus_errors[14]
       862 I       I2 3 _1604_[0]
       862 I       I3 4 basesoc_scratch_storage[14]
       862 O        O 1 _1872_[0]
       863 I       I0 1 _2445_[0]
       863 I       I1 2 _1415_[29]
       863 I       I2 3 _1592_[2]
       863 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [31]
       864 I       I0 1 _2444_[0]
       864 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [31]
       864 I       I2 3 _1591_[2]
       864 O        O 1 _2445_[0]
       865 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [29]
       865 I       I1 2 \VexRiscv.CsrPlugin_mepc [31]
       865 I       I2 3 _1590_[2]
       865 O        O 1 _2444_[0]
       866 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [31]
       866 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [31]
       866 I       I2 3 _1700_[2]
       866 I       I3 4 _1646_[3]
       866 O        O 1 _1050_
       867 I       I0 1 csr_bankarray_csrbank30_rx_data_w[5]
       867 I       I1 2 \UART.DOUT [5]
       867 I       I2 3 \UART.RST 
       867 I       I3 4 \UART.DOUT_VLD 
       867 O        O 1 _0884_
       868 I       I0 1 csr_bankarray_csrbank30_rx_data_w[6]
       868 I       I1 2 \UART.DOUT [6]
       868 I       I2 3 \UART.RST 
       868 I       I3 4 \UART.DOUT_VLD 
       868 O        O 1 _0885_
       869 I       I0 1 csr_bankarray_csrbank30_rx_data_w[7]
       869 I       I1 2 \UART.DOUT [7]
       869 I       I2 3 \UART.RST 
       869 I       I3 4 \UART.DOUT_VLD 
       869 O        O 1 _0886_
       870 I       I0 1 uart_logging_rx_trigger_d
       870 I       I1 2 \UART.DOUT_VLD 
       870 I       I2 3 _2597_[2]
       870 I       I3 4 \UART.RST 
       870 O        O 1 _0887_
       871 I       I0 1 uart_logging_pending_re
       871 I       I1 2 uart_logging_pending_r
       871 I       I2 3 csr_bankarray_csrbank30_ev_pending_w
       871 O        O 1 _2597_[2]
       872 I       I0 1 \UART.RST 
       872 I       I1 2 _1639_[0]
       872 I       I2 3 _1610_[2]
       872 O        O 1 _0888_
       873 I       I0 1 _1608_[0]
       873 I       I1 2 _1608_[1]
       873 O        O 1 _1610_[2]
       874 I       I0 1 _1600_[1]
       874 I       I1 2 _1607_[1]
       874 I       I2 3 _1607_[2]
       874 O        O 1 _1608_[0]
       875 I       I0 1 \UART.DIN [0]
       875 I       I1 2 csr_bankarray_csrbank10_out0_r
       875 I       I2 3 \UART.RST 
       875 I       I3 4 _1961_[3]
       875 O        O 1 _0889_
       876 I       I0 1 _1610_[2]
       876 I       I1 2 _1641_[2]
       876 O        O 1 _1961_[3]
       877 I       I0 1 \UART.DIN [1]
       877 I       I1 2 basesoc_uart_rxtx_r[1]
       877 I       I2 3 \UART.RST 
       877 I       I3 4 _1961_[3]
       877 O        O 1 _0890_
       878 I       I0 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
       878 I       I1 2 basesoc_rx_data[3]
       878 O        O 1 _0170_
       879 I       I0 1 \UART.DIN [4]
       879 I       I1 2 basesoc_uart_rxtx_r[4]
       879 I       I2 3 \UART.RST 
       879 I       I3 4 _1961_[3]
       879 O        O 1 _0893_
       880 I       I0 1 \UART.DIN [5]
       880 I       I1 2 basesoc_uart_rxtx_r[5]
       880 I       I2 3 \UART.RST 
       880 I       I3 4 _1961_[3]
       880 O        O 1 _0894_
       881 I       I0 1 \UART.DIN [6]
       881 I       I1 2 basesoc_uart_rxtx_r[6]
       881 I       I2 3 \UART.RST 
       881 I       I3 4 _1961_[3]
       881 O        O 1 _0895_
       882 I       I0 1 \UART.DIN [7]
       882 I       I1 2 basesoc_uart_rxtx_r[7]
       882 I       I2 3 \UART.RST 
       882 I       I3 4 _1961_[3]
       882 O        O 1 _0896_
       883 I       I0 1 csr_bankarray_csrbank30_rx_data_w[2]
       883 I       I1 2 \UART.DOUT [2]
       883 I       I2 3 \UART.RST 
       883 I       I3 4 \UART.DOUT_VLD 
       883 O        O 1 _0881_
       884 I       I0 1 _2449_[0]
       884 I       I1 2 _1774_[1]
       884 O        O 1 _1236_
       885 I       I0 1 _1605_[0]
       885 I       I1 2 basesoc_bus_errors[15]
       885 I       I2 3 _1604_[0]
       885 I       I3 4 basesoc_scratch_storage[15]
       885 O        O 1 _2449_[0]
       886 I       I0 1 _2339_[0]
       886 I       I1 2 _1774_[1]
       886 O        O 1 _1229_
       887 I       I0 1 _1605_[0]
       887 I       I1 2 basesoc_bus_errors[22]
       887 I       I2 3 _1604_[0]
       887 I       I3 4 basesoc_scratch_storage[22]
       887 O        O 1 _2339_[0]
       888 I       I0 1 _2332_[0]
       888 I       I1 2 _1774_[1]
       888 O        O 1 _1228_
       889 I       I0 1 _1605_[0]
       889 I       I1 2 basesoc_bus_errors[23]
       889 I       I2 3 _1604_[0]
       889 I       I3 4 basesoc_scratch_storage[23]
       889 O        O 1 _2332_[0]
       890 I       I0 1 basesoc_scratch_storage[17]
       890 I       I1 2 _1655_[1]
       890 I       I2 3 \UART.RST 
       890 I       I3 4 _1655_[3]
       890 O        O 1 _0226_
       891 I       I0 1 core_dat_rx_conv_converter_source_payload_data[16]
       891 I       I1 2 core_sink_sink_payload_dq[0]
       891 I       I2 3 \UART.RST 
       891 I       I3 4 _1725_[3]
       891 O        O 1 _0897_
       892 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[12]
       892 I       I1 2 _2151_[1]
       892 I       I2 3 \UART.RST 
       892 I       I3 4 _1913_[3]
       892 O        O 1 _0629_
       893 I       I0 1 interface0_ack
       893 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [12]
       893 O        O 1 _2151_[1]
       894 I       I0 1 \UART_1.DIN [2]
       894 I       I1 2 basesoc_uart_rxtx_r[2]
       894 I       I2 3 \UART.RST 
       894 I       I3 4 _1772_[3]
       894 O        O 1 _0868_
       895 I       I0 1 \UART_1.DIN [7]
       895 I       I1 2 basesoc_uart_rxtx_r[7]
       895 I       I2 3 \UART.RST 
       895 I       I3 4 _1772_[3]
       895 O        O 1 _0873_
       896 I       I0 1 \UART.RST 
       896 I       I1 2 \UART_1.DOUT_VLD 
       896 O        O 1 _0874_
       897 I       I0 1 \UART_1.DIN [3]
       897 I       I1 2 basesoc_uart_rxtx_r[3]
       897 I       I2 3 \UART.RST 
       897 I       I3 4 _1772_[3]
       897 O        O 1 _0869_
       898 I       I0 1 \UART.uart_rx_i.n130_o 
       898 I       I1 2 _2072_[1]
       898 I       I2 3 \UART.uart_rx_i.n125_o 
       898 I       I3 4 \UART.uart_rx_i.rx_clk_divider_i.div_mark 
       898 O        O 1 \UART.uart_rx_i.n58_o 
       899 I       I0 1 \UART.uart_rx_i.n135_o 
       899 I       I1 2 \UART.uart_rx_i.n117_o 
       899 I       I2 3 \UART.uart_rx_i.n112_o 
       899 O        O 1 _2072_[1]
       900 I       I0 1 \UART.uart_rx_i.n163_q [0]
       900 I       I1 2 _2371_[1]
       900 I       I2 3 \UART.RST 
       900 I       I3 4 \UART.uart_rx_i.n58_o 
       900 O        O 1 _0111_
       901 I       I0 1 \UART.uart_rx_i.n163_q [1]
       901 I       I1 2 \UART.uart_rx_i.n163_q [0]
       901 I       I2 3 \UART.uart_rx_i.n163_q [2]
       901 I       I3 4 \UART.uart_rx_i.n62_o [0]
       901 O        O 1 _2371_[1]
       902 I       I0 1 \UART_1.DIN [4]
       902 I       I1 2 basesoc_uart_rxtx_r[4]
       902 I       I2 3 \UART.RST 
       902 I       I3 4 _1772_[3]
       902 O        O 1 _0870_
       903 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [28]
       903 I       I1 2 core_bus_dat_w1[28]
       903 I       I2 3 \UART.RST 
       903 I       I3 4 _1586_[3]
       903 O        O 1 _0483_
       904 I       I0 1 _1611_[0]
       904 I       I1 2 \UART.RST 
       904 O        O 1 _0876_
       905 I       I0 1 csr_bankarray_csrbank10_out0_r
       905 I       I1 2 csr_bankarray_csrbank30_ev_enable0_w
       905 I       I2 3 _1610_[2]
       905 I       I3 4 _1610_[3]
       905 O        O 1 _1611_[0]
       906 I       I0 1 csr_bankarray_adr[3]
       906 I       I1 2 _1599_[1]
       906 I       I2 3 _1609_[2]
       906 I       I3 4 csr_bankarray_adr[2]
       906 O        O 1 _1610_[3]
       907 I       I0 1 _1861_[0]
       907 I       I1 2 \UART.RST 
       907 O        O 1 _0877_
       908 I       I0 1 csr_bankarray_csrbank10_out0_r
       908 I       I1 2 uart_logging_pending_r
       908 I       I2 3 _1610_[2]
       908 I       I3 4 _1639_[0]
       908 O        O 1 _1861_[0]
       909 I       I0 1 _2363_[0]
       909 I       I1 2 _1774_[1]
       909 O        O 1 _1221_
       910 I       I0 1 basesoc_bus_errors[30]
       910 I       I1 2 _1605_[0]
       910 I       I2 3 _1604_[0]
       910 I       I3 4 basesoc_scratch_storage[30]
       910 O        O 1 _2363_[0]
       911 I       I0 1 \UART.RST 
       911 I       I1 2 _1605_[0]
       911 I       I2 3 _1610_[2]
       911 O        O 1 _0878_
       912 I       I0 1 csr_bankarray_csrbank30_rx_data_w[0]
       912 I       I1 2 \UART.DOUT [0]
       912 I       I2 3 \UART.RST 
       912 I       I3 4 \UART.DOUT_VLD 
       912 O        O 1 _0879_
       913 I       I0 1 _2404_[0]
       913 I       I1 2 \UART.RST 
       913 O        O 1 _0666_
       914 I       I0 1 csr_bankarray_csrbank10_out0_r
       914 I       I1 2 csr_bankarray_csrbank20_out0_w
       914 I       I2 3 _1605_[0]
       914 I       I3 4 _1959_[3]
       914 O        O 1 _2404_[0]
       915 I       I0 1 _1600_[0]
       915 I       I1 2 _1600_[1]
       915 I       I2 3 _1608_[1]
       915 I       I3 4 _1600_[2]
       915 O        O 1 _1959_[3]
       916 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [27]
       916 I       I1 2 core_bus_dat_w1[27]
       916 I       I2 3 \UART.RST 
       916 I       I3 4 _1586_[3]
       916 O        O 1 _0482_
       917 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [26]
       917 I       I1 2 core_bus_dat_w1[26]
       917 I       I2 3 \UART.RST 
       917 I       I3 4 _1586_[3]
       917 O        O 1 _0481_
       918 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [25]
       918 I       I1 2 core_bus_dat_w1[25]
       918 I       I2 3 \UART.RST 
       918 I       I3 4 _1586_[3]
       918 O        O 1 _0480_
       919 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [24]
       919 I       I1 2 core_bus_dat_w1[24]
       919 I       I2 3 \UART.RST 
       919 I       I3 4 _1586_[3]
       919 O        O 1 _0479_
       920 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [23]
       920 I       I1 2 core_bus_dat_w1[23]
       920 I       I2 3 \UART.RST 
       920 I       I3 4 _1586_[3]
       920 O        O 1 _0478_
       921 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [22]
       921 I       I1 2 core_bus_dat_w1[22]
       921 I       I2 3 \UART.RST 
       921 I       I3 4 _1586_[3]
       921 O        O 1 _0477_
       922 I       I0 1 _2567_[0]
       922 I       I1 2 \UART.RST 
       922 O        O 1 _0667_
       923 I       I0 1 csr_bankarray_csrbank10_out0_r
       923 I       I1 2 csr_bankarray_csrbank21_oe0_w
       923 I       I2 3 _1641_[2]
       923 I       I3 4 _2395_[3]
       923 O        O 1 _2567_[0]
       924 I       I0 1 _1600_[0]
       924 I       I1 2 _1600_[1]
       924 I       I2 3 _1608_[1]
       924 I       I3 4 _1638_[2]
       924 O        O 1 _2395_[3]
       925 I       I0 1 _2396_[0]
       925 I       I1 2 \UART.RST 
       925 O        O 1 _0668_
       926 I       I0 1 csr_bankarray_csrbank10_out0_r
       926 I       I1 2 csr_bankarray_csrbank21_out0_w
       926 I       I2 3 _1605_[0]
       926 I       I3 4 _2395_[3]
       926 O        O 1 _2396_[0]
       927 I       I0 1 _2366_[0]
       927 I       I1 2 \UART.RST 
       927 O        O 1 _0669_
       928 I       I0 1 csr_bankarray_csrbank10_out0_r
       928 I       I1 2 csr_bankarray_csrbank22_out0_w
       928 I       I2 3 _2365_[2]
       928 I       I3 4 _1608_[1]
       928 O        O 1 _2366_[0]
       929 I       I0 1 _1641_[2]
       929 I       I1 2 _1642_[1]
       929 I       I2 3 _1600_[0]
       929 I       I3 4 _1600_[1]
       929 O        O 1 _2365_[2]
       930 I       I0 1 csr_bankarray_csrbank8_ss_n0_w
       930 I       I1 2 csr_bankarray_csrbank10_out0_r
       930 I       I2 3 \UART.RST 
       930 I       I3 4 _2452_[3]
       930 O        O 1 _0670_
       931 I       I0 1 _1662_[0]
       931 I       I1 2 _1945_[1]
       931 O        O 1 _2452_[3]
       932 I       I0 1 _1600_[1]
       932 I       I1 2 _1608_[1]
       932 I       I2 3 _1600_[2]
       932 I       I3 4 _1665_[3]
       932 O        O 1 _1945_[1]
       933 I       I0 1 \spi_master.n28_o [0]
       933 I       I1 2 csr_bankarray_csrbank10_out0_r
       933 I       I2 3 \UART.RST 
       933 I       I3 4 _1946_[3]
       933 O        O 1 _0671_
       934 I       I0 1 _1641_[2]
       934 I       I1 2 _1945_[1]
       934 O        O 1 _1946_[3]
       935 I       I0 1 \spi_master.n28_o [1]
       935 I       I1 2 basesoc_uart_rxtx_r[1]
       935 I       I2 3 \UART.RST 
       935 I       I3 4 _1946_[3]
       935 O        O 1 _0672_
       936 I       I0 1 \spi_master.n28_o [2]
       936 I       I1 2 basesoc_uart_rxtx_r[2]
       936 I       I2 3 \UART.RST 
       936 I       I3 4 _1946_[3]
       936 O        O 1 _0673_
       937 I       I0 1 \spi_master.n28_o [3]
       937 I       I1 2 basesoc_uart_rxtx_r[3]
       937 I       I2 3 \UART.RST 
       937 I       I3 4 _1946_[3]
       937 O        O 1 _0674_
       938 I       I0 1 \spi_master.n28_o [4]
       938 I       I1 2 basesoc_uart_rxtx_r[4]
       938 I       I2 3 \UART.RST 
       938 I       I3 4 _1946_[3]
       938 O        O 1 _0675_
       939 I       I0 1 \spi_master.n28_o [5]
       939 I       I1 2 basesoc_uart_rxtx_r[5]
       939 I       I2 3 \UART.RST 
       939 I       I3 4 _1946_[3]
       939 O        O 1 _0676_
       940 I       I0 1 \spi_master.n28_o [6]
       940 I       I1 2 basesoc_uart_rxtx_r[6]
       940 I       I2 3 \UART.RST 
       940 I       I3 4 _1946_[3]
       940 O        O 1 _0677_
       941 I       I0 1 \spi_master.n28_o [7]
       941 I       I1 2 basesoc_uart_rxtx_r[7]
       941 I       I2 3 \UART.RST 
       941 I       I3 4 _1946_[3]
       941 O        O 1 _0678_
       942 I       I0 1 _1752_[0]
       942 I       I1 2 \UART.RST 
       942 O        O 1 _0679_
       943 I       I0 1 csr_bankarray_csrbank10_out0_r
       943 I       I1 2 csr_bankarray_csrbank24_out0_w
       943 I       I2 3 _1722_[2]
       943 I       I3 4 _1608_[1]
       943 O        O 1 _1752_[0]
       944 I       I0 1 _1641_[2]
       944 I       I1 2 _1600_[1]
       944 I       I2 3 _1600_[2]
       944 I       I3 4 _1665_[3]
       944 O        O 1 _1722_[2]
       945 I       I0 1 csr_bankarray_csrbank25_out0_w[0]
       945 I       I1 2 csr_bankarray_csrbank10_out0_r
       945 I       I2 3 \UART.RST 
       945 I       I3 4 _1667_[3]
       945 O        O 1 _0680_
       946 I       I0 1 _1666_[0]
       946 I       I1 2 _1608_[1]
       946 O        O 1 _1667_[3]
       947 I       I0 1 _1641_[2]
       947 I       I1 2 _1642_[1]
       947 I       I2 3 _1600_[1]
       947 I       I3 4 _1665_[3]
       947 O        O 1 _1666_[0]
       948 I       I0 1 csr_bankarray_csrbank25_out0_w[1]
       948 I       I1 2 basesoc_uart_rxtx_r[1]
       948 I       I2 3 \UART.RST 
       948 I       I3 4 _1667_[3]
       948 O        O 1 _0681_
       949 I       I0 1 csr_bankarray_csrbank25_out0_w[2]
       949 I       I1 2 basesoc_uart_rxtx_r[2]
       949 I       I2 3 \UART.RST 
       949 I       I3 4 _1667_[3]
       949 O        O 1 _0682_
       950 I       I0 1 _1635_[0]
       950 I       I1 2 hyperramsdrphy_sink_payload_dq[1]
       950 O        O 1 _0685_
       951 I       I0 1 _1634_[0]
       951 I       I1 2 clockdomainsrenamer_state[1]
       951 I       I2 3 clockdomainsrenamer_state[0]
       951 O        O 1 _1635_[0]
       952 I       I0 1 _1635_[0]
       952 I       I1 2 hyperramsdrphy_sink_payload_dq[2]
       952 O        O 1 _0686_
       953 I       I0 1 \UART.RST 
       953 I       I1 2 _2384_[3]
       953 O        O 1 _0684_
       954 I       I0 1 _1945_[1]
       954 I       I1 2 _1662_[2]
       954 O        O 1 _2384_[3]
       955 I       I0 1 basesoc_basesoc_adr[8]
       955 I       I1 2 _1609_[2]
       955 I       I2 3 _1661_[2]
       955 O        O 1 _1662_[2]
       956 I       I0 1 csr_bankarray_adr[0]
       956 I       I1 2 csr_bankarray_adr[1]
       956 I       I2 3 _1598_[2]
       956 O        O 1 _1661_[2]
       957 I       I0 1 _1635_[0]
       957 I       I1 2 hyperramsdrphy_sink_payload_dq[3]
       957 O        O 1 _0687_
       958 I       I0 1 csr_bankarray_csrbank25_out0_w[3]
       958 I       I1 2 basesoc_uart_rxtx_r[3]
       958 I       I2 3 \UART.RST 
       958 I       I3 4 _1667_[3]
       958 O        O 1 _0683_
       959 I       I0 1 _1635_[0]
       959 I       I1 2 hyperramsdrphy_sink_payload_dq[4]
       959 O        O 1 _0688_
       960 I       I0 1 basesoc_scratch_storage[20]
       960 I       I1 2 _2377_[1]
       960 I       I2 3 \UART.RST 
       960 I       I3 4 _1655_[3]
       960 O        O 1 _0229_
       961 I       I0 1 interface0_ack
       961 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [20]
       961 O        O 1 _2377_[1]
       962 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [21]
       962 I       I1 2 core_bus_dat_w1[21]
       962 I       I2 3 \UART.RST 
       962 I       I3 4 _1586_[3]
       962 O        O 1 _0476_
       963 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [19]
       963 I       I1 2 core_bus_dat_w1[19]
       963 I       I2 3 \UART.RST 
       963 I       I3 4 _1586_[3]
       963 O        O 1 _0474_
       964 I       I0 1 _1635_[0]
       964 I       I1 2 hyperramsdrphy_sink_payload_rwds_oe
       964 O        O 1 _0692_
       965 I       I0 1 _1635_[0]
       965 I       I1 2 hyperramsdrphy_sink_payload_dq[7]
       965 O        O 1 _0691_
       966 I       I0 1 _1635_[0]
       966 I       I1 2 hyperramsdrphy_sink_payload_rwds
       966 O        O 1 _0693_
       967 I       I0 1 _1635_[0]
       967 I       I1 2 hyperramsdrphy_sink_payload_dq_oe
       967 O        O 1 _0694_
       968 I       I0 1 _1635_[0]
       968 I       I1 2 hyperramsdrphy_sink_payload_dq[6]
       968 O        O 1 _0690_
       969 I       I0 1 _1635_[0]
       969 I       I1 2 hyperramsdrphy_sink_payload_dq[0]
       969 O        O 1 _0695_
       970 I       I0 1 _1635_[0]
       970 I       I1 2 hyperramsdrphy_sink_payload_dq[5]
       970 O        O 1 _0689_
       971 I       I0 1 _1652_[0]
       971 I       I1 2 _2386_[1]
       971 O        O 1 _0696_
       972 I       I0 1 basesoc_rx_rx
       972 I       I1 2 basesoc_rx_rx_d
       972 I       I2 3 basesoc_rx_enable
       972 I       I3 4 \UART.RST 
       972 O        O 1 _2386_[1]
       973 I       I0 1 basesoc_tx_sink_valid
       973 I       I1 2 basesoc_tx_enable
       973 I       I2 3 _1939_[2]
       973 I       I3 4 \UART.RST 
       973 O        O 1 _0697_
       974 I       I0 1 _1938_[0]
       974 I       I1 2 basesoc_tx_tick
       974 I       I2 3 basesoc_tx_enable
       974 O        O 1 _1939_[2]
       975 I       I0 1 basesoc_tx_count[1]
       975 I       I1 2 basesoc_tx_count[2]
       975 I       I2 3 basesoc_tx_count[0]
       975 I       I3 4 basesoc_tx_count[3]
       975 O        O 1 _1938_[0]
       976 I       I0 1 \UART.RST 
       976 I       I1 2 _1792_[1]
       976 I       I2 3 _1566_[1]
       976 I       I3 4 _1792_[2]
       976 O        O 1 _2818_[2]
       977 I       I0 1 \UART.RST 
       977 I       I1 2 _1793_[1]
       977 O        O 1 _0698_
       978 I       I0 1 \UART.RST 
       978 I       I1 2 _1568_[3]
       978 I       I2 3 _1792_[1]
       978 O        O 1 _0699_
       979 I       I0 1 \UART.RST 
       979 I       I1 2 _1597_[2]
       979 O        O 1 _0700_
       980 I       I0 1 _1635_[0]
       980 I       I1 2 hyperramsdrphy_phase[0]
       980 I       I2 3 \UART.RST 
       980 I       I3 4 syncfifo0_consume[0]
       980 O        O 1 _0701_
       981 I       I0 1 \UART.RST 
       981 I       I1 2 \UART.n23_q 
       981 I       I2 3 _1874_[2]
       981 I       I3 4 \UART.uart_rx_i.rx_clk_divider_i.div_mark 
       981 O        O 1 _0110_
       982 I       I0 1 \UART.uart_rx_i.n117_o 
       982 I       I1 2 \UART.uart_rx_i.n112_o 
       982 I       I2 3 _1873_[2]
       982 I       I3 4 \UART.uart_rx_i.n135_o 
       982 O        O 1 _1874_[2]
       983 I       I0 1 \UART.uart_rx_i.n130_o 
       983 I       I1 2 \UART.uart_rx_i.n125_o 
       983 O        O 1 _1873_[2]
       984 I       I0 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
       984 I       I1 2 basesoc_rx_data[5]
       984 O        O 1 _0172_
       985 I       I0 1 _2169_[0]
       985 I       I1 2 _2405_[1]
       985 O        O 1 _0109_
       986 I       I0 1 _1829_[3]
       986 I       I1 2 _2167_[1]
       986 I       I2 3 \UART.uart_tx_i.n227_o 
       986 O        O 1 _2169_[0]
       987 I       I0 1 \UART.uart_tx_i.n245_o 
       987 I       I1 2 \UART.uart_tx_i.n237_o 
       987 I       I2 3 \UART.uart_tx_i.n232_o 
       987 O        O 1 _2167_[1]
       988 I       I0 1 _2168_[0]
       988 I       I1 2 \UART.uart_tx_i.tx_clk_divider_i.n345_o [3]
       988 I       I2 3 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]
       988 I       I3 4 \UART.os_clk_divider_ias.div_mark 
       988 O        O 1 _2405_[1]
       989 I       I0 1 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]
       989 I       I1 2 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]
       989 I       I2 3 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]
       989 I       I3 4 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]
       989 O        O 1 _2168_[0]
       990 I       I0 1 basesoc_timer_load_storage[29]
       990 I       I1 2 _2341_[1]
       990 I       I2 3 \UART.RST 
       990 I       I3 4 _1799_[3]
       990 O        O 1 _0272_
       991 I       I0 1 interface0_ack
       991 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [29]
       991 O        O 1 _2341_[1]
       992 I       I0 1 basesoc_scratch_storage[21]
       992 I       I1 2 _2197_[1]
       992 I       I2 3 \UART.RST 
       992 I       I3 4 _1655_[3]
       992 O        O 1 _0230_
       993 I       I0 1 interface0_ack
       993 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [21]
       993 O        O 1 _2197_[1]
       994 I       I0 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
       994 I       I1 2 basesoc_rx_data[6]
       994 O        O 1 _0173_
       995 I       I0 1 syncfifo0_level[2]
       995 I       I1 2 _2402_[1]
       995 I       I2 3 \UART.RST 
       995 I       I3 4 _2252_[3]
       995 O        O 1 _0705_
       996 I       I0 1 _1635_[0]
       996 I       I1 2 hyperramsdrphy_phase[0]
       996 I       I2 3 _2221_[2]
       996 O        O 1 _2252_[3]
       997 I       I0 1 _1562_[0]
       997 I       I1 2 core_state[0]
       997 I       I2 3 core_state[1]
       997 I       I3 4 core_state[2]
       997 O        O 1 _2221_[2]
       998 I       I0 1 _1420_[2]
       998 I       I1 2 _1386_[2]
       998 I       I2 3 _2221_[2]
       998 O        O 1 _2402_[1]
       999 I       I0 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
       999 I       I1 2 basesoc_rx_data[7]
       999 O        O 1 _0174_
      1000 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [18]
      1000 I       I1 2 core_bus_dat_w1[18]
      1000 I       I2 3 \UART.RST 
      1000 I       I3 4 _1586_[3]
      1000 O        O 1 _0473_
      1001 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [17]
      1001 I       I1 2 core_bus_dat_w1[17]
      1001 I       I2 3 \UART.RST 
      1001 I       I3 4 _1586_[3]
      1001 O        O 1 _0472_
      1002 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [16]
      1002 I       I1 2 core_bus_dat_w1[16]
      1002 I       I2 3 \UART.RST 
      1002 I       I3 4 _1586_[3]
      1002 O        O 1 _0471_
      1003 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [15]
      1003 I       I1 2 core_bus_dat_w1[15]
      1003 I       I2 3 \UART.RST 
      1003 I       I3 4 _1586_[3]
      1003 O        O 1 _0470_
      1004 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [14]
      1004 I       I1 2 core_bus_dat_w1[14]
      1004 I       I2 3 \UART.RST 
      1004 I       I3 4 _1586_[3]
      1004 O        O 1 _0469_
      1005 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [13]
      1005 I       I1 2 core_bus_dat_w1[13]
      1005 I       I2 3 \UART.RST 
      1005 I       I3 4 _1586_[3]
      1005 O        O 1 _0468_
      1006 I       I0 1 \UART.RST 
      1006 I       I1 2 _2221_[2]
      1006 I       I2 3 syncfifo0_produce[0]
      1006 O        O 1 _0706_
      1007 I       I0 1 _2221_[2]
      1007 I       I1 2 syncfifo0_produce[0]
      1007 I       I2 3 \UART.RST 
      1007 I       I3 4 syncfifo0_produce[1]
      1007 O        O 1 _0707_
      1008 I       I0 1 \UART.RST 
      1008 I       I1 2 _1723_[1]
      1008 I       I2 3 syncfifo1_consume[0]
      1008 O        O 1 _0708_
      1009 I       I0 1 _1723_[1]
      1009 I       I1 2 syncfifo1_consume[0]
      1009 I       I2 3 \UART.RST 
      1009 I       I3 4 syncfifo1_consume[1]
      1009 O        O 1 _0709_
      1010 I       I0 1 syncfifo1_level[0]
      1010 I       I1 2 _2390_[1]
      1010 I       I2 3 \UART.RST 
      1010 I       I3 4 _2388_[3]
      1010 O        O 1 _0710_
      1011 I       I0 1 _1876_[0]
      1011 I       I1 2 _1723_[1]
      1011 O        O 1 _2388_[3]
      1012 I       I0 1 hyperramsdrphy_source_last
      1012 I       I1 2 _1751_[0]
      1012 I       I2 3 _1875_[2]
      1012 O        O 1 _1876_[0]
      1013 I       I0 1 clockdomainsrenamer_state[0]
      1013 I       I1 2 clockdomainsrenamer_state[1]
      1013 O        O 1 hyperramsdrphy_source_last
      1014 I       I0 1 syncfifo1_level[0]
      1014 I       I1 2 syncfifo1_level[1]
      1014 I       I2 3 syncfifo1_level[2]
      1014 O        O 1 _1875_[2]
      1015 I       I0 1 _1423_[0]
      1015 I       I1 2 _1389_[0]
      1015 I       I2 3 _1876_[0]
      1015 O        O 1 _2390_[1]
      1016 I       I0 1 syncfifo1_level[1]
      1016 I       I1 2 _2388_[1]
      1016 I       I2 3 \UART.RST 
      1016 I       I3 4 _2388_[3]
      1016 O        O 1 _0711_
      1017 I       I0 1 _1423_[1]
      1017 I       I1 2 _1389_[1]
      1017 I       I2 3 _1876_[0]
      1017 O        O 1 _2388_[1]
      1018 I       I0 1 syncfifo1_level[2]
      1018 I       I1 2 _2399_[1]
      1018 I       I2 3 \UART.RST 
      1018 I       I3 4 _2388_[3]
      1018 O        O 1 _0712_
      1019 I       I0 1 _1423_[2]
      1019 I       I1 2 _1389_[2]
      1019 I       I2 3 _1876_[0]
      1019 O        O 1 _2399_[1]
      1020 I       I0 1 \UART.RST 
      1020 I       I1 2 _1876_[0]
      1020 I       I2 3 syncfifo1_produce[0]
      1020 O        O 1 _0713_
      1021 I       I0 1 _1876_[0]
      1021 I       I1 2 syncfifo1_produce[0]
      1021 I       I2 3 \UART.RST 
      1021 I       I3 4 syncfifo1_produce[1]
      1021 O        O 1 _0714_
      1022 I       I0 1 _2387_[0]
      1022 I       I1 2 \UART.RST 
      1022 O        O 1 _0715_
      1023 I       I0 1 csr_bankarray_csrbank10_out0_r
      1023 I       I1 2 csr_bankarray_csrbank27_en0_w
      1023 I       I2 3 _1796_[0]
      1023 I       I3 4 _1605_[0]
      1023 O        O 1 _2387_[0]
      1024 I       I0 1 _1795_[0]
      1024 I       I1 2 _1608_[1]
      1024 O        O 1 _1796_[0]
      1025 I       I0 1 _1600_[1]
      1025 I       I1 2 _1600_[2]
      1025 I       I2 3 _1607_[2]
      1025 O        O 1 _1795_[0]
      1026 I       I0 1 _2389_[0]
      1026 I       I1 2 \UART.RST 
      1026 O        O 1 _0716_
      1027 I       I0 1 csr_bankarray_csrbank10_out0_r
      1027 I       I1 2 csr_bankarray_csrbank27_ev_enable0_w
      1027 I       I2 3 _1796_[0]
      1027 I       I3 4 _1780_[1]
      1027 O        O 1 _2389_[0]
      1028 I       I0 1 basesoc_basesoc_adr[8]
      1028 I       I1 2 _1779_[1]
      1028 I       I2 3 _1609_[2]
      1028 O        O 1 _1780_[1]
      1029 I       I0 1 csr_bankarray_adr[3]
      1029 I       I1 2 csr_bankarray_adr[0]
      1029 I       I2 3 csr_bankarray_adr[2]
      1029 I       I3 4 csr_bankarray_adr[1]
      1029 O        O 1 _1779_[1]
      1030 I       I0 1 csr_bankarray_csrbank27_load0_w[0]
      1030 I       I1 2 csr_bankarray_csrbank10_out0_r
      1030 I       I2 3 \UART.RST 
      1030 I       I3 4 _1877_[3]
      1030 O        O 1 _0717_
      1031 I       I0 1 _1796_[0]
      1031 I       I1 2 _1641_[2]
      1031 O        O 1 _1877_[3]
      1032 I       I0 1 csr_bankarray_csrbank27_load0_w[1]
      1032 I       I1 2 basesoc_uart_rxtx_r[1]
      1032 I       I2 3 \UART.RST 
      1032 I       I3 4 _1877_[3]
      1032 O        O 1 _0718_
      1033 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[9]
      1033 I       I1 2 _2198_[1]
      1033 I       I2 3 \UART.RST 
      1033 I       I3 4 _1913_[3]
      1033 O        O 1 _0626_
      1034 I       I0 1 interface0_ack
      1034 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [9]
      1034 O        O 1 _2198_[1]
      1035 I       I0 1 csr_bankarray_csrbank27_load0_w[2]
      1035 I       I1 2 basesoc_uart_rxtx_r[2]
      1035 I       I2 3 \UART.RST 
      1035 I       I3 4 _1877_[3]
      1035 O        O 1 _0719_
      1036 I       I0 1 \UART.RST 
      1036 I       I1 2 _2165_[3]
      1036 O        O 1 _0633_
      1037 I       I0 1 _1912_[1]
      1037 I       I1 2 _1605_[0]
      1037 O        O 1 _2165_[3]
      1038 I       I0 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      1038 I       I1 2 basesoc_rx_data[1]
      1038 O        O 1 _0168_
      1039 I       I0 1 csr_bankarray_csrbank8_control0_w[0]
      1039 I       I1 2 csr_bankarray_csrbank10_out0_r
      1039 I       I2 3 \UART.RST 
      1039 I       I3 4 _2384_[3]
      1039 O        O 1 _0643_
      1040 I       I0 1 _1605_[0]
      1040 I       I1 2 csr_bankarray_csrbank17_out0_w
      1040 I       I2 3 _2383_[2]
      1040 I       I3 4 _2383_[3]
      1040 O        O 1 _1213_
      1041 I       I0 1 _1604_[0]
      1041 I       I1 2 csr_bankarray_csrbank17_in_w
      1041 I       I2 3 _1604_[2]
      1041 I       I3 4 csr_bankarray_csrbank17_oe0_w
      1041 O        O 1 _2383_[2]
      1042 I       I0 1 _1603_[0]
      1042 I       I1 2 _1603_[1]
      1042 I       I2 3 _1603_[2]
      1042 O        O 1 _1604_[2]
      1043 I       I0 1 basesoc_basesoc_adr[8]
      1043 I       I1 2 basesoc_basesoc_adr[0]
      1043 I       I2 3 basesoc_basesoc_adr[1]
      1043 I       I3 4 _1602_[2]
      1043 O        O 1 _1603_[0]
      1044 I       I0 1 _1568_[0]
      1044 I       I1 2 interface0_ack
      1044 I       I2 3 _1597_[2]
      1044 O        O 1 _1602_[2]
      1045 I       I0 1 basesoc_basesoc_adr[4]
      1045 I       I1 2 basesoc_basesoc_adr[5]
      1045 I       I2 3 _1598_[0]
      1045 I       I3 4 _1602_[2]
      1045 O        O 1 _1603_[1]
      1046 I       I0 1 basesoc_basesoc_adr[3]
      1046 I       I1 2 basesoc_basesoc_adr[2]
      1046 I       I2 3 _1602_[2]
      1046 O        O 1 _1603_[2]
      1047 I       I0 1 _1600_[1]
      1047 I       I1 2 _1637_[3]
      1047 I       I2 3 _1638_[2]
      1047 O        O 1 _2383_[3]
      1048 I       I0 1 _1776_[0]
      1048 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[12]
      1048 I       I2 3 _2385_[2]
      1048 I       I3 4 \UART.RST 
      1048 O        O 1 _0613_
      1049 I       I0 1 _1585_[0]
      1049 I       I1 2 _1775_[0]
      1049 I       I2 3 core_reg_rx_conv_converter_source_payload_data[12]
      1049 O        O 1 _2385_[2]
      1050 I       I0 1 _1605_[0]
      1050 I       I1 2 csr_bankarray_csrbank18_out0_w
      1050 I       I2 3 _2603_[2]
      1050 I       I3 4 _2603_[3]
      1050 O        O 1 _1212_
      1051 I       I0 1 _1604_[0]
      1051 I       I1 2 csr_bankarray_csrbank18_in_w
      1051 I       I2 3 _1604_[2]
      1051 I       I3 4 csr_bankarray_csrbank18_oe0_w
      1051 O        O 1 _2603_[2]
      1052 I       I0 1 _1642_[1]
      1052 I       I1 2 _1600_[1]
      1052 I       I2 3 _1637_[3]
      1052 O        O 1 _2603_[3]
      1053 I       I0 1 _1662_[0]
      1053 I       I1 2 basesoc_timer_value_status[1]
      1053 I       I2 3 _2279_[2]
      1053 I       I3 4 _1781_[3]
      1053 O        O 1 _1199_
      1054 I       I0 1 _1610_[3]
      1054 I       I1 2 _1780_[1]
      1054 I       I2 3 _1663_[0]
      1054 I       I3 4 _1780_[3]
      1054 O        O 1 _1781_[3]
      1055 I       I0 1 _1662_[0]
      1055 I       I1 2 _1639_[0]
      1055 I       I2 3 _1662_[2]
      1055 I       I3 4 _1662_[3]
      1055 O        O 1 _1663_[0]
      1056 I       I0 1 basesoc_timer_reload_storage[1]
      1056 I       I1 2 _1604_[0]
      1056 I       I2 3 _1604_[2]
      1056 I       I3 4 basesoc_timer_load_storage[1]
      1056 O        O 1 _2279_[2]
      1057 I       I0 1 _1662_[0]
      1057 I       I1 2 basesoc_timer_value_status[2]
      1057 I       I2 3 _1781_[2]
      1057 I       I3 4 _1781_[3]
      1057 O        O 1 _1198_
      1058 I       I0 1 basesoc_timer_reload_storage[2]
      1058 I       I1 2 _1604_[0]
      1058 I       I2 3 _1604_[2]
      1058 I       I3 4 basesoc_timer_load_storage[2]
      1058 O        O 1 _1781_[2]
      1059 I       I0 1 _1662_[0]
      1059 I       I1 2 basesoc_timer_value_status[3]
      1059 I       I2 3 _2360_[2]
      1059 I       I3 4 _1781_[3]
      1059 O        O 1 _1197_
      1060 I       I0 1 _1604_[0]
      1060 I       I1 2 basesoc_timer_reload_storage[3]
      1060 I       I2 3 _1604_[2]
      1060 I       I3 4 basesoc_timer_load_storage[3]
      1060 O        O 1 _2360_[2]
      1061 I       I0 1 _2483_[0]
      1061 I       I1 2 \UART.RST 
      1061 O        O 1 _0648_
      1062 I       I0 1 csr_bankarray_csrbank10_out0_r
      1062 I       I1 2 csr_bankarray_csrbank11_out0_w
      1062 I       I2 3 _1605_[0]
      1062 I       I3 4 _2482_[3]
      1062 O        O 1 _2483_[0]
      1063 I       I0 1 _1600_[1]
      1063 I       I1 2 _1608_[1]
      1063 I       I2 3 _1607_[1]
      1063 I       I3 4 _1665_[3]
      1063 O        O 1 _2482_[3]
      1064 I       I0 1 \UART.RST 
      1064 I       I1 2 hyperramsdrphy_phase[0]
      1064 O        O 1 _0634_
      1065 I       I0 1 _2201_[0]
      1065 I       I1 2 \UART.RST 
      1065 O        O 1 _0650_
      1066 I       I0 1 csr_bankarray_csrbank10_out0_r
      1066 I       I1 2 csr_bankarray_csrbank12_out0_w
      1066 I       I2 3 _1605_[0]
      1066 I       I3 4 _2200_[3]
      1066 O        O 1 _2201_[0]
      1067 I       I0 1 _1600_[1]
      1067 I       I1 2 _1608_[1]
      1067 I       I2 3 _1600_[2]
      1067 I       I3 4 _1607_[2]
      1067 O        O 1 _2200_[3]
      1068 I       I0 1 csr_bankarray_csrbank27_load0_w[4]
      1068 I       I1 2 basesoc_uart_rxtx_r[4]
      1068 I       I2 3 \UART.RST 
      1068 I       I3 4 _1877_[3]
      1068 O        O 1 _0721_
      1069 I       I0 1 csr_bankarray_csrbank27_load0_w[5]
      1069 I       I1 2 basesoc_uart_rxtx_r[5]
      1069 I       I2 3 \UART.RST 
      1069 I       I3 4 _1877_[3]
      1069 O        O 1 _0722_
      1070 I       I0 1 csr_bankarray_csrbank27_load0_w[6]
      1070 I       I1 2 basesoc_uart_rxtx_r[6]
      1070 I       I2 3 \UART.RST 
      1070 I       I3 4 _1877_[3]
      1070 O        O 1 _0723_
      1071 I       I0 1 csr_bankarray_csrbank27_load0_w[7]
      1071 I       I1 2 basesoc_uart_rxtx_r[7]
      1071 I       I2 3 \UART.RST 
      1071 I       I3 4 _1877_[3]
      1071 O        O 1 _0724_
      1072 I       I0 1 csr_bankarray_csrbank27_load0_w[8]
      1072 I       I1 2 _2159_[1]
      1072 I       I2 3 \UART.RST 
      1072 I       I3 4 _1877_[3]
      1072 O        O 1 _0725_
      1073 I       I0 1 interface0_ack
      1073 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [8]
      1073 O        O 1 _2159_[1]
      1074 I       I0 1 csr_bankarray_csrbank27_load0_w[9]
      1074 I       I1 2 _2198_[1]
      1074 I       I2 3 \UART.RST 
      1074 I       I3 4 _1877_[3]
      1074 O        O 1 _0726_
      1075 I       I0 1 csr_bankarray_csrbank27_load0_w[10]
      1075 I       I1 2 _1791_[1]
      1075 I       I2 3 \UART.RST 
      1075 I       I3 4 _1877_[3]
      1075 O        O 1 _0727_
      1076 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [10]
      1076 I       I1 2 core_bus_dat_w1[10]
      1076 I       I2 3 \UART.RST 
      1076 I       I3 4 _1586_[3]
      1076 O        O 1 _0465_
      1077 I       I0 1 csr_bankarray_csrbank27_load0_w[11]
      1077 I       I1 2 _1935_[1]
      1077 I       I2 3 \UART.RST 
      1077 I       I3 4 _1877_[3]
      1077 O        O 1 _0728_
      1078 I       I0 1 interface0_ack
      1078 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [11]
      1078 O        O 1 _1935_[1]
      1079 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[14]
      1079 I       I1 2 _1878_[1]
      1079 I       I2 3 \UART.RST 
      1079 I       I3 4 _1913_[3]
      1079 O        O 1 _0631_
      1080 I       I0 1 csr_bankarray_csrbank27_load0_w[12]
      1080 I       I1 2 _2151_[1]
      1080 I       I2 3 \UART.RST 
      1080 I       I3 4 _1877_[3]
      1080 O        O 1 _0729_
      1081 I       I0 1 csr_bankarray_csrbank27_load0_w[14]
      1081 I       I1 2 _1878_[1]
      1081 I       I2 3 \UART.RST 
      1081 I       I3 4 _1877_[3]
      1081 O        O 1 _0731_
      1082 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [9]
      1082 I       I1 2 core_bus_dat_w1[9]
      1082 I       I2 3 \UART.RST 
      1082 I       I3 4 _1586_[3]
      1082 O        O 1 _0464_
      1083 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [8]
      1083 I       I1 2 core_bus_dat_w1[8]
      1083 I       I2 3 \UART.RST 
      1083 I       I3 4 _1586_[3]
      1083 O        O 1 _0463_
      1084 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [7]
      1084 I       I1 2 core_bus_dat_w1[7]
      1084 I       I2 3 \UART.RST 
      1084 I       I3 4 _1586_[3]
      1084 O        O 1 _0462_
      1085 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [6]
      1085 I       I1 2 core_bus_dat_w1[6]
      1085 I       I2 3 \UART.RST 
      1085 I       I3 4 _1586_[3]
      1085 O        O 1 _0461_
      1086 I       I0 1 csr_bankarray_csrbank27_load0_w[15]
      1086 I       I1 2 _1934_[1]
      1086 I       I2 3 \UART.RST 
      1086 I       I3 4 _1877_[3]
      1086 O        O 1 _0732_
      1087 I       I0 1 csr_bankarray_csrbank27_load0_w[16]
      1087 I       I1 2 _1800_[1]
      1087 I       I2 3 \UART.RST 
      1087 I       I3 4 _1877_[3]
      1087 O        O 1 _0733_
      1088 I       I0 1 csr_bankarray_csrbank27_load0_w[17]
      1088 I       I1 2 _1655_[1]
      1088 I       I2 3 \UART.RST 
      1088 I       I3 4 _1877_[3]
      1088 O        O 1 _0734_
      1089 I       I0 1 csr_bankarray_csrbank27_load0_w[18]
      1089 I       I1 2 _1799_[1]
      1089 I       I2 3 \UART.RST 
      1089 I       I3 4 _1877_[3]
      1089 O        O 1 _0735_
      1090 I       I0 1 csr_bankarray_csrbank27_load0_w[19]
      1090 I       I1 2 _2160_[1]
      1090 I       I2 3 \UART.RST 
      1090 I       I3 4 _1877_[3]
      1090 O        O 1 _0736_
      1091 I       I0 1 interface0_ack
      1091 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [19]
      1091 O        O 1 _2160_[1]
      1092 I       I0 1 csr_bankarray_csrbank27_load0_w[20]
      1092 I       I1 2 _2377_[1]
      1092 I       I2 3 \UART.RST 
      1092 I       I3 4 _1877_[3]
      1092 O        O 1 _0737_
      1093 I       I0 1 csr_bankarray_csrbank27_load0_w[21]
      1093 I       I1 2 _2197_[1]
      1093 I       I2 3 \UART.RST 
      1093 I       I3 4 _1877_[3]
      1093 O        O 1 _0738_
      1094 I       I0 1 csr_bankarray_csrbank27_load0_w[22]
      1094 I       I1 2 _2196_[1]
      1094 I       I2 3 \UART.RST 
      1094 I       I3 4 _1877_[3]
      1094 O        O 1 _0739_
      1095 I       I0 1 interface0_ack
      1095 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [22]
      1095 O        O 1 _2196_[1]
      1096 I       I0 1 csr_bankarray_csrbank27_load0_w[23]
      1096 I       I1 2 _2347_[1]
      1096 I       I2 3 \UART.RST 
      1096 I       I3 4 _1877_[3]
      1096 O        O 1 _0740_
      1097 I       I0 1 interface0_ack
      1097 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [23]
      1097 O        O 1 _2347_[1]
      1098 I       I0 1 csr_bankarray_csrbank27_load0_w[24]
      1098 I       I1 2 _2250_[1]
      1098 I       I2 3 \UART.RST 
      1098 I       I3 4 _1877_[3]
      1098 O        O 1 _0741_
      1099 I       I0 1 interface0_ack
      1099 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [24]
      1099 O        O 1 _2250_[1]
      1100 I       I0 1 csr_bankarray_csrbank27_load0_w[25]
      1100 I       I1 2 _1958_[1]
      1100 I       I2 3 \UART.RST 
      1100 I       I3 4 _1877_[3]
      1100 O        O 1 _0742_
      1101 I       I0 1 interface0_ack
      1101 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [25]
      1101 O        O 1 _1958_[1]
      1102 I       I0 1 csr_bankarray_csrbank27_load0_w[27]
      1102 I       I1 2 _2346_[1]
      1102 I       I2 3 \UART.RST 
      1102 I       I3 4 _1877_[3]
      1102 O        O 1 _0744_
      1103 I       I0 1 interface0_ack
      1103 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [27]
      1103 O        O 1 _2346_[1]
      1104 I       I0 1 csr_bankarray_csrbank27_load0_w[28]
      1104 I       I1 2 _2344_[1]
      1104 I       I2 3 \UART.RST 
      1104 I       I3 4 _1877_[3]
      1104 O        O 1 _0745_
      1105 I       I0 1 interface0_ack
      1105 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [28]
      1105 O        O 1 _2344_[1]
      1106 I       I0 1 csr_bankarray_csrbank27_load0_w[29]
      1106 I       I1 2 _2341_[1]
      1106 I       I2 3 \UART.RST 
      1106 I       I3 4 _1877_[3]
      1106 O        O 1 _0746_
      1107 I       I0 1 _2169_[0]
      1107 I       I1 2 _2188_[1]
      1107 O        O 1 _0107_
      1108 I       I0 1 _2168_[0]
      1108 I       I1 2 \UART.uart_tx_i.tx_clk_divider_i.n345_o [1]
      1108 I       I2 3 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]
      1108 I       I3 4 \UART.os_clk_divider_ias.div_mark 
      1108 O        O 1 _2188_[1]
      1109 I       I0 1 csr_bankarray_csrbank27_load0_w[30]
      1109 I       I1 2 _2357_[1]
      1109 I       I2 3 \UART.RST 
      1109 I       I3 4 _1877_[3]
      1109 O        O 1 _0747_
      1110 I       I0 1 interface0_ack
      1110 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [30]
      1110 O        O 1 _2357_[1]
      1111 I       I0 1 timer1_pending_r
      1111 I       I1 2 csr_bankarray_csrbank10_out0_r
      1111 I       I2 3 \UART.RST 
      1111 I       I3 4 _2376_[3]
      1111 O        O 1 _0749_
      1112 I       I0 1 _1796_[0]
      1112 I       I1 2 _1610_[3]
      1112 O        O 1 _2376_[3]
      1113 I       I0 1 \UART.RST 
      1113 I       I1 2 _1598_[1]
      1113 O        O 1 _0750_
      1114 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[0]
      1114 I       I1 2 csr_bankarray_csrbank10_out0_r
      1114 I       I2 3 \UART.RST 
      1114 I       I3 4 _1913_[3]
      1114 O        O 1 _0617_
      1115 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[1]
      1115 I       I1 2 basesoc_uart_rxtx_r[1]
      1115 I       I2 3 \UART.RST 
      1115 I       I3 4 _1913_[3]
      1115 O        O 1 _0618_
      1116 I       I0 1 basesoc_scratch_storage[23]
      1116 I       I1 2 _2347_[1]
      1116 I       I2 3 \UART.RST 
      1116 I       I3 4 _1655_[3]
      1116 O        O 1 _0232_
      1117 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[3]
      1117 I       I1 2 basesoc_uart_rxtx_r[3]
      1117 I       I2 3 \UART.RST 
      1117 I       I3 4 _1913_[3]
      1117 O        O 1 _0620_
      1118 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[4]
      1118 I       I1 2 basesoc_uart_rxtx_r[4]
      1118 I       I2 3 \UART.RST 
      1118 I       I3 4 _1913_[3]
      1118 O        O 1 _0621_
      1119 I       I0 1 \UART.uart_rx_i.n163_q [2]
      1119 I       I1 2 _2359_[1]
      1119 I       I2 3 \UART.RST 
      1119 I       I3 4 \UART.uart_rx_i.n58_o 
      1119 O        O 1 _0113_
      1120 I       I0 1 \UART.uart_rx_i.n163_q [1]
      1120 I       I1 2 \UART.uart_rx_i.n163_q [0]
      1120 I       I2 3 \UART.uart_rx_i.n163_q [2]
      1120 I       I3 4 \UART.uart_rx_i.n62_o [2]
      1120 O        O 1 _2359_[1]
      1121 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[5]
      1121 I       I1 2 basesoc_uart_rxtx_r[5]
      1121 I       I2 3 \UART.RST 
      1121 I       I3 4 _1913_[3]
      1121 O        O 1 _0622_
      1122 I       I0 1 basesoc_rx_enable
      1122 I       I1 2 _1365_[0]
      1122 O        O 1 _0176_
      1123 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[6]
      1123 I       I1 2 basesoc_uart_rxtx_r[6]
      1123 I       I2 3 \UART.RST 
      1123 I       I3 4 _1913_[3]
      1123 O        O 1 _0623_
      1124 I       I0 1 basesoc_scratch_storage[24]
      1124 I       I1 2 _2250_[1]
      1124 I       I2 3 \UART.RST 
      1124 I       I3 4 _1655_[3]
      1124 O        O 1 _0233_
      1125 I       I0 1 \VexRiscv.CsrPlugin_hadException 
      1125 I       I1 2 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2]
      1125 O        O 1 _0125_
      1126 I       I0 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      1126 I       I1 2 _1349_[1]
      1126 O        O 1 _0165_
      1127 I       I0 1 \UART.RST 
      1127 I       I1 2 _1874_[2]
      1127 I       I2 3 \UART.n23_q 
      1127 I       I3 4 \UART.uart_rx_i.rx_clk_divider_i.div_mark 
      1127 O        O 1 _0114_
      1128 I       I0 1 _1776_[0]
      1128 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[15]
      1128 I       I2 3 _2413_[2]
      1128 I       I3 4 \UART.RST 
      1128 O        O 1 _0616_
      1129 I       I0 1 _1585_[0]
      1129 I       I1 2 _1775_[0]
      1129 I       I2 3 core_reg_rx_conv_converter_source_payload_data[15]
      1129 O        O 1 _2413_[2]
      1130 I       I0 1 _2186_[0]
      1130 I       I1 2 _1639_[1]
      1130 I       I2 3 _1604_[2]
      1130 O        O 1 basesoc_uart_tx_fifo_wrport_we
      1131 I       I0 1 _1600_[1]
      1131 I       I1 2 _1608_[1]
      1131 I       I2 3 _1638_[2]
      1131 I       I3 4 _1607_[2]
      1131 O        O 1 _1639_[1]
      1132 I       I0 1 _1939_[1]
      1132 I       I1 2 basesoc_uart_tx_fifo_level0[4]
      1132 O        O 1 _2186_[0]
      1133 I       I0 1 basesoc_uart_tx_fifo_level0[1]
      1133 I       I1 2 basesoc_uart_tx_fifo_level0[0]
      1133 I       I2 3 basesoc_uart_tx_fifo_level0[3]
      1133 I       I3 4 basesoc_uart_tx_fifo_level0[2]
      1133 O        O 1 _1939_[1]
      1134 I       I0 1 _2187_[0]
      1134 I       I1 2 basesoc_uart_tx_fifo_level0[4]
      1134 I       I2 3 _2565_[2]
      1134 I       I3 4 \UART.RST 
      1134 O        O 1 _0443_
      1135 I       I0 1 basesoc_uart_tx_fifo_wrport_we
      1135 I       I1 2 basesoc_uart_tx_fifo_do_read
      1135 O        O 1 _2187_[0]
      1136 I       I0 1 basesoc_uart_tx_fifo_level0[4]
      1136 I       I1 2 _1939_[1]
      1136 I       I2 3 _1939_[2]
      1136 I       I3 4 basesoc_tx_sink_valid
      1136 O        O 1 basesoc_uart_tx_fifo_do_read
      1137 I       I0 1 _1462_[4]
      1137 I       I1 2 _1374_[4]
      1137 I       I2 3 basesoc_uart_tx_fifo_wrport_we
      1137 I       I3 4 basesoc_uart_tx_fifo_do_read
      1137 O        O 1 _2565_[2]
      1138 I       I0 1 basesoc_timer_load_storage[26]
      1138 I       I1 2 _2349_[1]
      1138 I       I2 3 \UART.RST 
      1138 I       I3 4 _1799_[3]
      1138 O        O 1 _0269_
      1139 I       I0 1 interface0_ack
      1139 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [26]
      1139 O        O 1 _2349_[1]
      1140 I       I0 1 _1776_[0]
      1140 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[6]
      1140 I       I2 3 _2453_[2]
      1140 I       I3 4 \UART.RST 
      1140 O        O 1 _0607_
      1141 I       I0 1 _1585_[0]
      1141 I       I1 2 _1775_[0]
      1141 I       I2 3 core_reg_rx_conv_converter_source_payload_data[6]
      1141 O        O 1 _2453_[2]
      1142 I       I0 1 _1776_[0]
      1142 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[7]
      1142 I       I2 3 _2419_[2]
      1142 I       I3 4 \UART.RST 
      1142 O        O 1 _0608_
      1143 I       I0 1 _1585_[0]
      1143 I       I1 2 _1775_[0]
      1143 I       I2 3 core_reg_rx_conv_converter_source_payload_data[7]
      1143 O        O 1 _2419_[2]
      1144 I       I0 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      1144 I       I1 2 _1349_[0]
      1144 O        O 1 _0164_
      1145 I       I0 1 csr_bankarray_csrbank27_reload0_w[0]
      1145 I       I1 2 csr_bankarray_csrbank10_out0_r
      1145 I       I2 3 \UART.RST 
      1145 I       I3 4 _1797_[3]
      1145 O        O 1 _0751_
      1146 I       I0 1 _1796_[0]
      1146 I       I1 2 _1604_[0]
      1146 O        O 1 _1797_[3]
      1147 I       I0 1 csr_bankarray_csrbank27_reload0_w[1]
      1147 I       I1 2 basesoc_uart_rxtx_r[1]
      1147 I       I2 3 \UART.RST 
      1147 I       I3 4 _1797_[3]
      1147 O        O 1 _0752_
      1148 I       I0 1 csr_bankarray_csrbank27_reload0_w[2]
      1148 I       I1 2 basesoc_uart_rxtx_r[2]
      1148 I       I2 3 \UART.RST 
      1148 I       I3 4 _1797_[3]
      1148 O        O 1 _0753_
      1149 I       I0 1 csr_bankarray_csrbank27_reload0_w[3]
      1149 I       I1 2 basesoc_uart_rxtx_r[3]
      1149 I       I2 3 \UART.RST 
      1149 I       I3 4 _1797_[3]
      1149 O        O 1 _0754_
      1150 I       I0 1 csr_bankarray_csrbank27_reload0_w[4]
      1150 I       I1 2 basesoc_uart_rxtx_r[4]
      1150 I       I2 3 \UART.RST 
      1150 I       I3 4 _1797_[3]
      1150 O        O 1 _0755_
      1151 I       I0 1 csr_bankarray_csrbank27_reload0_w[5]
      1151 I       I1 2 basesoc_uart_rxtx_r[5]
      1151 I       I2 3 \UART.RST 
      1151 I       I3 4 _1797_[3]
      1151 O        O 1 _0756_
      1152 I       I0 1 csr_bankarray_csrbank27_reload0_w[6]
      1152 I       I1 2 basesoc_uart_rxtx_r[6]
      1152 I       I2 3 \UART.RST 
      1152 I       I3 4 _1797_[3]
      1152 O        O 1 _0757_
      1153 I       I0 1 csr_bankarray_csrbank27_reload0_w[7]
      1153 I       I1 2 basesoc_uart_rxtx_r[7]
      1153 I       I2 3 \UART.RST 
      1153 I       I3 4 _1797_[3]
      1153 O        O 1 _0758_
      1154 I       I0 1 csr_bankarray_csrbank27_reload0_w[8]
      1154 I       I1 2 _2159_[1]
      1154 I       I2 3 \UART.RST 
      1154 I       I3 4 _1797_[3]
      1154 O        O 1 _0759_
      1155 I       I0 1 csr_bankarray_csrbank27_reload0_w[9]
      1155 I       I1 2 _2198_[1]
      1155 I       I2 3 \UART.RST 
      1155 I       I3 4 _1797_[3]
      1155 O        O 1 _0760_
      1156 I       I0 1 csr_bankarray_csrbank27_reload0_w[10]
      1156 I       I1 2 _1791_[1]
      1156 I       I2 3 \UART.RST 
      1156 I       I3 4 _1797_[3]
      1156 O        O 1 _0761_
      1157 I       I0 1 csr_bankarray_csrbank27_reload0_w[11]
      1157 I       I1 2 _1935_[1]
      1157 I       I2 3 \UART.RST 
      1157 I       I3 4 _1797_[3]
      1157 O        O 1 _0762_
      1158 I       I0 1 csr_bankarray_csrbank27_reload0_w[12]
      1158 I       I1 2 _2151_[1]
      1158 I       I2 3 \UART.RST 
      1158 I       I3 4 _1797_[3]
      1158 O        O 1 _0763_
      1159 I       I0 1 csr_bankarray_csrbank27_reload0_w[13]
      1159 I       I1 2 _2053_[1]
      1159 I       I2 3 \UART.RST 
      1159 I       I3 4 _1797_[3]
      1159 O        O 1 _0764_
      1160 I       I0 1 interface0_ack
      1160 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [13]
      1160 O        O 1 _2053_[1]
      1161 I       I0 1 csr_bankarray_csrbank27_reload0_w[14]
      1161 I       I1 2 _1878_[1]
      1161 I       I2 3 \UART.RST 
      1161 I       I3 4 _1797_[3]
      1161 O        O 1 _0765_
      1162 I       I0 1 csr_bankarray_csrbank27_reload0_w[15]
      1162 I       I1 2 _1934_[1]
      1162 I       I2 3 \UART.RST 
      1162 I       I3 4 _1797_[3]
      1162 O        O 1 _0766_
      1163 I       I0 1 csr_bankarray_csrbank27_reload0_w[16]
      1163 I       I1 2 _1800_[1]
      1163 I       I2 3 \UART.RST 
      1163 I       I3 4 _1797_[3]
      1163 O        O 1 _0767_
      1164 I       I0 1 csr_bankarray_csrbank27_reload0_w[17]
      1164 I       I1 2 _1655_[1]
      1164 I       I2 3 \UART.RST 
      1164 I       I3 4 _1797_[3]
      1164 O        O 1 _0768_
      1165 I       I0 1 _2187_[0]
      1165 I       I1 2 basesoc_uart_tx_fifo_level0[1]
      1165 I       I2 3 _2361_[2]
      1165 I       I3 4 \UART.RST 
      1165 O        O 1 _0440_
      1166 I       I0 1 _1462_[1]
      1166 I       I1 2 _1374_[1]
      1166 I       I2 3 basesoc_uart_tx_fifo_wrport_we
      1166 I       I3 4 basesoc_uart_tx_fifo_do_read
      1166 O        O 1 _2361_[2]
      1167 I       I0 1 _2187_[0]
      1167 I       I1 2 basesoc_uart_tx_fifo_level0[0]
      1167 I       I2 3 _2189_[2]
      1167 I       I3 4 \UART.RST 
      1167 O        O 1 _0439_
      1168 I       I0 1 _1462_[0]
      1168 I       I1 2 _1374_[0]
      1168 I       I2 3 basesoc_uart_tx_fifo_wrport_we
      1168 I       I3 4 basesoc_uart_tx_fifo_do_read
      1168 O        O 1 _2189_[2]
      1169 I       I0 1 basesoc_uart_tx_fifo_consume[3]
      1169 I       I1 2 _1371_[3]
      1169 I       I2 3 \UART.RST 
      1169 I       I3 4 basesoc_uart_tx_fifo_do_read
      1169 O        O 1 _0438_
      1170 I       I0 1 basesoc_uart_tx_fifo_consume[2]
      1170 I       I1 2 _1371_[2]
      1170 I       I2 3 \UART.RST 
      1170 I       I3 4 basesoc_uart_tx_fifo_do_read
      1170 O        O 1 _0437_
      1171 I       I0 1 basesoc_uart_tx_fifo_consume[1]
      1171 I       I1 2 _1371_[1]
      1171 I       I2 3 \UART.RST 
      1171 I       I3 4 basesoc_uart_tx_fifo_do_read
      1171 O        O 1 _0436_
      1172 I       I0 1 basesoc_uart_tx_fifo_consume[0]
      1172 I       I1 2 _1371_[0]
      1172 I       I2 3 \UART.RST 
      1172 I       I3 4 basesoc_uart_tx_fifo_do_read
      1172 O        O 1 _0435_
      1173 I       I0 1 \UART.RST 
      1173 I       I1 2 _1784_[3]
      1173 O        O 1 _0434_
      1174 I       I0 1 _1662_[0]
      1174 I       I1 2 _1639_[1]
      1174 O        O 1 _1784_[3]
      1175 I       I0 1 basesoc_uart_rx_trigger_d
      1175 I       I1 2 basesoc_uart_rx0
      1175 I       I2 3 _2362_[2]
      1175 I       I3 4 \UART.RST 
      1175 O        O 1 _0433_
      1176 I       I0 1 basesoc_uart_pending_re
      1176 I       I1 2 basesoc_uart_pending_r[1]
      1176 I       I2 3 basesoc_uart_rx1
      1176 O        O 1 _2362_[2]
      1177 I       I0 1 _1881_[2]
      1177 I       I1 2 basesoc_uart_rx_fifo_do_read
      1177 I       I2 3 \UART.RST 
      1177 O        O 1 _0432_
      1178 I       I0 1 basesoc_uart_rx_fifo_level0[4]
      1178 I       I1 2 _1879_[0]
      1178 I       I2 3 _1881_[2]
      1178 O        O 1 basesoc_uart_rx_fifo_do_read
      1179 I       I0 1 basesoc_uart_pending_re
      1179 I       I1 2 basesoc_uart_pending_r[1]
      1179 I       I2 3 basesoc_uart_rx0
      1179 O        O 1 _1881_[2]
      1180 I       I0 1 basesoc_uart_rx_fifo_level0[3]
      1180 I       I1 2 basesoc_uart_rx_fifo_level0[2]
      1180 I       I2 3 basesoc_uart_rx_fifo_level0[1]
      1180 I       I3 4 basesoc_uart_rx_fifo_level0[0]
      1180 O        O 1 _1879_[0]
      1181 I       I0 1 _1880_[0]
      1181 I       I1 2 _1880_[1]
      1181 I       I2 3 _1651_[1]
      1181 O        O 1 basesoc_uart_rx_fifo_wrport_we
      1182 I       I0 1 _1879_[0]
      1182 I       I1 2 basesoc_uart_rx_fifo_level0[4]
      1182 O        O 1 _1880_[0]
      1183 I       I0 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      1183 I       I1 2 basesoc_rx_rx
      1183 O        O 1 _1880_[1]
      1184 I       I0 1 basesoc_uart_rx_fifo_produce[3]
      1184 I       I1 2 _1377_[3]
      1184 I       I2 3 \UART.RST 
      1184 I       I3 4 basesoc_uart_rx_fifo_wrport_we
      1184 O        O 1 _0431_
      1185 I       I0 1 basesoc_uart_rx_fifo_produce[2]
      1185 I       I1 2 _1377_[2]
      1185 I       I2 3 \UART.RST 
      1185 I       I3 4 basesoc_uart_rx_fifo_wrport_we
      1185 O        O 1 _0430_
      1186 I       I0 1 basesoc_uart_rx_fifo_produce[1]
      1186 I       I1 2 _1377_[1]
      1186 I       I2 3 \UART.RST 
      1186 I       I3 4 basesoc_uart_rx_fifo_wrport_we
      1186 O        O 1 _0429_
      1187 I       I0 1 basesoc_uart_rx_fifo_produce[0]
      1187 I       I1 2 _1377_[0]
      1187 I       I2 3 \UART.RST 
      1187 I       I3 4 basesoc_uart_rx_fifo_wrport_we
      1187 O        O 1 _0428_
      1188 I       I0 1 _1882_[0]
      1188 I       I1 2 basesoc_uart_rx_fifo_level0[4]
      1188 I       I2 3 _2342_[2]
      1188 I       I3 4 \UART.RST 
      1188 O        O 1 _0427_
      1189 I       I0 1 basesoc_uart_rx_fifo_wrport_we
      1189 I       I1 2 basesoc_uart_rx_fifo_do_read
      1189 O        O 1 _1882_[0]
      1190 I       I0 1 _1465_[4]
      1190 I       I1 2 _1383_[4]
      1190 I       I2 3 basesoc_uart_rx_fifo_wrport_we
      1190 I       I3 4 basesoc_uart_rx_fifo_do_read
      1190 O        O 1 _2342_[2]
      1191 I       I0 1 _1882_[0]
      1191 I       I1 2 basesoc_uart_rx_fifo_level0[3]
      1191 I       I2 3 _1882_[2]
      1191 I       I3 4 \UART.RST 
      1191 O        O 1 _0426_
      1192 I       I0 1 _1465_[3]
      1192 I       I1 2 _1383_[3]
      1192 I       I2 3 basesoc_uart_rx_fifo_wrport_we
      1192 I       I3 4 basesoc_uart_rx_fifo_do_read
      1192 O        O 1 _1882_[2]
      1193 I       I0 1 _1882_[0]
      1193 I       I1 2 basesoc_uart_rx_fifo_level0[2]
      1193 I       I2 3 _2352_[2]
      1193 I       I3 4 \UART.RST 
      1193 O        O 1 _0425_
      1194 I       I0 1 _1465_[2]
      1194 I       I1 2 _1383_[2]
      1194 I       I2 3 basesoc_uart_rx_fifo_wrport_we
      1194 I       I3 4 basesoc_uart_rx_fifo_do_read
      1194 O        O 1 _2352_[2]
      1195 I       I0 1 _1882_[0]
      1195 I       I1 2 basesoc_uart_rx_fifo_level0[1]
      1195 I       I2 3 _2348_[2]
      1195 I       I3 4 \UART.RST 
      1195 O        O 1 _0424_
      1196 I       I0 1 _1465_[1]
      1196 I       I1 2 _1383_[1]
      1196 I       I2 3 basesoc_uart_rx_fifo_wrport_we
      1196 I       I3 4 basesoc_uart_rx_fifo_do_read
      1196 O        O 1 _2348_[2]
      1197 I       I0 1 csr_bankarray_csrbank27_reload0_w[18]
      1197 I       I1 2 _1799_[1]
      1197 I       I2 3 \UART.RST 
      1197 I       I3 4 _1797_[3]
      1197 O        O 1 _0769_
      1198 I       I0 1 csr_bankarray_csrbank27_reload0_w[19]
      1198 I       I1 2 _2160_[1]
      1198 I       I2 3 \UART.RST 
      1198 I       I3 4 _1797_[3]
      1198 O        O 1 _0770_
      1199 I       I0 1 csr_bankarray_csrbank27_reload0_w[20]
      1199 I       I1 2 _2377_[1]
      1199 I       I2 3 \UART.RST 
      1199 I       I3 4 _1797_[3]
      1199 O        O 1 _0771_
      1200 I       I0 1 csr_bankarray_csrbank27_reload0_w[21]
      1200 I       I1 2 _2197_[1]
      1200 I       I2 3 \UART.RST 
      1200 I       I3 4 _1797_[3]
      1200 O        O 1 _0772_
      1201 I       I0 1 csr_bankarray_csrbank27_reload0_w[22]
      1201 I       I1 2 _2196_[1]
      1201 I       I2 3 \UART.RST 
      1201 I       I3 4 _1797_[3]
      1201 O        O 1 _0773_
      1202 I       I0 1 csr_bankarray_csrbank27_reload0_w[23]
      1202 I       I1 2 _2347_[1]
      1202 I       I2 3 \UART.RST 
      1202 I       I3 4 _1797_[3]
      1202 O        O 1 _0774_
      1203 I       I0 1 csr_bankarray_csrbank27_reload0_w[24]
      1203 I       I1 2 _2250_[1]
      1203 I       I2 3 \UART.RST 
      1203 I       I3 4 _1797_[3]
      1203 O        O 1 _0775_
      1204 I       I0 1 csr_bankarray_csrbank27_reload0_w[25]
      1204 I       I1 2 _1958_[1]
      1204 I       I2 3 \UART.RST 
      1204 I       I3 4 _1797_[3]
      1204 O        O 1 _0776_
      1205 I       I0 1 csr_bankarray_csrbank27_reload0_w[26]
      1205 I       I1 2 _2349_[1]
      1205 I       I2 3 \UART.RST 
      1205 I       I3 4 _1797_[3]
      1205 O        O 1 _0777_
      1206 I       I0 1 csr_bankarray_csrbank27_reload0_w[27]
      1206 I       I1 2 _2346_[1]
      1206 I       I2 3 \UART.RST 
      1206 I       I3 4 _1797_[3]
      1206 O        O 1 _0778_
      1207 I       I0 1 csr_bankarray_csrbank27_reload0_w[28]
      1207 I       I1 2 _2344_[1]
      1207 I       I2 3 \UART.RST 
      1207 I       I3 4 _1797_[3]
      1207 O        O 1 _0779_
      1208 I       I0 1 csr_bankarray_csrbank27_reload0_w[29]
      1208 I       I1 2 _2341_[1]
      1208 I       I2 3 \UART.RST 
      1208 I       I3 4 _1797_[3]
      1208 O        O 1 _0780_
      1209 I       I0 1 csr_bankarray_csrbank27_reload0_w[30]
      1209 I       I1 2 _2357_[1]
      1209 I       I2 3 \UART.RST 
      1209 I       I3 4 _1797_[3]
      1209 O        O 1 _0781_
      1210 I       I0 1 csr_bankarray_csrbank27_reload0_w[31]
      1210 I       I1 2 _2154_[1]
      1210 I       I2 3 \UART.RST 
      1210 I       I3 4 _1797_[3]
      1210 O        O 1 _0782_
      1211 I       I0 1 interface0_ack
      1211 I       I1 2 \VexRiscv.dBusWishbone_DAT_MOSI [31]
      1211 O        O 1 _2154_[1]
      1212 I       I0 1 \UART.RST 
      1212 I       I1 2 _2376_[3]
      1212 O        O 1 _0783_
      1213 I       I0 1 _2493_[0]
      1213 I       I1 2 \UART.RST 
      1213 O        O 1 _0784_
      1214 I       I0 1 csr_bankarray_csrbank10_out0_r
      1214 I       I1 2 csr_bankarray_csrbank27_update_value0_w
      1214 I       I2 3 _1796_[0]
      1214 I       I3 4 _1662_[2]
      1214 O        O 1 _2493_[0]
      1215 I       I0 1 \UART.RST 
      1215 I       I1 2 _1662_[2]
      1215 I       I2 3 _1796_[0]
      1215 O        O 1 _0785_
      1216 I       I0 1 timer1_value[0]
      1216 I       I1 2 csr_bankarray_csrbank27_value_w[0]
      1216 I       I2 3 \UART.RST 
      1216 I       I3 4 timer1_update_value_re
      1216 O        O 1 _0786_
      1217 I       I0 1 _1882_[0]
      1217 I       I1 2 basesoc_uart_rx_fifo_level0[0]
      1217 I       I2 3 _2345_[2]
      1217 I       I3 4 \UART.RST 
      1217 O        O 1 _0423_
      1218 I       I0 1 _1465_[0]
      1218 I       I1 2 _1383_[0]
      1218 I       I2 3 basesoc_uart_rx_fifo_wrport_we
      1218 I       I3 4 basesoc_uart_rx_fifo_do_read
      1218 O        O 1 _2345_[2]
      1219 I       I0 1 basesoc_uart_rx_fifo_consume[3]
      1219 I       I1 2 _1380_[3]
      1219 I       I2 3 \UART.RST 
      1219 I       I3 4 basesoc_uart_rx_fifo_do_read
      1219 O        O 1 _0422_
      1220 I       I0 1 basesoc_uart_rx_fifo_consume[2]
      1220 I       I1 2 _1380_[2]
      1220 I       I2 3 \UART.RST 
      1220 I       I3 4 basesoc_uart_rx_fifo_do_read
      1220 O        O 1 _0421_
      1221 I       I0 1 basesoc_uart_rx_fifo_consume[1]
      1221 I       I1 2 _1380_[1]
      1221 I       I2 3 \UART.RST 
      1221 I       I3 4 basesoc_uart_rx_fifo_do_read
      1221 O        O 1 _0420_
      1222 I       I0 1 basesoc_uart_rx_fifo_consume[0]
      1222 I       I1 2 _1380_[0]
      1222 I       I2 3 \UART.RST 
      1222 I       I3 4 basesoc_uart_rx_fifo_do_read
      1222 O        O 1 _0419_
      1223 I       I0 1 \UART.RST 
      1223 I       I1 2 basesoc_tx_enable
      1223 I       I2 3 _1362_[32]
      1223 O        O 1 _0418_
      1224 I       I0 1 basesoc_uart_pending_r[1]
      1224 I       I1 2 basesoc_uart_rxtx_r[1]
      1224 I       I2 3 \UART.RST 
      1224 I       I3 4 _1784_[3]
      1224 O        O 1 _0417_
      1225 I       I0 1 basesoc_uart_pending_r[0]
      1225 I       I1 2 csr_bankarray_csrbank10_out0_r
      1225 I       I2 3 \UART.RST 
      1225 I       I3 4 _1784_[3]
      1225 O        O 1 _0416_
      1226 I       I0 1 csr_bankarray_csrbank27_value_w[2]
      1226 I       I1 2 timer1_value[2]
      1226 I       I2 3 \UART.RST 
      1226 I       I3 4 timer1_update_value_re
      1226 O        O 1 _0788_
      1227 I       I0 1 csr_bankarray_csrbank27_value_w[3]
      1227 I       I1 2 timer1_value[3]
      1227 I       I2 3 \UART.RST 
      1227 I       I3 4 timer1_update_value_re
      1227 O        O 1 _0789_
      1228 I       I0 1 csr_bankarray_csrbank27_value_w[4]
      1228 I       I1 2 timer1_value[4]
      1228 I       I2 3 \UART.RST 
      1228 I       I3 4 timer1_update_value_re
      1228 O        O 1 _0790_
      1229 I       I0 1 csr_bankarray_csrbank27_value_w[5]
      1229 I       I1 2 timer1_value[5]
      1229 I       I2 3 \UART.RST 
      1229 I       I3 4 timer1_update_value_re
      1229 O        O 1 _0791_
      1230 I       I0 1 csr_bankarray_csrbank27_value_w[6]
      1230 I       I1 2 timer1_value[6]
      1230 I       I2 3 \UART.RST 
      1230 I       I3 4 timer1_update_value_re
      1230 O        O 1 _0792_
      1231 I       I0 1 csr_bankarray_csrbank27_value_w[7]
      1231 I       I1 2 timer1_value[7]
      1231 I       I2 3 \UART.RST 
      1231 I       I3 4 timer1_update_value_re
      1231 O        O 1 _0793_
      1232 I       I0 1 csr_bankarray_csrbank27_value_w[8]
      1232 I       I1 2 timer1_value[8]
      1232 I       I2 3 \UART.RST 
      1232 I       I3 4 timer1_update_value_re
      1232 O        O 1 _0794_
      1233 I       I0 1 csr_bankarray_csrbank27_value_w[9]
      1233 I       I1 2 timer1_value[9]
      1233 I       I2 3 \UART.RST 
      1233 I       I3 4 timer1_update_value_re
      1233 O        O 1 _0795_
      1234 I       I0 1 csr_bankarray_csrbank27_value_w[10]
      1234 I       I1 2 timer1_value[10]
      1234 I       I2 3 \UART.RST 
      1234 I       I3 4 timer1_update_value_re
      1234 O        O 1 _0796_
      1235 I       I0 1 _1782_[0]
      1235 I       I1 2 \UART.RST 
      1235 O        O 1 _0657_
      1236 I       I0 1 csr_bankarray_csrbank10_out0_r
      1236 I       I1 2 csr_bankarray_csrbank16_oe0_w
      1236 I       I2 3 _1641_[2]
      1236 I       I3 4 _1641_[3]
      1236 O        O 1 _1782_[0]
      1237 I       I0 1 _1600_[1]
      1237 I       I1 2 _1608_[1]
      1237 I       I2 3 _1600_[2]
      1237 I       I3 4 _1637_[3]
      1237 O        O 1 _1641_[3]
      1238 I       I0 1 csr_bankarray_csrbank27_value_w[11]
      1238 I       I1 2 timer1_value[11]
      1238 I       I2 3 \UART.RST 
      1238 I       I3 4 timer1_update_value_re
      1238 O        O 1 _0797_
      1239 I       I0 1 csr_bankarray_csrbank27_value_w[12]
      1239 I       I1 2 timer1_value[12]
      1239 I       I2 3 \UART.RST 
      1239 I       I3 4 timer1_update_value_re
      1239 O        O 1 _0798_
      1240 I       I0 1 csr_bankarray_csrbank27_value_w[13]
      1240 I       I1 2 timer1_value[13]
      1240 I       I2 3 \UART.RST 
      1240 I       I3 4 timer1_update_value_re
      1240 O        O 1 _0799_
      1241 I       I0 1 csr_bankarray_csrbank27_value_w[14]
      1241 I       I1 2 timer1_value[14]
      1241 I       I2 3 \UART.RST 
      1241 I       I3 4 timer1_update_value_re
      1241 O        O 1 _0800_
      1242 I       I0 1 csr_bankarray_csrbank27_value_w[15]
      1242 I       I1 2 timer1_value[15]
      1242 I       I2 3 \UART.RST 
      1242 I       I3 4 timer1_update_value_re
      1242 O        O 1 _0801_
      1243 I       I0 1 csr_bankarray_csrbank27_value_w[16]
      1243 I       I1 2 timer1_value[16]
      1243 I       I2 3 \UART.RST 
      1243 I       I3 4 timer1_update_value_re
      1243 O        O 1 _0802_
      1244 I       I0 1 csr_bankarray_csrbank27_value_w[17]
      1244 I       I1 2 timer1_value[17]
      1244 I       I2 3 \UART.RST 
      1244 I       I3 4 timer1_update_value_re
      1244 O        O 1 _0803_
      1245 I       I0 1 csr_bankarray_csrbank27_value_w[18]
      1245 I       I1 2 timer1_value[18]
      1245 I       I2 3 \UART.RST 
      1245 I       I3 4 timer1_update_value_re
      1245 O        O 1 _0804_
      1246 I       I0 1 basesoc_uart_rx2
      1246 I       I1 2 basesoc_uart_rxtx_r[1]
      1246 I       I2 3 \UART.RST 
      1246 I       I3 4 _1721_[3]
      1246 O        O 1 _0415_
      1247 I       I0 1 _1639_[0]
      1247 I       I1 2 _1639_[1]
      1247 O        O 1 _1721_[3]
      1248 I       I0 1 basesoc_uart_tx2
      1248 I       I1 2 csr_bankarray_csrbank10_out0_r
      1248 I       I2 3 \UART.RST 
      1248 I       I3 4 _1721_[3]
      1248 O        O 1 _0414_
      1249 I       I0 1 basesoc_tx_enable
      1249 I       I1 2 _1362_[31]
      1249 O        O 1 _0413_
      1250 I       I0 1 basesoc_tx_enable
      1250 I       I1 2 _1362_[30]
      1250 O        O 1 _0412_
      1251 I       I0 1 basesoc_tx_enable
      1251 I       I1 2 _1362_[29]
      1251 O        O 1 _0411_
      1252 I       I0 1 basesoc_tx_enable
      1252 I       I1 2 _1362_[28]
      1252 O        O 1 _0410_
      1253 I       I0 1 basesoc_tx_enable
      1253 I       I1 2 _1362_[27]
      1253 O        O 1 _0409_
      1254 I       I0 1 basesoc_tx_enable
      1254 I       I1 2 _1362_[26]
      1254 O        O 1 _0408_
      1255 I       I0 1 _1362_[25]
      1255 I       I1 2 basesoc_tx_enable
      1255 O        O 1 _0407_
      1256 I       I0 1 _1362_[24]
      1256 I       I1 2 basesoc_tx_enable
      1256 O        O 1 _0406_
      1257 I       I0 1 _1362_[23]
      1257 I       I1 2 basesoc_tx_enable
      1257 O        O 1 _0405_
      1258 I       I0 1 basesoc_tx_enable
      1258 I       I1 2 _1362_[22]
      1258 O        O 1 _0404_
      1259 I       I0 1 _1362_[21]
      1259 I       I1 2 basesoc_tx_enable
      1259 O        O 1 _0403_
      1260 I       I0 1 basesoc_tx_enable
      1260 I       I1 2 _1362_[20]
      1260 O        O 1 _0402_
      1261 I       I0 1 csr_bankarray_csrbank27_value_w[19]
      1261 I       I1 2 timer1_value[19]
      1261 I       I2 3 \UART.RST 
      1261 I       I3 4 timer1_update_value_re
      1261 O        O 1 _0805_
      1262 I       I0 1 csr_bankarray_csrbank27_value_w[20]
      1262 I       I1 2 timer1_value[20]
      1262 I       I2 3 \UART.RST 
      1262 I       I3 4 timer1_update_value_re
      1262 O        O 1 _0806_
      1263 I       I0 1 csr_bankarray_csrbank27_value_w[21]
      1263 I       I1 2 timer1_value[21]
      1263 I       I2 3 \UART.RST 
      1263 I       I3 4 timer1_update_value_re
      1263 O        O 1 _0807_
      1264 I       I0 1 csr_bankarray_csrbank27_value_w[22]
      1264 I       I1 2 timer1_value[22]
      1264 I       I2 3 \UART.RST 
      1264 I       I3 4 timer1_update_value_re
      1264 O        O 1 _0808_
      1265 I       I0 1 csr_bankarray_csrbank27_value_w[23]
      1265 I       I1 2 timer1_value[23]
      1265 I       I2 3 \UART.RST 
      1265 I       I3 4 timer1_update_value_re
      1265 O        O 1 _0809_
      1266 I       I0 1 csr_bankarray_csrbank27_value_w[24]
      1266 I       I1 2 timer1_value[24]
      1266 I       I2 3 \UART.RST 
      1266 I       I3 4 timer1_update_value_re
      1266 O        O 1 _0810_
      1267 I       I0 1 csr_bankarray_csrbank27_value_w[25]
      1267 I       I1 2 timer1_value[25]
      1267 I       I2 3 \UART.RST 
      1267 I       I3 4 timer1_update_value_re
      1267 O        O 1 _0811_
      1268 I       I0 1 csr_bankarray_csrbank27_value_w[26]
      1268 I       I1 2 timer1_value[26]
      1268 I       I2 3 \UART.RST 
      1268 I       I3 4 timer1_update_value_re
      1268 O        O 1 _0812_
      1269 I       I0 1 csr_bankarray_csrbank27_value_w[27]
      1269 I       I1 2 timer1_value[27]
      1269 I       I2 3 \UART.RST 
      1269 I       I3 4 timer1_update_value_re
      1269 O        O 1 _0813_
      1270 I       I0 1 csr_bankarray_csrbank27_value_w[28]
      1270 I       I1 2 timer1_value[28]
      1270 I       I2 3 \UART.RST 
      1270 I       I3 4 timer1_update_value_re
      1270 O        O 1 _0814_
      1271 I       I0 1 csr_bankarray_csrbank27_value_w[29]
      1271 I       I1 2 timer1_value[29]
      1271 I       I2 3 \UART.RST 
      1271 I       I3 4 timer1_update_value_re
      1271 O        O 1 _0815_
      1272 I       I0 1 csr_bankarray_csrbank27_value_w[30]
      1272 I       I1 2 timer1_value[30]
      1272 I       I2 3 \UART.RST 
      1272 I       I3 4 timer1_update_value_re
      1272 O        O 1 _0816_
      1273 I       I0 1 csr_bankarray_csrbank27_value_w[31]
      1273 I       I1 2 timer1_value[31]
      1273 I       I2 3 \UART.RST 
      1273 I       I3 4 timer1_update_value_re
      1273 O        O 1 _0817_
      1274 I       I0 1 timer1_zero_trigger_d
      1274 I       I1 2 _1886_[2]
      1274 I       I2 3 _2630_[2]
      1274 I       I3 4 \UART.RST 
      1274 O        O 1 _0818_
      1275 I       I0 1 _1885_[0]
      1275 I       I1 2 _1885_[1]
      1275 I       I2 3 _1885_[2]
      1275 I       I3 4 _1885_[3]
      1275 O        O 1 _1886_[2]
      1276 I       I0 1 _1883_[0]
      1276 I       I1 2 _1883_[1]
      1276 O        O 1 _1885_[0]
      1277 I       I0 1 timer1_value[29]
      1277 I       I1 2 timer1_value[30]
      1277 I       I2 3 timer1_value[31]
      1277 I       I3 4 timer1_value[1]
      1277 O        O 1 _1883_[0]
      1278 I       I0 1 timer1_value[25]
      1278 I       I1 2 timer1_value[26]
      1278 I       I2 3 timer1_value[27]
      1278 I       I3 4 timer1_value[28]
      1278 O        O 1 _1883_[1]
      1279 I       I0 1 _1884_[0]
      1279 I       I1 2 _1884_[1]
      1279 I       I2 3 _1884_[2]
      1279 I       I3 4 _1884_[3]
      1279 O        O 1 _1885_[1]
      1280 I       I0 1 timer1_value[5]
      1280 I       I1 2 timer1_value[6]
      1280 I       I2 3 timer1_value[7]
      1280 I       I3 4 timer1_value[8]
      1280 O        O 1 _1884_[0]
      1281 I       I0 1 timer1_value[0]
      1281 I       I1 2 timer1_value[2]
      1281 I       I2 3 timer1_value[3]
      1281 I       I3 4 timer1_value[4]
      1281 O        O 1 _1884_[1]
      1282 I       I0 1 timer1_value[13]
      1282 I       I1 2 timer1_value[14]
      1282 I       I2 3 timer1_value[15]
      1282 I       I3 4 timer1_value[16]
      1282 O        O 1 _1884_[2]
      1283 I       I0 1 timer1_value[9]
      1283 I       I1 2 timer1_value[10]
      1283 I       I2 3 timer1_value[11]
      1283 I       I3 4 timer1_value[12]
      1283 O        O 1 _1884_[3]
      1284 I       I0 1 timer1_value[21]
      1284 I       I1 2 timer1_value[22]
      1284 I       I2 3 timer1_value[23]
      1284 I       I3 4 timer1_value[24]
      1284 O        O 1 _1885_[2]
      1285 I       I0 1 timer1_value[17]
      1285 I       I1 2 timer1_value[18]
      1285 I       I2 3 timer1_value[19]
      1285 I       I3 4 timer1_value[20]
      1285 O        O 1 _1885_[3]
      1286 I       I0 1 timer1_pending_re
      1286 I       I1 2 timer1_pending_r
      1286 I       I2 3 csr_bankarray_csrbank27_ev_pending_w
      1286 O        O 1 _2630_[2]
      1287 I       I0 1 csr_bankarray_csrbank27_load0_w[0]
      1287 I       I1 2 _2190_[1]
      1287 I       I2 3 \UART.RST 
      1287 I       I3 4 csr_bankarray_csrbank27_en0_w
      1287 O        O 1 _0819_
      1288 I       I0 1 _1438_[0]
      1288 I       I1 2 csr_bankarray_csrbank27_reload0_w[0]
      1288 I       I2 3 _1886_[2]
      1288 O        O 1 _2190_[1]
      1289 I       I0 1 csr_bankarray_csrbank27_load0_w[1]
      1289 I       I1 2 _1978_[1]
      1289 I       I2 3 \UART.RST 
      1289 I       I3 4 csr_bankarray_csrbank27_en0_w
      1289 O        O 1 _0820_
      1290 I       I0 1 _1438_[1]
      1290 I       I1 2 csr_bankarray_csrbank27_reload0_w[1]
      1290 I       I2 3 _1886_[2]
      1290 O        O 1 _1978_[1]
      1291 I       I0 1 csr_bankarray_csrbank27_load0_w[2]
      1291 I       I1 2 _2327_[1]
      1291 I       I2 3 \UART.RST 
      1291 I       I3 4 csr_bankarray_csrbank27_en0_w
      1291 O        O 1 _0821_
      1292 I       I0 1 _1438_[2]
      1292 I       I1 2 csr_bankarray_csrbank27_reload0_w[2]
      1292 I       I2 3 _1886_[2]
      1292 O        O 1 _2327_[1]
      1293 I       I0 1 csr_bankarray_csrbank27_load0_w[3]
      1293 I       I1 2 _2205_[1]
      1293 I       I2 3 \UART.RST 
      1293 I       I3 4 csr_bankarray_csrbank27_en0_w
      1293 O        O 1 _0822_
      1294 I       I0 1 _1438_[3]
      1294 I       I1 2 csr_bankarray_csrbank27_reload0_w[3]
      1294 I       I2 3 _1886_[2]
      1294 O        O 1 _2205_[1]
      1295 I       I0 1 csr_bankarray_csrbank27_load0_w[4]
      1295 I       I1 2 _2417_[1]
      1295 I       I2 3 \UART.RST 
      1295 I       I3 4 csr_bankarray_csrbank27_en0_w
      1295 O        O 1 _0823_
      1296 I       I0 1 _1438_[4]
      1296 I       I1 2 csr_bankarray_csrbank27_reload0_w[4]
      1296 I       I2 3 _1886_[2]
      1296 O        O 1 _2417_[1]
      1297 I       I0 1 csr_bankarray_csrbank27_load0_w[5]
      1297 I       I1 2 _2414_[1]
      1297 I       I2 3 \UART.RST 
      1297 I       I3 4 csr_bankarray_csrbank27_en0_w
      1297 O        O 1 _0824_
      1298 I       I0 1 _1438_[5]
      1298 I       I1 2 csr_bankarray_csrbank27_reload0_w[5]
      1298 I       I2 3 _1886_[2]
      1298 O        O 1 _2414_[1]
      1299 I       I0 1 csr_bankarray_csrbank27_load0_w[6]
      1299 I       I1 2 _2356_[1]
      1299 I       I2 3 \UART.RST 
      1299 I       I3 4 csr_bankarray_csrbank27_en0_w
      1299 O        O 1 _0825_
      1300 I       I0 1 _1438_[6]
      1300 I       I1 2 csr_bankarray_csrbank27_reload0_w[6]
      1300 I       I2 3 _1886_[2]
      1300 O        O 1 _2356_[1]
      1301 I       I0 1 csr_bankarray_csrbank27_load0_w[7]
      1301 I       I1 2 _2443_[1]
      1301 I       I2 3 \UART.RST 
      1301 I       I3 4 csr_bankarray_csrbank27_en0_w
      1301 O        O 1 _0826_
      1302 I       I0 1 _1438_[7]
      1302 I       I1 2 csr_bankarray_csrbank27_reload0_w[7]
      1302 I       I2 3 _1886_[2]
      1302 O        O 1 _2443_[1]
      1303 I       I0 1 csr_bankarray_csrbank27_load0_w[8]
      1303 I       I1 2 _2324_[1]
      1303 I       I2 3 \UART.RST 
      1303 I       I3 4 csr_bankarray_csrbank27_en0_w
      1303 O        O 1 _0827_
      1304 I       I0 1 _1438_[8]
      1304 I       I1 2 csr_bankarray_csrbank27_reload0_w[8]
      1304 I       I2 3 _1886_[2]
      1304 O        O 1 _2324_[1]
      1305 I       I0 1 _2203_[0]
      1305 I       I1 2 \UART.RST 
      1305 O        O 1 _0659_
      1306 I       I0 1 csr_bankarray_csrbank10_out0_r
      1306 I       I1 2 csr_bankarray_csrbank17_oe0_w
      1306 I       I2 3 _1641_[2]
      1306 I       I3 4 _2202_[3]
      1306 O        O 1 _2203_[0]
      1307 I       I0 1 _1600_[1]
      1307 I       I1 2 _1608_[1]
      1307 I       I2 3 _1637_[3]
      1307 I       I3 4 _1638_[2]
      1307 O        O 1 _2202_[3]
      1308 I       I0 1 csr_bankarray_csrbank27_load0_w[11]
      1308 I       I1 2 _2589_[1]
      1308 I       I2 3 \UART.RST 
      1308 I       I3 4 csr_bankarray_csrbank27_en0_w
      1308 O        O 1 _0830_
      1309 I       I0 1 _1438_[11]
      1309 I       I1 2 csr_bankarray_csrbank27_reload0_w[11]
      1309 I       I2 3 _1886_[2]
      1309 O        O 1 _2589_[1]
      1310 I       I0 1 csr_bankarray_csrbank27_load0_w[12]
      1310 I       I1 2 _2239_[1]
      1310 I       I2 3 \UART.RST 
      1310 I       I3 4 csr_bankarray_csrbank27_en0_w
      1310 O        O 1 _0831_
      1311 I       I0 1 _1438_[12]
      1311 I       I1 2 csr_bankarray_csrbank27_reload0_w[12]
      1311 I       I2 3 _1886_[2]
      1311 O        O 1 _2239_[1]
      1312 I       I0 1 basesoc_timer_pending_r
      1312 I       I1 2 csr_bankarray_csrbank10_out0_r
      1312 I       I2 3 \UART.RST 
      1312 I       I3 4 _2326_[3]
      1312 O        O 1 _0275_
      1313 I       I0 1 _1798_[0]
      1313 I       I1 2 _1610_[3]
      1313 O        O 1 _2326_[3]
      1314 I       I0 1 _2238_[0]
      1314 I       I1 2 \UART.RST 
      1314 O        O 1 _0660_
      1315 I       I0 1 csr_bankarray_csrbank10_out0_r
      1315 I       I1 2 csr_bankarray_csrbank17_out0_w
      1315 I       I2 3 _1605_[0]
      1315 I       I3 4 _2202_[3]
      1315 O        O 1 _2238_[0]
      1316 I       I0 1 csr_bankarray_csrbank27_load0_w[13]
      1316 I       I1 2 _2211_[1]
      1316 I       I2 3 \UART.RST 
      1316 I       I3 4 csr_bankarray_csrbank27_en0_w
      1316 O        O 1 _0832_
      1317 I       I0 1 _1438_[13]
      1317 I       I1 2 csr_bankarray_csrbank27_reload0_w[13]
      1317 I       I2 3 _1886_[2]
      1317 O        O 1 _2211_[1]
      1318 I       I0 1 csr_bankarray_csrbank27_load0_w[15]
      1318 I       I1 2 _2596_[1]
      1318 I       I2 3 \UART.RST 
      1318 I       I3 4 csr_bankarray_csrbank27_en0_w
      1318 O        O 1 _0834_
      1319 I       I0 1 _1438_[15]
      1319 I       I1 2 csr_bankarray_csrbank27_reload0_w[15]
      1319 I       I2 3 _1886_[2]
      1319 O        O 1 _2596_[1]
      1320 I       I0 1 _2447_[0]
      1320 I       I1 2 \UART.RST 
      1320 O        O 1 _0661_
      1321 I       I0 1 csr_bankarray_csrbank10_out0_r
      1321 I       I1 2 csr_bankarray_csrbank18_oe0_w
      1321 I       I2 3 _1641_[2]
      1321 I       I3 4 _2446_[3]
      1321 O        O 1 _2447_[0]
      1322 I       I0 1 _1642_[1]
      1322 I       I1 2 _1600_[1]
      1322 I       I2 3 _1608_[1]
      1322 I       I3 4 _1637_[3]
      1322 O        O 1 _2446_[3]
      1323 I       I0 1 csr_bankarray_csrbank27_load0_w[16]
      1323 I       I1 2 _1887_[1]
      1323 I       I2 3 \UART.RST 
      1323 I       I3 4 csr_bankarray_csrbank27_en0_w
      1323 O        O 1 _0835_
      1324 I       I0 1 _1438_[16]
      1324 I       I1 2 csr_bankarray_csrbank27_reload0_w[16]
      1324 I       I2 3 _1886_[2]
      1324 O        O 1 _1887_[1]
      1325 I       I0 1 csr_bankarray_csrbank27_load0_w[17]
      1325 I       I1 2 _2237_[1]
      1325 I       I2 3 \UART.RST 
      1325 I       I3 4 csr_bankarray_csrbank27_en0_w
      1325 O        O 1 _0836_
      1326 I       I0 1 _1438_[17]
      1326 I       I1 2 csr_bankarray_csrbank27_reload0_w[17]
      1326 I       I2 3 _1886_[2]
      1326 O        O 1 _2237_[1]
      1327 I       I0 1 csr_bankarray_csrbank27_load0_w[18]
      1327 I       I1 2 _2074_[1]
      1327 I       I2 3 \UART.RST 
      1327 I       I3 4 csr_bankarray_csrbank27_en0_w
      1327 O        O 1 _0837_
      1328 I       I0 1 _1438_[18]
      1328 I       I1 2 csr_bankarray_csrbank27_reload0_w[18]
      1328 I       I2 3 _1886_[2]
      1328 O        O 1 _2074_[1]
      1329 I       I0 1 csr_bankarray_csrbank27_load0_w[21]
      1329 I       I1 2 _1888_[1]
      1329 I       I2 3 \UART.RST 
      1329 I       I3 4 csr_bankarray_csrbank27_en0_w
      1329 O        O 1 _0840_
      1330 I       I0 1 _1438_[21]
      1330 I       I1 2 csr_bankarray_csrbank27_reload0_w[21]
      1330 I       I2 3 _1886_[2]
      1330 O        O 1 _1888_[1]
      1331 I       I0 1 csr_bankarray_csrbank27_load0_w[24]
      1331 I       I1 2 _2448_[1]
      1331 I       I2 3 \UART.RST 
      1331 I       I3 4 csr_bankarray_csrbank27_en0_w
      1331 O        O 1 _0843_
      1332 I       I0 1 _1438_[24]
      1332 I       I1 2 csr_bankarray_csrbank27_reload0_w[24]
      1332 I       I2 3 _1886_[2]
      1332 O        O 1 _2448_[1]
      1333 I       I0 1 \UART.uart_rx_i.n163_q [1]
      1333 I       I1 2 _2073_[1]
      1333 I       I2 3 \UART.RST 
      1333 I       I3 4 \UART.uart_rx_i.n58_o 
      1333 O        O 1 _0112_
      1334 I       I0 1 \UART.uart_rx_i.n163_q [1]
      1334 I       I1 2 \UART.uart_rx_i.n163_q [2]
      1334 I       I2 3 \UART.uart_rx_i.n163_q [0]
      1334 I       I3 4 \UART.uart_rx_i.n62_o [1]
      1334 O        O 1 _2073_[1]
      1335 I       I0 1 csr_bankarray_csrbank27_load0_w[29]
      1335 I       I1 2 _1889_[1]
      1335 I       I2 3 \UART.RST 
      1335 I       I3 4 csr_bankarray_csrbank27_en0_w
      1335 O        O 1 _0848_
      1336 I       I0 1 _1438_[29]
      1336 I       I1 2 csr_bankarray_csrbank27_reload0_w[29]
      1336 I       I2 3 _1886_[2]
      1336 O        O 1 _1889_[1]
      1337 I       I0 1 _2440_[0]
      1337 I       I1 2 \UART.RST 
      1337 O        O 1 _0664_
      1338 I       I0 1 csr_bankarray_csrbank10_out0_r
      1338 I       I1 2 csr_bankarray_csrbank19_out0_w
      1338 I       I2 3 _1605_[0]
      1338 I       I3 4 _2071_[3]
      1338 O        O 1 _2440_[0]
      1339 I       I0 1 _1600_[1]
      1339 I       I1 2 _1608_[1]
      1339 I       I2 3 _1637_[3]
      1339 I       I3 4 _1607_[1]
      1339 O        O 1 _2071_[3]
      1340 I       I0 1 csr_bankarray_csrbank27_load0_w[30]
      1340 I       I1 2 _2070_[1]
      1340 I       I2 3 \UART.RST 
      1340 I       I3 4 csr_bankarray_csrbank27_en0_w
      1340 O        O 1 _0849_
      1341 I       I0 1 _1438_[30]
      1341 I       I1 2 csr_bankarray_csrbank27_reload0_w[30]
      1341 I       I2 3 _1886_[2]
      1341 O        O 1 _2070_[1]
      1342 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[15]
      1342 I       I1 2 _1934_[1]
      1342 I       I2 3 \UART.RST 
      1342 I       I3 4 _1913_[3]
      1342 O        O 1 _0632_
      1343 I       I0 1 basesoc_rx_enable
      1343 I       I1 2 _1365_[2]
      1343 O        O 1 _0178_
      1344 I       I0 1 _2069_[0]
      1344 I       I1 2 \UART.RST 
      1344 O        O 1 _0852_
      1345 I       I0 1 csr_bankarray_csrbank10_out0_r
      1345 I       I1 2 csr_bankarray_csrbank29_control0_w
      1345 I       I2 3 _1771_[0]
      1345 I       I3 4 _1605_[0]
      1345 O        O 1 _2069_[0]
      1346 I       I0 1 _2066_[0]
      1346 I       I1 2 \UART.RST 
      1346 O        O 1 _0853_
      1347 I       I0 1 csr_bankarray_csrbank10_out0_r
      1347 I       I1 2 csr_bankarray_csrbank29_ev_enable0_w
      1347 I       I2 3 _1771_[0]
      1347 I       I3 4 _1610_[3]
      1347 O        O 1 _2066_[0]
      1348 I       I0 1 _1362_[19]
      1348 I       I1 2 basesoc_tx_enable
      1348 O        O 1 _0401_
      1349 I       I0 1 \UART.RST 
      1349 I       I1 2 _1605_[0]
      1349 I       I2 3 _1771_[0]
      1349 O        O 1 _0855_
      1350 I       I0 1 csr_bankarray_csrbank29_rx_data_w[0]
      1350 I       I1 2 \UART_1.DOUT [0]
      1350 I       I2 3 \UART.RST 
      1350 I       I3 4 \UART_1.DOUT_VLD 
      1350 O        O 1 _0856_
      1351 I       I0 1 _2065_[0]
      1351 I       I1 2 \UART.RST 
      1351 O        O 1 _0854_
      1352 I       I0 1 csr_bankarray_csrbank10_out0_r
      1352 I       I1 2 uart_ice40_pending_r
      1352 I       I2 3 _1771_[0]
      1352 I       I3 4 _1639_[0]
      1352 O        O 1 _2065_[0]
      1353 I       I0 1 csr_bankarray_csrbank29_rx_data_w[1]
      1353 I       I1 2 \UART_1.DOUT [1]
      1353 I       I2 3 \UART.RST 
      1353 I       I3 4 \UART_1.DOUT_VLD 
      1353 O        O 1 _0857_
      1354 I       I0 1 csr_bankarray_csrbank29_rx_data_w[2]
      1354 I       I1 2 \UART_1.DOUT [2]
      1354 I       I2 3 \UART.RST 
      1354 I       I3 4 \UART_1.DOUT_VLD 
      1354 O        O 1 _0858_
      1355 I       I0 1 _2067_[0]
      1355 I       I1 2 \UART.RST 
      1355 O        O 1 _0656_
      1356 I       I0 1 csr_bankarray_csrbank10_out0_r
      1356 I       I1 2 csr_bankarray_csrbank15_out0_w
      1356 I       I2 3 _1605_[0]
      1356 I       I3 4 _2063_[3]
      1356 O        O 1 _2067_[0]
      1357 I       I0 1 _1600_[1]
      1357 I       I1 2 _1608_[1]
      1357 I       I2 3 _1607_[1]
      1357 I       I3 4 _1607_[2]
      1357 O        O 1 _2063_[3]
      1358 I       I0 1 \UART.RST 
      1358 I       I1 2 basesoc_rx_enable
      1358 I       I2 3 _1365_[32]
      1358 O        O 1 _0276_
      1359 I       I0 1 _1891_[0]
      1359 I       I1 2 \UART.RST 
      1359 O        O 1 _0654_
      1360 I       I0 1 csr_bankarray_csrbank10_out0_r
      1360 I       I1 2 csr_bankarray_csrbank14_out0_w
      1360 I       I2 3 _1605_[0]
      1360 I       I3 4 _1890_[3]
      1360 O        O 1 _1891_[0]
      1361 I       I0 1 _1600_[1]
      1361 I       I1 2 _1642_[1]
      1361 I       I2 3 _1608_[1]
      1361 I       I3 4 _1607_[2]
      1361 O        O 1 _1890_[3]
      1362 I       I0 1 csr_bankarray_csrbank29_rx_data_w[4]
      1362 I       I1 2 \UART_1.DOUT [4]
      1362 I       I2 3 \UART.RST 
      1362 I       I3 4 \UART_1.DOUT_VLD 
      1362 O        O 1 _0860_
      1363 I       I0 1 csr_bankarray_csrbank29_rx_data_w[5]
      1363 I       I1 2 \UART_1.DOUT [5]
      1363 I       I2 3 \UART.RST 
      1363 I       I3 4 \UART_1.DOUT_VLD 
      1363 O        O 1 _0861_
      1364 I       I0 1 \UART_1.DIN [5]
      1364 I       I1 2 basesoc_uart_rxtx_r[5]
      1364 I       I2 3 \UART.RST 
      1364 I       I3 4 _1772_[3]
      1364 O        O 1 _0871_
      1365 I       I0 1 _1362_[18]
      1365 I       I1 2 basesoc_tx_enable
      1365 O        O 1 _0400_
      1366 I       I0 1 \UART_1.DIN [6]
      1366 I       I1 2 basesoc_uart_rxtx_r[6]
      1366 I       I2 3 \UART.RST 
      1366 I       I3 4 _1772_[3]
      1366 O        O 1 _0872_
      1367 I       I0 1 csr_bankarray_csrbank30_rx_data_w[1]
      1367 I       I1 2 \UART.DOUT [1]
      1367 I       I2 3 \UART.RST 
      1367 I       I3 4 \UART.DOUT_VLD 
      1367 O        O 1 _0880_
      1368 I       I0 1 _1362_[17]
      1368 I       I1 2 basesoc_tx_enable
      1368 O        O 1 _0399_
      1369 I       I0 1 _2055_[0]
      1369 I       I1 2 _1750_[2]
      1369 I       I2 3 _1646_[3]
      1369 O        O 1 _1051_
      1370 I       I0 1 _1802_[0]
      1370 I       I1 2 _1699_[1]
      1370 I       I2 3 \VexRiscv.IBusSimplePlugin_iBusRsp_stages_1_input_valid 
      1370 O        O 1 _2055_[0]
      1371 I       I0 1 basesoc_timer_value_status[23]
      1371 I       I1 2 basesoc_timer_value[23]
      1371 I       I2 3 \UART.RST 
      1371 I       I3 4 basesoc_timer_update_value_re
      1371 O        O 1 _0335_
      1372 I       I0 1 \VexRiscv.execute_arbitration_isStuckByOthers 
      1372 I       I1 2 _2062_[1]
      1372 I       I2 3 _1646_[3]
      1372 I       I3 4 \VexRiscv.memory_arbitration_isValid 
      1372 O        O 1 _1053_
      1373 I       I0 1 _2035_[2]
      1373 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]
      1373 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_836 
      1373 O        O 1 _1054_
      1374 I       I0 1 \VexRiscv.execute_arbitration_isStuck 
      1374 I       I1 2 _1624_[2]
      1374 I       I2 3 \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE 
      1374 O        O 1 _2035_[2]
      1375 I       I0 1 basesoc_tx_enable
      1375 I       I1 2 _1362_[14]
      1375 O        O 1 _0396_
      1376 I       I0 1 \VexRiscv.execute_arbitration_isStuckByOthers 
      1376 I       I1 2 \VexRiscv.when_ShiftPlugins_l169 
      1376 O        O 1 _1892_[2]
      1377 I       I0 1 _1893_[0]
      1377 I       I1 2 _1747_[2]
      1377 I       I2 3 _1646_[3]
      1377 O        O 1 _1056_
      1378 I       I0 1 \VexRiscv.execute_LightShifterPlugin_isActive 
      1378 I       I1 2 _1623_[0]
      1378 I       I2 3 _1892_[2]
      1378 O        O 1 _1893_[0]
      1379 I       I0 1 _2059_[0]
      1379 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]
      1379 I       I2 3 _2051_[1]
      1379 I       I3 4 _1646_[3]
      1379 O        O 1 _1057_
      1380 I       I0 1 \VexRiscv.execute_arbitration_isStuck 
      1380 I       I1 2 _1624_[2]
      1380 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_768 
      1380 I       I3 4 \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE 
      1380 O        O 1 _2051_[1]
      1381 I       I0 1 \VexRiscv.CsrPlugin_mstatus_MPIE 
      1381 I       I1 2 \VexRiscv.CsrPlugin_mstatus_MIE 
      1381 I       I2 3 _1590_[2]
      1381 I       I3 4 \VexRiscv.when_CsrPlugin_l1390 
      1381 O        O 1 _2059_[0]
      1382 I       I0 1 basesoc_timer_reload_storage[13]
      1382 I       I1 2 _2053_[1]
      1382 I       I2 3 \UART.RST 
      1382 I       I3 4 _1816_[3]
      1382 O        O 1 _0290_
      1383 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [7]
      1383 I       I1 2 _1741_[2]
      1383 I       I2 3 _1894_[2]
      1383 I       I3 4 _1894_[3]
      1383 O        O 1 _1055_
      1384 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      1384 I       I1 2 \VexRiscv._zz__zz_decode_IS_CSR_63 
      1384 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]
      1384 O        O 1 _1894_[2]
      1385 I       I0 1 \VexRiscv._zz__zz_decode_IS_CSR_22 
      1385 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      1385 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      1385 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      1385 O        O 1 _1894_[3]
      1386 I       I0 1 _1432_[0]
      1386 I       I1 2 _1427_[0]
      1386 I       I2 3 _1802_[0]
      1386 I       I3 4 _1646_[3]
      1386 O        O 1 _1058_
      1387 I       I0 1 _1646_[3]
      1387 I       I1 2 \VexRiscv.lastStageIsFiring 
      1387 I       I2 3 \VexRiscv._zz_lastStageRegFileWrite_valid 
      1387 O        O 1 _1061_
      1388 I       I0 1 _2052_[0]
      1388 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]
      1388 I       I2 3 _2051_[1]
      1388 I       I3 4 _1646_[3]
      1388 O        O 1 _1062_
      1389 I       I0 1 \VexRiscv.when_CsrPlugin_l1390 
      1389 I       I1 2 \VexRiscv.CsrPlugin_mstatus_MIE 
      1389 I       I2 3 \VexRiscv.CsrPlugin_mstatus_MPIE 
      1389 I       I3 4 _1590_[2]
      1389 O        O 1 _2052_[0]
      1390 I       I0 1 _1662_[0]
      1390 I       I1 2 basesoc_timer_value_status[13]
      1390 I       I2 3 _2054_[2]
      1390 I       I3 4 _1781_[3]
      1390 O        O 1 _1187_
      1391 I       I0 1 basesoc_timer_reload_storage[13]
      1391 I       I1 2 _1604_[0]
      1391 I       I2 3 _1604_[2]
      1391 I       I3 4 basesoc_timer_load_storage[13]
      1391 O        O 1 _2054_[2]
      1392 I       I0 1 _1432_[2]
      1392 I       I1 2 _1427_[2]
      1392 I       I2 3 _1802_[0]
      1392 I       I3 4 _1646_[3]
      1392 O        O 1 _1060_
      1393 I       I0 1 _2039_[0]
      1393 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      1393 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      1393 I       I3 4 \VexRiscv._zz_execute_SRC1 [11]
      1393 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]
      1394 I       I0 1 _1754_[0]
      1394 I       I1 2 \VexRiscv.decode_to_execute_RS1 [11]
      1394 O        O 1 \VexRiscv._zz_execute_SRC1 [11]
      1395 I       I0 1 _1895_[0]
      1395 I       I1 2 _1895_[1]
      1395 I       I2 3 _1895_[2]
      1395 O        O 1 _2039_[0]
      1396 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
      1396 I       I1 2 \VexRiscv.CsrPlugin_mtval [11]
      1396 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_768 
      1396 I       I3 4 \VexRiscv.CsrPlugin_mstatus_MPP [0]
      1396 O        O 1 _1895_[0]
      1397 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_836 
      1397 I       I1 2 \VexRiscv.CsrPlugin_mip_MEIP 
      1397 I       I2 3 \VexRiscv.CsrPlugin_mie_MEIE 
      1397 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_772 
      1397 O        O 1 _1895_[1]
      1398 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
      1398 I       I1 2 \VexRiscv.CsrPlugin_mepc [11]
      1398 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [11]
      1398 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
      1398 O        O 1 _1895_[2]
      1399 I       I0 1 \VexRiscv.CsrPlugin_mie_MEIE 
      1399 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]
      1399 I       I2 3 _1899_[2]
      1399 I       I3 4 _1646_[3]
      1399 O        O 1 _1063_
      1400 I       I0 1 \VexRiscv.execute_arbitration_isStuck 
      1400 I       I1 2 _1624_[2]
      1400 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_772 
      1400 I       I3 4 \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE 
      1400 O        O 1 _1899_[2]
      1401 I       I0 1 _1662_[0]
      1401 I       I1 2 basesoc_timer_value_status[14]
      1401 I       I2 3 _1896_[2]
      1401 I       I3 4 _1781_[3]
      1401 O        O 1 _1186_
      1402 I       I0 1 basesoc_timer_reload_storage[14]
      1402 I       I1 2 _1604_[0]
      1402 I       I2 3 _1604_[2]
      1402 I       I3 4 basesoc_timer_load_storage[14]
      1402 O        O 1 _1896_[2]
      1403 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]
      1403 I       I1 2 _2051_[1]
      1403 I       I2 3 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]
      1403 I       I3 4 _2051_[3]
      1403 O        O 1 _1065_
      1404 I       I0 1 \VexRiscv.when_CsrPlugin_l1390 
      1404 I       I1 2 \VexRiscv.CsrPlugin_mstatus_MPP [0]
      1404 I       I2 3 _1590_[2]
      1404 I       I3 4 _1646_[3]
      1404 O        O 1 _2051_[3]
      1405 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]
      1405 I       I1 2 _2051_[1]
      1405 I       I2 3 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]
      1405 I       I3 4 _2424_[3]
      1405 O        O 1 _1066_
      1406 I       I0 1 \VexRiscv.when_CsrPlugin_l1390 
      1406 I       I1 2 \VexRiscv.CsrPlugin_mstatus_MPP [1]
      1406 I       I2 3 _1590_[2]
      1406 I       I3 4 _1646_[3]
      1406 O        O 1 _2424_[3]
      1407 I       I0 1 \VexRiscv.CsrPlugin_mie_MSIE 
      1407 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]
      1407 I       I2 3 _1899_[2]
      1407 I       I3 4 _1646_[3]
      1407 O        O 1 _1067_
      1408 I       I0 1 \VexRiscv.decode_arbitration_isStuck 
      1408 I       I1 2 _1748_[0]
      1408 I       I2 3 _1646_[3]
      1408 O        O 1 _1068_
      1409 I       I0 1 basesoc_tx_sink_valid
      1409 I       I1 2 basesoc_tx_enable
      1409 I       I2 3 \UART.RST 
      1409 I       I3 4 _2439_[3]
      1409 O        O 1 _0127_
      1410 I       I0 1 _2422_[0]
      1410 I       I1 2 basesoc_tx_data[0]
      1410 I       I2 3 basesoc_tx_tick
      1410 I       I3 4 basesoc_tx_enable
      1410 O        O 1 _2439_[3]
      1411 I       I0 1 basesoc_timer_value_status[22]
      1411 I       I1 2 basesoc_timer_value[22]
      1411 I       I2 3 \UART.RST 
      1411 I       I3 4 basesoc_timer_update_value_re
      1411 O        O 1 _0334_
      1412 I       I0 1 _1662_[0]
      1412 I       I1 2 basesoc_timer_value_status[30]
      1412 I       I2 3 _2455_[2]
      1412 I       I3 4 _1781_[3]
      1412 O        O 1 _1170_
      1413 I       I0 1 _1604_[0]
      1413 I       I1 2 basesoc_timer_reload_storage[30]
      1413 I       I2 3 _1604_[2]
      1413 I       I3 4 basesoc_timer_load_storage[30]
      1413 O        O 1 _2455_[2]
      1414 I       I0 1 _1646_[3]
      1414 I       I1 2 \VexRiscv.IBusSimplePlugin_pending_next [2]
      1414 O        O 1 _1072_
      1415 I       I0 1 _1662_[0]
      1415 I       I1 2 csr_bankarray_csrbank27_value_w[28]
      1415 I       I2 3 _2425_[2]
      1415 I       I3 4 _1910_[3]
      1415 O        O 1 _1140_
      1416 I       I0 1 _1610_[3]
      1416 I       I1 2 _1780_[1]
      1416 I       I2 3 _1663_[0]
      1416 I       I3 4 _1795_[0]
      1416 O        O 1 _1910_[3]
      1417 I       I0 1 _1604_[0]
      1417 I       I1 2 csr_bankarray_csrbank27_reload0_w[28]
      1417 I       I2 3 _1604_[2]
      1417 I       I3 4 csr_bankarray_csrbank27_load0_w[28]
      1417 O        O 1 _2425_[2]
      1418 I       I0 1 core_reg_rx_conv_converter_source_payload_data[1]
      1418 I       I1 2 core_sink_sink_payload_dq[1]
      1418 I       I2 3 \UART.RST 
      1418 I       I3 4 _1930_[3]
      1418 O        O 1 _0088_
      1419 I       I0 1 \spi_master_1.n129_q 
      1419 I       I1 2 \spi_master_1.n28_o [0]
      1419 O        O 1 _1073_
      1420 I       I0 1 _2423_[0]
      1420 I       I1 2 _2423_[1]
      1420 I       I2 3 _1664_[3]
      1420 O        O 1 _1100_
      1421 I       I0 1 _1663_[0]
      1421 I       I1 2 _1600_[1]
      1421 I       I2 3 _1600_[0]
      1421 I       I3 4 _1638_[2]
      1421 O        O 1 _1664_[3]
      1422 I       I0 1 csr_bankarray_csrbank5_reg_rdata_w[9]
      1422 I       I1 2 _1639_[0]
      1422 I       I2 3 _1604_[2]
      1422 I       I3 4 core_latency[1]
      1422 O        O 1 _2423_[1]
      1423 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[9]
      1423 I       I1 2 _1605_[0]
      1423 I       I2 3 _1662_[0]
      1423 I       I3 4 csr_bankarray_csrbank5_reg_wdata0_w[9]
      1423 O        O 1 _2423_[0]
      1424 I       I0 1 _2162_[2]
      1424 I       I1 2 \spi_master_1.n37_o [0]
      1424 O        O 1 _1074_
      1425 I       I0 1 \spi_master_1.clk_toggles [0]
      1425 I       I1 2 _1900_[1]
      1425 I       I2 3 \spi_master_1.clk_toggles [4]
      1425 I       I3 4 \spi_master_1.n129_q 
      1425 O        O 1 _2162_[2]
      1426 I       I0 1 \spi_master_1.clk_toggles [3]
      1426 I       I1 2 \spi_master_1.clk_toggles [1]
      1426 I       I2 3 \spi_master_1.clk_toggles [2]
      1426 O        O 1 _1900_[1]
      1427 I       I0 1 _2162_[2]
      1427 I       I1 2 \spi_master_1.n37_o [1]
      1427 O        O 1 _1075_
      1428 I       I0 1 _2162_[2]
      1428 I       I1 2 \spi_master_1.n37_o [2]
      1428 O        O 1 _1076_
      1429 I       I0 1 _2162_[2]
      1429 I       I1 2 \spi_master_1.n37_o [3]
      1429 O        O 1 _1077_
      1430 I       I0 1 _2162_[2]
      1430 I       I1 2 \spi_master_1.n37_o [4]
      1430 O        O 1 _1078_
      1431 I       I0 1 _1639_[0]
      1431 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[10]
      1431 I       I2 3 _1901_[2]
      1431 I       I3 4 _1664_[3]
      1431 O        O 1 _1099_
      1432 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[10]
      1432 I       I1 2 _1662_[0]
      1432 I       I2 3 _1604_[2]
      1432 I       I3 4 core_latency[2]
      1432 O        O 1 _1901_[2]
      1433 I       I0 1 _1646_[3]
      1433 I       I1 2 \VexRiscv.IBusSimplePlugin_pending_next [1]
      1433 O        O 1 _1071_
      1434 I       I0 1 \UART_1.uart_tx_i.n245_o 
      1434 I       I1 2 \UART_1.uart_tx_i.n237_o 
      1434 I       I2 3 \UART_1.uart_tx_i.n232_o 
      1434 I       I3 4 \UART_1.uart_tx_i.n227_o 
      1434 O        O 1 _2301_[2]
      1435 I       I0 1 _2318_[0]
      1435 I       I1 2 _1902_[1]
      1435 O        O 1 _1080_
      1436 I       I0 1 _1600_[1]
      1436 I       I1 2 _1600_[2]
      1436 I       I2 3 _1665_[3]
      1436 O        O 1 _1902_[1]
      1437 I       I0 1 _1604_[0]
      1437 I       I1 2 \spi_master.n148_q [7]
      1437 I       I2 3 _1604_[2]
      1437 I       I3 4 \spi_master.n28_o [7]
      1437 O        O 1 _2318_[0]
      1438 I       I0 1 _2320_[0]
      1438 I       I1 2 _1902_[1]
      1438 O        O 1 _1081_
      1439 I       I0 1 _1604_[0]
      1439 I       I1 2 \spi_master.n148_q [6]
      1439 I       I2 3 _1604_[2]
      1439 I       I3 4 \spi_master.n28_o [6]
      1439 O        O 1 _2320_[0]
      1440 I       I0 1 _1646_[3]
      1440 I       I1 2 \VexRiscv.IBusSimplePlugin_pending_next [0]
      1440 O        O 1 _1070_
      1441 I       I0 1 _2317_[0]
      1441 I       I1 2 _1902_[1]
      1441 O        O 1 _1082_
      1442 I       I0 1 _1604_[0]
      1442 I       I1 2 \spi_master.n148_q [5]
      1442 I       I2 3 _1604_[2]
      1442 I       I3 4 \spi_master.n28_o [5]
      1442 O        O 1 _2317_[0]
      1443 I       I0 1 _1902_[0]
      1443 I       I1 2 _1902_[1]
      1443 O        O 1 _1083_
      1444 I       I0 1 _1604_[0]
      1444 I       I1 2 \spi_master.n148_q [4]
      1444 I       I2 3 _1604_[2]
      1444 I       I3 4 \spi_master.n28_o [4]
      1444 O        O 1 _1902_[0]
      1445 I       I0 1 basesoc_timer_load_storage[16]
      1445 I       I1 2 _2319_[1]
      1445 I       I2 3 \UART.RST 
      1445 I       I3 4 basesoc_timer_en_storage
      1445 O        O 1 _0361_
      1446 I       I0 1 _1445_[16]
      1446 I       I1 2 basesoc_timer_reload_storage[16]
      1446 I       I2 3 _1944_[0]
      1446 O        O 1 _2319_[1]
      1447 I       I0 1 _1943_[0]
      1447 I       I1 2 _1943_[1]
      1447 I       I2 3 _1943_[2]
      1447 I       I3 4 _1943_[3]
      1447 O        O 1 _1944_[0]
      1448 I       I0 1 _1942_[0]
      1448 I       I1 2 _1942_[1]
      1448 O        O 1 _1943_[0]
      1449 I       I0 1 basesoc_timer_value[31]
      1449 I       I1 2 basesoc_timer_value[30]
      1449 I       I2 3 basesoc_timer_value[29]
      1449 I       I3 4 basesoc_timer_value[28]
      1449 O        O 1 _1942_[0]
      1450 I       I0 1 basesoc_timer_value[3]
      1450 I       I1 2 basesoc_timer_value[2]
      1450 I       I2 3 basesoc_timer_value[1]
      1450 I       I3 4 basesoc_timer_value[0]
      1450 O        O 1 _1942_[1]
      1451 I       I0 1 _1941_[0]
      1451 I       I1 2 _1941_[1]
      1451 I       I2 3 _1941_[2]
      1451 I       I3 4 _1941_[3]
      1451 O        O 1 _1943_[1]
      1452 I       I0 1 basesoc_timer_value[23]
      1452 I       I1 2 basesoc_timer_value[22]
      1452 I       I2 3 basesoc_timer_value[21]
      1452 I       I3 4 basesoc_timer_value[20]
      1452 O        O 1 _1941_[0]
      1453 I       I0 1 basesoc_timer_value[27]
      1453 I       I1 2 basesoc_timer_value[26]
      1453 I       I2 3 basesoc_timer_value[25]
      1453 I       I3 4 basesoc_timer_value[24]
      1453 O        O 1 _1941_[1]
      1454 I       I0 1 basesoc_timer_value[15]
      1454 I       I1 2 basesoc_timer_value[14]
      1454 I       I2 3 basesoc_timer_value[13]
      1454 I       I3 4 basesoc_timer_value[12]
      1454 O        O 1 _1941_[2]
      1455 I       I0 1 basesoc_timer_value[19]
      1455 I       I1 2 basesoc_timer_value[18]
      1455 I       I2 3 basesoc_timer_value[17]
      1455 I       I3 4 basesoc_timer_value[16]
      1455 O        O 1 _1941_[3]
      1456 I       I0 1 basesoc_timer_value[7]
      1456 I       I1 2 basesoc_timer_value[6]
      1456 I       I2 3 basesoc_timer_value[5]
      1456 I       I3 4 basesoc_timer_value[4]
      1456 O        O 1 _1943_[2]
      1457 I       I0 1 basesoc_timer_value[11]
      1457 I       I1 2 basesoc_timer_value[10]
      1457 I       I2 3 basesoc_timer_value[9]
      1457 I       I3 4 basesoc_timer_value[8]
      1457 O        O 1 _1943_[3]
      1458 I       I0 1 _2199_[0]
      1458 I       I1 2 _1902_[1]
      1458 O        O 1 _1084_
      1459 I       I0 1 _1604_[0]
      1459 I       I1 2 \spi_master.n148_q [3]
      1459 I       I2 3 _1604_[2]
      1459 I       I3 4 \spi_master.n28_o [3]
      1459 O        O 1 _2199_[0]
      1460 I       I0 1 _1662_[2]
      1460 I       I1 2 \spi_master.cpha 
      1460 I       I2 3 _2148_[2]
      1460 I       I3 4 _1902_[1]
      1460 O        O 1 _1085_
      1461 I       I0 1 _1604_[0]
      1461 I       I1 2 \spi_master.n148_q [2]
      1461 I       I2 3 _1604_[2]
      1461 I       I3 4 \spi_master.n28_o [2]
      1461 O        O 1 _2148_[2]
      1462 I       I0 1 \VexRiscv.execute_arbitration_isStuck 
      1462 I       I1 2 _1748_[1]
      1462 I       I2 3 _2259_[2]
      1462 I       I3 4 _1646_[3]
      1462 O        O 1 _1069_
      1463 I       I0 1 \VexRiscv.decode_arbitration_isStuck 
      1463 I       I1 2 _1748_[0]
      1463 O        O 1 _2259_[2]
      1464 I       I0 1 _1662_[2]
      1464 I       I1 2 \spi_master.cpol 
      1464 I       I2 3 _2145_[2]
      1464 I       I3 4 _1902_[1]
      1464 O        O 1 _1086_
      1465 I       I0 1 _1604_[0]
      1465 I       I1 2 \spi_master.n148_q [1]
      1465 I       I2 3 _1604_[2]
      1465 I       I3 4 \spi_master.n28_o [1]
      1465 O        O 1 _2145_[2]
      1466 I       I0 1 _2367_[0]
      1466 I       I1 2 _1902_[1]
      1466 O        O 1 _1087_
      1467 I       I0 1 \spi_master.busy 
      1467 I       I1 2 _1605_[0]
      1467 I       I2 3 _1903_[2]
      1467 I       I3 4 _1903_[3]
      1467 O        O 1 _2367_[0]
      1468 I       I0 1 csr_bankarray_csrbank8_ss_n0_w
      1468 I       I1 2 _1662_[0]
      1468 I       I2 3 _1604_[0]
      1468 I       I3 4 \spi_master.n148_q [0]
      1468 O        O 1 _1903_[2]
      1469 I       I0 1 _1662_[2]
      1469 I       I1 2 csr_bankarray_csrbank8_control0_w[0]
      1469 I       I2 3 _1604_[2]
      1469 I       I3 4 \spi_master.n28_o [0]
      1469 O        O 1 _1903_[3]
      1470 I       I0 1 _1905_[0]
      1470 I       I1 2 i2c1_sda0
      1470 O        O 1 _1088_
      1471 I       I0 1 _1641_[2]
      1471 I       I1 2 _1904_[1]
      1471 O        O 1 _1905_[0]
      1472 I       I0 1 _1600_[1]
      1472 I       I1 2 _1600_[0]
      1472 I       I2 3 _1607_[1]
      1472 O        O 1 _1904_[1]
      1473 I       I0 1 _1905_[0]
      1473 I       I1 2 i2c1_oe
      1473 O        O 1 _1089_
      1474 I       I0 1 \VexRiscv.CsrPlugin_mie_MTIE 
      1474 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]
      1474 I       I2 3 _1899_[2]
      1474 I       I3 4 _1646_[3]
      1474 O        O 1 _1064_
      1475 I       I0 1 _1604_[0]
      1475 I       I1 2 _1641_[2]
      1475 I       I2 3 _2595_[2]
      1475 I       I3 4 _1904_[1]
      1475 O        O 1 _1090_
      1476 I       I0 1 csr_bankarray_csrbank7_r_w
      1476 I       I1 2 i2c1_scl_1
      1476 I       I2 3 _1604_[2]
      1476 O        O 1 _2595_[2]
      1477 I       I0 1 _1643_[0]
      1477 I       I1 2 i2c0_sda0
      1477 O        O 1 _1091_
      1478 I       I0 1 _1643_[0]
      1478 I       I1 2 i2c0_oe
      1478 O        O 1 _1092_
      1479 I       I0 1 _1906_[0]
      1479 I       I1 2 _1600_[1]
      1479 I       I2 3 _1600_[0]
      1479 I       I3 4 _1642_[1]
      1479 O        O 1 _1093_
      1480 I       I0 1 _1604_[0]
      1480 I       I1 2 csr_bankarray_csrbank6_r_w
      1480 I       I2 3 _1604_[2]
      1480 I       I3 4 i2c0_scl_1
      1480 O        O 1 _1906_[0]
      1481 I       I0 1 _1432_[1]
      1481 I       I1 2 _1427_[1]
      1481 I       I2 3 _1802_[0]
      1481 I       I3 4 _1646_[3]
      1481 O        O 1 _1059_
      1482 I       I0 1 _1639_[0]
      1482 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[15]
      1482 I       I2 3 _1867_[2]
      1482 I       I3 4 _1664_[3]
      1482 O        O 1 _1094_
      1483 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[15]
      1483 I       I1 2 _1662_[0]
      1483 I       I2 3 _1604_[2]
      1483 I       I3 4 core_latency[7]
      1483 O        O 1 _1867_[2]
      1484 I       I0 1 _1639_[0]
      1484 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[14]
      1484 I       I2 3 _1814_[2]
      1484 I       I3 4 _1664_[3]
      1484 O        O 1 _1095_
      1485 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[14]
      1485 I       I1 2 _1662_[0]
      1485 I       I2 3 _1604_[2]
      1485 I       I3 4 core_latency[6]
      1485 O        O 1 _1814_[2]
      1486 I       I0 1 _1639_[0]
      1486 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[13]
      1486 I       I2 3 _1837_[2]
      1486 I       I3 4 _1664_[3]
      1486 O        O 1 _1096_
      1487 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[13]
      1487 I       I1 2 _1662_[0]
      1487 I       I2 3 _1604_[2]
      1487 I       I3 4 core_latency[5]
      1487 O        O 1 _1837_[2]
      1488 I       I0 1 _1639_[0]
      1488 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[12]
      1488 I       I2 3 _1811_[2]
      1488 I       I3 4 _1664_[3]
      1488 O        O 1 _1097_
      1489 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[12]
      1489 I       I1 2 _1662_[0]
      1489 I       I2 3 _1604_[2]
      1489 I       I3 4 core_latency[4]
      1489 O        O 1 _1811_[2]
      1490 I       I0 1 _1639_[0]
      1490 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[11]
      1490 I       I2 3 _1769_[2]
      1490 I       I3 4 _1664_[3]
      1490 O        O 1 _1098_
      1491 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[11]
      1491 I       I1 2 _1662_[0]
      1491 I       I2 3 _1604_[2]
      1491 I       I3 4 core_latency[3]
      1491 O        O 1 _1769_[2]
      1492 I       I0 1 _1870_[0]
      1492 I       I1 2 _1802_[0]
      1492 I       I2 3 _1646_[3]
      1492 O        O 1 _1052_
      1493 I       I0 1 _1698_[0]
      1493 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_valid 
      1493 I       I2 3 \VexRiscv.decode_arbitration_isStuck 
      1493 O        O 1 _1870_[0]
      1494 I       I0 1 _1907_[0]
      1494 I       I1 2 _1415_[25]
      1494 I       I2 3 _1592_[2]
      1494 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [27]
      1495 I       I0 1 _1759_[0]
      1495 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [27]
      1495 I       I2 3 _1591_[2]
      1495 O        O 1 _1907_[0]
      1496 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [25]
      1496 I       I1 2 \VexRiscv.CsrPlugin_mepc [27]
      1496 I       I2 3 _1590_[2]
      1496 O        O 1 _1759_[0]
      1497 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [27]
      1497 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [27]
      1497 I       I2 3 _1700_[2]
      1497 I       I3 4 _1646_[3]
      1497 O        O 1 _1046_
      1498 I       I0 1 _1675_[0]
      1498 I       I1 2 _1415_[22]
      1498 I       I2 3 _1592_[2]
      1498 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [24]
      1499 I       I0 1 _1674_[0]
      1499 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [24]
      1499 I       I2 3 _1591_[2]
      1499 O        O 1 _1675_[0]
      1500 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [22]
      1500 I       I1 2 \VexRiscv.CsrPlugin_mepc [24]
      1500 I       I2 3 _1590_[2]
      1500 O        O 1 _1674_[0]
      1501 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [24]
      1501 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [24]
      1501 I       I2 3 _1700_[2]
      1501 I       I3 4 _1646_[3]
      1501 O        O 1 _1043_
      1502 I       I0 1 _1672_[0]
      1502 I       I1 2 _1415_[16]
      1502 I       I2 3 _1592_[2]
      1502 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [18]
      1503 I       I0 1 _1671_[0]
      1503 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [18]
      1503 I       I2 3 _1591_[2]
      1503 O        O 1 _1672_[0]
      1504 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [16]
      1504 I       I1 2 \VexRiscv.CsrPlugin_mepc [18]
      1504 I       I2 3 _1590_[2]
      1504 O        O 1 _1671_[0]
      1505 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [18]
      1505 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [18]
      1505 I       I2 3 _1700_[2]
      1505 I       I3 4 _1646_[3]
      1505 O        O 1 _1037_
      1506 I       I0 1 _1670_[0]
      1506 I       I1 2 _1670_[1]
      1506 I       I2 3 _1664_[3]
      1506 O        O 1 _1101_
      1507 I       I0 1 csr_bankarray_csrbank5_reg_rdata_w[8]
      1507 I       I1 2 _1639_[0]
      1507 I       I2 3 _1604_[2]
      1507 I       I3 4 core_latency[0]
      1507 O        O 1 _1670_[1]
      1508 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[8]
      1508 I       I1 2 _1605_[0]
      1508 I       I2 3 _1662_[0]
      1508 I       I3 4 csr_bankarray_csrbank5_reg_wdata0_w[8]
      1508 O        O 1 _1670_[0]
      1509 I       I0 1 _1909_[0]
      1509 I       I1 2 _1909_[1]
      1509 I       I2 3 _1664_[3]
      1509 O        O 1 _1102_
      1510 I       I0 1 csr_bankarray_csrbank5_reg_rdata_w[7]
      1510 I       I1 2 _1639_[0]
      1510 I       I2 3 _1604_[2]
      1510 I       I3 4 csr_bankarray_csrbank5_config0_w[7]
      1510 O        O 1 _1909_[1]
      1511 I       I0 1 _1605_[0]
      1511 I       I1 2 csr_bankarray_csrbank5_reg_control0_w[7]
      1511 I       I2 3 _1662_[0]
      1511 I       I3 4 csr_bankarray_csrbank5_reg_wdata0_w[7]
      1511 O        O 1 _1909_[0]
      1512 I       I0 1 basesoc_timer_reload_storage[12]
      1512 I       I1 2 _2151_[1]
      1512 I       I2 3 \UART.RST 
      1512 I       I3 4 _1816_[3]
      1512 O        O 1 _0289_
      1513 I       I0 1 _2113_[0]
      1513 I       I1 2 _2113_[1]
      1513 I       I2 3 _1664_[3]
      1513 O        O 1 _1103_
      1514 I       I0 1 csr_bankarray_csrbank5_reg_rdata_w[6]
      1514 I       I1 2 _1639_[0]
      1514 I       I2 3 _1604_[2]
      1514 I       I3 4 csr_bankarray_csrbank5_config0_w[6]
      1514 O        O 1 _2113_[1]
      1515 I       I0 1 _1605_[0]
      1515 I       I1 2 csr_bankarray_csrbank5_reg_control0_w[6]
      1515 I       I2 3 _1662_[0]
      1515 I       I3 4 csr_bankarray_csrbank5_reg_wdata0_w[6]
      1515 O        O 1 _2113_[0]
      1516 I       I0 1 _1673_[0]
      1516 I       I1 2 _1673_[1]
      1516 I       I2 3 _1664_[3]
      1516 O        O 1 _1104_
      1517 I       I0 1 csr_bankarray_csrbank5_reg_rdata_w[5]
      1517 I       I1 2 _1639_[0]
      1517 I       I2 3 _1604_[2]
      1517 I       I3 4 csr_bankarray_csrbank5_config0_w[5]
      1517 O        O 1 _1673_[1]
      1518 I       I0 1 _1605_[0]
      1518 I       I1 2 csr_bankarray_csrbank5_reg_control0_w[5]
      1518 I       I2 3 _1662_[0]
      1518 I       I3 4 csr_bankarray_csrbank5_reg_wdata0_w[5]
      1518 O        O 1 _1673_[0]
      1519 I       I0 1 _1936_[0]
      1519 I       I1 2 _1936_[1]
      1519 I       I2 3 _1664_[3]
      1519 O        O 1 _1105_
      1520 I       I0 1 _1639_[0]
      1520 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[4]
      1520 I       I2 3 _1604_[2]
      1520 I       I3 4 csr_bankarray_csrbank5_config0_w[4]
      1520 O        O 1 _1936_[1]
      1521 I       I0 1 _1605_[0]
      1521 I       I1 2 csr_bankarray_csrbank5_reg_control0_w[4]
      1521 I       I2 3 _1662_[0]
      1521 I       I3 4 csr_bankarray_csrbank5_reg_wdata0_w[4]
      1521 O        O 1 _1936_[0]
      1522 I       I0 1 _1664_[0]
      1522 I       I1 2 _1664_[1]
      1522 I       I2 3 _1664_[2]
      1522 I       I3 4 _1664_[3]
      1522 O        O 1 _1106_
      1523 I       I0 1 _1660_[0]
      1523 I       I1 2 csr_bankarray_csrbank5_reg_control0_w[3]
      1523 I       I2 3 _1660_[2]
      1523 I       I3 4 csr_bankarray_csrbank5_reg_rdata_w[3]
      1523 O        O 1 _1664_[2]
      1524 I       I0 1 basesoc_basesoc_adr[3]
      1524 I       I1 2 _1603_[1]
      1524 I       I2 3 _1656_[3]
      1524 I       I3 4 _1659_[3]
      1524 O        O 1 _1660_[2]
      1525 I       I0 1 _1602_[2]
      1525 I       I1 2 basesoc_basesoc_adr[2]
      1525 O        O 1 _1656_[3]
      1526 I       I0 1 basesoc_basesoc_adr[1]
      1526 I       I1 2 basesoc_basesoc_adr[8]
      1526 I       I2 3 _1602_[2]
      1526 I       I3 4 basesoc_basesoc_adr[0]
      1526 O        O 1 _1659_[3]
      1527 I       I0 1 _1603_[1]
      1527 I       I1 2 _1603_[2]
      1527 I       I2 3 _1658_[2]
      1527 O        O 1 _1660_[0]
      1528 I       I0 1 basesoc_basesoc_adr[0]
      1528 I       I1 2 basesoc_basesoc_adr[8]
      1528 I       I2 3 basesoc_basesoc_adr[1]
      1528 I       I3 4 _1602_[2]
      1528 O        O 1 _1658_[2]
      1529 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[3]
      1529 I       I1 2 _1657_[1]
      1529 I       I2 3 _1604_[2]
      1529 I       I3 4 csr_bankarray_csrbank5_config0_w[3]
      1529 O        O 1 _1664_[1]
      1530 I       I0 1 basesoc_basesoc_adr[3]
      1530 I       I1 2 _1603_[1]
      1530 I       I2 3 _1603_[0]
      1530 I       I3 4 _1656_[3]
      1530 O        O 1 _1657_[1]
      1531 I       I0 1 _1603_[1]
      1531 I       I1 2 _1603_[2]
      1531 I       I2 3 _1659_[3]
      1531 O        O 1 _1664_[0]
      1532 I       I0 1 _2291_[0]
      1532 I       I1 2 _2291_[1]
      1532 I       I2 3 _1664_[3]
      1532 O        O 1 _1107_
      1533 I       I0 1 csr_bankarray_csrbank5_reg_rdata_w[2]
      1533 I       I1 2 _1639_[0]
      1533 I       I2 3 _1604_[2]
      1533 I       I3 4 csr_bankarray_csrbank5_config0_w[2]
      1533 O        O 1 _2291_[1]
      1534 I       I0 1 _1605_[0]
      1534 I       I1 2 csr_bankarray_csrbank5_reg_control0_w[2]
      1534 I       I2 3 _1662_[0]
      1534 I       I3 4 csr_bankarray_csrbank5_reg_wdata0_w[2]
      1534 O        O 1 _2291_[0]
      1535 I       I0 1 _2234_[0]
      1535 I       I1 2 _2234_[1]
      1535 I       I2 3 _1664_[3]
      1535 O        O 1 _1108_
      1536 I       I0 1 csr_bankarray_csrbank5_reg_rdata_w[1]
      1536 I       I1 2 _1639_[0]
      1536 I       I2 3 _1604_[2]
      1536 I       I3 4 csr_bankarray_csrbank5_config0_w[1]
      1536 O        O 1 _2234_[1]
      1537 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[1]
      1537 I       I1 2 _1605_[0]
      1537 I       I2 3 _1662_[0]
      1537 I       I3 4 csr_bankarray_csrbank5_reg_wdata0_w[1]
      1537 O        O 1 _2234_[0]
      1538 I       I0 1 _2289_[0]
      1538 I       I1 2 _2289_[1]
      1538 I       I2 3 _1664_[3]
      1538 O        O 1 _1109_
      1539 I       I0 1 _1711_[0]
      1539 I       I1 2 _1662_[2]
      1539 I       I2 3 _1919_[2]
      1539 O        O 1 _2289_[1]
      1540 I       I0 1 _1639_[0]
      1540 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[0]
      1540 I       I2 3 _1604_[2]
      1540 I       I3 4 csr_bankarray_csrbank5_config0_w[0]
      1540 O        O 1 _1919_[2]
      1541 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[0]
      1541 I       I1 2 _1605_[0]
      1541 I       I2 3 _1662_[0]
      1541 I       I3 4 csr_bankarray_csrbank5_reg_wdata0_w[0]
      1541 O        O 1 _2289_[0]
      1542 I       I0 1 _1605_[0]
      1542 I       I1 2 csr_bankarray_csrbank4_out0_w
      1542 I       I2 3 _2288_[2]
      1542 I       I3 4 _2288_[3]
      1542 O        O 1 _1110_
      1543 I       I0 1 _1604_[0]
      1543 I       I1 2 csr_bankarray_csrbank4_in_w
      1543 I       I2 3 _1604_[2]
      1543 I       I3 4 csr_bankarray_csrbank4_oe0_w
      1543 O        O 1 _2288_[2]
      1544 I       I0 1 _1600_[1]
      1544 I       I1 2 _1600_[0]
      1544 I       I2 3 _1600_[2]
      1544 O        O 1 _2288_[3]
      1545 I       I0 1 _1605_[0]
      1545 I       I1 2 csr_bankarray_csrbank3_out0_w
      1545 I       I2 3 _1920_[2]
      1545 I       I3 4 _1920_[3]
      1545 O        O 1 _1111_
      1546 I       I0 1 _1604_[0]
      1546 I       I1 2 csr_bankarray_csrbank3_in_w
      1546 I       I2 3 _1604_[2]
      1546 I       I3 4 csr_bankarray_csrbank3_oe0_w
      1546 O        O 1 _1920_[2]
      1547 I       I0 1 _1600_[1]
      1547 I       I1 2 _1637_[3]
      1547 I       I2 3 _1607_[1]
      1547 O        O 1 _1920_[3]
      1548 I       I0 1 _2285_[0]
      1548 I       I1 2 _1608_[0]
      1548 O        O 1 _1112_
      1549 I       I0 1 csr_bankarray_csrbank30_rx_data_w[7]
      1549 I       I1 2 _1604_[0]
      1549 I       I2 3 _1604_[2]
      1549 I       I3 4 \UART.DIN [7]
      1549 O        O 1 _2285_[0]
      1550 I       I0 1 _2364_[0]
      1550 I       I1 2 _1608_[0]
      1550 O        O 1 _1113_
      1551 I       I0 1 csr_bankarray_csrbank30_rx_data_w[6]
      1551 I       I1 2 _1604_[0]
      1551 I       I2 3 _1604_[2]
      1551 I       I3 4 \UART.DIN [6]
      1551 O        O 1 _2364_[0]
      1552 I       I0 1 _2290_[0]
      1552 I       I1 2 _1415_[5]
      1552 I       I2 3 _1592_[2]
      1552 O        O 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [7]
      1553 I       I0 1 _2287_[0]
      1553 I       I1 2 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [7]
      1553 I       I2 3 _1591_[2]
      1553 O        O 1 _2290_[0]
      1554 I       I0 1 \VexRiscv.CsrPlugin_mtvec_base [5]
      1554 I       I1 2 \VexRiscv.CsrPlugin_mepc [7]
      1554 I       I2 3 _1590_[2]
      1554 O        O 1 _2287_[0]
      1555 I       I0 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [7]
      1555 I       I1 2 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [7]
      1555 I       I2 3 _1700_[2]
      1555 I       I3 4 _1646_[3]
      1555 O        O 1 _1026_
      1556 I       I0 1 _2316_[0]
      1556 I       I1 2 _1608_[0]
      1556 O        O 1 _1114_
      1557 I       I0 1 csr_bankarray_csrbank30_rx_data_w[5]
      1557 I       I1 2 _1604_[0]
      1557 I       I2 3 _1604_[2]
      1557 I       I3 4 \UART.DIN [5]
      1557 O        O 1 _2316_[0]
      1558 I       I0 1 _2286_[0]
      1558 I       I1 2 _1608_[0]
      1558 O        O 1 _1115_
      1559 I       I0 1 csr_bankarray_csrbank30_rx_data_w[4]
      1559 I       I1 2 _1604_[0]
      1559 I       I2 3 _1604_[2]
      1559 I       I3 4 \UART.DIN [4]
      1559 O        O 1 _2286_[0]
      1560 I       I0 1 _2315_[0]
      1560 I       I1 2 _1608_[0]
      1560 O        O 1 _1116_
      1561 I       I0 1 csr_bankarray_csrbank30_rx_data_w[3]
      1561 I       I1 2 _1604_[0]
      1561 I       I2 3 _1604_[2]
      1561 I       I3 4 \UART.DIN [3]
      1561 O        O 1 _2315_[0]
      1562 I       I0 1 _1662_[2]
      1562 I       I1 2 \UART.FRAME_ERROR 
      1562 I       I2 3 _2295_[2]
      1562 I       I3 4 _1608_[0]
      1562 O        O 1 _1117_
      1563 I       I0 1 csr_bankarray_csrbank30_rx_data_w[2]
      1563 I       I1 2 _1604_[0]
      1563 I       I2 3 _1604_[2]
      1563 I       I3 4 \UART.DIN [2]
      1563 O        O 1 _2295_[2]
      1564 I       I0 1 _1662_[2]
      1564 I       I1 2 \UART.DOUT_VLD 
      1564 I       I2 3 _1979_[2]
      1564 I       I3 4 _1608_[0]
      1564 O        O 1 _1118_
      1565 I       I0 1 _1604_[0]
      1565 I       I1 2 csr_bankarray_csrbank30_rx_data_w[1]
      1565 I       I2 3 _1604_[2]
      1565 I       I3 4 \UART.DIN [1]
      1565 O        O 1 _1979_[2]
      1566 I       I0 1 _2294_[0]
      1566 I       I1 2 _1662_[2]
      1566 I       I2 3 _1639_[0]
      1566 I       I3 4 csr_bankarray_csrbank30_ev_pending_w
      1566 O        O 1 _2479_[1]
      1567 I       I0 1 _1610_[3]
      1567 I       I1 2 csr_bankarray_csrbank30_ev_enable0_w
      1567 I       I2 3 _1605_[0]
      1567 I       I3 4 csr_bankarray_csrbank30_control0_w
      1567 O        O 1 _2479_[2]
      1568 I       I0 1 _1605_[0]
      1568 I       I1 2 csr_bankarray_csrbank2_out0_w
      1568 I       I2 3 _1788_[2]
      1568 I       I3 4 _1788_[3]
      1568 O        O 1 _1120_
      1569 I       I0 1 _1604_[0]
      1569 I       I1 2 csr_bankarray_csrbank2_in_w
      1569 I       I2 3 _1604_[2]
      1569 I       I3 4 csr_bankarray_csrbank2_oe0_w
      1569 O        O 1 _1788_[2]
      1570 I       I0 1 _1600_[1]
      1570 I       I1 2 _1642_[1]
      1570 I       I2 3 _1637_[3]
      1570 O        O 1 _1788_[3]
      1571 I       I0 1 _2296_[0]
      1571 I       I1 2 _1770_[0]
      1571 O        O 1 _1121_
      1572 I       I0 1 csr_bankarray_csrbank29_rx_data_w[7]
      1572 I       I1 2 _1604_[0]
      1572 I       I2 3 _1604_[2]
      1572 I       I3 4 \UART_1.DIN [7]
      1572 O        O 1 _2296_[0]
      1573 I       I0 1 _2311_[0]
      1573 I       I1 2 _1770_[0]
      1573 O        O 1 _1122_
      1574 I       I0 1 _1604_[0]
      1574 I       I1 2 csr_bankarray_csrbank29_rx_data_w[6]
      1574 I       I2 3 _1604_[2]
      1574 I       I3 4 \UART_1.DIN [6]
      1574 O        O 1 _2311_[0]
      1575 I       I0 1 _1921_[0]
      1575 I       I1 2 _1770_[0]
      1575 O        O 1 _1123_
      1576 I       I0 1 csr_bankarray_csrbank29_rx_data_w[5]
      1576 I       I1 2 _1604_[0]
      1576 I       I2 3 _1604_[2]
      1576 I       I3 4 \UART_1.DIN [5]
      1576 O        O 1 _1921_[0]
      1577 I       I0 1 _2292_[0]
      1577 I       I1 2 _1770_[0]
      1577 O        O 1 _1124_
      1578 I       I0 1 _1604_[0]
      1578 I       I1 2 csr_bankarray_csrbank29_rx_data_w[4]
      1578 I       I2 3 _1604_[2]
      1578 I       I3 4 \UART_1.DIN [4]
      1578 O        O 1 _2292_[0]
      1579 I       I0 1 _2303_[0]
      1579 I       I1 2 _1770_[0]
      1579 O        O 1 _1125_
      1580 I       I0 1 _1604_[0]
      1580 I       I1 2 csr_bankarray_csrbank29_rx_data_w[3]
      1580 I       I2 3 _1604_[2]
      1580 I       I3 4 \UART_1.DIN [3]
      1580 O        O 1 _2303_[0]
      1581 I       I0 1 _1662_[2]
      1581 I       I1 2 \UART_1.FRAME_ERROR 
      1581 I       I2 3 _1922_[2]
      1581 I       I3 4 _1770_[0]
      1581 O        O 1 _1126_
      1582 I       I0 1 _1604_[0]
      1582 I       I1 2 csr_bankarray_csrbank29_rx_data_w[2]
      1582 I       I2 3 _1604_[2]
      1582 I       I3 4 \UART_1.DIN [2]
      1582 O        O 1 _1922_[2]
      1583 I       I0 1 _1924_[0]
      1583 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      1583 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      1583 I       I3 4 \VexRiscv._zz_execute_SRC1 [20]
      1583 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20]
      1584 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
      1584 I       I1 2 \VexRiscv.CsrPlugin_mepc [20]
      1584 I       I2 3 _1923_[2]
      1584 O        O 1 _1924_[0]
      1585 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
      1585 I       I1 2 \VexRiscv.CsrPlugin_mtval [20]
      1585 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [20]
      1585 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
      1585 O        O 1 _1923_[2]
      1586 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [20]
      1586 I       I1 2 \VexRiscv.decode_to_execute_RS1 [20]
      1586 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
      1586 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
      1586 O        O 1 \VexRiscv._zz_execute_SRC1 [20]
      1587 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [20]
      1587 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20]
      1587 I       I2 3 _1646_[2]
      1587 I       I3 4 _1646_[3]
      1587 O        O 1 _1007_
      1588 I       I0 1 _1662_[2]
      1588 I       I1 2 \UART_1.DOUT_VLD 
      1588 I       I2 3 _2310_[2]
      1588 I       I3 4 _1770_[0]
      1588 O        O 1 _1127_
      1589 I       I0 1 csr_bankarray_csrbank29_rx_data_w[1]
      1589 I       I1 2 _1604_[0]
      1589 I       I2 3 _1604_[2]
      1589 I       I3 4 \UART_1.DIN [1]
      1589 O        O 1 _2310_[2]
      1590 I       I0 1 _2450_[0]
      1590 I       I1 2 _2450_[1]
      1590 I       I2 3 _2450_[2]
      1590 I       I3 4 _1770_[0]
      1590 O        O 1 _1128_
      1591 I       I0 1 csr_bankarray_csrbank29_control0_w
      1591 I       I1 2 _1660_[0]
      1591 I       I2 3 _2298_[2]
      1591 O        O 1 _2450_[1]
      1592 I       I0 1 \UART_1.DOUT_VLD 
      1592 I       I1 2 _1662_[0]
      1592 I       I2 3 _1641_[2]
      1592 I       I3 4 \UART_1.DIN [0]
      1592 O        O 1 _2298_[2]
      1593 I       I0 1 csr_bankarray_csrbank29_ev_pending_w
      1593 I       I1 2 _1660_[2]
      1593 I       I2 3 _1610_[3]
      1593 I       I3 4 csr_bankarray_csrbank29_ev_enable0_w
      1593 O        O 1 _2450_[2]
      1594 I       I0 1 _2302_[0]
      1594 I       I1 2 _1951_[0]
      1594 I       I2 3 _1664_[0]
      1594 I       I3 4 csr_bankarray_csrbank29_rx_data_w[0]
      1594 O        O 1 _2450_[0]
      1595 I       I0 1 basesoc_basesoc_adr[8]
      1595 I       I1 2 _1950_[1]
      1595 I       I2 3 _1603_[2]
      1595 I       I3 4 _1603_[1]
      1595 O        O 1 _1951_[0]
      1596 I       I0 1 \UART_1.uart_tx_i.n250_o 
      1596 I       I1 2 \UART_1.uart_tx_i.n257_o 
      1596 I       I2 3 _2301_[2]
      1596 I       I3 4 _1764_[0]
      1596 O        O 1 _2302_[0]
      1597 I       I0 1 _1925_[0]
      1597 I       I1 2 _1641_[2]
      1597 I       I2 3 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
      1597 O        O 1 _1129_
      1598 I       I0 1 _1600_[1]
      1598 I       I1 2 _1638_[2]
      1598 I       I2 3 _1607_[2]
      1598 O        O 1 _1925_[0]
      1599 I       I0 1 _1925_[0]
      1599 I       I1 2 _1641_[2]
      1599 I       I2 3 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
      1599 O        O 1 _1130_
      1600 I       I0 1 _2045_[0]
      1600 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      1600 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      1600 I       I3 4 \VexRiscv._zz_execute_SRC1 [17]
      1600 O        O 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17]
      1601 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_833 
      1601 I       I1 2 \VexRiscv.CsrPlugin_mepc [17]
      1601 I       I2 3 _2044_[2]
      1601 O        O 1 _2045_[0]
      1602 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_835 
      1602 I       I1 2 \VexRiscv.CsrPlugin_mtval [17]
      1602 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [17]
      1602 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_3008 
      1602 O        O 1 _2044_[2]
      1603 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [17]
      1603 I       I1 2 \VexRiscv.decode_to_execute_RS1 [17]
      1603 I       I2 3 \VexRiscv._zz_execute_SRC1_CTRL [1]
      1603 I       I3 4 \VexRiscv._zz_execute_SRC1_CTRL [0]
      1603 O        O 1 \VexRiscv._zz_execute_SRC1 [17]
      1604 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [17]
      1604 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17]
      1604 I       I2 3 _1646_[2]
      1604 I       I3 4 _1646_[3]
      1604 O        O 1 _1004_
      1605 I       I0 1 _1925_[0]
      1605 I       I1 2 _1641_[2]
      1605 I       I2 3 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
      1605 O        O 1 _1131_
      1606 I       I0 1 _1925_[0]
      1606 I       I1 2 _1641_[2]
      1606 I       I2 3 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
      1606 O        O 1 _1132_
      1607 I       I0 1 _1925_[0]
      1607 I       I1 2 _1641_[2]
      1607 I       I2 3 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
      1607 O        O 1 _1133_
      1608 I       I0 1 _1925_[0]
      1608 I       I1 2 _1641_[2]
      1608 I       I2 3 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
      1608 O        O 1 _1134_
      1609 I       I0 1 _2314_[0]
      1609 I       I1 2 _2314_[1]
      1609 I       I2 3 _1925_[0]
      1609 O        O 1 _1135_
      1610 I       I0 1 basesoc_uart_rx0
      1610 I       I1 2 _1662_[2]
      1610 I       I2 3 _1639_[0]
      1610 I       I3 4 basesoc_uart_rx2
      1610 O        O 1 _2314_[1]
      1611 I       I0 1 basesoc_uart_rx1
      1611 I       I1 2 _1662_[0]
      1611 I       I2 3 _1604_[2]
      1611 I       I3 4 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
      1611 O        O 1 _2314_[0]
      1612 I       I0 1 basesoc_basesoc_adr[3]
      1612 I       I1 2 _1603_[1]
      1612 I       I2 3 _1656_[3]
      1612 I       I3 4 _1658_[2]
      1612 O        O 1 _1953_[2]
      1613 I       I0 1 _1880_[0]
      1613 I       I1 2 _1953_[0]
      1613 I       I2 3 basesoc_uart_rx0
      1613 I       I3 4 _1660_[0]
      1613 O        O 1 _2477_[2]
      1614 I       I0 1 basesoc_basesoc_adr[8]
      1614 I       I1 2 basesoc_basesoc_adr[3]
      1614 I       I2 3 _1603_[1]
      1614 I       I3 4 _1952_[3]
      1614 O        O 1 _1953_[0]
      1615 I       I0 1 basesoc_uart_tx1
      1615 I       I1 2 _1657_[1]
      1615 I       I2 3 _1641_[2]
      1615 I       I3 4 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
      1615 O        O 1 _2462_[3]
      1616 I       I0 1 _1662_[0]
      1616 I       I1 2 csr_bankarray_csrbank27_value_w[31]
      1616 I       I2 3 _2299_[2]
      1616 I       I3 4 _1910_[3]
      1616 O        O 1 _1137_
      1617 I       I0 1 csr_bankarray_csrbank27_reload0_w[31]
      1617 I       I1 2 _1604_[0]
      1617 I       I2 3 _1604_[2]
      1617 I       I3 4 csr_bankarray_csrbank27_load0_w[31]
      1617 O        O 1 _2299_[2]
      1618 I       I0 1 _1662_[0]
      1618 I       I1 2 csr_bankarray_csrbank27_value_w[30]
      1618 I       I2 3 _2297_[2]
      1618 I       I3 4 _1910_[3]
      1618 O        O 1 _1138_
      1619 I       I0 1 _1604_[0]
      1619 I       I1 2 csr_bankarray_csrbank27_reload0_w[30]
      1619 I       I2 3 _1604_[2]
      1619 I       I3 4 csr_bankarray_csrbank27_load0_w[30]
      1619 O        O 1 _2297_[2]
      1620 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [11]
      1620 I       I1 2 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]
      1620 I       I2 3 _1646_[2]
      1620 I       I3 4 _1646_[3]
      1620 O        O 1 _0998_
      1621 I       I0 1 _1662_[0]
      1621 I       I1 2 csr_bankarray_csrbank27_value_w[29]
      1621 I       I2 3 _2304_[2]
      1621 I       I3 4 _1910_[3]
      1621 O        O 1 _1139_
      1622 I       I0 1 _1604_[0]
      1622 I       I1 2 csr_bankarray_csrbank27_reload0_w[29]
      1622 I       I2 3 _1604_[2]
      1622 I       I3 4 csr_bankarray_csrbank27_load0_w[29]
      1622 O        O 1 _2304_[2]
      1623 I       I0 1 core_dat_rx_conv_converter_source_payload_data[24]
      1623 I       I1 2 core_sink_sink_payload_dq[0]
      1623 I       I2 3 \UART.RST 
      1623 I       I3 4 _1755_[3]
      1623 O        O 1 _0095_
      1624 I       I0 1 _1662_[0]
      1624 I       I1 2 csr_bankarray_csrbank27_value_w[27]
      1624 I       I2 3 _2300_[2]
      1624 I       I3 4 _1910_[3]
      1624 O        O 1 _1141_
      1625 I       I0 1 _1604_[0]
      1625 I       I1 2 csr_bankarray_csrbank27_reload0_w[27]
      1625 I       I2 3 _1604_[2]
      1625 I       I3 4 csr_bankarray_csrbank27_load0_w[27]
      1625 O        O 1 _2300_[2]
      1626 I       I0 1 _1668_[3]
      1626 I       I1 2 \VexRiscv.execute_to_memory_MEMORY_STORE 
      1626 I       I2 3 \VexRiscv._zz_when 
      1626 O        O 1 _0126_
      1627 I       I0 1 _1662_[0]
      1627 I       I1 2 csr_bankarray_csrbank27_value_w[26]
      1627 I       I2 3 _1910_[2]
      1627 I       I3 4 _1910_[3]
      1627 O        O 1 _1142_
      1628 I       I0 1 csr_bankarray_csrbank27_reload0_w[26]
      1628 I       I1 2 _1604_[0]
      1628 I       I2 3 _1604_[2]
      1628 I       I3 4 csr_bankarray_csrbank27_load0_w[26]
      1628 O        O 1 _1910_[2]
      1629 I       I0 1 _1662_[0]
      1629 I       I1 2 csr_bankarray_csrbank27_value_w[25]
      1629 I       I2 3 _1926_[2]
      1629 I       I3 4 _1910_[3]
      1629 O        O 1 _1143_
      1630 I       I0 1 _1604_[0]
      1630 I       I1 2 csr_bankarray_csrbank27_reload0_w[25]
      1630 I       I2 3 _1604_[2]
      1630 I       I3 4 csr_bankarray_csrbank27_load0_w[25]
      1630 O        O 1 _1926_[2]
      1631 I       I0 1 _1662_[0]
      1631 I       I1 2 csr_bankarray_csrbank27_value_w[24]
      1631 I       I2 3 _2563_[2]
      1631 I       I3 4 _1910_[3]
      1631 O        O 1 _1144_
      1632 I       I0 1 _1604_[0]
      1632 I       I1 2 csr_bankarray_csrbank27_reload0_w[24]
      1632 I       I2 3 _1604_[2]
      1632 I       I3 4 csr_bankarray_csrbank27_load0_w[24]
      1632 O        O 1 _2563_[2]
      1633 I       I0 1 _1662_[0]
      1633 I       I1 2 csr_bankarray_csrbank27_value_w[23]
      1633 I       I2 3 _1916_[2]
      1633 I       I3 4 _1910_[3]
      1633 O        O 1 _1145_
      1634 I       I0 1 _1604_[0]
      1634 I       I1 2 csr_bankarray_csrbank27_reload0_w[23]
      1634 I       I2 3 _1604_[2]
      1634 I       I3 4 csr_bankarray_csrbank27_load0_w[23]
      1634 O        O 1 _1916_[2]
      1635 I       I0 1 _1662_[0]
      1635 I       I1 2 csr_bankarray_csrbank27_value_w[22]
      1635 I       I2 3 _1927_[2]
      1635 I       I3 4 _1910_[3]
      1635 O        O 1 _1146_
      1636 I       I0 1 _1604_[0]
      1636 I       I1 2 csr_bankarray_csrbank27_reload0_w[22]
      1636 I       I2 3 _1604_[2]
      1636 I       I3 4 csr_bankarray_csrbank27_load0_w[22]
      1636 O        O 1 _1927_[2]
      1637 I       I0 1 _1662_[0]
      1637 I       I1 2 csr_bankarray_csrbank27_value_w[21]
      1637 I       I2 3 _1911_[2]
      1637 I       I3 4 _1910_[3]
      1637 O        O 1 _1147_
      1638 I       I0 1 _1604_[0]
      1638 I       I1 2 csr_bankarray_csrbank27_reload0_w[21]
      1638 I       I2 3 _1604_[2]
      1638 I       I3 4 csr_bankarray_csrbank27_load0_w[21]
      1638 O        O 1 _1911_[2]
      1639 I       I0 1 _1662_[0]
      1639 I       I1 2 csr_bankarray_csrbank27_value_w[20]
      1639 I       I2 3 _2442_[2]
      1639 I       I3 4 _1910_[3]
      1639 O        O 1 _1148_
      1640 I       I0 1 _1604_[0]
      1640 I       I1 2 csr_bankarray_csrbank27_reload0_w[20]
      1640 I       I2 3 _1604_[2]
      1640 I       I3 4 csr_bankarray_csrbank27_load0_w[20]
      1640 O        O 1 _2442_[2]
      1641 I       I0 1 _1662_[0]
      1641 I       I1 2 csr_bankarray_csrbank27_value_w[19]
      1641 I       I2 3 _1928_[2]
      1641 I       I3 4 _1910_[3]
      1641 O        O 1 _1149_
      1642 I       I0 1 _1604_[0]
      1642 I       I1 2 csr_bankarray_csrbank27_reload0_w[19]
      1642 I       I2 3 _1604_[2]
      1642 I       I3 4 csr_bankarray_csrbank27_load0_w[19]
      1642 O        O 1 _1928_[2]
      1643 I       I0 1 _1662_[0]
      1643 I       I1 2 csr_bankarray_csrbank27_value_w[18]
      1643 I       I2 3 _2116_[2]
      1643 I       I3 4 _1910_[3]
      1643 O        O 1 _1150_
      1644 I       I0 1 _1604_[0]
      1644 I       I1 2 csr_bankarray_csrbank27_reload0_w[18]
      1644 I       I2 3 _1604_[2]
      1644 I       I3 4 csr_bankarray_csrbank27_load0_w[18]
      1644 O        O 1 _2116_[2]
      1645 I       I0 1 _1662_[0]
      1645 I       I1 2 csr_bankarray_csrbank27_value_w[17]
      1645 I       I2 3 _2305_[2]
      1645 I       I3 4 _1910_[3]
      1645 O        O 1 _1151_
      1646 I       I0 1 _1604_[0]
      1646 I       I1 2 csr_bankarray_csrbank27_reload0_w[17]
      1646 I       I2 3 _1604_[2]
      1646 I       I3 4 csr_bankarray_csrbank27_load0_w[17]
      1646 O        O 1 _2305_[2]
      1647 I       I0 1 _1662_[0]
      1647 I       I1 2 csr_bankarray_csrbank27_value_w[16]
      1647 I       I2 3 _1929_[2]
      1647 I       I3 4 _1910_[3]
      1647 O        O 1 _1152_
      1648 I       I0 1 _1604_[0]
      1648 I       I1 2 csr_bankarray_csrbank27_reload0_w[16]
      1648 I       I2 3 _1604_[2]
      1648 I       I3 4 csr_bankarray_csrbank27_load0_w[16]
      1648 O        O 1 _1929_[2]
      1649 I       I0 1 _1662_[0]
      1649 I       I1 2 csr_bankarray_csrbank27_value_w[15]
      1649 I       I2 3 _2309_[2]
      1649 I       I3 4 _1910_[3]
      1649 O        O 1 _1153_
      1650 I       I0 1 _1604_[0]
      1650 I       I1 2 csr_bankarray_csrbank27_reload0_w[15]
      1650 I       I2 3 _1604_[2]
      1650 I       I3 4 csr_bankarray_csrbank27_load0_w[15]
      1650 O        O 1 _2309_[2]
      1651 I       I0 1 _1662_[0]
      1651 I       I1 2 csr_bankarray_csrbank27_value_w[14]
      1651 I       I2 3 _2306_[2]
      1651 I       I3 4 _1910_[3]
      1651 O        O 1 _1154_
      1652 I       I0 1 _1604_[0]
      1652 I       I1 2 csr_bankarray_csrbank27_reload0_w[14]
      1652 I       I2 3 _1604_[2]
      1652 I       I3 4 csr_bankarray_csrbank27_load0_w[14]
      1652 O        O 1 _2306_[2]
      1653 I       I0 1 core_reg_rx_conv_converter_source_payload_data[2]
      1653 I       I1 2 core_sink_sink_payload_dq[2]
      1653 I       I2 3 \UART.RST 
      1653 I       I3 4 _1930_[3]
      1653 O        O 1 _0089_
      1654 I       I0 1 _1662_[0]
      1654 I       I1 2 csr_bankarray_csrbank27_value_w[13]
      1654 I       I2 3 _2441_[2]
      1654 I       I3 4 _1910_[3]
      1654 O        O 1 _1155_
      1655 I       I0 1 csr_bankarray_csrbank27_reload0_w[13]
      1655 I       I1 2 _1604_[0]
      1655 I       I2 3 _1604_[2]
      1655 I       I3 4 csr_bankarray_csrbank27_load0_w[13]
      1655 O        O 1 _2441_[2]
      1656 I       I0 1 basesoc_bus_errors[12]
      1656 I       I1 2 _1359_[12]
      1656 I       I2 3 \UART.RST 
      1656 I       I3 4 _2030_[3]
      1656 O        O 1 _0140_
      1657 I       I0 1 basesoc_rx_enable
      1657 I       I1 2 _1365_[23]
      1657 O        O 1 _0199_
      1658 I       I0 1 basesoc_timer_load_storage[3]
      1658 I       I1 2 basesoc_uart_rxtx_r[3]
      1658 I       I2 3 \UART.RST 
      1658 I       I3 4 _1799_[3]
      1658 O        O 1 _0246_
      1659 I       I0 1 _1662_[0]
      1659 I       I1 2 csr_bankarray_csrbank27_value_w[11]
      1659 I       I2 3 _1931_[2]
      1659 I       I3 4 _1910_[3]
      1659 O        O 1 _1157_
      1660 I       I0 1 _1604_[0]
      1660 I       I1 2 csr_bankarray_csrbank27_reload0_w[11]
      1660 I       I2 3 _1604_[2]
      1660 I       I3 4 csr_bankarray_csrbank27_load0_w[11]
      1660 O        O 1 _1931_[2]
      1661 I       I0 1 _1662_[0]
      1661 I       I1 2 csr_bankarray_csrbank27_value_w[12]
      1661 I       I2 3 _2307_[2]
      1661 I       I3 4 _1910_[3]
      1661 O        O 1 _1156_
      1662 I       I0 1 _1604_[0]
      1662 I       I1 2 csr_bankarray_csrbank27_reload0_w[12]
      1662 I       I2 3 _1604_[2]
      1662 I       I3 4 csr_bankarray_csrbank27_load0_w[12]
      1662 O        O 1 _2307_[2]
      1663 I       I0 1 _1662_[0]
      1663 I       I1 2 csr_bankarray_csrbank27_value_w[10]
      1663 I       I2 3 _2548_[2]
      1663 I       I3 4 _1910_[3]
      1663 O        O 1 _1158_
      1664 I       I0 1 _1604_[0]
      1664 I       I1 2 csr_bankarray_csrbank27_reload0_w[10]
      1664 I       I2 3 _1604_[2]
      1664 I       I3 4 csr_bankarray_csrbank27_load0_w[10]
      1664 O        O 1 _2548_[2]
      1665 I       I0 1 _1662_[0]
      1665 I       I1 2 csr_bankarray_csrbank27_value_w[9]
      1665 I       I2 3 _1932_[2]
      1665 I       I3 4 _1910_[3]
      1665 O        O 1 _1159_
      1666 I       I0 1 _1604_[0]
      1666 I       I1 2 csr_bankarray_csrbank27_reload0_w[9]
      1666 I       I2 3 _1604_[2]
      1666 I       I3 4 csr_bankarray_csrbank27_load0_w[9]
      1666 O        O 1 _1932_[2]
      1667 I       I0 1 _1662_[0]
      1667 I       I1 2 csr_bankarray_csrbank27_value_w[8]
      1667 I       I2 3 _2615_[2]
      1667 I       I3 4 _1910_[3]
      1667 O        O 1 _1160_
      1668 I       I0 1 _1604_[0]
      1668 I       I1 2 csr_bankarray_csrbank27_reload0_w[8]
      1668 I       I2 3 _1604_[2]
      1668 I       I3 4 csr_bankarray_csrbank27_load0_w[8]
      1668 O        O 1 _2615_[2]
      1669 I       I0 1 _1662_[0]
      1669 I       I1 2 csr_bankarray_csrbank27_value_w[7]
      1669 I       I2 3 _2410_[2]
      1669 I       I3 4 _1910_[3]
      1669 O        O 1 _1161_
      1670 I       I0 1 _1604_[0]
      1670 I       I1 2 csr_bankarray_csrbank27_reload0_w[7]
      1670 I       I2 3 _1604_[2]
      1670 I       I3 4 csr_bankarray_csrbank27_load0_w[7]
      1670 O        O 1 _2410_[2]
      1671 I       I0 1 _1662_[0]
      1671 I       I1 2 csr_bankarray_csrbank27_value_w[6]
      1671 I       I2 3 _1933_[2]
      1671 I       I3 4 _1910_[3]
      1671 O        O 1 _1162_
      1672 I       I0 1 _1604_[0]
      1672 I       I1 2 csr_bankarray_csrbank27_reload0_w[6]
      1672 I       I2 3 _1604_[2]
      1672 I       I3 4 csr_bankarray_csrbank27_load0_w[6]
      1672 O        O 1 _1933_[2]
      1673 I       I0 1 _1662_[0]
      1673 I       I1 2 csr_bankarray_csrbank27_value_w[5]
      1673 I       I2 3 _2594_[2]
      1673 I       I3 4 _1910_[3]
      1673 O        O 1 _1163_
      1674 I       I0 1 _1604_[0]
      1674 I       I1 2 csr_bankarray_csrbank27_reload0_w[5]
      1674 I       I2 3 _1604_[2]
      1674 I       I3 4 csr_bankarray_csrbank27_load0_w[5]
      1674 O        O 1 _2594_[2]
      1675 I       I0 1 _1662_[0]
      1675 I       I1 2 csr_bankarray_csrbank27_value_w[4]
      1675 I       I2 3 _2418_[2]
      1675 I       I3 4 _1910_[3]
      1675 O        O 1 _1164_
      1676 I       I0 1 _1604_[0]
      1676 I       I1 2 csr_bankarray_csrbank27_reload0_w[4]
      1676 I       I2 3 _1604_[2]
      1676 I       I3 4 csr_bankarray_csrbank27_load0_w[4]
      1676 O        O 1 _2418_[2]
      1677 I       I0 1 _1662_[0]
      1677 I       I1 2 csr_bankarray_csrbank27_value_w[3]
      1677 I       I2 3 _1940_[2]
      1677 I       I3 4 _1910_[3]
      1677 O        O 1 _1165_
      1678 I       I0 1 csr_bankarray_csrbank27_reload0_w[3]
      1678 I       I1 2 _1604_[0]
      1678 I       I2 3 _1604_[2]
      1678 I       I3 4 csr_bankarray_csrbank27_load0_w[3]
      1678 O        O 1 _1940_[2]
      1679 I       I0 1 _1662_[0]
      1679 I       I1 2 csr_bankarray_csrbank27_value_w[2]
      1679 I       I2 3 _2456_[2]
      1679 I       I3 4 _1910_[3]
      1679 O        O 1 _1166_
      1680 I       I0 1 _1604_[0]
      1680 I       I1 2 csr_bankarray_csrbank27_reload0_w[2]
      1680 I       I2 3 _1604_[2]
      1680 I       I3 4 csr_bankarray_csrbank27_load0_w[2]
      1680 O        O 1 _2456_[2]
      1681 I       I0 1 _1662_[0]
      1681 I       I1 2 csr_bankarray_csrbank27_value_w[1]
      1681 I       I2 3 _2421_[2]
      1681 I       I3 4 _1910_[3]
      1681 O        O 1 _1167_
      1682 I       I0 1 _1604_[0]
      1682 I       I1 2 csr_bankarray_csrbank27_reload0_w[1]
      1682 I       I2 3 _1604_[2]
      1682 I       I3 4 csr_bankarray_csrbank27_load0_w[1]
      1682 O        O 1 _2421_[2]
      1683 I       I0 1 _2354_[0]
      1683 I       I1 2 _1910_[3]
      1683 O        O 1 _1168_
      1684 I       I0 1 _2353_[0]
      1684 I       I1 2 _2353_[1]
      1684 I       I2 3 _2353_[2]
      1684 I       I3 4 _2353_[3]
      1684 O        O 1 _2354_[0]
      1685 I       I0 1 _1951_[0]
      1685 I       I1 2 csr_bankarray_csrbank27_update_value0_w
      1685 I       I2 3 _1664_[0]
      1685 I       I3 4 csr_bankarray_csrbank27_reload0_w[0]
      1685 O        O 1 _2353_[0]
      1686 I       I0 1 csr_bankarray_csrbank27_ev_enable0_w
      1686 I       I1 2 _1780_[1]
      1686 I       I2 3 _1953_[2]
      1686 I       I3 4 csr_bankarray_csrbank27_ev_pending_w
      1686 O        O 1 _2353_[1]
      1687 I       I0 1 csr_bankarray_csrbank27_en0_w
      1687 I       I1 2 _1660_[0]
      1687 I       I2 3 _1641_[2]
      1687 I       I3 4 csr_bankarray_csrbank27_load0_w[0]
      1687 O        O 1 _2353_[2]
      1688 I       I0 1 _1886_[2]
      1688 I       I1 2 _1660_[2]
      1688 I       I2 3 _1657_[1]
      1688 I       I3 4 csr_bankarray_csrbank27_value_w[0]
      1688 O        O 1 _2353_[3]
      1689 I       I0 1 _1662_[0]
      1689 I       I1 2 basesoc_timer_value_status[31]
      1689 I       I2 3 _2355_[2]
      1689 I       I3 4 _1781_[3]
      1689 O        O 1 _1169_
      1690 I       I0 1 _1604_[0]
      1690 I       I1 2 basesoc_timer_reload_storage[31]
      1690 I       I2 3 _1604_[2]
      1690 I       I3 4 basesoc_timer_load_storage[31]
      1690 O        O 1 _2355_[2]
      1691 I       I0 1 _1662_[0]
      1691 I       I1 2 basesoc_timer_value_status[29]
      1691 I       I2 3 _1937_[2]
      1691 I       I3 4 _1781_[3]
      1691 O        O 1 _1171_
      1692 I       I0 1 _1604_[0]
      1692 I       I1 2 basesoc_timer_reload_storage[29]
      1692 I       I2 3 _1604_[2]
      1692 I       I3 4 basesoc_timer_load_storage[29]
      1692 O        O 1 _1937_[2]
      1693 I       I0 1 basesoc_timer_value_status[21]
      1693 I       I1 2 basesoc_timer_value[21]
      1693 I       I2 3 \UART.RST 
      1693 I       I3 4 basesoc_timer_update_value_re
      1693 O        O 1 _0333_
      1694 I       I0 1 core_reg_rx_conv_converter_source_payload_data[6]
      1694 I       I1 2 core_sink_sink_payload_dq[6]
      1694 I       I2 3 \UART.RST 
      1694 I       I3 4 _1930_[3]
      1694 O        O 1 _0093_
      1695 I       I0 1 basesoc_bus_errors[17]
      1695 I       I1 2 _1359_[17]
      1695 I       I2 3 \UART.RST 
      1695 I       I3 4 _2030_[3]
      1695 O        O 1 _0145_
      1696 I       I0 1 basesoc_rx_enable
      1696 I       I1 2 _1365_[25]
      1696 O        O 1 _0201_
      1697 I       I0 1 basesoc_timer_load_storage[4]
      1697 I       I1 2 basesoc_uart_rxtx_r[4]
      1697 I       I2 3 \UART.RST 
      1697 I       I3 4 _1799_[3]
      1697 O        O 1 _0247_
      1698 I       I0 1 _1662_[0]
      1698 I       I1 2 basesoc_timer_value_status[28]
      1698 I       I2 3 _2428_[2]
      1698 I       I3 4 _1781_[3]
      1698 O        O 1 _1172_
      1699 I       I0 1 _1604_[0]
      1699 I       I1 2 basesoc_timer_reload_storage[28]
      1699 I       I2 3 _1604_[2]
      1699 I       I3 4 basesoc_timer_load_storage[28]
      1699 O        O 1 _2428_[2]
      1700 I       I0 1 _1662_[0]
      1700 I       I1 2 basesoc_timer_value_status[27]
      1700 I       I2 3 _2430_[2]
      1700 I       I3 4 _1781_[3]
      1700 O        O 1 _1173_
      1701 I       I0 1 _1604_[0]
      1701 I       I1 2 basesoc_timer_reload_storage[27]
      1701 I       I2 3 _1604_[2]
      1701 I       I3 4 basesoc_timer_load_storage[27]
      1701 O        O 1 _2430_[2]
      1702 I       I0 1 _1662_[0]
      1702 I       I1 2 basesoc_timer_value_status[26]
      1702 I       I2 3 _2426_[2]
      1702 I       I3 4 _1781_[3]
      1702 O        O 1 _1174_
      1703 I       I0 1 _1604_[0]
      1703 I       I1 2 basesoc_timer_reload_storage[26]
      1703 I       I2 3 _1604_[2]
      1703 I       I3 4 basesoc_timer_load_storage[26]
      1703 O        O 1 _2426_[2]
      1704 I       I0 1 _1662_[0]
      1704 I       I1 2 basesoc_timer_value_status[25]
      1704 I       I2 3 _2431_[2]
      1704 I       I3 4 _1781_[3]
      1704 O        O 1 _1175_
      1705 I       I0 1 _1604_[0]
      1705 I       I1 2 basesoc_timer_reload_storage[25]
      1705 I       I2 3 _1604_[2]
      1705 I       I3 4 basesoc_timer_load_storage[25]
      1705 O        O 1 _2431_[2]
      1706 I       I0 1 _1662_[0]
      1706 I       I1 2 basesoc_timer_value_status[24]
      1706 I       I2 3 _2433_[2]
      1706 I       I3 4 _1781_[3]
      1706 O        O 1 _1176_
      1707 I       I0 1 _1604_[0]
      1707 I       I1 2 basesoc_timer_reload_storage[24]
      1707 I       I2 3 _1604_[2]
      1707 I       I3 4 basesoc_timer_load_storage[24]
      1707 O        O 1 _2433_[2]
      1708 I       I0 1 _1662_[0]
      1708 I       I1 2 basesoc_timer_value_status[23]
      1708 I       I2 3 _2427_[2]
      1708 I       I3 4 _1781_[3]
      1708 O        O 1 _1177_
      1709 I       I0 1 basesoc_timer_reload_storage[23]
      1709 I       I1 2 _1604_[0]
      1709 I       I2 3 _1604_[2]
      1709 I       I3 4 basesoc_timer_load_storage[23]
      1709 O        O 1 _2427_[2]
      1710 I       I0 1 _1662_[0]
      1710 I       I1 2 basesoc_timer_value_status[22]
      1710 I       I2 3 _2434_[2]
      1710 I       I3 4 _1781_[3]
      1710 O        O 1 _1178_
      1711 I       I0 1 _1604_[0]
      1711 I       I1 2 basesoc_timer_reload_storage[22]
      1711 I       I2 3 _1604_[2]
      1711 I       I3 4 basesoc_timer_load_storage[22]
      1711 O        O 1 _2434_[2]
      1712 I       I0 1 _1662_[0]
      1712 I       I1 2 basesoc_timer_value_status[21]
      1712 I       I2 3 _2435_[2]
      1712 I       I3 4 _1781_[3]
      1712 O        O 1 _1179_
      1713 I       I0 1 _1604_[0]
      1713 I       I1 2 basesoc_timer_reload_storage[21]
      1713 I       I2 3 _1604_[2]
      1713 I       I3 4 basesoc_timer_load_storage[21]
      1713 O        O 1 _2435_[2]
      1714 I       I0 1 _1662_[0]
      1714 I       I1 2 basesoc_timer_value_status[20]
      1714 I       I2 3 _2429_[2]
      1714 I       I3 4 _1781_[3]
      1714 O        O 1 _1180_
      1715 I       I0 1 _1604_[0]
      1715 I       I1 2 basesoc_timer_reload_storage[20]
      1715 I       I2 3 _1604_[2]
      1715 I       I3 4 basesoc_timer_load_storage[20]
      1715 O        O 1 _2429_[2]
      1716 I       I0 1 _1662_[0]
      1716 I       I1 2 basesoc_timer_value_status[19]
      1716 I       I2 3 _2436_[2]
      1716 I       I3 4 _1781_[3]
      1716 O        O 1 _1181_
      1717 I       I0 1 _1604_[0]
      1717 I       I1 2 basesoc_timer_reload_storage[19]
      1717 I       I2 3 _1604_[2]
      1717 I       I3 4 basesoc_timer_load_storage[19]
      1717 O        O 1 _2436_[2]
      1718 I       I0 1 _1662_[0]
      1718 I       I1 2 basesoc_timer_value_status[18]
      1718 I       I2 3 _2438_[2]
      1718 I       I3 4 _1781_[3]
      1718 O        O 1 _1182_
      1719 I       I0 1 _1604_[0]
      1719 I       I1 2 basesoc_timer_reload_storage[18]
      1719 I       I2 3 _1604_[2]
      1719 I       I3 4 basesoc_timer_load_storage[18]
      1719 O        O 1 _2438_[2]
      1720 I       I0 1 _1662_[0]
      1720 I       I1 2 basesoc_timer_value_status[17]
      1720 I       I2 3 _2432_[2]
      1720 I       I3 4 _1781_[3]
      1720 O        O 1 _1183_
      1721 I       I0 1 basesoc_timer_reload_storage[17]
      1721 I       I1 2 _1604_[0]
      1721 I       I2 3 _1604_[2]
      1721 I       I3 4 basesoc_timer_load_storage[17]
      1721 O        O 1 _2432_[2]
      1722 I       I0 1 _1662_[0]
      1722 I       I1 2 basesoc_timer_value_status[16]
      1722 I       I2 3 _2820_[2]
      1722 I       I3 4 _1781_[3]
      1722 O        O 1 _1184_
      1723 I       I0 1 _1604_[0]
      1723 I       I1 2 basesoc_timer_reload_storage[16]
      1723 I       I2 3 _1604_[2]
      1723 I       I3 4 basesoc_timer_load_storage[16]
      1723 O        O 1 _2820_[2]
      1724 I       I0 1 _1662_[0]
      1724 I       I1 2 basesoc_timer_value_status[15]
      1724 I       I2 3 _2816_[2]
      1724 I       I3 4 _1781_[3]
      1724 O        O 1 _1185_
      1725 I       I0 1 basesoc_timer_reload_storage[15]
      1725 I       I1 2 _1604_[0]
      1725 I       I2 3 _1604_[2]
      1725 I       I3 4 basesoc_timer_load_storage[15]
      1725 O        O 1 _2816_[2]
      1726 I       I0 1 basesoc_timer_load_storage[17]
      1726 I       I1 2 _1655_[1]
      1726 I       I2 3 \UART.RST 
      1726 I       I3 4 _1799_[3]
      1726 O        O 1 _0260_
      1727 I       I0 1 \UART.uart_tx_i.n311_o 
      1727 I       I1 2 _2437_[1]
      1727 I       I2 3 \UART.RST 
      1727 I       I3 4 _2033_[3]
      1727 O        O 1 _0105_
      1728 I       I0 1 _2031_[0]
      1728 I       I1 2 \UART.uart_tx_i.tx_clk_divider_i.div_mark 
      1728 O        O 1 _2033_[3]
      1729 I       I0 1 _2032_[0]
      1729 I       I1 2 \UART.uart_tx_i.n186_o [2]
      1729 O        O 1 _2437_[1]
      1730 I       I0 1 \UART.uart_tx_i.n311_o 
      1730 I       I1 2 \UART.uart_tx_i.n296_q [1]
      1730 I       I2 3 \UART.uart_tx_i.n296_q [0]
      1730 O        O 1 _2032_[0]
      1731 I       I0 1 _1662_[0]
      1731 I       I1 2 basesoc_timer_value_status[12]
      1731 I       I2 3 _1947_[2]
      1731 I       I3 4 _1781_[3]
      1731 O        O 1 _1188_
      1732 I       I0 1 basesoc_timer_reload_storage[12]
      1732 I       I1 2 _1604_[0]
      1732 I       I2 3 _1604_[2]
      1732 I       I3 4 basesoc_timer_load_storage[12]
      1732 O        O 1 _1947_[2]
      1733 I       I0 1 _1662_[0]
      1733 I       I1 2 basesoc_timer_value_status[11]
      1733 I       I2 3 _2819_[2]
      1733 I       I3 4 _1781_[3]
      1733 O        O 1 _1189_
      1734 I       I0 1 basesoc_timer_reload_storage[11]
      1734 I       I1 2 _1604_[0]
      1734 I       I2 3 _1604_[2]
      1734 I       I3 4 basesoc_timer_load_storage[11]
      1734 O        O 1 _2819_[2]
      1735 I       I0 1 _1662_[0]
      1735 I       I1 2 basesoc_timer_value_status[10]
      1735 I       I2 3 _2409_[2]
      1735 I       I3 4 _1781_[3]
      1735 O        O 1 _1190_
      1736 I       I0 1 basesoc_timer_reload_storage[10]
      1736 I       I1 2 _1604_[0]
      1736 I       I2 3 _1604_[2]
      1736 I       I3 4 basesoc_timer_load_storage[10]
      1736 O        O 1 _2409_[2]
      1737 I       I0 1 _1662_[0]
      1737 I       I1 2 basesoc_timer_value_status[9]
      1737 I       I2 3 _1948_[2]
      1737 I       I3 4 _1781_[3]
      1737 O        O 1 _1191_
      1738 I       I0 1 basesoc_timer_reload_storage[9]
      1738 I       I1 2 _1604_[0]
      1738 I       I2 3 _1604_[2]
      1738 I       I3 4 basesoc_timer_load_storage[9]
      1738 O        O 1 _1948_[2]
      1739 I       I0 1 _1662_[0]
      1739 I       I1 2 basesoc_timer_value_status[8]
      1739 I       I2 3 _2408_[2]
      1739 I       I3 4 _1781_[3]
      1739 O        O 1 _1192_
      1740 I       I0 1 basesoc_timer_reload_storage[8]
      1740 I       I1 2 _1604_[0]
      1740 I       I2 3 _1604_[2]
      1740 I       I3 4 basesoc_timer_load_storage[8]
      1740 O        O 1 _2408_[2]
      1741 I       I0 1 _1662_[0]
      1741 I       I1 2 basesoc_timer_value_status[7]
      1741 I       I2 3 _2322_[2]
      1741 I       I3 4 _1781_[3]
      1741 O        O 1 _1193_
      1742 I       I0 1 _1604_[0]
      1742 I       I1 2 basesoc_timer_reload_storage[7]
      1742 I       I2 3 _1604_[2]
      1742 I       I3 4 basesoc_timer_load_storage[7]
      1742 O        O 1 _2322_[2]
      1743 I       I0 1 _1662_[0]
      1743 I       I1 2 basesoc_timer_value_status[6]
      1743 I       I2 3 _1949_[2]
      1743 I       I3 4 _1781_[3]
      1743 O        O 1 _1194_
      1744 I       I0 1 _1604_[0]
      1744 I       I1 2 basesoc_timer_reload_storage[6]
      1744 I       I2 3 _1604_[2]
      1744 I       I3 4 basesoc_timer_load_storage[6]
      1744 O        O 1 _1949_[2]
      1745 I       I0 1 _1662_[0]
      1745 I       I1 2 basesoc_timer_value_status[5]
      1745 I       I2 3 _2333_[2]
      1745 I       I3 4 _1781_[3]
      1745 O        O 1 _1195_
      1746 I       I0 1 basesoc_timer_reload_storage[5]
      1746 I       I1 2 _1604_[0]
      1746 I       I2 3 _1604_[2]
      1746 I       I3 4 basesoc_timer_load_storage[5]
      1746 O        O 1 _2333_[2]
      1747 I       I0 1 _1662_[0]
      1747 I       I1 2 basesoc_timer_value_status[4]
      1747 I       I2 3 _2308_[2]
      1747 I       I3 4 _1781_[3]
      1747 O        O 1 _1196_
      1748 I       I0 1 _1604_[0]
      1748 I       I1 2 basesoc_timer_reload_storage[4]
      1748 I       I2 3 _1604_[2]
      1748 I       I3 4 basesoc_timer_load_storage[4]
      1748 O        O 1 _2308_[2]
      1749 I       I0 1 _1955_[0]
      1749 I       I1 2 _1781_[3]
      1749 O        O 1 _1200_
      1750 I       I0 1 _1954_[0]
      1750 I       I1 2 _1954_[1]
      1750 I       I2 3 _1954_[2]
      1750 I       I3 4 _1954_[3]
      1750 O        O 1 _1955_[0]
      1751 I       I0 1 _1951_[0]
      1751 I       I1 2 basesoc_timer_update_value_storage
      1751 I       I2 3 _1664_[0]
      1751 I       I3 4 basesoc_timer_reload_storage[0]
      1751 O        O 1 _1954_[0]
      1752 I       I0 1 _1953_[0]
      1752 I       I1 2 basesoc_timer_enable_storage
      1752 I       I2 3 _1953_[2]
      1752 I       I3 4 basesoc_timer_pending_status
      1752 O        O 1 _1954_[1]
      1753 I       I0 1 basesoc_timer_en_storage
      1753 I       I1 2 _1660_[0]
      1753 I       I2 3 _1641_[2]
      1753 I       I3 4 basesoc_timer_load_storage[0]
      1753 O        O 1 _1954_[2]
      1754 I       I0 1 _1944_[0]
      1754 I       I1 2 _1660_[2]
      1754 I       I2 3 _1657_[1]
      1754 I       I3 4 basesoc_timer_value_status[0]
      1754 O        O 1 _1954_[3]
      1755 I       I0 1 _1605_[0]
      1755 I       I1 2 csr_bankarray_csrbank21_out0_w
      1755 I       I2 3 _1956_[2]
      1755 I       I3 4 _1956_[3]
      1755 O        O 1 _1201_
      1756 I       I0 1 _1604_[0]
      1756 I       I1 2 csr_bankarray_csrbank21_in_w
      1756 I       I2 3 _1604_[2]
      1756 I       I3 4 csr_bankarray_csrbank21_oe0_w
      1756 O        O 1 _1956_[2]
      1757 I       I0 1 _1600_[0]
      1757 I       I1 2 _1600_[1]
      1757 I       I2 3 _1638_[2]
      1757 O        O 1 _1956_[3]
      1758 I       I0 1 _1605_[0]
      1758 I       I1 2 csr_bankarray_csrbank20_out0_w
      1758 I       I2 3 _1605_[2]
      1758 I       I3 4 _1605_[3]
      1758 O        O 1 _1202_
      1759 I       I0 1 _1604_[0]
      1759 I       I1 2 csr_bankarray_csrbank20_in_w
      1759 I       I2 3 _1604_[2]
      1759 I       I3 4 csr_bankarray_csrbank20_oe0_w
      1759 O        O 1 _1605_[2]
      1760 I       I0 1 _1600_[0]
      1760 I       I1 2 _1600_[1]
      1760 I       I2 3 _1600_[2]
      1760 O        O 1 _1605_[3]
      1761 I       I0 1 _1957_[0]
      1761 I       I1 2 _1957_[1]
      1761 O        O 1 _1206_
      1762 I       I0 1 _1600_[1]
      1762 I       I1 2 _1637_[3]
      1762 I       I2 3 _1638_[2]
      1762 O        O 1 _1957_[1]
      1763 I       I0 1 _1604_[0]
      1763 I       I1 2 \spi_master_1.n148_q [4]
      1763 I       I2 3 _1604_[2]
      1763 I       I3 4 \spi_master_1.n28_o [4]
      1763 O        O 1 _1957_[0]
      1764 I       I0 1 _2895_[0]
      1764 I       I1 2 _1957_[1]
      1764 O        O 1 _1205_
      1765 I       I0 1 _1604_[0]
      1765 I       I1 2 \spi_master_1.n148_q [5]
      1765 I       I2 3 _1604_[2]
      1765 I       I3 4 \spi_master_1.n28_o [5]
      1765 O        O 1 _2895_[0]
      1766 I       I0 1 _2893_[0]
      1766 I       I1 2 _1957_[1]
      1766 O        O 1 _1207_
      1767 I       I0 1 _1604_[0]
      1767 I       I1 2 \spi_master_1.n148_q [3]
      1767 I       I2 3 _1604_[2]
      1767 I       I3 4 \spi_master_1.n28_o [3]
      1767 O        O 1 _2893_[0]
      1768 I       I0 1 _2616_[0]
      1768 I       I1 2 _1957_[1]
      1768 O        O 1 _1204_
      1769 I       I0 1 _1604_[0]
      1769 I       I1 2 \spi_master_1.n148_q [6]
      1769 I       I2 3 _1604_[2]
      1769 I       I3 4 \spi_master_1.n28_o [6]
      1769 O        O 1 _2616_[0]
      1770 I       I0 1 _1662_[2]
      1770 I       I1 2 \spi_master_1.cpha 
      1770 I       I2 3 _2892_[2]
      1770 I       I3 4 _1957_[1]
      1770 O        O 1 _1208_
      1771 I       I0 1 _1604_[0]
      1771 I       I1 2 \spi_master_1.n148_q [2]
      1771 I       I2 3 _1604_[2]
      1771 I       I3 4 \spi_master_1.n28_o [2]
      1771 O        O 1 _2892_[2]
      1772 I       I0 1 _2890_[0]
      1772 I       I1 2 _1957_[1]
      1772 O        O 1 _1203_
      1773 I       I0 1 _1604_[0]
      1773 I       I1 2 \spi_master_1.n148_q [7]
      1773 I       I2 3 _1604_[2]
      1773 I       I3 4 \spi_master_1.n28_o [7]
      1773 O        O 1 _2890_[0]
      1774 I       I0 1 _1662_[2]
      1774 I       I1 2 \spi_master_1.cpol 
      1774 I       I2 3 _2896_[2]
      1774 I       I3 4 _1957_[1]
      1774 O        O 1 _1209_
      1775 I       I0 1 _1604_[0]
      1775 I       I1 2 \spi_master_1.n148_q [1]
      1775 I       I2 3 _1604_[2]
      1775 I       I3 4 \spi_master_1.n28_o [1]
      1775 O        O 1 _2896_[2]
      1776 I       I0 1 _2889_[0]
      1776 I       I1 2 _2889_[1]
      1776 I       I2 3 _1957_[1]
      1776 O        O 1 _1210_
      1777 I       I0 1 \spi_master_1.busy 
      1777 I       I1 2 _1605_[0]
      1777 I       I2 3 _2888_[2]
      1777 O        O 1 _2889_[1]
      1778 I       I0 1 _1662_[0]
      1778 I       I1 2 csr_bankarray_csrbank1_ss_n0_w
      1778 I       I2 3 _1604_[2]
      1778 I       I3 4 \spi_master_1.n28_o [0]
      1778 O        O 1 _2888_[2]
      1779 I       I0 1 csr_bankarray_csrbank1_control0_w[0]
      1779 I       I1 2 _1662_[2]
      1779 I       I2 3 _1604_[0]
      1779 I       I3 4 \spi_master_1.n148_q [0]
      1779 O        O 1 _2889_[0]
      1780 I       I0 1 _1605_[0]
      1780 I       I1 2 csr_bankarray_csrbank19_out0_w
      1780 I       I2 3 _2894_[2]
      1780 I       I3 4 _2894_[3]
      1780 O        O 1 _1211_
      1781 I       I0 1 _1604_[0]
      1781 I       I1 2 csr_bankarray_csrbank19_in_w
      1781 I       I2 3 _1604_[2]
      1781 I       I3 4 csr_bankarray_csrbank19_oe0_w
      1781 O        O 1 _2894_[2]
      1782 I       I0 1 _1600_[1]
      1782 I       I1 2 _1637_[3]
      1782 I       I2 3 _1607_[1]
      1782 O        O 1 _2894_[3]
      1783 I       I0 1 _1605_[0]
      1783 I       I1 2 csr_bankarray_csrbank16_out0_w
      1783 I       I2 3 _2886_[2]
      1783 I       I3 4 _2886_[3]
      1783 O        O 1 _1214_
      1784 I       I0 1 _1604_[0]
      1784 I       I1 2 csr_bankarray_csrbank16_in_w
      1784 I       I2 3 _1604_[2]
      1784 I       I3 4 csr_bankarray_csrbank16_oe0_w
      1784 O        O 1 _2886_[2]
      1785 I       I0 1 _1600_[1]
      1785 I       I1 2 _1600_[2]
      1785 I       I2 3 _1637_[3]
      1785 O        O 1 _2886_[3]
      1786 I       I0 1 _1605_[0]
      1786 I       I1 2 csr_bankarray_csrbank15_out0_w
      1786 I       I2 3 _2891_[2]
      1786 I       I3 4 _2891_[3]
      1786 O        O 1 _1215_
      1787 I       I0 1 _1604_[0]
      1787 I       I1 2 csr_bankarray_csrbank15_in_w
      1787 I       I2 3 _1604_[2]
      1787 I       I3 4 csr_bankarray_csrbank15_oe0_w
      1787 O        O 1 _2891_[2]
      1788 I       I0 1 _1600_[1]
      1788 I       I1 2 _1607_[1]
      1788 I       I2 3 _1607_[2]
      1788 O        O 1 _2891_[3]
      1789 I       I0 1 _1605_[0]
      1789 I       I1 2 csr_bankarray_csrbank14_out0_w
      1789 I       I2 3 _2884_[2]
      1789 I       I3 4 _2884_[3]
      1789 O        O 1 _1216_
      1790 I       I0 1 _1604_[0]
      1790 I       I1 2 csr_bankarray_csrbank14_in_w
      1790 I       I2 3 _1604_[2]
      1790 I       I3 4 csr_bankarray_csrbank14_oe0_w
      1790 O        O 1 _2884_[2]
      1791 I       I0 1 _1600_[1]
      1791 I       I1 2 _1642_[1]
      1791 I       I2 3 _1607_[2]
      1791 O        O 1 _2884_[3]
      1792 I       I0 1 _1605_[0]
      1792 I       I1 2 csr_bankarray_csrbank13_out0_w
      1792 I       I2 3 _2887_[2]
      1792 I       I3 4 _2887_[3]
      1792 O        O 1 _1217_
      1793 I       I0 1 _1604_[0]
      1793 I       I1 2 csr_bankarray_csrbank13_in_w
      1793 I       I2 3 _1604_[2]
      1793 I       I3 4 csr_bankarray_csrbank13_oe0_w
      1793 O        O 1 _2887_[2]
      1794 I       I0 1 _1600_[1]
      1794 I       I1 2 _1638_[2]
      1794 I       I2 3 _1607_[2]
      1794 O        O 1 _2887_[3]
      1795 I       I0 1 _1605_[0]
      1795 I       I1 2 csr_bankarray_csrbank12_out0_w
      1795 I       I2 3 _2882_[2]
      1795 I       I3 4 _2882_[3]
      1795 O        O 1 _1218_
      1796 I       I0 1 _1604_[0]
      1796 I       I1 2 csr_bankarray_csrbank12_in_w
      1796 I       I2 3 _1604_[2]
      1796 I       I3 4 csr_bankarray_csrbank12_oe0_w
      1796 O        O 1 _2882_[2]
      1797 I       I0 1 _1600_[1]
      1797 I       I1 2 _1600_[2]
      1797 I       I2 3 _1607_[2]
      1797 O        O 1 _2882_[3]
      1798 I       I0 1 _1605_[0]
      1798 I       I1 2 csr_bankarray_csrbank11_out0_w
      1798 I       I2 3 _2885_[2]
      1798 I       I3 4 _2885_[3]
      1798 O        O 1 _1219_
      1799 I       I0 1 _1604_[0]
      1799 I       I1 2 csr_bankarray_csrbank11_in_w
      1799 I       I2 3 _1604_[2]
      1799 I       I3 4 csr_bankarray_csrbank11_oe0_w
      1799 O        O 1 _2885_[2]
      1800 I       I0 1 _1600_[1]
      1800 I       I1 2 _1607_[1]
      1800 I       I2 3 _1665_[3]
      1800 O        O 1 _2885_[3]
      1801 I       I0 1 _2880_[0]
      1801 I       I1 2 _1774_[1]
      1801 O        O 1 _1220_
      1802 I       I0 1 basesoc_bus_errors[31]
      1802 I       I1 2 _1605_[0]
      1802 I       I2 3 _1604_[0]
      1802 I       I3 4 basesoc_scratch_storage[31]
      1802 O        O 1 _2880_[0]
      1803 I       I0 1 basesoc_scratch_storage[25]
      1803 I       I1 2 _1958_[1]
      1803 I       I2 3 \UART.RST 
      1803 I       I3 4 _1655_[3]
      1803 O        O 1 _0234_
      1804 I       I0 1 _2883_[0]
      1804 I       I1 2 _1774_[1]
      1804 O        O 1 _1222_
      1805 I       I0 1 basesoc_bus_errors[29]
      1805 I       I1 2 _1605_[0]
      1805 I       I2 3 _1604_[0]
      1805 I       I3 4 basesoc_scratch_storage[29]
      1805 O        O 1 _2883_[0]
      1806 I       I0 1 _2878_[0]
      1806 I       I1 2 _1774_[1]
      1806 O        O 1 _1223_
      1807 I       I0 1 basesoc_bus_errors[28]
      1807 I       I1 2 _1605_[0]
      1807 I       I2 3 _1604_[0]
      1807 I       I3 4 basesoc_scratch_storage[28]
      1807 O        O 1 _2878_[0]
      1808 I       I0 1 _2876_[0]
      1808 I       I1 2 _1774_[1]
      1808 O        O 1 _1224_
      1809 I       I0 1 basesoc_bus_errors[27]
      1809 I       I1 2 _1605_[0]
      1809 I       I2 3 _1604_[0]
      1809 I       I3 4 basesoc_scratch_storage[27]
      1809 O        O 1 _2876_[0]
      1810 I       I0 1 _2881_[0]
      1810 I       I1 2 _1774_[1]
      1810 O        O 1 _1225_
      1811 I       I0 1 basesoc_bus_errors[26]
      1811 I       I1 2 _1605_[0]
      1811 I       I2 3 _1604_[0]
      1811 I       I3 4 basesoc_scratch_storage[26]
      1811 O        O 1 _2881_[0]
      1812 I       I0 1 _2875_[0]
      1812 I       I1 2 _1774_[1]
      1812 O        O 1 _1226_
      1813 I       I0 1 _1605_[0]
      1813 I       I1 2 basesoc_bus_errors[25]
      1813 I       I2 3 _1604_[0]
      1813 I       I3 4 basesoc_scratch_storage[25]
      1813 O        O 1 _2875_[0]
      1814 I       I0 1 _2874_[0]
      1814 I       I1 2 _1774_[1]
      1814 O        O 1 _1227_
      1815 I       I0 1 _1605_[0]
      1815 I       I1 2 basesoc_bus_errors[24]
      1815 I       I2 3 _1604_[0]
      1815 I       I3 4 basesoc_scratch_storage[24]
      1815 O        O 1 _2874_[0]
      1816 I       I0 1 _2879_[0]
      1816 I       I1 2 _1774_[1]
      1816 O        O 1 _1230_
      1817 I       I0 1 _1605_[0]
      1817 I       I1 2 basesoc_bus_errors[21]
      1817 I       I2 3 _1604_[0]
      1817 I       I3 4 basesoc_scratch_storage[21]
      1817 O        O 1 _2879_[0]
      1818 I       I0 1 _2873_[0]
      1818 I       I1 2 _1774_[1]
      1818 O        O 1 _1231_
      1819 I       I0 1 _1605_[0]
      1819 I       I1 2 basesoc_bus_errors[20]
      1819 I       I2 3 _1604_[0]
      1819 I       I3 4 basesoc_scratch_storage[20]
      1819 O        O 1 _2873_[0]
      1820 I       I0 1 _2871_[0]
      1820 I       I1 2 _1774_[1]
      1820 O        O 1 _1232_
      1821 I       I0 1 _1605_[0]
      1821 I       I1 2 basesoc_bus_errors[19]
      1821 I       I2 3 _1604_[0]
      1821 I       I3 4 basesoc_scratch_storage[19]
      1821 O        O 1 _2871_[0]
      1822 I       I0 1 _2877_[0]
      1822 I       I1 2 _1774_[1]
      1822 O        O 1 _1233_
      1823 I       I0 1 _1605_[0]
      1823 I       I1 2 basesoc_bus_errors[18]
      1823 I       I2 3 _1604_[0]
      1823 I       I3 4 basesoc_scratch_storage[18]
      1823 O        O 1 _2877_[0]
      1824 I       I0 1 _2870_[0]
      1824 I       I1 2 _1774_[1]
      1824 O        O 1 _1234_
      1825 I       I0 1 _1605_[0]
      1825 I       I1 2 basesoc_bus_errors[17]
      1825 I       I2 3 _1604_[0]
      1825 I       I3 4 basesoc_scratch_storage[17]
      1825 O        O 1 _2870_[0]
      1826 I       I0 1 _2868_[0]
      1826 I       I1 2 _1774_[1]
      1826 O        O 1 _1235_
      1827 I       I0 1 _1605_[0]
      1827 I       I1 2 basesoc_bus_errors[16]
      1827 I       I2 3 _1604_[0]
      1827 I       I3 4 basesoc_scratch_storage[16]
      1827 O        O 1 _2868_[0]
      1828 I       I0 1 core_reg_rx_conv_converter_source_payload_data[5]
      1828 I       I1 2 core_sink_sink_payload_dq[5]
      1828 I       I2 3 \UART.RST 
      1828 I       I3 4 _1930_[3]
      1828 O        O 1 _0092_
      1829 I       I0 1 basesoc_bus_errors[10]
      1829 I       I1 2 _1359_[10]
      1829 I       I2 3 \UART.RST 
      1829 I       I3 4 _2030_[3]
      1829 O        O 1 _0138_
      1830 I       I0 1 _2867_[0]
      1830 I       I1 2 _1774_[1]
      1830 O        O 1 _1239_
      1831 I       I0 1 basesoc_bus_errors[12]
      1831 I       I1 2 _1605_[0]
      1831 I       I2 3 _1604_[0]
      1831 I       I3 4 basesoc_scratch_storage[12]
      1831 O        O 1 _2867_[0]
      1832 I       I0 1 _2865_[0]
      1832 I       I1 2 _1774_[1]
      1832 O        O 1 _1240_
      1833 I       I0 1 _1605_[0]
      1833 I       I1 2 basesoc_bus_errors[11]
      1833 I       I2 3 _1604_[0]
      1833 I       I3 4 basesoc_scratch_storage[11]
      1833 O        O 1 _2865_[0]
      1834 I       I0 1 _2872_[0]
      1834 I       I1 2 _1774_[1]
      1834 O        O 1 _1241_
      1835 I       I0 1 _1605_[0]
      1835 I       I1 2 basesoc_bus_errors[10]
      1835 I       I2 3 _1604_[0]
      1835 I       I3 4 basesoc_scratch_storage[10]
      1835 O        O 1 _2872_[0]
      1836 I       I0 1 _2864_[0]
      1836 I       I1 2 _1774_[1]
      1836 O        O 1 _1242_
      1837 I       I0 1 _1605_[0]
      1837 I       I1 2 basesoc_bus_errors[9]
      1837 I       I2 3 _1604_[0]
      1837 I       I3 4 basesoc_scratch_storage[9]
      1837 O        O 1 _2864_[0]
      1838 I       I0 1 _2862_[0]
      1838 I       I1 2 _1774_[1]
      1838 O        O 1 _1243_
      1839 I       I0 1 _1605_[0]
      1839 I       I1 2 basesoc_bus_errors[8]
      1839 I       I2 3 _1604_[0]
      1839 I       I3 4 basesoc_scratch_storage[8]
      1839 O        O 1 _2862_[0]
      1840 I       I0 1 _2869_[0]
      1840 I       I1 2 _1774_[1]
      1840 O        O 1 _1244_
      1841 I       I0 1 basesoc_bus_errors[7]
      1841 I       I1 2 _1605_[0]
      1841 I       I2 3 _1604_[0]
      1841 I       I3 4 basesoc_scratch_storage[7]
      1841 O        O 1 _2869_[0]
      1842 I       I0 1 _2861_[0]
      1842 I       I1 2 _1774_[1]
      1842 O        O 1 _1245_
      1843 I       I0 1 basesoc_bus_errors[6]
      1843 I       I1 2 _1605_[0]
      1843 I       I2 3 _1604_[0]
      1843 I       I3 4 basesoc_scratch_storage[6]
      1843 O        O 1 _2861_[0]
      1844 I       I0 1 _2860_[0]
      1844 I       I1 2 _1774_[1]
      1844 O        O 1 _1246_
      1845 I       I0 1 basesoc_bus_errors[5]
      1845 I       I1 2 _1605_[0]
      1845 I       I2 3 _1604_[0]
      1845 I       I3 4 basesoc_scratch_storage[5]
      1845 O        O 1 _2860_[0]
      1846 I       I0 1 _2866_[0]
      1846 I       I1 2 _1774_[1]
      1846 O        O 1 _1247_
      1847 I       I0 1 basesoc_bus_errors[4]
      1847 I       I1 2 _1605_[0]
      1847 I       I2 3 _1604_[0]
      1847 I       I3 4 basesoc_scratch_storage[4]
      1847 O        O 1 _2866_[0]
      1848 I       I0 1 _2859_[0]
      1848 I       I1 2 _1774_[1]
      1848 O        O 1 _1248_
      1849 I       I0 1 _1605_[0]
      1849 I       I1 2 basesoc_bus_errors[3]
      1849 I       I2 3 _1604_[0]
      1849 I       I3 4 basesoc_scratch_storage[3]
      1849 O        O 1 _2859_[0]
      1850 I       I0 1 _2858_[0]
      1850 I       I1 2 _1774_[1]
      1850 O        O 1 _1249_
      1851 I       I0 1 _1605_[0]
      1851 I       I1 2 basesoc_bus_errors[2]
      1851 I       I2 3 _1604_[0]
      1851 I       I3 4 basesoc_scratch_storage[2]
      1851 O        O 1 _2858_[0]
      1852 I       I0 1 _1605_[0]
      1852 I       I1 2 basesoc_bus_errors[1]
      1852 I       I2 3 _2863_[2]
      1852 I       I3 4 _1774_[1]
      1852 O        O 1 _1250_
      1853 I       I0 1 _1604_[0]
      1853 I       I1 2 basesoc_scratch_storage[1]
      1853 I       I2 3 _1604_[2]
      1853 I       I3 4 basesoc_cpu_rst
      1853 O        O 1 _2863_[2]
      1854 I       I0 1 _1566_[2]
      1854 I       I1 2 core_bus_adr1[21]
      1854 I       I2 3 \UART.RST 
      1854 I       I3 4 _1586_[3]
      1854 O        O 1 _0970_
      1855 I       I0 1 _1593_[2]
      1855 I       I1 2 core_bus_adr1[20]
      1855 I       I2 3 \UART.RST 
      1855 I       I3 4 _1586_[3]
      1855 O        O 1 _0969_
      1856 I       I0 1 _1605_[0]
      1856 I       I1 2 basesoc_bus_errors[0]
      1856 I       I2 3 _2857_[2]
      1856 I       I3 4 _1774_[1]
      1856 O        O 1 _1251_
      1857 I       I0 1 _1604_[0]
      1857 I       I1 2 basesoc_scratch_storage[0]
      1857 I       I2 3 _1604_[2]
      1857 I       I3 4 basesoc_reset_storage[0]
      1857 O        O 1 _2857_[2]
      1858 I       I0 1 basesoc_basesoc_adr[11]
      1858 I       I1 2 core_bus_adr1[11]
      1858 I       I2 3 \UART.RST 
      1858 I       I3 4 _1586_[3]
      1858 O        O 1 _0960_
      1859 I       I0 1 _1783_[0]
      1859 I       I1 2 \UART_1.os_clk_divider_ias.n31_o [2]
      1859 O        O 1 _0932_
      1860 I       I0 1 \UART.RST 
      1860 I       I1 2 \UART_1.n23_q 
      1860 I       I2 3 \UART_1.uart_rx_i.rx_clk_divider_i.div_mark 
      1860 I       I3 4 _2370_[1]
      1860 O        O 1 _0920_
      1861 I       I0 1 _1666_[0]
      1861 I       I1 2 csr_bankarray_csrbank25_out0_w[1]
      1861 O        O 1 _0079_
      1862 I       I0 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      1862 I       I1 2 basesoc_rx_data[2]
      1862 O        O 1 _0169_
      1863 I       I0 1 core_dat_rx_conv_converter_source_payload_data[22]
      1863 I       I1 2 core_sink_sink_payload_dq[6]
      1863 I       I2 3 \UART.RST 
      1863 I       I3 4 _1725_[3]
      1863 O        O 1 _0903_
      1864 I       I0 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      1864 I       I1 2 _1349_[2]
      1864 O        O 1 _0166_
      1865 I       I0 1 _1703_[1]
      1865 I       I1 2 csr_bankarray_adr[2]
      1865 O        O 1 _1303_
      1866 I       I0 1 csr_bankarray_adr[1]
      1866 I       I1 2 csr_bankarray_adr[0]
      1866 I       I2 3 csr_bankarray_adr[2]
      1866 O        O 1 _1304_
      1867 I       I0 1 basesoc_scratch_storage[19]
      1867 I       I1 2 _2160_[1]
      1867 I       I2 3 \UART.RST 
      1867 I       I3 4 _1655_[3]
      1867 O        O 1 _0228_
      1868 I       I0 1 basesoc_timer_load_storage[27]
      1868 I       I1 2 _2346_[1]
      1868 I       I2 3 \UART.RST 
      1868 I       I3 4 _1799_[3]
      1868 O        O 1 _0270_
      1869 I       I0 1 basesoc_timer_load_storage[25]
      1869 I       I1 2 _1958_[1]
      1869 I       I2 3 \UART.RST 
      1869 I       I3 4 _1799_[3]
      1869 O        O 1 _0268_
      1870 I       I0 1 \spi_master.cpol 
      1870 I       I1 2 basesoc_uart_rxtx_r[1]
      1870 I       I2 3 \UART.RST 
      1870 I       I3 4 _2384_[3]
      1870 O        O 1 _0644_
      1871 I       I0 1 _2856_[0]
      1871 I       I1 2 \UART.RST 
      1871 O        O 1 _0649_
      1872 I       I0 1 csr_bankarray_csrbank10_out0_r
      1872 I       I1 2 csr_bankarray_csrbank12_oe0_w
      1872 I       I2 3 _1641_[2]
      1872 I       I3 4 _2200_[3]
      1872 O        O 1 _2856_[0]
      1873 I       I0 1 _1908_[0]
      1873 I       I1 2 \UART.os_clk_divider_ias.n31_o [0]
      1873 O        O 1 _0115_
      1874 I       I0 1 _2854_[0]
      1874 I       I1 2 \UART.RST 
      1874 O        O 1 _0665_
      1875 I       I0 1 csr_bankarray_csrbank10_out0_r
      1875 I       I1 2 csr_bankarray_csrbank20_oe0_w
      1875 I       I2 3 _1641_[2]
      1875 I       I3 4 _1959_[3]
      1875 O        O 1 _2854_[0]
      1876 I       I0 1 _2855_[0]
      1876 I       I1 2 \UART.RST 
      1876 O        O 1 _0663_
      1877 I       I0 1 csr_bankarray_csrbank10_out0_r
      1877 I       I1 2 csr_bankarray_csrbank19_oe0_w
      1877 I       I2 3 _1641_[2]
      1877 I       I3 4 _2071_[3]
      1877 O        O 1 _2855_[0]
      1878 I       I0 1 _2853_[0]
      1878 I       I1 2 \UART.RST 
      1878 O        O 1 _0647_
      1879 I       I0 1 csr_bankarray_csrbank10_out0_r
      1879 I       I1 2 csr_bankarray_csrbank11_oe0_w
      1879 I       I2 3 _1641_[2]
      1879 I       I3 4 _2482_[3]
      1879 O        O 1 _2853_[0]
      1880 I       I0 1 _2852_[0]
      1880 I       I1 2 \UART.RST 
      1880 O        O 1 _0646_
      1881 I       I0 1 csr_bankarray_csrbank10_out0_r
      1881 I       I1 2 csr_bankarray_csrbank10_out0_w
      1881 I       I2 3 _1960_[2]
      1881 I       I3 4 _1608_[1]
      1881 O        O 1 _2852_[0]
      1882 I       I0 1 _1600_[1]
      1882 I       I1 2 _1642_[1]
      1882 I       I2 3 _1641_[2]
      1882 I       I3 4 _1665_[3]
      1882 O        O 1 _1960_[2]
      1883 I       I0 1 basesoc_timer_load_storage[28]
      1883 I       I1 2 _2344_[1]
      1883 I       I2 3 \UART.RST 
      1883 I       I3 4 _1799_[3]
      1883 O        O 1 _0271_
      1884 I       I0 1 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      1884 I       I1 2 basesoc_rx_data[4]
      1884 O        O 1 _0171_
      1885 I       I0 1 core_dat_rx_conv_converter_source_payload_data[17]
      1885 I       I1 2 core_sink_sink_payload_dq[1]
      1885 I       I2 3 \UART.RST 
      1885 I       I3 4 _1725_[3]
      1885 O        O 1 _0898_
      1886 I       I0 1 _1722_[2]
      1886 I       I1 2 csr_bankarray_csrbank24_out0_w
      1886 O        O 1 _0082_
      1887 I       I0 1 basesoc_rx_enable
      1887 I       I1 2 _1365_[29]
      1887 O        O 1 _0205_
      1888 I       I0 1 basesoc_rx_enable
      1888 I       I1 2 _1365_[30]
      1888 O        O 1 _0206_
      1889 I       I0 1 basesoc_timer_load_storage[6]
      1889 I       I1 2 basesoc_uart_rxtx_r[6]
      1889 I       I2 3 \UART.RST 
      1889 I       I3 4 _1799_[3]
      1889 O        O 1 _0249_
      1890 I       I0 1 basesoc_rx_enable
      1890 I       I1 2 _1365_[3]
      1890 O        O 1 _0179_
      1891 I       I0 1 basesoc_timer_reload_storage[0]
      1891 I       I1 2 csr_bankarray_csrbank10_out0_r
      1891 I       I2 3 \UART.RST 
      1891 I       I3 4 _1816_[3]
      1891 O        O 1 _0277_
      1892 I       I0 1 basesoc_timer_load_storage[0]
      1892 I       I1 2 csr_bankarray_csrbank10_out0_r
      1892 I       I2 3 \UART.RST 
      1892 I       I3 4 _1799_[3]
      1892 O        O 1 _0243_
      1893 I       I0 1 \UART.DIN [3]
      1893 I       I1 2 basesoc_uart_rxtx_r[3]
      1893 I       I2 3 \UART.RST 
      1893 I       I3 4 _1961_[3]
      1893 O        O 1 _0892_
      1894 I       I0 1 \UART.DIN [2]
      1894 I       I1 2 basesoc_uart_rxtx_r[2]
      1894 I       I2 3 \UART.RST 
      1894 I       I3 4 _1961_[3]
      1894 O        O 1 _0891_
      1895 I       I0 1 _2851_[0]
      1895 I       I1 2 \UART.RST 
      1895 O        O 1 _0875_
      1896 I       I0 1 csr_bankarray_csrbank10_out0_r
      1896 I       I1 2 csr_bankarray_csrbank30_control0_w
      1896 I       I2 3 _1610_[2]
      1896 I       I3 4 _1605_[0]
      1896 O        O 1 _2851_[0]
      1897 I       I0 1 \UART_1.DIN [1]
      1897 I       I1 2 basesoc_uart_rxtx_r[1]
      1897 I       I2 3 \UART.RST 
      1897 I       I3 4 _1772_[3]
      1897 O        O 1 _0867_
      1898 I       I0 1 csr_bankarray_csrbank29_rx_data_w[6]
      1898 I       I1 2 \UART_1.DOUT [6]
      1898 I       I2 3 \UART.RST 
      1898 I       I3 4 \UART_1.DOUT_VLD 
      1898 O        O 1 _0862_
      1899 I       I0 1 csr_bankarray_csrbank29_rx_data_w[3]
      1899 I       I1 2 \UART_1.DOUT [3]
      1899 I       I2 3 \UART.RST 
      1899 I       I3 4 \UART_1.DOUT_VLD 
      1899 O        O 1 _0859_
      1900 I       I0 1 \UART.RST 
      1900 I       I1 2 _1886_[2]
      1900 O        O 1 _0851_
      1901 I       I0 1 csr_bankarray_csrbank27_load0_w[31]
      1901 I       I1 2 _2850_[1]
      1901 I       I2 3 \UART.RST 
      1901 I       I3 4 csr_bankarray_csrbank27_en0_w
      1901 O        O 1 _0850_
      1902 I       I0 1 _1438_[31]
      1902 I       I1 2 csr_bankarray_csrbank27_reload0_w[31]
      1902 I       I2 3 _1886_[2]
      1902 O        O 1 _2850_[1]
      1903 I       I0 1 basesoc_bus_errors[20]
      1903 I       I1 2 _1359_[20]
      1903 I       I2 3 \UART.RST 
      1903 I       I3 4 _2030_[3]
      1903 O        O 1 _0148_
      1904 I       I0 1 _1970_[3]
      1904 I       I1 2 _2757_[1]
      1904 I       I2 3 _2757_[2]
      1904 I       I3 4 _2757_[3]
      1904 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [0]
      1905 I       I0 1 _1964_[0]
      1905 I       I1 2 _1964_[1]
      1905 I       I2 3 _1964_[2]
      1905 I       I3 4 _1964_[3]
      1905 O        O 1 _2757_[1]
      1906 I       I0 1 csr_bankarray_dat_r[0]
      1906 I       I1 2 csr_bankarray_sel_r
      1906 I       I2 3 _1963_[2]
      1906 I       I3 4 _1963_[3]
      1906 O        O 1 _1964_[0]
      1907 I       I0 1 _1962_[0]
      1907 I       I1 2 _1962_[1]
      1907 I       I2 3 _1962_[2]
      1907 I       I3 4 _1962_[3]
      1907 O        O 1 _1963_[2]
      1908 I       I0 1 csr_bankarray_interface13_bank_bus_dat_r[0]
      1908 I       I1 2 csr_bankarray_interface14_bank_bus_dat_r[0]
      1908 I       I2 3 csr_bankarray_interface15_bank_bus_dat_r[0]
      1908 I       I3 4 csr_bankarray_interface16_bank_bus_dat_r[0]
      1908 O        O 1 _1962_[0]
      1909 I       I0 1 csr_bankarray_interface29_bank_bus_dat_r[0]
      1909 I       I1 2 csr_bankarray_interface11_bank_bus_dat_r[0]
      1909 I       I2 3 csr_bankarray_interface30_bank_bus_dat_r[0]
      1909 I       I3 4 csr_bankarray_interface12_bank_bus_dat_r[0]
      1909 O        O 1 _1962_[1]
      1910 I       I0 1 csr_bankarray_interface3_bank_bus_dat_r[0]
      1910 I       I1 2 csr_bankarray_interface21_bank_bus_dat_r[0]
      1910 I       I2 3 csr_bankarray_interface20_bank_bus_dat_r[0]
      1910 I       I3 4 csr_bankarray_interface19_bank_bus_dat_r[0]
      1910 O        O 1 _1962_[2]
      1911 I       I0 1 csr_bankarray_interface7_bank_bus_dat_r[0]
      1911 I       I1 2 csr_bankarray_interface17_bank_bus_dat_r[0]
      1911 I       I2 3 csr_bankarray_interface4_bank_bus_dat_r[0]
      1911 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[0]
      1911 O        O 1 _1962_[3]
      1912 I       I0 1 csr_bankarray_interface26_bank_bus_dat_r[0]
      1912 I       I1 2 csr_bankarray_interface27_bank_bus_dat_r[0]
      1912 I       I2 3 csr_bankarray_interface10_bank_bus_dat_r[0]
      1912 I       I3 4 csr_bankarray_interface28_bank_bus_dat_r[0]
      1912 O        O 1 _1963_[3]
      1913 I       I0 1 csr_bankarray_interface23_bank_bus_dat_r[0]
      1913 I       I1 2 csr_bankarray_interface6_bank_bus_dat_r[0]
      1913 I       I2 3 csr_bankarray_interface9_bank_bus_dat_r[0]
      1913 O        O 1 _1964_[1]
      1914 I       I0 1 csr_bankarray_interface8_bank_bus_dat_r[0]
      1914 I       I1 2 csr_bankarray_interface25_bank_bus_dat_r[0]
      1914 I       I2 3 csr_bankarray_interface22_bank_bus_dat_r[0]
      1914 I       I3 4 csr_bankarray_interface24_bank_bus_dat_r[0]
      1914 O        O 1 _1964_[2]
      1915 I       I0 1 csr_bankarray_interface18_bank_bus_dat_r[0]
      1915 I       I1 2 csr_bankarray_interface2_bank_bus_dat_r[0]
      1915 I       I2 3 csr_bankarray_interface0_bank_bus_dat_r[0]
      1915 I       I3 4 csr_bankarray_interface1_bank_bus_dat_r[0]
      1915 O        O 1 _1964_[3]
      1916 I       I0 1 slave_sel_r[2]
      1916 I       I1 2 _1579_[0]
      1916 I       I2 3 core_dat_rx_conv_converter_source_payload_data[0]
      1916 I       I3 4 _1629_[0]
      1916 O        O 1 _2757_[3]
      1917 I       I0 1 _1968_[0]
      1917 I       I1 2 _1968_[1]
      1917 I       I2 3 _1968_[2]
      1917 O        O 1 _2757_[2]
      1918 I       I0 1 slave_sel_r[0]
      1918 I       I1 2 _1967_[1]
      1918 I       I2 3 _1967_[2]
      1918 O        O 1 _1968_[1]
      1919 I       I0 1 _1966_[0]
      1919 I       I1 2 _1966_[1]
      1919 I       I2 3 _1966_[2]
      1919 I       I3 4 slave_sel_r[1]
      1919 O        O 1 _1967_[2]
      1920 I       I0 1 slave_sel_r[0]
      1920 I       I1 2 _1965_[1]
      1920 I       I2 3 _1965_[2]
      1920 I       I3 4 slave_sel_r[1]
      1920 O        O 1 _1968_[0]
      1921 I       I0 1 interface0_ack
      1921 I       I1 2 slave_sel_r[3]
      1921 O        O 1 _1970_[3]
      1922 I       I0 1 _1629_[0]
      1922 I       I1 2 _2256_[1]
      1922 I       I2 3 _2256_[2]
      1922 I       I3 4 _2256_[3]
      1922 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [1]
      1923 I       I0 1 _1970_[0]
      1923 I       I1 2 _1970_[1]
      1923 I       I2 3 _1970_[2]
      1923 I       I3 4 _1970_[3]
      1923 O        O 1 _2256_[1]
      1924 I       I0 1 csr_bankarray_dat_r[1]
      1924 I       I1 2 csr_bankarray_sel_r
      1924 I       I2 3 _1969_[2]
      1924 O        O 1 _1970_[1]
      1925 I       I0 1 csr_bankarray_interface26_bank_bus_dat_r[1]
      1925 I       I1 2 csr_bankarray_interface27_bank_bus_dat_r[1]
      1925 I       I2 3 csr_bankarray_interface28_bank_bus_dat_r[1]
      1925 I       I3 4 csr_bankarray_interface29_bank_bus_dat_r[1]
      1925 O        O 1 _1969_[2]
      1926 I       I0 1 csr_bankarray_interface1_bank_bus_dat_r[1]
      1926 I       I1 2 csr_bankarray_interface8_bank_bus_dat_r[1]
      1926 I       I2 3 csr_bankarray_interface25_bank_bus_dat_r[1]
      1926 I       I3 4 csr_bankarray_interface6_bank_bus_dat_r[1]
      1926 O        O 1 _1970_[2]
      1927 I       I0 1 csr_bankarray_interface30_bank_bus_dat_r[1]
      1927 I       I1 2 csr_bankarray_interface7_bank_bus_dat_r[1]
      1927 I       I2 3 csr_bankarray_interface5_bank_bus_dat_r[1]
      1927 I       I3 4 csr_bankarray_interface0_bank_bus_dat_r[1]
      1927 O        O 1 _1970_[0]
      1928 I       I0 1 slave_sel_r[2]
      1928 I       I1 2 _1579_[0]
      1928 I       I2 3 core_dat_rx_conv_converter_source_payload_data[1]
      1928 I       I3 4 _2253_[3]
      1928 O        O 1 _2256_[3]
      1929 I       I0 1 _1971_[0]
      1929 I       I1 2 _1971_[1]
      1929 I       I2 3 _1968_[2]
      1929 I       I3 4 slave_sel_r[0]
      1929 O        O 1 _2253_[3]
      1930 I       I0 1 _2255_[0]
      1930 I       I1 2 _2255_[1]
      1930 I       I2 3 _1968_[2]
      1930 I       I3 4 slave_sel_r[1]
      1930 O        O 1 _2256_[2]
      1931 I       I0 1 _2254_[0]
      1931 I       I1 2 _2254_[1]
      1931 I       I2 3 _1966_[2]
      1931 O        O 1 _2255_[1]
      1932 I       I0 1 _1629_[0]
      1932 I       I1 2 _2785_[1]
      1932 I       I2 3 _2785_[2]
      1932 I       I3 4 _2785_[3]
      1932 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [2]
      1933 I       I0 1 _2784_[0]
      1933 I       I1 2 _2784_[1]
      1933 I       I2 3 _2784_[2]
      1933 I       I3 4 _1970_[3]
      1933 O        O 1 _2785_[1]
      1934 I       I0 1 csr_bankarray_dat_r[2]
      1934 I       I1 2 csr_bankarray_sel_r
      1934 I       I2 3 _2783_[2]
      1934 O        O 1 _2784_[1]
      1935 I       I0 1 csr_bankarray_interface26_bank_bus_dat_r[2]
      1935 I       I1 2 csr_bankarray_interface27_bank_bus_dat_r[2]
      1935 I       I2 3 csr_bankarray_interface28_bank_bus_dat_r[2]
      1935 I       I3 4 csr_bankarray_interface29_bank_bus_dat_r[2]
      1935 O        O 1 _2783_[2]
      1936 I       I0 1 csr_bankarray_interface1_bank_bus_dat_r[2]
      1936 I       I1 2 csr_bankarray_interface8_bank_bus_dat_r[2]
      1936 I       I2 3 csr_bankarray_interface25_bank_bus_dat_r[2]
      1936 I       I3 4 csr_bankarray_interface6_bank_bus_dat_r[2]
      1936 O        O 1 _2784_[2]
      1937 I       I0 1 csr_bankarray_interface30_bank_bus_dat_r[2]
      1937 I       I1 2 csr_bankarray_interface7_bank_bus_dat_r[2]
      1937 I       I2 3 csr_bankarray_interface5_bank_bus_dat_r[2]
      1937 I       I3 4 csr_bankarray_interface0_bank_bus_dat_r[2]
      1937 O        O 1 _2784_[0]
      1938 I       I0 1 slave_sel_r[2]
      1938 I       I1 2 _1579_[0]
      1938 I       I2 3 core_dat_rx_conv_converter_source_payload_data[2]
      1938 I       I3 4 _2782_[3]
      1938 O        O 1 _2785_[3]
      1939 I       I0 1 _2781_[0]
      1939 I       I1 2 _2781_[1]
      1939 I       I2 3 _1968_[2]
      1939 I       I3 4 slave_sel_r[0]
      1939 O        O 1 _2782_[3]
      1940 I       I0 1 _2780_[0]
      1940 I       I1 2 _2780_[1]
      1940 I       I2 3 _1968_[2]
      1940 I       I3 4 slave_sel_r[1]
      1940 O        O 1 _2785_[2]
      1941 I       I0 1 _1972_[0]
      1941 I       I1 2 _1972_[1]
      1941 I       I2 3 _1966_[2]
      1941 O        O 1 _2780_[1]
      1942 I       I0 1 _1629_[0]
      1942 I       I1 2 _2778_[1]
      1942 I       I2 3 _2778_[2]
      1942 I       I3 4 _2778_[3]
      1942 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [3]
      1943 I       I0 1 slave_sel_r[2]
      1943 I       I1 2 _1579_[0]
      1943 I       I2 3 core_dat_rx_conv_converter_source_payload_data[3]
      1943 I       I3 4 _2777_[3]
      1943 O        O 1 _2778_[3]
      1944 I       I0 1 _2776_[0]
      1944 I       I1 2 _2776_[1]
      1944 I       I2 3 _1968_[2]
      1944 I       I3 4 slave_sel_r[0]
      1944 O        O 1 _2777_[3]
      1945 I       I0 1 _2773_[0]
      1945 I       I1 2 _2773_[1]
      1945 I       I2 3 _2773_[2]
      1945 I       I3 4 _1970_[3]
      1945 O        O 1 _2778_[1]
      1946 I       I0 1 csr_bankarray_interface0_bank_bus_dat_r[3]
      1946 I       I1 2 csr_bankarray_interface1_bank_bus_dat_r[3]
      1946 I       I2 3 csr_bankarray_interface8_bank_bus_dat_r[3]
      1946 I       I3 4 csr_bankarray_interface25_bank_bus_dat_r[3]
      1946 O        O 1 _2773_[1]
      1947 I       I0 1 csr_bankarray_interface28_bank_bus_dat_r[3]
      1947 I       I1 2 csr_bankarray_interface29_bank_bus_dat_r[3]
      1947 I       I2 3 csr_bankarray_interface30_bank_bus_dat_r[3]
      1947 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[3]
      1947 O        O 1 _2773_[2]
      1948 I       I0 1 csr_bankarray_dat_r[3]
      1948 I       I1 2 csr_bankarray_sel_r
      1948 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[3]
      1948 I       I3 4 csr_bankarray_interface27_bank_bus_dat_r[3]
      1948 O        O 1 _2773_[0]
      1949 I       I0 1 _2775_[0]
      1949 I       I1 2 _2775_[1]
      1949 I       I2 3 _1968_[2]
      1949 I       I3 4 slave_sel_r[1]
      1949 O        O 1 _2778_[2]
      1950 I       I0 1 _2774_[0]
      1950 I       I1 2 _2774_[1]
      1950 I       I2 3 _1966_[2]
      1950 O        O 1 _2775_[1]
      1951 I       I0 1 _1629_[0]
      1951 I       I1 2 _2756_[1]
      1951 I       I2 3 _2756_[2]
      1951 I       I3 4 _2756_[3]
      1951 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [4]
      1952 I       I0 1 slave_sel_r[2]
      1952 I       I1 2 _1579_[0]
      1952 I       I2 3 core_dat_rx_conv_converter_source_payload_data[4]
      1952 I       I3 4 _2754_[3]
      1952 O        O 1 _2756_[3]
      1953 I       I0 1 _1973_[0]
      1953 I       I1 2 _1973_[1]
      1953 I       I2 3 _1968_[2]
      1953 I       I3 4 slave_sel_r[0]
      1953 O        O 1 _2754_[3]
      1954 I       I0 1 _2755_[0]
      1954 I       I1 2 _2755_[1]
      1954 I       I2 3 _2755_[2]
      1954 I       I3 4 _1970_[3]
      1954 O        O 1 _2756_[1]
      1955 I       I0 1 csr_bankarray_interface0_bank_bus_dat_r[4]
      1955 I       I1 2 csr_bankarray_interface1_bank_bus_dat_r[4]
      1955 I       I2 3 csr_bankarray_interface8_bank_bus_dat_r[4]
      1955 O        O 1 _2755_[1]
      1956 I       I0 1 csr_bankarray_interface28_bank_bus_dat_r[4]
      1956 I       I1 2 csr_bankarray_interface29_bank_bus_dat_r[4]
      1956 I       I2 3 csr_bankarray_interface30_bank_bus_dat_r[4]
      1956 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[4]
      1956 O        O 1 _2755_[2]
      1957 I       I0 1 csr_bankarray_dat_r[4]
      1957 I       I1 2 csr_bankarray_sel_r
      1957 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[4]
      1957 I       I3 4 csr_bankarray_interface27_bank_bus_dat_r[4]
      1957 O        O 1 _2755_[0]
      1958 I       I0 1 _2753_[0]
      1958 I       I1 2 _2753_[1]
      1958 I       I2 3 _1968_[2]
      1958 I       I3 4 slave_sel_r[1]
      1958 O        O 1 _2756_[2]
      1959 I       I0 1 _1974_[0]
      1959 I       I1 2 _1974_[1]
      1959 I       I2 3 _1966_[2]
      1959 O        O 1 _2753_[1]
      1960 I       I0 1 _1629_[0]
      1960 I       I1 2 _2749_[1]
      1960 I       I2 3 _2749_[2]
      1960 I       I3 4 _2749_[3]
      1960 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [5]
      1961 I       I0 1 slave_sel_r[2]
      1961 I       I1 2 _1579_[0]
      1961 I       I2 3 core_dat_rx_conv_converter_source_payload_data[5]
      1961 I       I3 4 _2748_[3]
      1961 O        O 1 _2749_[3]
      1962 I       I0 1 _2747_[0]
      1962 I       I1 2 _2747_[1]
      1962 I       I2 3 _1968_[2]
      1962 I       I3 4 slave_sel_r[0]
      1962 O        O 1 _2748_[3]
      1963 I       I0 1 _2744_[0]
      1963 I       I1 2 _2744_[1]
      1963 I       I2 3 _2744_[2]
      1963 I       I3 4 _1970_[3]
      1963 O        O 1 _2749_[1]
      1964 I       I0 1 csr_bankarray_interface0_bank_bus_dat_r[5]
      1964 I       I1 2 csr_bankarray_interface1_bank_bus_dat_r[5]
      1964 I       I2 3 csr_bankarray_interface8_bank_bus_dat_r[5]
      1964 O        O 1 _2744_[1]
      1965 I       I0 1 csr_bankarray_interface28_bank_bus_dat_r[5]
      1965 I       I1 2 csr_bankarray_interface29_bank_bus_dat_r[5]
      1965 I       I2 3 csr_bankarray_interface30_bank_bus_dat_r[5]
      1965 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[5]
      1965 O        O 1 _2744_[2]
      1966 I       I0 1 csr_bankarray_dat_r[5]
      1966 I       I1 2 csr_bankarray_sel_r
      1966 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[5]
      1966 I       I3 4 csr_bankarray_interface27_bank_bus_dat_r[5]
      1966 O        O 1 _2744_[0]
      1967 I       I0 1 _2746_[0]
      1967 I       I1 2 _2746_[1]
      1967 I       I2 3 _1968_[2]
      1967 I       I3 4 slave_sel_r[1]
      1967 O        O 1 _2749_[2]
      1968 I       I0 1 _2745_[0]
      1968 I       I1 2 _2745_[1]
      1968 I       I2 3 _1966_[2]
      1968 O        O 1 _2746_[1]
      1969 I       I0 1 _1629_[0]
      1969 I       I1 2 _2739_[1]
      1969 I       I2 3 _2739_[2]
      1969 I       I3 4 _2739_[3]
      1969 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [6]
      1970 I       I0 1 slave_sel_r[2]
      1970 I       I1 2 _1579_[0]
      1970 I       I2 3 core_dat_rx_conv_converter_source_payload_data[6]
      1970 I       I3 4 _2737_[3]
      1970 O        O 1 _2739_[3]
      1971 I       I0 1 _1975_[0]
      1971 I       I1 2 _1975_[1]
      1971 I       I2 3 _1968_[2]
      1971 I       I3 4 slave_sel_r[0]
      1971 O        O 1 _2737_[3]
      1972 I       I0 1 _2738_[0]
      1972 I       I1 2 _2738_[1]
      1972 I       I2 3 _2738_[2]
      1972 I       I3 4 _1970_[3]
      1972 O        O 1 _2739_[1]
      1973 I       I0 1 csr_bankarray_interface0_bank_bus_dat_r[6]
      1973 I       I1 2 csr_bankarray_interface1_bank_bus_dat_r[6]
      1973 I       I2 3 csr_bankarray_interface8_bank_bus_dat_r[6]
      1973 O        O 1 _2738_[1]
      1974 I       I0 1 csr_bankarray_interface28_bank_bus_dat_r[6]
      1974 I       I1 2 csr_bankarray_interface29_bank_bus_dat_r[6]
      1974 I       I2 3 csr_bankarray_interface30_bank_bus_dat_r[6]
      1974 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[6]
      1974 O        O 1 _2738_[2]
      1975 I       I0 1 csr_bankarray_dat_r[6]
      1975 I       I1 2 csr_bankarray_sel_r
      1975 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[6]
      1975 I       I3 4 csr_bankarray_interface27_bank_bus_dat_r[6]
      1975 O        O 1 _2738_[0]
      1976 I       I0 1 _2736_[0]
      1976 I       I1 2 _2736_[1]
      1976 I       I2 3 _1968_[2]
      1976 I       I3 4 slave_sel_r[1]
      1976 O        O 1 _2739_[2]
      1977 I       I0 1 _1976_[0]
      1977 I       I1 2 _1976_[1]
      1977 I       I2 3 _1966_[2]
      1977 O        O 1 _2736_[1]
      1978 I       I0 1 _2124_[0]
      1978 I       I1 2 _1970_[3]
      1978 I       I2 3 _2124_[2]
      1978 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [7]
      1979 I       I0 1 _1629_[0]
      1979 I       I1 2 _2123_[1]
      1979 I       I2 3 _2123_[2]
      1979 I       I3 4 _2123_[3]
      1979 O        O 1 _2124_[2]
      1980 I       I0 1 _1579_[0]
      1980 I       I1 2 core_dat_rx_conv_converter_source_payload_data[7]
      1980 I       I2 3 slave_sel_r[2]
      1980 O        O 1 _2123_[1]
      1981 I       I0 1 _2122_[0]
      1981 I       I1 2 _2122_[1]
      1981 I       I2 3 _1968_[2]
      1981 I       I3 4 slave_sel_r[1]
      1981 O        O 1 _2123_[2]
      1982 I       I0 1 _2121_[0]
      1982 I       I1 2 _2121_[1]
      1982 I       I2 3 _1966_[2]
      1982 O        O 1 _2122_[1]
      1983 I       I0 1 _1977_[0]
      1983 I       I1 2 _1977_[1]
      1983 I       I2 3 _1968_[2]
      1983 I       I3 4 slave_sel_r[0]
      1983 O        O 1 _2123_[3]
      1984 I       I0 1 csr_bankarray_interface26_bank_bus_dat_r[7]
      1984 I       I1 2 csr_bankarray_interface27_bank_bus_dat_r[7]
      1984 I       I2 3 _2120_[2]
      1984 I       I3 4 _2120_[3]
      1984 O        O 1 _2124_[0]
      1985 I       I0 1 csr_bankarray_interface0_bank_bus_dat_r[7]
      1985 I       I1 2 csr_bankarray_interface1_bank_bus_dat_r[7]
      1985 I       I2 3 csr_bankarray_interface8_bank_bus_dat_r[7]
      1985 O        O 1 _2120_[2]
      1986 I       I0 1 csr_bankarray_interface28_bank_bus_dat_r[7]
      1986 I       I1 2 csr_bankarray_interface29_bank_bus_dat_r[7]
      1986 I       I2 3 csr_bankarray_interface30_bank_bus_dat_r[7]
      1986 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[7]
      1986 O        O 1 _2120_[3]
      1987 I       I0 1 _1629_[0]
      1987 I       I1 2 _2771_[1]
      1987 I       I2 3 _2771_[2]
      1987 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [8]
      1988 I       I0 1 slave_sel_r[2]
      1988 I       I1 2 _1579_[0]
      1988 I       I2 3 core_dat_rx_conv_converter_source_payload_data[8]
      1988 I       I3 4 _2770_[3]
      1988 O        O 1 _2771_[2]
      1989 I       I0 1 _1981_[0]
      1989 I       I1 2 _1970_[3]
      1989 I       I2 3 _1981_[2]
      1989 O        O 1 _2770_[3]
      1990 I       I0 1 _1980_[0]
      1990 I       I1 2 _1980_[1]
      1990 I       I2 3 _1968_[2]
      1990 I       I3 4 slave_sel_r[0]
      1990 O        O 1 _1981_[2]
      1991 I       I0 1 csr_bankarray_interface26_bank_bus_dat_r[8]
      1991 I       I1 2 csr_bankarray_interface27_bank_bus_dat_r[8]
      1991 I       I2 3 csr_bankarray_interface0_bank_bus_dat_r[8]
      1991 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[8]
      1991 O        O 1 _1981_[0]
      1992 I       I0 1 _2769_[0]
      1992 I       I1 2 _2769_[1]
      1992 I       I2 3 _1968_[2]
      1992 I       I3 4 slave_sel_r[1]
      1992 O        O 1 _2771_[1]
      1993 I       I0 1 _2768_[0]
      1993 I       I1 2 _2768_[1]
      1993 I       I2 3 _1966_[2]
      1993 O        O 1 _2769_[1]
      1994 I       I0 1 _1629_[0]
      1994 I       I1 2 _2765_[1]
      1994 I       I2 3 _2765_[2]
      1994 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [9]
      1995 I       I0 1 slave_sel_r[2]
      1995 I       I1 2 _1579_[0]
      1995 I       I2 3 core_dat_rx_conv_converter_source_payload_data[9]
      1995 I       I3 4 _1984_[3]
      1995 O        O 1 _2765_[2]
      1996 I       I0 1 _1983_[0]
      1996 I       I1 2 _1970_[3]
      1996 I       I2 3 _1983_[2]
      1996 O        O 1 _1984_[3]
      1997 I       I0 1 _1982_[0]
      1997 I       I1 2 _1982_[1]
      1997 I       I2 3 _1968_[2]
      1997 I       I3 4 slave_sel_r[0]
      1997 O        O 1 _1983_[2]
      1998 I       I0 1 csr_bankarray_interface26_bank_bus_dat_r[9]
      1998 I       I1 2 csr_bankarray_interface27_bank_bus_dat_r[9]
      1998 I       I2 3 csr_bankarray_interface0_bank_bus_dat_r[9]
      1998 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[9]
      1998 O        O 1 _1983_[0]
      1999 I       I0 1 _2764_[0]
      1999 I       I1 2 _2764_[1]
      1999 I       I2 3 _1968_[2]
      1999 I       I3 4 slave_sel_r[1]
      1999 O        O 1 _2765_[1]
      2000 I       I0 1 _2763_[0]
      2000 I       I1 2 _2763_[1]
      2000 I       I2 3 _1966_[2]
      2000 O        O 1 _2764_[1]
      2001 I       I0 1 _1629_[0]
      2001 I       I1 2 _1990_[1]
      2001 I       I2 3 _1990_[2]
      2001 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [10]
      2002 I       I0 1 slave_sel_r[2]
      2002 I       I1 2 _1579_[0]
      2002 I       I2 3 core_dat_rx_conv_converter_source_payload_data[10]
      2002 I       I3 4 _1989_[3]
      2002 O        O 1 _1990_[2]
      2003 I       I0 1 _1988_[0]
      2003 I       I1 2 _1970_[3]
      2003 I       I2 3 _1988_[2]
      2003 O        O 1 _1989_[3]
      2004 I       I0 1 _1987_[0]
      2004 I       I1 2 _1987_[1]
      2004 I       I2 3 _1968_[2]
      2004 I       I3 4 slave_sel_r[0]
      2004 O        O 1 _1988_[2]
      2005 I       I0 1 csr_bankarray_interface26_bank_bus_dat_r[10]
      2005 I       I1 2 csr_bankarray_interface27_bank_bus_dat_r[10]
      2005 I       I2 3 csr_bankarray_interface0_bank_bus_dat_r[10]
      2005 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[10]
      2005 O        O 1 _1988_[0]
      2006 I       I0 1 _1986_[0]
      2006 I       I1 2 _1986_[1]
      2006 I       I2 3 _1968_[2]
      2006 I       I3 4 slave_sel_r[1]
      2006 O        O 1 _1990_[1]
      2007 I       I0 1 _1985_[0]
      2007 I       I1 2 _1985_[1]
      2007 I       I2 3 _1966_[2]
      2007 O        O 1 _1986_[1]
      2008 I       I0 1 _1629_[0]
      2008 I       I1 2 _2732_[1]
      2008 I       I2 3 _2732_[2]
      2008 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [11]
      2009 I       I0 1 slave_sel_r[2]
      2009 I       I1 2 _1579_[0]
      2009 I       I2 3 core_dat_rx_conv_converter_source_payload_data[11]
      2009 I       I3 4 _2731_[3]
      2009 O        O 1 _2732_[2]
      2010 I       I0 1 _2730_[0]
      2010 I       I1 2 _1970_[3]
      2010 I       I2 3 _2730_[2]
      2010 O        O 1 _2731_[3]
      2011 I       I0 1 _2729_[0]
      2011 I       I1 2 _2729_[1]
      2011 I       I2 3 _1968_[2]
      2011 I       I3 4 slave_sel_r[0]
      2011 O        O 1 _2730_[2]
      2012 I       I0 1 csr_bankarray_interface26_bank_bus_dat_r[11]
      2012 I       I1 2 csr_bankarray_interface27_bank_bus_dat_r[11]
      2012 I       I2 3 csr_bankarray_interface0_bank_bus_dat_r[11]
      2012 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[11]
      2012 O        O 1 _2730_[0]
      2013 I       I0 1 _1992_[0]
      2013 I       I1 2 _1992_[1]
      2013 I       I2 3 _1968_[2]
      2013 I       I3 4 slave_sel_r[1]
      2013 O        O 1 _2732_[1]
      2014 I       I0 1 _1991_[0]
      2014 I       I1 2 _1991_[1]
      2014 I       I2 3 _1966_[2]
      2014 O        O 1 _1992_[1]
      2015 I       I0 1 _1629_[0]
      2015 I       I1 2 _2727_[1]
      2015 I       I2 3 _2727_[2]
      2015 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [12]
      2016 I       I0 1 slave_sel_r[2]
      2016 I       I1 2 _1579_[0]
      2016 I       I2 3 core_dat_rx_conv_converter_source_payload_data[12]
      2016 I       I3 4 _2724_[3]
      2016 O        O 1 _2727_[2]
      2017 I       I0 1 _2723_[0]
      2017 I       I1 2 _1970_[3]
      2017 I       I2 3 _2723_[2]
      2017 O        O 1 _2724_[3]
      2018 I       I0 1 _2722_[0]
      2018 I       I1 2 _2722_[1]
      2018 I       I2 3 _1968_[2]
      2018 I       I3 4 slave_sel_r[0]
      2018 O        O 1 _2723_[2]
      2019 I       I0 1 csr_bankarray_interface26_bank_bus_dat_r[12]
      2019 I       I1 2 csr_bankarray_interface27_bank_bus_dat_r[12]
      2019 I       I2 3 csr_bankarray_interface0_bank_bus_dat_r[12]
      2019 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[12]
      2019 O        O 1 _2723_[0]
      2020 I       I0 1 _2726_[0]
      2020 I       I1 2 _2726_[1]
      2020 I       I2 3 _1968_[2]
      2020 I       I3 4 slave_sel_r[1]
      2020 O        O 1 _2727_[1]
      2021 I       I0 1 _2725_[0]
      2021 I       I1 2 _2725_[1]
      2021 I       I2 3 _1966_[2]
      2021 O        O 1 _2726_[1]
      2022 I       I0 1 _1629_[0]
      2022 I       I1 2 _2130_[1]
      2022 I       I2 3 _2130_[2]
      2022 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [13]
      2023 I       I0 1 slave_sel_r[2]
      2023 I       I1 2 _1579_[0]
      2023 I       I2 3 core_dat_rx_conv_converter_source_payload_data[13]
      2023 I       I3 4 _2127_[3]
      2023 O        O 1 _2130_[2]
      2024 I       I0 1 _2126_[0]
      2024 I       I1 2 _1970_[3]
      2024 I       I2 3 _2126_[2]
      2024 O        O 1 _2127_[3]
      2025 I       I0 1 _2125_[0]
      2025 I       I1 2 _2125_[1]
      2025 I       I2 3 _1968_[2]
      2025 I       I3 4 slave_sel_r[0]
      2025 O        O 1 _2126_[2]
      2026 I       I0 1 csr_bankarray_interface26_bank_bus_dat_r[13]
      2026 I       I1 2 csr_bankarray_interface27_bank_bus_dat_r[13]
      2026 I       I2 3 csr_bankarray_interface0_bank_bus_dat_r[13]
      2026 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[13]
      2026 O        O 1 _2126_[0]
      2027 I       I0 1 _2129_[0]
      2027 I       I1 2 _2129_[1]
      2027 I       I2 3 _1968_[2]
      2027 I       I3 4 slave_sel_r[1]
      2027 O        O 1 _2130_[1]
      2028 I       I0 1 _2128_[0]
      2028 I       I1 2 _2128_[1]
      2028 I       I2 3 _1966_[2]
      2028 O        O 1 _2129_[1]
      2029 I       I0 1 _1629_[0]
      2029 I       I1 2 _2761_[1]
      2029 I       I2 3 _2761_[2]
      2029 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [14]
      2030 I       I0 1 slave_sel_r[2]
      2030 I       I1 2 _1579_[0]
      2030 I       I2 3 core_dat_rx_conv_converter_source_payload_data[14]
      2030 I       I3 4 _2760_[3]
      2030 O        O 1 _2761_[2]
      2031 I       I0 1 _2281_[0]
      2031 I       I1 2 _1970_[3]
      2031 I       I2 3 _2281_[2]
      2031 O        O 1 _2760_[3]
      2032 I       I0 1 _2280_[0]
      2032 I       I1 2 _2280_[1]
      2032 I       I2 3 _1968_[2]
      2032 I       I3 4 slave_sel_r[0]
      2032 O        O 1 _2281_[2]
      2033 I       I0 1 csr_bankarray_interface26_bank_bus_dat_r[14]
      2033 I       I1 2 csr_bankarray_interface27_bank_bus_dat_r[14]
      2033 I       I2 3 csr_bankarray_interface0_bank_bus_dat_r[14]
      2033 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[14]
      2033 O        O 1 _2281_[0]
      2034 I       I0 1 _2759_[0]
      2034 I       I1 2 _2759_[1]
      2034 I       I2 3 _1968_[2]
      2034 I       I3 4 slave_sel_r[1]
      2034 O        O 1 _2761_[1]
      2035 I       I0 1 _2758_[0]
      2035 I       I1 2 _2758_[1]
      2035 I       I2 3 _1966_[2]
      2035 O        O 1 _2759_[1]
      2036 I       I0 1 _1629_[0]
      2036 I       I1 2 _2703_[1]
      2036 I       I2 3 _2703_[2]
      2036 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [15]
      2037 I       I0 1 slave_sel_r[2]
      2037 I       I1 2 _1579_[0]
      2037 I       I2 3 core_dat_rx_conv_converter_source_payload_data[15]
      2037 I       I3 4 _1995_[3]
      2037 O        O 1 _2703_[2]
      2038 I       I0 1 _1994_[0]
      2038 I       I1 2 _1970_[3]
      2038 I       I2 3 _1994_[2]
      2038 O        O 1 _1995_[3]
      2039 I       I0 1 _1993_[0]
      2039 I       I1 2 _1993_[1]
      2039 I       I2 3 _1968_[2]
      2039 I       I3 4 slave_sel_r[0]
      2039 O        O 1 _1994_[2]
      2040 I       I0 1 csr_bankarray_interface26_bank_bus_dat_r[15]
      2040 I       I1 2 csr_bankarray_interface27_bank_bus_dat_r[15]
      2040 I       I2 3 csr_bankarray_interface0_bank_bus_dat_r[15]
      2040 I       I3 4 csr_bankarray_interface5_bank_bus_dat_r[15]
      2040 O        O 1 _1994_[0]
      2041 I       I0 1 _2702_[0]
      2041 I       I1 2 _2702_[1]
      2041 I       I2 3 _1968_[2]
      2041 I       I3 4 slave_sel_r[1]
      2041 O        O 1 _2703_[1]
      2042 I       I0 1 _2701_[0]
      2042 I       I1 2 _2701_[1]
      2042 I       I2 3 _1966_[2]
      2042 O        O 1 _2702_[1]
      2043 I       I0 1 _1629_[0]
      2043 I       I1 2 _2000_[1]
      2043 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [16]
      2044 I       I0 1 _1999_[0]
      2044 I       I1 2 _1999_[1]
      2044 I       I2 3 _1999_[2]
      2044 I       I3 4 _1999_[3]
      2044 O        O 1 _2000_[1]
      2045 I       I0 1 _1579_[0]
      2045 I       I1 2 core_dat_rx_conv_converter_source_payload_data[16]
      2045 I       I2 3 slave_sel_r[2]
      2045 O        O 1 _1999_[0]
      2046 I       I0 1 _1998_[0]
      2046 I       I1 2 _1998_[1]
      2046 I       I2 3 _1968_[2]
      2046 I       I3 4 slave_sel_r[1]
      2046 O        O 1 _1999_[1]
      2047 I       I0 1 _1997_[0]
      2047 I       I1 2 _1997_[1]
      2047 I       I2 3 _1966_[2]
      2047 O        O 1 _1998_[1]
      2048 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[16]
      2048 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[16]
      2048 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[16]
      2048 I       I3 4 _1970_[3]
      2048 O        O 1 _1999_[2]
      2049 I       I0 1 _1996_[0]
      2049 I       I1 2 _1996_[1]
      2049 I       I2 3 _1968_[2]
      2049 I       I3 4 slave_sel_r[0]
      2049 O        O 1 _1999_[3]
      2050 I       I0 1 _1629_[0]
      2050 I       I1 2 _2716_[1]
      2050 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [17]
      2051 I       I0 1 _2715_[0]
      2051 I       I1 2 _2715_[1]
      2051 I       I2 3 _2715_[2]
      2051 I       I3 4 _2715_[3]
      2051 O        O 1 _2716_[1]
      2052 I       I0 1 _1579_[0]
      2052 I       I1 2 core_dat_rx_conv_converter_source_payload_data[17]
      2052 I       I2 3 slave_sel_r[2]
      2052 O        O 1 _2715_[0]
      2053 I       I0 1 _2713_[0]
      2053 I       I1 2 _2713_[1]
      2053 I       I2 3 _1968_[2]
      2053 I       I3 4 slave_sel_r[1]
      2053 O        O 1 _2715_[1]
      2054 I       I0 1 _2712_[0]
      2054 I       I1 2 _2712_[1]
      2054 I       I2 3 _1966_[2]
      2054 O        O 1 _2713_[1]
      2055 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[17]
      2055 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[17]
      2055 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[17]
      2055 I       I3 4 _1970_[3]
      2055 O        O 1 _2715_[2]
      2056 I       I0 1 _2714_[0]
      2056 I       I1 2 _2714_[1]
      2056 I       I2 3 _1968_[2]
      2056 I       I3 4 slave_sel_r[0]
      2056 O        O 1 _2715_[3]
      2057 I       I0 1 _1629_[0]
      2057 I       I1 2 _2692_[1]
      2057 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [18]
      2058 I       I0 1 _2691_[0]
      2058 I       I1 2 _2691_[1]
      2058 I       I2 3 _2691_[2]
      2058 I       I3 4 _2691_[3]
      2058 O        O 1 _2692_[1]
      2059 I       I0 1 _1579_[0]
      2059 I       I1 2 core_dat_rx_conv_converter_source_payload_data[18]
      2059 I       I2 3 slave_sel_r[2]
      2059 O        O 1 _2691_[0]
      2060 I       I0 1 _2689_[0]
      2060 I       I1 2 _2689_[1]
      2060 I       I2 3 _1968_[2]
      2060 I       I3 4 slave_sel_r[1]
      2060 O        O 1 _2691_[1]
      2061 I       I0 1 _2001_[0]
      2061 I       I1 2 _2001_[1]
      2061 I       I2 3 _1966_[2]
      2061 O        O 1 _2689_[1]
      2062 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[18]
      2062 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[18]
      2062 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[18]
      2062 I       I3 4 _1970_[3]
      2062 O        O 1 _2691_[2]
      2063 I       I0 1 _2690_[0]
      2063 I       I1 2 _2690_[1]
      2063 I       I2 3 _1968_[2]
      2063 I       I3 4 slave_sel_r[0]
      2063 O        O 1 _2691_[3]
      2064 I       I0 1 _1629_[0]
      2064 I       I1 2 _2138_[1]
      2064 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [19]
      2065 I       I0 1 _2137_[0]
      2065 I       I1 2 _2137_[1]
      2065 I       I2 3 _2137_[2]
      2065 I       I3 4 _2137_[3]
      2065 O        O 1 _2138_[1]
      2066 I       I0 1 _1579_[0]
      2066 I       I1 2 core_dat_rx_conv_converter_source_payload_data[19]
      2066 I       I2 3 slave_sel_r[2]
      2066 O        O 1 _2137_[0]
      2067 I       I0 1 _2003_[0]
      2067 I       I1 2 _2003_[1]
      2067 I       I2 3 _1968_[2]
      2067 I       I3 4 slave_sel_r[1]
      2067 O        O 1 _2137_[1]
      2068 I       I0 1 _2002_[0]
      2068 I       I1 2 _2002_[1]
      2068 I       I2 3 _1966_[2]
      2068 O        O 1 _2003_[1]
      2069 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[19]
      2069 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[19]
      2069 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[19]
      2069 I       I3 4 _1970_[3]
      2069 O        O 1 _2137_[2]
      2070 I       I0 1 _2136_[0]
      2070 I       I1 2 _2136_[1]
      2070 I       I2 3 _1968_[2]
      2070 I       I3 4 slave_sel_r[0]
      2070 O        O 1 _2137_[3]
      2071 I       I0 1 _1629_[0]
      2071 I       I1 2 _2708_[1]
      2071 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [20]
      2072 I       I0 1 _2707_[0]
      2072 I       I1 2 _2707_[1]
      2072 I       I2 3 _2707_[2]
      2072 I       I3 4 _2707_[3]
      2072 O        O 1 _2708_[1]
      2073 I       I0 1 _1579_[0]
      2073 I       I1 2 core_dat_rx_conv_converter_source_payload_data[20]
      2073 I       I2 3 slave_sel_r[2]
      2073 O        O 1 _2707_[0]
      2074 I       I0 1 _2706_[0]
      2074 I       I1 2 _2706_[1]
      2074 I       I2 3 _1968_[2]
      2074 I       I3 4 slave_sel_r[1]
      2074 O        O 1 _2707_[1]
      2075 I       I0 1 _2705_[0]
      2075 I       I1 2 _2705_[1]
      2075 I       I2 3 _1966_[2]
      2075 O        O 1 _2706_[1]
      2076 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[20]
      2076 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[20]
      2076 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[20]
      2076 I       I3 4 _1970_[3]
      2076 O        O 1 _2707_[2]
      2077 I       I0 1 _2704_[0]
      2077 I       I1 2 _2704_[1]
      2077 I       I2 3 _1968_[2]
      2077 I       I3 4 slave_sel_r[0]
      2077 O        O 1 _2707_[3]
      2078 I       I0 1 _1629_[0]
      2078 I       I1 2 _2684_[1]
      2078 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [21]
      2079 I       I0 1 _2007_[0]
      2079 I       I1 2 _2007_[1]
      2079 I       I2 3 _2007_[2]
      2079 I       I3 4 _2007_[3]
      2079 O        O 1 _2684_[1]
      2080 I       I0 1 _1579_[0]
      2080 I       I1 2 core_dat_rx_conv_converter_source_payload_data[21]
      2080 I       I2 3 slave_sel_r[2]
      2080 O        O 1 _2007_[0]
      2081 I       I0 1 _2006_[0]
      2081 I       I1 2 _2006_[1]
      2081 I       I2 3 _1968_[2]
      2081 I       I3 4 slave_sel_r[1]
      2081 O        O 1 _2007_[1]
      2082 I       I0 1 _2005_[0]
      2082 I       I1 2 _2005_[1]
      2082 I       I2 3 _1966_[2]
      2082 O        O 1 _2006_[1]
      2083 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[21]
      2083 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[21]
      2083 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[21]
      2083 I       I3 4 _1970_[3]
      2083 O        O 1 _2007_[2]
      2084 I       I0 1 _2004_[0]
      2084 I       I1 2 _2004_[1]
      2084 I       I2 3 _1968_[2]
      2084 I       I3 4 slave_sel_r[0]
      2084 O        O 1 _2007_[3]
      2085 I       I0 1 _1629_[0]
      2085 I       I1 2 _2012_[1]
      2085 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [22]
      2086 I       I0 1 _2011_[0]
      2086 I       I1 2 _2011_[1]
      2086 I       I2 3 _2011_[2]
      2086 I       I3 4 _2011_[3]
      2086 O        O 1 _2012_[1]
      2087 I       I0 1 _1579_[0]
      2087 I       I1 2 core_dat_rx_conv_converter_source_payload_data[22]
      2087 I       I2 3 slave_sel_r[2]
      2087 O        O 1 _2011_[0]
      2088 I       I0 1 _2010_[0]
      2088 I       I1 2 _2010_[1]
      2088 I       I2 3 _1968_[2]
      2088 I       I3 4 slave_sel_r[1]
      2088 O        O 1 _2011_[1]
      2089 I       I0 1 _2009_[0]
      2089 I       I1 2 _2009_[1]
      2089 I       I2 3 _1966_[2]
      2089 O        O 1 _2010_[1]
      2090 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[22]
      2090 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[22]
      2090 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[22]
      2090 I       I3 4 _1970_[3]
      2090 O        O 1 _2011_[2]
      2091 I       I0 1 _2008_[0]
      2091 I       I1 2 _2008_[1]
      2091 I       I2 3 _1968_[2]
      2091 I       I3 4 slave_sel_r[0]
      2091 O        O 1 _2011_[3]
      2092 I       I0 1 _1629_[0]
      2092 I       I1 2 _2697_[1]
      2092 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [23]
      2093 I       I0 1 _2696_[0]
      2093 I       I1 2 _2696_[1]
      2093 I       I2 3 _2696_[2]
      2093 I       I3 4 _2696_[3]
      2093 O        O 1 _2697_[1]
      2094 I       I0 1 _1579_[0]
      2094 I       I1 2 core_dat_rx_conv_converter_source_payload_data[23]
      2094 I       I2 3 slave_sel_r[2]
      2094 O        O 1 _2696_[0]
      2095 I       I0 1 _2694_[0]
      2095 I       I1 2 _2694_[1]
      2095 I       I2 3 _1968_[2]
      2095 I       I3 4 slave_sel_r[1]
      2095 O        O 1 _2696_[1]
      2096 I       I0 1 _2693_[0]
      2096 I       I1 2 _2693_[1]
      2096 I       I2 3 _1966_[2]
      2096 O        O 1 _2694_[1]
      2097 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[23]
      2097 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[23]
      2097 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[23]
      2097 I       I3 4 _1970_[3]
      2097 O        O 1 _2696_[2]
      2098 I       I0 1 _2695_[0]
      2098 I       I1 2 _2695_[1]
      2098 I       I2 3 _1968_[2]
      2098 I       I3 4 slave_sel_r[0]
      2098 O        O 1 _2696_[3]
      2099 I       I0 1 _1629_[0]
      2099 I       I1 2 _2679_[1]
      2099 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [24]
      2100 I       I0 1 _2678_[0]
      2100 I       I1 2 _2678_[1]
      2100 I       I2 3 _2678_[2]
      2100 I       I3 4 _2678_[3]
      2100 O        O 1 _2679_[1]
      2101 I       I0 1 _1579_[0]
      2101 I       I1 2 core_dat_rx_conv_converter_source_payload_data[24]
      2101 I       I2 3 slave_sel_r[2]
      2101 O        O 1 _2678_[0]
      2102 I       I0 1 _2676_[0]
      2102 I       I1 2 _2676_[1]
      2102 I       I2 3 _1968_[2]
      2102 I       I3 4 slave_sel_r[1]
      2102 O        O 1 _2678_[1]
      2103 I       I0 1 _2013_[0]
      2103 I       I1 2 _2013_[1]
      2103 I       I2 3 _1966_[2]
      2103 O        O 1 _2676_[1]
      2104 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[24]
      2104 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[24]
      2104 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[24]
      2104 I       I3 4 _1970_[3]
      2104 O        O 1 _2678_[2]
      2105 I       I0 1 _2677_[0]
      2105 I       I1 2 _2677_[1]
      2105 I       I2 3 _1968_[2]
      2105 I       I3 4 slave_sel_r[0]
      2105 O        O 1 _2678_[3]
      2106 I       I0 1 _1629_[0]
      2106 I       I1 2 _2752_[1]
      2106 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [25]
      2107 I       I0 1 _2751_[0]
      2107 I       I1 2 _2751_[1]
      2107 I       I2 3 _2751_[2]
      2107 I       I3 4 _2751_[3]
      2107 O        O 1 _2752_[1]
      2108 I       I0 1 _1579_[0]
      2108 I       I1 2 core_dat_rx_conv_converter_source_payload_data[25]
      2108 I       I2 3 slave_sel_r[2]
      2108 O        O 1 _2751_[0]
      2109 I       I0 1 _2015_[0]
      2109 I       I1 2 _2015_[1]
      2109 I       I2 3 _1968_[2]
      2109 I       I3 4 slave_sel_r[1]
      2109 O        O 1 _2751_[1]
      2110 I       I0 1 _2014_[0]
      2110 I       I1 2 _2014_[1]
      2110 I       I2 3 _1966_[2]
      2110 O        O 1 _2015_[1]
      2111 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[25]
      2111 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[25]
      2111 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[25]
      2111 I       I3 4 _1970_[3]
      2111 O        O 1 _2751_[2]
      2112 I       I0 1 _2750_[0]
      2112 I       I1 2 _2750_[1]
      2112 I       I2 3 _1968_[2]
      2112 I       I3 4 slave_sel_r[0]
      2112 O        O 1 _2751_[3]
      2113 I       I0 1 _1629_[0]
      2113 I       I1 2 _2721_[1]
      2113 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [26]
      2114 I       I0 1 _2720_[0]
      2114 I       I1 2 _2720_[1]
      2114 I       I2 3 _2720_[2]
      2114 I       I3 4 _2720_[3]
      2114 O        O 1 _2721_[1]
      2115 I       I0 1 _1579_[0]
      2115 I       I1 2 core_dat_rx_conv_converter_source_payload_data[26]
      2115 I       I2 3 slave_sel_r[2]
      2115 O        O 1 _2720_[0]
      2116 I       I0 1 _2719_[0]
      2116 I       I1 2 _2719_[1]
      2116 I       I2 3 _1968_[2]
      2116 I       I3 4 slave_sel_r[1]
      2116 O        O 1 _2720_[1]
      2117 I       I0 1 _2718_[0]
      2117 I       I1 2 _2718_[1]
      2117 I       I2 3 _1966_[2]
      2117 O        O 1 _2719_[1]
      2118 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[26]
      2118 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[26]
      2118 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[26]
      2118 I       I3 4 _1970_[3]
      2118 O        O 1 _2720_[2]
      2119 I       I0 1 _2717_[0]
      2119 I       I1 2 _2717_[1]
      2119 I       I2 3 _1968_[2]
      2119 I       I3 4 slave_sel_r[0]
      2119 O        O 1 _2720_[3]
      2120 I       I0 1 _1629_[0]
      2120 I       I1 2 _2711_[1]
      2120 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [27]
      2121 I       I0 1 _2019_[0]
      2121 I       I1 2 _2019_[1]
      2121 I       I2 3 _2019_[2]
      2121 I       I3 4 _2019_[3]
      2121 O        O 1 _2711_[1]
      2122 I       I0 1 _1579_[0]
      2122 I       I1 2 core_dat_rx_conv_converter_source_payload_data[27]
      2122 I       I2 3 slave_sel_r[2]
      2122 O        O 1 _2019_[0]
      2123 I       I0 1 _2018_[0]
      2123 I       I1 2 _2018_[1]
      2123 I       I2 3 _1968_[2]
      2123 I       I3 4 slave_sel_r[1]
      2123 O        O 1 _2019_[1]
      2124 I       I0 1 _2017_[0]
      2124 I       I1 2 _2017_[1]
      2124 I       I2 3 _1966_[2]
      2124 O        O 1 _2018_[1]
      2125 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[27]
      2125 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[27]
      2125 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[27]
      2125 I       I3 4 _1970_[3]
      2125 O        O 1 _2019_[2]
      2126 I       I0 1 _2016_[0]
      2126 I       I1 2 _2016_[1]
      2126 I       I2 3 _1968_[2]
      2126 I       I3 4 slave_sel_r[0]
      2126 O        O 1 _2019_[3]
      2127 I       I0 1 _1629_[0]
      2127 I       I1 2 _2024_[1]
      2127 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [28]
      2128 I       I0 1 _2023_[0]
      2128 I       I1 2 _2023_[1]
      2128 I       I2 3 _2023_[2]
      2128 I       I3 4 _2023_[3]
      2128 O        O 1 _2024_[1]
      2129 I       I0 1 _1579_[0]
      2129 I       I1 2 core_dat_rx_conv_converter_source_payload_data[28]
      2129 I       I2 3 slave_sel_r[2]
      2129 O        O 1 _2023_[0]
      2130 I       I0 1 _2022_[0]
      2130 I       I1 2 _2022_[1]
      2130 I       I2 3 _1968_[2]
      2130 I       I3 4 slave_sel_r[1]
      2130 O        O 1 _2023_[1]
      2131 I       I0 1 _2021_[0]
      2131 I       I1 2 _2021_[1]
      2131 I       I2 3 _1966_[2]
      2131 O        O 1 _2022_[1]
      2132 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[28]
      2132 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[28]
      2132 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[28]
      2132 I       I3 4 _1970_[3]
      2132 O        O 1 _2023_[2]
      2133 I       I0 1 _2020_[0]
      2133 I       I1 2 _2020_[1]
      2133 I       I2 3 _1968_[2]
      2133 I       I3 4 slave_sel_r[0]
      2133 O        O 1 _2023_[3]
      2134 I       I0 1 _1629_[0]
      2134 I       I1 2 _2135_[1]
      2134 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [29]
      2135 I       I0 1 _2134_[0]
      2135 I       I1 2 _2134_[1]
      2135 I       I2 3 _2134_[2]
      2135 I       I3 4 _2134_[3]
      2135 O        O 1 _2135_[1]
      2136 I       I0 1 _1579_[0]
      2136 I       I1 2 core_dat_rx_conv_converter_source_payload_data[29]
      2136 I       I2 3 slave_sel_r[2]
      2136 O        O 1 _2134_[0]
      2137 I       I0 1 _2132_[0]
      2137 I       I1 2 _2132_[1]
      2137 I       I2 3 _1968_[2]
      2137 I       I3 4 slave_sel_r[1]
      2137 O        O 1 _2134_[1]
      2138 I       I0 1 _2131_[0]
      2138 I       I1 2 _2131_[1]
      2138 I       I2 3 _1966_[2]
      2138 O        O 1 _2132_[1]
      2139 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[29]
      2139 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[29]
      2139 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[29]
      2139 I       I3 4 _1970_[3]
      2139 O        O 1 _2134_[2]
      2140 I       I0 1 _2133_[0]
      2140 I       I1 2 _2133_[1]
      2140 I       I2 3 _1968_[2]
      2140 I       I3 4 slave_sel_r[0]
      2140 O        O 1 _2134_[3]
      2141 I       I0 1 _1629_[0]
      2141 I       I1 2 _2743_[1]
      2141 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [30]
      2142 I       I0 1 _2742_[0]
      2142 I       I1 2 _2742_[1]
      2142 I       I2 3 _2742_[2]
      2142 I       I3 4 _2742_[3]
      2142 O        O 1 _2743_[1]
      2143 I       I0 1 _1579_[0]
      2143 I       I1 2 core_dat_rx_conv_converter_source_payload_data[30]
      2143 I       I2 3 slave_sel_r[2]
      2143 O        O 1 _2742_[0]
      2144 I       I0 1 _2740_[0]
      2144 I       I1 2 _2740_[1]
      2144 I       I2 3 _1968_[2]
      2144 I       I3 4 slave_sel_r[1]
      2144 O        O 1 _2742_[1]
      2145 I       I0 1 _2025_[0]
      2145 I       I1 2 _2025_[1]
      2145 I       I2 3 _1966_[2]
      2145 O        O 1 _2740_[1]
      2146 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[30]
      2146 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[30]
      2146 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[30]
      2146 I       I3 4 _1970_[3]
      2146 O        O 1 _2742_[2]
      2147 I       I0 1 _2741_[0]
      2147 I       I1 2 _2741_[1]
      2147 I       I2 3 _1968_[2]
      2147 I       I3 4 slave_sel_r[0]
      2147 O        O 1 _2742_[3]
      2148 I       I0 1 _1629_[0]
      2148 I       I1 2 _2735_[1]
      2148 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [31]
      2149 I       I0 1 _2734_[0]
      2149 I       I1 2 _2734_[1]
      2149 I       I2 3 _2734_[2]
      2149 I       I3 4 _2734_[3]
      2149 O        O 1 _2735_[1]
      2150 I       I0 1 _1579_[0]
      2150 I       I1 2 core_dat_rx_conv_converter_source_payload_data[31]
      2150 I       I2 3 slave_sel_r[2]
      2150 O        O 1 _2734_[0]
      2151 I       I0 1 _2027_[0]
      2151 I       I1 2 _2027_[1]
      2151 I       I2 3 _1968_[2]
      2151 I       I3 4 slave_sel_r[1]
      2151 O        O 1 _2734_[1]
      2152 I       I0 1 _2026_[0]
      2152 I       I1 2 _2026_[1]
      2152 I       I2 3 _1966_[2]
      2152 O        O 1 _2027_[1]
      2153 I       I0 1 csr_bankarray_interface27_bank_bus_dat_r[31]
      2153 I       I1 2 csr_bankarray_interface0_bank_bus_dat_r[31]
      2153 I       I2 3 csr_bankarray_interface26_bank_bus_dat_r[31]
      2153 I       I3 4 _1970_[3]
      2153 O        O 1 _2734_[2]
      2154 I       I0 1 _2733_[0]
      2154 I       I1 2 _2733_[1]
      2154 I       I2 3 _1968_[2]
      2154 I       I3 4 slave_sel_r[0]
      2154 O        O 1 _2734_[3]
      2155 I       I0 1 \UART.RST 
      2155 I       I1 2 basesoc_rx_rx
      2155 O        O 1 _0208_
      2156 I       I0 1 basesoc_timer_load_storage[7]
      2156 I       I1 2 basesoc_uart_rxtx_r[7]
      2156 I       I2 3 \UART.RST 
      2156 I       I3 4 _1799_[3]
      2156 O        O 1 _0250_
      2157 I       I0 1 basesoc_bus_errors[5]
      2157 I       I1 2 _1359_[5]
      2157 I       I2 3 \UART.RST 
      2157 I       I3 4 _2030_[3]
      2157 O        O 1 _0133_
      2158 I       I0 1 basesoc_rx_enable
      2158 I       I1 2 _1365_[4]
      2158 O        O 1 _0180_
      2159 I       I0 1 csr_bankarray_csrbank27_load0_w[28]
      2159 I       I1 2 _2849_[1]
      2159 I       I2 3 \UART.RST 
      2159 I       I3 4 csr_bankarray_csrbank27_en0_w
      2159 O        O 1 _0847_
      2160 I       I0 1 _1438_[28]
      2160 I       I1 2 csr_bankarray_csrbank27_reload0_w[28]
      2160 I       I2 3 _1886_[2]
      2160 O        O 1 _2849_[1]
      2161 I       I0 1 csr_bankarray_csrbank27_load0_w[27]
      2161 I       I1 2 _2847_[1]
      2161 I       I2 3 \UART.RST 
      2161 I       I3 4 csr_bankarray_csrbank27_en0_w
      2161 O        O 1 _0846_
      2162 I       I0 1 _1438_[27]
      2162 I       I1 2 csr_bankarray_csrbank27_reload0_w[27]
      2162 I       I2 3 _1886_[2]
      2162 O        O 1 _2847_[1]
      2163 I       I0 1 \UART.uart_tx_i.n296_q [1]
      2163 I       I1 2 _2033_[1]
      2163 I       I2 3 \UART.RST 
      2163 I       I3 4 _2033_[3]
      2163 O        O 1 _0104_
      2164 I       I0 1 _2032_[0]
      2164 I       I1 2 \UART.uart_tx_i.n186_o [1]
      2164 O        O 1 _2033_[1]
      2165 I       I0 1 basesoc_scratch_storage[26]
      2165 I       I1 2 _2349_[1]
      2165 I       I2 3 \UART.RST 
      2165 I       I3 4 _1655_[3]
      2165 O        O 1 _0235_
      2166 I       I0 1 csr_bankarray_csrbank27_load0_w[26]
      2166 I       I1 2 _2846_[1]
      2166 I       I2 3 \UART.RST 
      2166 I       I3 4 csr_bankarray_csrbank27_en0_w
      2166 O        O 1 _0845_
      2167 I       I0 1 _1438_[26]
      2167 I       I1 2 csr_bankarray_csrbank27_reload0_w[26]
      2167 I       I2 3 _1886_[2]
      2167 O        O 1 _2846_[1]
      2168 I       I0 1 basesoc_timer_reload_storage[1]
      2168 I       I1 2 basesoc_uart_rxtx_r[1]
      2168 I       I2 3 \UART.RST 
      2168 I       I3 4 _1816_[3]
      2168 O        O 1 _0278_
      2169 I       I0 1 basesoc_rx_enable
      2169 I       I1 2 _1365_[5]
      2169 O        O 1 _0181_
      2170 I       I0 1 basesoc_scratch_storage[8]
      2170 I       I1 2 _2159_[1]
      2170 I       I2 3 \UART.RST 
      2170 I       I3 4 _1655_[3]
      2170 O        O 1 _0217_
      2171 I       I0 1 _1806_[1]
      2171 I       I1 2 _2848_[1]
      2171 I       I2 3 _2035_[2]
      2171 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2171 O        O 1 _1255_
      2172 I       I0 1 \VexRiscv.when_CsrPlugin_l1390 
      2172 I       I1 2 \VexRiscv.CsrPlugin_mepc [0]
      2172 O        O 1 _2848_[1]
      2173 I       I0 1 _1808_[1]
      2173 I       I1 2 _2843_[1]
      2173 I       I2 3 _2035_[2]
      2173 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2173 O        O 1 _1266_
      2174 I       I0 1 \VexRiscv.when_CsrPlugin_l1390 
      2174 I       I1 2 \VexRiscv.CsrPlugin_mepc [1]
      2174 O        O 1 _2843_[1]
      2175 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2]
      2175 I       I1 2 _2035_[1]
      2175 I       I2 3 _2035_[2]
      2175 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2175 O        O 1 _1277_
      2176 I       I0 1 \VexRiscv.CsrPlugin_mepc [2]
      2176 I       I1 2 \VexRiscv.lastStagePc [2]
      2176 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2176 O        O 1 _2035_[1]
      2177 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]
      2177 I       I1 2 _2845_[1]
      2177 I       I2 3 _2035_[2]
      2177 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2177 O        O 1 _1280_
      2178 I       I0 1 \VexRiscv.CsrPlugin_mepc [3]
      2178 I       I1 2 \VexRiscv.lastStagePc [3]
      2178 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2178 O        O 1 _2845_[1]
      2179 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4]
      2179 I       I1 2 _2841_[1]
      2179 I       I2 3 _2035_[2]
      2179 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2179 O        O 1 _1281_
      2180 I       I0 1 \VexRiscv.CsrPlugin_mepc [4]
      2180 I       I1 2 \VexRiscv.lastStagePc [4]
      2180 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2180 O        O 1 _2841_[1]
      2181 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5]
      2181 I       I1 2 _2037_[1]
      2181 I       I2 3 _2035_[2]
      2181 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2181 O        O 1 _1282_
      2182 I       I0 1 \VexRiscv.CsrPlugin_mepc [5]
      2182 I       I1 2 \VexRiscv.lastStagePc [5]
      2182 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2182 O        O 1 _2037_[1]
      2183 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6]
      2183 I       I1 2 _2844_[1]
      2183 I       I2 3 _2035_[2]
      2183 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2183 O        O 1 _1283_
      2184 I       I0 1 \VexRiscv.CsrPlugin_mepc [6]
      2184 I       I1 2 \VexRiscv.lastStagePc [6]
      2184 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2184 O        O 1 _2844_[1]
      2185 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]
      2185 I       I1 2 _2839_[1]
      2185 I       I2 3 _2035_[2]
      2185 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2185 O        O 1 _1284_
      2186 I       I0 1 \VexRiscv.CsrPlugin_mepc [7]
      2186 I       I1 2 \VexRiscv.lastStagePc [7]
      2186 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2186 O        O 1 _2839_[1]
      2187 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8]
      2187 I       I1 2 _2038_[1]
      2187 I       I2 3 _2035_[2]
      2187 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2187 O        O 1 _1285_
      2188 I       I0 1 \VexRiscv.CsrPlugin_mepc [8]
      2188 I       I1 2 \VexRiscv.lastStagePc [8]
      2188 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2188 O        O 1 _2038_[1]
      2189 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9]
      2189 I       I1 2 _2842_[1]
      2189 I       I2 3 _2035_[2]
      2189 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2189 O        O 1 _1286_
      2190 I       I0 1 \VexRiscv.CsrPlugin_mepc [9]
      2190 I       I1 2 \VexRiscv.lastStagePc [9]
      2190 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2190 O        O 1 _2842_[1]
      2191 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10]
      2191 I       I1 2 _2837_[1]
      2191 I       I2 3 _2035_[2]
      2191 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2191 O        O 1 _1256_
      2192 I       I0 1 \VexRiscv.CsrPlugin_mepc [10]
      2192 I       I1 2 \VexRiscv.lastStagePc [10]
      2192 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2192 O        O 1 _2837_[1]
      2193 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]
      2193 I       I1 2 _2040_[1]
      2193 I       I2 3 _2035_[2]
      2193 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2193 O        O 1 _1257_
      2194 I       I0 1 \VexRiscv.CsrPlugin_mepc [11]
      2194 I       I1 2 \VexRiscv.lastStagePc [11]
      2194 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2194 O        O 1 _2040_[1]
      2195 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]
      2195 I       I1 2 _2840_[1]
      2195 I       I2 3 _2035_[2]
      2195 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2195 O        O 1 _1258_
      2196 I       I0 1 \VexRiscv.CsrPlugin_mepc [12]
      2196 I       I1 2 \VexRiscv.lastStagePc [12]
      2196 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2196 O        O 1 _2840_[1]
      2197 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13]
      2197 I       I1 2 _2835_[1]
      2197 I       I2 3 _2035_[2]
      2197 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2197 O        O 1 _1259_
      2198 I       I0 1 \VexRiscv.CsrPlugin_mepc [13]
      2198 I       I1 2 \VexRiscv.lastStagePc [13]
      2198 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2198 O        O 1 _2835_[1]
      2199 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14]
      2199 I       I1 2 _2043_[1]
      2199 I       I2 3 _2035_[2]
      2199 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2199 O        O 1 _1260_
      2200 I       I0 1 \VexRiscv.CsrPlugin_mepc [14]
      2200 I       I1 2 \VexRiscv.lastStagePc [14]
      2200 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2200 O        O 1 _2043_[1]
      2201 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15]
      2201 I       I1 2 _2838_[1]
      2201 I       I2 3 _2035_[2]
      2201 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2201 O        O 1 _1261_
      2202 I       I0 1 \VexRiscv.CsrPlugin_mepc [15]
      2202 I       I1 2 \VexRiscv.lastStagePc [15]
      2202 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2202 O        O 1 _2838_[1]
      2203 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16]
      2203 I       I1 2 _2833_[1]
      2203 I       I2 3 _2035_[2]
      2203 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2203 O        O 1 _1262_
      2204 I       I0 1 \VexRiscv.CsrPlugin_mepc [16]
      2204 I       I1 2 \VexRiscv.lastStagePc [16]
      2204 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2204 O        O 1 _2833_[1]
      2205 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17]
      2205 I       I1 2 _2046_[1]
      2205 I       I2 3 _2035_[2]
      2205 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2205 O        O 1 _1263_
      2206 I       I0 1 \VexRiscv.CsrPlugin_mepc [17]
      2206 I       I1 2 \VexRiscv.lastStagePc [17]
      2206 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2206 O        O 1 _2046_[1]
      2207 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18]
      2207 I       I1 2 _2836_[1]
      2207 I       I2 3 _2035_[2]
      2207 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2207 O        O 1 _1264_
      2208 I       I0 1 \VexRiscv.CsrPlugin_mepc [18]
      2208 I       I1 2 \VexRiscv.lastStagePc [18]
      2208 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2208 O        O 1 _2836_[1]
      2209 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19]
      2209 I       I1 2 _2831_[1]
      2209 I       I2 3 _2035_[2]
      2209 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2209 O        O 1 _1265_
      2210 I       I0 1 \VexRiscv.CsrPlugin_mepc [19]
      2210 I       I1 2 \VexRiscv.lastStagePc [19]
      2210 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2210 O        O 1 _2831_[1]
      2211 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20]
      2211 I       I1 2 _2047_[1]
      2211 I       I2 3 _2035_[2]
      2211 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2211 O        O 1 _1267_
      2212 I       I0 1 \VexRiscv.CsrPlugin_mepc [20]
      2212 I       I1 2 \VexRiscv.lastStagePc [20]
      2212 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2212 O        O 1 _2047_[1]
      2213 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21]
      2213 I       I1 2 _2834_[1]
      2213 I       I2 3 _2035_[2]
      2213 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2213 O        O 1 _1268_
      2214 I       I0 1 \VexRiscv.CsrPlugin_mepc [21]
      2214 I       I1 2 \VexRiscv.lastStagePc [21]
      2214 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2214 O        O 1 _2834_[1]
      2215 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22]
      2215 I       I1 2 _2829_[1]
      2215 I       I2 3 _2035_[2]
      2215 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2215 O        O 1 _1269_
      2216 I       I0 1 \VexRiscv.CsrPlugin_mepc [22]
      2216 I       I1 2 \VexRiscv.lastStagePc [22]
      2216 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2216 O        O 1 _2829_[1]
      2217 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23]
      2217 I       I1 2 _2397_[1]
      2217 I       I2 3 _2035_[2]
      2217 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2217 O        O 1 _1270_
      2218 I       I0 1 \VexRiscv.CsrPlugin_mepc [23]
      2218 I       I1 2 \VexRiscv.lastStagePc [23]
      2218 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2218 O        O 1 _2397_[1]
      2219 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24]
      2219 I       I1 2 _2832_[1]
      2219 I       I2 3 _2035_[2]
      2219 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2219 O        O 1 _1271_
      2220 I       I0 1 \VexRiscv.CsrPlugin_mepc [24]
      2220 I       I1 2 \VexRiscv.lastStagePc [24]
      2220 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2220 O        O 1 _2832_[1]
      2221 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25]
      2221 I       I1 2 _2827_[1]
      2221 I       I2 3 _2035_[2]
      2221 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2221 O        O 1 _1272_
      2222 I       I0 1 \VexRiscv.CsrPlugin_mepc [25]
      2222 I       I1 2 \VexRiscv.lastStagePc [25]
      2222 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2222 O        O 1 _2827_[1]
      2223 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26]
      2223 I       I1 2 _2050_[1]
      2223 I       I2 3 _2035_[2]
      2223 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2223 O        O 1 _1273_
      2224 I       I0 1 \VexRiscv.CsrPlugin_mepc [26]
      2224 I       I1 2 \VexRiscv.lastStagePc [26]
      2224 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2224 O        O 1 _2050_[1]
      2225 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27]
      2225 I       I1 2 _2830_[1]
      2225 I       I2 3 _2035_[2]
      2225 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2225 O        O 1 _1274_
      2226 I       I0 1 \VexRiscv.CsrPlugin_mepc [27]
      2226 I       I1 2 \VexRiscv.lastStagePc [27]
      2226 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2226 O        O 1 _2830_[1]
      2227 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28]
      2227 I       I1 2 _2825_[1]
      2227 I       I2 3 _2035_[2]
      2227 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2227 O        O 1 _1275_
      2228 I       I0 1 \VexRiscv.CsrPlugin_mepc [28]
      2228 I       I1 2 \VexRiscv.lastStagePc [28]
      2228 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2228 O        O 1 _2825_[1]
      2229 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29]
      2229 I       I1 2 _2075_[1]
      2229 I       I2 3 _2035_[2]
      2229 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2229 O        O 1 _1276_
      2230 I       I0 1 \VexRiscv.CsrPlugin_mepc [29]
      2230 I       I1 2 \VexRiscv.lastStagePc [29]
      2230 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2230 O        O 1 _2075_[1]
      2231 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30]
      2231 I       I1 2 _2828_[1]
      2231 I       I2 3 _2035_[2]
      2231 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2231 O        O 1 _1278_
      2232 I       I0 1 \VexRiscv.CsrPlugin_mepc [30]
      2232 I       I1 2 \VexRiscv.lastStagePc [30]
      2232 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2232 O        O 1 _2828_[1]
      2233 I       I0 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31]
      2233 I       I1 2 _2823_[1]
      2233 I       I2 3 _2035_[2]
      2233 I       I3 4 \VexRiscv.execute_CsrPlugin_csr_833 
      2233 O        O 1 _1279_
      2234 I       I0 1 \VexRiscv.CsrPlugin_mepc [31]
      2234 I       I1 2 \VexRiscv.lastStagePc [31]
      2234 I       I2 3 \VexRiscv.when_CsrPlugin_l1390 
      2234 O        O 1 _2823_[1]
      2235 I       I0 1 csr_bankarray_csrbank27_load0_w[25]
      2235 I       I1 2 _2076_[1]
      2235 I       I2 3 \UART.RST 
      2235 I       I3 4 csr_bankarray_csrbank27_en0_w
      2235 O        O 1 _0844_
      2236 I       I0 1 _1438_[25]
      2236 I       I1 2 csr_bankarray_csrbank27_reload0_w[25]
      2236 I       I2 3 _1886_[2]
      2236 O        O 1 _2076_[1]
      2237 I       I0 1 csr_bankarray_csrbank27_load0_w[23]
      2237 I       I1 2 _2826_[1]
      2237 I       I2 3 \UART.RST 
      2237 I       I3 4 csr_bankarray_csrbank27_en0_w
      2237 O        O 1 _0842_
      2238 I       I0 1 _1438_[23]
      2238 I       I1 2 csr_bankarray_csrbank27_reload0_w[23]
      2238 I       I2 3 _1886_[2]
      2238 O        O 1 _2826_[1]
      2239 I       I0 1 basesoc_timer_load_storage[30]
      2239 I       I1 2 _2357_[1]
      2239 I       I2 3 \UART.RST 
      2239 I       I3 4 _1799_[3]
      2239 O        O 1 _0273_
      2240 I       I0 1 csr_bankarray_csrbank27_load0_w[22]
      2240 I       I1 2 _2822_[1]
      2240 I       I2 3 \UART.RST 
      2240 I       I3 4 csr_bankarray_csrbank27_en0_w
      2240 O        O 1 _0841_
      2241 I       I0 1 _1438_[22]
      2241 I       I1 2 csr_bankarray_csrbank27_reload0_w[22]
      2241 I       I2 3 _1886_[2]
      2241 O        O 1 _2822_[1]
      2242 I       I0 1 csr_bankarray_csrbank27_load0_w[20]
      2242 I       I1 2 _2824_[1]
      2242 I       I2 3 \UART.RST 
      2242 I       I3 4 csr_bankarray_csrbank27_en0_w
      2242 O        O 1 _0839_
      2243 I       I0 1 _1438_[20]
      2243 I       I1 2 csr_bankarray_csrbank27_reload0_w[20]
      2243 I       I2 3 _1886_[2]
      2243 O        O 1 _2824_[1]
      2244 I       I0 1 csr_bankarray_csrbank27_load0_w[19]
      2244 I       I1 2 _2821_[1]
      2244 I       I2 3 \UART.RST 
      2244 I       I3 4 csr_bankarray_csrbank27_en0_w
      2244 O        O 1 _0838_
      2245 I       I0 1 _1438_[19]
      2245 I       I1 2 csr_bankarray_csrbank27_reload0_w[19]
      2245 I       I2 3 _1886_[2]
      2245 O        O 1 _2821_[1]
      2246 I       I0 1 basesoc_timer_load_storage[22]
      2246 I       I1 2 _2196_[1]
      2246 I       I2 3 \UART.RST 
      2246 I       I3 4 _1799_[3]
      2246 O        O 1 _0265_
      2247 I       I0 1 _2078_[0]
      2247 I       I1 2 _2078_[1]
      2247 O        O 1 _0119_
      2248 I       I0 1 \UART.uart_rx_i.n135_o 
      2248 I       I1 2 \UART.uart_rx_i.n117_o 
      2248 I       I2 3 _1873_[2]
      2248 I       I3 4 \UART.uart_rx_i.n112_o 
      2248 O        O 1 _2078_[0]
      2249 I       I0 1 _2077_[0]
      2249 I       I1 2 \UART.uart_rx_i.rx_clk_divider_i.n319_o [0]
      2249 I       I2 3 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]
      2249 I       I3 4 \UART.os_clk_divider_ias.div_mark 
      2249 O        O 1 _2078_[1]
      2250 I       I0 1 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]
      2250 I       I1 2 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]
      2250 I       I2 3 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]
      2250 I       I3 4 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]
      2250 O        O 1 _2077_[0]
      2251 I       I0 1 basesoc_scratch_storage[9]
      2251 I       I1 2 _2198_[1]
      2251 I       I2 3 \UART.RST 
      2251 I       I3 4 _1655_[3]
      2251 O        O 1 _0218_
      2252 I       I0 1 _1568_[0]
      2252 I       I1 2 basesoc_basesoc_ram_bus_ack
      2252 I       I2 3 _2818_[2]
      2252 O        O 1 _0160_
      2253 I       I0 1 basesoc_scratch_storage[13]
      2253 I       I1 2 _2053_[1]
      2253 I       I2 3 \UART.RST 
      2253 I       I3 4 _1655_[3]
      2253 O        O 1 _0222_
      2254 I       I0 1 basesoc_timer_load_storage[21]
      2254 I       I1 2 _2197_[1]
      2254 I       I2 3 \UART.RST 
      2254 I       I3 4 _1799_[3]
      2254 O        O 1 _0264_
      2255 I       I0 1 basesoc_bus_errors[31]
      2255 I       I1 2 _1359_[31]
      2255 I       I2 3 \UART.RST 
      2255 I       I3 4 _2030_[3]
      2255 O        O 1 _0159_
      2256 I       I0 1 \VexRiscv.CsrPlugin_interrupt_code [3]
      2256 I       I1 2 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3]
      2256 I       I2 3 \VexRiscv.CsrPlugin_hadException 
      2256 O        O 1 \VexRiscv.CsrPlugin_trapCause [3]
      2257 I       I0 1 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2257 I       I1 2 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2257 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [20]
      2257 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [0]
      2258 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [21]
      2258 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [8]
      2258 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2258 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [1]
      2259 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [22]
      2259 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [9]
      2259 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2259 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [2]
      2260 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [23]
      2260 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [10]
      2260 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2260 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [3]
      2261 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [24]
      2261 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [11]
      2261 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2261 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [4]
      2262 I       I0 1 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2262 I       I1 2 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2262 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [20]
      2262 I       I3 4 _2817_[3]
      2262 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [11]
      2263 I       I0 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2263 I       I1 2 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2263 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [7]
      2263 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2263 O        O 1 _2817_[3]
      2264 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      2264 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2264 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2264 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2264 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [12]
      2265 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2265 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2265 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2265 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2265 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [13]
      2266 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [14]
      2266 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2266 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2266 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2266 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [14]
      2267 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [15]
      2267 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2267 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2267 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2267 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [15]
      2268 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [16]
      2268 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2268 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2268 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2268 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [16]
      2269 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [17]
      2269 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2269 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2269 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2269 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [17]
      2270 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [18]
      2270 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2270 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2270 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2270 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [18]
      2271 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [19]
      2271 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2271 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2271 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2271 O        O 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [19]
      2272 I       I0 1 \VexRiscv.decode_to_execute_RS1 [0]
      2272 I       I1 2 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2272 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2272 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [0]
      2273 I       I0 1 \VexRiscv.decode_to_execute_RS1 [1]
      2273 I       I1 2 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2273 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2273 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [1]
      2274 I       I0 1 \VexRiscv.decode_to_execute_RS1 [2]
      2274 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [2]
      2274 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2274 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2274 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [2]
      2275 I       I0 1 \VexRiscv.decode_to_execute_RS1 [3]
      2275 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [3]
      2275 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2275 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2275 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [3]
      2276 I       I0 1 \VexRiscv.decode_to_execute_RS1 [4]
      2276 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [4]
      2276 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2276 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2276 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [4]
      2277 I       I0 1 \VexRiscv.decode_to_execute_RS1 [5]
      2277 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [5]
      2277 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2277 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2277 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [5]
      2278 I       I0 1 \VexRiscv.decode_to_execute_RS1 [6]
      2278 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [6]
      2278 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2278 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2278 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [6]
      2279 I       I0 1 \VexRiscv.decode_to_execute_RS1 [7]
      2279 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [7]
      2279 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2279 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2279 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [7]
      2280 I       I0 1 \VexRiscv.decode_to_execute_RS1 [8]
      2280 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [8]
      2280 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2280 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2280 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [8]
      2281 I       I0 1 \VexRiscv.decode_to_execute_RS1 [9]
      2281 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [9]
      2281 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2281 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2281 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [9]
      2282 I       I0 1 \VexRiscv.decode_to_execute_RS1 [10]
      2282 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [10]
      2282 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2282 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2282 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [10]
      2283 I       I0 1 \VexRiscv.decode_to_execute_RS1 [11]
      2283 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [11]
      2283 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2283 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2283 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [11]
      2284 I       I0 1 \VexRiscv.decode_to_execute_RS1 [12]
      2284 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [12]
      2284 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2284 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2284 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [12]
      2285 I       I0 1 \VexRiscv.decode_to_execute_RS1 [13]
      2285 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [13]
      2285 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2285 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2285 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [13]
      2286 I       I0 1 \VexRiscv.decode_to_execute_RS1 [14]
      2286 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [14]
      2286 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2286 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2286 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [14]
      2287 I       I0 1 \VexRiscv.decode_to_execute_RS1 [15]
      2287 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [15]
      2287 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2287 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2287 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [15]
      2288 I       I0 1 \VexRiscv.decode_to_execute_RS1 [16]
      2288 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [16]
      2288 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2288 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2288 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [16]
      2289 I       I0 1 \VexRiscv.decode_to_execute_RS1 [17]
      2289 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [17]
      2289 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2289 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2289 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [17]
      2290 I       I0 1 \VexRiscv.decode_to_execute_RS1 [18]
      2290 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [18]
      2290 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2290 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2290 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [18]
      2291 I       I0 1 \VexRiscv.decode_to_execute_RS1 [19]
      2291 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [19]
      2291 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2291 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2291 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [19]
      2292 I       I0 1 \VexRiscv.decode_to_execute_RS1 [20]
      2292 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [20]
      2292 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2292 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2292 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [20]
      2293 I       I0 1 \VexRiscv.decode_to_execute_RS1 [21]
      2293 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [21]
      2293 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2293 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2293 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [21]
      2294 I       I0 1 \VexRiscv.decode_to_execute_RS1 [22]
      2294 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [22]
      2294 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2294 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2294 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [22]
      2295 I       I0 1 \VexRiscv.decode_to_execute_RS1 [23]
      2295 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [23]
      2295 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2295 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2295 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [23]
      2296 I       I0 1 \VexRiscv.decode_to_execute_RS1 [24]
      2296 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [24]
      2296 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2296 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2296 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [24]
      2297 I       I0 1 \VexRiscv.decode_to_execute_RS1 [25]
      2297 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [25]
      2297 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2297 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2297 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [25]
      2298 I       I0 1 \VexRiscv.decode_to_execute_RS1 [26]
      2298 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [26]
      2298 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2298 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2298 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [26]
      2299 I       I0 1 \VexRiscv.decode_to_execute_RS1 [27]
      2299 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [27]
      2299 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2299 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2299 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [27]
      2300 I       I0 1 \VexRiscv.decode_to_execute_RS1 [28]
      2300 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [28]
      2300 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2300 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2300 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [28]
      2301 I       I0 1 \VexRiscv.decode_to_execute_RS1 [29]
      2301 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [29]
      2301 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2301 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2301 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [29]
      2302 I       I0 1 \VexRiscv.decode_to_execute_RS1 [30]
      2302 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [30]
      2302 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2302 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2302 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [30]
      2303 I       I0 1 \VexRiscv.decode_to_execute_RS1 [31]
      2303 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [31]
      2303 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      2303 I       I3 4 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      2303 O        O 1 \VexRiscv.execute_BranchPlugin_branch_src1 [31]
      2304 I       I0 1 _2273_[0]
      2304 I       I1 2 _2273_[1]
      2304 I       I2 3 _2273_[2]
      2304 I       I3 4 _2273_[3]
      2304 O        O 1 _2274_[1]
      2305 I       I0 1 _2272_[0]
      2305 I       I1 2 _2272_[1]
      2305 I       I2 3 _2272_[2]
      2305 I       I3 4 _2272_[3]
      2305 O        O 1 _2273_[0]
      2306 I       I0 1 _2271_[0]
      2306 I       I1 2 _2271_[1]
      2306 I       I2 3 _2271_[2]
      2306 I       I3 4 _2271_[3]
      2306 O        O 1 _2272_[0]
      2307 I       I0 1 _2085_[0]
      2307 I       I1 2 _2085_[1]
      2307 I       I2 3 \VexRiscv._zz_execute_SRC1 [22]
      2307 I       I3 4 _2085_[3]
      2307 O        O 1 _2271_[3]
      2308 I       I0 1 _2084_[0]
      2308 I       I1 2 _2084_[1]
      2308 I       I2 3 \VexRiscv._zz_execute_SRC1 [27]
      2308 I       I3 4 \VexRiscv._zz_execute_SRC1 [28]
      2308 O        O 1 _2085_[3]
      2309 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2309 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [28]
      2309 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2309 I       I3 4 _2083_[3]
      2309 O        O 1 _2084_[0]
      2310 I       I0 1 \VexRiscv.decode_to_execute_RS2 [28]
      2310 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2310 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2310 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2310 O        O 1 _2083_[3]
      2311 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2311 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [27]
      2311 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2311 I       I3 4 _2082_[3]
      2311 O        O 1 _2084_[1]
      2312 I       I0 1 \VexRiscv.decode_to_execute_RS2 [27]
      2312 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2312 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2312 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2312 O        O 1 _2082_[3]
      2313 I       I0 1 _2080_[0]
      2313 I       I1 2 \VexRiscv._zz_execute_SRC1 [21]
      2313 O        O 1 _2085_[0]
      2314 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2314 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [21]
      2314 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2314 I       I3 4 _2079_[3]
      2314 O        O 1 _2080_[0]
      2315 I       I0 1 \VexRiscv.decode_to_execute_RS2 [21]
      2315 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2315 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2315 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2315 O        O 1 _2079_[3]
      2316 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2316 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [22]
      2316 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2316 I       I3 4 _2081_[3]
      2316 O        O 1 _2085_[1]
      2317 I       I0 1 \VexRiscv.decode_to_execute_RS2 [22]
      2317 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2317 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2317 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2317 O        O 1 _2081_[3]
      2318 I       I0 1 \VexRiscv._zz_execute_SRC1 [11]
      2318 I       I1 2 _2270_[1]
      2318 O        O 1 _2271_[0]
      2319 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2319 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [11]
      2319 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2319 I       I3 4 _2086_[3]
      2319 O        O 1 _2270_[1]
      2320 I       I0 1 \VexRiscv.decode_to_execute_RS2 [11]
      2320 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2320 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2320 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2320 O        O 1 _2086_[3]
      2321 I       I0 1 _1615_[1]
      2321 I       I1 2 \VexRiscv._zz_execute_SRC1 [2]
      2321 O        O 1 _2271_[1]
      2322 I       I0 1 \VexRiscv._zz_execute_SRC1 [7]
      2322 I       I1 2 _2269_[1]
      2322 O        O 1 _2271_[2]
      2323 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2323 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [7]
      2323 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2323 I       I3 4 _2268_[3]
      2323 O        O 1 _2269_[1]
      2324 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [7]
      2324 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [27]
      2324 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2324 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2324 O        O 1 _2268_[3]
      2325 I       I0 1 _2092_[0]
      2325 I       I1 2 _2092_[1]
      2325 I       I2 3 \VexRiscv._zz_execute_SRC1 [19]
      2325 I       I3 4 _2092_[3]
      2325 O        O 1 _2272_[1]
      2326 I       I0 1 _1613_[1]
      2326 I       I1 2 _2091_[1]
      2326 I       I2 3 \VexRiscv._zz_execute_SRC1 [26]
      2326 I       I3 4 \VexRiscv._zz_execute_SRC1 [3]
      2326 O        O 1 _2092_[3]
      2327 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2327 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [26]
      2327 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2327 I       I3 4 _2090_[3]
      2327 O        O 1 _2091_[1]
      2328 I       I0 1 \VexRiscv.decode_to_execute_RS2 [26]
      2328 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2328 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2328 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2328 O        O 1 _2090_[3]
      2329 I       I0 1 \VexRiscv._zz_execute_SRC1 [10]
      2329 I       I1 2 _2088_[1]
      2329 O        O 1 _2092_[0]
      2330 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2330 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [10]
      2330 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2330 I       I3 4 _2087_[3]
      2330 O        O 1 _2088_[1]
      2331 I       I0 1 \VexRiscv.decode_to_execute_RS2 [10]
      2331 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [30]
      2331 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2331 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2331 O        O 1 _2087_[3]
      2332 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2332 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [19]
      2332 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2332 I       I3 4 _2089_[3]
      2332 O        O 1 _2092_[1]
      2333 I       I0 1 \VexRiscv.decode_to_execute_RS2 [19]
      2333 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2333 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2333 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2333 O        O 1 _2089_[3]
      2334 I       I0 1 _1619_[1]
      2334 I       I1 2 \VexRiscv._zz_execute_SRC1 [9]
      2334 I       I2 3 _2226_[0]
      2334 I       I3 4 \VexRiscv._zz_execute_SRC1 [4]
      2334 O        O 1 _2272_[2]
      2335 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2335 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [9]
      2335 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2335 I       I3 4 _2225_[3]
      2335 O        O 1 _2226_[0]
      2336 I       I0 1 \VexRiscv.decode_to_execute_RS2 [9]
      2336 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [29]
      2336 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2336 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2336 O        O 1 _2225_[3]
      2337 I       I0 1 \VexRiscv._zz_execute_SRC1 [8]
      2337 I       I1 2 _2095_[1]
      2337 I       I2 3 \VexRiscv._zz_execute_SRC1 [25]
      2337 I       I3 4 _2095_[3]
      2337 O        O 1 _2272_[3]
      2338 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2338 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [8]
      2338 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2338 I       I3 4 _2094_[3]
      2338 O        O 1 _2095_[3]
      2339 I       I0 1 \VexRiscv.decode_to_execute_RS2 [8]
      2339 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [28]
      2339 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2339 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2339 O        O 1 _2094_[3]
      2340 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2340 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [25]
      2340 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2340 I       I3 4 _2093_[3]
      2340 O        O 1 _2095_[1]
      2341 I       I0 1 \VexRiscv.decode_to_execute_RS2 [25]
      2341 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2341 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2341 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2341 O        O 1 _2093_[3]
      2342 I       I0 1 _2267_[0]
      2342 I       I1 2 _2267_[1]
      2342 I       I2 3 _2267_[2]
      2342 I       I3 4 _2267_[3]
      2342 O        O 1 _2273_[1]
      2343 I       I0 1 _2104_[0]
      2343 I       I1 2 _2104_[1]
      2343 I       I2 3 _2104_[2]
      2343 I       I3 4 _2104_[3]
      2343 O        O 1 _2267_[2]
      2344 I       I0 1 _2103_[0]
      2344 I       I1 2 \VexRiscv._zz_execute_SRC1 [31]
      2344 O        O 1 _2104_[0]
      2345 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2345 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [31]
      2345 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2345 I       I3 4 _2102_[3]
      2345 O        O 1 _2103_[0]
      2346 I       I0 1 \VexRiscv.decode_to_execute_RS2 [31]
      2346 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2346 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2346 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2346 O        O 1 _2102_[3]
      2347 I       I0 1 _2099_[0]
      2347 I       I1 2 \VexRiscv._zz_execute_SRC1 [24]
      2347 O        O 1 _2104_[1]
      2348 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2348 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [24]
      2348 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2348 I       I3 4 _2098_[3]
      2348 O        O 1 _2099_[0]
      2349 I       I0 1 \VexRiscv.decode_to_execute_RS2 [24]
      2349 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2349 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2349 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2349 O        O 1 _2098_[3]
      2350 I       I0 1 _2101_[0]
      2350 I       I1 2 \VexRiscv._zz_execute_SRC1 [30]
      2350 O        O 1 _2104_[2]
      2351 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2351 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [30]
      2351 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2351 I       I3 4 _2100_[3]
      2351 O        O 1 _2101_[0]
      2352 I       I0 1 \VexRiscv.decode_to_execute_RS2 [30]
      2352 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2352 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2352 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2352 O        O 1 _2100_[3]
      2353 I       I0 1 _2097_[0]
      2353 I       I1 2 \VexRiscv._zz_execute_SRC1 [14]
      2353 O        O 1 _2104_[3]
      2354 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2354 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [14]
      2354 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2354 I       I3 4 _2096_[3]
      2354 O        O 1 _2097_[0]
      2355 I       I0 1 \VexRiscv.decode_to_execute_RS2 [14]
      2355 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2355 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2355 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2355 O        O 1 _2096_[3]
      2356 I       I0 1 _2266_[0]
      2356 I       I1 2 _2266_[1]
      2356 I       I2 3 \VexRiscv._zz_execute_SRC1 [13]
      2356 I       I3 4 \VexRiscv._zz_execute_SRC1 [20]
      2356 O        O 1 _2267_[3]
      2357 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2357 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [20]
      2357 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2357 I       I3 4 _2265_[3]
      2357 O        O 1 _2266_[0]
      2358 I       I0 1 \VexRiscv.decode_to_execute_RS2 [20]
      2358 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2358 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2358 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2358 O        O 1 _2265_[3]
      2359 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2359 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [13]
      2359 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2359 I       I3 4 _2264_[3]
      2359 O        O 1 _2266_[1]
      2360 I       I0 1 \VexRiscv.decode_to_execute_RS2 [13]
      2360 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2360 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2360 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2360 O        O 1 _2264_[3]
      2361 I       I0 1 \VexRiscv._zz_execute_SRC1 [6]
      2361 I       I1 2 _2106_[1]
      2361 O        O 1 _2267_[0]
      2362 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2362 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [6]
      2362 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2362 I       I3 4 _2105_[3]
      2362 O        O 1 _2106_[1]
      2363 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [6]
      2363 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [26]
      2363 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2363 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2363 O        O 1 _2105_[3]
      2364 I       I0 1 _2263_[0]
      2364 I       I1 2 \VexRiscv._zz_execute_SRC1 [23]
      2364 O        O 1 _2267_[1]
      2365 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2365 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [23]
      2365 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2365 I       I3 4 _2262_[3]
      2365 O        O 1 _2263_[0]
      2366 I       I0 1 \VexRiscv.decode_to_execute_RS2 [23]
      2366 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2366 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2366 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2366 O        O 1 _2262_[3]
      2367 I       I0 1 _2247_[0]
      2367 I       I1 2 _2247_[1]
      2367 I       I2 3 _2247_[2]
      2367 I       I3 4 _2247_[3]
      2367 O        O 1 _2273_[2]
      2368 I       I0 1 _2246_[0]
      2368 I       I1 2 \VexRiscv._zz_execute_SRC1 [17]
      2368 O        O 1 _2247_[0]
      2369 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2369 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [17]
      2369 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2369 I       I3 4 _2245_[3]
      2369 O        O 1 _2246_[0]
      2370 I       I0 1 \VexRiscv.decode_to_execute_RS2 [17]
      2370 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2370 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2370 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2370 O        O 1 _2245_[3]
      2371 I       I0 1 _2242_[0]
      2371 I       I1 2 \VexRiscv._zz_execute_SRC1 [18]
      2371 O        O 1 _2247_[1]
      2372 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2372 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [18]
      2372 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2372 I       I3 4 _2241_[3]
      2372 O        O 1 _2242_[0]
      2373 I       I0 1 \VexRiscv.decode_to_execute_RS2 [18]
      2373 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2373 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2373 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2373 O        O 1 _2241_[3]
      2374 I       I0 1 \VexRiscv._zz_execute_SRC1 [5]
      2374 I       I1 2 _2244_[1]
      2374 O        O 1 _2247_[2]
      2375 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2375 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [5]
      2375 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2375 I       I3 4 _2243_[3]
      2375 O        O 1 _2244_[1]
      2376 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [5]
      2376 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [25]
      2376 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2376 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2376 O        O 1 _2243_[3]
      2377 I       I0 1 _2229_[0]
      2377 I       I1 2 \VexRiscv._zz_execute_SRC1 [12]
      2377 O        O 1 _2247_[3]
      2378 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2378 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [12]
      2378 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2378 I       I3 4 _2228_[3]
      2378 O        O 1 _2229_[0]
      2379 I       I0 1 \VexRiscv.decode_to_execute_RS2 [12]
      2379 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2379 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2379 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2379 O        O 1 _2228_[3]
      2380 I       I0 1 _2232_[0]
      2380 I       I1 2 \VexRiscv._zz_execute_SRC1 [15]
      2380 I       I2 3 _2261_[2]
      2380 I       I3 4 _2261_[3]
      2380 O        O 1 _2273_[3]
      2381 I       I0 1 _1621_[1]
      2381 I       I1 2 _1617_[1]
      2381 I       I2 3 \VexRiscv._zz_execute_SRC1 [1]
      2381 I       I3 4 \VexRiscv._zz_execute_SRC1 [0]
      2381 O        O 1 _2261_[2]
      2382 I       I0 1 _2153_[0]
      2382 I       I1 2 _2260_[1]
      2382 I       I2 3 \VexRiscv._zz_execute_SRC1 [29]
      2382 I       I3 4 \VexRiscv._zz_execute_SRC1 [16]
      2382 O        O 1 _2261_[3]
      2383 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2383 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [16]
      2383 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2383 I       I3 4 _2152_[3]
      2383 O        O 1 _2153_[0]
      2384 I       I0 1 \VexRiscv.decode_to_execute_RS2 [16]
      2384 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2384 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2384 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2384 O        O 1 _2152_[3]
      2385 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2385 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [29]
      2385 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2385 I       I3 4 _2240_[3]
      2385 O        O 1 _2260_[1]
      2386 I       I0 1 \VexRiscv.decode_to_execute_RS2 [29]
      2386 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2386 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2386 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2386 O        O 1 _2240_[3]
      2387 I       I0 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2387 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [15]
      2387 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2387 I       I3 4 _2231_[3]
      2387 O        O 1 _2232_[0]
      2388 I       I0 1 \VexRiscv.decode_to_execute_RS2 [15]
      2388 I       I1 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      2388 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      2388 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      2388 O        O 1 _2231_[3]
      2389 I       I0 1 _2103_[0]
      2389 I       I1 2 \VexRiscv.dBus_cmd_payload_address [31]
      2389 I       I2 3 \VexRiscv._zz_execute_SRC1 [31]
      2389 I       I3 4 \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED 
      2389 O        O 1 _2275_[3]
      2390 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [31]
      2390 I       I1 2 \VexRiscv._zz_execute_SRC1 [31]
      2390 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2390 O        O 1 \VexRiscv.dBus_cmd_payload_address [31]
      2391 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [1]
      2391 I       I1 2 \VexRiscv._zz_execute_SRC1 [1]
      2391 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2391 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [0]
      2392 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [2]
      2392 I       I1 2 \VexRiscv._zz_execute_SRC1 [2]
      2392 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2392 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [1]
      2393 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [3]
      2393 I       I1 2 \VexRiscv._zz_execute_SRC1 [3]
      2393 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2393 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [2]
      2394 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [4]
      2394 I       I1 2 \VexRiscv._zz_execute_SRC1 [4]
      2394 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2394 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [3]
      2395 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [5]
      2395 I       I1 2 \VexRiscv._zz_execute_SRC1 [5]
      2395 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2395 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [4]
      2396 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [6]
      2396 I       I1 2 \VexRiscv._zz_execute_SRC1 [6]
      2396 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2396 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [5]
      2397 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [7]
      2397 I       I1 2 \VexRiscv._zz_execute_SRC1 [7]
      2397 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2397 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [6]
      2398 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [8]
      2398 I       I1 2 \VexRiscv._zz_execute_SRC1 [8]
      2398 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2398 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [7]
      2399 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [9]
      2399 I       I1 2 \VexRiscv._zz_execute_SRC1 [9]
      2399 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2399 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [8]
      2400 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [10]
      2400 I       I1 2 \VexRiscv._zz_execute_SRC1 [10]
      2400 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2400 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [9]
      2401 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [11]
      2401 I       I1 2 \VexRiscv._zz_execute_SRC1 [11]
      2401 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2401 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [10]
      2402 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [12]
      2402 I       I1 2 \VexRiscv._zz_execute_SRC1 [12]
      2402 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2402 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [11]
      2403 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [13]
      2403 I       I1 2 \VexRiscv._zz_execute_SRC1 [13]
      2403 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2403 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [12]
      2404 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [14]
      2404 I       I1 2 \VexRiscv._zz_execute_SRC1 [14]
      2404 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2404 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [13]
      2405 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [15]
      2405 I       I1 2 \VexRiscv._zz_execute_SRC1 [15]
      2405 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2405 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [14]
      2406 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [16]
      2406 I       I1 2 \VexRiscv._zz_execute_SRC1 [16]
      2406 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2406 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [15]
      2407 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [17]
      2407 I       I1 2 \VexRiscv._zz_execute_SRC1 [17]
      2407 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2407 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [16]
      2408 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [18]
      2408 I       I1 2 \VexRiscv._zz_execute_SRC1 [18]
      2408 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2408 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [17]
      2409 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [19]
      2409 I       I1 2 \VexRiscv._zz_execute_SRC1 [19]
      2409 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2409 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [18]
      2410 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [20]
      2410 I       I1 2 \VexRiscv._zz_execute_SRC1 [20]
      2410 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2410 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [19]
      2411 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [21]
      2411 I       I1 2 \VexRiscv._zz_execute_SRC1 [21]
      2411 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2411 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [20]
      2412 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [22]
      2412 I       I1 2 \VexRiscv._zz_execute_SRC1 [22]
      2412 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2412 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [21]
      2413 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [23]
      2413 I       I1 2 \VexRiscv._zz_execute_SRC1 [23]
      2413 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2413 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [22]
      2414 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [24]
      2414 I       I1 2 \VexRiscv._zz_execute_SRC1 [24]
      2414 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2414 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [23]
      2415 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [25]
      2415 I       I1 2 \VexRiscv._zz_execute_SRC1 [25]
      2415 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2415 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [24]
      2416 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [26]
      2416 I       I1 2 \VexRiscv._zz_execute_SRC1 [26]
      2416 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2416 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [25]
      2417 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [27]
      2417 I       I1 2 \VexRiscv._zz_execute_SRC1 [27]
      2417 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2417 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [26]
      2418 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [28]
      2418 I       I1 2 \VexRiscv._zz_execute_SRC1 [28]
      2418 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2418 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [27]
      2419 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [29]
      2419 I       I1 2 \VexRiscv._zz_execute_SRC1 [29]
      2419 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2419 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [28]
      2420 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [30]
      2420 I       I1 2 \VexRiscv._zz_execute_SRC1 [30]
      2420 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2420 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [29]
      2421 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [31]
      2421 I       I1 2 \VexRiscv._zz_execute_SRC1 [31]
      2421 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2421 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [30]
      2422 I       I0 1 \VexRiscv.execute_LightShifterPlugin_amplitudeReg [0]
      2422 I       I1 2 _1621_[1]
      2422 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2422 O        O 1 \VexRiscv.execute_LightShifterPlugin_amplitude [0]
      2423 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [2]
      2423 I       I1 2 \VexRiscv._zz_execute_SRC1 [2]
      2423 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2423 O        O 1 \VexRiscv.dBus_cmd_payload_address [2]
      2424 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [3]
      2424 I       I1 2 \VexRiscv._zz_execute_SRC1 [3]
      2424 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2424 O        O 1 \VexRiscv.dBus_cmd_payload_address [3]
      2425 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [4]
      2425 I       I1 2 \VexRiscv._zz_execute_SRC1 [4]
      2425 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2425 O        O 1 \VexRiscv.dBus_cmd_payload_address [4]
      2426 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [5]
      2426 I       I1 2 \VexRiscv._zz_execute_SRC1 [5]
      2426 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2426 O        O 1 \VexRiscv.dBus_cmd_payload_address [5]
      2427 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [6]
      2427 I       I1 2 \VexRiscv._zz_execute_SRC1 [6]
      2427 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2427 O        O 1 \VexRiscv.dBus_cmd_payload_address [6]
      2428 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [7]
      2428 I       I1 2 \VexRiscv._zz_execute_SRC1 [7]
      2428 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2428 O        O 1 \VexRiscv.dBus_cmd_payload_address [7]
      2429 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [8]
      2429 I       I1 2 \VexRiscv._zz_execute_SRC1 [8]
      2429 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2429 O        O 1 \VexRiscv.dBus_cmd_payload_address [8]
      2430 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [9]
      2430 I       I1 2 \VexRiscv._zz_execute_SRC1 [9]
      2430 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2430 O        O 1 \VexRiscv.dBus_cmd_payload_address [9]
      2431 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [10]
      2431 I       I1 2 \VexRiscv._zz_execute_SRC1 [10]
      2431 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2431 O        O 1 \VexRiscv.dBus_cmd_payload_address [10]
      2432 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [11]
      2432 I       I1 2 \VexRiscv._zz_execute_SRC1 [11]
      2432 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2432 O        O 1 \VexRiscv.dBus_cmd_payload_address [11]
      2433 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [12]
      2433 I       I1 2 \VexRiscv._zz_execute_SRC1 [12]
      2433 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2433 O        O 1 \VexRiscv.dBus_cmd_payload_address [12]
      2434 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [13]
      2434 I       I1 2 \VexRiscv._zz_execute_SRC1 [13]
      2434 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2434 O        O 1 \VexRiscv.dBus_cmd_payload_address [13]
      2435 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [14]
      2435 I       I1 2 \VexRiscv._zz_execute_SRC1 [14]
      2435 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2435 O        O 1 \VexRiscv.dBus_cmd_payload_address [14]
      2436 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [15]
      2436 I       I1 2 \VexRiscv._zz_execute_SRC1 [15]
      2436 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2436 O        O 1 \VexRiscv.dBus_cmd_payload_address [15]
      2437 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [16]
      2437 I       I1 2 \VexRiscv._zz_execute_SRC1 [16]
      2437 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2437 O        O 1 \VexRiscv.dBus_cmd_payload_address [16]
      2438 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [17]
      2438 I       I1 2 \VexRiscv._zz_execute_SRC1 [17]
      2438 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2438 O        O 1 \VexRiscv.dBus_cmd_payload_address [17]
      2439 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [18]
      2439 I       I1 2 \VexRiscv._zz_execute_SRC1 [18]
      2439 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2439 O        O 1 \VexRiscv.dBus_cmd_payload_address [18]
      2440 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [19]
      2440 I       I1 2 \VexRiscv._zz_execute_SRC1 [19]
      2440 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2440 O        O 1 \VexRiscv.dBus_cmd_payload_address [19]
      2441 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [20]
      2441 I       I1 2 \VexRiscv._zz_execute_SRC1 [20]
      2441 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2441 O        O 1 \VexRiscv.dBus_cmd_payload_address [20]
      2442 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [21]
      2442 I       I1 2 \VexRiscv._zz_execute_SRC1 [21]
      2442 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2442 O        O 1 \VexRiscv.dBus_cmd_payload_address [21]
      2443 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [22]
      2443 I       I1 2 \VexRiscv._zz_execute_SRC1 [22]
      2443 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2443 O        O 1 \VexRiscv.dBus_cmd_payload_address [22]
      2444 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [23]
      2444 I       I1 2 \VexRiscv._zz_execute_SRC1 [23]
      2444 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2444 O        O 1 \VexRiscv.dBus_cmd_payload_address [23]
      2445 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [24]
      2445 I       I1 2 \VexRiscv._zz_execute_SRC1 [24]
      2445 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2445 O        O 1 \VexRiscv.dBus_cmd_payload_address [24]
      2446 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [25]
      2446 I       I1 2 \VexRiscv._zz_execute_SRC1 [25]
      2446 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2446 O        O 1 \VexRiscv.dBus_cmd_payload_address [25]
      2447 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [26]
      2447 I       I1 2 \VexRiscv._zz_execute_SRC1 [26]
      2447 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2447 O        O 1 \VexRiscv.dBus_cmd_payload_address [26]
      2448 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [27]
      2448 I       I1 2 \VexRiscv._zz_execute_SRC1 [27]
      2448 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2448 O        O 1 \VexRiscv.dBus_cmd_payload_address [27]
      2449 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [28]
      2449 I       I1 2 \VexRiscv._zz_execute_SRC1 [28]
      2449 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2449 O        O 1 \VexRiscv.dBus_cmd_payload_address [28]
      2450 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [29]
      2450 I       I1 2 \VexRiscv._zz_execute_SRC1 [29]
      2450 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2450 O        O 1 \VexRiscv.dBus_cmd_payload_address [29]
      2451 I       I0 1 \VexRiscv._zz_execute_SrcPlugin_addSub [30]
      2451 I       I1 2 \VexRiscv._zz_execute_SRC1 [30]
      2451 I       I2 3 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      2451 O        O 1 \VexRiscv.dBus_cmd_payload_address [30]
      2452 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]
      2452 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      2452 O        O 1 _2109_[3]
      2453 I       I0 1 \VexRiscv.lastStageIsFiring 
      2453 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_ENABLE 
      2453 O        O 1 _2115_[2]
      2454 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [7]
      2454 I       I1 2 _2108_[0]
      2454 I       I2 3 \VexRiscv._zz_5 
      2454 I       I3 4 _2115_[2]
      2454 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [7]
      2455 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [8]
      2455 I       I1 2 _2813_[1]
      2455 I       I2 3 \VexRiscv._zz_5 
      2455 I       I3 4 _2115_[2]
      2455 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [8]
      2456 I       I0 1 _2109_[3]
      2456 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [8]
      2456 I       I2 3 _2812_[2]
      2456 I       I3 4 _2110_[3]
      2456 O        O 1 _2813_[1]
      2457 I       I0 1 _2108_[0]
      2457 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [12]
      2457 I       I2 3 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2457 I       I3 4 \VexRiscv._zz_lastStageRegFileWrite_payload_address [14]
      2457 O        O 1 _2110_[3]
      2458 I       I0 1 \VexRiscv._zz_lastStageRegFileWrite_payload_address [12]
      2458 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2458 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [24]
      2458 I       I3 4 _2109_[3]
      2458 O        O 1 _2812_[2]
      2459 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [9]
      2459 I       I1 2 _2815_[1]
      2459 I       I2 3 \VexRiscv._zz_5 
      2459 I       I3 4 _2115_[2]
      2459 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [9]
      2460 I       I0 1 _2109_[3]
      2460 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [9]
      2460 I       I2 3 _2811_[2]
      2460 I       I3 4 _2110_[3]
      2460 O        O 1 _2815_[1]
      2461 I       I0 1 \VexRiscv._zz_lastStageRegFileWrite_payload_address [12]
      2461 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2461 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [25]
      2461 I       I3 4 _2109_[3]
      2461 O        O 1 _2811_[2]
      2462 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [10]
      2462 I       I1 2 _2809_[1]
      2462 I       I2 3 \VexRiscv._zz_5 
      2462 I       I3 4 _2115_[2]
      2462 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [10]
      2463 I       I0 1 _2109_[3]
      2463 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [10]
      2463 I       I2 3 _2110_[2]
      2463 I       I3 4 _2110_[3]
      2463 O        O 1 _2809_[1]
      2464 I       I0 1 \VexRiscv._zz_lastStageRegFileWrite_payload_address [12]
      2464 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2464 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [26]
      2464 I       I3 4 _2109_[3]
      2464 O        O 1 _2110_[2]
      2465 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [11]
      2465 I       I1 2 _2814_[1]
      2465 I       I2 3 \VexRiscv._zz_5 
      2465 I       I3 4 _2115_[2]
      2465 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [11]
      2466 I       I0 1 _2109_[3]
      2466 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [11]
      2466 I       I2 3 _2808_[2]
      2466 I       I3 4 _2110_[3]
      2466 O        O 1 _2814_[1]
      2467 I       I0 1 \VexRiscv._zz_lastStageRegFileWrite_payload_address [12]
      2467 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2467 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [27]
      2467 I       I3 4 _2109_[3]
      2467 O        O 1 _2808_[2]
      2468 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [12]
      2468 I       I1 2 _2806_[1]
      2468 I       I2 3 \VexRiscv._zz_5 
      2468 I       I3 4 _2115_[2]
      2468 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [12]
      2469 I       I0 1 _2109_[3]
      2469 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [12]
      2469 I       I2 3 _2111_[2]
      2469 I       I3 4 _2110_[3]
      2469 O        O 1 _2806_[1]
      2470 I       I0 1 \VexRiscv._zz_lastStageRegFileWrite_payload_address [12]
      2470 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2470 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [28]
      2470 I       I3 4 _2109_[3]
      2470 O        O 1 _2111_[2]
      2471 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [13]
      2471 I       I1 2 _2810_[1]
      2471 I       I2 3 \VexRiscv._zz_5 
      2471 I       I3 4 _2115_[2]
      2471 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [13]
      2472 I       I0 1 _2109_[3]
      2472 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [13]
      2472 I       I2 3 _2805_[2]
      2472 I       I3 4 _2110_[3]
      2472 O        O 1 _2810_[1]
      2473 I       I0 1 \VexRiscv._zz_lastStageRegFileWrite_payload_address [12]
      2473 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2473 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [29]
      2473 I       I3 4 _2109_[3]
      2473 O        O 1 _2805_[2]
      2474 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [14]
      2474 I       I1 2 _2803_[1]
      2474 I       I2 3 \VexRiscv._zz_5 
      2474 I       I3 4 _2115_[2]
      2474 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [14]
      2475 I       I0 1 _2109_[3]
      2475 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [14]
      2475 I       I2 3 _2112_[2]
      2475 I       I3 4 _2110_[3]
      2475 O        O 1 _2803_[1]
      2476 I       I0 1 \VexRiscv._zz_lastStageRegFileWrite_payload_address [12]
      2476 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2476 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [30]
      2476 I       I3 4 _2109_[3]
      2476 O        O 1 _2112_[2]
      2477 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [15]
      2477 I       I1 2 _2807_[1]
      2477 I       I2 3 \VexRiscv._zz_5 
      2477 I       I3 4 _2115_[2]
      2477 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [15]
      2478 I       I0 1 \VexRiscv._zz_lastStageRegFileWrite_payload_address [12]
      2478 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2478 I       I2 3 _2114_[0]
      2478 I       I3 4 _2110_[3]
      2478 O        O 1 _2807_[1]
      2479 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [15]
      2479 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [31]
      2479 I       I2 3 _2109_[3]
      2479 O        O 1 _2114_[0]
      2480 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [16]
      2480 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2480 I       I2 3 _2788_[2]
      2480 I       I3 4 _2801_[3]
      2480 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [16]
      2481 I       I0 1 _2110_[3]
      2481 I       I1 2 _2115_[1]
      2481 I       I2 3 _2115_[2]
      2481 O        O 1 _2788_[2]
      2482 I       I0 1 _2114_[0]
      2482 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2482 I       I2 3 \VexRiscv._zz_lastStageRegFileWrite_payload_address [14]
      2482 I       I3 4 \VexRiscv._zz_lastStageRegFileWrite_payload_address [12]
      2482 O        O 1 _2115_[1]
      2483 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [16]
      2483 I       I1 2 _2115_[2]
      2483 I       I2 3 \VexRiscv._zz_5 
      2483 O        O 1 _2801_[3]
      2484 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [17]
      2484 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2484 I       I2 3 _2788_[2]
      2484 I       I3 4 _2800_[3]
      2484 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [17]
      2485 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [17]
      2485 I       I1 2 _2115_[2]
      2485 I       I2 3 \VexRiscv._zz_5 
      2485 O        O 1 _2800_[3]
      2486 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [18]
      2486 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2486 I       I2 3 _2788_[2]
      2486 I       I3 4 _2798_[3]
      2486 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [18]
      2487 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [18]
      2487 I       I1 2 _2115_[2]
      2487 I       I2 3 \VexRiscv._zz_5 
      2487 O        O 1 _2798_[3]
      2488 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [19]
      2488 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2488 I       I2 3 _2788_[2]
      2488 I       I3 4 _2804_[3]
      2488 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [19]
      2489 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [19]
      2489 I       I1 2 _2115_[2]
      2489 I       I2 3 \VexRiscv._zz_5 
      2489 O        O 1 _2804_[3]
      2490 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [20]
      2490 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2490 I       I2 3 _2788_[2]
      2490 I       I3 4 _2797_[3]
      2490 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [20]
      2491 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [20]
      2491 I       I1 2 _2115_[2]
      2491 I       I2 3 \VexRiscv._zz_5 
      2491 O        O 1 _2797_[3]
      2492 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [21]
      2492 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2492 I       I2 3 _2788_[2]
      2492 I       I3 4 _2795_[3]
      2492 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [21]
      2493 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [21]
      2493 I       I1 2 _2115_[2]
      2493 I       I2 3 \VexRiscv._zz_5 
      2493 O        O 1 _2795_[3]
      2494 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [22]
      2494 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2494 I       I2 3 _2788_[2]
      2494 I       I3 4 _2802_[3]
      2494 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [22]
      2495 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [22]
      2495 I       I1 2 _2115_[2]
      2495 I       I2 3 \VexRiscv._zz_5 
      2495 O        O 1 _2802_[3]
      2496 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [23]
      2496 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2496 I       I2 3 _2788_[2]
      2496 I       I3 4 _2794_[3]
      2496 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [23]
      2497 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [23]
      2497 I       I1 2 _2115_[2]
      2497 I       I2 3 \VexRiscv._zz_5 
      2497 O        O 1 _2794_[3]
      2498 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [24]
      2498 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2498 I       I2 3 _2788_[2]
      2498 I       I3 4 _2792_[3]
      2498 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [24]
      2499 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [24]
      2499 I       I1 2 _2115_[2]
      2499 I       I2 3 \VexRiscv._zz_5 
      2499 O        O 1 _2792_[3]
      2500 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [25]
      2500 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2500 I       I2 3 _2788_[2]
      2500 I       I3 4 _2799_[3]
      2500 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [25]
      2501 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [25]
      2501 I       I1 2 _2115_[2]
      2501 I       I2 3 \VexRiscv._zz_5 
      2501 O        O 1 _2799_[3]
      2502 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [26]
      2502 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2502 I       I2 3 _2788_[2]
      2502 I       I3 4 _2791_[3]
      2502 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [26]
      2503 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [26]
      2503 I       I1 2 _2115_[2]
      2503 I       I2 3 \VexRiscv._zz_5 
      2503 O        O 1 _2791_[3]
      2504 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [27]
      2504 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2504 I       I2 3 _2788_[2]
      2504 I       I3 4 _2790_[3]
      2504 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [27]
      2505 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [27]
      2505 I       I1 2 _2115_[2]
      2505 I       I2 3 \VexRiscv._zz_5 
      2505 O        O 1 _2790_[3]
      2506 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [28]
      2506 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2506 I       I2 3 _2788_[2]
      2506 I       I3 4 _2796_[3]
      2506 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [28]
      2507 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [28]
      2507 I       I1 2 _2115_[2]
      2507 I       I2 3 \VexRiscv._zz_5 
      2507 O        O 1 _2796_[3]
      2508 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [29]
      2508 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2508 I       I2 3 _2788_[2]
      2508 I       I3 4 _2789_[3]
      2508 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [29]
      2509 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [29]
      2509 I       I1 2 _2115_[2]
      2509 I       I2 3 \VexRiscv._zz_5 
      2509 O        O 1 _2789_[3]
      2510 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [30]
      2510 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2510 I       I2 3 _2788_[2]
      2510 I       I3 4 _2788_[3]
      2510 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [30]
      2511 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [30]
      2511 I       I1 2 _2115_[2]
      2511 I       I2 3 \VexRiscv._zz_5 
      2511 O        O 1 _2788_[3]
      2512 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [31]
      2512 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      2512 I       I2 3 _2788_[2]
      2512 I       I3 4 _2793_[3]
      2512 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [31]
      2513 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [31]
      2513 I       I1 2 _2115_[2]
      2513 I       I2 3 \VexRiscv._zz_5 
      2513 O        O 1 _2793_[3]
      2514 I       I0 1 \VexRiscv._zz_5 
      2514 I       I1 2 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]
      2514 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_address [0]
      2515 I       I0 1 \VexRiscv._zz_5 
      2515 I       I1 2 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]
      2515 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_address [1]
      2516 I       I0 1 \VexRiscv._zz_5 
      2516 I       I1 2 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]
      2516 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_address [2]
      2517 I       I0 1 \VexRiscv._zz_5 
      2517 I       I1 2 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]
      2517 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_address [3]
      2518 I       I0 1 \VexRiscv._zz_5 
      2518 I       I1 2 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]
      2518 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_address [4]
      2519 I       I0 1 \VexRiscv.lastStageIsFiring 
      2519 I       I1 2 \VexRiscv._zz_lastStageRegFileWrite_valid 
      2519 I       I2 3 \VexRiscv._zz_5 
      2519 O        O 1 \VexRiscv._zz_1 
      2520 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2520 I       I1 2 \VexRiscv.decode_to_execute_RS2 [8]
      2520 I       I2 3 _2779_[2]
      2520 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [8]
      2521 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [0]
      2521 I       I1 2 \VexRiscv.decode_to_execute_RS2 [8]
      2521 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2521 I       I3 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      2521 O        O 1 _2779_[2]
      2522 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2522 I       I1 2 \VexRiscv.decode_to_execute_RS2 [9]
      2522 I       I2 3 _2772_[2]
      2522 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [9]
      2523 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [1]
      2523 I       I1 2 \VexRiscv.decode_to_execute_RS2 [9]
      2523 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2523 I       I3 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      2523 O        O 1 _2772_[2]
      2524 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2524 I       I1 2 \VexRiscv.decode_to_execute_RS2 [10]
      2524 I       I2 3 _2767_[2]
      2524 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [10]
      2525 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [2]
      2525 I       I1 2 \VexRiscv.decode_to_execute_RS2 [10]
      2525 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2525 I       I3 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      2525 O        O 1 _2767_[2]
      2526 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2526 I       I1 2 \VexRiscv.decode_to_execute_RS2 [11]
      2526 I       I2 3 _2119_[2]
      2526 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [11]
      2527 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [3]
      2527 I       I1 2 \VexRiscv.decode_to_execute_RS2 [11]
      2527 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2527 I       I3 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      2527 O        O 1 _2119_[2]
      2528 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2528 I       I1 2 \VexRiscv.decode_to_execute_RS2 [12]
      2528 I       I2 3 _2787_[2]
      2528 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [12]
      2529 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [4]
      2529 I       I1 2 \VexRiscv.decode_to_execute_RS2 [12]
      2529 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2529 I       I3 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      2529 O        O 1 _2787_[2]
      2530 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2530 I       I1 2 \VexRiscv.decode_to_execute_RS2 [13]
      2530 I       I2 3 _2786_[2]
      2530 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [13]
      2531 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [5]
      2531 I       I1 2 \VexRiscv.decode_to_execute_RS2 [13]
      2531 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2531 I       I3 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      2531 O        O 1 _2786_[2]
      2532 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2532 I       I1 2 \VexRiscv.decode_to_execute_RS2 [14]
      2532 I       I2 3 _2766_[2]
      2532 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [14]
      2533 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [6]
      2533 I       I1 2 \VexRiscv.decode_to_execute_RS2 [14]
      2533 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2533 I       I3 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      2533 O        O 1 _2766_[2]
      2534 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2534 I       I1 2 \VexRiscv.decode_to_execute_RS2 [15]
      2534 I       I2 3 _2762_[2]
      2534 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [15]
      2535 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [7]
      2535 I       I1 2 \VexRiscv.decode_to_execute_RS2 [15]
      2535 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2535 I       I3 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      2535 O        O 1 _2762_[2]
      2536 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [0]
      2536 I       I1 2 \VexRiscv.decode_to_execute_RS2 [16]
      2536 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2536 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [16]
      2537 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [1]
      2537 I       I1 2 \VexRiscv.decode_to_execute_RS2 [17]
      2537 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2537 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [17]
      2538 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [2]
      2538 I       I1 2 \VexRiscv.decode_to_execute_RS2 [18]
      2538 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2538 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [18]
      2539 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [3]
      2539 I       I1 2 \VexRiscv.decode_to_execute_RS2 [19]
      2539 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2539 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [19]
      2540 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [4]
      2540 I       I1 2 \VexRiscv.decode_to_execute_RS2 [20]
      2540 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2540 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [20]
      2541 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [5]
      2541 I       I1 2 \VexRiscv.decode_to_execute_RS2 [21]
      2541 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2541 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [21]
      2542 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [6]
      2542 I       I1 2 \VexRiscv.decode_to_execute_RS2 [22]
      2542 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2542 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [22]
      2543 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [7]
      2543 I       I1 2 \VexRiscv.decode_to_execute_RS2 [23]
      2543 I       I2 3 \VexRiscv.switch_Misc_l232_2 
      2543 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [23]
      2544 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2544 I       I1 2 \VexRiscv.decode_to_execute_RS2 [24]
      2544 I       I2 3 _2779_[2]
      2544 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [24]
      2545 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2545 I       I1 2 \VexRiscv.decode_to_execute_RS2 [25]
      2545 I       I2 3 _2772_[2]
      2545 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [25]
      2546 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2546 I       I1 2 \VexRiscv.decode_to_execute_RS2 [26]
      2546 I       I2 3 _2767_[2]
      2546 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [26]
      2547 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2547 I       I1 2 \VexRiscv.decode_to_execute_RS2 [27]
      2547 I       I2 3 _2119_[2]
      2547 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [27]
      2548 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2548 I       I1 2 \VexRiscv.decode_to_execute_RS2 [28]
      2548 I       I2 3 _2787_[2]
      2548 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [28]
      2549 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2549 I       I1 2 \VexRiscv.decode_to_execute_RS2 [29]
      2549 I       I2 3 _2786_[2]
      2549 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [29]
      2550 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2550 I       I1 2 \VexRiscv.decode_to_execute_RS2 [30]
      2550 I       I2 3 _2766_[2]
      2550 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [30]
      2551 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      2551 I       I1 2 \VexRiscv.decode_to_execute_RS2 [31]
      2551 I       I2 3 _2762_[2]
      2551 O        O 1 \VexRiscv._zz_dBus_cmd_payload_data [31]
      2552 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [0]
      2552 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [0]
      2552 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2552 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [0]
      2553 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [1]
      2553 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [1]
      2553 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2553 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [1]
      2554 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [2]
      2554 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [2]
      2554 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2554 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [2]
      2555 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [3]
      2555 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [3]
      2555 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2555 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [3]
      2556 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [4]
      2556 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [4]
      2556 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2556 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [4]
      2557 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [5]
      2557 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [5]
      2557 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2557 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [5]
      2558 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [6]
      2558 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [6]
      2558 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2558 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [6]
      2559 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [7]
      2559 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [7]
      2559 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2559 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [7]
      2560 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [8]
      2560 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [8]
      2560 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2560 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [8]
      2561 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [9]
      2561 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [9]
      2561 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2561 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [9]
      2562 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [10]
      2562 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [10]
      2562 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2562 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [10]
      2563 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [11]
      2563 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [11]
      2563 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2563 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [11]
      2564 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [12]
      2564 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [12]
      2564 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2564 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [12]
      2565 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [13]
      2565 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [13]
      2565 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2565 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [13]
      2566 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [14]
      2566 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [14]
      2566 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2566 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [14]
      2567 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [25]
      2567 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [25]
      2567 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2567 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [25]
      2568 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [26]
      2568 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [26]
      2568 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2568 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [26]
      2569 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [27]
      2569 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [27]
      2569 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2569 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [27]
      2570 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [28]
      2570 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [28]
      2570 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2570 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [28]
      2571 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [29]
      2571 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [29]
      2571 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2571 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [29]
      2572 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [30]
      2572 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [30]
      2572 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2572 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [30]
      2573 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [31]
      2573 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [31]
      2573 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2573 O        O 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [31]
      2574 I       I0 1 _2709_[0]
      2574 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]
      2574 I       I2 3 \VexRiscv.decode_arbitration_isStuck 
      2574 O        O 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [15]
      2575 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [15]
      2575 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [15]
      2575 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2575 O        O 1 _2709_[0]
      2576 I       I0 1 _2699_[0]
      2576 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]
      2576 I       I2 3 \VexRiscv.decode_arbitration_isStuck 
      2576 O        O 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [16]
      2577 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [16]
      2577 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [16]
      2577 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2577 O        O 1 _2699_[0]
      2578 I       I0 1 _2728_[0]
      2578 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]
      2578 I       I2 3 \VexRiscv.decode_arbitration_isStuck 
      2578 O        O 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [17]
      2579 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [17]
      2579 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [17]
      2579 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2579 O        O 1 _2728_[0]
      2580 I       I0 1 _2698_[0]
      2580 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]
      2580 I       I2 3 \VexRiscv.decode_arbitration_isStuck 
      2580 O        O 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [18]
      2581 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [18]
      2581 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [18]
      2581 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2581 O        O 1 _2698_[0]
      2582 I       I0 1 _2687_[0]
      2582 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]
      2582 I       I2 3 \VexRiscv.decode_arbitration_isStuck 
      2582 O        O 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [19]
      2583 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [19]
      2583 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [19]
      2583 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2583 O        O 1 _2687_[0]
      2584 I       I0 1 _2710_[0]
      2584 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
      2584 I       I2 3 \VexRiscv.decode_arbitration_isStuck 
      2584 O        O 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [20]
      2585 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [20]
      2585 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [20]
      2585 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2585 O        O 1 _2710_[0]
      2586 I       I0 1 _2686_[0]
      2586 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
      2586 I       I2 3 \VexRiscv.decode_arbitration_isStuck 
      2586 O        O 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [21]
      2587 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [21]
      2587 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [21]
      2587 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2587 O        O 1 _2686_[0]
      2588 I       I0 1 _2682_[0]
      2588 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]
      2588 I       I2 3 \VexRiscv.decode_arbitration_isStuck 
      2588 O        O 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [22]
      2589 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [22]
      2589 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [22]
      2589 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2589 O        O 1 _2682_[0]
      2590 I       I0 1 _2700_[0]
      2590 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]
      2590 I       I2 3 \VexRiscv.decode_arbitration_isStuck 
      2590 O        O 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [23]
      2591 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [23]
      2591 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [23]
      2591 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2591 O        O 1 _2700_[0]
      2592 I       I0 1 _2681_[0]
      2592 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]
      2592 I       I2 3 \VexRiscv.decode_arbitration_isStuck 
      2592 O        O 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [24]
      2593 I       I0 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [24]
      2593 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [24]
      2593 I       I2 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      2593 O        O 1 _2681_[0]
      2594 I       I0 1 _2674_[0]
      2594 I       I1 2 _1805_[1]
      2594 I       I2 3 _1624_[2]
      2594 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [0]
      2595 I       I0 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [0]
      2595 I       I1 2 \VexRiscv._zz_execute_SRC1 [0]
      2595 I       I2 3 \VexRiscv.execute_LightShifterPlugin_isActive 
      2595 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1_1 [0]
      2596 I       I0 1 _2688_[0]
      2596 I       I1 2 _1807_[1]
      2596 I       I2 3 _1624_[2]
      2596 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [1]
      2597 I       I0 1 _2685_[0]
      2597 I       I1 2 _2034_[0]
      2597 I       I2 3 _1624_[2]
      2597 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [2]
      2598 I       I0 1 _2673_[0]
      2598 I       I1 2 _1898_[0]
      2598 I       I2 3 _1624_[2]
      2598 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [3]
      2599 I       I0 1 _2671_[0]
      2599 I       I1 2 _2401_[0]
      2599 I       I2 3 _1624_[2]
      2599 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [4]
      2600 I       I0 1 _2669_[0]
      2600 I       I1 2 _2036_[0]
      2600 I       I2 3 _1624_[2]
      2600 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [5]
      2601 I       I0 1 _2142_[0]
      2601 I       I1 2 _2142_[1]
      2601 I       I2 3 _1624_[2]
      2601 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [6]
      2602 I       I0 1 _2683_[0]
      2602 I       I1 2 _2058_[0]
      2602 I       I2 3 _1624_[2]
      2602 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [7]
      2603 I       I0 1 _2680_[0]
      2603 I       I1 2 _1918_[0]
      2603 I       I2 3 _1624_[2]
      2603 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [8]
      2604 I       I0 1 _2668_[0]
      2604 I       I1 2 _1818_[0]
      2604 I       I2 3 _1624_[2]
      2604 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [9]
      2605 I       I0 1 _2666_[0]
      2605 I       I1 2 _2451_[0]
      2605 I       I2 3 _1624_[2]
      2605 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [10]
      2606 I       I0 1 _2664_[0]
      2606 I       I1 2 _2039_[0]
      2606 I       I2 3 _1624_[2]
      2606 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [11]
      2607 I       I0 1 _2143_[0]
      2607 I       I1 2 _1820_[0]
      2607 I       I2 3 _1624_[2]
      2607 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [12]
      2608 I       I0 1 _2675_[0]
      2608 I       I1 2 _1822_[0]
      2608 I       I2 3 _1624_[2]
      2608 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [13]
      2609 I       I0 1 _2672_[0]
      2609 I       I1 2 _2042_[0]
      2609 I       I2 3 _1624_[2]
      2609 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [14]
      2610 I       I0 1 _2663_[0]
      2610 I       I1 2 _2068_[0]
      2610 I       I2 3 _1624_[2]
      2610 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [15]
      2611 I       I0 1 _2661_[0]
      2611 I       I1 2 _2061_[0]
      2611 I       I2 3 _1624_[2]
      2611 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [16]
      2612 I       I0 1 _2659_[0]
      2612 I       I1 2 _2045_[0]
      2612 I       I2 3 _1624_[2]
      2612 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [17]
      2613 I       I0 1 _2144_[0]
      2613 I       I1 2 _1825_[0]
      2613 I       I2 3 _1624_[2]
      2613 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [18]
      2614 I       I0 1 _2670_[0]
      2614 I       I1 2 _2064_[0]
      2614 I       I2 3 _1624_[2]
      2614 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [19]
      2615 I       I0 1 _2667_[0]
      2615 I       I1 2 _1924_[0]
      2615 I       I2 3 _1624_[2]
      2615 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [20]
      2616 I       I0 1 _2658_[0]
      2616 I       I1 2 _2321_[0]
      2616 I       I2 3 _1624_[2]
      2616 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [21]
      2617 I       I0 1 _2657_[0]
      2617 I       I1 2 _1871_[0]
      2617 I       I2 3 _1624_[2]
      2617 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [22]
      2618 I       I0 1 _2656_[0]
      2618 I       I1 2 _1827_[0]
      2618 I       I2 3 _1624_[2]
      2618 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [23]
      2619 I       I0 1 _2146_[0]
      2619 I       I1 2 _2146_[1]
      2619 I       I2 3 _1624_[2]
      2619 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [24]
      2620 I       I0 1 _2665_[0]
      2620 I       I1 2 _2313_[0]
      2620 I       I2 3 _1624_[2]
      2620 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [25]
      2621 I       I0 1 _2662_[0]
      2621 I       I1 2 _2049_[0]
      2621 I       I2 3 _1624_[2]
      2621 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [26]
      2622 I       I0 1 _2655_[0]
      2622 I       I1 2 _1833_[0]
      2622 I       I2 3 _1624_[2]
      2622 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [27]
      2623 I       I0 1 _2654_[0]
      2623 I       I1 2 _1915_[0]
      2623 I       I2 3 _1624_[2]
      2623 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [28]
      2624 I       I0 1 _2653_[0]
      2624 I       I1 2 _1835_[0]
      2624 I       I2 3 _1624_[2]
      2624 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [29]
      2625 I       I0 1 _2147_[0]
      2625 I       I1 2 _2147_[1]
      2625 I       I2 3 _1624_[2]
      2625 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [30]
      2626 I       I0 1 _2660_[0]
      2626 I       I1 2 _1645_[0]
      2626 I       I2 3 _1624_[2]
      2626 O        O 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [31]
      2627 I       I0 1 _1621_[1]
      2627 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2627 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [0]
      2628 I       I0 1 _1617_[1]
      2628 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2628 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [1]
      2629 I       I0 1 _1615_[1]
      2629 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2629 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [2]
      2630 I       I0 1 _1613_[1]
      2630 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2630 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [3]
      2631 I       I0 1 _1619_[1]
      2631 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2631 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [4]
      2632 I       I0 1 _2244_[1]
      2632 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2632 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [5]
      2633 I       I0 1 _2106_[1]
      2633 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2633 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [6]
      2634 I       I0 1 _2269_[1]
      2634 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2634 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [7]
      2635 I       I0 1 _2095_[3]
      2635 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2635 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [8]
      2636 I       I0 1 _2226_[0]
      2636 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2636 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [9]
      2637 I       I0 1 _2088_[1]
      2637 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2637 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [10]
      2638 I       I0 1 _2270_[1]
      2638 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2638 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [11]
      2639 I       I0 1 _2229_[0]
      2639 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2639 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [12]
      2640 I       I0 1 _2266_[1]
      2640 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2640 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [13]
      2641 I       I0 1 _2097_[0]
      2641 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2641 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [14]
      2642 I       I0 1 _2232_[0]
      2642 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2642 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [15]
      2643 I       I0 1 _2153_[0]
      2643 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2643 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [16]
      2644 I       I0 1 _2246_[0]
      2644 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2644 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [17]
      2645 I       I0 1 _2242_[0]
      2645 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2645 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [18]
      2646 I       I0 1 _2092_[1]
      2646 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2646 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [19]
      2647 I       I0 1 _2266_[0]
      2647 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2647 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [20]
      2648 I       I0 1 _2080_[0]
      2648 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2648 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [21]
      2649 I       I0 1 _2085_[1]
      2649 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2649 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [22]
      2650 I       I0 1 _2263_[0]
      2650 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2650 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [23]
      2651 I       I0 1 _2099_[0]
      2651 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2651 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [24]
      2652 I       I0 1 _2095_[1]
      2652 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2652 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [25]
      2653 I       I0 1 _2091_[1]
      2653 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2653 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [26]
      2654 I       I0 1 _2084_[1]
      2654 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2654 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [27]
      2655 I       I0 1 _2084_[0]
      2655 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2655 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [28]
      2656 I       I0 1 _2260_[1]
      2656 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2656 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [29]
      2657 I       I0 1 _2101_[0]
      2657 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2657 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [30]
      2658 I       I0 1 _2103_[0]
      2658 I       I1 2 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      2658 O        O 1 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [31]
      2659 I       I0 1 csr_bankarray_csrbank27_load0_w[14]
      2659 I       I1 2 _2651_[1]
      2659 I       I2 3 \UART.RST 
      2659 I       I3 4 csr_bankarray_csrbank27_en0_w
      2659 O        O 1 _0833_
      2660 I       I0 1 _1438_[14]
      2660 I       I1 2 csr_bankarray_csrbank27_reload0_w[14]
      2660 I       I2 3 _1886_[2]
      2660 O        O 1 _2651_[1]
      2661 I       I0 1 basesoc_timer_reload_storage[10]
      2661 I       I1 2 _1791_[1]
      2661 I       I2 3 \UART.RST 
      2661 I       I3 4 _1816_[3]
      2661 O        O 1 _0287_
      2662 I       I0 1 csr_bankarray_csrbank27_load0_w[10]
      2662 I       I1 2 _2652_[1]
      2662 I       I2 3 \UART.RST 
      2662 I       I3 4 csr_bankarray_csrbank27_en0_w
      2662 O        O 1 _0829_
      2663 I       I0 1 _1438_[10]
      2663 I       I1 2 csr_bankarray_csrbank27_reload0_w[10]
      2663 I       I2 3 _1886_[2]
      2663 O        O 1 _2652_[1]
      2664 I       I0 1 csr_bankarray_csrbank27_load0_w[9]
      2664 I       I1 2 _2650_[1]
      2664 I       I2 3 \UART.RST 
      2664 I       I3 4 csr_bankarray_csrbank27_en0_w
      2664 O        O 1 _0828_
      2665 I       I0 1 _1438_[9]
      2665 I       I1 2 csr_bankarray_csrbank27_reload0_w[9]
      2665 I       I2 3 _1886_[2]
      2665 O        O 1 _2650_[1]
      2666 I       I0 1 csr_bankarray_csrbank27_value_w[1]
      2666 I       I1 2 timer1_value[1]
      2666 I       I2 3 \UART.RST 
      2666 I       I3 4 timer1_update_value_re
      2666 O        O 1 _0787_
      2667 I       I0 1 csr_bankarray_csrbank27_load0_w[31]
      2667 I       I1 2 _2154_[1]
      2667 I       I2 3 \UART.RST 
      2667 I       I3 4 _1877_[3]
      2667 O        O 1 _0748_
      2668 I       I0 1 csr_bankarray_csrbank27_load0_w[26]
      2668 I       I1 2 _2349_[1]
      2668 I       I2 3 \UART.RST 
      2668 I       I3 4 _1877_[3]
      2668 O        O 1 _0743_
      2669 I       I0 1 csr_bankarray_csrbank27_load0_w[13]
      2669 I       I1 2 _2053_[1]
      2669 I       I2 3 \UART.RST 
      2669 I       I3 4 _1877_[3]
      2669 O        O 1 _0730_
      2670 I       I0 1 csr_bankarray_csrbank27_load0_w[3]
      2670 I       I1 2 basesoc_uart_rxtx_r[3]
      2670 I       I2 3 \UART.RST 
      2670 I       I3 4 _1877_[3]
      2670 O        O 1 _0720_
      2671 I       I0 1 syncfifo0_level[1]
      2671 I       I1 2 _2647_[1]
      2671 I       I2 3 \UART.RST 
      2671 I       I3 4 _2252_[3]
      2671 O        O 1 _0704_
      2672 I       I0 1 _1420_[1]
      2672 I       I1 2 _1386_[1]
      2672 I       I2 3 _2221_[2]
      2672 O        O 1 _2647_[1]
      2673 I       I0 1 syncfifo0_level[0]
      2673 I       I1 2 _2252_[1]
      2673 I       I2 3 \UART.RST 
      2673 I       I3 4 _2252_[3]
      2673 O        O 1 _0703_
      2674 I       I0 1 _1420_[0]
      2674 I       I1 2 _1386_[0]
      2674 I       I2 3 _2221_[2]
      2674 O        O 1 _2252_[1]
      2675 I       I0 1 _2649_[0]
      2675 I       I1 2 \UART.RST 
      2675 O        O 1 _0702_
      2676 I       I0 1 _1635_[0]
      2676 I       I1 2 syncfifo0_consume[0]
      2676 I       I2 3 hyperramsdrphy_phase[0]
      2676 I       I3 4 syncfifo0_consume[1]
      2676 O        O 1 _2649_[0]
      2677 I       I0 1 _2645_[0]
      2677 I       I1 2 \UART.RST 
      2677 O        O 1 _0662_
      2678 I       I0 1 csr_bankarray_csrbank10_out0_r
      2678 I       I1 2 csr_bankarray_csrbank18_out0_w
      2678 I       I2 3 _1605_[0]
      2678 I       I3 4 _2446_[3]
      2678 O        O 1 _2645_[0]
      2679 I       I0 1 \UART.RST 
      2679 I       I1 2 _2156_[1]
      2679 O        O 1 _0175_
      2680 I       I0 1 _1641_[2]
      2680 I       I1 2 _1654_[1]
      2680 O        O 1 _2156_[1]
      2681 I       I0 1 _2648_[0]
      2681 I       I1 2 \UART.RST 
      2681 O        O 1 _0658_
      2682 I       I0 1 csr_bankarray_csrbank10_out0_r
      2682 I       I1 2 csr_bankarray_csrbank16_out0_w
      2682 I       I2 3 _1605_[0]
      2682 I       I3 4 _1641_[3]
      2682 O        O 1 _2648_[0]
      2683 I       I0 1 _2644_[0]
      2683 I       I1 2 \UART.RST 
      2683 O        O 1 _0655_
      2684 I       I0 1 csr_bankarray_csrbank10_out0_r
      2684 I       I1 2 csr_bankarray_csrbank15_oe0_w
      2684 I       I2 3 _1641_[2]
      2684 I       I3 4 _2063_[3]
      2684 O        O 1 _2644_[0]
      2685 I       I0 1 _2157_[0]
      2685 I       I1 2 \UART.RST 
      2685 O        O 1 _0653_
      2686 I       I0 1 csr_bankarray_csrbank10_out0_r
      2686 I       I1 2 csr_bankarray_csrbank14_oe0_w
      2686 I       I2 3 _1641_[2]
      2686 I       I3 4 _1890_[3]
      2686 O        O 1 _2157_[0]
      2687 I       I0 1 _2646_[0]
      2687 I       I1 2 \UART.RST 
      2687 O        O 1 _0652_
      2688 I       I0 1 csr_bankarray_csrbank10_out0_r
      2688 I       I1 2 csr_bankarray_csrbank13_out0_w
      2688 I       I2 3 _1605_[0]
      2688 I       I3 4 _2251_[3]
      2688 O        O 1 _2646_[0]
      2689 I       I0 1 _1600_[1]
      2689 I       I1 2 _1608_[1]
      2689 I       I2 3 _1638_[2]
      2689 I       I3 4 _1607_[2]
      2689 O        O 1 _2251_[3]
      2690 I       I0 1 _2643_[0]
      2690 I       I1 2 \UART.RST 
      2690 O        O 1 _0651_
      2691 I       I0 1 csr_bankarray_csrbank10_out0_r
      2691 I       I1 2 csr_bankarray_csrbank13_oe0_w
      2691 I       I2 3 _1641_[2]
      2691 I       I3 4 _2251_[3]
      2691 O        O 1 _2643_[0]
      2692 I       I0 1 basesoc_rx_enable
      2692 I       I1 2 _1365_[6]
      2692 O        O 1 _0182_
      2693 I       I0 1 \spi_master.cpha 
      2693 I       I1 2 basesoc_uart_rxtx_r[2]
      2693 I       I2 3 \UART.RST 
      2693 I       I3 4 _2384_[3]
      2693 O        O 1 _0645_
      2694 I       I0 1 \UART.RST 
      2694 I       I1 2 hyperramsdrphy_ios_rwds_i
      2694 O        O 1 _0642_
      2695 I       I0 1 i2c1_sda0
      2695 I       I1 2 basesoc_uart_rxtx_r[2]
      2695 I       I2 3 \UART.RST 
      2695 I       I3 4 _2158_[3]
      2695 O        O 1 _0641_
      2696 I       I0 1 _1905_[0]
      2696 I       I1 2 _1608_[1]
      2696 O        O 1 _2158_[3]
      2697 I       I0 1 i2c1_oe
      2697 I       I1 2 basesoc_uart_rxtx_r[1]
      2697 I       I2 3 \UART.RST 
      2697 I       I3 4 _2158_[3]
      2697 O        O 1 _0640_
      2698 I       I0 1 i2c1_scl_1
      2698 I       I1 2 csr_bankarray_csrbank10_out0_r
      2698 I       I2 3 \UART.RST 
      2698 I       I3 4 _2158_[3]
      2698 O        O 1 _0639_
      2699 I       I0 1 i2c0_scl_1
      2699 I       I1 2 csr_bankarray_csrbank10_out0_r
      2699 I       I2 3 \UART.RST 
      2699 I       I3 4 _1653_[3]
      2699 O        O 1 _0636_
      2700 I       I0 1 \UART.RST 
      2700 I       I1 2 hyperramsdrphy_phase[1]
      2700 I       I2 3 hyperramsdrphy_phase[0]
      2700 O        O 1 _0635_
      2701 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[13]
      2701 I       I1 2 _2053_[1]
      2701 I       I2 3 \UART.RST 
      2701 I       I3 4 _1913_[3]
      2701 O        O 1 _0630_
      2702 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[11]
      2702 I       I1 2 _1935_[1]
      2702 I       I2 3 \UART.RST 
      2702 I       I3 4 _1913_[3]
      2702 O        O 1 _0628_
      2703 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[8]
      2703 I       I1 2 _2159_[1]
      2703 I       I2 3 \UART.RST 
      2703 I       I3 4 _1913_[3]
      2703 O        O 1 _0625_
      2704 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[7]
      2704 I       I1 2 basesoc_uart_rxtx_r[7]
      2704 I       I2 3 \UART.RST 
      2704 I       I3 4 _1913_[3]
      2704 O        O 1 _0624_
      2705 I       I0 1 csr_bankarray_csrbank5_reg_wdata0_w[2]
      2705 I       I1 2 basesoc_uart_rxtx_r[2]
      2705 I       I2 3 \UART.RST 
      2705 I       I3 4 _1913_[3]
      2705 O        O 1 _0619_
      2706 I       I0 1 _1776_[0]
      2706 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[11]
      2706 I       I2 3 _2641_[2]
      2706 I       I3 4 \UART.RST 
      2706 O        O 1 _0612_
      2707 I       I0 1 _1585_[0]
      2707 I       I1 2 _1775_[0]
      2707 I       I2 3 core_reg_rx_conv_converter_source_payload_data[11]
      2707 O        O 1 _2641_[2]
      2708 I       I0 1 _1776_[0]
      2708 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[10]
      2708 I       I2 3 _2640_[2]
      2708 I       I3 4 \UART.RST 
      2708 O        O 1 _0611_
      2709 I       I0 1 _1585_[0]
      2709 I       I1 2 _1775_[0]
      2709 I       I2 3 core_reg_rx_conv_converter_source_payload_data[10]
      2709 O        O 1 _2640_[2]
      2710 I       I0 1 _1776_[0]
      2710 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[9]
      2710 I       I2 3 _2642_[2]
      2710 I       I3 4 \UART.RST 
      2710 O        O 1 _0610_
      2711 I       I0 1 _1585_[0]
      2711 I       I1 2 _1775_[0]
      2711 I       I2 3 core_reg_rx_conv_converter_source_payload_data[9]
      2711 O        O 1 _2642_[2]
      2712 I       I0 1 _1776_[0]
      2712 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[8]
      2712 I       I2 3 _2639_[2]
      2712 I       I3 4 \UART.RST 
      2712 O        O 1 _0609_
      2713 I       I0 1 _1585_[0]
      2713 I       I1 2 _1775_[0]
      2713 I       I2 3 core_reg_rx_conv_converter_source_payload_data[8]
      2713 O        O 1 _2639_[2]
      2714 I       I0 1 _1776_[0]
      2714 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[5]
      2714 I       I2 3 _2637_[2]
      2714 I       I3 4 \UART.RST 
      2714 O        O 1 _0606_
      2715 I       I0 1 _1585_[0]
      2715 I       I1 2 _1775_[0]
      2715 I       I2 3 core_reg_rx_conv_converter_source_payload_data[5]
      2715 O        O 1 _2637_[2]
      2716 I       I0 1 basesoc_scratch_storage[22]
      2716 I       I1 2 _2196_[1]
      2716 I       I2 3 \UART.RST 
      2716 I       I3 4 _1655_[3]
      2716 O        O 1 _0231_
      2717 I       I0 1 basesoc_timer_load_storage[20]
      2717 I       I1 2 _2377_[1]
      2717 I       I2 3 \UART.RST 
      2717 I       I3 4 _1799_[3]
      2717 O        O 1 _0263_
      2718 I       I0 1 _2078_[0]
      2718 I       I1 2 _2636_[1]
      2718 O        O 1 _0121_
      2719 I       I0 1 _2077_[0]
      2719 I       I1 2 \UART.uart_rx_i.rx_clk_divider_i.n319_o [2]
      2719 I       I2 3 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]
      2719 I       I3 4 \UART.os_clk_divider_ias.div_mark 
      2719 O        O 1 _2636_[1]
      2720 I       I0 1 basesoc_scratch_storage[12]
      2720 I       I1 2 _2151_[1]
      2720 I       I2 3 \UART.RST 
      2720 I       I3 4 _1655_[3]
      2720 O        O 1 _0221_
      2721 I       I0 1 basesoc_bus_errors[30]
      2721 I       I1 2 _1359_[30]
      2721 I       I2 3 \UART.RST 
      2721 I       I3 4 _2030_[3]
      2721 O        O 1 _0158_
      2722 I       I0 1 _2634_[0]
      2722 I       I1 2 _2634_[1]
      2722 I       I2 3 _2634_[2]
      2722 O        O 1 \spi_master.int_sclk 
      2723 I       I0 1 _1776_[0]
      2723 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[1]
      2723 I       I2 3 _2638_[2]
      2723 I       I3 4 \UART.RST 
      2723 O        O 1 _0602_
      2724 I       I0 1 _1585_[0]
      2724 I       I1 2 _1775_[0]
      2724 I       I2 3 core_reg_rx_conv_converter_source_payload_data[1]
      2724 O        O 1 _2638_[2]
      2725 I       I0 1 \spi_master.cpol 
      2725 I       I1 2 \spi_master.int_sclk 
      2725 I       I2 3 _1778_[0]
      2725 O        O 1 \spi_master.n103_o 
      2726 I       I0 1 \spi_master.n144_q [0]
      2726 I       I1 2 \spi_master.n28_o [1]
      2726 I       I2 3 \spi_master.n129_q 
      2726 O        O 1 \spi_master.n101_o [1]
      2727 I       I0 1 \spi_master.n144_q [1]
      2727 I       I1 2 \spi_master.n28_o [2]
      2727 I       I2 3 \spi_master.n129_q 
      2727 O        O 1 \spi_master.n101_o [2]
      2728 I       I0 1 \spi_master.n144_q [2]
      2728 I       I1 2 \spi_master.n28_o [3]
      2728 I       I2 3 \spi_master.n129_q 
      2728 O        O 1 \spi_master.n101_o [3]
      2729 I       I0 1 \spi_master.n144_q [3]
      2729 I       I1 2 \spi_master.n28_o [4]
      2729 I       I2 3 \spi_master.n129_q 
      2729 O        O 1 \spi_master.n101_o [4]
      2730 I       I0 1 \spi_master.n144_q [4]
      2730 I       I1 2 \spi_master.n28_o [5]
      2730 I       I2 3 \spi_master.n129_q 
      2730 O        O 1 \spi_master.n101_o [5]
      2731 I       I0 1 \spi_master.n144_q [5]
      2731 I       I1 2 \spi_master.n28_o [6]
      2731 I       I2 3 \spi_master.n129_q 
      2731 O        O 1 \spi_master.n101_o [6]
      2732 I       I0 1 \spi_master.n144_q [6]
      2732 I       I1 2 \spi_master.n28_o [7]
      2732 I       I2 3 \spi_master.n129_q 
      2732 O        O 1 \spi_master.n101_o [7]
      2733 I       I0 1 \spi_master.n132_q 
      2733 I       I1 2 \spi_master.cpha 
      2733 I       I2 3 \spi_master.n129_q 
      2733 O        O 1 \spi_master.n93_o 
      2734 I       I0 1 \spi_master.n129_q 
      2734 I       I1 2 csr_bankarray_csrbank8_control0_w[0]
      2734 I       I2 3 ice40_control_re
      2734 I       I3 4 _1778_[0]
      2734 O        O 1 \spi_master.n87_o 
      2735 I       I0 1 _1776_[0]
      2735 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[0]
      2735 I       I2 3 _2635_[2]
      2735 I       I3 4 \UART.RST 
      2735 O        O 1 _0601_
      2736 I       I0 1 _1585_[0]
      2736 I       I1 2 _1775_[0]
      2736 I       I2 3 core_reg_rx_conv_converter_source_payload_data[0]
      2736 O        O 1 _2635_[2]
      2737 I       I0 1 _2078_[0]
      2737 I       I1 2 _2632_[1]
      2737 O        O 1 _0120_
      2738 I       I0 1 _2077_[0]
      2738 I       I1 2 \UART.uart_rx_i.rx_clk_divider_i.n319_o [1]
      2738 I       I2 3 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]
      2738 I       I3 4 \UART.os_clk_divider_ias.div_mark 
      2738 O        O 1 _2632_[1]
      2739 I       I0 1 basesoc_bus_errors[27]
      2739 I       I1 2 _1359_[27]
      2739 I       I2 3 \UART.RST 
      2739 I       I3 4 _2030_[3]
      2739 O        O 1 _0155_
      2740 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[8]
      2740 I       I1 2 _2159_[1]
      2740 I       I2 3 \UART.RST 
      2740 I       I3 4 _2165_[3]
      2740 O        O 1 _0599_
      2741 I       I0 1 core_latency[5]
      2741 I       I1 2 _2053_[1]
      2741 I       I2 3 \UART.RST 
      2741 I       I3 4 _2166_[3]
      2741 O        O 1 _0587_
      2742 I       I0 1 _1641_[2]
      2742 I       I1 2 _1912_[1]
      2742 O        O 1 _2166_[3]
      2743 I       I0 1 csr_bankarray_csrbank5_config0_w[7]
      2743 I       I1 2 basesoc_uart_rxtx_r[7]
      2743 I       I2 3 \UART.RST 
      2743 I       I3 4 _2166_[3]
      2743 O        O 1 _0581_
      2744 I       I0 1 basesoc_scratch_storage[11]
      2744 I       I1 2 _1935_[1]
      2744 I       I2 3 \UART.RST 
      2744 I       I3 4 _1655_[3]
      2744 O        O 1 _0220_
      2745 I       I0 1 basesoc_timer_load_storage[19]
      2745 I       I1 2 _2160_[1]
      2745 I       I2 3 \UART.RST 
      2745 I       I3 4 _1799_[3]
      2745 O        O 1 _0262_
      2746 I       I0 1 _2078_[0]
      2746 I       I1 2 _2633_[1]
      2746 O        O 1 _0122_
      2747 I       I0 1 _2077_[0]
      2747 I       I1 2 \UART.uart_rx_i.rx_clk_divider_i.n319_o [3]
      2747 I       I2 3 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]
      2747 I       I3 4 \UART.os_clk_divider_ias.div_mark 
      2747 O        O 1 _2633_[1]
      2748 I       I0 1 basesoc_bus_errors[29]
      2748 I       I1 2 _1359_[29]
      2748 I       I2 3 \UART.RST 
      2748 I       I3 4 _2030_[3]
      2748 O        O 1 _0157_
      2749 I       I0 1 _2161_[0]
      2749 I       I1 2 _2161_[1]
      2749 I       I2 3 _2161_[2]
      2749 O        O 1 \spi_master_1.int_sclk 
      2750 I       I0 1 csr_bankarray_csrbank5_config0_w[6]
      2750 I       I1 2 basesoc_uart_rxtx_r[6]
      2750 I       I2 3 \UART.RST 
      2750 I       I3 4 _2166_[3]
      2750 O        O 1 _0580_
      2751 I       I0 1 \spi_master_1.cpol 
      2751 I       I1 2 \spi_master_1.int_sclk 
      2751 I       I2 3 _2162_[2]
      2751 O        O 1 \spi_master_1.n103_o 
      2752 I       I0 1 \spi_master_1.n28_o [1]
      2752 I       I1 2 \spi_master_1.n144_q [0]
      2752 I       I2 3 \spi_master_1.n129_q 
      2752 O        O 1 \spi_master_1.n101_o [1]
      2753 I       I0 1 \spi_master_1.n28_o [2]
      2753 I       I1 2 \spi_master_1.n144_q [1]
      2753 I       I2 3 \spi_master_1.n129_q 
      2753 O        O 1 \spi_master_1.n101_o [2]
      2754 I       I0 1 \spi_master_1.n28_o [3]
      2754 I       I1 2 \spi_master_1.n144_q [2]
      2754 I       I2 3 \spi_master_1.n129_q 
      2754 O        O 1 \spi_master_1.n101_o [3]
      2755 I       I0 1 \spi_master_1.n28_o [4]
      2755 I       I1 2 \spi_master_1.n144_q [3]
      2755 I       I2 3 \spi_master_1.n129_q 
      2755 O        O 1 \spi_master_1.n101_o [4]
      2756 I       I0 1 \spi_master_1.n28_o [5]
      2756 I       I1 2 \spi_master_1.n144_q [4]
      2756 I       I2 3 \spi_master_1.n129_q 
      2756 O        O 1 \spi_master_1.n101_o [5]
      2757 I       I0 1 \spi_master_1.n28_o [6]
      2757 I       I1 2 \spi_master_1.n144_q [5]
      2757 I       I2 3 \spi_master_1.n129_q 
      2757 O        O 1 \spi_master_1.n101_o [6]
      2758 I       I0 1 \spi_master_1.n28_o [7]
      2758 I       I1 2 \spi_master_1.n144_q [6]
      2758 I       I2 3 \spi_master_1.n129_q 
      2758 O        O 1 \spi_master_1.n101_o [7]
      2759 I       I0 1 \spi_master_1.cpha 
      2759 I       I1 2 \spi_master_1.n132_q 
      2759 I       I2 3 \spi_master_1.n129_q 
      2759 O        O 1 \spi_master_1.n93_o 
      2760 I       I0 1 \spi_master_1.n129_q 
      2760 I       I1 2 flash_control_re
      2760 I       I2 3 csr_bankarray_csrbank1_control0_w[0]
      2760 I       I3 4 _2162_[2]
      2760 O        O 1 \spi_master_1.n87_o 
      2761 I       I0 1 basesoc_scratch_storage[14]
      2761 I       I1 2 _1878_[1]
      2761 I       I2 3 \UART.RST 
      2761 I       I3 4 _1655_[3]
      2761 O        O 1 _0223_
      2762 I       I0 1 basesoc_timer_reload_storage[11]
      2762 I       I1 2 _1935_[1]
      2762 I       I2 3 \UART.RST 
      2762 I       I3 4 _1816_[3]
      2762 O        O 1 _0288_
      2763 I       I0 1 csr_bankarray_adr[0]
      2763 I       I1 2 csr_bankarray_adr[2]
      2763 O        O 1 _1311_
      2764 I       I0 1 csr_bankarray_csrbank5_config0_w[4]
      2764 I       I1 2 basesoc_uart_rxtx_r[4]
      2764 I       I2 3 \UART.RST 
      2764 I       I3 4 _2166_[3]
      2764 O        O 1 _0578_
      2765 I       I0 1 _2629_[0]
      2765 I       I1 2 \UART.RST 
      2765 O        O 1 _0570_
      2766 I       I0 1 csr_bankarray_csrbank10_out0_r
      2766 I       I1 2 csr_bankarray_csrbank4_oe0_w
      2766 I       I2 3 _1641_[2]
      2766 I       I3 4 _2172_[3]
      2766 O        O 1 _2629_[0]
      2767 I       I0 1 _1600_[1]
      2767 I       I1 2 _1600_[0]
      2767 I       I2 3 _1608_[1]
      2767 I       I3 4 _1600_[2]
      2767 O        O 1 _2172_[3]
      2768 I       I0 1 _2619_[3]
      2768 I       I1 2 fsm_state[0]
      2768 I       I2 3 _2628_[2]
      2768 I       I3 4 \UART.RST 
      2768 O        O 1 _0564_
      2769 I       I0 1 _1775_[0]
      2769 I       I1 2 _1775_[1]
      2769 I       I2 3 _1711_[0]
      2769 I       I3 4 _2164_[3]
      2769 O        O 1 _2619_[3]
      2770 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[1]
      2770 I       I1 2 hyperram_reg_control_re
      2770 I       I2 3 _2163_[2]
      2770 O        O 1 _2164_[3]
      2771 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[0]
      2771 I       I1 2 hyperram_reg_control_re
      2771 I       I2 3 _1711_[0]
      2771 O        O 1 _2163_[2]
      2772 I       I0 1 _1711_[0]
      2772 I       I1 2 hyperram_reg_control_re
      2772 I       I2 3 csr_bankarray_csrbank5_reg_control0_w[0]
      2772 O        O 1 _2628_[2]
      2773 I       I0 1 \VexRiscv.iBusWishbone_CYC 
      2773 I       I1 2 \VexRiscv.dBusWishbone_CYC 
      2773 I       I2 3 grant
      2773 I       I3 4 \UART.RST 
      2773 O        O 1 _0573_
      2774 I       I0 1 _1776_[0]
      2774 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[4]
      2774 I       I2 3 _2627_[2]
      2774 I       I3 4 \UART.RST 
      2774 O        O 1 _0605_
      2775 I       I0 1 _1585_[0]
      2775 I       I1 2 _1775_[0]
      2775 I       I2 3 core_reg_rx_conv_converter_source_payload_data[4]
      2775 O        O 1 _2627_[2]
      2776 I       I0 1 _1776_[0]
      2776 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[3]
      2776 I       I2 3 _2624_[2]
      2776 I       I3 4 \UART.RST 
      2776 O        O 1 _0604_
      2777 I       I0 1 _1585_[0]
      2777 I       I1 2 _1775_[0]
      2777 I       I2 3 core_reg_rx_conv_converter_source_payload_data[3]
      2777 O        O 1 _2624_[2]
      2778 I       I0 1 _1776_[0]
      2778 I       I1 2 csr_bankarray_csrbank5_reg_rdata_w[2]
      2778 I       I2 3 _2623_[2]
      2778 I       I3 4 \UART.RST 
      2778 O        O 1 _0603_
      2779 I       I0 1 _1585_[0]
      2779 I       I1 2 _1775_[0]
      2779 I       I2 3 core_reg_rx_conv_converter_source_payload_data[2]
      2779 O        O 1 _2623_[2]
      2780 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[9]
      2780 I       I1 2 _2198_[1]
      2780 I       I2 3 \UART.RST 
      2780 I       I3 4 _2165_[3]
      2780 O        O 1 _0600_
      2781 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[7]
      2781 I       I1 2 basesoc_uart_rxtx_r[7]
      2781 I       I2 3 \UART.RST 
      2781 I       I3 4 _2165_[3]
      2781 O        O 1 _0598_
      2782 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[6]
      2782 I       I1 2 basesoc_uart_rxtx_r[6]
      2782 I       I2 3 \UART.RST 
      2782 I       I3 4 _2165_[3]
      2782 O        O 1 _0597_
      2783 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[5]
      2783 I       I1 2 basesoc_uart_rxtx_r[5]
      2783 I       I2 3 \UART.RST 
      2783 I       I3 4 _2165_[3]
      2783 O        O 1 _0596_
      2784 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[4]
      2784 I       I1 2 basesoc_uart_rxtx_r[4]
      2784 I       I2 3 \UART.RST 
      2784 I       I3 4 _2165_[3]
      2784 O        O 1 _0595_
      2785 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[3]
      2785 I       I1 2 basesoc_uart_rxtx_r[3]
      2785 I       I2 3 \UART.RST 
      2785 I       I3 4 _2165_[3]
      2785 O        O 1 _0594_
      2786 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[2]
      2786 I       I1 2 basesoc_uart_rxtx_r[2]
      2786 I       I2 3 \UART.RST 
      2786 I       I3 4 _2165_[3]
      2786 O        O 1 _0593_
      2787 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[0]
      2787 I       I1 2 csr_bankarray_csrbank10_out0_r
      2787 I       I2 3 \UART.RST 
      2787 I       I3 4 _2165_[3]
      2787 O        O 1 _0591_
      2788 I       I0 1 csr_bankarray_csrbank5_reg_control0_w[1]
      2788 I       I1 2 basesoc_uart_rxtx_r[1]
      2788 I       I2 3 \UART.RST 
      2788 I       I3 4 _2165_[3]
      2788 O        O 1 _0592_
      2789 I       I0 1 \UART.RST 
      2789 I       I1 2 _2166_[3]
      2789 O        O 1 _0590_
      2790 I       I0 1 core_latency[7]
      2790 I       I1 2 _1934_[1]
      2790 I       I2 3 \UART.RST 
      2790 I       I3 4 _2166_[3]
      2790 O        O 1 _0589_
      2791 I       I0 1 core_latency[6]
      2791 I       I1 2 _1878_[1]
      2791 I       I2 3 \UART.RST 
      2791 I       I3 4 _2166_[3]
      2791 O        O 1 _0588_
      2792 I       I0 1 core_latency[4]
      2792 I       I1 2 _2151_[1]
      2792 I       I2 3 \UART.RST 
      2792 I       I3 4 _2166_[3]
      2792 O        O 1 _0586_
      2793 I       I0 1 core_latency[2]
      2793 I       I1 2 _1791_[1]
      2793 I       I2 3 \UART.RST 
      2793 I       I3 4 _2166_[3]
      2793 O        O 1 _0584_
      2794 I       I0 1 core_latency[3]
      2794 I       I1 2 _1935_[1]
      2794 I       I2 3 \UART.RST 
      2794 I       I3 4 _2166_[3]
      2794 O        O 1 _0585_
      2795 I       I0 1 core_latency[1]
      2795 I       I1 2 _2198_[1]
      2795 I       I2 3 \UART.RST 
      2795 I       I3 4 _2166_[3]
      2795 O        O 1 _0583_
      2796 I       I0 1 core_latency[0]
      2796 I       I1 2 _2159_[1]
      2796 I       I2 3 \UART.RST 
      2796 I       I3 4 _2166_[3]
      2796 O        O 1 _0582_
      2797 I       I0 1 basesoc_scratch_storage[27]
      2797 I       I1 2 _2346_[1]
      2797 I       I2 3 \UART.RST 
      2797 I       I3 4 _1655_[3]
      2797 O        O 1 _0236_
      2798 I       I0 1 csr_bankarray_csrbank5_config0_w[5]
      2798 I       I1 2 basesoc_uart_rxtx_r[5]
      2798 I       I2 3 \UART.RST 
      2798 I       I3 4 _2166_[3]
      2798 O        O 1 _0579_
      2799 I       I0 1 _2169_[0]
      2799 I       I1 2 _2169_[1]
      2799 O        O 1 _0106_
      2800 I       I0 1 _2168_[0]
      2800 I       I1 2 \UART.uart_tx_i.tx_clk_divider_i.n345_o [0]
      2800 I       I2 3 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]
      2800 I       I3 4 \UART.os_clk_divider_ias.div_mark 
      2800 O        O 1 _2169_[1]
      2801 I       I0 1 csr_bankarray_csrbank5_config0_w[3]
      2801 I       I1 2 basesoc_uart_rxtx_r[3]
      2801 I       I2 3 \UART.RST 
      2801 I       I3 4 _2166_[3]
      2801 O        O 1 _0577_
      2802 I       I0 1 csr_bankarray_csrbank5_config0_w[2]
      2802 I       I1 2 basesoc_uart_rxtx_r[2]
      2802 I       I2 3 \UART.RST 
      2802 I       I3 4 _2166_[3]
      2802 O        O 1 _0576_
      2803 I       I0 1 csr_bankarray_csrbank5_config0_w[1]
      2803 I       I1 2 basesoc_uart_rxtx_r[1]
      2803 I       I2 3 \UART.RST 
      2803 I       I3 4 _2166_[3]
      2803 O        O 1 _0575_
      2804 I       I0 1 csr_bankarray_csrbank5_config0_w[0]
      2804 I       I1 2 csr_bankarray_csrbank10_out0_r
      2804 I       I2 3 \UART.RST 
      2804 I       I3 4 _2166_[3]
      2804 O        O 1 _0574_
      2805 I       I0 1 _2171_[0]
      2805 I       I1 2 \UART.RST 
      2805 O        O 1 _0569_
      2806 I       I0 1 csr_bankarray_csrbank10_out0_r
      2806 I       I1 2 csr_bankarray_csrbank3_out0_w
      2806 I       I2 3 _1605_[0]
      2806 I       I3 4 _2170_[3]
      2806 O        O 1 _2171_[0]
      2807 I       I0 1 _1600_[1]
      2807 I       I1 2 _1608_[1]
      2807 I       I2 3 _1637_[3]
      2807 I       I3 4 _1607_[1]
      2807 O        O 1 _2170_[3]
      2808 I       I0 1 \UART.RST 
      2808 I       I1 2 _2617_[3]
      2808 O        O 1 _0572_
      2809 I       I0 1 _1662_[2]
      2809 I       I1 2 _2174_[1]
      2809 O        O 1 _2617_[3]
      2810 I       I0 1 _1600_[1]
      2810 I       I1 2 _1608_[1]
      2810 I       I2 3 _1637_[3]
      2810 I       I3 4 _1638_[2]
      2810 O        O 1 _2174_[1]
      2811 I       I0 1 _2173_[0]
      2811 I       I1 2 \UART.RST 
      2811 O        O 1 _0571_
      2812 I       I0 1 csr_bankarray_csrbank10_out0_r
      2812 I       I1 2 csr_bankarray_csrbank4_out0_w
      2812 I       I2 3 _1605_[0]
      2812 I       I3 4 _2172_[3]
      2812 O        O 1 _2173_[0]
      2813 I       I0 1 _2626_[0]
      2813 I       I1 2 \UART.RST 
      2813 O        O 1 _0566_
      2814 I       I0 1 csr_bankarray_csrbank10_out0_r
      2814 I       I1 2 csr_bankarray_csrbank2_oe0_w
      2814 I       I2 3 _1641_[2]
      2814 I       I3 4 _2621_[3]
      2814 O        O 1 _2626_[0]
      2815 I       I0 1 _1600_[1]
      2815 I       I1 2 _1642_[1]
      2815 I       I2 3 _1608_[1]
      2815 I       I3 4 _1637_[3]
      2815 O        O 1 _2621_[3]
      2816 I       I0 1 _2625_[0]
      2816 I       I1 2 \UART.RST 
      2816 O        O 1 _0568_
      2817 I       I0 1 csr_bankarray_csrbank10_out0_r
      2817 I       I1 2 csr_bankarray_csrbank3_oe0_w
      2817 I       I2 3 _1641_[2]
      2817 I       I3 4 _2170_[3]
      2817 O        O 1 _2625_[0]
      2818 I       I0 1 _2622_[0]
      2818 I       I1 2 \UART.RST 
      2818 O        O 1 _0567_
      2819 I       I0 1 csr_bankarray_csrbank10_out0_r
      2819 I       I1 2 csr_bankarray_csrbank2_out0_w
      2819 I       I2 3 _1605_[0]
      2819 I       I3 4 _2621_[3]
      2819 O        O 1 _2622_[0]
      2820 I       I0 1 fsm_state[1]
      2820 I       I1 2 _2163_[2]
      2820 I       I2 3 \UART.RST 
      2820 I       I3 4 _2619_[3]
      2820 O        O 1 _0565_
      2821 I       I0 1 \spi_master_1.n28_o [7]
      2821 I       I1 2 basesoc_uart_rxtx_r[7]
      2821 I       I2 3 \UART.RST 
      2821 I       I3 4 _2175_[3]
      2821 O        O 1 _0563_
      2822 I       I0 1 _1641_[2]
      2822 I       I1 2 _2174_[1]
      2822 O        O 1 _2175_[3]
      2823 I       I0 1 \spi_master_1.n28_o [6]
      2823 I       I1 2 basesoc_uart_rxtx_r[6]
      2823 I       I2 3 \UART.RST 
      2823 I       I3 4 _2175_[3]
      2823 O        O 1 _0562_
      2824 I       I0 1 \spi_master_1.n28_o [5]
      2824 I       I1 2 basesoc_uart_rxtx_r[5]
      2824 I       I2 3 \UART.RST 
      2824 I       I3 4 _2175_[3]
      2824 O        O 1 _0561_
      2825 I       I0 1 \spi_master_1.n28_o [4]
      2825 I       I1 2 basesoc_uart_rxtx_r[4]
      2825 I       I2 3 \UART.RST 
      2825 I       I3 4 _2175_[3]
      2825 O        O 1 _0560_
      2826 I       I0 1 \spi_master_1.n28_o [3]
      2826 I       I1 2 basesoc_uart_rxtx_r[3]
      2826 I       I2 3 \UART.RST 
      2826 I       I3 4 _2175_[3]
      2826 O        O 1 _0559_
      2827 I       I0 1 \spi_master_1.n28_o [2]
      2827 I       I1 2 basesoc_uart_rxtx_r[2]
      2827 I       I2 3 \UART.RST 
      2827 I       I3 4 _2175_[3]
      2827 O        O 1 _0558_
      2828 I       I0 1 \spi_master_1.n28_o [1]
      2828 I       I1 2 basesoc_uart_rxtx_r[1]
      2828 I       I2 3 \UART.RST 
      2828 I       I3 4 _2175_[3]
      2828 O        O 1 _0557_
      2829 I       I0 1 \spi_master_1.n28_o [0]
      2829 I       I1 2 csr_bankarray_csrbank10_out0_r
      2829 I       I2 3 \UART.RST 
      2829 I       I3 4 _2175_[3]
      2829 O        O 1 _0556_
      2830 I       I0 1 csr_bankarray_csrbank1_ss_n0_w
      2830 I       I1 2 csr_bankarray_csrbank10_out0_r
      2830 I       I2 3 \UART.RST 
      2830 I       I3 4 _2620_[3]
      2830 O        O 1 _0555_
      2831 I       I0 1 _1662_[0]
      2831 I       I1 2 _2174_[1]
      2831 O        O 1 _2620_[3]
      2832 I       I0 1 \spi_master_1.cpha 
      2832 I       I1 2 basesoc_uart_rxtx_r[2]
      2832 I       I2 3 \UART.RST 
      2832 I       I3 4 _2617_[3]
      2832 O        O 1 _0554_
      2833 I       I0 1 \spi_master_1.cpol 
      2833 I       I1 2 basesoc_uart_rxtx_r[1]
      2833 I       I2 3 \UART.RST 
      2833 I       I3 4 _2617_[3]
      2833 O        O 1 _0553_
      2834 I       I0 1 csr_bankarray_csrbank1_control0_w[0]
      2834 I       I1 2 csr_bankarray_csrbank10_out0_r
      2834 I       I2 3 \UART.RST 
      2834 I       I3 4 _2617_[3]
      2834 O        O 1 _0552_
      2835 I       I0 1 \UART.RST 
      2835 I       I1 2 _1665_[3]
      2835 I       I2 3 _1638_[2]
      2835 I       I3 4 _1600_[1]
      2835 O        O 1 _0551_
      2836 I       I0 1 _2618_[0]
      2836 I       I1 2 _1844_[3]
      2836 I       I2 3 \UART.RST 
      2836 O        O 1 _0550_
      2837 I       I0 1 _1840_[0]
      2837 I       I1 2 core_state[0]
      2837 I       I2 3 core_state[1]
      2837 I       I3 4 core_state[2]
      2837 O        O 1 _2618_[0]
      2838 I       I0 1 _1844_[1]
      2838 I       I1 2 \UART.RST 
      2838 O        O 1 _0549_
      2839 I       I0 1 _2179_[0]
      2839 I       I1 2 _2209_[1]
      2839 O        O 1 _1498_[0]
      2840 I       I0 1 _2178_[0]
      2840 I       I1 2 _2177_[1]
      2840 O        O 1 _2179_[0]
      2841 I       I0 1 _1794_[2]
      2841 I       I1 2 _1606_[1]
      2841 O        O 1 _2177_[1]
      2842 I       I0 1 \VexRiscv.dBus_cmd_halfPipe_payload_address [0]
      2842 I       I1 2 \VexRiscv.dBus_cmd_halfPipe_payload_address [1]
      2842 I       I2 3 _1606_[1]
      2842 O        O 1 _2178_[0]
      2843 I       I0 1 basesoc_basesoc_adr[10]
      2843 I       I1 2 basesoc_basesoc_adr[11]
      2843 I       I2 3 basesoc_basesoc_adr[12]
      2843 I       I3 4 basesoc_basesoc_adr[13]
      2843 O        O 1 _2209_[1]
      2844 I       I0 1 _2180_[0]
      2844 I       I1 2 _2209_[1]
      2844 O        O 1 _1498_[1]
      2845 I       I0 1 _1862_[0]
      2845 I       I1 2 _2177_[1]
      2845 O        O 1 _2180_[0]
      2846 I       I0 1 _2181_[0]
      2846 I       I1 2 _2209_[1]
      2846 O        O 1 _1498_[2]
      2847 I       I0 1 _2177_[0]
      2847 I       I1 2 _2177_[1]
      2847 O        O 1 _2181_[0]
      2848 I       I0 1 _2176_[0]
      2848 I       I1 2 _1606_[1]
      2848 O        O 1 _2177_[0]
      2849 I       I0 1 \VexRiscv.dBus_cmd_halfPipe_payload_size [0]
      2849 I       I1 2 \VexRiscv.dBus_cmd_halfPipe_payload_size [1]
      2849 I       I2 3 \VexRiscv.dBus_cmd_halfPipe_payload_address [0]
      2849 I       I3 4 \VexRiscv.dBus_cmd_halfPipe_payload_address [1]
      2849 O        O 1 _2176_[0]
      2850 I       I0 1 _2183_[0]
      2850 I       I1 2 _2209_[1]
      2850 O        O 1 _1498_[3]
      2851 I       I0 1 _2182_[0]
      2851 I       I1 2 _2177_[1]
      2851 O        O 1 _2183_[0]
      2852 I       I0 1 \VexRiscv.dBus_cmd_halfPipe_payload_address [1]
      2852 I       I1 2 \VexRiscv.dBus_cmd_halfPipe_payload_size [1]
      2852 I       I2 3 _1636_[1]
      2852 I       I3 4 _1606_[1]
      2852 O        O 1 _2182_[0]
      2853 I       I0 1 _2179_[0]
      2853 I       I1 2 _2179_[1]
      2853 O        O 1 _1498_[4]
      2854 I       I0 1 basesoc_basesoc_adr[11]
      2854 I       I1 2 basesoc_basesoc_adr[12]
      2854 I       I2 3 basesoc_basesoc_adr[13]
      2854 I       I3 4 basesoc_basesoc_adr[10]
      2854 O        O 1 _2179_[1]
      2855 I       I0 1 _2180_[0]
      2855 I       I1 2 _2179_[1]
      2855 O        O 1 _1498_[5]
      2856 I       I0 1 _2181_[0]
      2856 I       I1 2 _2179_[1]
      2856 O        O 1 _1498_[6]
      2857 I       I0 1 _2183_[0]
      2857 I       I1 2 _2179_[1]
      2857 O        O 1 _1498_[7]
      2858 I       I0 1 _2179_[0]
      2858 I       I1 2 _2204_[1]
      2858 O        O 1 _1498_[8]
      2859 I       I0 1 basesoc_basesoc_adr[10]
      2859 I       I1 2 basesoc_basesoc_adr[12]
      2859 I       I2 3 basesoc_basesoc_adr[13]
      2859 I       I3 4 basesoc_basesoc_adr[11]
      2859 O        O 1 _2204_[1]
      2860 I       I0 1 _2180_[0]
      2860 I       I1 2 _2204_[1]
      2860 O        O 1 _1498_[9]
      2861 I       I0 1 _2181_[0]
      2861 I       I1 2 _2204_[1]
      2861 O        O 1 _1498_[10]
      2862 I       I0 1 _2183_[0]
      2862 I       I1 2 _2204_[1]
      2862 O        O 1 _1498_[11]
      2863 I       I0 1 _2179_[0]
      2863 I       I1 2 _2180_[1]
      2863 O        O 1 _1498_[12]
      2864 I       I0 1 basesoc_basesoc_adr[12]
      2864 I       I1 2 basesoc_basesoc_adr[13]
      2864 I       I2 3 basesoc_basesoc_adr[10]
      2864 I       I3 4 basesoc_basesoc_adr[11]
      2864 O        O 1 _2180_[1]
      2865 I       I0 1 _2180_[0]
      2865 I       I1 2 _2180_[1]
      2865 O        O 1 _1498_[13]
      2866 I       I0 1 _2181_[0]
      2866 I       I1 2 _2180_[1]
      2866 O        O 1 _1498_[14]
      2867 I       I0 1 _2183_[0]
      2867 I       I1 2 _2180_[1]
      2867 O        O 1 _1498_[15]
      2868 I       I0 1 _2179_[0]
      2868 I       I1 2 _2181_[1]
      2868 O        O 1 _1498_[16]
      2869 I       I0 1 basesoc_basesoc_adr[10]
      2869 I       I1 2 basesoc_basesoc_adr[11]
      2869 I       I2 3 basesoc_basesoc_adr[13]
      2869 I       I3 4 basesoc_basesoc_adr[12]
      2869 O        O 1 _2181_[1]
      2870 I       I0 1 _2180_[0]
      2870 I       I1 2 _2181_[1]
      2870 O        O 1 _1498_[17]
      2871 I       I0 1 _2181_[0]
      2871 I       I1 2 _2181_[1]
      2871 O        O 1 _1498_[18]
      2872 I       I0 1 _2183_[0]
      2872 I       I1 2 _2181_[1]
      2872 O        O 1 _1498_[19]
      2873 I       I0 1 _2179_[0]
      2873 I       I1 2 _2183_[1]
      2873 O        O 1 _1498_[20]
      2874 I       I0 1 basesoc_basesoc_adr[11]
      2874 I       I1 2 basesoc_basesoc_adr[13]
      2874 I       I2 3 basesoc_basesoc_adr[12]
      2874 I       I3 4 basesoc_basesoc_adr[10]
      2874 O        O 1 _2183_[1]
      2875 I       I0 1 _2180_[0]
      2875 I       I1 2 _2183_[1]
      2875 O        O 1 _1498_[21]
      2876 I       I0 1 _2181_[0]
      2876 I       I1 2 _2183_[1]
      2876 O        O 1 _1498_[22]
      2877 I       I0 1 _2183_[0]
      2877 I       I1 2 _2183_[1]
      2877 O        O 1 _1498_[23]
      2878 I       I0 1 _2179_[0]
      2878 I       I1 2 _2538_[1]
      2878 O        O 1 _1498_[24]
      2879 I       I0 1 basesoc_basesoc_adr[10]
      2879 I       I1 2 basesoc_basesoc_adr[13]
      2879 I       I2 3 basesoc_basesoc_adr[12]
      2879 I       I3 4 basesoc_basesoc_adr[11]
      2879 O        O 1 _2538_[1]
      2880 I       I0 1 _2180_[0]
      2880 I       I1 2 _2538_[1]
      2880 O        O 1 _1498_[25]
      2881 I       I0 1 _2181_[0]
      2881 I       I1 2 _2538_[1]
      2881 O        O 1 _1498_[26]
      2882 I       I0 1 _2183_[0]
      2882 I       I1 2 _2538_[1]
      2882 O        O 1 _1498_[27]
      2883 I       I0 1 _2179_[0]
      2883 I       I1 2 _2184_[1]
      2883 O        O 1 _1498_[28]
      2884 I       I0 1 basesoc_basesoc_adr[13]
      2884 I       I1 2 basesoc_basesoc_adr[11]
      2884 I       I2 3 basesoc_basesoc_adr[12]
      2884 I       I3 4 basesoc_basesoc_adr[10]
      2884 O        O 1 _2184_[1]
      2885 I       I0 1 _2180_[0]
      2885 I       I1 2 _2184_[1]
      2885 O        O 1 _1498_[29]
      2886 I       I0 1 _2181_[0]
      2886 I       I1 2 _2184_[1]
      2886 O        O 1 _1498_[30]
      2887 I       I0 1 _2183_[0]
      2887 I       I1 2 _2184_[1]
      2887 O        O 1 _1498_[31]
      2888 I       I0 1 _2179_[0]
      2888 I       I1 2 _2214_[1]
      2888 O        O 1 _1498_[32]
      2889 I       I0 1 basesoc_basesoc_adr[10]
      2889 I       I1 2 basesoc_basesoc_adr[11]
      2889 I       I2 3 basesoc_basesoc_adr[12]
      2889 I       I3 4 basesoc_basesoc_adr[13]
      2889 O        O 1 _2214_[1]
      2890 I       I0 1 _2180_[0]
      2890 I       I1 2 _2214_[1]
      2890 O        O 1 _1498_[33]
      2891 I       I0 1 _2181_[0]
      2891 I       I1 2 _2214_[1]
      2891 O        O 1 _1498_[34]
      2892 I       I0 1 _2183_[0]
      2892 I       I1 2 _2214_[1]
      2892 O        O 1 _1498_[35]
      2893 I       I0 1 _1459_[19]
      2893 I       I1 2 _1727_[1]
      2893 O        O 1 _0547_
      2894 I       I0 1 _1848_[1]
      2894 I       I1 2 \UART.RST 
      2894 O        O 1 _0548_
      2895 I       I0 1 basesoc_bus_errors[1]
      2895 I       I1 2 _1359_[1]
      2895 I       I2 3 \UART.RST 
      2895 I       I3 4 _2030_[3]
      2895 O        O 1 _0129_
      2896 I       I0 1 _1459_[18]
      2896 I       I1 2 _1727_[1]
      2896 O        O 1 _0546_
      2897 I       I0 1 _1459_[17]
      2897 I       I1 2 _1727_[1]
      2897 O        O 1 _0545_
      2898 I       I0 1 _1727_[1]
      2898 I       I1 2 _1459_[10]
      2898 O        O 1 _0538_
      2899 I       I0 1 _1459_[9]
      2899 I       I1 2 _1727_[1]
      2899 O        O 1 _0537_
      2900 I       I0 1 _1727_[1]
      2900 I       I1 2 _1459_[8]
      2900 O        O 1 _0536_
      2901 I       I0 1 _1727_[1]
      2901 I       I1 2 _1459_[7]
      2901 O        O 1 _0535_
      2902 I       I0 1 _1459_[6]
      2902 I       I1 2 _1727_[1]
      2902 O        O 1 _0534_
      2903 I       I0 1 _1727_[1]
      2903 I       I1 2 _1459_[5]
      2903 O        O 1 _0533_
      2904 I       I0 1 _1727_[1]
      2904 I       I1 2 _1459_[4]
      2904 O        O 1 _0532_
      2905 I       I0 1 _1727_[1]
      2905 I       I1 2 _1459_[3]
      2905 O        O 1 _0531_
      2906 I       I0 1 basesoc_timer_load_storage[24]
      2906 I       I1 2 _2250_[1]
      2906 I       I2 3 \UART.RST 
      2906 I       I3 4 _1799_[3]
      2906 O        O 1 _0267_
      2907 I       I0 1 _1727_[1]
      2907 I       I1 2 _1459_[2]
      2907 O        O 1 _0530_
      2908 I       I0 1 basesoc_timer_value_status[20]
      2908 I       I1 2 basesoc_timer_value[20]
      2908 I       I2 3 \UART.RST 
      2908 I       I3 4 basesoc_timer_update_value_re
      2908 O        O 1 _0332_
      2909 I       I0 1 basesoc_timer_value_status[19]
      2909 I       I1 2 basesoc_timer_value[19]
      2909 I       I2 3 \UART.RST 
      2909 I       I3 4 basesoc_timer_update_value_re
      2909 O        O 1 _0331_
      2910 I       I0 1 basesoc_timer_value_status[18]
      2910 I       I1 2 basesoc_timer_value[18]
      2910 I       I2 3 \UART.RST 
      2910 I       I3 4 basesoc_timer_update_value_re
      2910 O        O 1 _0330_
      2911 I       I0 1 basesoc_timer_value_status[17]
      2911 I       I1 2 basesoc_timer_value[17]
      2911 I       I2 3 \UART.RST 
      2911 I       I3 4 basesoc_timer_update_value_re
      2911 O        O 1 _0329_
      2912 I       I0 1 basesoc_timer_value_status[16]
      2912 I       I1 2 basesoc_timer_value[16]
      2912 I       I2 3 \UART.RST 
      2912 I       I3 4 basesoc_timer_update_value_re
      2912 O        O 1 _0328_
      2913 I       I0 1 basesoc_timer_value_status[15]
      2913 I       I1 2 basesoc_timer_value[15]
      2913 I       I2 3 \UART.RST 
      2913 I       I3 4 basesoc_timer_update_value_re
      2913 O        O 1 _0327_
      2914 I       I0 1 basesoc_timer_value_status[14]
      2914 I       I1 2 basesoc_timer_value[14]
      2914 I       I2 3 \UART.RST 
      2914 I       I3 4 basesoc_timer_update_value_re
      2914 O        O 1 _0326_
      2915 I       I0 1 basesoc_timer_value_status[13]
      2915 I       I1 2 basesoc_timer_value[13]
      2915 I       I2 3 \UART.RST 
      2915 I       I3 4 basesoc_timer_update_value_re
      2915 O        O 1 _0325_
      2916 I       I0 1 _1727_[1]
      2916 I       I1 2 _1459_[1]
      2916 O        O 1 _0529_
      2917 I       I0 1 _1727_[1]
      2917 I       I1 2 _1459_[0]
      2917 O        O 1 _0528_
      2918 I       I0 1 _1723_[1]
      2918 I       I1 2 \UART.RST 
      2918 I       I2 3 _1585_[0]
      2918 I       I3 4 _2185_[0]
      2918 O        O 1 _0527_
      2919 I       I0 1 _1562_[0]
      2919 I       I1 2 _1716_[1]
      2919 I       I2 3 \UART.RST 
      2919 I       I3 4 core_reg_tx_conv_converter_last
      2919 O        O 1 _0526_
      2920 I       I0 1 _2283_[1]
      2920 I       I1 2 \UART.RST 
      2920 I       I2 3 _1724_[1]
      2920 O        O 1 _0525_
      2921 I       I0 1 core_dat_rx_conv_converter_demux[1]
      2921 I       I1 2 core_dat_rx_conv_converter_demux[0]
      2921 I       I2 3 core_sink_sink_last
      2921 O        O 1 _2283_[1]
      2922 I       I0 1 core_reg_rx_conv_converter_source_payload_data[15]
      2922 I       I1 2 core_sink_sink_payload_dq[7]
      2922 I       I2 3 \UART.RST 
      2922 I       I3 4 _2282_[3]
      2922 O        O 1 _0524_
      2923 I       I0 1 _1723_[1]
      2923 I       I1 2 core_reg_rx_conv_converter_demux
      2923 I       I2 3 _1585_[0]
      2923 O        O 1 _2282_[3]
      2924 I       I0 1 core_reg_rx_conv_converter_source_payload_data[14]
      2924 I       I1 2 core_sink_sink_payload_dq[6]
      2924 I       I2 3 \UART.RST 
      2924 I       I3 4 _2282_[3]
      2924 O        O 1 _0523_
      2925 I       I0 1 core_reg_rx_conv_converter_source_payload_data[13]
      2925 I       I1 2 core_sink_sink_payload_dq[5]
      2925 I       I2 3 \UART.RST 
      2925 I       I3 4 _2282_[3]
      2925 O        O 1 _0522_
      2926 I       I0 1 core_reg_rx_conv_converter_source_payload_data[12]
      2926 I       I1 2 core_sink_sink_payload_dq[4]
      2926 I       I2 3 \UART.RST 
      2926 I       I3 4 _2282_[3]
      2926 O        O 1 _0521_
      2927 I       I0 1 core_reg_rx_conv_converter_source_payload_data[11]
      2927 I       I1 2 core_sink_sink_payload_dq[3]
      2927 I       I2 3 \UART.RST 
      2927 I       I3 4 _2282_[3]
      2927 O        O 1 _0520_
      2928 I       I0 1 core_reg_rx_conv_converter_source_payload_data[10]
      2928 I       I1 2 core_sink_sink_payload_dq[2]
      2928 I       I2 3 \UART.RST 
      2928 I       I3 4 _2282_[3]
      2928 O        O 1 _0519_
      2929 I       I0 1 core_reg_rx_conv_converter_source_payload_data[9]
      2929 I       I1 2 core_sink_sink_payload_dq[1]
      2929 I       I2 3 \UART.RST 
      2929 I       I3 4 _2282_[3]
      2929 O        O 1 _0518_
      2930 I       I0 1 core_reg_rx_conv_converter_source_payload_data[8]
      2930 I       I1 2 core_sink_sink_payload_dq[0]
      2930 I       I2 3 \UART.RST 
      2930 I       I3 4 _2282_[3]
      2930 O        O 1 _0517_
      2931 I       I0 1 _2185_[0]
      2931 I       I1 2 \UART.RST 
      2931 O        O 1 _0516_
      2932 I       I0 1 core_sink_sink_last
      2932 I       I1 2 _1723_[1]
      2932 I       I2 3 _1585_[0]
      2932 I       I3 4 core_reg_rx_conv_converter_demux
      2932 O        O 1 _2185_[0]
      2933 I       I0 1 _1839_[3]
      2933 I       I1 2 _2613_[1]
      2933 I       I2 3 core_latency_x2
      2933 I       I3 4 \UART.RST 
      2933 O        O 1 _0515_
      2934 I       I0 1 core_cycles[3]
      2934 I       I1 2 core_cycles[2]
      2934 I       I2 3 _1580_[1]
      2934 I       I3 4 _1839_[1]
      2934 O        O 1 _2613_[1]
      2935 I       I0 1 _1563_[0]
      2935 I       I1 2 core_dat_tx_conv_converter_mux[0]
      2935 I       I2 3 \UART.RST 
      2935 I       I3 4 core_dat_tx_conv_converter_mux[1]
      2935 O        O 1 _0514_
      2936 I       I0 1 basesoc_timer_value_status[12]
      2936 I       I1 2 basesoc_timer_value[12]
      2936 I       I2 3 \UART.RST 
      2936 I       I3 4 basesoc_timer_update_value_re
      2936 O        O 1 _0324_
      2937 I       I0 1 \UART.RST 
      2937 I       I1 2 _1563_[0]
      2937 I       I2 3 core_dat_tx_conv_converter_mux[0]
      2937 O        O 1 _0513_
      2938 I       I0 1 core_dat_rx_conv_converter_source_payload_data[7]
      2938 I       I1 2 core_sink_sink_payload_dq[7]
      2938 I       I2 3 \UART.RST 
      2938 I       I3 4 _1815_[3]
      2938 O        O 1 _0512_
      2939 I       I0 1 core_dat_rx_conv_converter_source_payload_data[5]
      2939 I       I1 2 core_sink_sink_payload_dq[5]
      2939 I       I2 3 \UART.RST 
      2939 I       I3 4 _1815_[3]
      2939 O        O 1 _0510_
      2940 I       I0 1 core_dat_rx_conv_converter_source_payload_data[4]
      2940 I       I1 2 core_sink_sink_payload_dq[4]
      2940 I       I2 3 \UART.RST 
      2940 I       I3 4 _1815_[3]
      2940 O        O 1 _0509_
      2941 I       I0 1 core_dat_rx_conv_converter_source_payload_data[2]
      2941 I       I1 2 core_sink_sink_payload_dq[2]
      2941 I       I2 3 \UART.RST 
      2941 I       I3 4 _1815_[3]
      2941 O        O 1 _0507_
      2942 I       I0 1 core_dat_rx_conv_converter_source_payload_data[1]
      2942 I       I1 2 core_sink_sink_payload_dq[1]
      2942 I       I2 3 \UART.RST 
      2942 I       I3 4 _1815_[3]
      2942 O        O 1 _0506_
      2943 I       I0 1 basesoc_timer_value_status[11]
      2943 I       I1 2 basesoc_timer_value[11]
      2943 I       I2 3 \UART.RST 
      2943 I       I3 4 basesoc_timer_update_value_re
      2943 O        O 1 _0323_
      2944 I       I0 1 basesoc_timer_value_status[10]
      2944 I       I1 2 basesoc_timer_value[10]
      2944 I       I2 3 \UART.RST 
      2944 I       I3 4 basesoc_timer_update_value_re
      2944 O        O 1 _0322_
      2945 I       I0 1 basesoc_timer_value_status[9]
      2945 I       I1 2 basesoc_timer_value[9]
      2945 I       I2 3 \UART.RST 
      2945 I       I3 4 basesoc_timer_update_value_re
      2945 O        O 1 _0321_
      2946 I       I0 1 basesoc_timer_value_status[8]
      2946 I       I1 2 basesoc_timer_value[8]
      2946 I       I2 3 \UART.RST 
      2946 I       I3 4 basesoc_timer_update_value_re
      2946 O        O 1 _0320_
      2947 I       I0 1 core_dat_rx_conv_converter_source_payload_data[0]
      2947 I       I1 2 core_sink_sink_payload_dq[0]
      2947 I       I2 3 \UART.RST 
      2947 I       I3 4 _1815_[3]
      2947 O        O 1 _0505_
      2948 I       I0 1 _2611_[0]
      2948 I       I1 2 \UART.RST 
      2948 O        O 1 _0504_
      2949 I       I0 1 core_dat_rx_conv_converter_demux[0]
      2949 I       I1 2 _2283_[1]
      2949 I       I2 3 _1724_[1]
      2949 I       I3 4 core_dat_rx_conv_converter_demux[1]
      2949 O        O 1 _2611_[0]
      2950 I       I0 1 _2283_[1]
      2950 I       I1 2 \UART.RST 
      2950 I       I2 3 core_dat_rx_conv_converter_demux[0]
      2950 I       I3 4 _1724_[1]
      2950 O        O 1 _0503_
      2951 I       I0 1 _1849_[0]
      2951 I       I1 2 core_cycles[7]
      2951 I       I2 3 _2612_[2]
      2951 I       I3 4 \UART.RST 
      2951 O        O 1 _0502_
      2952 I       I0 1 _1826_[0]
      2952 I       I1 2 _1355_[7]
      2952 O        O 1 _2612_[2]
      2953 I       I0 1 _1849_[0]
      2953 I       I1 2 core_cycles[6]
      2953 I       I2 3 _2614_[2]
      2953 I       I3 4 \UART.RST 
      2953 O        O 1 _0501_
      2954 I       I0 1 _1826_[0]
      2954 I       I1 2 _1355_[6]
      2954 O        O 1 _2614_[2]
      2955 I       I0 1 basesoc_timer_value_status[7]
      2955 I       I1 2 basesoc_timer_value[7]
      2955 I       I2 3 \UART.RST 
      2955 I       I3 4 basesoc_timer_update_value_re
      2955 O        O 1 _0319_
      2956 I       I0 1 basesoc_timer_value_status[6]
      2956 I       I1 2 basesoc_timer_value[6]
      2956 I       I2 3 \UART.RST 
      2956 I       I3 4 basesoc_timer_update_value_re
      2956 O        O 1 _0318_
      2957 I       I0 1 basesoc_timer_value_status[5]
      2957 I       I1 2 basesoc_timer_value[5]
      2957 I       I2 3 \UART.RST 
      2957 I       I3 4 basesoc_timer_update_value_re
      2957 O        O 1 _0317_
      2958 I       I0 1 _1849_[0]
      2958 I       I1 2 core_cycles[0]
      2958 I       I2 3 _2610_[2]
      2958 I       I3 4 \UART.RST 
      2958 O        O 1 _0495_
      2959 I       I0 1 _1826_[0]
      2959 I       I1 2 _1355_[0]
      2959 O        O 1 _2610_[2]
      2960 I       I0 1 core_cmd_tx_conv_converter_mux[2]
      2960 I       I1 2 _2609_[1]
      2960 I       I2 3 \UART.RST 
      2960 I       I3 4 _1706_[1]
      2960 O        O 1 _0494_
      2961 I       I0 1 core_cmd_tx_conv_converter_mux[1]
      2961 I       I1 2 core_cmd_tx_conv_converter_mux[0]
      2961 I       I2 3 core_cmd_tx_conv_converter_mux[2]
      2961 I       I3 4 _1392_[2]
      2961 O        O 1 _2609_[1]
      2962 I       I0 1 _1606_[1]
      2962 I       I1 2 core_bus_we1
      2962 I       I2 3 \UART.RST 
      2962 I       I3 4 _1586_[3]
      2962 O        O 1 _0491_
      2963 I       I0 1 _2182_[0]
      2963 I       I1 2 core_bus_sel1[3]
      2963 I       I2 3 \UART.RST 
      2963 I       I3 4 _1586_[3]
      2963 O        O 1 _0490_
      2964 I       I0 1 _2177_[0]
      2964 I       I1 2 core_bus_sel1[2]
      2964 I       I2 3 \UART.RST 
      2964 I       I3 4 _1586_[3]
      2964 O        O 1 _0489_
      2965 I       I0 1 _2178_[0]
      2965 I       I1 2 core_bus_sel1[0]
      2965 I       I2 3 \UART.RST 
      2965 I       I3 4 _1586_[3]
      2965 O        O 1 _0487_
      2966 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [31]
      2966 I       I1 2 core_bus_dat_w1[31]
      2966 I       I2 3 \UART.RST 
      2966 I       I3 4 _1586_[3]
      2966 O        O 1 _0486_
      2967 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [29]
      2967 I       I1 2 core_bus_dat_w1[29]
      2967 I       I2 3 \UART.RST 
      2967 I       I3 4 _1586_[3]
      2967 O        O 1 _0484_
      2968 I       I0 1 basesoc_timer_reload_storage[2]
      2968 I       I1 2 basesoc_uart_rxtx_r[2]
      2968 I       I2 3 \UART.RST 
      2968 I       I3 4 _1816_[3]
      2968 O        O 1 _0279_
      2969 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [20]
      2969 I       I1 2 core_bus_dat_w1[20]
      2969 I       I2 3 \UART.RST 
      2969 I       I3 4 _1586_[3]
      2969 O        O 1 _0475_
      2970 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [12]
      2970 I       I1 2 core_bus_dat_w1[12]
      2970 I       I2 3 \UART.RST 
      2970 I       I3 4 _1586_[3]
      2970 O        O 1 _0467_
      2971 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [11]
      2971 I       I1 2 core_bus_dat_w1[11]
      2971 I       I2 3 \UART.RST 
      2971 I       I3 4 _1586_[3]
      2971 O        O 1 _0466_
      2972 I       I0 1 _2169_[0]
      2972 I       I1 2 _2607_[1]
      2972 O        O 1 _0108_
      2973 I       I0 1 _2168_[0]
      2973 I       I1 2 \UART.uart_tx_i.tx_clk_divider_i.n345_o [2]
      2973 I       I2 3 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]
      2973 I       I3 4 \UART.os_clk_divider_ias.div_mark 
      2973 O        O 1 _2607_[1]
      2974 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [5]
      2974 I       I1 2 core_bus_dat_w1[5]
      2974 I       I2 3 \UART.RST 
      2974 I       I3 4 _1586_[3]
      2974 O        O 1 _0460_
      2975 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [4]
      2975 I       I1 2 core_bus_dat_w1[4]
      2975 I       I2 3 \UART.RST 
      2975 I       I3 4 _1586_[3]
      2975 O        O 1 _0459_
      2976 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [3]
      2976 I       I1 2 core_bus_dat_w1[3]
      2976 I       I2 3 \UART.RST 
      2976 I       I3 4 _1586_[3]
      2976 O        O 1 _0458_
      2977 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [2]
      2977 I       I1 2 core_bus_dat_w1[2]
      2977 I       I2 3 \UART.RST 
      2977 I       I3 4 _1586_[3]
      2977 O        O 1 _0457_
      2978 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [1]
      2978 I       I1 2 core_bus_dat_w1[1]
      2978 I       I2 3 \UART.RST 
      2978 I       I3 4 _1586_[3]
      2978 O        O 1 _0456_
      2979 I       I0 1 \VexRiscv.dBusWishbone_DAT_MOSI [0]
      2979 I       I1 2 core_bus_dat_w1[0]
      2979 I       I2 3 \UART.RST 
      2979 I       I3 4 _1586_[3]
      2979 O        O 1 _0455_
      2980 I       I0 1 _2186_[0]
      2980 I       I1 2 \UART.RST 
      2980 O        O 1 _0454_
      2981 I       I0 1 _1579_[0]
      2981 I       I1 2 core_burst_r_first
      2981 I       I2 3 _2608_[2]
      2981 I       I3 4 \UART.RST 
      2981 O        O 1 _0453_
      2982 I       I0 1 _1841_[1]
      2982 I       I1 2 _1841_[0]
      2982 I       I2 3 _1580_[1]
      2982 O        O 1 _2608_[2]
      2983 I       I0 1 clockdomainsrenamer_state[0]
      2983 I       I1 2 \UART.RST 
      2983 I       I2 3 clockdomainsrenamer_state[1]
      2983 I       I3 4 _2606_[3]
      2983 O        O 1 _0452_
      2984 I       I0 1 _1875_[2]
      2984 I       I1 2 hyperramsdrphy_source_last
      2984 I       I2 3 _1635_[0]
      2984 I       I3 4 _2605_[3]
      2984 O        O 1 _2606_[3]
      2985 I       I0 1 _1634_[0]
      2985 I       I1 2 hyperramsdrphy_phase[1]
      2985 I       I2 3 hyperramsdrphy_phase[0]
      2985 I       I3 4 hyperramsdrphy_ios_cs_n
      2985 O        O 1 _2605_[3]
      2986 I       I0 1 clockdomainsrenamer_state[1]
      2986 I       I1 2 clockdomainsrenamer_state[0]
      2986 O        O 1 hyperramsdrphy_ios_cs_n
      2987 I       I0 1 clockdomainsrenamer_state[1]
      2987 I       I1 2 _2606_[3]
      2987 I       I2 3 \UART.RST 
      2987 I       I3 4 clockdomainsrenamer_state[0]
      2987 O        O 1 _0451_
      2988 I       I0 1 \UART.RST 
      2988 I       I1 2 basesoc_uart_rx0
      2988 O        O 1 _0450_
      2989 I       I0 1 _2186_[0]
      2989 I       I1 2 basesoc_uart_tx_trigger_d
      2989 I       I2 3 _2631_[2]
      2989 I       I3 4 \UART.RST 
      2989 O        O 1 _0449_
      2990 I       I0 1 basesoc_uart_pending_re
      2990 I       I1 2 basesoc_uart_pending_r[0]
      2990 I       I2 3 basesoc_uart_tx1
      2990 O        O 1 _2631_[2]
      2991 I       I0 1 _1939_[2]
      2991 I       I1 2 basesoc_tx_sink_valid
      2991 I       I2 3 basesoc_uart_tx_fifo_do_read
      2991 I       I3 4 \UART.RST 
      2991 O        O 1 _0448_
      2992 I       I0 1 basesoc_uart_tx_fifo_produce[3]
      2992 I       I1 2 _1368_[3]
      2992 I       I2 3 \UART.RST 
      2992 I       I3 4 basesoc_uart_tx_fifo_wrport_we
      2992 O        O 1 _0447_
      2993 I       I0 1 basesoc_uart_tx_fifo_produce[2]
      2993 I       I1 2 _1368_[2]
      2993 I       I2 3 \UART.RST 
      2993 I       I3 4 basesoc_uart_tx_fifo_wrport_we
      2993 O        O 1 _0446_
      2994 I       I0 1 basesoc_cpu_rst
      2994 I       I1 2 basesoc_uart_rxtx_r[1]
      2994 I       I2 3 \UART.RST 
      2994 I       I3 4 _2156_[1]
      2994 O        O 1 _0163_
      2995 I       I0 1 basesoc_uart_tx_fifo_produce[1]
      2995 I       I1 2 _1368_[1]
      2995 I       I2 3 \UART.RST 
      2995 I       I3 4 basesoc_uart_tx_fifo_wrport_we
      2995 O        O 1 _0445_
      2996 I       I0 1 basesoc_uart_tx_fifo_produce[0]
      2996 I       I1 2 _1368_[0]
      2996 I       I2 3 \UART.RST 
      2996 I       I3 4 basesoc_uart_tx_fifo_wrport_we
      2996 O        O 1 _0444_
      2997 I       I0 1 _2187_[0]
      2997 I       I1 2 basesoc_uart_tx_fifo_level0[3]
      2997 I       I2 3 _2187_[2]
      2997 I       I3 4 \UART.RST 
      2997 O        O 1 _0442_
      2998 I       I0 1 _1462_[3]
      2998 I       I1 2 _1374_[3]
      2998 I       I2 3 basesoc_uart_tx_fifo_wrport_we
      2998 I       I3 4 basesoc_uart_tx_fifo_do_read
      2998 O        O 1 _2187_[2]
      2999 I       I0 1 _2187_[0]
      2999 I       I1 2 basesoc_uart_tx_fifo_level0[2]
      2999 I       I2 3 _2604_[2]
      2999 I       I3 4 \UART.RST 
      2999 O        O 1 _0441_
      3000 I       I0 1 _1462_[2]
      3000 I       I1 2 _1374_[2]
      3000 I       I2 3 basesoc_uart_tx_fifo_wrport_we
      3000 I       I3 4 basesoc_uart_tx_fifo_do_read
      3000 O        O 1 _2604_[2]
      3001 I       I0 1 basesoc_timer_load_storage[31]
      3001 I       I1 2 _2154_[1]
      3001 I       I2 3 \UART.RST 
      3001 I       I3 4 _1799_[3]
      3001 O        O 1 _0274_
      3002 I       I0 1 basesoc_rx_enable
      3002 I       I1 2 _1365_[1]
      3002 O        O 1 _0177_
      3003 I       I0 1 _1362_[16]
      3003 I       I1 2 basesoc_tx_enable
      3003 O        O 1 _0398_
      3004 I       I0 1 _1362_[15]
      3004 I       I1 2 basesoc_tx_enable
      3004 O        O 1 _0397_
      3005 I       I0 1 _1362_[13]
      3005 I       I1 2 basesoc_tx_enable
      3005 O        O 1 _0395_
      3006 I       I0 1 _1362_[12]
      3006 I       I1 2 basesoc_tx_enable
      3006 O        O 1 _0394_
      3007 I       I0 1 basesoc_tx_enable
      3007 I       I1 2 _1362_[11]
      3007 O        O 1 _0393_
      3008 I       I0 1 basesoc_timer_value_status[4]
      3008 I       I1 2 basesoc_timer_value[4]
      3008 I       I2 3 \UART.RST 
      3008 I       I3 4 basesoc_timer_update_value_re
      3008 O        O 1 _0316_
      3009 I       I0 1 basesoc_timer_value_status[3]
      3009 I       I1 2 basesoc_timer_value[3]
      3009 I       I2 3 \UART.RST 
      3009 I       I3 4 basesoc_timer_update_value_re
      3009 O        O 1 _0315_
      3010 I       I0 1 basesoc_timer_value_status[2]
      3010 I       I1 2 basesoc_timer_value[2]
      3010 I       I2 3 \UART.RST 
      3010 I       I3 4 basesoc_timer_update_value_re
      3010 O        O 1 _0314_
      3011 I       I0 1 basesoc_timer_value_status[1]
      3011 I       I1 2 basesoc_timer_value[1]
      3011 I       I2 3 \UART.RST 
      3011 I       I3 4 basesoc_timer_update_value_re
      3011 O        O 1 _0313_
      3012 I       I0 1 basesoc_timer_value_status[0]
      3012 I       I1 2 basesoc_timer_value[0]
      3012 I       I2 3 \UART.RST 
      3012 I       I3 4 basesoc_timer_update_value_re
      3012 O        O 1 _0312_
      3013 I       I0 1 \UART.RST 
      3013 I       I1 2 _1662_[2]
      3013 I       I2 3 _1798_[0]
      3013 O        O 1 _0311_
      3014 I       I0 1 _2602_[0]
      3014 I       I1 2 \UART.RST 
      3014 O        O 1 _0310_
      3015 I       I0 1 csr_bankarray_csrbank10_out0_r
      3015 I       I1 2 basesoc_timer_update_value_storage
      3015 I       I2 3 _1798_[0]
      3015 I       I3 4 _1662_[2]
      3015 O        O 1 _2602_[0]
      3016 I       I0 1 \UART.RST 
      3016 I       I1 2 _2326_[3]
      3016 O        O 1 _0309_
      3017 I       I0 1 basesoc_timer_reload_storage[31]
      3017 I       I1 2 _2154_[1]
      3017 I       I2 3 \UART.RST 
      3017 I       I3 4 _1816_[3]
      3017 O        O 1 _0308_
      3018 I       I0 1 _1362_[10]
      3018 I       I1 2 basesoc_tx_enable
      3018 O        O 1 _0392_
      3019 I       I0 1 _1362_[9]
      3019 I       I1 2 basesoc_tx_enable
      3019 O        O 1 _0391_
      3020 I       I0 1 _1362_[8]
      3020 I       I1 2 basesoc_tx_enable
      3020 O        O 1 _0390_
      3021 I       I0 1 _1362_[7]
      3021 I       I1 2 basesoc_tx_enable
      3021 O        O 1 _0389_
      3022 I       I0 1 _1362_[6]
      3022 I       I1 2 basesoc_tx_enable
      3022 O        O 1 _0388_
      3023 I       I0 1 _1362_[5]
      3023 I       I1 2 basesoc_tx_enable
      3023 O        O 1 _0387_
      3024 I       I0 1 basesoc_tx_enable
      3024 I       I1 2 _1362_[4]
      3024 O        O 1 _0386_
      3025 I       I0 1 _1362_[3]
      3025 I       I1 2 basesoc_tx_enable
      3025 O        O 1 _0385_
      3026 I       I0 1 basesoc_tx_enable
      3026 I       I1 2 _1362_[2]
      3026 O        O 1 _0384_
      3027 I       I0 1 basesoc_tx_enable
      3027 I       I1 2 _1362_[1]
      3027 O        O 1 _0383_
      3028 I       I0 1 _1362_[0]
      3028 I       I1 2 basesoc_tx_enable
      3028 O        O 1 _0382_
      3029 I       I0 1 \UART.RST 
      3029 I       I1 2 _1944_[0]
      3029 O        O 1 _0381_
      3030 I       I0 1 basesoc_tx_tick
      3030 I       I1 2 basesoc_tx_enable
      3030 I       I2 3 _1452_[3]
      3030 O        O 1 _0380_
      3031 I       I0 1 basesoc_tx_tick
      3031 I       I1 2 basesoc_tx_enable
      3031 I       I2 3 _1452_[2]
      3031 O        O 1 _0379_
      3032 I       I0 1 basesoc_tx_tick
      3032 I       I1 2 basesoc_tx_enable
      3032 I       I2 3 _1452_[1]
      3032 O        O 1 _0378_
      3033 I       I0 1 basesoc_tx_tick
      3033 I       I1 2 basesoc_tx_enable
      3033 I       I2 3 _1452_[0]
      3033 O        O 1 _0377_
      3034 I       I0 1 basesoc_timer_load_storage[31]
      3034 I       I1 2 _2601_[1]
      3034 I       I2 3 \UART.RST 
      3034 I       I3 4 basesoc_timer_en_storage
      3034 O        O 1 _0376_
      3035 I       I0 1 _1445_[31]
      3035 I       I1 2 basesoc_timer_reload_storage[31]
      3035 I       I2 3 _1944_[0]
      3035 O        O 1 _2601_[1]
      3036 I       I0 1 basesoc_timer_load_storage[30]
      3036 I       I1 2 _2598_[1]
      3036 I       I2 3 \UART.RST 
      3036 I       I3 4 basesoc_timer_en_storage
      3036 O        O 1 _0375_
      3037 I       I0 1 _1445_[30]
      3037 I       I1 2 basesoc_timer_reload_storage[30]
      3037 I       I2 3 _1944_[0]
      3037 O        O 1 _2598_[1]
      3038 I       I0 1 basesoc_timer_load_storage[29]
      3038 I       I1 2 _2592_[1]
      3038 I       I2 3 \UART.RST 
      3038 I       I3 4 basesoc_timer_en_storage
      3038 O        O 1 _0374_
      3039 I       I0 1 _1445_[29]
      3039 I       I1 2 basesoc_timer_reload_storage[29]
      3039 I       I2 3 _1944_[0]
      3039 O        O 1 _2592_[1]
      3040 I       I0 1 basesoc_timer_load_storage[28]
      3040 I       I1 2 _2600_[1]
      3040 I       I2 3 \UART.RST 
      3040 I       I3 4 basesoc_timer_en_storage
      3040 O        O 1 _0373_
      3041 I       I0 1 _1445_[28]
      3041 I       I1 2 basesoc_timer_reload_storage[28]
      3041 I       I2 3 _1944_[0]
      3041 O        O 1 _2600_[1]
      3042 I       I0 1 basesoc_timer_load_storage[27]
      3042 I       I1 2 _2591_[1]
      3042 I       I2 3 \UART.RST 
      3042 I       I3 4 basesoc_timer_en_storage
      3042 O        O 1 _0372_
      3043 I       I0 1 _1445_[27]
      3043 I       I1 2 basesoc_timer_reload_storage[27]
      3043 I       I2 3 _1944_[0]
      3043 O        O 1 _2591_[1]
      3044 I       I0 1 basesoc_timer_load_storage[26]
      3044 I       I1 2 _2587_[1]
      3044 I       I2 3 \UART.RST 
      3044 I       I3 4 basesoc_timer_en_storage
      3044 O        O 1 _0371_
      3045 I       I0 1 _1445_[26]
      3045 I       I1 2 basesoc_timer_reload_storage[26]
      3045 I       I2 3 _1944_[0]
      3045 O        O 1 _2587_[1]
      3046 I       I0 1 basesoc_timer_load_storage[25]
      3046 I       I1 2 _2599_[1]
      3046 I       I2 3 \UART.RST 
      3046 I       I3 4 basesoc_timer_en_storage
      3046 O        O 1 _0370_
      3047 I       I0 1 _1445_[25]
      3047 I       I1 2 basesoc_timer_reload_storage[25]
      3047 I       I2 3 _1944_[0]
      3047 O        O 1 _2599_[1]
      3048 I       I0 1 basesoc_timer_load_storage[24]
      3048 I       I1 2 _2586_[1]
      3048 I       I2 3 \UART.RST 
      3048 I       I3 4 basesoc_timer_en_storage
      3048 O        O 1 _0369_
      3049 I       I0 1 _1445_[24]
      3049 I       I1 2 basesoc_timer_reload_storage[24]
      3049 I       I2 3 _1944_[0]
      3049 O        O 1 _2586_[1]
      3050 I       I0 1 basesoc_timer_load_storage[23]
      3050 I       I1 2 _2585_[1]
      3050 I       I2 3 \UART.RST 
      3050 I       I3 4 basesoc_timer_en_storage
      3050 O        O 1 _0368_
      3051 I       I0 1 _1445_[23]
      3051 I       I1 2 basesoc_timer_reload_storage[23]
      3051 I       I2 3 _1944_[0]
      3051 O        O 1 _2585_[1]
      3052 I       I0 1 basesoc_timer_load_storage[22]
      3052 I       I1 2 _2593_[1]
      3052 I       I2 3 \UART.RST 
      3052 I       I3 4 basesoc_timer_en_storage
      3052 O        O 1 _0367_
      3053 I       I0 1 _1445_[22]
      3053 I       I1 2 basesoc_timer_reload_storage[22]
      3053 I       I2 3 _1944_[0]
      3053 O        O 1 _2593_[1]
      3054 I       I0 1 basesoc_timer_load_storage[21]
      3054 I       I1 2 _2584_[1]
      3054 I       I2 3 \UART.RST 
      3054 I       I3 4 basesoc_timer_en_storage
      3054 O        O 1 _0366_
      3055 I       I0 1 _1445_[21]
      3055 I       I1 2 basesoc_timer_reload_storage[21]
      3055 I       I2 3 _1944_[0]
      3055 O        O 1 _2584_[1]
      3056 I       I0 1 basesoc_timer_load_storage[20]
      3056 I       I1 2 _2583_[1]
      3056 I       I2 3 \UART.RST 
      3056 I       I3 4 basesoc_timer_en_storage
      3056 O        O 1 _0365_
      3057 I       I0 1 _1445_[20]
      3057 I       I1 2 basesoc_timer_reload_storage[20]
      3057 I       I2 3 _1944_[0]
      3057 O        O 1 _2583_[1]
      3058 I       I0 1 basesoc_timer_load_storage[19]
      3058 I       I1 2 _2590_[1]
      3058 I       I2 3 \UART.RST 
      3058 I       I3 4 basesoc_timer_en_storage
      3058 O        O 1 _0364_
      3059 I       I0 1 _1445_[19]
      3059 I       I1 2 basesoc_timer_reload_storage[19]
      3059 I       I2 3 _1944_[0]
      3059 O        O 1 _2590_[1]
      3060 I       I0 1 basesoc_timer_load_storage[18]
      3060 I       I1 2 _2582_[1]
      3060 I       I2 3 \UART.RST 
      3060 I       I3 4 basesoc_timer_en_storage
      3060 O        O 1 _0363_
      3061 I       I0 1 _1445_[18]
      3061 I       I1 2 basesoc_timer_reload_storage[18]
      3061 I       I2 3 _1944_[0]
      3061 O        O 1 _2582_[1]
      3062 I       I0 1 basesoc_timer_load_storage[17]
      3062 I       I1 2 _2581_[1]
      3062 I       I2 3 \UART.RST 
      3062 I       I3 4 basesoc_timer_en_storage
      3062 O        O 1 _0362_
      3063 I       I0 1 _1445_[17]
      3063 I       I1 2 basesoc_timer_reload_storage[17]
      3063 I       I2 3 _1944_[0]
      3063 O        O 1 _2581_[1]
      3064 I       I0 1 basesoc_rx_enable
      3064 I       I1 2 _1365_[8]
      3064 O        O 1 _0184_
      3065 I       I0 1 core_dat_rx_conv_converter_source_payload_data[31]
      3065 I       I1 2 core_sink_sink_payload_dq[7]
      3065 I       I2 3 \UART.RST 
      3065 I       I3 4 _1755_[3]
      3065 O        O 1 _0102_
      3066 I       I0 1 basesoc_timer_reload_storage[3]
      3066 I       I1 2 basesoc_uart_rxtx_r[3]
      3066 I       I2 3 \UART.RST 
      3066 I       I3 4 _1816_[3]
      3066 O        O 1 _0280_
      3067 I       I0 1 basesoc_rx_enable
      3067 I       I1 2 _1365_[7]
      3067 O        O 1 _0183_
      3068 I       I0 1 basesoc_timer_load_storage[15]
      3068 I       I1 2 _2578_[1]
      3068 I       I2 3 \UART.RST 
      3068 I       I3 4 basesoc_timer_en_storage
      3068 O        O 1 _0360_
      3069 I       I0 1 _1445_[15]
      3069 I       I1 2 basesoc_timer_reload_storage[15]
      3069 I       I2 3 _1944_[0]
      3069 O        O 1 _2578_[1]
      3070 I       I0 1 basesoc_timer_reload_storage[30]
      3070 I       I1 2 _2357_[1]
      3070 I       I2 3 \UART.RST 
      3070 I       I3 4 _1816_[3]
      3070 O        O 1 _0307_
      3071 I       I0 1 basesoc_timer_reload_storage[29]
      3071 I       I1 2 _2341_[1]
      3071 I       I2 3 \UART.RST 
      3071 I       I3 4 _1816_[3]
      3071 O        O 1 _0306_
      3072 I       I0 1 basesoc_timer_reload_storage[28]
      3072 I       I1 2 _2344_[1]
      3072 I       I2 3 \UART.RST 
      3072 I       I3 4 _1816_[3]
      3072 O        O 1 _0305_
      3073 I       I0 1 basesoc_timer_reload_storage[27]
      3073 I       I1 2 _2346_[1]
      3073 I       I2 3 \UART.RST 
      3073 I       I3 4 _1816_[3]
      3073 O        O 1 _0304_
      3074 I       I0 1 basesoc_timer_reload_storage[26]
      3074 I       I1 2 _2349_[1]
      3074 I       I2 3 \UART.RST 
      3074 I       I3 4 _1816_[3]
      3074 O        O 1 _0303_
      3075 I       I0 1 basesoc_timer_reload_storage[25]
      3075 I       I1 2 _1958_[1]
      3075 I       I2 3 \UART.RST 
      3075 I       I3 4 _1816_[3]
      3075 O        O 1 _0302_
      3076 I       I0 1 basesoc_timer_reload_storage[24]
      3076 I       I1 2 _2250_[1]
      3076 I       I2 3 \UART.RST 
      3076 I       I3 4 _1816_[3]
      3076 O        O 1 _0301_
      3077 I       I0 1 basesoc_timer_load_storage[14]
      3077 I       I1 2 _2579_[1]
      3077 I       I2 3 \UART.RST 
      3077 I       I3 4 basesoc_timer_en_storage
      3077 O        O 1 _0359_
      3078 I       I0 1 _1445_[14]
      3078 I       I1 2 basesoc_timer_reload_storage[14]
      3078 I       I2 3 _1944_[0]
      3078 O        O 1 _2579_[1]
      3079 I       I0 1 basesoc_timer_load_storage[13]
      3079 I       I1 2 _2575_[1]
      3079 I       I2 3 \UART.RST 
      3079 I       I3 4 basesoc_timer_en_storage
      3079 O        O 1 _0358_
      3080 I       I0 1 _1445_[13]
      3080 I       I1 2 basesoc_timer_reload_storage[13]
      3080 I       I2 3 _1944_[0]
      3080 O        O 1 _2575_[1]
      3081 I       I0 1 basesoc_timer_load_storage[12]
      3081 I       I1 2 _2191_[1]
      3081 I       I2 3 \UART.RST 
      3081 I       I3 4 basesoc_timer_en_storage
      3081 O        O 1 _0357_
      3082 I       I0 1 _1445_[12]
      3082 I       I1 2 basesoc_timer_reload_storage[12]
      3082 I       I2 3 _1944_[0]
      3082 O        O 1 _2191_[1]
      3083 I       I0 1 basesoc_timer_load_storage[11]
      3083 I       I1 2 _2577_[1]
      3083 I       I2 3 \UART.RST 
      3083 I       I3 4 basesoc_timer_en_storage
      3083 O        O 1 _0356_
      3084 I       I0 1 _1445_[11]
      3084 I       I1 2 basesoc_timer_reload_storage[11]
      3084 I       I2 3 _1944_[0]
      3084 O        O 1 _2577_[1]
      3085 I       I0 1 basesoc_timer_load_storage[10]
      3085 I       I1 2 _2573_[1]
      3085 I       I2 3 \UART.RST 
      3085 I       I3 4 basesoc_timer_en_storage
      3085 O        O 1 _0355_
      3086 I       I0 1 _1445_[10]
      3086 I       I1 2 basesoc_timer_reload_storage[10]
      3086 I       I2 3 _1944_[0]
      3086 O        O 1 _2573_[1]
      3087 I       I0 1 basesoc_timer_load_storage[9]
      3087 I       I1 2 _2192_[1]
      3087 I       I2 3 \UART.RST 
      3087 I       I3 4 basesoc_timer_en_storage
      3087 O        O 1 _0354_
      3088 I       I0 1 _1445_[9]
      3088 I       I1 2 basesoc_timer_reload_storage[9]
      3088 I       I2 3 _1944_[0]
      3088 O        O 1 _2192_[1]
      3089 I       I0 1 basesoc_timer_load_storage[8]
      3089 I       I1 2 _2576_[1]
      3089 I       I2 3 \UART.RST 
      3089 I       I3 4 basesoc_timer_en_storage
      3089 O        O 1 _0353_
      3090 I       I0 1 _1445_[8]
      3090 I       I1 2 basesoc_timer_reload_storage[8]
      3090 I       I2 3 _1944_[0]
      3090 O        O 1 _2576_[1]
      3091 I       I0 1 basesoc_timer_load_storage[7]
      3091 I       I1 2 _2571_[1]
      3091 I       I2 3 \UART.RST 
      3091 I       I3 4 basesoc_timer_en_storage
      3091 O        O 1 _0352_
      3092 I       I0 1 _1445_[7]
      3092 I       I1 2 basesoc_timer_reload_storage[7]
      3092 I       I2 3 _1944_[0]
      3092 O        O 1 _2571_[1]
      3093 I       I0 1 basesoc_timer_load_storage[6]
      3093 I       I1 2 _2193_[1]
      3093 I       I2 3 \UART.RST 
      3093 I       I3 4 basesoc_timer_en_storage
      3093 O        O 1 _0351_
      3094 I       I0 1 _1445_[6]
      3094 I       I1 2 basesoc_timer_reload_storage[6]
      3094 I       I2 3 _1944_[0]
      3094 O        O 1 _2193_[1]
      3095 I       I0 1 basesoc_timer_load_storage[5]
      3095 I       I1 2 _2574_[1]
      3095 I       I2 3 \UART.RST 
      3095 I       I3 4 basesoc_timer_en_storage
      3095 O        O 1 _0350_
      3096 I       I0 1 _1445_[5]
      3096 I       I1 2 basesoc_timer_reload_storage[5]
      3096 I       I2 3 _1944_[0]
      3096 O        O 1 _2574_[1]
      3097 I       I0 1 basesoc_timer_load_storage[4]
      3097 I       I1 2 _2569_[1]
      3097 I       I2 3 \UART.RST 
      3097 I       I3 4 basesoc_timer_en_storage
      3097 O        O 1 _0349_
      3098 I       I0 1 _1445_[4]
      3098 I       I1 2 basesoc_timer_reload_storage[4]
      3098 I       I2 3 _1944_[0]
      3098 O        O 1 _2569_[1]
      3099 I       I0 1 basesoc_timer_load_storage[3]
      3099 I       I1 2 _2194_[1]
      3099 I       I2 3 \UART.RST 
      3099 I       I3 4 basesoc_timer_en_storage
      3099 O        O 1 _0348_
      3100 I       I0 1 _1445_[3]
      3100 I       I1 2 basesoc_timer_reload_storage[3]
      3100 I       I2 3 _1944_[0]
      3100 O        O 1 _2194_[1]
      3101 I       I0 1 basesoc_timer_load_storage[2]
      3101 I       I1 2 _2572_[1]
      3101 I       I2 3 \UART.RST 
      3101 I       I3 4 basesoc_timer_en_storage
      3101 O        O 1 _0347_
      3102 I       I0 1 _1445_[2]
      3102 I       I1 2 basesoc_timer_reload_storage[2]
      3102 I       I2 3 _1944_[0]
      3102 O        O 1 _2572_[1]
      3103 I       I0 1 basesoc_timer_load_storage[1]
      3103 I       I1 2 _2568_[1]
      3103 I       I2 3 \UART.RST 
      3103 I       I3 4 basesoc_timer_en_storage
      3103 O        O 1 _0346_
      3104 I       I0 1 _1445_[1]
      3104 I       I1 2 basesoc_timer_reload_storage[1]
      3104 I       I2 3 _1944_[0]
      3104 O        O 1 _2568_[1]
      3105 I       I0 1 basesoc_timer_load_storage[0]
      3105 I       I1 2 _2195_[1]
      3105 I       I2 3 \UART.RST 
      3105 I       I3 4 basesoc_timer_en_storage
      3105 O        O 1 _0345_
      3106 I       I0 1 _1445_[0]
      3106 I       I1 2 basesoc_timer_reload_storage[0]
      3106 I       I2 3 _1944_[0]
      3106 O        O 1 _2195_[1]
      3107 I       I0 1 basesoc_timer_zero_trigger_d
      3107 I       I1 2 _1944_[0]
      3107 I       I2 3 _2570_[2]
      3107 I       I3 4 \UART.RST 
      3107 O        O 1 _0344_
      3108 I       I0 1 basesoc_timer_pending_re
      3108 I       I1 2 basesoc_timer_pending_r
      3108 I       I2 3 basesoc_timer_pending_status
      3108 O        O 1 _2570_[2]
      3109 I       I0 1 basesoc_timer_value_status[31]
      3109 I       I1 2 basesoc_timer_value[31]
      3109 I       I2 3 \UART.RST 
      3109 I       I3 4 basesoc_timer_update_value_re
      3109 O        O 1 _0343_
      3110 I       I0 1 basesoc_timer_value_status[30]
      3110 I       I1 2 basesoc_timer_value[30]
      3110 I       I2 3 \UART.RST 
      3110 I       I3 4 basesoc_timer_update_value_re
      3110 O        O 1 _0342_
      3111 I       I0 1 basesoc_timer_value_status[29]
      3111 I       I1 2 basesoc_timer_value[29]
      3111 I       I2 3 \UART.RST 
      3111 I       I3 4 basesoc_timer_update_value_re
      3111 O        O 1 _0341_
      3112 I       I0 1 basesoc_timer_value_status[28]
      3112 I       I1 2 basesoc_timer_value[28]
      3112 I       I2 3 \UART.RST 
      3112 I       I3 4 basesoc_timer_update_value_re
      3112 O        O 1 _0340_
      3113 I       I0 1 basesoc_bus_errors[14]
      3113 I       I1 2 _1359_[14]
      3113 I       I2 3 \UART.RST 
      3113 I       I3 4 _2030_[3]
      3113 O        O 1 _0142_
      3114 I       I0 1 basesoc_timer_load_storage[1]
      3114 I       I1 2 basesoc_uart_rxtx_r[1]
      3114 I       I2 3 \UART.RST 
      3114 I       I3 4 _1799_[3]
      3114 O        O 1 _0244_
      3115 I       I0 1 basesoc_rx_enable
      3115 I       I1 2 _1365_[20]
      3115 O        O 1 _0196_
      3116 I       I0 1 basesoc_timer_reload_storage[23]
      3116 I       I1 2 _2347_[1]
      3116 I       I2 3 \UART.RST 
      3116 I       I3 4 _1816_[3]
      3116 O        O 1 _0300_
      3117 I       I0 1 basesoc_timer_reload_storage[22]
      3117 I       I1 2 _2196_[1]
      3117 I       I2 3 \UART.RST 
      3117 I       I3 4 _1816_[3]
      3117 O        O 1 _0299_
      3118 I       I0 1 basesoc_bus_errors[13]
      3118 I       I1 2 _1359_[13]
      3118 I       I2 3 \UART.RST 
      3118 I       I3 4 _2030_[3]
      3118 O        O 1 _0141_
      3119 I       I0 1 basesoc_bus_errors[15]
      3119 I       I1 2 _1359_[15]
      3119 I       I2 3 \UART.RST 
      3119 I       I3 4 _2030_[3]
      3119 O        O 1 _0143_
      3120 I       I0 1 basesoc_rx_enable
      3120 I       I1 2 _1365_[21]
      3120 O        O 1 _0197_
      3121 I       I0 1 basesoc_timer_load_storage[2]
      3121 I       I1 2 basesoc_uart_rxtx_r[2]
      3121 I       I2 3 \UART.RST 
      3121 I       I3 4 _1799_[3]
      3121 O        O 1 _0245_
      3122 I       I0 1 basesoc_rx_enable
      3122 I       I1 2 _1365_[22]
      3122 O        O 1 _0198_
      3123 I       I0 1 basesoc_timer_reload_storage[21]
      3123 I       I1 2 _2197_[1]
      3123 I       I2 3 \UART.RST 
      3123 I       I3 4 _1816_[3]
      3123 O        O 1 _0298_
      3124 I       I0 1 basesoc_timer_reload_storage[20]
      3124 I       I1 2 _2377_[1]
      3124 I       I2 3 \UART.RST 
      3124 I       I3 4 _1816_[3]
      3124 O        O 1 _0297_
      3125 I       I0 1 core_reg_rx_conv_converter_source_payload_data[7]
      3125 I       I1 2 core_sink_sink_payload_dq[7]
      3125 I       I2 3 \UART.RST 
      3125 I       I3 4 _1930_[3]
      3125 O        O 1 _0094_
      3126 I       I0 1 basesoc_bus_errors[16]
      3126 I       I1 2 _1359_[16]
      3126 I       I2 3 \UART.RST 
      3126 I       I3 4 _2030_[3]
      3126 O        O 1 _0144_
      3127 I       I0 1 basesoc_rx_enable
      3127 I       I1 2 _1365_[24]
      3127 O        O 1 _0200_
      3128 I       I0 1 basesoc_timer_reload_storage[19]
      3128 I       I1 2 _2160_[1]
      3128 I       I2 3 \UART.RST 
      3128 I       I3 4 _1816_[3]
      3128 O        O 1 _0296_
      3129 I       I0 1 basesoc_timer_reload_storage[18]
      3129 I       I1 2 _1799_[1]
      3129 I       I2 3 \UART.RST 
      3129 I       I3 4 _1816_[3]
      3129 O        O 1 _0295_
      3130 I       I0 1 basesoc_bus_errors[11]
      3130 I       I1 2 _1359_[11]
      3130 I       I2 3 \UART.RST 
      3130 I       I3 4 _2030_[3]
      3130 O        O 1 _0139_
      3131 I       I0 1 basesoc_rx_enable
      3131 I       I1 2 _1365_[26]
      3131 O        O 1 _0202_
      3132 I       I0 1 basesoc_scratch_storage[28]
      3132 I       I1 2 _2344_[1]
      3132 I       I2 3 \UART.RST 
      3132 I       I3 4 _1655_[3]
      3132 O        O 1 _0237_
      3133 I       I0 1 basesoc_rx_enable
      3133 I       I1 2 _1365_[9]
      3133 O        O 1 _0185_
      3134 I       I0 1 basesoc_bus_errors[18]
      3134 I       I1 2 _1359_[18]
      3134 I       I2 3 \UART.RST 
      3134 I       I3 4 _2030_[3]
      3134 O        O 1 _0146_
      3135 I       I0 1 basesoc_rx_enable
      3135 I       I1 2 _1365_[27]
      3135 O        O 1 _0203_
      3136 I       I0 1 basesoc_timer_load_storage[5]
      3136 I       I1 2 basesoc_uart_rxtx_r[5]
      3136 I       I2 3 \UART.RST 
      3136 I       I3 4 _1799_[3]
      3136 O        O 1 _0248_
      3137 I       I0 1 basesoc_rx_enable
      3137 I       I1 2 _1365_[28]
      3137 O        O 1 _0204_
      3138 I       I0 1 basesoc_bus_errors[9]
      3138 I       I1 2 _1359_[9]
      3138 I       I2 3 \UART.RST 
      3138 I       I3 4 _2030_[3]
      3138 O        O 1 _0137_
      3139 I       I0 1 basesoc_bus_errors[19]
      3139 I       I1 2 _1359_[19]
      3139 I       I2 3 \UART.RST 
      3139 I       I3 4 _2030_[3]
      3139 O        O 1 _0147_
      3140 I       I0 1 _1666_[0]
      3140 I       I1 2 csr_bankarray_csrbank25_out0_w[2]
      3140 O        O 1 _0080_
      3141 I       I0 1 basesoc_bus_errors[8]
      3141 I       I1 2 _1359_[8]
      3141 I       I2 3 \UART.RST 
      3141 I       I3 4 _2030_[3]
      3141 O        O 1 _0136_
      3142 I       I0 1 _1365_[31]
      3142 I       I1 2 basesoc_rx_enable
      3142 O        O 1 _0207_
      3143 I       I0 1 _1641_[2]
      3143 I       I1 2 _2564_[1]
      3143 I       I2 3 _1600_[1]
      3143 O        O 1 _0083_
      3144 I       I0 1 _1600_[0]
      3144 I       I1 2 _1607_[1]
      3144 I       I2 3 csr_bankarray_csrbank23_in_w
      3144 O        O 1 _2564_[1]
      3145 I       I0 1 _2365_[2]
      3145 I       I1 2 csr_bankarray_csrbank22_out0_w
      3145 O        O 1 _0084_
      3146 I       I0 1 basesoc_bus_errors[7]
      3146 I       I1 2 _1359_[7]
      3146 I       I2 3 \UART.RST 
      3146 I       I3 4 _2030_[3]
      3146 O        O 1 _0135_
      3147 I       I0 1 basesoc_bus_errors[21]
      3147 I       I1 2 _1359_[21]
      3147 I       I2 3 \UART.RST 
      3147 I       I3 4 _2030_[3]
      3147 O        O 1 _0149_
      3148 I       I0 1 basesoc_bus_errors[6]
      3148 I       I1 2 _1359_[6]
      3148 I       I2 3 \UART.RST 
      3148 I       I3 4 _2030_[3]
      3148 O        O 1 _0134_
      3149 I       I0 1 _1960_[2]
      3149 I       I1 2 csr_bankarray_csrbank10_out0_w
      3149 O        O 1 _0085_
      3150 I       I0 1 basesoc_timer_load_storage[8]
      3150 I       I1 2 _2159_[1]
      3150 I       I2 3 \UART.RST 
      3150 I       I3 4 _1799_[3]
      3150 O        O 1 _0251_
      3151 I       I0 1 basesoc_scratch_storage[0]
      3151 I       I1 2 csr_bankarray_csrbank10_out0_r
      3151 I       I2 3 \UART.RST 
      3151 I       I3 4 _1655_[3]
      3151 O        O 1 _0209_
      3152 I       I0 1 basesoc_timer_load_storage[9]
      3152 I       I1 2 _2198_[1]
      3152 I       I2 3 \UART.RST 
      3152 I       I3 4 _1799_[3]
      3152 O        O 1 _0252_
      3153 I       I0 1 basesoc_scratch_storage[1]
      3153 I       I1 2 basesoc_uart_rxtx_r[1]
      3153 I       I2 3 \UART.RST 
      3153 I       I3 4 _1655_[3]
      3153 O        O 1 _0210_
      3154 I       I0 1 core_dat_rx_conv_converter_source_payload_data[30]
      3154 I       I1 2 core_sink_sink_payload_dq[6]
      3154 I       I2 3 \UART.RST 
      3154 I       I3 4 _1755_[3]
      3154 O        O 1 _0101_
      3155 I       I0 1 basesoc_timer_reload_storage[4]
      3155 I       I1 2 basesoc_uart_rxtx_r[4]
      3155 I       I2 3 \UART.RST 
      3155 I       I3 4 _1816_[3]
      3155 O        O 1 _0281_
      3156 I       I0 1 basesoc_timer_reload_storage[5]
      3156 I       I1 2 basesoc_uart_rxtx_r[5]
      3156 I       I2 3 \UART.RST 
      3156 I       I3 4 _1816_[3]
      3156 O        O 1 _0282_
      3157 I       I0 1 basesoc_rx_enable
      3157 I       I1 2 _1365_[11]
      3157 O        O 1 _0187_
      3158 I       I0 1 basesoc_scratch_storage[29]
      3158 I       I1 2 _2341_[1]
      3158 I       I2 3 \UART.RST 
      3158 I       I3 4 _1655_[3]
      3158 O        O 1 _0238_
      3159 I       I0 1 basesoc_rx_enable
      3159 I       I1 2 _1365_[10]
      3159 O        O 1 _0186_
      3160 I       I0 1 basesoc_rx_enable
      3160 I       I1 2 _1365_[13]
      3160 O        O 1 _0189_
      3161 I       I0 1 basesoc_scratch_storage[30]
      3161 I       I1 2 _2357_[1]
      3161 I       I2 3 \UART.RST 
      3161 I       I3 4 _1655_[3]
      3161 O        O 1 _0239_
      3162 I       I0 1 basesoc_rx_enable
      3162 I       I1 2 _1365_[12]
      3162 O        O 1 _0188_
      3163 I       I0 1 core_dat_rx_conv_converter_source_payload_data[29]
      3163 I       I1 2 core_sink_sink_payload_dq[5]
      3163 I       I2 3 \UART.RST 
      3163 I       I3 4 _1755_[3]
      3163 O        O 1 _0100_
      3164 I       I0 1 core_dat_rx_conv_converter_source_payload_data[28]
      3164 I       I1 2 core_sink_sink_payload_dq[4]
      3164 I       I2 3 \UART.RST 
      3164 I       I3 4 _1755_[3]
      3164 O        O 1 _0099_
      3165 I       I0 1 basesoc_timer_reload_storage[6]
      3165 I       I1 2 basesoc_uart_rxtx_r[6]
      3165 I       I2 3 \UART.RST 
      3165 I       I3 4 _1816_[3]
      3165 O        O 1 _0283_
      3166 I       I0 1 basesoc_timer_load_storage[10]
      3166 I       I1 2 _1791_[1]
      3166 I       I2 3 \UART.RST 
      3166 I       I3 4 _1799_[3]
      3166 O        O 1 _0253_
      3167 I       I0 1 \spi_master.n129_q 
      3167 I       I1 2 \spi_master.n28_o [0]
      3167 O        O 1 _0086_
      3168 I       I0 1 basesoc_scratch_storage[2]
      3168 I       I1 2 basesoc_uart_rxtx_r[2]
      3168 I       I2 3 \UART.RST 
      3168 I       I3 4 _1655_[3]
      3168 O        O 1 _0211_
      3169 I       I0 1 basesoc_bus_errors[4]
      3169 I       I1 2 _1359_[4]
      3169 I       I2 3 \UART.RST 
      3169 I       I3 4 _2030_[3]
      3169 O        O 1 _0132_
      3170 I       I0 1 basesoc_bus_errors[22]
      3170 I       I1 2 _1359_[22]
      3170 I       I2 3 \UART.RST 
      3170 I       I3 4 _2030_[3]
      3170 O        O 1 _0150_
      3171 I       I0 1 basesoc_timer_load_storage[11]
      3171 I       I1 2 _1935_[1]
      3171 I       I2 3 \UART.RST 
      3171 I       I3 4 _1799_[3]
      3171 O        O 1 _0254_
      3172 I       I0 1 basesoc_scratch_storage[3]
      3172 I       I1 2 basesoc_uart_rxtx_r[3]
      3172 I       I2 3 \UART.RST 
      3172 I       I3 4 _1655_[3]
      3172 O        O 1 _0212_
      3173 I       I0 1 basesoc_rx_enable
      3173 I       I1 2 _1365_[14]
      3173 O        O 1 _0190_
      3174 I       I0 1 basesoc_scratch_storage[31]
      3174 I       I1 2 _2154_[1]
      3174 I       I2 3 \UART.RST 
      3174 I       I3 4 _1655_[3]
      3174 O        O 1 _0240_
      3175 I       I0 1 basesoc_timer_reload_storage[7]
      3175 I       I1 2 basesoc_uart_rxtx_r[7]
      3175 I       I2 3 \UART.RST 
      3175 I       I3 4 _1816_[3]
      3175 O        O 1 _0284_
      3176 I       I0 1 basesoc_rx_enable
      3176 I       I1 2 _1365_[15]
      3176 O        O 1 _0191_
      3177 I       I0 1 core_dat_rx_conv_converter_source_payload_data[27]
      3177 I       I1 2 core_sink_sink_payload_dq[3]
      3177 I       I2 3 \UART.RST 
      3177 I       I3 4 _1755_[3]
      3177 O        O 1 _0098_
      3178 I       I0 1 _2559_[0]
      3178 I       I1 2 \UART.RST 
      3178 O        O 1 _0241_
      3179 I       I0 1 csr_bankarray_csrbank10_out0_r
      3179 I       I1 2 basesoc_timer_en_storage
      3179 I       I2 3 _1798_[0]
      3179 I       I3 4 _1605_[0]
      3179 O        O 1 _2559_[0]
      3180 I       I0 1 \UART.uart_tx_i.n296_q [0]
      3180 I       I1 2 _2549_[1]
      3180 I       I2 3 \UART.RST 
      3180 I       I3 4 _2033_[3]
      3180 O        O 1 _0103_
      3181 I       I0 1 _2032_[0]
      3181 I       I1 2 \UART.uart_tx_i.n186_o [0]
      3181 O        O 1 _2549_[1]
      3182 I       I0 1 basesoc_rx_enable
      3182 I       I1 2 _1365_[16]
      3182 O        O 1 _0192_
      3183 I       I0 1 basesoc_timer_reload_storage[8]
      3183 I       I1 2 _2159_[1]
      3183 I       I2 3 \UART.RST 
      3183 I       I3 4 _1816_[3]
      3183 O        O 1 _0285_
      3184 I       I0 1 basesoc_rx_enable
      3184 I       I1 2 _1365_[17]
      3184 O        O 1 _0193_
      3185 I       I0 1 core_dat_rx_conv_converter_source_payload_data[26]
      3185 I       I1 2 core_sink_sink_payload_dq[2]
      3185 I       I2 3 \UART.RST 
      3185 I       I3 4 _1755_[3]
      3185 O        O 1 _0097_
      3186 I       I0 1 _2557_[0]
      3186 I       I1 2 \UART.RST 
      3186 O        O 1 _0242_
      3187 I       I0 1 csr_bankarray_csrbank10_out0_r
      3187 I       I1 2 basesoc_timer_enable_storage
      3187 I       I2 3 _1798_[0]
      3187 I       I3 4 _1780_[1]
      3187 O        O 1 _2557_[0]
      3188 I       I0 1 basesoc_rx_enable
      3188 I       I1 2 _1365_[18]
      3188 O        O 1 _0194_
      3189 I       I0 1 basesoc_timer_reload_storage[9]
      3189 I       I1 2 _2198_[1]
      3189 I       I2 3 \UART.RST 
      3189 I       I3 4 _1816_[3]
      3189 O        O 1 _0286_
      3190 I       I0 1 basesoc_bus_errors[3]
      3190 I       I1 2 _1359_[3]
      3190 I       I2 3 \UART.RST 
      3190 I       I3 4 _2030_[3]
      3190 O        O 1 _0131_
      3191 I       I0 1 core_reg_rx_conv_converter_source_payload_data[0]
      3191 I       I1 2 core_sink_sink_payload_dq[0]
      3191 I       I2 3 \UART.RST 
      3191 I       I3 4 _1930_[3]
      3191 O        O 1 _0087_
      3192 I       I0 1 basesoc_bus_errors[23]
      3192 I       I1 2 _1359_[23]
      3192 I       I2 3 \UART.RST 
      3192 I       I3 4 _2030_[3]
      3192 O        O 1 _0151_
      3193 I       I0 1 basesoc_timer_load_storage[12]
      3193 I       I1 2 _2151_[1]
      3193 I       I2 3 \UART.RST 
      3193 I       I3 4 _1799_[3]
      3193 O        O 1 _0255_
      3194 I       I0 1 basesoc_scratch_storage[4]
      3194 I       I1 2 basesoc_uart_rxtx_r[4]
      3194 I       I2 3 \UART.RST 
      3194 I       I3 4 _1655_[3]
      3194 O        O 1 _0213_
      3195 I       I0 1 basesoc_bus_errors[2]
      3195 I       I1 2 _1359_[2]
      3195 I       I2 3 \UART.RST 
      3195 I       I3 4 _2030_[3]
      3195 O        O 1 _0130_
      3196 I       I0 1 basesoc_timer_load_storage[13]
      3196 I       I1 2 _2053_[1]
      3196 I       I2 3 \UART.RST 
      3196 I       I3 4 _1799_[3]
      3196 O        O 1 _0256_
      3197 I       I0 1 basesoc_scratch_storage[5]
      3197 I       I1 2 basesoc_uart_rxtx_r[5]
      3197 I       I2 3 \UART.RST 
      3197 I       I3 4 _1655_[3]
      3197 O        O 1 _0214_
      3198 I       I0 1 _1600_[1]
      3198 I       I1 2 _2551_[1]
      3198 I       I2 3 _1641_[2]
      3198 O        O 1 _0077_
      3199 I       I0 1 _1665_[3]
      3199 I       I1 2 _1638_[2]
      3199 I       I2 3 csr_bankarray_csrbank9_in_w
      3199 O        O 1 _2551_[1]
      3200 I       I0 1 basesoc_reset_storage[0]
      3200 I       I1 2 csr_bankarray_csrbank10_out0_r
      3200 I       I2 3 \UART.RST 
      3200 I       I3 4 _2156_[1]
      3200 O        O 1 _0162_
      3201 I       I0 1 basesoc_bus_errors[24]
      3201 I       I1 2 _1359_[24]
      3201 I       I2 3 \UART.RST 
      3201 I       I3 4 _2030_[3]
      3201 O        O 1 _0152_
      3202 I       I0 1 _1666_[0]
      3202 I       I1 2 csr_bankarray_csrbank25_out0_w[0]
      3202 O        O 1 _0078_
      3203 I       I0 1 basesoc_timer_load_storage[14]
      3203 I       I1 2 _1878_[1]
      3203 I       I2 3 \UART.RST 
      3203 I       I3 4 _1799_[3]
      3203 O        O 1 _0257_
      3204 I       I0 1 _1908_[0]
      3204 I       I1 2 \UART.os_clk_divider_ias.n31_o [3]
      3204 O        O 1 _0118_
      3205 I       I0 1 basesoc_bus_errors[25]
      3205 I       I1 2 _1359_[25]
      3205 I       I2 3 \UART.RST 
      3205 I       I3 4 _2030_[3]
      3205 O        O 1 _0153_
      3206 I       I0 1 basesoc_rx_enable
      3206 I       I1 2 _1365_[19]
      3206 O        O 1 _0195_
      3207 I       I0 1 basesoc_scratch_storage[6]
      3207 I       I1 2 basesoc_uart_rxtx_r[6]
      3207 I       I2 3 \UART.RST 
      3207 I       I3 4 _1655_[3]
      3207 O        O 1 _0215_
      3208 I       I0 1 basesoc_bus_errors[0]
      3208 I       I1 2 _1359_[0]
      3208 I       I2 3 \UART.RST 
      3208 I       I3 4 _2030_[3]
      3208 O        O 1 _0128_
      3209 I       I0 1 _1666_[0]
      3209 I       I1 2 csr_bankarray_csrbank25_out0_w[3]
      3209 O        O 1 _0081_
      3210 I       I0 1 basesoc_scratch_storage[7]
      3210 I       I1 2 basesoc_uart_rxtx_r[7]
      3210 I       I2 3 \UART.RST 
      3210 I       I3 4 _1655_[3]
      3210 O        O 1 _0216_
      3211 I       I0 1 basesoc_timer_load_storage[15]
      3211 I       I1 2 _1934_[1]
      3211 I       I2 3 \UART.RST 
      3211 I       I3 4 _1799_[3]
      3211 O        O 1 _0258_
      3212 I       I0 1 basesoc_timer_load_storage[23]
      3212 I       I1 2 _2347_[1]
      3212 I       I2 3 \UART.RST 
      3212 I       I3 4 _1799_[3]
      3212 O        O 1 _0266_
      3213 I       I0 1 uart_ice40_control_re
      3213 I       I1 2 csr_bankarray_csrbank29_control0_w
      3213 O        O 1 _2458_[0]
      3214 I       I0 1 core_state[0]
      3214 I       I1 2 core_state[2]
      3214 O        O 1 core_source_source_payload_dat_r
      3215 I       I0 1 _1498_[15]
      3215 I       I1 2 _1498_[16]
      3215 I       I2 3 _1498_[17]
      3215 O        O 1 _0045_
      3216 I       I0 1 \UART.RST 
      3216 I       I1 2 \UART_1.uart_tx_i.n237_o 
      3216 I       I2 3 \UART_1.uart_tx_i.tx_clk_divider_i.div_mark 
      3216 I       I3 4 _2556_[3]
      3216 O        O 1 _0023_
      3217 I       I0 1 \UART_1.uart_tx_i.tx_clk_divider_i.div_mark 
      3217 I       I1 2 _1760_[0]
      3217 I       I2 3 \UART.RST 
      3217 I       I3 4 \UART_1.uart_tx_i.n245_o 
      3217 O        O 1 _2556_[3]
      3218 I       I0 1 \UART.uart_rx_i.n163_q [0]
      3218 I       I1 2 \UART.uart_rx_i.n163_q [2]
      3218 I       I2 3 \UART.uart_rx_i.n163_q [1]
      3218 I       I3 4 \UART.uart_rx_i.rx_clk_divider_i.div_mark 
      3218 O        O 1 _2457_[1]
      3219 I       I0 1 _2257_[0]
      3219 I       I1 2 \UART.uart_tx_i.n237_o 
      3219 I       I2 3 _2257_[2]
      3219 O        O 1 _0014_
      3220 I       I0 1 \UART.uart_tx_i.tx_clk_divider_i.div_mark 
      3220 I       I1 2 _2032_[0]
      3220 I       I2 3 \UART.RST 
      3220 I       I3 4 \UART.uart_tx_i.n245_o 
      3220 O        O 1 _2257_[2]
      3221 I       I0 1 \UART.RST 
      3221 I       I1 2 \UART.uart_tx_i.tx_clk_divider_i.div_mark 
      3221 O        O 1 _2257_[0]
      3222 I       I0 1 _2257_[0]
      3222 I       I1 2 \UART.uart_tx_i.n250_o 
      3222 I       I2 3 _2555_[2]
      3222 O        O 1 _0013_
      3223 I       I0 1 _2528_[1]
      3223 I       I1 2 _2523_[0]
      3223 I       I2 3 \UART.uart_tx_i.n257_o 
      3223 I       I3 4 _2554_[3]
      3223 O        O 1 _2555_[2]
      3224 I       I0 1 \UART.RST 
      3224 I       I1 2 _2032_[0]
      3224 I       I2 3 \UART.uart_tx_i.n245_o 
      3224 I       I3 4 \UART.uart_tx_i.tx_clk_divider_i.div_mark 
      3224 O        O 1 _2554_[3]
      3225 I       I0 1 uart_logging_control_re
      3225 I       I1 2 csr_bankarray_csrbank30_control0_w
      3225 O        O 1 _2528_[1]
      3226 I       I0 1 \UART.RST 
      3226 I       I1 2 \UART.uart_tx_i.tx_clk_divider_i.div_mark 
      3226 O        O 1 _2523_[0]
      3227 I       I0 1 _2528_[1]
      3227 I       I1 2 _2552_[1]
      3227 I       I2 3 \UART.RST 
      3227 O        O 1 _0010_
      3228 I       I0 1 \UART.uart_tx_i.n257_o 
      3228 I       I1 2 _2257_[0]
      3228 I       I2 3 \UART.uart_tx_i.n227_o 
      3228 O        O 1 _2552_[1]
      3229 I       I0 1 _1498_[12]
      3229 I       I1 2 _1498_[13]
      3229 I       I2 3 _1498_[14]
      3229 O        O 1 _0044_
      3230 I       I0 1 _1498_[10]
      3230 I       I1 2 _1498_[11]
      3230 I       I2 3 _1498_[12]
      3230 O        O 1 _0043_
      3231 I       I0 1 _1498_[7]
      3231 I       I1 2 _1498_[8]
      3231 I       I2 3 _1498_[9]
      3231 O        O 1 _0042_
      3232 I       I0 1 \UART.RST 
      3232 I       I1 2 \spi_master.n129_q 
      3232 I       I2 3 csr_bankarray_csrbank8_control0_w[0]
      3232 I       I3 4 ice40_control_re
      3232 O        O 1 _0034_
      3233 I       I0 1 _1498_[5]
      3233 I       I1 2 _1498_[6]
      3233 I       I2 3 _1498_[7]
      3233 O        O 1 _0041_
      3234 I       I0 1 _1342_[31]
      3234 I       I1 2 _1341_[31]
      3234 I       I2 3 _1343_[31]
      3234 I       I3 4 _2550_[3]
      3234 O        O 1 _0035_
      3235 I       I0 1 \UART.RST 
      3235 I       I1 2 \spi_master.n132_q 
      3235 I       I2 3 \spi_master.n129_q 
      3235 O        O 1 _2550_[3]
      3236 I       I0 1 \spi_master.clk_toggles [1]
      3236 I       I1 2 \spi_master.last_bit [1]
      3236 I       I2 3 \spi_master.clk_toggles [3]
      3236 I       I3 4 \spi_master.last_bit [3]
      3236 O        O 1 _2206_[3]
      3237 I       I0 1 _2208_[0]
      3237 I       I1 2 _2208_[1]
      3237 O        O 1 _0036_
      3238 I       I0 1 csr_bankarray_csrbank8_control0_w[0]
      3238 I       I1 2 ice40_control_re
      3238 I       I2 3 \spi_master.n129_q 
      3238 I       I3 4 \UART.RST 
      3238 O        O 1 _2208_[1]
      3239 I       I0 1 _1345_[4]
      3239 I       I1 2 _1778_[0]
      3239 O        O 1 _0028_
      3240 I       I0 1 _1778_[0]
      3240 I       I1 2 \spi_master.n129_q 
      3240 O        O 1 _0037_
      3241 I       I0 1 _1498_[25]
      3241 I       I1 2 _1498_[26]
      3241 I       I2 3 _1498_[27]
      3241 O        O 1 _0049_
      3242 I       I0 1 _1498_[27]
      3242 I       I1 2 _1498_[28]
      3242 I       I2 3 _1498_[29]
      3242 O        O 1 _0050_
      3243 I       I0 1 \VexRiscv._zz_when 
      3243 I       I1 2 _1801_[0]
      3243 O        O 1 _0029_
      3244 I       I0 1 _2035_[2]
      3244 I       I1 2 \VexRiscv.execute_CsrPlugin_csr_773 
      3244 O        O 1 _0038_
      3245 I       I0 1 _2523_[0]
      3245 I       I1 2 \UART.uart_tx_i.n232_o 
      3245 I       I2 3 _2553_[2]
      3245 I       I3 4 _2528_[1]
      3245 O        O 1 _0012_
      3246 I       I0 1 \UART.uart_tx_i.n227_o 
      3246 I       I1 2 \UART.uart_tx_i.n257_o 
      3246 I       I2 3 \UART.RST 
      3246 O        O 1 _2553_[2]
      3247 I       I0 1 _1498_[22]
      3247 I       I1 2 _1498_[23]
      3247 I       I2 3 _1498_[24]
      3247 O        O 1 _0048_
      3248 I       I0 1 _1498_[30]
      3248 I       I1 2 _1498_[31]
      3248 I       I2 3 _1498_[32]
      3248 O        O 1 _0051_
      3249 I       I0 1 _1498_[2]
      3249 I       I1 2 _1498_[3]
      3249 I       I2 3 _1498_[4]
      3249 O        O 1 _0040_
      3250 I       I0 1 \UART.RST 
      3250 I       I1 2 \spi_master_1.n129_q 
      3250 I       I2 3 flash_control_re
      3250 I       I3 4 csr_bankarray_csrbank1_control0_w[0]
      3250 O        O 1 _0030_
      3251 I       I0 1 _1330_[31]
      3251 I       I1 2 _1329_[31]
      3251 I       I2 3 _1331_[31]
      3251 I       I3 4 _2547_[3]
      3251 O        O 1 _0031_
      3252 I       I0 1 \UART.RST 
      3252 I       I1 2 \spi_master_1.n132_q 
      3252 I       I2 3 \spi_master_1.n129_q 
      3252 O        O 1 _2547_[3]
      3253 I       I0 1 _1326_[4]
      3253 I       I1 2 \spi_master_1.n132_q 
      3253 I       I2 3 \spi_master_1.n129_q 
      3253 O        O 1 _2210_[0]
      3254 I       I0 1 flash_control_re
      3254 I       I1 2 csr_bankarray_csrbank1_control0_w[0]
      3254 I       I2 3 \spi_master_1.n129_q 
      3254 I       I3 4 \UART.RST 
      3254 O        O 1 _2210_[1]
      3255 I       I0 1 _2210_[0]
      3255 I       I1 2 _2210_[1]
      3255 O        O 1 _0032_
      3256 I       I0 1 \UART.RST 
      3256 I       I1 2 \UART.n23_q 
      3256 I       I2 3 \UART.uart_rx_i.n112_o 
      3256 I       I3 4 _2539_[3]
      3256 O        O 1 _0009_
      3257 I       I0 1 \UART.RST 
      3257 I       I1 2 \UART.uart_rx_i.rx_clk_divider_i.div_mark 
      3257 I       I2 3 \UART.uart_rx_i.n117_o 
      3257 O        O 1 _2539_[3]
      3258 I       I0 1 core_state[2]
      3258 I       I1 2 core_state[1]
      3258 I       I2 3 core_state[0]
      3258 O        O 1 core_source_source_payload_dq_oe
      3259 I       I0 1 _2542_[0]
      3259 I       I1 2 _2542_[1]
      3259 O        O 1 \VexRiscv.externalInterrupt 
      3260 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [1]
      3260 I       I1 2 \VexRiscv.externalInterruptArray_regNext [1]
      3260 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [0]
      3260 I       I3 4 \VexRiscv.externalInterruptArray_regNext [0]
      3260 O        O 1 _2542_[0]
      3261 I       I0 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [3]
      3261 I       I1 2 \VexRiscv.externalInterruptArray_regNext [3]
      3261 I       I2 3 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [2]
      3261 I       I3 4 \VexRiscv.externalInterruptArray_regNext [2]
      3261 O        O 1 _2542_[1]
      3262 I       I0 1 _1678_[0]
      3262 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3262 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3262 O        O 1 \VexRiscv.decode_IS_CSR 
      3263 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3263 I       I1 2 \VexRiscv._zz_decode_IS_CSR_3 
      3263 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3263 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]
      3263 O        O 1 \VexRiscv._zz_decode_BRANCH_CTRL [1]
      3264 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      3264 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3264 I       I2 3 \VexRiscv._zz_decode_IS_CSR_3 
      3264 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3264 O        O 1 \VexRiscv._zz__zz_decode_IS_CSR_90 
      3265 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3265 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      3265 I       I2 3 \VexRiscv._zz_decode_IS_CSR_3 
      3265 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3265 O        O 1 \VexRiscv._zz__zz_decode_IS_CSR_88 
      3266 I       I0 1 _2546_[0]
      3266 I       I1 2 \VexRiscv._zz_decode_IS_CSR_3 
      3266 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      3266 O        O 1 \VexRiscv._zz__zz_decode_IS_CSR_16 [6]
      3267 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3267 I       I1 2 \VexRiscv._zz__zz_decode_IS_CSR_22 
      3267 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      3267 O        O 1 _2546_[0]
      3268 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3268 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3268 I       I2 3 \VexRiscv._zz__zz_decode_IS_CSR_43 
      3268 I       I3 4 \VexRiscv._zz_decode_IS_CSR_3 
      3268 O        O 1 \VexRiscv._zz__zz_decode_IS_CSR_60 
      3269 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3269 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      3269 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      3269 I       I3 4 \VexRiscv._zz__zz_decode_IS_CSR_22 
      3269 O        O 1 \VexRiscv.decode_SRC_LESS_UNSIGNED 
      3270 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]
      3270 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      3270 I       I2 3 _2532_[0]
      3270 O        O 1 \VexRiscv._zz__zz_decode_IS_CSR_11 
      3271 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3271 I       I1 2 \VexRiscv._zz_decode_IS_CSR_3 
      3271 I       I2 3 _2529_[1]
      3271 O        O 1 _2532_[0]
      3272 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      3272 I       I1 2 \VexRiscv._zz__zz_decode_IS_CSR_22 
      3272 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3272 O        O 1 _2529_[1]
      3273 I       I0 1 _1498_[0]
      3273 I       I1 2 _1498_[1]
      3273 I       I2 3 _1498_[2]
      3273 O        O 1 _0039_
      3274 I       I0 1 _2162_[2]
      3274 I       I1 2 \spi_master_1.n129_q 
      3274 O        O 1 _0033_
      3275 I       I0 1 _1334_[4]
      3275 I       I1 2 _2162_[2]
      3275 O        O 1 _0027_
      3276 I       I0 1 \UART_1.uart_tx_i.n232_o 
      3276 I       I1 2 \UART_1.uart_tx_i.n237_o 
      3276 I       I2 3 \UART.RST 
      3276 I       I3 4 \UART_1.uart_tx_i.tx_clk_divider_i.div_mark 
      3276 O        O 1 _0020_
      3277 I       I0 1 \UART_1.uart_tx_i.n296_q [0]
      3277 I       I1 2 \UART_1.uart_tx_i.n296_q [1]
      3277 O        O 1 _1323_
      3278 I       I0 1 \UART_1.uart_tx_i.n306_o 
      3278 I       I1 2 \UART_1.uart_tx_i.n296_q [0]
      3278 I       I2 3 \UART_1.uart_tx_i.n296_q [1]
      3278 I       I3 4 _2541_[3]
      3278 O        O 1 _1549_
      3279 I       I0 1 \UART_1.uart_tx_i.n305_o 
      3279 I       I1 2 \UART_1.uart_tx_i.n304_o 
      3279 I       I2 3 \UART_1.uart_tx_i.n296_q [0]
      3279 I       I3 4 \UART_1.uart_tx_i.n296_q [1]
      3279 O        O 1 _2541_[3]
      3280 I       I0 1 _2535_[0]
      3280 I       I1 2 _2275_[3]
      3280 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [0]
      3280 I       I3 4 \VexRiscv._zz_execute_ALU_CTRL [1]
      3280 O        O 1 _1553_[0]
      3281 I       I0 1 _1621_[1]
      3281 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3281 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3281 I       I3 4 \VexRiscv._zz_execute_SRC1 [0]
      3281 O        O 1 _2535_[0]
      3282 I       I0 1 \UART.uart_tx_i.n302_o 
      3282 I       I1 2 \UART.uart_tx_i.n296_q [1]
      3282 I       I2 3 \UART.uart_tx_i.n296_q [0]
      3282 I       I3 4 _2544_[3]
      3282 O        O 1 _1548_
      3283 I       I0 1 \UART.uart_tx_i.n300_o 
      3283 I       I1 2 \UART.uart_tx_i.n301_o 
      3283 I       I2 3 \UART.uart_tx_i.n296_q [1]
      3283 I       I3 4 \UART.uart_tx_i.n296_q [0]
      3283 O        O 1 _2544_[3]
      3284 I       I0 1 \UART.uart_tx_i.n296_q [1]
      3284 I       I1 2 \UART.uart_tx_i.n296_q [0]
      3284 O        O 1 _1322_
      3285 I       I0 1 \UART.uart_tx_i.n306_o 
      3285 I       I1 2 \UART.uart_tx_i.n296_q [1]
      3285 I       I2 3 \UART.uart_tx_i.n296_q [0]
      3285 I       I3 4 _2212_[3]
      3285 O        O 1 _1547_
      3286 I       I0 1 \UART.uart_tx_i.n304_o 
      3286 I       I1 2 \UART.uart_tx_i.n305_o 
      3286 I       I2 3 \UART.uart_tx_i.n296_q [1]
      3286 I       I3 4 \UART.uart_tx_i.n296_q [0]
      3286 O        O 1 _2212_[3]
      3287 I       I0 1 \UART_1.uart_tx_i.n302_o 
      3287 I       I1 2 \UART_1.uart_tx_i.n296_q [0]
      3287 I       I2 3 \UART_1.uart_tx_i.n296_q [1]
      3287 I       I3 4 _2534_[3]
      3287 O        O 1 _1550_
      3288 I       I0 1 \UART_1.uart_tx_i.n301_o 
      3288 I       I1 2 \UART_1.uart_tx_i.n300_o 
      3288 I       I2 3 \UART_1.uart_tx_i.n296_q [0]
      3288 I       I3 4 \UART_1.uart_tx_i.n296_q [1]
      3288 O        O 1 _2534_[3]
      3289 I       I0 1 _1498_[17]
      3289 I       I1 2 _1498_[18]
      3289 I       I2 3 _1498_[19]
      3289 O        O 1 _0046_
      3290 I       I0 1 \UART.uart_rx_i.n112_o 
      3290 I       I1 2 \UART.n23_q 
      3290 I       I2 3 _2537_[2]
      3290 I       I3 4 \UART.RST 
      3290 O        O 1 _0006_
      3291 I       I0 1 \UART.uart_rx_i.n135_o 
      3291 I       I1 2 \UART.uart_rx_i.rx_clk_divider_i.div_mark 
      3291 O        O 1 _2537_[2]
      3292 I       I0 1 \UART_1.n23_q 
      3292 I       I1 2 _2213_[0]
      3292 I       I2 3 _2545_[2]
      3292 O        O 1 _0015_
      3293 I       I0 1 \UART.RST 
      3293 I       I1 2 \UART_1.uart_rx_i.n112_o 
      3293 O        O 1 _2213_[0]
      3294 I       I0 1 \UART_1.uart_rx_i.n135_o 
      3294 I       I1 2 \UART_1.uart_rx_i.rx_clk_divider_i.div_mark 
      3294 I       I2 3 \UART.RST 
      3294 O        O 1 _2545_[2]
      3295 I       I0 1 \UART.RST 
      3295 I       I1 2 \UART_1.uart_rx_i.rx_clk_divider_i.div_mark 
      3295 I       I2 3 \UART_1.uart_rx_i.n117_o 
      3295 I       I3 4 _2543_[3]
      3295 O        O 1 _0017_
      3296 I       I0 1 \UART_1.uart_rx_i.rx_clk_divider_i.div_mark 
      3296 I       I1 2 _1767_[0]
      3296 I       I2 3 \UART.RST 
      3296 I       I3 4 \UART_1.uart_rx_i.n125_o 
      3296 O        O 1 _2543_[3]
      3297 I       I0 1 _2213_[0]
      3297 I       I1 2 \UART_1.n23_q 
      3297 I       I2 3 _2213_[2]
      3297 O        O 1 _0018_
      3298 I       I0 1 \UART_1.uart_rx_i.rx_clk_divider_i.div_mark 
      3298 I       I1 2 \UART.RST 
      3298 I       I2 3 \UART_1.uart_rx_i.n117_o 
      3298 O        O 1 _2213_[2]
      3299 I       I0 1 _2540_[0]
      3299 I       I1 2 _2458_[0]
      3299 I       I2 3 \UART.RST 
      3299 O        O 1 _0019_
      3300 I       I0 1 \UART_1.uart_tx_i.tx_clk_divider_i.div_mark 
      3300 I       I1 2 \UART_1.uart_tx_i.n257_o 
      3300 I       I2 3 \UART_1.uart_tx_i.n227_o 
      3300 O        O 1 _2540_[0]
      3301 I       I0 1 \UART_1.uart_tx_i.tx_clk_divider_i.div_mark 
      3301 I       I1 2 \UART.RST 
      3301 I       I2 3 \UART_1.uart_tx_i.n232_o 
      3301 I       I3 4 _2536_[3]
      3301 O        O 1 _0021_
      3302 I       I0 1 \UART_1.uart_tx_i.n227_o 
      3302 I       I1 2 \UART_1.uart_tx_i.n257_o 
      3302 I       I2 3 \UART.RST 
      3302 I       I3 4 _2458_[0]
      3302 O        O 1 _2536_[3]
      3303 I       I0 1 _1498_[32]
      3303 I       I1 2 _1498_[33]
      3303 I       I2 3 _1498_[34]
      3303 O        O 1 _0052_
      3304 I       I0 1 _1498_[20]
      3304 I       I1 2 _1498_[21]
      3304 I       I2 3 _1498_[22]
      3304 O        O 1 _0047_
      3305 I       I0 1 _2533_[2]
      3305 I       I1 2 _2533_[1]
      3305 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]
      3305 O        O 1 _1295_
      3306 I       I0 1 _1744_[0]
      3306 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]
      3306 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]
      3306 O        O 1 _2533_[2]
      3307 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]
      3307 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]
      3307 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]
      3307 O        O 1 _2533_[1]
      3308 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]
      3308 I       I1 2 _2533_[1]
      3308 I       I2 3 _2533_[2]
      3308 O        O 1 _1294_
      3309 I       I0 1 _2217_[0]
      3309 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
      3309 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
      3309 O        O 1 _1293_
      3310 I       I0 1 _2216_[0]
      3310 I       I1 2 _1742_[3]
      3310 O        O 1 _2217_[0]
      3311 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]
      3311 I       I1 2 _2215_[1]
      3311 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]
      3311 I       I3 4 _1742_[2]
      3311 O        O 1 _2216_[0]
      3312 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]
      3312 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]
      3312 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]
      3312 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]
      3312 O        O 1 _2215_[1]
      3313 I       I0 1 _1743_[1]
      3313 I       I1 2 _2216_[0]
      3313 O        O 1 _1292_
      3314 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
      3314 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
      3314 I       I2 3 _2217_[0]
      3314 O        O 1 _1291_
      3315 I       I0 1 _2218_[0]
      3315 I       I1 2 _1743_[0]
      3315 O        O 1 _1290_
      3316 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]
      3316 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]
      3316 I       I2 3 _1742_[2]
      3316 I       I3 4 _2215_[1]
      3316 O        O 1 _2218_[0]
      3317 I       I0 1 _2218_[0]
      3317 I       I1 2 _2531_[1]
      3317 O        O 1 _1289_
      3318 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
      3318 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
      3318 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]
      3318 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]
      3318 O        O 1 _2531_[1]
      3319 I       I0 1 _2216_[0]
      3319 I       I1 2 _2531_[1]
      3319 O        O 1 _1288_
      3320 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
      3320 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
      3320 I       I2 3 _2218_[0]
      3320 I       I3 4 _1742_[3]
      3320 O        O 1 _1287_
      3321 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]
      3321 I       I1 2 _2219_[1]
      3321 O        O 1 \VexRiscv._zz_decode_ENV_CTRL [1]
      3322 I       I0 1 _1678_[0]
      3322 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3322 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3322 O        O 1 _2219_[1]
      3323 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]
      3323 I       I1 2 _2219_[1]
      3323 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]
      3323 O        O 1 \VexRiscv._zz_decode_ENV_CTRL [0]
      3324 I       I0 1 _1741_[1]
      3324 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      3324 O        O 1 \VexRiscv.decode_CSR_WRITE_OPCODE 
      3325 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3325 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]
      3325 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3325 O        O 1 \VexRiscv._zz__zz_decode_IS_CSR_80 
      3326 I       I0 1 \VexRiscv._zz_decode_IS_CSR_3 
      3326 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      3326 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      3326 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3326 O        O 1 \VexRiscv._zz__zz_decode_IS_CSR_70 
      3327 I       I0 1 \VexRiscv._zz__zz_decode_IS_CSR_22 
      3327 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      3327 O        O 1 \VexRiscv._zz__zz_decode_IS_CSR_25 
      3328 I       I0 1 _2532_[0]
      3328 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      3328 O        O 1 \VexRiscv._zz__zz_decode_IS_CSR_8 
      3329 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]
      3329 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3329 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3329 O        O 1 \VexRiscv._zz__zz_decode_IS_CSR_6 
      3330 I       I0 1 \VexRiscv.decode_SRC_USE_SUB_LESS 
      3330 I       I1 2 _2530_[1]
      3330 O        O 1 \VexRiscv.decode_SRC2_FORCE_ZERO 
      3331 I       I0 1 \VexRiscv._zz__zz_decode_IS_CSR_43 
      3331 I       I1 2 _2529_[1]
      3331 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3331 I       I3 4 \VexRiscv._zz_decode_IS_CSR_3 
      3331 O        O 1 _2530_[1]
      3332 I       I0 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [30]
      3332 I       I1 2 \VexRiscv._zz_execute_SHIFT_CTRL [1]
      3332 I       I2 3 \VexRiscv._zz_execute_SHIFT_CTRL [0]
      3332 O        O 1 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [31]
      3333 I       I0 1 hyperramsdrphy_phase[1]
      3333 I       I1 2 hyperramsdrphy_phase[0]
      3333 I       I2 3 _1635_[0]
      3333 O        O 1 _2492_
      3334 I       I0 1 gatematepll_locked_s1
      3334 I       I1 2 crg_rst_n
      3334 O        O 1 _1321_
      3335 I       I0 1 _2117_[0]
      3335 I       I1 2 _2117_[1]
      3335 I       I2 3 _2501_[2]
      3335 O        O 1 _1428_[0]
      3336 I       I0 1 _1728_[0]
      3336 I       I1 2 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      3336 O        O 1 _2501_[2]
      3337 I       I0 1 _2501_[2]
      3337 I       I1 2 _1676_[0]
      3337 O        O 1 _1424_[0]
      3338 I       I0 1 hyperram_config_re
      3338 I       I1 2 csr_bankarray_csrbank5_config0_w[0]
      3338 O        O 1 hyperramsdrphy_ios_rst_n
      3339 I       I0 1 syncfifo1_produce[0]
      3339 I       I1 2 _1876_[0]
      3339 I       I2 3 syncfifo1_produce[1]
      3339 O        O 1 _1319_
      3340 I       I0 1 syncfifo0_produce[0]
      3340 I       I1 2 _2221_[2]
      3340 I       I2 3 syncfifo0_produce[1]
      3340 O        O 1 _1315_
      3341 I       I0 1 _2221_[2]
      3341 I       I1 2 syncfifo0_produce[0]
      3341 I       I2 3 syncfifo0_produce[1]
      3341 O        O 1 _1316_
      3342 I       I0 1 _2294_[0]
      3342 I       I1 2 _2528_[1]
      3342 O        O 1 \UART.uart_tx_i.n176_o 
      3343 I       I0 1 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]
      3343 I       I1 2 _2527_[1]
      3343 I       I2 3 \UART.os_clk_divider_ias.div_mark 
      3343 O        O 1 \UART.uart_tx_i.tx_clk_divider_i.n360_o 
      3344 I       I0 1 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]
      3344 I       I1 2 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]
      3344 I       I2 3 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]
      3344 O        O 1 _2527_[1]
      3345 I       I0 1 _2220_[0]
      3345 I       I1 2 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]
      3345 I       I2 3 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]
      3345 O        O 1 \UART.uart_rx_i.rx_clk_divider_i.n334_o 
      3346 I       I0 1 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]
      3346 I       I1 2 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]
      3346 I       I2 3 \UART.os_clk_divider_ias.div_mark 
      3346 O        O 1 _2220_[0]
      3347 I       I0 1 syncfifo0_produce[0]
      3347 I       I1 2 syncfifo0_produce[1]
      3347 I       I2 3 _2221_[2]
      3347 O        O 1 _1313_
      3348 I       I0 1 syncfifo1_produce[0]
      3348 I       I1 2 syncfifo1_produce[1]
      3348 I       I2 3 _1876_[0]
      3348 O        O 1 _1317_
      3349 I       I0 1 _1876_[0]
      3349 I       I1 2 syncfifo1_produce[0]
      3349 I       I2 3 syncfifo1_produce[1]
      3349 O        O 1 _1320_
      3350 I       I0 1 syncfifo1_produce[1]
      3350 I       I1 2 syncfifo1_produce[0]
      3350 I       I2 3 _1876_[0]
      3350 O        O 1 _1318_
      3351 I       I0 1 syncfifo0_produce[1]
      3351 I       I1 2 syncfifo0_produce[0]
      3351 I       I2 3 _2221_[2]
      3351 O        O 1 _1314_
      3352 I       I0 1 \UART.RST 
      3352 I       I1 2 \UART.uart_rx_i.rx_clk_divider_i.div_mark 
      3352 I       I2 3 \UART.uart_rx_i.n130_o 
      3352 O        O 1 _0002_
      3353 I       I0 1 _2302_[0]
      3353 I       I1 2 _2458_[0]
      3353 O        O 1 \UART_1.uart_tx_i.n176_o 
      3354 I       I0 1 _2525_[0]
      3354 I       I1 2 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]
      3354 I       I2 3 \UART_1.os_clk_divider_ias.div_mark 
      3354 O        O 1 \UART_1.uart_tx_i.tx_clk_divider_i.n360_o 
      3355 I       I0 1 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]
      3355 I       I1 2 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]
      3355 I       I2 3 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]
      3355 O        O 1 _2525_[0]
      3356 I       I0 1 _2523_[0]
      3356 I       I1 2 \UART.uart_tx_i.n250_o 
      3356 O        O 1 _0003_
      3357 I       I0 1 _2222_[0]
      3357 I       I1 2 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]
      3357 I       I2 3 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]
      3357 O        O 1 \UART_1.uart_rx_i.rx_clk_divider_i.n334_o 
      3358 I       I0 1 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]
      3358 I       I1 2 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]
      3358 I       I2 3 \UART_1.os_clk_divider_ias.div_mark 
      3358 O        O 1 _2222_[0]
      3359 I       I0 1 _2526_[0]
      3359 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3359 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3359 O        O 1 _1552_[33]
      3360 I       I0 1 _1617_[1]
      3360 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3360 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3360 I       I3 4 \VexRiscv._zz_execute_SRC1 [1]
      3360 O        O 1 _2526_[0]
      3361 I       I0 1 _2521_[0]
      3361 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3361 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3361 O        O 1 _1552_[34]
      3362 I       I0 1 _1615_[1]
      3362 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3362 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3362 I       I3 4 \VexRiscv._zz_execute_SRC1 [2]
      3362 O        O 1 _2521_[0]
      3363 I       I0 1 _2223_[0]
      3363 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3363 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3363 O        O 1 _1552_[35]
      3364 I       I0 1 _1613_[1]
      3364 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3364 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3364 I       I3 4 \VexRiscv._zz_execute_SRC1 [3]
      3364 O        O 1 _2223_[0]
      3365 I       I0 1 _2524_[0]
      3365 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3365 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3365 O        O 1 _1552_[36]
      3366 I       I0 1 _1619_[1]
      3366 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3366 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3366 I       I3 4 \VexRiscv._zz_execute_SRC1 [4]
      3366 O        O 1 _2524_[0]
      3367 I       I0 1 _2503_[0]
      3367 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3367 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3367 O        O 1 _1552_[37]
      3368 I       I0 1 _2244_[1]
      3368 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3368 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3368 I       I3 4 \VexRiscv._zz_execute_SRC1 [5]
      3368 O        O 1 _2503_[0]
      3369 I       I0 1 _2224_[0]
      3369 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3369 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3369 O        O 1 _1552_[38]
      3370 I       I0 1 _2106_[1]
      3370 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3370 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3370 I       I3 4 \VexRiscv._zz_execute_SRC1 [6]
      3370 O        O 1 _2224_[0]
      3371 I       I0 1 _2522_[0]
      3371 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3371 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3371 O        O 1 _1552_[39]
      3372 I       I0 1 _2269_[1]
      3372 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3372 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3372 I       I3 4 \VexRiscv._zz_execute_SRC1 [7]
      3372 O        O 1 _2522_[0]
      3373 I       I0 1 _2498_[0]
      3373 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3373 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3373 O        O 1 _1552_[40]
      3374 I       I0 1 _2095_[3]
      3374 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3374 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3374 I       I3 4 \VexRiscv._zz_execute_SRC1 [8]
      3374 O        O 1 _2498_[0]
      3375 I       I0 1 _2227_[0]
      3375 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3375 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3375 O        O 1 _1552_[41]
      3376 I       I0 1 _2226_[0]
      3376 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3376 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3376 I       I3 4 \VexRiscv._zz_execute_SRC1 [9]
      3376 O        O 1 _2227_[0]
      3377 I       I0 1 _2512_[0]
      3377 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3377 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3377 O        O 1 _1552_[42]
      3378 I       I0 1 _2088_[1]
      3378 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3378 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3378 I       I3 4 \VexRiscv._zz_execute_SRC1 [10]
      3378 O        O 1 _2512_[0]
      3379 I       I0 1 _2509_[0]
      3379 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3379 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3379 O        O 1 _1552_[43]
      3380 I       I0 1 _2270_[1]
      3380 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3380 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3380 I       I3 4 \VexRiscv._zz_execute_SRC1 [11]
      3380 O        O 1 _2509_[0]
      3381 I       I0 1 _2230_[0]
      3381 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3381 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3381 O        O 1 _1552_[44]
      3382 I       I0 1 _2229_[0]
      3382 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3382 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3382 I       I3 4 \VexRiscv._zz_execute_SRC1 [12]
      3382 O        O 1 _2230_[0]
      3383 I       I0 1 _2511_[0]
      3383 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3383 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3383 O        O 1 _1552_[45]
      3384 I       I0 1 _2266_[1]
      3384 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3384 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3384 I       I3 4 \VexRiscv._zz_execute_SRC1 [13]
      3384 O        O 1 _2511_[0]
      3385 I       I0 1 _2508_[0]
      3385 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3385 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3385 O        O 1 _1552_[46]
      3386 I       I0 1 _2097_[0]
      3386 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3386 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3386 I       I3 4 \VexRiscv._zz_execute_SRC1 [14]
      3386 O        O 1 _2508_[0]
      3387 I       I0 1 _2233_[0]
      3387 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3387 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3387 O        O 1 _1552_[47]
      3388 I       I0 1 _2232_[0]
      3388 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3388 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3388 I       I3 4 \VexRiscv._zz_execute_SRC1 [15]
      3388 O        O 1 _2233_[0]
      3389 I       I0 1 _2510_[0]
      3389 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3389 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3389 O        O 1 _1552_[48]
      3390 I       I0 1 _2153_[0]
      3390 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3390 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3390 I       I3 4 \VexRiscv._zz_execute_SRC1 [16]
      3390 O        O 1 _2510_[0]
      3391 I       I0 1 _2494_[0]
      3391 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3391 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3391 O        O 1 _1552_[49]
      3392 I       I0 1 _2246_[0]
      3392 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3392 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3392 I       I3 4 \VexRiscv._zz_execute_SRC1 [17]
      3392 O        O 1 _2494_[0]
      3393 I       I0 1 _2249_[0]
      3393 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3393 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3393 O        O 1 _1552_[50]
      3394 I       I0 1 _2242_[0]
      3394 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3394 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3394 I       I3 4 \VexRiscv._zz_execute_SRC1 [18]
      3394 O        O 1 _2249_[0]
      3395 I       I0 1 _2499_[0]
      3395 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3395 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3395 O        O 1 _1552_[51]
      3396 I       I0 1 _2092_[1]
      3396 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3396 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3396 I       I3 4 \VexRiscv._zz_execute_SRC1 [19]
      3396 O        O 1 _2499_[0]
      3397 I       I0 1 _2500_[0]
      3397 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3397 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3397 O        O 1 _1552_[52]
      3398 I       I0 1 _2266_[0]
      3398 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3398 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3398 I       I3 4 \VexRiscv._zz_execute_SRC1 [20]
      3398 O        O 1 _2500_[0]
      3399 I       I0 1 _2235_[0]
      3399 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3399 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3399 O        O 1 _1552_[53]
      3400 I       I0 1 _2080_[0]
      3400 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3400 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3400 I       I3 4 \VexRiscv._zz_execute_SRC1 [21]
      3400 O        O 1 _2235_[0]
      3401 I       I0 1 _2495_[0]
      3401 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3401 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3401 O        O 1 _1552_[54]
      3402 I       I0 1 _2085_[1]
      3402 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3402 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3402 I       I3 4 \VexRiscv._zz_execute_SRC1 [22]
      3402 O        O 1 _2495_[0]
      3403 I       I0 1 _2506_[0]
      3403 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3403 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3403 O        O 1 _1552_[55]
      3404 I       I0 1 _2263_[0]
      3404 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3404 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3404 I       I3 4 \VexRiscv._zz_execute_SRC1 [23]
      3404 O        O 1 _2506_[0]
      3405 I       I0 1 _2248_[0]
      3405 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3405 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3405 O        O 1 _1552_[56]
      3406 I       I0 1 _2099_[0]
      3406 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3406 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3406 I       I3 4 \VexRiscv._zz_execute_SRC1 [24]
      3406 O        O 1 _2248_[0]
      3407 I       I0 1 _2507_[0]
      3407 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3407 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3407 O        O 1 _1552_[57]
      3408 I       I0 1 _2095_[1]
      3408 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3408 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3408 I       I3 4 \VexRiscv._zz_execute_SRC1 [25]
      3408 O        O 1 _2507_[0]
      3409 I       I0 1 _2502_[0]
      3409 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3409 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3409 O        O 1 _1552_[58]
      3410 I       I0 1 _2091_[1]
      3410 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3410 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3410 I       I3 4 \VexRiscv._zz_execute_SRC1 [26]
      3410 O        O 1 _2502_[0]
      3411 I       I0 1 _2236_[0]
      3411 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3411 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3411 O        O 1 _1552_[59]
      3412 I       I0 1 _2084_[1]
      3412 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3412 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3412 I       I3 4 \VexRiscv._zz_execute_SRC1 [27]
      3412 O        O 1 _2236_[0]
      3413 I       I0 1 _2496_[0]
      3413 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3413 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3413 O        O 1 _1552_[60]
      3414 I       I0 1 _2084_[0]
      3414 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3414 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3414 I       I3 4 \VexRiscv._zz_execute_SRC1 [28]
      3414 O        O 1 _2496_[0]
      3415 I       I0 1 _2497_[0]
      3415 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3415 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3415 O        O 1 _1552_[61]
      3416 I       I0 1 _2260_[1]
      3416 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3416 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3416 I       I3 4 \VexRiscv._zz_execute_SRC1 [29]
      3416 O        O 1 _2497_[0]
      3417 I       I0 1 _2258_[0]
      3417 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3417 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3417 O        O 1 _1552_[62]
      3418 I       I0 1 _2101_[0]
      3418 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3418 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3418 I       I3 4 \VexRiscv._zz_execute_SRC1 [30]
      3418 O        O 1 _2258_[0]
      3419 I       I0 1 _2505_[0]
      3419 I       I1 2 \VexRiscv._zz_execute_ALU_CTRL [0]
      3419 I       I2 3 \VexRiscv._zz_execute_ALU_CTRL [1]
      3419 O        O 1 _1552_[63]
      3420 I       I0 1 _2103_[0]
      3420 I       I1 2 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      3420 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3420 I       I3 4 \VexRiscv._zz_execute_SRC1 [31]
      3420 O        O 1 _2505_[0]
      3421 I       I0 1 _1750_[2]
      3421 I       I1 2 _1428_[0]
      3421 O        O 1 _1482_[0]
      3422 I       I0 1 _1750_[2]
      3422 I       I1 2 _1428_[0]
      3422 O        O 1 _1483_[0]
      3423 I       I0 1 \UART.RST 
      3423 I       I1 2 \UART_1.uart_rx_i.rx_clk_divider_i.div_mark 
      3423 I       I2 3 \UART_1.uart_rx_i.n130_o 
      3423 O        O 1 _0004_
      3424 I       I0 1 \UART_1.uart_tx_i.tx_clk_divider_i.div_mark 
      3424 I       I1 2 \UART.RST 
      3424 I       I2 3 \UART_1.uart_tx_i.n250_o 
      3424 O        O 1 _0005_
      3425 I       I0 1 basesoc_uart_tx2
      3425 I       I1 2 basesoc_uart_tx1
      3425 I       I2 3 basesoc_uart_rx1
      3425 I       I3 4 basesoc_uart_rx2
      3425 O        O 1 basesoc_uart_irq
      3426 I       I0 1 basesoc_timer_pending_status
      3426 I       I1 2 basesoc_timer_enable_storage
      3426 O        O 1 basesoc_timer_irq
      3427 I       I0 1 csr_bankarray_csrbank30_ev_pending_w
      3427 I       I1 2 csr_bankarray_csrbank30_ev_enable0_w
      3427 O        O 1 uart_logging_irq
      3428 I       I0 1 csr_bankarray_csrbank29_ev_pending_w
      3428 I       I1 2 csr_bankarray_csrbank29_ev_enable0_w
      3428 O        O 1 uart_ice40_irq
      3429 I       I0 1 csr_bankarray_csrbank11_oe0_w
      3429 O        O 1 _0055_
      3430 I       I0 1 csr_bankarray_csrbank2_oe0_w
      3430 O        O 1 _0056_
      3431 I       I0 1 csr_bankarray_csrbank3_oe0_w
      3431 O        O 1 _0057_
      3432 I       I0 1 csr_bankarray_csrbank4_oe0_w
      3432 O        O 1 _0058_
      3433 I       I0 1 hyperramsdrphy_dq_oe
      3433 O        O 1 _0059_
      3434 I       I0 1 hyperramsdrphy_rwds_oe
      3434 O        O 1 _0060_
      3435 I       I0 1 csr_bankarray_csrbank12_oe0_w
      3435 O        O 1 _0063_
      3436 I       I0 1 csr_bankarray_csrbank13_oe0_w
      3436 O        O 1 _0064_
      3437 I       I0 1 csr_bankarray_csrbank14_oe0_w
      3437 O        O 1 _0065_
      3438 I       I0 1 csr_bankarray_csrbank15_oe0_w
      3438 O        O 1 _0066_
      3439 I       I0 1 csr_bankarray_csrbank16_oe0_w
      3439 O        O 1 _0067_
      3440 I       I0 1 csr_bankarray_csrbank17_oe0_w
      3440 O        O 1 _0068_
      3441 I       I0 1 csr_bankarray_csrbank18_oe0_w
      3441 O        O 1 _0069_
      3442 I       I0 1 csr_bankarray_csrbank19_oe0_w
      3442 O        O 1 _0070_
      3443 I       I0 1 csr_bankarray_csrbank20_oe0_w
      3443 O        O 1 _0071_
      3444 I       I0 1 csr_bankarray_csrbank21_oe0_w
      3444 O        O 1 _0072_
      3445 I       I0 1 csr_bankarray_adr[0]
      3445 O        O 1 _0053_
      3446 I       I0 1 _1703_[1]
      3446 O        O 1 _1254_
      3447 I       I0 1 _1646_[3]
      3447 O        O 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.reset 
      3448 I       I0 1 _2504_
      3448 O        O 1 _1312_
      3449 I       I0 1 \UART_1.n23_q 
      3449 O        O 1 \UART_1.n15_o 
      3450 I       I0 1 \UART.n23_q 
      3450 O        O 1 \UART.n15_o 
      3451 I       I0 1 core_latency_x2
      3451 O        O 1 _1356_[0]
      3452 I       I0 1 \spi_master_1.clk_toggles [0]
      3452 O        O 1 _1332_[0]
      3453 I       I0 1 \VexRiscv.IBusSimplePlugin_pending_value [2]
      3453 O        O 1 _1431_[2]
      3454 I       I0 1 csr_bankarray_adr[1]
      3454 O        O 1 _0054_
      3455 I       I0 1 \spi_master.clk_toggles [0]
      3455 O        O 1 _1336_[0]
      3456 I       I0 1 \spi_master.clk_toggles [1]
      3456 O        O 1 _1336_[1]
      3457 I       I0 1 \spi_master.clk_toggles [2]
      3457 O        O 1 _1336_[2]
      3458 I       I0 1 \spi_master.clk_toggles [3]
      3458 O        O 1 _1336_[3]
      3459 I       I0 1 \spi_master_1.clk_toggles [1]
      3459 O        O 1 _1332_[1]
      3460 I       I0 1 \spi_master_1.clk_toggles [2]
      3460 O        O 1 _1332_[2]
      3461 I       I0 1 \spi_master_1.clk_toggles [3]
      3461 O        O 1 _1332_[3]
      3462 I       I0 1 \VexRiscv.IBusSimplePlugin_pending_value [1]
      3462 O        O 1 _1431_[1]
      3463 I       I0 1 \VexRiscv.CsrPlugin_hadException 
      3463 O        O 1 _1296_
      3464 I       I0 1 _2492_
      3464 O        O 1 _0000_
      3465 I       I0 1 \UART.UART_RXD 
      3465 O        O 1 \UART.n11_o 
      3466 I       I0 1 \UART_1.UART_RXD 
      3466 O        O 1 \UART_1.n11_o 
      3467 I       I0 1 \spi_master_1.last_bit [0]
      3467 O        O 1 _1324_[0]
      3468 I       I0 1 \spi_master_1.last_bit [1]
      3468 O        O 1 _1324_[1]
      3469 I       I0 1 \spi_master_1.last_bit [2]
      3469 O        O 1 _1324_[2]
      3470 I       I0 1 \spi_master_1.last_bit [3]
      3470 O        O 1 _1324_[3]
      3471 I       I0 1 \spi_master.n50_o [0]
      3471 O        O 1 _1340_[0]
      3472 I       I0 1 \spi_master.n50_o [1]
      3472 O        O 1 _1340_[1]
      3473 I       I0 1 \spi_master.n50_o [2]
      3473 O        O 1 _1340_[2]
      3474 I       I0 1 \spi_master.n50_o [3]
      3474 O        O 1 _1340_[3]
      3475 I       I0 1 \spi_master.n50_o [4]
      3475 O        O 1 _1340_[4]
      3476 I       I0 1 \spi_master.n50_o [5]
      3476 O        O 1 _1340_[5]
      3477 I       I0 1 \spi_master_1.last_bit [4]
      3477 O        O 1 _1324_[4]
      3478 I       I0 1 \spi_master_1.n50_o [0]
      3478 O        O 1 _1328_[0]
      3479 I       I0 1 \spi_master_1.n50_o [1]
      3479 O        O 1 _1328_[1]
      3480 I       I0 1 \spi_master_1.n50_o [2]
      3480 O        O 1 _1328_[2]
      3481 I       I0 1 \spi_master_1.n50_o [3]
      3481 O        O 1 _1328_[3]
      3482 I       I0 1 \spi_master_1.n50_o [4]
      3482 O        O 1 _1328_[4]
      3483 I       I0 1 \spi_master_1.n50_o [5]
      3483 O        O 1 _1328_[5]
      3484 I       I0 1 \spi_master_1.clk_toggles [4]
      3484 O        O 1 _1332_[4]
      3485 I       I0 1 \spi_master.clk_toggles [4]
      3485 O        O 1 _1336_[4]
      3486 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [11]
      3486 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [4]
      3486 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      3486 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      3486 O        O 1 _1618_[3]
      3487 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [4]
      3487 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [24]
      3487 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      3487 I       I3 4 _1618_[3]
      3487 O        O 1 _1619_[1]
      3488 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [10]
      3488 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [3]
      3488 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      3488 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      3488 O        O 1 _1612_[3]
      3489 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [3]
      3489 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [23]
      3489 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      3489 I       I3 4 _1612_[3]
      3489 O        O 1 _1613_[1]
      3490 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [9]
      3490 I       I1 2 \VexRiscv._zz_execute_to_memory_PC [2]
      3490 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      3490 I       I3 4 \VexRiscv._zz_execute_SRC2_CTRL [0]
      3490 O        O 1 _1614_[3]
      3491 I       I0 1 \VexRiscv._zz_dBus_cmd_payload_data [2]
      3491 I       I1 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [22]
      3491 I       I2 3 \VexRiscv._zz_execute_SRC2_CTRL [1]
      3491 I       I3 4 _1614_[3]
      3491 O        O 1 _1615_[1]
      3492 I       I0 1 _2486_[0]
      3492 I       I1 2 _2486_[1]
      3492 I       I2 3 _2486_[2]
      3492 I       I3 4 _1711_[0]
      3492 O        O 1 _2487_[1]
      3493 I       I0 1 _1705_[1]
      3493 I       I1 2 _2487_[1]
      3493 I       I2 3 core_reg_tx_conv_converter_source_payload_data[0]
      3493 I       I3 4 _1716_[1]
      3493 O        O 1 _2488_[3]
      3494 I       I0 1 _2488_[0]
      3494 I       I1 2 _2488_[1]
      3494 I       I2 3 core_dat_tx_conv_converter_sink_valid
      3494 I       I3 4 _2488_[3]
      3494 O        O 1 core_source_source_payload_dq[0]
      3495 I       I0 1 core_bus_dat_w1[11]
      3495 I       I1 2 core_bus_dat_w1[3]
      3495 I       I2 3 core_dat_tx_conv_converter_mux[0]
      3495 I       I3 4 core_dat_tx_conv_converter_mux[1]
      3495 O        O 1 _2491_[0]
      3496 I       I0 1 _2491_[0]
      3496 I       I1 2 _2491_[1]
      3496 I       I2 3 core_dat_tx_conv_converter_sink_valid
      3496 I       I3 4 _2491_[3]
      3496 O        O 1 core_source_source_payload_dq[3]
      3497 I       I0 1 core_bus_sel1[1]
      3497 I       I1 2 core_bus_sel1[0]
      3497 I       I2 3 core_dat_tx_conv_converter_mux[1]
      3497 I       I3 4 core_dat_tx_conv_converter_mux[0]
      3497 O        O 1 _2484_[3]
      3498 I       I0 1 core_bus_sel1[3]
      3498 I       I1 2 core_bus_sel1[2]
      3498 I       I2 3 core_dat_tx_conv_converter_mux[1]
      3498 I       I3 4 _2484_[3]
      3498 O        O 1 _2485_[0]
      3499 I       I0 1 _2485_[0]
      3499 I       I1 2 core_dat_tx_conv_converter_sink_valid
      3499 O        O 1 core_source_source_payload_rwds
      3500 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]
      3500 I       I1 2 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [3]
      3500 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]
      3500 I       I3 4 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [4]
      3500 O        O 1 _1690_[2]
      3501 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
      3501 I       I1 2 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [0]
      3501 I       I2 3 _1690_[2]
      3501 I       I3 4 _1690_[3]
      3501 O        O 1 _1694_[2]
      3502 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]
      3502 I       I1 2 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [3]
      3502 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]
      3502 I       I3 4 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [4]
      3502 O        O 1 _1684_[2]
      3503 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]
      3503 I       I1 2 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [0]
      3503 I       I2 3 _1684_[2]
      3503 I       I3 4 _1684_[3]
      3503 O        O 1 _1685_[3]
      3504 I       I0 1 _1685_[0]
      3504 I       I1 2 _1685_[1]
      3504 I       I2 3 _1685_[2]
      3504 I       I3 4 _1685_[3]
      3504 O        O 1 _1686_[3]
      3505 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [7]
      3505 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]
      3505 I       I2 3 \VexRiscv.execute_arbitration_isValid 
      3505 I       I3 4 \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID 
      3505 O        O 1 _1682_[0]
      3506 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [8]
      3506 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]
      3506 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [9]
      3506 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]
      3506 O        O 1 _1682_[1]
      3507 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [10]
      3507 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]
      3507 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [11]
      3507 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]
      3507 O        O 1 _1682_[2]
      3508 I       I0 1 _1682_[0]
      3508 I       I1 2 _1682_[1]
      3508 I       I2 3 _1682_[2]
      3508 O        O 1 _1685_[0]
      3509 I       I0 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]
      3509 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]
      3509 I       I2 3 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]
      3509 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]
      3509 O        O 1 _1679_[0]
      3510 I       I0 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]
      3510 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]
      3510 I       I2 3 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]
      3510 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]
      3510 O        O 1 _1679_[1]
      3511 I       I0 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]
      3511 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]
      3511 I       I2 3 \VexRiscv.lastStageIsFiring 
      3511 I       I3 4 \VexRiscv._zz_lastStageRegFileWrite_valid 
      3511 O        O 1 _1679_[2]
      3512 I       I0 1 _1679_[0]
      3512 I       I1 2 _1679_[1]
      3512 I       I2 3 _1679_[2]
      3512 O        O 1 _1685_[1]
      3513 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]
      3513 I       I1 2 \VexRiscv.execute_to_memory_INSTRUCTION [10]
      3513 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]
      3513 I       I3 4 \VexRiscv.execute_to_memory_INSTRUCTION [11]
      3513 O        O 1 _1681_[2]
      3514 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]
      3514 I       I1 2 \VexRiscv.execute_to_memory_INSTRUCTION [9]
      3514 I       I2 3 _1681_[2]
      3514 I       I3 4 _1681_[3]
      3514 O        O 1 _1685_[2]
      3515 I       I0 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]
      3515 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
      3515 I       I2 3 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]
      3515 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
      3515 O        O 1 _1693_[2]
      3516 I       I0 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]
      3516 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]
      3516 I       I2 3 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]
      3516 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]
      3516 O        O 1 _1693_[0]
      3517 I       I0 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]
      3517 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]
      3517 I       I2 3 \VexRiscv.lastStageIsFiring 
      3517 I       I3 4 \VexRiscv._zz_lastStageRegFileWrite_valid 
      3517 O        O 1 _1693_[1]
      3518 I       I0 1 _1693_[0]
      3518 I       I1 2 _1693_[1]
      3518 I       I2 3 _1693_[2]
      3518 I       I3 4 _1693_[3]
      3518 O        O 1 _1694_[1]
      3519 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
      3519 I       I1 2 \VexRiscv.execute_to_memory_INSTRUCTION [7]
      3519 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
      3519 I       I3 4 \VexRiscv.execute_to_memory_INSTRUCTION [8]
      3519 O        O 1 _1692_[0]
      3520 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]
      3520 I       I1 2 \VexRiscv.execute_to_memory_INSTRUCTION [10]
      3520 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]
      3520 I       I3 4 \VexRiscv.execute_to_memory_INSTRUCTION [11]
      3520 O        O 1 _1692_[1]
      3521 I       I0 1 _1692_[0]
      3521 I       I1 2 _1692_[1]
      3521 I       I2 3 _1692_[2]
      3521 O        O 1 _1693_[3]
      3522 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [7]
      3522 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
      3522 I       I2 3 \VexRiscv.execute_arbitration_isValid 
      3522 I       I3 4 \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID 
      3522 O        O 1 _1691_[0]
      3523 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [8]
      3523 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
      3523 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [9]
      3523 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]
      3523 O        O 1 _1691_[1]
      3524 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [10]
      3524 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]
      3524 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [11]
      3524 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]
      3524 O        O 1 _1691_[2]
      3525 I       I0 1 _1691_[0]
      3525 I       I1 2 _1691_[1]
      3525 I       I2 3 _1691_[2]
      3525 O        O 1 _1694_[0]
      3526 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]
      3526 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]
      3526 I       I2 3 _1745_[2]
      3526 I       I3 4 _1745_[3]
      3526 O        O 1 _1746_[1]
      3527 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      3527 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3527 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      3527 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3527 O        O 1 _1732_[3]
      3528 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]
      3528 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]
      3528 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]
      3528 I       I3 4 _1733_[3]
      3528 O        O 1 _1734_[2]
      3529 I       I0 1 _1734_[0]
      3529 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]
      3529 I       I2 3 _1734_[2]
      3529 O        O 1 _1735_[0]
      3530 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      3530 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3530 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      3530 I       I3 4 \VexRiscv._zz__zz_decode_IS_CSR_22 
      3530 O        O 1 _1737_[3]
      3531 I       I0 1 _1737_[0]
      3531 I       I1 2 \VexRiscv._zz_decode_IS_CSR_3 
      3531 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3531 I       I3 4 _1737_[3]
      3531 O        O 1 _1738_[1]
      3532 I       I0 1 \VexRiscv._zz__zz_decode_IS_CSR_43 
      3532 I       I1 2 _1738_[1]
      3532 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3532 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3532 O        O 1 _1739_[1]
      3533 I       I0 1 _1734_[0]
      3533 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3533 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]
      3533 I       I3 4 _1730_[2]
      3533 O        O 1 _1739_[0]
      3534 I       I0 1 _1739_[0]
      3534 I       I1 2 _1739_[1]
      3534 I       I2 3 _1739_[2]
      3534 O        O 1 _1746_[3]
      3535 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      3535 I       I1 2 _1731_[2]
      3535 I       I2 3 \VexRiscv._zz__zz_decode_IS_CSR_43 
      3535 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3535 O        O 1 _1736_[1]
      3536 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3536 I       I1 2 _1736_[1]
      3536 I       I2 3 _1736_[2]
      3536 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_valid 
      3536 O        O 1 _1739_[2]
      3537 I       I0 1 \VexRiscv.execute_CsrPlugin_csr_4032 
      3537 I       I1 2 \VexRiscv.externalInterruptArray_regNext [3]
      3537 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_3008 
      3537 I       I3 4 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [3]
      3537 O        O 1 _1897_[0]
      3538 I       I0 1 \VexRiscv.CsrPlugin_mie_MSIE 
      3538 I       I1 2 \VexRiscv.execute_CsrPlugin_csr_772 
      3538 I       I2 3 \VexRiscv.execute_CsrPlugin_csr_768 
      3538 I       I3 4 \VexRiscv.CsrPlugin_mstatus_MIE 
      3538 O        O 1 _1897_[1]
      3539 I       I0 1 _1897_[0]
      3539 I       I1 2 _1897_[1]
      3539 I       I2 3 _1897_[2]
      3539 I       I3 4 _1897_[3]
      3539 O        O 1 _1898_[0]
      3540 I       I0 1 _1841_[0]
      3540 I       I1 2 _1841_[1]
      3540 I       I2 3 core_state[2]
      3540 I       I3 4 core_state[0]
      3540 O        O 1 _1842_[1]
      3541 I       I0 1 core_state[1]
      3541 I       I1 2 _1842_[1]
      3541 I       I2 3 _1707_[2]
      3541 I       I3 4 _1842_[3]
      3541 O        O 1 _1843_[3]
      3542 I       I0 1 _1578_[3]
      3542 I       I1 2 _1631_[1]
      3542 I       I2 3 _1775_[0]
      3542 I       I3 4 _1843_[3]
      3542 O        O 1 _1844_[1]
      3543 I       I0 1 core_state[1]
      3543 I       I1 2 core_state[2]
      3543 O        O 1 _1847_[2]
      3544 I       I0 1 _1578_[1]
      3544 I       I1 2 _1711_[0]
      3544 I       I2 3 _1846_[2]
      3544 I       I3 4 core_state[1]
      3544 O        O 1 _1847_[0]
      3545 I       I0 1 _1630_[2]
      3545 I       I1 2 _1775_[0]
      3545 I       I2 3 _1842_[3]
      3545 I       I3 4 _1845_[3]
      3545 O        O 1 _1847_[3]
      3546 I       I0 1 _1847_[0]
      3546 I       I1 2 core_state[0]
      3546 I       I2 3 _1847_[2]
      3546 I       I3 4 _1847_[3]
      3546 O        O 1 _1848_[1]
      3547 I       I0 1 \UART.uart_tx_i.n312_o 
      3547 I       I1 2 \UART.uart_tx_i.n250_o 
      3547 I       I2 3 \UART.uart_tx_i.n237_o 
      3547 I       I3 4 \UART.uart_tx_i.n245_o 
      3547 O        O 1 _2480_[2]
      3548 I       I0 1 \UART.RST 
      3548 I       I1 2 \UART.uart_tx_i.n257_o 
      3548 I       I2 3 _2480_[2]
      3548 I       I3 4 _1829_[1]
      3548 O        O 1 _1252_
      3549 I       I0 1 \UART_1.uart_tx_i.n312_o 
      3549 I       I1 2 \UART_1.uart_tx_i.n227_o 
      3549 I       I2 3 \UART_1.uart_tx_i.n237_o 
      3549 I       I3 4 \UART_1.uart_tx_i.n245_o 
      3549 O        O 1 _2464_[1]
      3550 I       I0 1 \UART_1.uart_tx_i.n232_o 
      3550 I       I1 2 _2464_[1]
      3550 I       I2 3 _2301_[2]
      3550 I       I3 4 \UART_1.uart_tx_i.n250_o 
      3550 O        O 1 _2472_[2]
      3551 I       I0 1 \UART.RST 
      3551 I       I1 2 \UART_1.uart_tx_i.n257_o 
      3551 I       I2 3 _2472_[2]
      3551 O        O 1 _1079_
      3552 I       I0 1 csr_bankarray_csrbank30_rx_data_w[0]
      3552 I       I1 2 _1601_[1]
      3552 I       I2 3 \UART.DIN [0]
      3552 I       I3 4 _1640_[0]
      3552 O        O 1 _2478_[1]
      3553 I       I0 1 _1599_[0]
      3553 I       I1 2 _2478_[1]
      3553 I       I2 3 \UART.DOUT_VLD 
      3553 I       I3 4 _1662_[0]
      3553 O        O 1 _2479_[0]
      3554 I       I0 1 _2479_[0]
      3554 I       I1 2 _2479_[1]
      3554 I       I2 3 _2479_[2]
      3554 I       I3 4 _1608_[0]
      3554 O        O 1 _1119_
      3555 I       I0 1 \UART.uart_tx_i.n232_o 
      3555 I       I1 2 \UART.uart_tx_i.n227_o 
      3555 I       I2 3 _1829_[1]
      3555 I       I3 4 \UART.uart_tx_i.n257_o 
      3555 O        O 1 _2293_[3]
      3556 I       I0 1 \UART.uart_tx_i.n250_o 
      3556 I       I1 2 \UART.uart_tx_i.n245_o 
      3556 I       I2 3 \UART.uart_tx_i.n237_o 
      3556 I       I3 4 _2293_[3]
      3556 O        O 1 _2294_[0]
      3557 I       I0 1 _1660_[2]
      3557 I       I1 2 basesoc_uart_tx2
      3557 I       I2 3 basesoc_tx_sink_valid
      3557 I       I3 4 _1953_[2]
      3557 O        O 1 _2477_[1]
      3558 I       I0 1 _1951_[0]
      3558 I       I1 2 _1664_[0]
      3558 I       I2 3 _2186_[0]
      3558 I       I3 4 _2462_[3]
      3558 O        O 1 _2477_[0]
      3559 I       I0 1 _2477_[0]
      3559 I       I1 2 _2477_[1]
      3559 I       I2 3 _2477_[2]
      3559 I       I3 4 _1925_[0]
      3559 O        O 1 _1136_
      3560 I       I0 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [14]
      3560 I       I1 2 _2274_[1]
      3560 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      3560 O        O 1 _2275_[1]
      3561 I       I0 1 \VexRiscv.switch_Misc_l232_2 
      3561 I       I1 2 _2275_[1]
      3561 I       I2 3 \VexRiscv.CsrPlugin_selfException_payload_badAddr [14]
      3561 I       I3 4 _2275_[3]
      3561 O        O 1 _2481_[0]
      3562 I       I0 1 _2481_[0]
      3562 I       I1 2 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      3562 I       I2 3 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      3562 O        O 1 \VexRiscv._zz_execute_BRANCH_DO_1 
      3563 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [16]
      3563 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [24]
      3563 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3563 I       I3 4 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]
      3563 O        O 1 _2475_[3]
      3564 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [0]
      3564 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [8]
      3564 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3564 I       I3 4 _2475_[3]
      3564 O        O 1 _2476_[1]
      3565 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [0]
      3565 I       I1 2 _2476_[1]
      3565 I       I2 3 \VexRiscv._zz_5 
      3565 I       I3 4 _2115_[2]
      3565 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [0]
      3566 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [17]
      3566 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [25]
      3566 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3566 I       I3 4 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]
      3566 O        O 1 _2276_[3]
      3567 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [1]
      3567 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [9]
      3567 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3567 I       I3 4 _2276_[3]
      3567 O        O 1 _2466_[1]
      3568 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [1]
      3568 I       I1 2 _2466_[1]
      3568 I       I2 3 \VexRiscv._zz_5 
      3568 I       I3 4 _2115_[2]
      3568 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [1]
      3569 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [18]
      3569 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [26]
      3569 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3569 I       I3 4 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]
      3569 O        O 1 _2469_[3]
      3570 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [2]
      3570 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [10]
      3570 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3570 I       I3 4 _2469_[3]
      3570 O        O 1 _2470_[1]
      3571 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [2]
      3571 I       I1 2 _2470_[1]
      3571 I       I2 3 \VexRiscv._zz_5 
      3571 I       I3 4 _2115_[2]
      3571 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [2]
      3572 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [19]
      3572 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [27]
      3572 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3572 I       I3 4 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]
      3572 O        O 1 _2277_[3]
      3573 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [3]
      3573 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [11]
      3573 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3573 I       I3 4 _2277_[3]
      3573 O        O 1 _2471_[1]
      3574 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [3]
      3574 I       I1 2 _2471_[1]
      3574 I       I2 3 \VexRiscv._zz_5 
      3574 I       I3 4 _2115_[2]
      3574 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [3]
      3575 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [20]
      3575 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [28]
      3575 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3575 I       I3 4 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]
      3575 O        O 1 _2460_[3]
      3576 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [4]
      3576 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [12]
      3576 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3576 I       I3 4 _2460_[3]
      3576 O        O 1 _2461_[1]
      3577 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [4]
      3577 I       I1 2 _2461_[1]
      3577 I       I2 3 \VexRiscv._zz_5 
      3577 I       I3 4 _2115_[2]
      3577 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [4]
      3578 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [21]
      3578 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [29]
      3578 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3578 I       I3 4 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]
      3578 O        O 1 _2278_[3]
      3579 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [5]
      3579 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [13]
      3579 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3579 I       I3 4 _2278_[3]
      3579 O        O 1 _2463_[1]
      3580 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [5]
      3580 I       I1 2 _2463_[1]
      3580 I       I2 3 \VexRiscv._zz_5 
      3580 I       I3 4 _2115_[2]
      3580 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [5]
      3581 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [22]
      3581 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [30]
      3581 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3581 I       I3 4 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]
      3581 O        O 1 _2468_[3]
      3582 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [6]
      3582 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [14]
      3582 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3582 I       I3 4 _2468_[3]
      3582 O        O 1 _2474_[1]
      3583 I       I0 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [6]
      3583 I       I1 2 _2474_[1]
      3583 I       I2 3 \VexRiscv._zz_5 
      3583 I       I3 4 _2115_[2]
      3583 O        O 1 \VexRiscv.lastStageRegFileWrite_payload_data [6]
      3584 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [23]
      3584 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [31]
      3584 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3584 I       I3 4 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]
      3584 O        O 1 _2107_[3]
      3585 I       I0 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [7]
      3585 I       I1 2 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [15]
      3585 I       I2 3 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      3585 I       I3 4 _2107_[3]
      3585 O        O 1 _2108_[0]
      3586 I       I0 1 _1760_[0]
      3586 I       I1 2 \UART_1.uart_tx_i.n245_o 
      3586 I       I2 3 \UART_1.uart_tx_i.n250_o 
      3586 O        O 1 _2458_[2]
      3587 I       I0 1 _2458_[0]
      3587 I       I1 2 \UART_1.uart_tx_i.n257_o 
      3587 I       I2 3 _2458_[2]
      3587 I       I3 4 \UART_1.uart_tx_i.tx_clk_divider_i.div_mark 
      3587 O        O 1 _2459_[1]
      3588 I       I0 1 \UART.RST 
      3588 I       I1 2 _2459_[1]
      3588 O        O 1 _0022_
      3589 I       I0 1 \UART.uart_rx_i.rx_clk_divider_i.div_mark 
      3589 I       I1 2 \UART.uart_rx_i.n117_o 
      3589 I       I2 3 _2457_[1]
      3589 I       I3 4 \UART.uart_rx_i.n125_o 
      3589 O        O 1 _2467_[1]
      3590 I       I0 1 \UART.RST 
      3590 I       I1 2 _2467_[1]
      3590 O        O 1 _0008_
      3591 I       I0 1 \spi_master.clk_toggles [0]
      3591 I       I1 2 \spi_master.last_bit [0]
      3591 I       I2 3 \spi_master.clk_toggles [2]
      3591 I       I3 4 \spi_master.last_bit [2]
      3591 O        O 1 _2206_[2]
      3592 I       I0 1 \spi_master.clk_toggles [4]
      3592 I       I1 2 \spi_master.last_bit [4]
      3592 I       I2 3 _2206_[2]
      3592 I       I3 4 _2206_[3]
      3592 O        O 1 _2207_[0]
      3593 I       I0 1 _2207_[0]
      3593 I       I1 2 _1338_[4]
      3593 I       I2 3 \spi_master.n132_q 
      3593 I       I3 4 \spi_master.n129_q 
      3593 O        O 1 _2208_[0]
      3594 I       I0 1 \UART.uart_tx_i.n232_o 
      3594 I       I1 2 \UART.uart_tx_i.n237_o 
      3594 I       I2 3 \UART.RST 
      3594 I       I3 4 \UART.uart_tx_i.tx_clk_divider_i.div_mark 
      3594 O        O 1 _0011_
      3595 I       I0 1 \UART.uart_rx_i.n135_o 
      3595 I       I1 2 \UART.uart_rx_i.n130_o 
      3595 I       I2 3 \UART.uart_rx_i.rx_clk_divider_i.div_mark 
      3595 O        O 1 _2457_[2]
      3596 I       I0 1 \UART.uart_rx_i.n125_o 
      3596 I       I1 2 _2457_[1]
      3596 I       I2 3 _2457_[2]
      3596 I       I3 4 \UART.RST 
      3596 O        O 1 _0007_
      3597 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      3597 I       I1 2 \VexRiscv._zz__zz_decode_IS_CSR_43 
      3597 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]
      3597 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      3597 O        O 1 _2465_[0]
      3598 I       I0 1 _2465_[0]
      3598 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3598 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3598 I       I3 4 \VexRiscv._zz_decode_IS_CSR_3 
      3598 O        O 1 \VexRiscv.decode_SRC_USE_SUB_LESS 
      3599 I       I0 1 _1767_[0]
      3599 I       I1 2 \UART_1.uart_rx_i.n125_o 
      3599 I       I2 3 \UART_1.uart_rx_i.n130_o 
      3599 O        O 1 _2473_[1]
      3600 I       I0 1 \UART_1.uart_rx_i.n135_o 
      3600 I       I1 2 _2473_[1]
      3600 I       I2 3 \UART.RST 
      3600 I       I3 4 \UART_1.uart_rx_i.rx_clk_divider_i.div_mark 
      3600 O        O 1 _0016_
      3601 I       I0 1 _1694_[0]
      3601 I       I1 2 _1694_[1]
      3601 I       I2 3 _1694_[2]
      3601 I       I3 4 \VexRiscv._zz__zz_decode_IS_CSR_63 
      3601 O        O 1 _1695_[2]
      3602 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3602 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3602 I       I2 3 _1695_[2]
      3602 I       I3 4 \VexRiscv.CsrPlugin_interrupt_valid 
      3602 O        O 1 _1696_[0]
      3603 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3603 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]
      3603 I       I2 3 _1686_[2]
      3603 I       I3 4 _1686_[3]
      3603 O        O 1 _1696_[1]
      3604 I       I0 1 _1696_[0]
      3604 I       I1 2 _1696_[1]
      3604 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_valid 
      3604 I       I3 4 _1696_[3]
      3604 O        O 1 _1697_[2]
      3605 I       I0 1 _1743_[0]
      3605 I       I1 2 _1743_[1]
      3605 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]
      3605 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]
      3605 O        O 1 _1744_[3]
      3606 I       I0 1 _1742_[2]
      3606 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]
      3606 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]
      3606 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]
      3606 O        O 1 _1744_[2]
      3607 I       I0 1 _1744_[0]
      3607 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]
      3607 I       I2 3 _1744_[2]
      3607 I       I3 4 _1744_[3]
      3607 O        O 1 _1745_[2]
      3608 I       I0 1 \VexRiscv._zz__zz_decode_IS_CSR_22 
      3608 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      3608 I       I2 3 _1731_[2]
      3608 I       I3 4 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3608 O        O 1 _1732_[2]
      3609 I       I0 1 \VexRiscv._zz__zz_decode_IS_CSR_43 
      3609 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3609 I       I2 3 _1732_[2]
      3609 I       I3 4 _1732_[3]
      3609 O        O 1 _1735_[3]
      3610 I       I0 1 _1746_[0]
      3610 I       I1 2 _1746_[1]
      3610 I       I2 3 _1746_[2]
      3610 I       I3 4 _1746_[3]
      3610 O        O 1 _1747_[1]
      3611 I       I0 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      3611 I       I1 2 \VexRiscv._zz__zz_decode_IS_CSR_22 
      3611 I       I2 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      3611 I       I3 4 \VexRiscv._zz__zz_decode_IS_CSR_43 
      3611 O        O 1 _1735_[2]
      3612 I       I0 1 _1735_[0]
      3612 I       I1 2 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      3612 I       I2 3 _1735_[2]
      3612 I       I3 4 _1735_[3]
      3612 O        O 1 _1746_[0]
      3613 I        A 1 \spi_master_1.clk_toggles [0]
      3613 I        B 2 _1324_[0]
      3613 I       CI 3 1'h1
      3613 O       CO 1 _1325_[1]
      3613 O        S 2 _1327_[0]
      3614 I        A 1 \spi_master_1.clk_toggles [1]
      3614 I        B 2 _1324_[1]
      3614 I       CI 3 _1325_[1]
      3614 O       CO 1 _1325_[2]
      3614 O        S 2 _1327_[1]
      3615 I        A 1 \spi_master_1.clk_toggles [2]
      3615 I        B 2 _1324_[2]
      3615 I       CI 3 _1325_[2]
      3615 O       CO 1 _1325_[3]
      3615 O        S 2 _1327_[2]
      3616 I        A 1 \spi_master_1.clk_toggles [3]
      3616 I        B 2 _1324_[3]
      3616 I       CI 3 _1325_[3]
      3616 O       CO 1 _1325_[4]
      3616 O        S 2 _1327_[3]
      3617 I        A 1 \spi_master_1.clk_toggles [4]
      3617 I        B 2 _1324_[4]
      3617 I       CI 3 _1325_[4]
      3617 O       CO 1 _1326_[4]
      3617 O        S 2 _1327_[4]
      3618 I        A 1 \spi_master_1.clk_toggles [0]
      3618 I        B 2 _1328_[0]
      3618 I       CI 3 1'h1
      3618 O       CO 1 _1329_[1]
      3618 O        S 2 _1331_[0]
      3619 I        A 1 1'h0
      3619 I        B 2 1'h1
      3619 I       CI 3 _1329_[10]
      3619 O       CO 1 _1329_[11]
      3619 O        S 2 _1331_[10]
      3620 I        A 1 1'h0
      3620 I        B 2 1'h1
      3620 I       CI 3 _1329_[11]
      3620 O       CO 1 _1329_[12]
      3620 O        S 2 _1331_[11]
      3621 I        A 1 1'h0
      3621 I        B 2 1'h1
      3621 I       CI 3 _1329_[12]
      3621 O       CO 1 _1329_[13]
      3621 O        S 2 _1331_[12]
      3622 I        A 1 1'h0
      3622 I        B 2 1'h1
      3622 I       CI 3 _1329_[13]
      3622 O       CO 1 _1329_[14]
      3622 O        S 2 _1331_[13]
      3623 I        A 1 1'h0
      3623 I        B 2 1'h1
      3623 I       CI 3 _1329_[14]
      3623 O       CO 1 _1329_[15]
      3623 O        S 2 _1331_[14]
      3624 I        A 1 1'h0
      3624 I        B 2 1'h1
      3624 I       CI 3 _1329_[15]
      3624 O       CO 1 _1329_[16]
      3624 O        S 2 _1331_[15]
      3625 I        A 1 1'h0
      3625 I        B 2 1'h1
      3625 I       CI 3 _1329_[16]
      3625 O       CO 1 _1329_[17]
      3625 O        S 2 _1331_[16]
      3626 I        A 1 1'h0
      3626 I        B 2 1'h1
      3626 I       CI 3 _1329_[17]
      3626 O       CO 1 _1329_[18]
      3626 O        S 2 _1331_[17]
      3627 I        A 1 1'h0
      3627 I        B 2 1'h1
      3627 I       CI 3 _1329_[18]
      3627 O       CO 1 _1329_[19]
      3627 O        S 2 _1331_[18]
      3628 I        A 1 1'h0
      3628 I        B 2 1'h1
      3628 I       CI 3 _1329_[19]
      3628 O       CO 1 _1329_[20]
      3628 O        S 2 _1331_[19]
      3629 I        A 1 \spi_master_1.clk_toggles [1]
      3629 I        B 2 _1328_[1]
      3629 I       CI 3 _1329_[1]
      3629 O       CO 1 _1329_[2]
      3629 O        S 2 _1331_[1]
      3630 I        A 1 1'h0
      3630 I        B 2 1'h1
      3630 I       CI 3 _1329_[20]
      3630 O       CO 1 _1329_[21]
      3630 O        S 2 _1331_[20]
      3631 I        A 1 1'h0
      3631 I        B 2 1'h1
      3631 I       CI 3 _1329_[21]
      3631 O       CO 1 _1329_[22]
      3631 O        S 2 _1331_[21]
      3632 I        A 1 1'h0
      3632 I        B 2 1'h1
      3632 I       CI 3 _1329_[22]
      3632 O       CO 1 _1329_[23]
      3632 O        S 2 _1331_[22]
      3633 I        A 1 1'h0
      3633 I        B 2 1'h1
      3633 I       CI 3 _1329_[23]
      3633 O       CO 1 _1329_[24]
      3633 O        S 2 _1331_[23]
      3634 I        A 1 1'h0
      3634 I        B 2 1'h1
      3634 I       CI 3 _1329_[24]
      3634 O       CO 1 _1329_[25]
      3634 O        S 2 _1331_[24]
      3635 I        A 1 1'h0
      3635 I        B 2 1'h1
      3635 I       CI 3 _1329_[25]
      3635 O       CO 1 _1329_[26]
      3635 O        S 2 _1331_[25]
      3636 I        A 1 1'h0
      3636 I        B 2 1'h1
      3636 I       CI 3 _1329_[26]
      3636 O       CO 1 _1329_[27]
      3636 O        S 2 _1331_[26]
      3637 I        A 1 1'h0
      3637 I        B 2 1'h1
      3637 I       CI 3 _1329_[27]
      3637 O       CO 1 _1329_[28]
      3637 O        S 2 _1331_[27]
      3638 I        A 1 1'h0
      3638 I        B 2 1'h1
      3638 I       CI 3 _1329_[28]
      3638 O       CO 1 _1329_[29]
      3638 O        S 2 _1331_[28]
      3639 I        A 1 1'h0
      3639 I        B 2 1'h1
      3639 I       CI 3 _1329_[29]
      3639 O       CO 1 _1329_[30]
      3639 O        S 2 _1331_[29]
      3640 I        A 1 \spi_master_1.clk_toggles [2]
      3640 I        B 2 _1328_[2]
      3640 I       CI 3 _1329_[2]
      3640 O       CO 1 _1329_[3]
      3640 O        S 2 _1331_[2]
      3641 I        A 1 1'h0
      3641 I        B 2 1'h1
      3641 I       CI 3 _1329_[30]
      3641 O       CO 1 _1329_[31]
      3641 O        S 2 _1331_[30]
      3642 I        A 1 1'h0
      3642 I        B 2 1'h1
      3642 I       CI 3 _1329_[31]
      3642 O       CO 1 _1330_[31]
      3642 O        S 2 _1331_[31]
      3643 I        A 1 \spi_master_1.clk_toggles [3]
      3643 I        B 2 _1328_[3]
      3643 I       CI 3 _1329_[3]
      3643 O       CO 1 _1329_[4]
      3643 O        S 2 _1331_[3]
      3644 I        A 1 \spi_master_1.clk_toggles [4]
      3644 I        B 2 _1328_[4]
      3644 I       CI 3 _1329_[4]
      3644 O       CO 1 _1329_[5]
      3644 O        S 2 _1331_[4]
      3645 I        A 1 1'h0
      3645 I        B 2 _1328_[5]
      3645 I       CI 3 _1329_[5]
      3645 O       CO 1 _1329_[6]
      3645 O        S 2 _1331_[5]
      3646 I        A 1 1'h0
      3646 I        B 2 1'h1
      3646 I       CI 3 _1329_[6]
      3646 O       CO 1 _1329_[7]
      3646 O        S 2 _1331_[6]
      3647 I        A 1 1'h0
      3647 I        B 2 1'h1
      3647 I       CI 3 _1329_[7]
      3647 O       CO 1 _1329_[8]
      3647 O        S 2 _1331_[7]
      3648 I        A 1 1'h0
      3648 I        B 2 1'h1
      3648 I       CI 3 _1329_[8]
      3648 O       CO 1 _1329_[9]
      3648 O        S 2 _1331_[8]
      3649 I        A 1 1'h0
      3649 I        B 2 1'h1
      3649 I       CI 3 _1329_[9]
      3649 O       CO 1 _1329_[10]
      3649 O        S 2 _1331_[9]
      3650 I        A 1 1'h0
      3650 I        B 2 _1332_[0]
      3650 I       CI 3 1'h1
      3650 O       CO 1 _1333_[1]
      3650 O        S 2 _1335_[0]
      3651 I        A 1 1'h0
      3651 I        B 2 _1332_[1]
      3651 I       CI 3 _1333_[1]
      3651 O       CO 1 _1333_[2]
      3651 O        S 2 _1335_[1]
      3652 I        A 1 1'h0
      3652 I        B 2 _1332_[2]
      3652 I       CI 3 _1333_[2]
      3652 O       CO 1 _1333_[3]
      3652 O        S 2 _1335_[2]
      3653 I        A 1 1'h0
      3653 I        B 2 _1332_[3]
      3653 I       CI 3 _1333_[3]
      3653 O       CO 1 _1333_[4]
      3653 O        S 2 _1335_[3]
      3654 I        A 1 1'h1
      3654 I        B 2 _1332_[4]
      3654 I       CI 3 _1333_[4]
      3654 O       CO 1 _1334_[4]
      3654 O        S 2 _1335_[4]
      3655 I        A 1 \spi_master.last_bit [0]
      3655 I        B 2 _1336_[0]
      3655 I       CI 3 1'h1
      3655 O       CO 1 _1337_[1]
      3655 O        S 2 _1339_[0]
      3656 I        A 1 \spi_master.last_bit [1]
      3656 I        B 2 _1336_[1]
      3656 I       CI 3 _1337_[1]
      3656 O       CO 1 _1337_[2]
      3656 O        S 2 _1339_[1]
      3657 I        A 1 \spi_master.last_bit [2]
      3657 I        B 2 _1336_[2]
      3657 I       CI 3 _1337_[2]
      3657 O       CO 1 _1337_[3]
      3657 O        S 2 _1339_[2]
      3658 I        A 1 \spi_master.last_bit [3]
      3658 I        B 2 _1336_[3]
      3658 I       CI 3 _1337_[3]
      3658 O       CO 1 _1337_[4]
      3658 O        S 2 _1339_[3]
      3659 I        A 1 \spi_master.last_bit [4]
      3659 I        B 2 _1336_[4]
      3659 I       CI 3 _1337_[4]
      3659 O       CO 1 _1338_[4]
      3659 O        S 2 _1339_[4]
      3660 I        A 1 \spi_master.clk_toggles [0]
      3660 I        B 2 _1340_[0]
      3660 I       CI 3 1'h1
      3660 O       CO 1 _1341_[1]
      3660 O        S 2 _1343_[0]
      3661 I        A 1 1'h0
      3661 I        B 2 1'h1
      3661 I       CI 3 _1341_[10]
      3661 O       CO 1 _1341_[11]
      3661 O        S 2 _1343_[10]
      3662 I        A 1 1'h0
      3662 I        B 2 1'h1
      3662 I       CI 3 _1341_[11]
      3662 O       CO 1 _1341_[12]
      3662 O        S 2 _1343_[11]
      3663 I        A 1 1'h0
      3663 I        B 2 1'h1
      3663 I       CI 3 _1341_[12]
      3663 O       CO 1 _1341_[13]
      3663 O        S 2 _1343_[12]
      3664 I        A 1 1'h0
      3664 I        B 2 1'h1
      3664 I       CI 3 _1341_[13]
      3664 O       CO 1 _1341_[14]
      3664 O        S 2 _1343_[13]
      3665 I        A 1 1'h0
      3665 I        B 2 1'h1
      3665 I       CI 3 _1341_[14]
      3665 O       CO 1 _1341_[15]
      3665 O        S 2 _1343_[14]
      3666 I        A 1 1'h0
      3666 I        B 2 1'h1
      3666 I       CI 3 _1341_[15]
      3666 O       CO 1 _1341_[16]
      3666 O        S 2 _1343_[15]
      3667 I        A 1 1'h0
      3667 I        B 2 1'h1
      3667 I       CI 3 _1341_[16]
      3667 O       CO 1 _1341_[17]
      3667 O        S 2 _1343_[16]
      3668 I        A 1 1'h0
      3668 I        B 2 1'h1
      3668 I       CI 3 _1341_[17]
      3668 O       CO 1 _1341_[18]
      3668 O        S 2 _1343_[17]
      3669 I        A 1 1'h0
      3669 I        B 2 1'h1
      3669 I       CI 3 _1341_[18]
      3669 O       CO 1 _1341_[19]
      3669 O        S 2 _1343_[18]
      3670 I        A 1 1'h0
      3670 I        B 2 1'h1
      3670 I       CI 3 _1341_[19]
      3670 O       CO 1 _1341_[20]
      3670 O        S 2 _1343_[19]
      3671 I        A 1 \spi_master.clk_toggles [1]
      3671 I        B 2 _1340_[1]
      3671 I       CI 3 _1341_[1]
      3671 O       CO 1 _1341_[2]
      3671 O        S 2 _1343_[1]
      3672 I        A 1 1'h0
      3672 I        B 2 1'h1
      3672 I       CI 3 _1341_[20]
      3672 O       CO 1 _1341_[21]
      3672 O        S 2 _1343_[20]
      3673 I        A 1 1'h0
      3673 I        B 2 1'h1
      3673 I       CI 3 _1341_[21]
      3673 O       CO 1 _1341_[22]
      3673 O        S 2 _1343_[21]
      3674 I        A 1 1'h0
      3674 I        B 2 1'h1
      3674 I       CI 3 _1341_[22]
      3674 O       CO 1 _1341_[23]
      3674 O        S 2 _1343_[22]
      3675 I        A 1 1'h0
      3675 I        B 2 1'h1
      3675 I       CI 3 _1341_[23]
      3675 O       CO 1 _1341_[24]
      3675 O        S 2 _1343_[23]
      3676 I        A 1 1'h0
      3676 I        B 2 1'h1
      3676 I       CI 3 _1341_[24]
      3676 O       CO 1 _1341_[25]
      3676 O        S 2 _1343_[24]
      3677 I        A 1 1'h0
      3677 I        B 2 1'h1
      3677 I       CI 3 _1341_[25]
      3677 O       CO 1 _1341_[26]
      3677 O        S 2 _1343_[25]
      3678 I        A 1 1'h0
      3678 I        B 2 1'h1
      3678 I       CI 3 _1341_[26]
      3678 O       CO 1 _1341_[27]
      3678 O        S 2 _1343_[26]
      3679 I        A 1 1'h0
      3679 I        B 2 1'h1
      3679 I       CI 3 _1341_[27]
      3679 O       CO 1 _1341_[28]
      3679 O        S 2 _1343_[27]
      3680 I        A 1 1'h0
      3680 I        B 2 1'h1
      3680 I       CI 3 _1341_[28]
      3680 O       CO 1 _1341_[29]
      3680 O        S 2 _1343_[28]
      3681 I        A 1 1'h0
      3681 I        B 2 1'h1
      3681 I       CI 3 _1341_[29]
      3681 O       CO 1 _1341_[30]
      3681 O        S 2 _1343_[29]
      3682 I        A 1 \spi_master.clk_toggles [2]
      3682 I        B 2 _1340_[2]
      3682 I       CI 3 _1341_[2]
      3682 O       CO 1 _1341_[3]
      3682 O        S 2 _1343_[2]
      3683 I        A 1 1'h0
      3683 I        B 2 1'h1
      3683 I       CI 3 _1341_[30]
      3683 O       CO 1 _1341_[31]
      3683 O        S 2 _1343_[30]
      3684 I        A 1 1'h0
      3684 I        B 2 1'h1
      3684 I       CI 3 _1341_[31]
      3684 O       CO 1 _1342_[31]
      3684 O        S 2 _1343_[31]
      3685 I        A 1 \spi_master.clk_toggles [3]
      3685 I        B 2 _1340_[3]
      3685 I       CI 3 _1341_[3]
      3685 O       CO 1 _1341_[4]
      3685 O        S 2 _1343_[3]
      3686 I        A 1 \spi_master.clk_toggles [4]
      3686 I        B 2 _1340_[4]
      3686 I       CI 3 _1341_[4]
      3686 O       CO 1 _1341_[5]
      3686 O        S 2 _1343_[4]
      3687 I        A 1 1'h0
      3687 I        B 2 _1340_[5]
      3687 I       CI 3 _1341_[5]
      3687 O       CO 1 _1341_[6]
      3687 O        S 2 _1343_[5]
      3688 I        A 1 1'h0
      3688 I        B 2 1'h1
      3688 I       CI 3 _1341_[6]
      3688 O       CO 1 _1341_[7]
      3688 O        S 2 _1343_[6]
      3689 I        A 1 1'h0
      3689 I        B 2 1'h1
      3689 I       CI 3 _1341_[7]
      3689 O       CO 1 _1341_[8]
      3689 O        S 2 _1343_[7]
      3690 I        A 1 1'h0
      3690 I        B 2 1'h1
      3690 I       CI 3 _1341_[8]
      3690 O       CO 1 _1341_[9]
      3690 O        S 2 _1343_[8]
      3691 I        A 1 1'h0
      3691 I        B 2 1'h1
      3691 I       CI 3 _1341_[9]
      3691 O       CO 1 _1341_[10]
      3691 O        S 2 _1343_[9]
      3692 I        A 1 1'h0
      3692 I        B 2 _1336_[0]
      3692 I       CI 3 1'h1
      3692 O       CO 1 _1344_[1]
      3692 O        S 2 _1346_[0]
      3693 I        A 1 1'h0
      3693 I        B 2 _1336_[1]
      3693 I       CI 3 _1344_[1]
      3693 O       CO 1 _1344_[2]
      3693 O        S 2 _1346_[1]
      3694 I        A 1 1'h0
      3694 I        B 2 _1336_[2]
      3694 I       CI 3 _1344_[2]
      3694 O       CO 1 _1344_[3]
      3694 O        S 2 _1346_[2]
      3695 I        A 1 1'h0
      3695 I        B 2 _1336_[3]
      3695 I       CI 3 _1344_[3]
      3695 O       CO 1 _1344_[4]
      3695 O        S 2 _1346_[3]
      3696 I        A 1 1'h1
      3696 I        B 2 _1336_[4]
      3696 I       CI 3 _1344_[4]
      3696 O       CO 1 _1345_[4]
      3696 O        S 2 _1346_[4]
      3697 I        A 1 1'h1
      3697 I        B 2 basesoc_rx_count[0]
      3697 I       CI 3 1'h0
      3697 O       CO 1 _1347_[1]
      3697 O        S 2 _1349_[0]
      3698 I        A 1 1'h0
      3698 I        B 2 basesoc_rx_count[1]
      3698 I       CI 3 _1347_[1]
      3698 O       CO 1 _1347_[2]
      3698 O        S 2 _1349_[1]
      3699 I        A 1 1'h0
      3699 I        B 2 basesoc_rx_count[2]
      3699 I       CI 3 _1347_[2]
      3699 O       CO 1 _1347_[3]
      3699 O        S 2 _1349_[2]
      3700 I        A 1 1'h0
      3700 I        B 2 basesoc_rx_count[3]
      3700 I       CI 3 _1347_[3]
      3700 O       CO 1 _1348_[3]
      3700 O        S 2 _1349_[3]
      3701 I        A 1 1'h1
      3701 I        B 2 core_bus_adr1[0]
      3701 I       CI 3 1'h0
      3701 O       CO 1 _1350_[1]
      3701 O        S 2 _1352_[0]
      3702 I        A 1 1'h0
      3702 I        B 2 core_bus_adr1[10]
      3702 I       CI 3 _1350_[10]
      3702 O       CO 1 _1350_[11]
      3702 O        S 2 _1352_[10]
      3703 I        A 1 1'h0
      3703 I        B 2 core_bus_adr1[11]
      3703 I       CI 3 _1350_[11]
      3703 O       CO 1 _1350_[12]
      3703 O        S 2 _1352_[11]
      3704 I        A 1 1'h0
      3704 I        B 2 core_bus_adr1[12]
      3704 I       CI 3 _1350_[12]
      3704 O       CO 1 _1350_[13]
      3704 O        S 2 _1352_[12]
      3705 I        A 1 1'h0
      3705 I        B 2 core_bus_adr1[13]
      3705 I       CI 3 _1350_[13]
      3705 O       CO 1 _1350_[14]
      3705 O        S 2 _1352_[13]
      3706 I        A 1 1'h0
      3706 I        B 2 core_bus_adr1[14]
      3706 I       CI 3 _1350_[14]
      3706 O       CO 1 _1350_[15]
      3706 O        S 2 _1352_[14]
      3707 I        A 1 1'h0
      3707 I        B 2 core_bus_adr1[15]
      3707 I       CI 3 _1350_[15]
      3707 O       CO 1 _1350_[16]
      3707 O        S 2 _1352_[15]
      3708 I        A 1 1'h0
      3708 I        B 2 core_bus_adr1[16]
      3708 I       CI 3 _1350_[16]
      3708 O       CO 1 _1350_[17]
      3708 O        S 2 _1352_[16]
      3709 I        A 1 1'h0
      3709 I        B 2 core_bus_adr1[17]
      3709 I       CI 3 _1350_[17]
      3709 O       CO 1 _1350_[18]
      3709 O        S 2 _1352_[17]
      3710 I        A 1 1'h0
      3710 I        B 2 core_bus_adr1[18]
      3710 I       CI 3 _1350_[18]
      3710 O       CO 1 _1350_[19]
      3710 O        S 2 _1352_[18]
      3711 I        A 1 1'h0
      3711 I        B 2 core_bus_adr1[19]
      3711 I       CI 3 _1350_[19]
      3711 O       CO 1 _1350_[20]
      3711 O        S 2 _1352_[19]
      3712 I        A 1 1'h0
      3712 I        B 2 core_bus_adr1[1]
      3712 I       CI 3 _1350_[1]
      3712 O       CO 1 _1350_[2]
      3712 O        S 2 _1352_[1]
      3713 I        A 1 1'h0
      3713 I        B 2 core_bus_adr1[20]
      3713 I       CI 3 _1350_[20]
      3713 O       CO 1 _1350_[21]
      3713 O        S 2 _1352_[20]
      3714 I        A 1 1'h0
      3714 I        B 2 core_bus_adr1[21]
      3714 I       CI 3 _1350_[21]
      3714 O       CO 1 _1350_[22]
      3714 O        S 2 _1352_[21]
      3715 I        A 1 1'h0
      3715 I        B 2 core_bus_adr1[22]
      3715 I       CI 3 _1350_[22]
      3715 O       CO 1 _1350_[23]
      3715 O        S 2 _1352_[22]
      3716 I        A 1 1'h0
      3716 I        B 2 core_bus_adr1[23]
      3716 I       CI 3 _1350_[23]
      3716 O       CO 1 _1350_[24]
      3716 O        S 2 _1352_[23]
      3717 I        A 1 1'h0
      3717 I        B 2 core_bus_adr1[24]
      3717 I       CI 3 _1350_[24]
      3717 O       CO 1 _1350_[25]
      3717 O        S 2 _1352_[24]
      3718 I        A 1 1'h0
      3718 I        B 2 core_bus_adr1[25]
      3718 I       CI 3 _1350_[25]
      3718 O       CO 1 _1350_[26]
      3718 O        S 2 _1352_[25]
      3719 I        A 1 1'h0
      3719 I        B 2 core_bus_adr1[26]
      3719 I       CI 3 _1350_[26]
      3719 O       CO 1 _1350_[27]
      3719 O        S 2 _1352_[26]
      3720 I        A 1 1'h0
      3720 I        B 2 core_bus_adr1[27]
      3720 I       CI 3 _1350_[27]
      3720 O       CO 1 _1350_[28]
      3720 O        S 2 _1352_[27]
      3721 I        A 1 1'h0
      3721 I        B 2 core_bus_adr1[28]
      3721 I       CI 3 _1350_[28]
      3721 O       CO 1 _1350_[29]
      3721 O        S 2 _1352_[28]
      3722 I        A 1 1'h0
      3722 I        B 2 core_bus_adr1[29]
      3722 I       CI 3 _1350_[29]
      3722 O       CO 1 _1350_[30]
      3722 O        S 2 _1352_[29]
      3723 I        A 1 1'h0
      3723 I        B 2 core_bus_adr1[2]
      3723 I       CI 3 _1350_[2]
      3723 O       CO 1 _1350_[3]
      3723 O        S 2 _1352_[2]
      3724 I        A 1 1'h0
      3724 I        B 2 1'h0
      3724 I       CI 3 _1350_[30]
      3724 O       CO 1 _1351_[30]
      3724 O        S 2 _1352_[30]
      3725 I        A 1 1'h0
      3725 I        B 2 core_bus_adr1[3]
      3725 I       CI 3 _1350_[3]
      3725 O       CO 1 _1350_[4]
      3725 O        S 2 _1352_[3]
      3726 I        A 1 1'h0
      3726 I        B 2 core_bus_adr1[4]
      3726 I       CI 3 _1350_[4]
      3726 O       CO 1 _1350_[5]
      3726 O        S 2 _1352_[4]
      3727 I        A 1 1'h0
      3727 I        B 2 core_bus_adr1[5]
      3727 I       CI 3 _1350_[5]
      3727 O       CO 1 _1350_[6]
      3727 O        S 2 _1352_[5]
      3728 I        A 1 1'h0
      3728 I        B 2 core_bus_adr1[6]
      3728 I       CI 3 _1350_[6]
      3728 O       CO 1 _1350_[7]
      3728 O        S 2 _1352_[6]
      3729 I        A 1 1'h0
      3729 I        B 2 core_bus_adr1[7]
      3729 I       CI 3 _1350_[7]
      3729 O       CO 1 _1350_[8]
      3729 O        S 2 _1352_[7]
      3730 I        A 1 1'h0
      3730 I        B 2 core_bus_adr1[8]
      3730 I       CI 3 _1350_[8]
      3730 O       CO 1 _1350_[9]
      3730 O        S 2 _1352_[8]
      3731 I        A 1 1'h0
      3731 I        B 2 core_bus_adr1[9]
      3731 I       CI 3 _1350_[9]
      3731 O       CO 1 _1350_[10]
      3731 O        S 2 _1352_[9]
      3732 I        A 1 1'h1
      3732 I        B 2 core_cycles[0]
      3732 I       CI 3 1'h0
      3732 O       CO 1 _1353_[1]
      3732 O        S 2 _1355_[0]
      3733 I        A 1 1'h0
      3733 I        B 2 core_cycles[1]
      3733 I       CI 3 _1353_[1]
      3733 O       CO 1 _1353_[2]
      3733 O        S 2 _1355_[1]
      3734 I        A 1 1'h0
      3734 I        B 2 core_cycles[2]
      3734 I       CI 3 _1353_[2]
      3734 O       CO 1 _1353_[3]
      3734 O        S 2 _1355_[2]
      3735 I        A 1 1'h0
      3735 I        B 2 core_cycles[3]
      3735 I       CI 3 _1353_[3]
      3735 O       CO 1 _1353_[4]
      3735 O        S 2 _1355_[3]
      3736 I        A 1 1'h0
      3736 I        B 2 core_cycles[4]
      3736 I       CI 3 _1353_[4]
      3736 O       CO 1 _1353_[5]
      3736 O        S 2 _1355_[4]
      3737 I        A 1 1'h0
      3737 I        B 2 core_cycles[5]
      3737 I       CI 3 _1353_[5]
      3737 O       CO 1 _1353_[6]
      3737 O        S 2 _1355_[5]
      3738 I        A 1 1'h0
      3738 I        B 2 core_cycles[6]
      3738 I       CI 3 _1353_[6]
      3738 O       CO 1 _1353_[7]
      3738 O        S 2 _1355_[6]
      3739 I        A 1 1'h0
      3739 I        B 2 core_cycles[7]
      3739 I       CI 3 _1353_[7]
      3739 O       CO 1 _1354_[7]
      3739 O        S 2 _1355_[7]
      3740 I        A 1 1'h1
      3740 I        B 2 basesoc_bus_errors[0]
      3740 I       CI 3 1'h0
      3740 O       CO 1 _1357_[1]
      3740 O        S 2 _1359_[0]
      3741 I        A 1 1'h0
      3741 I        B 2 basesoc_bus_errors[10]
      3741 I       CI 3 _1357_[10]
      3741 O       CO 1 _1357_[11]
      3741 O        S 2 _1359_[10]
      3742 I        A 1 1'h0
      3742 I        B 2 basesoc_bus_errors[11]
      3742 I       CI 3 _1357_[11]
      3742 O       CO 1 _1357_[12]
      3742 O        S 2 _1359_[11]
      3743 I        A 1 1'h0
      3743 I        B 2 basesoc_bus_errors[12]
      3743 I       CI 3 _1357_[12]
      3743 O       CO 1 _1357_[13]
      3743 O        S 2 _1359_[12]
      3744 I        A 1 1'h0
      3744 I        B 2 basesoc_bus_errors[13]
      3744 I       CI 3 _1357_[13]
      3744 O       CO 1 _1357_[14]
      3744 O        S 2 _1359_[13]
      3745 I        A 1 1'h0
      3745 I        B 2 basesoc_bus_errors[14]
      3745 I       CI 3 _1357_[14]
      3745 O       CO 1 _1357_[15]
      3745 O        S 2 _1359_[14]
      3746 I        A 1 1'h0
      3746 I        B 2 basesoc_bus_errors[15]
      3746 I       CI 3 _1357_[15]
      3746 O       CO 1 _1357_[16]
      3746 O        S 2 _1359_[15]
      3747 I        A 1 1'h0
      3747 I        B 2 basesoc_bus_errors[16]
      3747 I       CI 3 _1357_[16]
      3747 O       CO 1 _1357_[17]
      3747 O        S 2 _1359_[16]
      3748 I        A 1 1'h0
      3748 I        B 2 basesoc_bus_errors[17]
      3748 I       CI 3 _1357_[17]
      3748 O       CO 1 _1357_[18]
      3748 O        S 2 _1359_[17]
      3749 I        A 1 1'h0
      3749 I        B 2 basesoc_bus_errors[18]
      3749 I       CI 3 _1357_[18]
      3749 O       CO 1 _1357_[19]
      3749 O        S 2 _1359_[18]
      3750 I        A 1 1'h0
      3750 I        B 2 basesoc_bus_errors[19]
      3750 I       CI 3 _1357_[19]
      3750 O       CO 1 _1357_[20]
      3750 O        S 2 _1359_[19]
      3751 I        A 1 1'h0
      3751 I        B 2 basesoc_bus_errors[1]
      3751 I       CI 3 _1357_[1]
      3751 O       CO 1 _1357_[2]
      3751 O        S 2 _1359_[1]
      3752 I        A 1 1'h0
      3752 I        B 2 basesoc_bus_errors[20]
      3752 I       CI 3 _1357_[20]
      3752 O       CO 1 _1357_[21]
      3752 O        S 2 _1359_[20]
      3753 I        A 1 1'h0
      3753 I        B 2 basesoc_bus_errors[21]
      3753 I       CI 3 _1357_[21]
      3753 O       CO 1 _1357_[22]
      3753 O        S 2 _1359_[21]
      3754 I        A 1 1'h0
      3754 I        B 2 basesoc_bus_errors[22]
      3754 I       CI 3 _1357_[22]
      3754 O       CO 1 _1357_[23]
      3754 O        S 2 _1359_[22]
      3755 I        A 1 1'h0
      3755 I        B 2 basesoc_bus_errors[23]
      3755 I       CI 3 _1357_[23]
      3755 O       CO 1 _1357_[24]
      3755 O        S 2 _1359_[23]
      3756 I        A 1 1'h0
      3756 I        B 2 basesoc_bus_errors[24]
      3756 I       CI 3 _1357_[24]
      3756 O       CO 1 _1357_[25]
      3756 O        S 2 _1359_[24]
      3757 I        A 1 1'h0
      3757 I        B 2 basesoc_bus_errors[25]
      3757 I       CI 3 _1357_[25]
      3757 O       CO 1 _1357_[26]
      3757 O        S 2 _1359_[25]
      3758 I        A 1 1'h0
      3758 I        B 2 basesoc_bus_errors[26]
      3758 I       CI 3 _1357_[26]
      3758 O       CO 1 _1357_[27]
      3758 O        S 2 _1359_[26]
      3759 I        A 1 1'h0
      3759 I        B 2 basesoc_bus_errors[27]
      3759 I       CI 3 _1357_[27]
      3759 O       CO 1 _1357_[28]
      3759 O        S 2 _1359_[27]
      3760 I        A 1 1'h0
      3760 I        B 2 basesoc_bus_errors[28]
      3760 I       CI 3 _1357_[28]
      3760 O       CO 1 _1357_[29]
      3760 O        S 2 _1359_[28]
      3761 I        A 1 1'h0
      3761 I        B 2 basesoc_bus_errors[29]
      3761 I       CI 3 _1357_[29]
      3761 O       CO 1 _1357_[30]
      3761 O        S 2 _1359_[29]
      3762 I        A 1 1'h0
      3762 I        B 2 basesoc_bus_errors[2]
      3762 I       CI 3 _1357_[2]
      3762 O       CO 1 _1357_[3]
      3762 O        S 2 _1359_[2]
      3763 I        A 1 1'h0
      3763 I        B 2 basesoc_bus_errors[30]
      3763 I       CI 3 _1357_[30]
      3763 O       CO 1 _1357_[31]
      3763 O        S 2 _1359_[30]
      3764 I        A 1 1'h0
      3764 I        B 2 basesoc_bus_errors[31]
      3764 I       CI 3 _1357_[31]
      3764 O       CO 1 _1358_[31]
      3764 O        S 2 _1359_[31]
      3765 I        A 1 1'h0
      3765 I        B 2 basesoc_bus_errors[3]
      3765 I       CI 3 _1357_[3]
      3765 O       CO 1 _1357_[4]
      3765 O        S 2 _1359_[3]
      3766 I        A 1 1'h0
      3766 I        B 2 basesoc_bus_errors[4]
      3766 I       CI 3 _1357_[4]
      3766 O       CO 1 _1357_[5]
      3766 O        S 2 _1359_[4]
      3767 I        A 1 1'h0
      3767 I        B 2 basesoc_bus_errors[5]
      3767 I       CI 3 _1357_[5]
      3767 O       CO 1 _1357_[6]
      3767 O        S 2 _1359_[5]
      3768 I        A 1 1'h0
      3768 I        B 2 basesoc_bus_errors[6]
      3768 I       CI 3 _1357_[6]
      3768 O       CO 1 _1357_[7]
      3768 O        S 2 _1359_[6]
      3769 I        A 1 1'h0
      3769 I        B 2 basesoc_bus_errors[7]
      3769 I       CI 3 _1357_[7]
      3769 O       CO 1 _1357_[8]
      3769 O        S 2 _1359_[7]
      3770 I        A 1 1'h0
      3770 I        B 2 basesoc_bus_errors[8]
      3770 I       CI 3 _1357_[8]
      3770 O       CO 1 _1357_[9]
      3770 O        S 2 _1359_[8]
      3771 I        A 1 1'h0
      3771 I        B 2 basesoc_bus_errors[9]
      3771 I       CI 3 _1357_[9]
      3771 O       CO 1 _1357_[10]
      3771 O        S 2 _1359_[9]
      3772 I        A 1 1'h1
      3772 I        B 2 basesoc_tx_phase[0]
      3772 I       CI 3 1'h0
      3772 O       CO 1 _1360_[1]
      3772 O        S 2 _1362_[0]
      3773 I        A 1 1'h1
      3773 I        B 2 basesoc_tx_phase[10]
      3773 I       CI 3 _1360_[10]
      3773 O       CO 1 _1360_[11]
      3773 O        S 2 _1362_[10]
      3774 I        A 1 1'h0
      3774 I        B 2 basesoc_tx_phase[11]
      3774 I       CI 3 _1360_[11]
      3774 O       CO 1 _1360_[12]
      3774 O        S 2 _1362_[11]
      3775 I        A 1 1'h1
      3775 I        B 2 basesoc_tx_phase[12]
      3775 I       CI 3 _1360_[12]
      3775 O       CO 1 _1360_[13]
      3775 O        S 2 _1362_[12]
      3776 I        A 1 1'h1
      3776 I        B 2 basesoc_tx_phase[13]
      3776 I       CI 3 _1360_[13]
      3776 O       CO 1 _1360_[14]
      3776 O        S 2 _1362_[13]
      3777 I        A 1 1'h0
      3777 I        B 2 basesoc_tx_phase[14]
      3777 I       CI 3 _1360_[14]
      3777 O       CO 1 _1360_[15]
      3777 O        S 2 _1362_[14]
      3778 I        A 1 1'h1
      3778 I        B 2 basesoc_tx_phase[15]
      3778 I       CI 3 _1360_[15]
      3778 O       CO 1 _1360_[16]
      3778 O        S 2 _1362_[15]
      3779 I        A 1 1'h1
      3779 I        B 2 basesoc_tx_phase[16]
      3779 I       CI 3 _1360_[16]
      3779 O       CO 1 _1360_[17]
      3779 O        S 2 _1362_[16]
      3780 I        A 1 1'h1
      3780 I        B 2 basesoc_tx_phase[17]
      3780 I       CI 3 _1360_[17]
      3780 O       CO 1 _1360_[18]
      3780 O        S 2 _1362_[17]
      3781 I        A 1 1'h1
      3781 I        B 2 basesoc_tx_phase[18]
      3781 I       CI 3 _1360_[18]
      3781 O       CO 1 _1360_[19]
      3781 O        S 2 _1362_[18]
      3782 I        A 1 1'h1
      3782 I        B 2 basesoc_tx_phase[19]
      3782 I       CI 3 _1360_[19]
      3782 O       CO 1 _1360_[20]
      3782 O        S 2 _1362_[19]
      3783 I        A 1 1'h0
      3783 I        B 2 basesoc_tx_phase[1]
      3783 I       CI 3 _1360_[1]
      3783 O       CO 1 _1360_[2]
      3783 O        S 2 _1362_[1]
      3784 I        A 1 1'h0
      3784 I        B 2 basesoc_tx_phase[20]
      3784 I       CI 3 _1360_[20]
      3784 O       CO 1 _1360_[21]
      3784 O        S 2 _1362_[20]
      3785 I        A 1 1'h1
      3785 I        B 2 basesoc_tx_phase[21]
      3785 I       CI 3 _1360_[21]
      3785 O       CO 1 _1360_[22]
      3785 O        S 2 _1362_[21]
      3786 I        A 1 1'h0
      3786 I        B 2 basesoc_tx_phase[22]
      3786 I       CI 3 _1360_[22]
      3786 O       CO 1 _1360_[23]
      3786 O        S 2 _1362_[22]
      3787 I        A 1 1'h1
      3787 I        B 2 basesoc_tx_phase[23]
      3787 I       CI 3 _1360_[23]
      3787 O       CO 1 _1360_[24]
      3787 O        S 2 _1362_[23]
      3788 I        A 1 1'h1
      3788 I        B 2 basesoc_tx_phase[24]
      3788 I       CI 3 _1360_[24]
      3788 O       CO 1 _1360_[25]
      3788 O        S 2 _1362_[24]
      3789 I        A 1 1'h1
      3789 I        B 2 basesoc_tx_phase[25]
      3789 I       CI 3 _1360_[25]
      3789 O       CO 1 _1360_[26]
      3789 O        S 2 _1362_[25]
      3790 I        A 1 1'h0
      3790 I        B 2 basesoc_tx_phase[26]
      3790 I       CI 3 _1360_[26]
      3790 O       CO 1 _1360_[27]
      3790 O        S 2 _1362_[26]
      3791 I        A 1 1'h0
      3791 I        B 2 basesoc_tx_phase[27]
      3791 I       CI 3 _1360_[27]
      3791 O       CO 1 _1360_[28]
      3791 O        S 2 _1362_[27]
      3792 I        A 1 1'h0
      3792 I        B 2 basesoc_tx_phase[28]
      3792 I       CI 3 _1360_[28]
      3792 O       CO 1 _1360_[29]
      3792 O        S 2 _1362_[28]
      3793 I        A 1 1'h0
      3793 I        B 2 basesoc_tx_phase[29]
      3793 I       CI 3 _1360_[29]
      3793 O       CO 1 _1360_[30]
      3793 O        S 2 _1362_[29]
      3794 I        A 1 1'h0
      3794 I        B 2 basesoc_tx_phase[2]
      3794 I       CI 3 _1360_[2]
      3794 O       CO 1 _1360_[3]
      3794 O        S 2 _1362_[2]
      3795 I        A 1 1'h0
      3795 I        B 2 basesoc_tx_phase[30]
      3795 I       CI 3 _1360_[30]
      3795 O       CO 1 _1360_[31]
      3795 O        S 2 _1362_[30]
      3796 I        A 1 1'h0
      3796 I        B 2 basesoc_tx_phase[31]
      3796 I       CI 3 _1360_[31]
      3796 O       CO 1 _1360_[32]
      3796 O        S 2 _1362_[31]
      3797 I        A 1 1'h0
      3797 I        B 2 1'h0
      3797 I       CI 3 _1360_[32]
      3797 O       CO 1 _1361_[32]
      3797 O        S 2 _1362_[32]
      3798 I        A 1 1'h1
      3798 I        B 2 basesoc_tx_phase[3]
      3798 I       CI 3 _1360_[3]
      3798 O       CO 1 _1360_[4]
      3798 O        S 2 _1362_[3]
      3799 I        A 1 1'h0
      3799 I        B 2 basesoc_tx_phase[4]
      3799 I       CI 3 _1360_[4]
      3799 O       CO 1 _1360_[5]
      3799 O        S 2 _1362_[4]
      3800 I        A 1 1'h1
      3800 I        B 2 basesoc_tx_phase[5]
      3800 I       CI 3 _1360_[5]
      3800 O       CO 1 _1360_[6]
      3800 O        S 2 _1362_[5]
      3801 I        A 1 1'h1
      3801 I        B 2 basesoc_tx_phase[6]
      3801 I       CI 3 _1360_[6]
      3801 O       CO 1 _1360_[7]
      3801 O        S 2 _1362_[6]
      3802 I        A 1 1'h1
      3802 I        B 2 basesoc_tx_phase[7]
      3802 I       CI 3 _1360_[7]
      3802 O       CO 1 _1360_[8]
      3802 O        S 2 _1362_[7]
      3803 I        A 1 1'h1
      3803 I        B 2 basesoc_tx_phase[8]
      3803 I       CI 3 _1360_[8]
      3803 O       CO 1 _1360_[9]
      3803 O        S 2 _1362_[8]
      3804 I        A 1 1'h1
      3804 I        B 2 basesoc_tx_phase[9]
      3804 I       CI 3 _1360_[9]
      3804 O       CO 1 _1360_[10]
      3804 O        S 2 _1362_[9]
      3805 I        A 1 1'h1
      3805 I        B 2 basesoc_rx_phase[0]
      3805 I       CI 3 1'h0
      3805 O       CO 1 _1363_[1]
      3805 O        S 2 _1365_[0]
      3806 I        A 1 1'h1
      3806 I        B 2 basesoc_rx_phase[10]
      3806 I       CI 3 _1363_[10]
      3806 O       CO 1 _1363_[11]
      3806 O        S 2 _1365_[10]
      3807 I        A 1 1'h0
      3807 I        B 2 basesoc_rx_phase[11]
      3807 I       CI 3 _1363_[11]
      3807 O       CO 1 _1363_[12]
      3807 O        S 2 _1365_[11]
      3808 I        A 1 1'h1
      3808 I        B 2 basesoc_rx_phase[12]
      3808 I       CI 3 _1363_[12]
      3808 O       CO 1 _1363_[13]
      3808 O        S 2 _1365_[12]
      3809 I        A 1 1'h1
      3809 I        B 2 basesoc_rx_phase[13]
      3809 I       CI 3 _1363_[13]
      3809 O       CO 1 _1363_[14]
      3809 O        S 2 _1365_[13]
      3810 I        A 1 1'h0
      3810 I        B 2 basesoc_rx_phase[14]
      3810 I       CI 3 _1363_[14]
      3810 O       CO 1 _1363_[15]
      3810 O        S 2 _1365_[14]
      3811 I        A 1 1'h1
      3811 I        B 2 basesoc_rx_phase[15]
      3811 I       CI 3 _1363_[15]
      3811 O       CO 1 _1363_[16]
      3811 O        S 2 _1365_[15]
      3812 I        A 1 1'h1
      3812 I        B 2 basesoc_rx_phase[16]
      3812 I       CI 3 _1363_[16]
      3812 O       CO 1 _1363_[17]
      3812 O        S 2 _1365_[16]
      3813 I        A 1 1'h1
      3813 I        B 2 basesoc_rx_phase[17]
      3813 I       CI 3 _1363_[17]
      3813 O       CO 1 _1363_[18]
      3813 O        S 2 _1365_[17]
      3814 I        A 1 1'h1
      3814 I        B 2 basesoc_rx_phase[18]
      3814 I       CI 3 _1363_[18]
      3814 O       CO 1 _1363_[19]
      3814 O        S 2 _1365_[18]
      3815 I        A 1 1'h1
      3815 I        B 2 basesoc_rx_phase[19]
      3815 I       CI 3 _1363_[19]
      3815 O       CO 1 _1363_[20]
      3815 O        S 2 _1365_[19]
      3816 I        A 1 1'h0
      3816 I        B 2 basesoc_rx_phase[1]
      3816 I       CI 3 _1363_[1]
      3816 O       CO 1 _1363_[2]
      3816 O        S 2 _1365_[1]
      3817 I        A 1 1'h0
      3817 I        B 2 basesoc_rx_phase[20]
      3817 I       CI 3 _1363_[20]
      3817 O       CO 1 _1363_[21]
      3817 O        S 2 _1365_[20]
      3818 I        A 1 1'h1
      3818 I        B 2 basesoc_rx_phase[21]
      3818 I       CI 3 _1363_[21]
      3818 O       CO 1 _1363_[22]
      3818 O        S 2 _1365_[21]
      3819 I        A 1 1'h0
      3819 I        B 2 basesoc_rx_phase[22]
      3819 I       CI 3 _1363_[22]
      3819 O       CO 1 _1363_[23]
      3819 O        S 2 _1365_[22]
      3820 I        A 1 1'h1
      3820 I        B 2 basesoc_rx_phase[23]
      3820 I       CI 3 _1363_[23]
      3820 O       CO 1 _1363_[24]
      3820 O        S 2 _1365_[23]
      3821 I        A 1 1'h1
      3821 I        B 2 basesoc_rx_phase[24]
      3821 I       CI 3 _1363_[24]
      3821 O       CO 1 _1363_[25]
      3821 O        S 2 _1365_[24]
      3822 I        A 1 1'h1
      3822 I        B 2 basesoc_rx_phase[25]
      3822 I       CI 3 _1363_[25]
      3822 O       CO 1 _1363_[26]
      3822 O        S 2 _1365_[25]
      3823 I        A 1 1'h0
      3823 I        B 2 basesoc_rx_phase[26]
      3823 I       CI 3 _1363_[26]
      3823 O       CO 1 _1363_[27]
      3823 O        S 2 _1365_[26]
      3824 I        A 1 1'h0
      3824 I        B 2 basesoc_rx_phase[27]
      3824 I       CI 3 _1363_[27]
      3824 O       CO 1 _1363_[28]
      3824 O        S 2 _1365_[27]
      3825 I        A 1 1'h0
      3825 I        B 2 basesoc_rx_phase[28]
      3825 I       CI 3 _1363_[28]
      3825 O       CO 1 _1363_[29]
      3825 O        S 2 _1365_[28]
      3826 I        A 1 1'h0
      3826 I        B 2 basesoc_rx_phase[29]
      3826 I       CI 3 _1363_[29]
      3826 O       CO 1 _1363_[30]
      3826 O        S 2 _1365_[29]
      3827 I        A 1 1'h0
      3827 I        B 2 basesoc_rx_phase[2]
      3827 I       CI 3 _1363_[2]
      3827 O       CO 1 _1363_[3]
      3827 O        S 2 _1365_[2]
      3828 I        A 1 1'h0
      3828 I        B 2 basesoc_rx_phase[30]
      3828 I       CI 3 _1363_[30]
      3828 O       CO 1 _1363_[31]
      3828 O        S 2 _1365_[30]
      3829 I        A 1 1'h0
      3829 I        B 2 basesoc_rx_phase[31]
      3829 I       CI 3 _1363_[31]
      3829 O       CO 1 _1363_[32]
      3829 O        S 2 _1365_[31]
      3830 I        A 1 1'h0
      3830 I        B 2 1'h0
      3830 I       CI 3 _1363_[32]
      3830 O       CO 1 _1364_[32]
      3830 O        S 2 _1365_[32]
      3831 I        A 1 1'h1
      3831 I        B 2 basesoc_rx_phase[3]
      3831 I       CI 3 _1363_[3]
      3831 O       CO 1 _1363_[4]
      3831 O        S 2 _1365_[3]
      3832 I        A 1 1'h0
      3832 I        B 2 basesoc_rx_phase[4]
      3832 I       CI 3 _1363_[4]
      3832 O       CO 1 _1363_[5]
      3832 O        S 2 _1365_[4]
      3833 I        A 1 1'h1
      3833 I        B 2 basesoc_rx_phase[5]
      3833 I       CI 3 _1363_[5]
      3833 O       CO 1 _1363_[6]
      3833 O        S 2 _1365_[5]
      3834 I        A 1 1'h1
      3834 I        B 2 basesoc_rx_phase[6]
      3834 I       CI 3 _1363_[6]
      3834 O       CO 1 _1363_[7]
      3834 O        S 2 _1365_[6]
      3835 I        A 1 1'h1
      3835 I        B 2 basesoc_rx_phase[7]
      3835 I       CI 3 _1363_[7]
      3835 O       CO 1 _1363_[8]
      3835 O        S 2 _1365_[7]
      3836 I        A 1 1'h1
      3836 I        B 2 basesoc_rx_phase[8]
      3836 I       CI 3 _1363_[8]
      3836 O       CO 1 _1363_[9]
      3836 O        S 2 _1365_[8]
      3837 I        A 1 1'h1
      3837 I        B 2 basesoc_rx_phase[9]
      3837 I       CI 3 _1363_[9]
      3837 O       CO 1 _1363_[10]
      3837 O        S 2 _1365_[9]
      3838 I        A 1 1'h1
      3838 I        B 2 basesoc_uart_tx_fifo_produce[0]
      3838 I       CI 3 1'h0
      3838 O       CO 1 _1366_[1]
      3838 O        S 2 _1368_[0]
      3839 I        A 1 1'h0
      3839 I        B 2 basesoc_uart_tx_fifo_produce[1]
      3839 I       CI 3 _1366_[1]
      3839 O       CO 1 _1366_[2]
      3839 O        S 2 _1368_[1]
      3840 I        A 1 1'h0
      3840 I        B 2 basesoc_uart_tx_fifo_produce[2]
      3840 I       CI 3 _1366_[2]
      3840 O       CO 1 _1366_[3]
      3840 O        S 2 _1368_[2]
      3841 I        A 1 1'h0
      3841 I        B 2 basesoc_uart_tx_fifo_produce[3]
      3841 I       CI 3 _1366_[3]
      3841 O       CO 1 _1367_[3]
      3841 O        S 2 _1368_[3]
      3842 I        A 1 1'h1
      3842 I        B 2 basesoc_uart_tx_fifo_consume[0]
      3842 I       CI 3 1'h0
      3842 O       CO 1 _1369_[1]
      3842 O        S 2 _1371_[0]
      3843 I        A 1 1'h0
      3843 I        B 2 basesoc_uart_tx_fifo_consume[1]
      3843 I       CI 3 _1369_[1]
      3843 O       CO 1 _1369_[2]
      3843 O        S 2 _1371_[1]
      3844 I        A 1 1'h0
      3844 I        B 2 basesoc_uart_tx_fifo_consume[2]
      3844 I       CI 3 _1369_[2]
      3844 O       CO 1 _1369_[3]
      3844 O        S 2 _1371_[2]
      3845 I        A 1 1'h0
      3845 I        B 2 basesoc_uart_tx_fifo_consume[3]
      3845 I       CI 3 _1369_[3]
      3845 O       CO 1 _1370_[3]
      3845 O        S 2 _1371_[3]
      3846 I        A 1 1'h1
      3846 I        B 2 basesoc_uart_tx_fifo_level0[0]
      3846 I       CI 3 1'h0
      3846 O       CO 1 _1372_[1]
      3846 O        S 2 _1374_[0]
      3847 I        A 1 1'h0
      3847 I        B 2 basesoc_uart_tx_fifo_level0[1]
      3847 I       CI 3 _1372_[1]
      3847 O       CO 1 _1372_[2]
      3847 O        S 2 _1374_[1]
      3848 I        A 1 1'h0
      3848 I        B 2 basesoc_uart_tx_fifo_level0[2]
      3848 I       CI 3 _1372_[2]
      3848 O       CO 1 _1372_[3]
      3848 O        S 2 _1374_[2]
      3849 I        A 1 1'h0
      3849 I        B 2 basesoc_uart_tx_fifo_level0[3]
      3849 I       CI 3 _1372_[3]
      3849 O       CO 1 _1372_[4]
      3849 O        S 2 _1374_[3]
      3850 I        A 1 1'h0
      3850 I        B 2 basesoc_uart_tx_fifo_level0[4]
      3850 I       CI 3 _1372_[4]
      3850 O       CO 1 _1373_[4]
      3850 O        S 2 _1374_[4]
      3851 I        A 1 1'h1
      3851 I        B 2 basesoc_uart_rx_fifo_produce[0]
      3851 I       CI 3 1'h0
      3851 O       CO 1 _1375_[1]
      3851 O        S 2 _1377_[0]
      3852 I        A 1 1'h0
      3852 I        B 2 basesoc_uart_rx_fifo_produce[1]
      3852 I       CI 3 _1375_[1]
      3852 O       CO 1 _1375_[2]
      3852 O        S 2 _1377_[1]
      3853 I        A 1 1'h0
      3853 I        B 2 basesoc_uart_rx_fifo_produce[2]
      3853 I       CI 3 _1375_[2]
      3853 O       CO 1 _1375_[3]
      3853 O        S 2 _1377_[2]
      3854 I        A 1 1'h0
      3854 I        B 2 basesoc_uart_rx_fifo_produce[3]
      3854 I       CI 3 _1375_[3]
      3854 O       CO 1 _1376_[3]
      3854 O        S 2 _1377_[3]
      3855 I        A 1 1'h1
      3855 I        B 2 basesoc_uart_rx_fifo_consume[0]
      3855 I       CI 3 1'h0
      3855 O       CO 1 _1378_[1]
      3855 O        S 2 _1380_[0]
      3856 I        A 1 1'h0
      3856 I        B 2 basesoc_uart_rx_fifo_consume[1]
      3856 I       CI 3 _1378_[1]
      3856 O       CO 1 _1378_[2]
      3856 O        S 2 _1380_[1]
      3857 I        A 1 1'h0
      3857 I        B 2 basesoc_uart_rx_fifo_consume[2]
      3857 I       CI 3 _1378_[2]
      3857 O       CO 1 _1378_[3]
      3857 O        S 2 _1380_[2]
      3858 I        A 1 1'h0
      3858 I        B 2 basesoc_uart_rx_fifo_consume[3]
      3858 I       CI 3 _1378_[3]
      3858 O       CO 1 _1379_[3]
      3858 O        S 2 _1380_[3]
      3859 I        A 1 1'h1
      3859 I        B 2 basesoc_uart_rx_fifo_level0[0]
      3859 I       CI 3 1'h0
      3859 O       CO 1 _1381_[1]
      3859 O        S 2 _1383_[0]
      3860 I        A 1 1'h0
      3860 I        B 2 basesoc_uart_rx_fifo_level0[1]
      3860 I       CI 3 _1381_[1]
      3860 O       CO 1 _1381_[2]
      3860 O        S 2 _1383_[1]
      3861 I        A 1 1'h0
      3861 I        B 2 basesoc_uart_rx_fifo_level0[2]
      3861 I       CI 3 _1381_[2]
      3861 O       CO 1 _1381_[3]
      3861 O        S 2 _1383_[2]
      3862 I        A 1 1'h0
      3862 I        B 2 basesoc_uart_rx_fifo_level0[3]
      3862 I       CI 3 _1381_[3]
      3862 O       CO 1 _1381_[4]
      3862 O        S 2 _1383_[3]
      3863 I        A 1 1'h0
      3863 I        B 2 basesoc_uart_rx_fifo_level0[4]
      3863 I       CI 3 _1381_[4]
      3863 O       CO 1 _1382_[4]
      3863 O        S 2 _1383_[4]
      3864 I        A 1 1'h1
      3864 I        B 2 syncfifo0_level[0]
      3864 I       CI 3 1'h0
      3864 O       CO 1 _1384_[1]
      3864 O        S 2 _1386_[0]
      3865 I        A 1 1'h0
      3865 I        B 2 syncfifo0_level[1]
      3865 I       CI 3 _1384_[1]
      3865 O       CO 1 _1384_[2]
      3865 O        S 2 _1386_[1]
      3866 I        A 1 1'h0
      3866 I        B 2 syncfifo0_level[2]
      3866 I       CI 3 _1384_[2]
      3866 O       CO 1 _1385_[2]
      3866 O        S 2 _1386_[2]
      3867 I        A 1 1'h1
      3867 I        B 2 syncfifo1_level[0]
      3867 I       CI 3 1'h0
      3867 O       CO 1 _1387_[1]
      3867 O        S 2 _1389_[0]
      3868 I        A 1 1'h0
      3868 I        B 2 syncfifo1_level[1]
      3868 I       CI 3 _1387_[1]
      3868 O       CO 1 _1387_[2]
      3868 O        S 2 _1389_[1]
      3869 I        A 1 1'h0
      3869 I        B 2 syncfifo1_level[2]
      3869 I       CI 3 _1387_[2]
      3869 O       CO 1 _1388_[2]
      3869 O        S 2 _1389_[2]
      3870 I        A 1 1'h1
      3870 I        B 2 core_cmd_tx_conv_converter_mux[0]
      3870 I       CI 3 1'h0
      3870 O       CO 1 _1390_[1]
      3870 O        S 2 _1392_[0]
      3871 I        A 1 1'h0
      3871 I        B 2 core_cmd_tx_conv_converter_mux[1]
      3871 I       CI 3 _1390_[1]
      3871 O       CO 1 _1390_[2]
      3871 O        S 2 _1392_[1]
      3872 I        A 1 1'h0
      3872 I        B 2 core_cmd_tx_conv_converter_mux[2]
      3872 I       CI 3 _1390_[2]
      3872 O       CO 1 _1391_[2]
      3872 O        S 2 _1392_[2]
      3873 I        A 1 1'h1
      3873 I        B 2 \UART.os_clk_divider_ias.clk_div_cnt [0]
      3873 I       CI 3 1'h0
      3873 O       CO 1 _1393_[1]
      3873 O        S 2 \UART.os_clk_divider_ias.n31_o [0]
      3874 I        A 1 1'h0
      3874 I        B 2 \UART.os_clk_divider_ias.clk_div_cnt [1]
      3874 I       CI 3 _1393_[1]
      3874 O       CO 1 _1393_[2]
      3874 O        S 2 \UART.os_clk_divider_ias.n31_o [1]
      3875 I        A 1 1'h0
      3875 I        B 2 \UART.os_clk_divider_ias.clk_div_cnt [2]
      3875 I       CI 3 _1393_[2]
      3875 O       CO 1 _1393_[3]
      3875 O        S 2 \UART.os_clk_divider_ias.n31_o [2]
      3876 I        A 1 1'h0
      3876 I        B 2 \UART.os_clk_divider_ias.clk_div_cnt [3]
      3876 I       CI 3 _1393_[3]
      3876 O       CO 1 _1394_[3]
      3876 O        S 2 \UART.os_clk_divider_ias.n31_o [3]
      3877 I        A 1 1'h1
      3877 I        B 2 \UART.uart_rx_i.n163_q [0]
      3877 I       CI 3 1'h0
      3877 O       CO 1 _1395_[1]
      3877 O        S 2 \UART.uart_rx_i.n62_o [0]
      3878 I        A 1 1'h0
      3878 I        B 2 \UART.uart_rx_i.n163_q [1]
      3878 I       CI 3 _1395_[1]
      3878 O       CO 1 _1395_[2]
      3878 O        S 2 \UART.uart_rx_i.n62_o [1]
      3879 I        A 1 1'h0
      3879 I        B 2 \UART.uart_rx_i.n163_q [2]
      3879 I       CI 3 _1395_[2]
      3879 O       CO 1 _1396_[2]
      3879 O        S 2 \UART.uart_rx_i.n62_o [2]
      3880 I        A 1 1'h1
      3880 I        B 2 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]
      3880 I       CI 3 1'h0
      3880 O       CO 1 _1397_[1]
      3880 O        S 2 \UART.uart_rx_i.rx_clk_divider_i.n319_o [0]
      3881 I        A 1 1'h0
      3881 I        B 2 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]
      3881 I       CI 3 _1397_[1]
      3881 O       CO 1 _1397_[2]
      3881 O        S 2 \UART.uart_rx_i.rx_clk_divider_i.n319_o [1]
      3882 I        A 1 1'h0
      3882 I        B 2 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]
      3882 I       CI 3 _1397_[2]
      3882 O       CO 1 _1397_[3]
      3882 O        S 2 \UART.uart_rx_i.rx_clk_divider_i.n319_o [2]
      3883 I        A 1 1'h0
      3883 I        B 2 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]
      3883 I       CI 3 _1397_[3]
      3883 O       CO 1 _1398_[3]
      3883 O        S 2 \UART.uart_rx_i.rx_clk_divider_i.n319_o [3]
      3884 I        A 1 1'h1
      3884 I        B 2 \UART.uart_tx_i.n296_q [0]
      3884 I       CI 3 1'h0
      3884 O       CO 1 _1399_[1]
      3884 O        S 2 \UART.uart_tx_i.n186_o [0]
      3885 I        A 1 1'h0
      3885 I        B 2 \UART.uart_tx_i.n296_q [1]
      3885 I       CI 3 _1399_[1]
      3885 O       CO 1 _1399_[2]
      3885 O        S 2 \UART.uart_tx_i.n186_o [1]
      3886 I        A 1 1'h0
      3886 I        B 2 \UART.uart_tx_i.n311_o 
      3886 I       CI 3 _1399_[2]
      3886 O       CO 1 _1400_[2]
      3886 O        S 2 \UART.uart_tx_i.n186_o [2]
      3887 I        A 1 1'h1
      3887 I        B 2 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]
      3887 I       CI 3 1'h0
      3887 O       CO 1 _1401_[1]
      3887 O        S 2 \UART.uart_tx_i.tx_clk_divider_i.n345_o [0]
      3888 I        A 1 1'h0
      3888 I        B 2 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]
      3888 I       CI 3 _1401_[1]
      3888 O       CO 1 _1401_[2]
      3888 O        S 2 \UART.uart_tx_i.tx_clk_divider_i.n345_o [1]
      3889 I        A 1 1'h0
      3889 I        B 2 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]
      3889 I       CI 3 _1401_[2]
      3889 O       CO 1 _1401_[3]
      3889 O        S 2 \UART.uart_tx_i.tx_clk_divider_i.n345_o [2]
      3890 I        A 1 1'h0
      3890 I        B 2 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]
      3890 I       CI 3 _1401_[3]
      3890 O       CO 1 _1402_[3]
      3890 O        S 2 \UART.uart_tx_i.tx_clk_divider_i.n345_o [3]
      3891 I        A 1 1'h1
      3891 I        B 2 \UART_1.os_clk_divider_ias.clk_div_cnt [0]
      3891 I       CI 3 1'h0
      3891 O       CO 1 _1403_[1]
      3891 O        S 2 \UART_1.os_clk_divider_ias.n31_o [0]
      3892 I        A 1 1'h0
      3892 I        B 2 \UART_1.os_clk_divider_ias.clk_div_cnt [1]
      3892 I       CI 3 _1403_[1]
      3892 O       CO 1 _1403_[2]
      3892 O        S 2 \UART_1.os_clk_divider_ias.n31_o [1]
      3893 I        A 1 1'h0
      3893 I        B 2 \UART_1.os_clk_divider_ias.clk_div_cnt [2]
      3893 I       CI 3 _1403_[2]
      3893 O       CO 1 _1403_[3]
      3893 O        S 2 \UART_1.os_clk_divider_ias.n31_o [2]
      3894 I        A 1 1'h0
      3894 I        B 2 \UART_1.os_clk_divider_ias.clk_div_cnt [3]
      3894 I       CI 3 _1403_[3]
      3894 O       CO 1 _1404_[3]
      3894 O        S 2 \UART_1.os_clk_divider_ias.n31_o [3]
      3895 I        A 1 1'h1
      3895 I        B 2 \UART_1.uart_rx_i.n163_q [0]
      3895 I       CI 3 1'h0
      3895 O       CO 1 _1405_[1]
      3895 O        S 2 \UART_1.uart_rx_i.n62_o [0]
      3896 I        A 1 1'h0
      3896 I        B 2 \UART_1.uart_rx_i.n163_q [1]
      3896 I       CI 3 _1405_[1]
      3896 O       CO 1 _1405_[2]
      3896 O        S 2 \UART_1.uart_rx_i.n62_o [1]
      3897 I        A 1 1'h0
      3897 I        B 2 \UART_1.uart_rx_i.n163_q [2]
      3897 I       CI 3 _1405_[2]
      3897 O       CO 1 _1406_[2]
      3897 O        S 2 \UART_1.uart_rx_i.n62_o [2]
      3898 I        A 1 1'h1
      3898 I        B 2 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]
      3898 I       CI 3 1'h0
      3898 O       CO 1 _1407_[1]
      3898 O        S 2 \UART_1.uart_rx_i.rx_clk_divider_i.n319_o [0]
      3899 I        A 1 1'h0
      3899 I        B 2 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]
      3899 I       CI 3 _1407_[1]
      3899 O       CO 1 _1407_[2]
      3899 O        S 2 \UART_1.uart_rx_i.rx_clk_divider_i.n319_o [1]
      3900 I        A 1 1'h0
      3900 I        B 2 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]
      3900 I       CI 3 _1407_[2]
      3900 O       CO 1 _1407_[3]
      3900 O        S 2 \UART_1.uart_rx_i.rx_clk_divider_i.n319_o [2]
      3901 I        A 1 1'h0
      3901 I        B 2 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]
      3901 I       CI 3 _1407_[3]
      3901 O       CO 1 _1408_[3]
      3901 O        S 2 \UART_1.uart_rx_i.rx_clk_divider_i.n319_o [3]
      3902 I        A 1 1'h1
      3902 I        B 2 \UART_1.uart_tx_i.n296_q [0]
      3902 I       CI 3 1'h0
      3902 O       CO 1 _1409_[1]
      3902 O        S 2 \UART_1.uart_tx_i.n186_o [0]
      3903 I        A 1 1'h0
      3903 I        B 2 \UART_1.uart_tx_i.n296_q [1]
      3903 I       CI 3 _1409_[1]
      3903 O       CO 1 _1409_[2]
      3903 O        S 2 \UART_1.uart_tx_i.n186_o [1]
      3904 I        A 1 1'h0
      3904 I        B 2 \UART_1.uart_tx_i.n311_o 
      3904 I       CI 3 _1409_[2]
      3904 O       CO 1 _1410_[2]
      3904 O        S 2 \UART_1.uart_tx_i.n186_o [2]
      3905 I        A 1 1'h1
      3905 I        B 2 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]
      3905 I       CI 3 1'h0
      3905 O       CO 1 _1411_[1]
      3905 O        S 2 \UART_1.uart_tx_i.tx_clk_divider_i.n345_o [0]
      3906 I        A 1 1'h0
      3906 I        B 2 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]
      3906 I       CI 3 _1411_[1]
      3906 O       CO 1 _1411_[2]
      3906 O        S 2 \UART_1.uart_tx_i.tx_clk_divider_i.n345_o [1]
      3907 I        A 1 1'h0
      3907 I        B 2 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]
      3907 I       CI 3 _1411_[2]
      3907 O       CO 1 _1411_[3]
      3907 O        S 2 \UART_1.uart_tx_i.tx_clk_divider_i.n345_o [2]
      3908 I        A 1 1'h0
      3908 I        B 2 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]
      3908 I       CI 3 _1411_[3]
      3908 O       CO 1 _1412_[3]
      3908 O        S 2 \UART_1.uart_tx_i.tx_clk_divider_i.n345_o [3]
      3909 I        A 1 \VexRiscv.IBusSimplePlugin_fetchPc_inc 
      3909 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [2]
      3909 I       CI 3 1'h0
      3909 O       CO 1 _1413_[1]
      3909 O        S 2 _1415_[0]
      3910 I        A 1 1'h0
      3910 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [12]
      3910 I       CI 3 _1413_[10]
      3910 O       CO 1 _1413_[11]
      3910 O        S 2 _1415_[10]
      3911 I        A 1 1'h0
      3911 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [13]
      3911 I       CI 3 _1413_[11]
      3911 O       CO 1 _1413_[12]
      3911 O        S 2 _1415_[11]
      3912 I        A 1 1'h0
      3912 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [14]
      3912 I       CI 3 _1413_[12]
      3912 O       CO 1 _1413_[13]
      3912 O        S 2 _1415_[12]
      3913 I        A 1 1'h0
      3913 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [15]
      3913 I       CI 3 _1413_[13]
      3913 O       CO 1 _1413_[14]
      3913 O        S 2 _1415_[13]
      3914 I        A 1 1'h0
      3914 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [16]
      3914 I       CI 3 _1413_[14]
      3914 O       CO 1 _1413_[15]
      3914 O        S 2 _1415_[14]
      3915 I        A 1 1'h0
      3915 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [17]
      3915 I       CI 3 _1413_[15]
      3915 O       CO 1 _1413_[16]
      3915 O        S 2 _1415_[15]
      3916 I        A 1 1'h0
      3916 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [18]
      3916 I       CI 3 _1413_[16]
      3916 O       CO 1 _1413_[17]
      3916 O        S 2 _1415_[16]
      3917 I        A 1 1'h0
      3917 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [19]
      3917 I       CI 3 _1413_[17]
      3917 O       CO 1 _1413_[18]
      3917 O        S 2 _1415_[17]
      3918 I        A 1 1'h0
      3918 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [20]
      3918 I       CI 3 _1413_[18]
      3918 O       CO 1 _1413_[19]
      3918 O        S 2 _1415_[18]
      3919 I        A 1 1'h0
      3919 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [21]
      3919 I       CI 3 _1413_[19]
      3919 O       CO 1 _1413_[20]
      3919 O        S 2 _1415_[19]
      3920 I        A 1 1'h0
      3920 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [3]
      3920 I       CI 3 _1413_[1]
      3920 O       CO 1 _1413_[2]
      3920 O        S 2 _1415_[1]
      3921 I        A 1 1'h0
      3921 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [22]
      3921 I       CI 3 _1413_[20]
      3921 O       CO 1 _1413_[21]
      3921 O        S 2 _1415_[20]
      3922 I        A 1 1'h0
      3922 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [23]
      3922 I       CI 3 _1413_[21]
      3922 O       CO 1 _1413_[22]
      3922 O        S 2 _1415_[21]
      3923 I        A 1 1'h0
      3923 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [24]
      3923 I       CI 3 _1413_[22]
      3923 O       CO 1 _1413_[23]
      3923 O        S 2 _1415_[22]
      3924 I        A 1 1'h0
      3924 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [25]
      3924 I       CI 3 _1413_[23]
      3924 O       CO 1 _1413_[24]
      3924 O        S 2 _1415_[23]
      3925 I        A 1 1'h0
      3925 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [26]
      3925 I       CI 3 _1413_[24]
      3925 O       CO 1 _1413_[25]
      3925 O        S 2 _1415_[24]
      3926 I        A 1 1'h0
      3926 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [27]
      3926 I       CI 3 _1413_[25]
      3926 O       CO 1 _1413_[26]
      3926 O        S 2 _1415_[25]
      3927 I        A 1 1'h0
      3927 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [28]
      3927 I       CI 3 _1413_[26]
      3927 O       CO 1 _1413_[27]
      3927 O        S 2 _1415_[26]
      3928 I        A 1 1'h0
      3928 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [29]
      3928 I       CI 3 _1413_[27]
      3928 O       CO 1 _1413_[28]
      3928 O        S 2 _1415_[27]
      3929 I        A 1 1'h0
      3929 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [30]
      3929 I       CI 3 _1413_[28]
      3929 O       CO 1 _1413_[29]
      3929 O        S 2 _1415_[28]
      3930 I        A 1 1'h0
      3930 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [31]
      3930 I       CI 3 _1413_[29]
      3930 O       CO 1 _1414_[29]
      3930 O        S 2 _1415_[29]
      3931 I        A 1 1'h0
      3931 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [4]
      3931 I       CI 3 _1413_[2]
      3931 O       CO 1 _1413_[3]
      3931 O        S 2 _1415_[2]
      3932 I        A 1 1'h0
      3932 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [5]
      3932 I       CI 3 _1413_[3]
      3932 O       CO 1 _1413_[4]
      3932 O        S 2 _1415_[3]
      3933 I        A 1 1'h0
      3933 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [6]
      3933 I       CI 3 _1413_[4]
      3933 O       CO 1 _1413_[5]
      3933 O        S 2 _1415_[4]
      3934 I        A 1 1'h0
      3934 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [7]
      3934 I       CI 3 _1413_[5]
      3934 O       CO 1 _1413_[6]
      3934 O        S 2 _1415_[5]
      3935 I        A 1 1'h0
      3935 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [8]
      3935 I       CI 3 _1413_[6]
      3935 O       CO 1 _1413_[7]
      3935 O        S 2 _1415_[6]
      3936 I        A 1 1'h0
      3936 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [9]
      3936 I       CI 3 _1413_[7]
      3936 O       CO 1 _1413_[8]
      3936 O        S 2 _1415_[7]
      3937 I        A 1 1'h0
      3937 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [10]
      3937 I       CI 3 _1413_[8]
      3937 O       CO 1 _1413_[9]
      3937 O        S 2 _1415_[8]
      3938 I        A 1 1'h0
      3938 I        B 2 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [11]
      3938 I       CI 3 _1413_[9]
      3938 O       CO 1 _1413_[10]
      3938 O        S 2 _1415_[9]
      3939 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [0]
      3939 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [0]
      3939 I       CI 3 1'h0
      3939 O       CO 1 _1416_[1]
      3939 O        S 2 \VexRiscv.execute_BranchPlugin_branchAdder [0]
      3940 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [10]
      3940 I        B 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [30]
      3940 I       CI 3 _1416_[10]
      3940 O       CO 1 _1416_[11]
      3940 O        S 2 \VexRiscv.execute_BRANCH_CALC [10]
      3941 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [11]
      3941 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [11]
      3941 I       CI 3 _1416_[11]
      3941 O       CO 1 _1416_[12]
      3941 O        S 2 \VexRiscv.execute_BRANCH_CALC [11]
      3942 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [12]
      3942 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [12]
      3942 I       CI 3 _1416_[12]
      3942 O       CO 1 _1416_[13]
      3942 O        S 2 \VexRiscv.execute_BRANCH_CALC [12]
      3943 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [13]
      3943 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [13]
      3943 I       CI 3 _1416_[13]
      3943 O       CO 1 _1416_[14]
      3943 O        S 2 \VexRiscv.execute_BRANCH_CALC [13]
      3944 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [14]
      3944 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [14]
      3944 I       CI 3 _1416_[14]
      3944 O       CO 1 _1416_[15]
      3944 O        S 2 \VexRiscv.execute_BRANCH_CALC [14]
      3945 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [15]
      3945 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [15]
      3945 I       CI 3 _1416_[15]
      3945 O       CO 1 _1416_[16]
      3945 O        S 2 \VexRiscv.execute_BRANCH_CALC [15]
      3946 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [16]
      3946 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [16]
      3946 I       CI 3 _1416_[16]
      3946 O       CO 1 _1416_[17]
      3946 O        S 2 \VexRiscv.execute_BRANCH_CALC [16]
      3947 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [17]
      3947 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [17]
      3947 I       CI 3 _1416_[17]
      3947 O       CO 1 _1416_[18]
      3947 O        S 2 \VexRiscv.execute_BRANCH_CALC [17]
      3948 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [18]
      3948 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [18]
      3948 I       CI 3 _1416_[18]
      3948 O       CO 1 _1416_[19]
      3948 O        S 2 \VexRiscv.execute_BRANCH_CALC [18]
      3949 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [19]
      3949 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [19]
      3949 I       CI 3 _1416_[19]
      3949 O       CO 1 _1416_[20]
      3949 O        S 2 \VexRiscv.execute_BRANCH_CALC [19]
      3950 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [1]
      3950 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [1]
      3950 I       CI 3 _1416_[1]
      3950 O       CO 1 _1416_[2]
      3950 O        S 2 \VexRiscv.execute_BRANCH_CALC [1]
      3951 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [20]
      3951 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      3951 I       CI 3 _1416_[20]
      3951 O       CO 1 _1416_[21]
      3951 O        S 2 \VexRiscv.execute_BRANCH_CALC [20]
      3952 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [21]
      3952 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      3952 I       CI 3 _1416_[21]
      3952 O       CO 1 _1416_[22]
      3952 O        S 2 \VexRiscv.execute_BRANCH_CALC [21]
      3953 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [22]
      3953 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      3953 I       CI 3 _1416_[22]
      3953 O       CO 1 _1416_[23]
      3953 O        S 2 \VexRiscv.execute_BRANCH_CALC [22]
      3954 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [23]
      3954 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      3954 I       CI 3 _1416_[23]
      3954 O       CO 1 _1416_[24]
      3954 O        S 2 \VexRiscv.execute_BRANCH_CALC [23]
      3955 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [24]
      3955 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      3955 I       CI 3 _1416_[24]
      3955 O       CO 1 _1416_[25]
      3955 O        S 2 \VexRiscv.execute_BRANCH_CALC [24]
      3956 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [25]
      3956 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      3956 I       CI 3 _1416_[25]
      3956 O       CO 1 _1416_[26]
      3956 O        S 2 \VexRiscv.execute_BRANCH_CALC [25]
      3957 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [26]
      3957 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      3957 I       CI 3 _1416_[26]
      3957 O       CO 1 _1416_[27]
      3957 O        S 2 \VexRiscv.execute_BRANCH_CALC [26]
      3958 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [27]
      3958 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      3958 I       CI 3 _1416_[27]
      3958 O       CO 1 _1416_[28]
      3958 O        S 2 \VexRiscv.execute_BRANCH_CALC [27]
      3959 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [28]
      3959 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      3959 I       CI 3 _1416_[28]
      3959 O       CO 1 _1416_[29]
      3959 O        S 2 \VexRiscv.execute_BRANCH_CALC [28]
      3960 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [29]
      3960 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      3960 I       CI 3 _1416_[29]
      3960 O       CO 1 _1416_[30]
      3960 O        S 2 \VexRiscv.execute_BRANCH_CALC [29]
      3961 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [2]
      3961 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [2]
      3961 I       CI 3 _1416_[2]
      3961 O       CO 1 _1416_[3]
      3961 O        S 2 \VexRiscv.execute_BRANCH_CALC [2]
      3962 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [30]
      3962 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      3962 I       CI 3 _1416_[30]
      3962 O       CO 1 _1416_[31]
      3962 O        S 2 \VexRiscv.execute_BRANCH_CALC [30]
      3963 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [31]
      3963 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      3963 I       CI 3 _1416_[31]
      3963 O       CO 1 _1417_[31]
      3963 O        S 2 \VexRiscv.execute_BRANCH_CALC [31]
      3964 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [3]
      3964 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [3]
      3964 I       CI 3 _1416_[3]
      3964 O       CO 1 _1416_[4]
      3964 O        S 2 \VexRiscv.execute_BRANCH_CALC [3]
      3965 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [4]
      3965 I        B 2 \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [4]
      3965 I       CI 3 _1416_[4]
      3965 O       CO 1 _1416_[5]
      3965 O        S 2 \VexRiscv.execute_BRANCH_CALC [4]
      3966 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [5]
      3966 I        B 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [25]
      3966 I       CI 3 _1416_[5]
      3966 O       CO 1 _1416_[6]
      3966 O        S 2 \VexRiscv.execute_BRANCH_CALC [5]
      3967 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [6]
      3967 I        B 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [26]
      3967 I       CI 3 _1416_[6]
      3967 O       CO 1 _1416_[7]
      3967 O        S 2 \VexRiscv.execute_BRANCH_CALC [6]
      3968 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [7]
      3968 I        B 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [27]
      3968 I       CI 3 _1416_[7]
      3968 O       CO 1 _1416_[8]
      3968 O        S 2 \VexRiscv.execute_BRANCH_CALC [7]
      3969 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [8]
      3969 I        B 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [28]
      3969 I       CI 3 _1416_[8]
      3969 O       CO 1 _1416_[9]
      3969 O        S 2 \VexRiscv.execute_BRANCH_CALC [8]
      3970 I        A 1 \VexRiscv.execute_BranchPlugin_branch_src1 [9]
      3970 I        B 2 \VexRiscv.CsrPlugin_selfException_payload_badAddr [29]
      3970 I       CI 3 _1416_[9]
      3970 O       CO 1 _1416_[10]
      3970 O        S 2 \VexRiscv.execute_BRANCH_CALC [9]
      3971 I        A 1 syncfifo0_level[0]
      3971 I        B 2 1'h0
      3971 I       CI 3 1'h1
      3971 O       CO 1 _1418_[1]
      3971 O        S 2 _1420_[0]
      3972 I        A 1 syncfifo0_level[1]
      3972 I        B 2 1'h1
      3972 I       CI 3 _1418_[1]
      3972 O       CO 1 _1418_[2]
      3972 O        S 2 _1420_[1]
      3973 I        A 1 syncfifo0_level[2]
      3973 I        B 2 1'h1
      3973 I       CI 3 _1418_[2]
      3973 O       CO 1 _1419_[2]
      3973 O        S 2 _1420_[2]
      3974 I        A 1 syncfifo1_level[0]
      3974 I        B 2 1'h0
      3974 I       CI 3 1'h1
      3974 O       CO 1 _1421_[1]
      3974 O        S 2 _1423_[0]
      3975 I        A 1 syncfifo1_level[1]
      3975 I        B 2 1'h1
      3975 I       CI 3 _1421_[1]
      3975 O       CO 1 _1421_[2]
      3975 O        S 2 _1423_[1]
      3976 I        A 1 syncfifo1_level[2]
      3976 I        B 2 1'h1
      3976 I       CI 3 _1421_[2]
      3976 O       CO 1 _1422_[2]
      3976 O        S 2 _1423_[2]
      3977 I        A 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [0]
      3977 I        B 2 _1424_[0]
      3977 I       CI 3 1'h1
      3977 O       CO 1 _1425_[1]
      3977 O        S 2 _1427_[0]
      3978 I        A 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [1]
      3978 I        B 2 1'h1
      3978 I       CI 3 _1425_[1]
      3978 O       CO 1 _1425_[2]
      3978 O        S 2 _1427_[1]
      3979 I        A 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [2]
      3979 I        B 2 1'h1
      3979 I       CI 3 _1425_[2]
      3979 O       CO 1 _1426_[2]
      3979 O        S 2 _1427_[2]
      3980 I        A 1 \VexRiscv.IBusSimplePlugin_pending_value [0]
      3980 I        B 2 _1428_[0]
      3980 I       CI 3 1'h1
      3980 O       CO 1 _1429_[1]
      3980 O        S 2 _1432_[0]
      3981 I        A 1 \VexRiscv.IBusSimplePlugin_pending_value [1]
      3981 I        B 2 1'h1
      3981 I       CI 3 _1429_[1]
      3981 O       CO 1 _1429_[2]
      3981 O        S 2 _1432_[1]
      3982 I        A 1 \VexRiscv.IBusSimplePlugin_pending_value [2]
      3982 I        B 2 1'h1
      3982 I       CI 3 _1429_[2]
      3982 O       CO 1 _1430_[2]
      3982 O        S 2 _1432_[2]
      3983 I        A 1 \VexRiscv.execute_LightShifterPlugin_amplitude [0]
      3983 I        B 2 1'h0
      3983 I       CI 3 1'h1
      3983 O       CO 1 _1433_[1]
      3983 O        S 2 _1435_[0]
      3984 I        A 1 \VexRiscv.execute_LightShifterPlugin_amplitude [1]
      3984 I        B 2 1'h1
      3984 I       CI 3 _1433_[1]
      3984 O       CO 1 _1433_[2]
      3984 O        S 2 _1435_[1]
      3985 I        A 1 \VexRiscv.execute_LightShifterPlugin_amplitude [2]
      3985 I        B 2 1'h1
      3985 I       CI 3 _1433_[2]
      3985 O       CO 1 _1433_[3]
      3985 O        S 2 _1435_[2]
      3986 I        A 1 \VexRiscv.execute_LightShifterPlugin_amplitude [3]
      3986 I        B 2 1'h1
      3986 I       CI 3 _1433_[3]
      3986 O       CO 1 _1433_[4]
      3986 O        S 2 _1435_[3]
      3987 I        A 1 \VexRiscv.execute_LightShifterPlugin_amplitude [4]
      3987 I        B 2 1'h1
      3987 I       CI 3 _1433_[4]
      3987 O       CO 1 _1434_[4]
      3987 O        S 2 _1435_[4]
      3988 I        A 1 timer1_value[0]
      3988 I        B 2 1'h0
      3988 I       CI 3 1'h1
      3988 O       CO 1 _1436_[1]
      3988 O        S 2 _1438_[0]
      3989 I        A 1 timer1_value[10]
      3989 I        B 2 1'h1
      3989 I       CI 3 _1436_[10]
      3989 O       CO 1 _1436_[11]
      3989 O        S 2 _1438_[10]
      3990 I        A 1 timer1_value[11]
      3990 I        B 2 1'h1
      3990 I       CI 3 _1436_[11]
      3990 O       CO 1 _1436_[12]
      3990 O        S 2 _1438_[11]
      3991 I        A 1 timer1_value[12]
      3991 I        B 2 1'h1
      3991 I       CI 3 _1436_[12]
      3991 O       CO 1 _1436_[13]
      3991 O        S 2 _1438_[12]
      3992 I        A 1 timer1_value[13]
      3992 I        B 2 1'h1
      3992 I       CI 3 _1436_[13]
      3992 O       CO 1 _1436_[14]
      3992 O        S 2 _1438_[13]
      3993 I        A 1 timer1_value[14]
      3993 I        B 2 1'h1
      3993 I       CI 3 _1436_[14]
      3993 O       CO 1 _1436_[15]
      3993 O        S 2 _1438_[14]
      3994 I        A 1 timer1_value[15]
      3994 I        B 2 1'h1
      3994 I       CI 3 _1436_[15]
      3994 O       CO 1 _1436_[16]
      3994 O        S 2 _1438_[15]
      3995 I        A 1 timer1_value[16]
      3995 I        B 2 1'h1
      3995 I       CI 3 _1436_[16]
      3995 O       CO 1 _1436_[17]
      3995 O        S 2 _1438_[16]
      3996 I        A 1 timer1_value[17]
      3996 I        B 2 1'h1
      3996 I       CI 3 _1436_[17]
      3996 O       CO 1 _1436_[18]
      3996 O        S 2 _1438_[17]
      3997 I        A 1 timer1_value[18]
      3997 I        B 2 1'h1
      3997 I       CI 3 _1436_[18]
      3997 O       CO 1 _1436_[19]
      3997 O        S 2 _1438_[18]
      3998 I        A 1 timer1_value[19]
      3998 I        B 2 1'h1
      3998 I       CI 3 _1436_[19]
      3998 O       CO 1 _1436_[20]
      3998 O        S 2 _1438_[19]
      3999 I        A 1 timer1_value[1]
      3999 I        B 2 1'h1
      3999 I       CI 3 _1436_[1]
      3999 O       CO 1 _1436_[2]
      3999 O        S 2 _1438_[1]
      4000 I        A 1 timer1_value[20]
      4000 I        B 2 1'h1
      4000 I       CI 3 _1436_[20]
      4000 O       CO 1 _1436_[21]
      4000 O        S 2 _1438_[20]
      4001 I        A 1 timer1_value[21]
      4001 I        B 2 1'h1
      4001 I       CI 3 _1436_[21]
      4001 O       CO 1 _1436_[22]
      4001 O        S 2 _1438_[21]
      4002 I        A 1 timer1_value[22]
      4002 I        B 2 1'h1
      4002 I       CI 3 _1436_[22]
      4002 O       CO 1 _1436_[23]
      4002 O        S 2 _1438_[22]
      4003 I        A 1 timer1_value[23]
      4003 I        B 2 1'h1
      4003 I       CI 3 _1436_[23]
      4003 O       CO 1 _1436_[24]
      4003 O        S 2 _1438_[23]
      4004 I        A 1 timer1_value[24]
      4004 I        B 2 1'h1
      4004 I       CI 3 _1436_[24]
      4004 O       CO 1 _1436_[25]
      4004 O        S 2 _1438_[24]
      4005 I        A 1 timer1_value[25]
      4005 I        B 2 1'h1
      4005 I       CI 3 _1436_[25]
      4005 O       CO 1 _1436_[26]
      4005 O        S 2 _1438_[25]
      4006 I        A 1 timer1_value[26]
      4006 I        B 2 1'h1
      4006 I       CI 3 _1436_[26]
      4006 O       CO 1 _1436_[27]
      4006 O        S 2 _1438_[26]
      4007 I        A 1 timer1_value[27]
      4007 I        B 2 1'h1
      4007 I       CI 3 _1436_[27]
      4007 O       CO 1 _1436_[28]
      4007 O        S 2 _1438_[27]
      4008 I        A 1 timer1_value[28]
      4008 I        B 2 1'h1
      4008 I       CI 3 _1436_[28]
      4008 O       CO 1 _1436_[29]
      4008 O        S 2 _1438_[28]
      4009 I        A 1 timer1_value[29]
      4009 I        B 2 1'h1
      4009 I       CI 3 _1436_[29]
      4009 O       CO 1 _1436_[30]
      4009 O        S 2 _1438_[29]
      4010 I        A 1 timer1_value[2]
      4010 I        B 2 1'h1
      4010 I       CI 3 _1436_[2]
      4010 O       CO 1 _1436_[3]
      4010 O        S 2 _1438_[2]
      4011 I        A 1 timer1_value[30]
      4011 I        B 2 1'h1
      4011 I       CI 3 _1436_[30]
      4011 O       CO 1 _1436_[31]
      4011 O        S 2 _1438_[30]
      4012 I        A 1 timer1_value[31]
      4012 I        B 2 1'h1
      4012 I       CI 3 _1436_[31]
      4012 O       CO 1 _1437_[31]
      4012 O        S 2 _1438_[31]
      4013 I        A 1 timer1_value[3]
      4013 I        B 2 1'h1
      4013 I       CI 3 _1436_[3]
      4013 O       CO 1 _1436_[4]
      4013 O        S 2 _1438_[3]
      4014 I        A 1 timer1_value[4]
      4014 I        B 2 1'h1
      4014 I       CI 3 _1436_[4]
      4014 O       CO 1 _1436_[5]
      4014 O        S 2 _1438_[4]
      4015 I        A 1 timer1_value[5]
      4015 I        B 2 1'h1
      4015 I       CI 3 _1436_[5]
      4015 O       CO 1 _1436_[6]
      4015 O        S 2 _1438_[5]
      4016 I        A 1 timer1_value[6]
      4016 I        B 2 1'h1
      4016 I       CI 3 _1436_[6]
      4016 O       CO 1 _1436_[7]
      4016 O        S 2 _1438_[6]
      4017 I        A 1 timer1_value[7]
      4017 I        B 2 1'h1
      4017 I       CI 3 _1436_[7]
      4017 O       CO 1 _1436_[8]
      4017 O        S 2 _1438_[7]
      4018 I        A 1 timer1_value[8]
      4018 I        B 2 1'h1
      4018 I       CI 3 _1436_[8]
      4018 O       CO 1 _1436_[9]
      4018 O        S 2 _1438_[8]
      4019 I        A 1 timer1_value[9]
      4019 I        B 2 1'h1
      4019 I       CI 3 _1436_[9]
      4019 O       CO 1 _1436_[10]
      4019 O        S 2 _1438_[9]
      4020 I        A 1 1'h1
      4020 I        B 2 \spi_master.clk_toggles [0]
      4020 I       CI 3 1'h0
      4020 O       CO 1 _1439_[1]
      4020 O        S 2 \spi_master.n37_o [0]
      4021 I        A 1 1'h0
      4021 I        B 2 \spi_master.clk_toggles [1]
      4021 I       CI 3 _1439_[1]
      4021 O       CO 1 _1439_[2]
      4021 O        S 2 \spi_master.n37_o [1]
      4022 I        A 1 1'h0
      4022 I        B 2 \spi_master.clk_toggles [2]
      4022 I       CI 3 _1439_[2]
      4022 O       CO 1 _1439_[3]
      4022 O        S 2 \spi_master.n37_o [2]
      4023 I        A 1 1'h0
      4023 I        B 2 \spi_master.clk_toggles [3]
      4023 I       CI 3 _1439_[3]
      4023 O       CO 1 _1439_[4]
      4023 O        S 2 \spi_master.n37_o [3]
      4024 I        A 1 1'h0
      4024 I        B 2 \spi_master.clk_toggles [4]
      4024 I       CI 3 _1439_[4]
      4024 O       CO 1 _1440_[4]
      4024 O        S 2 \spi_master.n37_o [4]
      4025 I        A 1 1'h1
      4025 I        B 2 \spi_master.last_bit [0]
      4025 I       CI 3 1'h0
      4025 O       CO 1 _1441_[1]
      4025 O        S 2 \spi_master.n50_o [0]
      4026 I        A 1 1'h0
      4026 I        B 2 \spi_master.last_bit [1]
      4026 I       CI 3 _1441_[1]
      4026 O       CO 1 _1441_[2]
      4026 O        S 2 \spi_master.n50_o [1]
      4027 I        A 1 1'h0
      4027 I        B 2 \spi_master.last_bit [2]
      4027 I       CI 3 _1441_[2]
      4027 O       CO 1 _1441_[3]
      4027 O        S 2 \spi_master.n50_o [2]
      4028 I        A 1 1'h0
      4028 I        B 2 \spi_master.last_bit [3]
      4028 I       CI 3 _1441_[3]
      4028 O       CO 1 _1441_[4]
      4028 O        S 2 \spi_master.n50_o [3]
      4029 I        A 1 1'h0
      4029 I        B 2 \spi_master.last_bit [4]
      4029 I       CI 3 _1441_[4]
      4029 O       CO 1 _1441_[5]
      4029 O        S 2 \spi_master.n50_o [4]
      4030 I        A 1 1'h0
      4030 I        B 2 1'h0
      4030 I       CI 3 _1441_[5]
      4030 O       CO 1 _1442_[5]
      4030 O        S 2 \spi_master.n50_o [5]
      4031 I        A 1 basesoc_timer_value[0]
      4031 I        B 2 1'h0
      4031 I       CI 3 1'h1
      4031 O       CO 1 _1443_[1]
      4031 O        S 2 _1445_[0]
      4032 I        A 1 basesoc_timer_value[10]
      4032 I        B 2 1'h1
      4032 I       CI 3 _1443_[10]
      4032 O       CO 1 _1443_[11]
      4032 O        S 2 _1445_[10]
      4033 I        A 1 basesoc_timer_value[11]
      4033 I        B 2 1'h1
      4033 I       CI 3 _1443_[11]
      4033 O       CO 1 _1443_[12]
      4033 O        S 2 _1445_[11]
      4034 I        A 1 basesoc_timer_value[12]
      4034 I        B 2 1'h1
      4034 I       CI 3 _1443_[12]
      4034 O       CO 1 _1443_[13]
      4034 O        S 2 _1445_[12]
      4035 I        A 1 basesoc_timer_value[13]
      4035 I        B 2 1'h1
      4035 I       CI 3 _1443_[13]
      4035 O       CO 1 _1443_[14]
      4035 O        S 2 _1445_[13]
      4036 I        A 1 basesoc_timer_value[14]
      4036 I        B 2 1'h1
      4036 I       CI 3 _1443_[14]
      4036 O       CO 1 _1443_[15]
      4036 O        S 2 _1445_[14]
      4037 I        A 1 basesoc_timer_value[15]
      4037 I        B 2 1'h1
      4037 I       CI 3 _1443_[15]
      4037 O       CO 1 _1443_[16]
      4037 O        S 2 _1445_[15]
      4038 I        A 1 basesoc_timer_value[16]
      4038 I        B 2 1'h1
      4038 I       CI 3 _1443_[16]
      4038 O       CO 1 _1443_[17]
      4038 O        S 2 _1445_[16]
      4039 I        A 1 basesoc_timer_value[17]
      4039 I        B 2 1'h1
      4039 I       CI 3 _1443_[17]
      4039 O       CO 1 _1443_[18]
      4039 O        S 2 _1445_[17]
      4040 I        A 1 basesoc_timer_value[18]
      4040 I        B 2 1'h1
      4040 I       CI 3 _1443_[18]
      4040 O       CO 1 _1443_[19]
      4040 O        S 2 _1445_[18]
      4041 I        A 1 basesoc_timer_value[19]
      4041 I        B 2 1'h1
      4041 I       CI 3 _1443_[19]
      4041 O       CO 1 _1443_[20]
      4041 O        S 2 _1445_[19]
      4042 I        A 1 basesoc_timer_value[1]
      4042 I        B 2 1'h1
      4042 I       CI 3 _1443_[1]
      4042 O       CO 1 _1443_[2]
      4042 O        S 2 _1445_[1]
      4043 I        A 1 basesoc_timer_value[20]
      4043 I        B 2 1'h1
      4043 I       CI 3 _1443_[20]
      4043 O       CO 1 _1443_[21]
      4043 O        S 2 _1445_[20]
      4044 I        A 1 basesoc_timer_value[21]
      4044 I        B 2 1'h1
      4044 I       CI 3 _1443_[21]
      4044 O       CO 1 _1443_[22]
      4044 O        S 2 _1445_[21]
      4045 I        A 1 basesoc_timer_value[22]
      4045 I        B 2 1'h1
      4045 I       CI 3 _1443_[22]
      4045 O       CO 1 _1443_[23]
      4045 O        S 2 _1445_[22]
      4046 I        A 1 basesoc_timer_value[23]
      4046 I        B 2 1'h1
      4046 I       CI 3 _1443_[23]
      4046 O       CO 1 _1443_[24]
      4046 O        S 2 _1445_[23]
      4047 I        A 1 basesoc_timer_value[24]
      4047 I        B 2 1'h1
      4047 I       CI 3 _1443_[24]
      4047 O       CO 1 _1443_[25]
      4047 O        S 2 _1445_[24]
      4048 I        A 1 basesoc_timer_value[25]
      4048 I        B 2 1'h1
      4048 I       CI 3 _1443_[25]
      4048 O       CO 1 _1443_[26]
      4048 O        S 2 _1445_[25]
      4049 I        A 1 basesoc_timer_value[26]
      4049 I        B 2 1'h1
      4049 I       CI 3 _1443_[26]
      4049 O       CO 1 _1443_[27]
      4049 O        S 2 _1445_[26]
      4050 I        A 1 basesoc_timer_value[27]
      4050 I        B 2 1'h1
      4050 I       CI 3 _1443_[27]
      4050 O       CO 1 _1443_[28]
      4050 O        S 2 _1445_[27]
      4051 I        A 1 basesoc_timer_value[28]
      4051 I        B 2 1'h1
      4051 I       CI 3 _1443_[28]
      4051 O       CO 1 _1443_[29]
      4051 O        S 2 _1445_[28]
      4052 I        A 1 basesoc_timer_value[29]
      4052 I        B 2 1'h1
      4052 I       CI 3 _1443_[29]
      4052 O       CO 1 _1443_[30]
      4052 O        S 2 _1445_[29]
      4053 I        A 1 basesoc_timer_value[2]
      4053 I        B 2 1'h1
      4053 I       CI 3 _1443_[2]
      4053 O       CO 1 _1443_[3]
      4053 O        S 2 _1445_[2]
      4054 I        A 1 basesoc_timer_value[30]
      4054 I        B 2 1'h1
      4054 I       CI 3 _1443_[30]
      4054 O       CO 1 _1443_[31]
      4054 O        S 2 _1445_[30]
      4055 I        A 1 basesoc_timer_value[31]
      4055 I        B 2 1'h1
      4055 I       CI 3 _1443_[31]
      4055 O       CO 1 _1444_[31]
      4055 O        S 2 _1445_[31]
      4056 I        A 1 basesoc_timer_value[3]
      4056 I        B 2 1'h1
      4056 I       CI 3 _1443_[3]
      4056 O       CO 1 _1443_[4]
      4056 O        S 2 _1445_[3]
      4057 I        A 1 basesoc_timer_value[4]
      4057 I        B 2 1'h1
      4057 I       CI 3 _1443_[4]
      4057 O       CO 1 _1443_[5]
      4057 O        S 2 _1445_[4]
      4058 I        A 1 basesoc_timer_value[5]
      4058 I        B 2 1'h1
      4058 I       CI 3 _1443_[5]
      4058 O       CO 1 _1443_[6]
      4058 O        S 2 _1445_[5]
      4059 I        A 1 basesoc_timer_value[6]
      4059 I        B 2 1'h1
      4059 I       CI 3 _1443_[6]
      4059 O       CO 1 _1443_[7]
      4059 O        S 2 _1445_[6]
      4060 I        A 1 basesoc_timer_value[7]
      4060 I        B 2 1'h1
      4060 I       CI 3 _1443_[7]
      4060 O       CO 1 _1443_[8]
      4060 O        S 2 _1445_[7]
      4061 I        A 1 basesoc_timer_value[8]
      4061 I        B 2 1'h1
      4061 I       CI 3 _1443_[8]
      4061 O       CO 1 _1443_[9]
      4061 O        S 2 _1445_[8]
      4062 I        A 1 basesoc_timer_value[9]
      4062 I        B 2 1'h1
      4062 I       CI 3 _1443_[9]
      4062 O       CO 1 _1443_[10]
      4062 O        S 2 _1445_[9]
      4063 I        A 1 1'h1
      4063 I        B 2 \spi_master_1.clk_toggles [0]
      4063 I       CI 3 1'h0
      4063 O       CO 1 _1446_[1]
      4063 O        S 2 \spi_master_1.n37_o [0]
      4064 I        A 1 1'h0
      4064 I        B 2 \spi_master_1.clk_toggles [1]
      4064 I       CI 3 _1446_[1]
      4064 O       CO 1 _1446_[2]
      4064 O        S 2 \spi_master_1.n37_o [1]
      4065 I        A 1 1'h0
      4065 I        B 2 \spi_master_1.clk_toggles [2]
      4065 I       CI 3 _1446_[2]
      4065 O       CO 1 _1446_[3]
      4065 O        S 2 \spi_master_1.n37_o [2]
      4066 I        A 1 1'h0
      4066 I        B 2 \spi_master_1.clk_toggles [3]
      4066 I       CI 3 _1446_[3]
      4066 O       CO 1 _1446_[4]
      4066 O        S 2 \spi_master_1.n37_o [3]
      4067 I        A 1 1'h0
      4067 I        B 2 \spi_master_1.clk_toggles [4]
      4067 I       CI 3 _1446_[4]
      4067 O       CO 1 _1447_[4]
      4067 O        S 2 \spi_master_1.n37_o [4]
      4068 I        A 1 1'h1
      4068 I        B 2 \spi_master_1.last_bit [0]
      4068 I       CI 3 1'h0
      4068 O       CO 1 _1448_[1]
      4068 O        S 2 \spi_master_1.n50_o [0]
      4069 I        A 1 1'h0
      4069 I        B 2 \spi_master_1.last_bit [1]
      4069 I       CI 3 _1448_[1]
      4069 O       CO 1 _1448_[2]
      4069 O        S 2 \spi_master_1.n50_o [1]
      4070 I        A 1 1'h0
      4070 I        B 2 \spi_master_1.last_bit [2]
      4070 I       CI 3 _1448_[2]
      4070 O       CO 1 _1448_[3]
      4070 O        S 2 \spi_master_1.n50_o [2]
      4071 I        A 1 1'h0
      4071 I        B 2 \spi_master_1.last_bit [3]
      4071 I       CI 3 _1448_[3]
      4071 O       CO 1 _1448_[4]
      4071 O        S 2 \spi_master_1.n50_o [3]
      4072 I        A 1 1'h0
      4072 I        B 2 \spi_master_1.last_bit [4]
      4072 I       CI 3 _1448_[4]
      4072 O       CO 1 _1448_[5]
      4072 O        S 2 \spi_master_1.n50_o [4]
      4073 I        A 1 1'h0
      4073 I        B 2 1'h0
      4073 I       CI 3 _1448_[5]
      4073 O       CO 1 _1449_[5]
      4073 O        S 2 \spi_master_1.n50_o [5]
      4074 I        A 1 1'h1
      4074 I        B 2 basesoc_tx_count[0]
      4074 I       CI 3 1'h0
      4074 O       CO 1 _1450_[1]
      4074 O        S 2 _1452_[0]
      4075 I        A 1 1'h0
      4075 I        B 2 basesoc_tx_count[1]
      4075 I       CI 3 _1450_[1]
      4075 O       CO 1 _1450_[2]
      4075 O        S 2 _1452_[1]
      4076 I        A 1 1'h0
      4076 I        B 2 basesoc_tx_count[2]
      4076 I       CI 3 _1450_[2]
      4076 O       CO 1 _1450_[3]
      4076 O        S 2 _1452_[2]
      4077 I        A 1 1'h0
      4077 I        B 2 basesoc_tx_count[3]
      4077 I       CI 3 _1450_[3]
      4077 O       CO 1 _1451_[3]
      4077 O        S 2 _1452_[3]
      4078 I        A 1 _1453_[0]
      4078 I        B 2 1'h0
      4078 I       CI 3 1'h1
      4078 O       CO 1 _1454_[1]
      4078 O        S 2 _1456_[0]
      4079 I        A 1 _1453_[1]
      4079 I        B 2 1'h1
      4079 I       CI 3 _1454_[1]
      4079 O       CO 1 _1454_[2]
      4079 O        S 2 _1456_[1]
      4080 I        A 1 _1453_[2]
      4080 I        B 2 1'h1
      4080 I       CI 3 _1454_[2]
      4080 O       CO 1 _1454_[3]
      4080 O        S 2 _1456_[2]
      4081 I        A 1 _1453_[3]
      4081 I        B 2 1'h1
      4081 I       CI 3 _1454_[3]
      4081 O       CO 1 _1454_[4]
      4081 O        S 2 _1456_[3]
      4082 I        A 1 _1453_[4]
      4082 I        B 2 1'h1
      4082 I       CI 3 _1454_[4]
      4082 O       CO 1 _1454_[5]
      4082 O        S 2 _1456_[4]
      4083 I        A 1 _1453_[5]
      4083 I        B 2 1'h1
      4083 I       CI 3 _1454_[5]
      4083 O       CO 1 _1454_[6]
      4083 O        S 2 _1456_[5]
      4084 I        A 1 _1453_[6]
      4084 I        B 2 1'h1
      4084 I       CI 3 _1454_[6]
      4084 O       CO 1 _1455_[6]
      4084 O        S 2 _1456_[6]
      4085 I        A 1 count[0]
      4085 I        B 2 1'h0
      4085 I       CI 3 1'h1
      4085 O       CO 1 _1457_[1]
      4085 O        S 2 _1459_[0]
      4086 I        A 1 count[10]
      4086 I        B 2 1'h1
      4086 I       CI 3 _1457_[10]
      4086 O       CO 1 _1457_[11]
      4086 O        S 2 _1459_[10]
      4087 I        A 1 count[11]
      4087 I        B 2 1'h1
      4087 I       CI 3 _1457_[11]
      4087 O       CO 1 _1457_[12]
      4087 O        S 2 _1459_[11]
      4088 I        A 1 count[12]
      4088 I        B 2 1'h1
      4088 I       CI 3 _1457_[12]
      4088 O       CO 1 _1457_[13]
      4088 O        S 2 _1459_[12]
      4089 I        A 1 count[13]
      4089 I        B 2 1'h1
      4089 I       CI 3 _1457_[13]
      4089 O       CO 1 _1457_[14]
      4089 O        S 2 _1459_[13]
      4090 I        A 1 count[14]
      4090 I        B 2 1'h1
      4090 I       CI 3 _1457_[14]
      4090 O       CO 1 _1457_[15]
      4090 O        S 2 _1459_[14]
      4091 I        A 1 count[15]
      4091 I        B 2 1'h1
      4091 I       CI 3 _1457_[15]
      4091 O       CO 1 _1457_[16]
      4091 O        S 2 _1459_[15]
      4092 I        A 1 count[16]
      4092 I        B 2 1'h1
      4092 I       CI 3 _1457_[16]
      4092 O       CO 1 _1457_[17]
      4092 O        S 2 _1459_[16]
      4093 I        A 1 count[17]
      4093 I        B 2 1'h1
      4093 I       CI 3 _1457_[17]
      4093 O       CO 1 _1457_[18]
      4093 O        S 2 _1459_[17]
      4094 I        A 1 count[18]
      4094 I        B 2 1'h1
      4094 I       CI 3 _1457_[18]
      4094 O       CO 1 _1457_[19]
      4094 O        S 2 _1459_[18]
      4095 I        A 1 count[19]
      4095 I        B 2 1'h1
      4095 I       CI 3 _1457_[19]
      4095 O       CO 1 _1458_[19]
      4095 O        S 2 _1459_[19]
      4096 I        A 1 count[1]
      4096 I        B 2 1'h1
      4096 I       CI 3 _1457_[1]
      4096 O       CO 1 _1457_[2]
      4096 O        S 2 _1459_[1]
      4097 I        A 1 count[2]
      4097 I        B 2 1'h1
      4097 I       CI 3 _1457_[2]
      4097 O       CO 1 _1457_[3]
      4097 O        S 2 _1459_[2]
      4098 I        A 1 count[3]
      4098 I        B 2 1'h1
      4098 I       CI 3 _1457_[3]
      4098 O       CO 1 _1457_[4]
      4098 O        S 2 _1459_[3]
      4099 I        A 1 count[4]
      4099 I        B 2 1'h1
      4099 I       CI 3 _1457_[4]
      4099 O       CO 1 _1457_[5]
      4099 O        S 2 _1459_[4]
      4100 I        A 1 count[5]
      4100 I        B 2 1'h1
      4100 I       CI 3 _1457_[5]
      4100 O       CO 1 _1457_[6]
      4100 O        S 2 _1459_[5]
      4101 I        A 1 count[6]
      4101 I        B 2 1'h1
      4101 I       CI 3 _1457_[6]
      4101 O       CO 1 _1457_[7]
      4101 O        S 2 _1459_[6]
      4102 I        A 1 count[7]
      4102 I        B 2 1'h1
      4102 I       CI 3 _1457_[7]
      4102 O       CO 1 _1457_[8]
      4102 O        S 2 _1459_[7]
      4103 I        A 1 count[8]
      4103 I        B 2 1'h1
      4103 I       CI 3 _1457_[8]
      4103 O       CO 1 _1457_[9]
      4103 O        S 2 _1459_[8]
      4104 I        A 1 count[9]
      4104 I        B 2 1'h1
      4104 I       CI 3 _1457_[9]
      4104 O       CO 1 _1457_[10]
      4104 O        S 2 _1459_[9]
      4105 I        A 1 basesoc_uart_tx_fifo_level0[0]
      4105 I        B 2 1'h0
      4105 I       CI 3 1'h1
      4105 O       CO 1 _1460_[1]
      4105 O        S 2 _1462_[0]
      4106 I        A 1 basesoc_uart_tx_fifo_level0[1]
      4106 I        B 2 1'h1
      4106 I       CI 3 _1460_[1]
      4106 O       CO 1 _1460_[2]
      4106 O        S 2 _1462_[1]
      4107 I        A 1 basesoc_uart_tx_fifo_level0[2]
      4107 I        B 2 1'h1
      4107 I       CI 3 _1460_[2]
      4107 O       CO 1 _1460_[3]
      4107 O        S 2 _1462_[2]
      4108 I        A 1 basesoc_uart_tx_fifo_level0[3]
      4108 I        B 2 1'h1
      4108 I       CI 3 _1460_[3]
      4108 O       CO 1 _1460_[4]
      4108 O        S 2 _1462_[3]
      4109 I        A 1 basesoc_uart_tx_fifo_level0[4]
      4109 I        B 2 1'h1
      4109 I       CI 3 _1460_[4]
      4109 O       CO 1 _1461_[4]
      4109 O        S 2 _1462_[4]
      4110 I        A 1 basesoc_uart_rx_fifo_level0[0]
      4110 I        B 2 1'h0
      4110 I       CI 3 1'h1
      4110 O       CO 1 _1463_[1]
      4110 O        S 2 _1465_[0]
      4111 I        A 1 basesoc_uart_rx_fifo_level0[1]
      4111 I        B 2 1'h1
      4111 I       CI 3 _1463_[1]
      4111 O       CO 1 _1463_[2]
      4111 O        S 2 _1465_[1]
      4112 I        A 1 basesoc_uart_rx_fifo_level0[2]
      4112 I        B 2 1'h1
      4112 I       CI 3 _1463_[2]
      4112 O       CO 1 _1463_[3]
      4112 O        S 2 _1465_[2]
      4113 I        A 1 basesoc_uart_rx_fifo_level0[3]
      4113 I        B 2 1'h1
      4113 I       CI 3 _1463_[3]
      4113 O       CO 1 _1463_[4]
      4113 O        S 2 _1465_[3]
      4114 I        A 1 basesoc_uart_rx_fifo_level0[4]
      4114 I        B 2 1'h1
      4114 I       CI 3 _1463_[4]
      4114 O       CO 1 _1464_[4]
      4114 O        S 2 _1465_[4]
      4115 I        I 1 _1466_
      4115 O        O 1 \UART.CLK 
      4116 I      CLK 2 \UART.CLK 
      4116 I        D 1 \spi_master.n103_o 
      4116 I       EN 3 _0028_
      4116 I       SR 4 _0075_
      4116 O        Q 1 _2634_[1]
      4117 I      CLK 2 \UART.CLK 
      4117 I        D 1 \spi_master_1.n103_o 
      4117 I       EN 3 _0027_
      4117 I       SR 4 _0076_
      4117 O        Q 1 _2161_[1]
      4118 I      CLK 2 \UART.CLK 
      4118 I        D 1 \spi_master.n103_o 
      4118 I       EN 3 _0028_
      4118 I       SR 4 _0073_
      4118 O        Q 1 _2634_[0]
      4119 I      CLK 2 \UART.CLK 
      4119 I        D 1 \spi_master_1.n103_o 
      4119 I       EN 3 _0027_
      4119 I       SR 4 _0074_
      4119 O        Q 1 _2161_[0]
      4120 I        D 1 1'h1
      4120 I        G 2 _0073_
      4120 I       SR 3 _0075_
      4120 O        Q 1 _2634_[2]
      4121 I        D 1 1'h1
      4121 I        G 2 _0074_
      4121 I       SR 3 _0076_
      4121 O        Q 1 _2161_[2]
      4122 I      CLK 2 \UART.CLK 
      4122 I        D 1 _0077_
      4122 I       EN 3 1'h1
      4122 I       SR 4 1'h0
      4122 O        Q 1 csr_bankarray_interface9_bank_bus_dat_r[0]
      4123 I      CLK 2 \UART.CLK 
      4123 I        D 1 _0078_
      4123 I       EN 3 1'h1
      4123 I       SR 4 1'h0
      4123 O        Q 1 csr_bankarray_interface25_bank_bus_dat_r[0]
      4124 I      CLK 2 \UART.CLK 
      4124 I        D 1 _0079_
      4124 I       EN 3 1'h1
      4124 I       SR 4 1'h0
      4124 O        Q 1 csr_bankarray_interface25_bank_bus_dat_r[1]
      4125 I      CLK 2 \UART.CLK 
      4125 I        D 1 _0080_
      4125 I       EN 3 1'h1
      4125 I       SR 4 1'h0
      4125 O        Q 1 csr_bankarray_interface25_bank_bus_dat_r[2]
      4126 I      CLK 2 \UART.CLK 
      4126 I        D 1 _0081_
      4126 I       EN 3 1'h1
      4126 I       SR 4 1'h0
      4126 O        Q 1 csr_bankarray_interface25_bank_bus_dat_r[3]
      4127 I      CLK 2 \UART.CLK 
      4127 I        D 1 _0082_
      4127 I       EN 3 1'h1
      4127 I       SR 4 1'h0
      4127 O        Q 1 csr_bankarray_interface24_bank_bus_dat_r[0]
      4128 I      CLK 2 \UART.CLK 
      4128 I        D 1 _0083_
      4128 I       EN 3 1'h1
      4128 I       SR 4 1'h0
      4128 O        Q 1 csr_bankarray_interface23_bank_bus_dat_r[0]
      4129 I      CLK 2 \UART.CLK 
      4129 I        D 1 _0084_
      4129 I       EN 3 1'h1
      4129 I       SR 4 1'h0
      4129 O        Q 1 csr_bankarray_interface22_bank_bus_dat_r[0]
      4130 I      CLK 2 \UART.CLK 
      4130 I        D 1 _0085_
      4130 I       EN 3 1'h1
      4130 I       SR 4 1'h0
      4130 O        Q 1 csr_bankarray_interface10_bank_bus_dat_r[0]
      4131 I      CLK 2 \UART.CLK 
      4131 I        D 1 basesoc_basesoc_adr[13]
      4131 I       EN 3 1'h1
      4131 I       SR 4 1'h0
      4131 O        Q 1 _1968_[2]
      4132 I      CLK 2 \UART.CLK 
      4132 I        D 1 basesoc_uart_tx_fifo_produce[0]
      4132 I       EN 3 1'h1
      4132 I       SR 4 1'h0
      4132 O        Q 1 _1494_[0]
      4133 I      CLK 2 \UART.CLK 
      4133 I        D 1 basesoc_uart_tx_fifo_produce[1]
      4133 I       EN 3 1'h1
      4133 I       SR 4 1'h0
      4133 O        Q 1 _1494_[1]
      4134 I      CLK 2 \UART.CLK 
      4134 I        D 1 basesoc_uart_tx_fifo_produce[2]
      4134 I       EN 3 1'h1
      4134 I       SR 4 1'h0
      4134 O        Q 1 _1494_[2]
      4135 I      CLK 2 \UART.CLK 
      4135 I        D 1 basesoc_uart_tx_fifo_produce[3]
      4135 I       EN 3 1'h1
      4135 I       SR 4 1'h0
      4135 O        Q 1 _1494_[3]
      4136 I      CLK 2 \UART.CLK 
      4136 I        D 1 basesoc_uart_tx_fifo_wrport_we
      4136 I       EN 3 1'h1
      4136 I       SR 4 1'h0
      4136 O        Q 1 _1496_
      4137 I      CLK 2 \UART.CLK 
      4137 I        D 1 _0086_
      4137 I       EN 3 _0036_
      4137 I       SR 4 1'h0
      4137 O        Q 1 \spi_master.n144_q [0]
      4138 I      CLK 2 \UART.CLK 
      4138 I        D 1 basesoc_uart_rx_fifo_produce[0]
      4138 I       EN 3 1'h1
      4138 I       SR 4 1'h0
      4138 O        Q 1 _1495_[0]
      4139 I      CLK 2 \UART.CLK 
      4139 I        D 1 basesoc_uart_rx_fifo_produce[1]
      4139 I       EN 3 1'h1
      4139 I       SR 4 1'h0
      4139 O        Q 1 _1495_[1]
      4140 I      CLK 2 \UART.CLK 
      4140 I        D 1 basesoc_uart_rx_fifo_produce[2]
      4140 I       EN 3 1'h1
      4140 I       SR 4 1'h0
      4140 O        Q 1 _1495_[2]
      4141 I      CLK 2 \UART.CLK 
      4141 I        D 1 basesoc_uart_rx_fifo_produce[3]
      4141 I       EN 3 1'h1
      4141 I       SR 4 1'h0
      4141 O        Q 1 _1495_[3]
      4142 I      CLK 2 \UART.CLK 
      4142 I        D 1 basesoc_uart_rx_fifo_wrport_we
      4142 I       EN 3 1'h1
      4142 I       SR 4 1'h0
      4142 O        Q 1 _1497_
      4143 I      CLK 2 \UART.CLK 
      4143 I        D 1 _0087_
      4143 I       EN 3 1'h1
      4143 I       SR 4 1'h0
      4143 O        Q 1 core_reg_rx_conv_converter_source_payload_data[0]
      4144 I      CLK 2 \UART.CLK 
      4144 I        D 1 _0088_
      4144 I       EN 3 1'h1
      4144 I       SR 4 1'h0
      4144 O        Q 1 core_reg_rx_conv_converter_source_payload_data[1]
      4145 I      CLK 2 \UART.CLK 
      4145 I        D 1 _0089_
      4145 I       EN 3 1'h1
      4145 I       SR 4 1'h0
      4145 O        Q 1 core_reg_rx_conv_converter_source_payload_data[2]
      4146 I      CLK 2 \UART.CLK 
      4146 I        D 1 _0090_
      4146 I       EN 3 1'h1
      4146 I       SR 4 1'h0
      4146 O        Q 1 core_reg_rx_conv_converter_source_payload_data[3]
      4147 I      CLK 2 \UART.CLK 
      4147 I        D 1 _0091_
      4147 I       EN 3 1'h1
      4147 I       SR 4 1'h0
      4147 O        Q 1 core_reg_rx_conv_converter_source_payload_data[4]
      4148 I      CLK 2 \UART.CLK 
      4148 I        D 1 _0092_
      4148 I       EN 3 1'h1
      4148 I       SR 4 1'h0
      4148 O        Q 1 core_reg_rx_conv_converter_source_payload_data[5]
      4149 I      CLK 2 \UART.CLK 
      4149 I        D 1 _0093_
      4149 I       EN 3 1'h1
      4149 I       SR 4 1'h0
      4149 O        Q 1 core_reg_rx_conv_converter_source_payload_data[6]
      4150 I      CLK 2 \UART.CLK 
      4150 I        D 1 _0094_
      4150 I       EN 3 1'h1
      4150 I       SR 4 1'h0
      4150 O        Q 1 core_reg_rx_conv_converter_source_payload_data[7]
      4151 I      CLK 2 \UART.CLK 
      4151 I        D 1 _0095_
      4151 I       EN 3 1'h1
      4151 I       SR 4 1'h0
      4151 O        Q 1 core_dat_rx_conv_converter_source_payload_data[24]
      4152 I      CLK 2 \UART.CLK 
      4152 I        D 1 _0096_
      4152 I       EN 3 1'h1
      4152 I       SR 4 1'h0
      4152 O        Q 1 core_dat_rx_conv_converter_source_payload_data[25]
      4153 I      CLK 2 \UART.CLK 
      4153 I        D 1 _0097_
      4153 I       EN 3 1'h1
      4153 I       SR 4 1'h0
      4153 O        Q 1 core_dat_rx_conv_converter_source_payload_data[26]
      4154 I      CLK 2 \UART.CLK 
      4154 I        D 1 _0098_
      4154 I       EN 3 1'h1
      4154 I       SR 4 1'h0
      4154 O        Q 1 core_dat_rx_conv_converter_source_payload_data[27]
      4155 I      CLK 2 \UART.CLK 
      4155 I        D 1 _0099_
      4155 I       EN 3 1'h1
      4155 I       SR 4 1'h0
      4155 O        Q 1 core_dat_rx_conv_converter_source_payload_data[28]
      4156 I      CLK 2 \UART.CLK 
      4156 I        D 1 _0100_
      4156 I       EN 3 1'h1
      4156 I       SR 4 1'h0
      4156 O        Q 1 core_dat_rx_conv_converter_source_payload_data[29]
      4157 I      CLK 2 \UART.CLK 
      4157 I        D 1 _0101_
      4157 I       EN 3 1'h1
      4157 I       SR 4 1'h0
      4157 O        Q 1 core_dat_rx_conv_converter_source_payload_data[30]
      4158 I      CLK 2 \UART.CLK 
      4158 I        D 1 _0102_
      4158 I       EN 3 1'h1
      4158 I       SR 4 1'h0
      4158 O        Q 1 core_dat_rx_conv_converter_source_payload_data[31]
      4159 I      CLK 2 \UART.CLK 
      4159 I        D 1 hyperramsdrphy_source_payload_dq[0]
      4159 I       EN 3 _1319_
      4159 I       SR 4 1'h0
      4159 O        Q 1 \storage_3[2] [0]
      4160 I      CLK 2 \UART.CLK 
      4160 I        D 1 hyperramsdrphy_source_payload_dq[1]
      4160 I       EN 3 _1319_
      4160 I       SR 4 1'h0
      4160 O        Q 1 \storage_3[2] [1]
      4161 I      CLK 2 \UART.CLK 
      4161 I        D 1 hyperramsdrphy_source_payload_dq[2]
      4161 I       EN 3 _1319_
      4161 I       SR 4 1'h0
      4161 O        Q 1 \storage_3[2] [2]
      4162 I      CLK 2 \UART.CLK 
      4162 I        D 1 hyperramsdrphy_source_payload_dq[3]
      4162 I       EN 3 _1319_
      4162 I       SR 4 1'h0
      4162 O        Q 1 \storage_3[2] [3]
      4163 I      CLK 2 \UART.CLK 
      4163 I        D 1 hyperramsdrphy_source_payload_dq[4]
      4163 I       EN 3 _1319_
      4163 I       SR 4 1'h0
      4163 O        Q 1 \storage_3[2] [4]
      4164 I      CLK 2 \UART.CLK 
      4164 I        D 1 hyperramsdrphy_source_payload_dq[5]
      4164 I       EN 3 _1319_
      4164 I       SR 4 1'h0
      4164 O        Q 1 \storage_3[2] [5]
      4165 I      CLK 2 \UART.CLK 
      4165 I        D 1 hyperramsdrphy_source_payload_dq[6]
      4165 I       EN 3 _1319_
      4165 I       SR 4 1'h0
      4165 O        Q 1 \storage_3[2] [6]
      4166 I      CLK 2 \UART.CLK 
      4166 I        D 1 hyperramsdrphy_source_payload_dq[7]
      4166 I       EN 3 _1319_
      4166 I       SR 4 1'h0
      4166 O        Q 1 \storage_3[2] [7]
      4167 I      CLK 2 \UART.CLK 
      4167 I        D 1 hyperramsdrphy_source_last
      4167 I       EN 3 _1319_
      4167 I       SR 4 1'h0
      4167 O        Q 1 \storage_3[2] [9]
      4168 I      CLK 2 \UART.CLK 
      4168 I        D 1 _0015_
      4168 I       EN 3 1'h1
      4168 I       SR 4 1'h0
      4168 O        Q 1 \UART_1.uart_rx_i.n112_o 
      4169 I      CLK 2 \UART.CLK 
      4169 I        D 1 _0016_
      4169 I       EN 3 1'h1
      4169 I       SR 4 1'h0
      4169 O        Q 1 \UART_1.uart_rx_i.n135_o 
      4170 I      CLK 2 \UART.CLK 
      4170 I        D 1 _0017_
      4170 I       EN 3 1'h1
      4170 I       SR 4 1'h0
      4170 O        Q 1 \UART_1.uart_rx_i.n125_o 
      4171 I      CLK 2 \UART.CLK 
      4171 I        D 1 _0018_
      4171 I       EN 3 1'h1
      4171 I       SR 4 1'h0
      4171 O        Q 1 \UART_1.uart_rx_i.n117_o 
      4172 I      CLK 2 \UART.CLK 
      4172 I        D 1 _0004_
      4172 I       EN 3 1'h1
      4172 I       SR 4 1'h0
      4172 O        Q 1 \UART_1.uart_rx_i.n130_o 
      4173 I      CLK 2 \UART.CLK 
      4173 I        D 1 \UART.DOUT [1]
      4173 I       EN 3 \UART.uart_rx_i.n58_o 
      4173 I       SR 4 1'h0
      4173 O        Q 1 \UART.DOUT [0]
      4174 I      CLK 2 \UART.CLK 
      4174 I        D 1 \UART.DOUT [2]
      4174 I       EN 3 \UART.uart_rx_i.n58_o 
      4174 I       SR 4 1'h0
      4174 O        Q 1 \UART.DOUT [1]
      4175 I      CLK 2 \UART.CLK 
      4175 I        D 1 \UART.DOUT [3]
      4175 I       EN 3 \UART.uart_rx_i.n58_o 
      4175 I       SR 4 1'h0
      4175 O        Q 1 \UART.DOUT [2]
      4176 I      CLK 2 \UART.CLK 
      4176 I        D 1 \UART.DOUT [4]
      4176 I       EN 3 \UART.uart_rx_i.n58_o 
      4176 I       SR 4 1'h0
      4176 O        Q 1 \UART.DOUT [3]
      4177 I      CLK 2 \UART.CLK 
      4177 I        D 1 \UART.DOUT [5]
      4177 I       EN 3 \UART.uart_rx_i.n58_o 
      4177 I       SR 4 1'h0
      4177 O        Q 1 \UART.DOUT [4]
      4178 I      CLK 2 \UART.CLK 
      4178 I        D 1 \UART.DOUT [6]
      4178 I       EN 3 \UART.uart_rx_i.n58_o 
      4178 I       SR 4 1'h0
      4178 O        Q 1 \UART.DOUT [5]
      4179 I      CLK 2 \UART.CLK 
      4179 I        D 1 \UART.DOUT [7]
      4179 I       EN 3 \UART.uart_rx_i.n58_o 
      4179 I       SR 4 1'h0
      4179 O        Q 1 \UART.DOUT [6]
      4180 I      CLK 2 \UART.CLK 
      4180 I        D 1 \UART.n15_o 
      4180 I       EN 3 \UART.uart_rx_i.n58_o 
      4180 I       SR 4 1'h0
      4180 O        Q 1 \UART.DOUT [7]
      4181 I      CLK 2 \UART.CLK 
      4181 I        D 1 _0103_
      4181 I       EN 3 1'h1
      4181 I       SR 4 1'h0
      4181 O        Q 1 \UART.uart_tx_i.n296_q [0]
      4182 I      CLK 2 \UART.CLK 
      4182 I        D 1 _0104_
      4182 I       EN 3 1'h1
      4182 I       SR 4 1'h0
      4182 O        Q 1 \UART.uart_tx_i.n296_q [1]
      4183 I      CLK 2 \UART.CLK 
      4183 I        D 1 _0105_
      4183 I       EN 3 1'h1
      4183 I       SR 4 1'h0
      4183 O        Q 1 \UART.uart_tx_i.n311_o 
      4184 I      CLK 2 \UART.CLK 
      4184 I        D 1 _0106_
      4184 I       EN 3 1'h1
      4184 I       SR 4 1'h0
      4184 O        Q 1 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]
      4185 I      CLK 2 \UART.CLK 
      4185 I        D 1 _0107_
      4185 I       EN 3 1'h1
      4185 I       SR 4 1'h0
      4185 O        Q 1 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]
      4186 I      CLK 2 \UART.CLK 
      4186 I        D 1 _0108_
      4186 I       EN 3 1'h1
      4186 I       SR 4 1'h0
      4186 O        Q 1 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]
      4187 I      CLK 2 \UART.CLK 
      4187 I        D 1 _0109_
      4187 I       EN 3 1'h1
      4187 I       SR 4 1'h0
      4187 O        Q 1 \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]
      4188 I      CLK 2 \UART.CLK 
      4188 I        D 1 \UART.uart_tx_i.tx_clk_divider_i.n360_o 
      4188 I       EN 3 1'h1
      4188 I       SR 4 1'h0
      4188 O        Q 1 \UART.uart_tx_i.tx_clk_divider_i.div_mark 
      4189 I      CLK 2 \UART.CLK 
      4189 I        D 1 _0110_
      4189 I       EN 3 1'h1
      4189 I       SR 4 1'h0
      4189 O        Q 1 \UART.DOUT_VLD 
      4190 I      CLK 2 \UART.CLK 
      4190 I        D 1 _0111_
      4190 I       EN 3 1'h1
      4190 I       SR 4 1'h0
      4190 O        Q 1 \UART.uart_rx_i.n163_q [0]
      4191 I      CLK 2 \UART.CLK 
      4191 I        D 1 _0112_
      4191 I       EN 3 1'h1
      4191 I       SR 4 1'h0
      4191 O        Q 1 \UART.uart_rx_i.n163_q [1]
      4192 I      CLK 2 \UART.CLK 
      4192 I        D 1 _0113_
      4192 I       EN 3 1'h1
      4192 I       SR 4 1'h0
      4192 O        Q 1 \UART.uart_rx_i.n163_q [2]
      4193 I      CLK 2 \UART.CLK 
      4193 I        D 1 _0114_
      4193 I       EN 3 1'h1
      4193 I       SR 4 1'h0
      4193 O        Q 1 \UART.FRAME_ERROR 
      4194 I      CLK 2 \UART.CLK 
      4194 I        D 1 _0115_
      4194 I       EN 3 1'h1
      4194 I       SR 4 1'h0
      4194 O        Q 1 \UART.os_clk_divider_ias.clk_div_cnt [0]
      4195 I      CLK 2 \UART.CLK 
      4195 I        D 1 _0116_
      4195 I       EN 3 1'h1
      4195 I       SR 4 1'h0
      4195 O        Q 1 \UART.os_clk_divider_ias.clk_div_cnt [1]
      4196 I      CLK 2 \UART.CLK 
      4196 I        D 1 _0117_
      4196 I       EN 3 1'h1
      4196 I       SR 4 1'h0
      4196 O        Q 1 \UART.os_clk_divider_ias.clk_div_cnt [2]
      4197 I      CLK 2 \UART.CLK 
      4197 I        D 1 _0118_
      4197 I       EN 3 1'h1
      4197 I       SR 4 1'h0
      4197 O        Q 1 \UART.os_clk_divider_ias.clk_div_cnt [3]
      4198 I      CLK 2 \UART.CLK 
      4198 I        D 1 _0119_
      4198 I       EN 3 1'h1
      4198 I       SR 4 1'h0
      4198 O        Q 1 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]
      4199 I      CLK 2 \UART.CLK 
      4199 I        D 1 _0120_
      4199 I       EN 3 1'h1
      4199 I       SR 4 1'h0
      4199 O        Q 1 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]
      4200 I      CLK 2 \UART.CLK 
      4200 I        D 1 _0121_
      4200 I       EN 3 1'h1
      4200 I       SR 4 1'h0
      4200 O        Q 1 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]
      4201 I      CLK 2 \UART.CLK 
      4201 I        D 1 _0122_
      4201 I       EN 3 1'h1
      4201 I       SR 4 1'h0
      4201 O        Q 1 \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]
      4202 I      CLK 2 \UART.CLK 
      4202 I        D 1 \UART.uart_rx_i.rx_clk_divider_i.n334_o 
      4202 I       EN 3 1'h1
      4202 I       SR 4 1'h0
      4202 O        Q 1 \UART.uart_rx_i.rx_clk_divider_i.div_mark 
      4203 I      CLK 2 \UART.CLK 
      4203 I        D 1 \UART.os_clk_divider_ias.clk_div_cnt_mark 
      4203 I       EN 3 1'h1
      4203 I       SR 4 1'h0
      4203 O        Q 1 \UART.os_clk_divider_ias.div_mark 
      4204 I      CLK 2 \UART.CLK 
      4204 I        D 1 \UART.n11_o 
      4204 I       EN 3 1'h1
      4204 I       SR 4 1'h0
      4204 O        Q 1 \UART.n22_q 
      4205 I      CLK 2 \UART.CLK 
      4205 I        D 1 \UART.n22_q 
      4205 I       EN 3 1'h1
      4205 I       SR 4 1'h0
      4205 O        Q 1 \UART.n23_q 
      4206 I      CLK 2 \UART.CLK 
      4206 I        D 1 core_source_source_payload_dat_r
      4206 I       EN 3 _1313_
      4206 I       SR 4 1'h0
      4206 O        Q 1 \storage_2[0] [2]
      4207 I      CLK 2 \UART.CLK 
      4207 I        D 1 core_source_source_payload_dq[0]
      4207 I       EN 3 _1313_
      4207 I       SR 4 1'h0
      4207 O        Q 1 \storage_2[0] [3]
      4208 I      CLK 2 \UART.CLK 
      4208 I        D 1 core_source_source_payload_dq[1]
      4208 I       EN 3 _1313_
      4208 I       SR 4 1'h0
      4208 O        Q 1 \storage_2[0] [4]
      4209 I      CLK 2 \UART.CLK 
      4209 I        D 1 core_source_source_payload_dq[2]
      4209 I       EN 3 _1313_
      4209 I       SR 4 1'h0
      4209 O        Q 1 \storage_2[0] [5]
      4210 I      CLK 2 \UART.CLK 
      4210 I        D 1 core_source_source_payload_dq[3]
      4210 I       EN 3 _1313_
      4210 I       SR 4 1'h0
      4210 O        Q 1 \storage_2[0] [6]
      4211 I      CLK 2 \UART.CLK 
      4211 I        D 1 core_source_source_payload_dq[4]
      4211 I       EN 3 _1313_
      4211 I       SR 4 1'h0
      4211 O        Q 1 \storage_2[0] [7]
      4212 I      CLK 2 \UART.CLK 
      4212 I        D 1 core_source_source_payload_dq[5]
      4212 I       EN 3 _1313_
      4212 I       SR 4 1'h0
      4212 O        Q 1 \storage_2[0] [8]
      4213 I      CLK 2 \UART.CLK 
      4213 I        D 1 core_source_source_payload_dq[6]
      4213 I       EN 3 _1313_
      4213 I       SR 4 1'h0
      4213 O        Q 1 \storage_2[0] [9]
      4214 I      CLK 2 \UART.CLK 
      4214 I        D 1 core_source_source_payload_dq[7]
      4214 I       EN 3 _1313_
      4214 I       SR 4 1'h0
      4214 O        Q 1 \storage_2[0] [10]
      4215 I      CLK 2 \UART.CLK 
      4215 I        D 1 core_source_source_payload_dq_oe
      4215 I       EN 3 _1313_
      4215 I       SR 4 1'h0
      4215 O        Q 1 \storage_2[0] [11]
      4216 I      CLK 2 \UART.CLK 
      4216 I        D 1 core_source_source_payload_rwds
      4216 I       EN 3 _1313_
      4216 I       SR 4 1'h0
      4216 O        Q 1 \storage_2[0] [12]
      4217 I      CLK 2 \UART.CLK 
      4217 I        D 1 core_dat_tx_conv_converter_sink_valid
      4217 I       EN 3 _1313_
      4217 I       SR 4 1'h0
      4217 O        Q 1 \storage_2[0] [13]
      4218 I      CLK 2 \UART.CLK 
      4218 I        D 1 \VexRiscv.CsrPlugin_trapCause [3]
      4218 I       EN 3 \VexRiscv.when_CsrPlugin_l1390 
      4218 I       SR 4 1'h0
      4218 O        Q 1 \VexRiscv.CsrPlugin_mcause_exceptionCode [3]
      4219 I      CLK 2 \UART.CLK 
      4219 I        D 1 \spi_master_1.n101_o [1]
      4219 I       EN 3 _0032_
      4219 I       SR 4 1'h0
      4219 O        Q 1 \spi_master_1.n144_q [1]
      4220 I      CLK 2 \UART.CLK 
      4220 I        D 1 \spi_master_1.n101_o [2]
      4220 I       EN 3 _0032_
      4220 I       SR 4 1'h0
      4220 O        Q 1 \spi_master_1.n144_q [2]
      4221 I      CLK 2 \UART.CLK 
      4221 I        D 1 \spi_master_1.n101_o [3]
      4221 I       EN 3 _0032_
      4221 I       SR 4 1'h0
      4221 O        Q 1 \spi_master_1.n144_q [3]
      4222 I      CLK 2 \UART.CLK 
      4222 I        D 1 \spi_master_1.n101_o [4]
      4222 I       EN 3 _0032_
      4222 I       SR 4 1'h0
      4222 O        Q 1 \spi_master_1.n144_q [4]
      4223 I      CLK 2 \UART.CLK 
      4223 I        D 1 \spi_master_1.n101_o [5]
      4223 I       EN 3 _0032_
      4223 I       SR 4 1'h0
      4223 O        Q 1 \spi_master_1.n144_q [5]
      4224 I      CLK 2 \UART.CLK 
      4224 I        D 1 \spi_master_1.n101_o [6]
      4224 I       EN 3 _0032_
      4224 I       SR 4 1'h0
      4224 O        Q 1 \spi_master_1.n144_q [6]
      4225 I      CLK 2 \UART.CLK 
      4225 I        D 1 \spi_master_1.n101_o [7]
      4225 I       EN 3 _0032_
      4225 I       SR 4 1'h0
      4225 O        Q 1 \spi_master_1.n60_o 
      4226 I      CLK 2 \UART.CLK 
      4226 I        D 1 \spi_master.n101_o [1]
      4226 I       EN 3 _0036_
      4226 I       SR 4 1'h0
      4226 O        Q 1 \spi_master.n144_q [1]
      4227 I      CLK 2 \UART.CLK 
      4227 I        D 1 \spi_master.n101_o [2]
      4227 I       EN 3 _0036_
      4227 I       SR 4 1'h0
      4227 O        Q 1 \spi_master.n144_q [2]
      4228 I      CLK 2 \UART.CLK 
      4228 I        D 1 \spi_master.n101_o [3]
      4228 I       EN 3 _0036_
      4228 I       SR 4 1'h0
      4228 O        Q 1 \spi_master.n144_q [3]
      4229 I      CLK 2 \UART.CLK 
      4229 I        D 1 \spi_master.n101_o [4]
      4229 I       EN 3 _0036_
      4229 I       SR 4 1'h0
      4229 O        Q 1 \spi_master.n144_q [4]
      4230 I      CLK 2 \UART.CLK 
      4230 I        D 1 \spi_master.n101_o [5]
      4230 I       EN 3 _0036_
      4230 I       SR 4 1'h0
      4230 O        Q 1 \spi_master.n144_q [5]
      4231 I      CLK 2 \UART.CLK 
      4231 I        D 1 \spi_master.n101_o [6]
      4231 I       EN 3 _0036_
      4231 I       SR 4 1'h0
      4231 O        Q 1 \spi_master.n144_q [6]
      4232 I      CLK 2 \UART.CLK 
      4232 I        D 1 \spi_master.n101_o [7]
      4232 I       EN 3 _0036_
      4232 I       SR 4 1'h0
      4232 O        Q 1 \spi_master.n60_o 
      4233 I      CLK 2 \UART.CLK 
      4233 I        D 1 csr_bankarray_csrbank10_out0_r
      4233 I       EN 3 1'h1
      4233 I       SR 4 1'h0
      4233 O        Q 1 _1492_[0]
      4234 I      CLK 2 \UART.CLK 
      4234 I        D 1 basesoc_uart_rxtx_r[1]
      4234 I       EN 3 1'h1
      4234 I       SR 4 1'h0
      4234 O        Q 1 _1492_[1]
      4235 I      CLK 2 \UART.CLK 
      4235 I        D 1 basesoc_uart_rxtx_r[2]
      4235 I       EN 3 1'h1
      4235 I       SR 4 1'h0
      4235 O        Q 1 _1492_[2]
      4236 I      CLK 2 \UART.CLK 
      4236 I        D 1 basesoc_uart_rxtx_r[3]
      4236 I       EN 3 1'h1
      4236 I       SR 4 1'h0
      4236 O        Q 1 _1492_[3]
      4237 I      CLK 2 \UART.CLK 
      4237 I        D 1 basesoc_uart_rxtx_r[4]
      4237 I       EN 3 1'h1
      4237 I       SR 4 1'h0
      4237 O        Q 1 _1492_[4]
      4238 I      CLK 2 \UART.CLK 
      4238 I        D 1 basesoc_uart_rxtx_r[5]
      4238 I       EN 3 1'h1
      4238 I       SR 4 1'h0
      4238 O        Q 1 _1492_[5]
      4239 I      CLK 2 \UART.CLK 
      4239 I        D 1 basesoc_uart_rxtx_r[6]
      4239 I       EN 3 1'h1
      4239 I       SR 4 1'h0
      4239 O        Q 1 _1492_[6]
      4240 I      CLK 2 \UART.CLK 
      4240 I        D 1 basesoc_uart_rxtx_r[7]
      4240 I       EN 3 1'h1
      4240 I       SR 4 1'h0
      4240 O        Q 1 _1492_[7]
      4241 I      CLK 2 \UART.CLK 
      4241 I        D 1 _0123_
      4241 I       EN 3 \VexRiscv.when_CsrPlugin_l1390 
      4241 I       SR 4 1'h0
      4241 O        Q 1 \VexRiscv.CsrPlugin_mcause_exceptionCode [0]
      4242 I      CLK 2 \UART.CLK 
      4242 I        D 1 _0124_
      4242 I       EN 3 \VexRiscv.when_CsrPlugin_l1390 
      4242 I       SR 4 1'h0
      4242 O        Q 1 \VexRiscv.CsrPlugin_mcause_exceptionCode [1]
      4243 I      CLK 2 \UART.CLK 
      4243 I        D 1 _0125_
      4243 I       EN 3 \VexRiscv.when_CsrPlugin_l1390 
      4243 I       SR 4 1'h0
      4243 O        Q 1 \VexRiscv.CsrPlugin_mcause_exceptionCode [2]
      4244 I      CLK 2 \UART.CLK 
      4244 I        D 1 hyperramsdrphy_source_payload_dq[0]
      4244 I       EN 3 _1317_
      4244 I       SR 4 1'h0
      4244 O        Q 1 \storage_3[0] [0]
      4245 I      CLK 2 \UART.CLK 
      4245 I        D 1 hyperramsdrphy_source_payload_dq[1]
      4245 I       EN 3 _1317_
      4245 I       SR 4 1'h0
      4245 O        Q 1 \storage_3[0] [1]
      4246 I      CLK 2 \UART.CLK 
      4246 I        D 1 hyperramsdrphy_source_payload_dq[2]
      4246 I       EN 3 _1317_
      4246 I       SR 4 1'h0
      4246 O        Q 1 \storage_3[0] [2]
      4247 I      CLK 2 \UART.CLK 
      4247 I        D 1 hyperramsdrphy_source_payload_dq[3]
      4247 I       EN 3 _1317_
      4247 I       SR 4 1'h0
      4247 O        Q 1 \storage_3[0] [3]
      4248 I      CLK 2 \UART.CLK 
      4248 I        D 1 hyperramsdrphy_source_payload_dq[4]
      4248 I       EN 3 _1317_
      4248 I       SR 4 1'h0
      4248 O        Q 1 \storage_3[0] [4]
      4249 I      CLK 2 \UART.CLK 
      4249 I        D 1 hyperramsdrphy_source_payload_dq[5]
      4249 I       EN 3 _1317_
      4249 I       SR 4 1'h0
      4249 O        Q 1 \storage_3[0] [5]
      4250 I      CLK 2 \UART.CLK 
      4250 I        D 1 hyperramsdrphy_source_payload_dq[6]
      4250 I       EN 3 _1317_
      4250 I       SR 4 1'h0
      4250 O        Q 1 \storage_3[0] [6]
      4251 I      CLK 2 \UART.CLK 
      4251 I        D 1 hyperramsdrphy_source_payload_dq[7]
      4251 I       EN 3 _1317_
      4251 I       SR 4 1'h0
      4251 O        Q 1 \storage_3[0] [7]
      4252 I      CLK 2 \UART.CLK 
      4252 I        D 1 hyperramsdrphy_source_last
      4252 I       EN 3 _1317_
      4252 I       SR 4 1'h0
      4252 O        Q 1 \storage_3[0] [9]
      4253 I      CLK 2 \UART.CLK 
      4253 I        D 1 hyperramsdrphy_source_payload_dq[0]
      4253 I       EN 3 _1318_
      4253 I       SR 4 1'h0
      4253 O        Q 1 \storage_3[1] [0]
      4254 I      CLK 2 \UART.CLK 
      4254 I        D 1 hyperramsdrphy_source_payload_dq[1]
      4254 I       EN 3 _1318_
      4254 I       SR 4 1'h0
      4254 O        Q 1 \storage_3[1] [1]
      4255 I      CLK 2 \UART.CLK 
      4255 I        D 1 hyperramsdrphy_source_payload_dq[2]
      4255 I       EN 3 _1318_
      4255 I       SR 4 1'h0
      4255 O        Q 1 \storage_3[1] [2]
      4256 I      CLK 2 \UART.CLK 
      4256 I        D 1 hyperramsdrphy_source_payload_dq[3]
      4256 I       EN 3 _1318_
      4256 I       SR 4 1'h0
      4256 O        Q 1 \storage_3[1] [3]
      4257 I      CLK 2 \UART.CLK 
      4257 I        D 1 hyperramsdrphy_source_payload_dq[4]
      4257 I       EN 3 _1318_
      4257 I       SR 4 1'h0
      4257 O        Q 1 \storage_3[1] [4]
      4258 I      CLK 2 \UART.CLK 
      4258 I        D 1 hyperramsdrphy_source_payload_dq[5]
      4258 I       EN 3 _1318_
      4258 I       SR 4 1'h0
      4258 O        Q 1 \storage_3[1] [5]
      4259 I      CLK 2 \UART.CLK 
      4259 I        D 1 hyperramsdrphy_source_payload_dq[6]
      4259 I       EN 3 _1318_
      4259 I       SR 4 1'h0
      4259 O        Q 1 \storage_3[1] [6]
      4260 I      CLK 2 \UART.CLK 
      4260 I        D 1 hyperramsdrphy_source_payload_dq[7]
      4260 I       EN 3 _1318_
      4260 I       SR 4 1'h0
      4260 O        Q 1 \storage_3[1] [7]
      4261 I      CLK 2 \UART.CLK 
      4261 I        D 1 hyperramsdrphy_source_last
      4261 I       EN 3 _1318_
      4261 I       SR 4 1'h0
      4261 O        Q 1 \storage_3[1] [9]
      4262 I      CLK 2 \UART.CLK 
      4262 I        D 1 _0126_
      4262 I       EN 3 _0029_
      4262 I       SR 4 1'h0
      4262 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1]
      4263 I      CLK 2 \UART.CLK 
      4263 I        D 1 _1668_[3]
      4263 I       EN 3 _0029_
      4263 I       SR 4 1'h0
      4263 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2]
      4264 I      CLK 2 \UART.CLK 
      4264 I        D 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [15]
      4264 I       EN 3 1'h1
      4264 I       SR 4 1'h0
      4264 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]
      4265 I      CLK 2 \UART.CLK 
      4265 I        D 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [16]
      4265 I       EN 3 1'h1
      4265 I       SR 4 1'h0
      4265 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]
      4266 I      CLK 2 \UART.CLK 
      4266 I        D 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [17]
      4266 I       EN 3 1'h1
      4266 I       SR 4 1'h0
      4266 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]
      4267 I      CLK 2 \UART.CLK 
      4267 I        D 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [18]
      4267 I       EN 3 1'h1
      4267 I       SR 4 1'h0
      4267 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]
      4268 I      CLK 2 \UART.CLK 
      4268 I        D 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [19]
      4268 I       EN 3 1'h1
      4268 I       SR 4 1'h0
      4268 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]
      4269 I      CLK 2 \UART.CLK 
      4269 I        D 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [20]
      4269 I       EN 3 1'h1
      4269 I       SR 4 1'h0
      4269 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
      4270 I      CLK 2 \UART.CLK 
      4270 I        D 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [21]
      4270 I       EN 3 1'h1
      4270 I       SR 4 1'h0
      4270 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
      4271 I      CLK 2 \UART.CLK 
      4271 I        D 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [22]
      4271 I       EN 3 1'h1
      4271 I       SR 4 1'h0
      4271 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]
      4272 I      CLK 2 \UART.CLK 
      4272 I        D 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [23]
      4272 I       EN 3 1'h1
      4272 I       SR 4 1'h0
      4272 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]
      4273 I      CLK 2 \UART.CLK 
      4273 I        D 1 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [24]
      4273 I       EN 3 1'h1
      4273 I       SR 4 1'h0
      4273 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]
      4274 I      CLK 2 \UART.CLK 
      4274 I        D 1 hyperramsdrphy_source_payload_dq[0]
      4274 I       EN 3 _1320_
      4274 I       SR 4 1'h0
      4274 O        Q 1 \storage_3[3] [0]
      4275 I      CLK 2 \UART.CLK 
      4275 I        D 1 hyperramsdrphy_source_payload_dq[1]
      4275 I       EN 3 _1320_
      4275 I       SR 4 1'h0
      4275 O        Q 1 \storage_3[3] [1]
      4276 I      CLK 2 \UART.CLK 
      4276 I        D 1 hyperramsdrphy_source_payload_dq[2]
      4276 I       EN 3 _1320_
      4276 I       SR 4 1'h0
      4276 O        Q 1 \storage_3[3] [2]
      4277 I      CLK 2 \UART.CLK 
      4277 I        D 1 hyperramsdrphy_source_payload_dq[3]
      4277 I       EN 3 _1320_
      4277 I       SR 4 1'h0
      4277 O        Q 1 \storage_3[3] [3]
      4278 I      CLK 2 \UART.CLK 
      4278 I        D 1 hyperramsdrphy_source_payload_dq[4]
      4278 I       EN 3 _1320_
      4278 I       SR 4 1'h0
      4278 O        Q 1 \storage_3[3] [4]
      4279 I      CLK 2 \UART.CLK 
      4279 I        D 1 hyperramsdrphy_source_payload_dq[5]
      4279 I       EN 3 _1320_
      4279 I       SR 4 1'h0
      4279 O        Q 1 \storage_3[3] [5]
      4280 I      CLK 2 \UART.CLK 
      4280 I        D 1 hyperramsdrphy_source_payload_dq[6]
      4280 I       EN 3 _1320_
      4280 I       SR 4 1'h0
      4280 O        Q 1 \storage_3[3] [6]
      4281 I      CLK 2 \UART.CLK 
      4281 I        D 1 hyperramsdrphy_source_payload_dq[7]
      4281 I       EN 3 _1320_
      4281 I       SR 4 1'h0
      4281 O        Q 1 \storage_3[3] [7]
      4282 I      CLK 2 \UART.CLK 
      4282 I        D 1 hyperramsdrphy_source_last
      4282 I       EN 3 _1320_
      4282 I       SR 4 1'h0
      4282 O        Q 1 \storage_3[3] [9]
      4283 I      CLK 2 \UART.CLK 
      4283 I        D 1 \spi_master_1.n93_o 
      4283 I       EN 3 _2210_[1]
      4283 I       SR 4 1'h0
      4283 O        Q 1 \spi_master_1.n132_q 
      4284 I      CLK 2 \UART.CLK 
      4284 I        D 1 basesoc_basesoc_adr[10]
      4284 I       EN 3 1'h1
      4284 I       SR 4 1'h0
      4284 O        Q 1 _1499_[0]
      4285 I      CLK 2 \UART.CLK 
      4285 I        D 1 basesoc_basesoc_adr[11]
      4285 I       EN 3 1'h1
      4285 I       SR 4 1'h0
      4285 O        Q 1 _1499_[1]
      4286 I      CLK 2 \UART.CLK 
      4286 I        D 1 basesoc_basesoc_adr[12]
      4286 I       EN 3 1'h1
      4286 I       SR 4 1'h0
      4286 O        Q 1 _1966_[2]
      4287 I      CLK 2 \UART.CLK 
      4287 I        D 1 _0127_
      4287 I       EN 3 1'h1
      4287 I       SR 4 1'h0
      4287 O        Q 1 _2422_[0]
      4288 I      CLK 2 \UART.CLK 
      4288 I        D 1 _0128_
      4288 I       EN 3 1'h1
      4288 I       SR 4 1'h0
      4288 O        Q 1 basesoc_bus_errors[0]
      4289 I      CLK 2 \UART.CLK 
      4289 I        D 1 _0129_
      4289 I       EN 3 1'h1
      4289 I       SR 4 1'h0
      4289 O        Q 1 basesoc_bus_errors[1]
      4290 I      CLK 2 \UART.CLK 
      4290 I        D 1 _0130_
      4290 I       EN 3 1'h1
      4290 I       SR 4 1'h0
      4290 O        Q 1 basesoc_bus_errors[2]
      4291 I      CLK 2 \UART.CLK 
      4291 I        D 1 _0131_
      4291 I       EN 3 1'h1
      4291 I       SR 4 1'h0
      4291 O        Q 1 basesoc_bus_errors[3]
      4292 I      CLK 2 \UART.CLK 
      4292 I        D 1 _0132_
      4292 I       EN 3 1'h1
      4292 I       SR 4 1'h0
      4292 O        Q 1 basesoc_bus_errors[4]
      4293 I      CLK 2 \UART.CLK 
      4293 I        D 1 _0133_
      4293 I       EN 3 1'h1
      4293 I       SR 4 1'h0
      4293 O        Q 1 basesoc_bus_errors[5]
      4294 I      CLK 2 \UART.CLK 
      4294 I        D 1 _0134_
      4294 I       EN 3 1'h1
      4294 I       SR 4 1'h0
      4294 O        Q 1 basesoc_bus_errors[6]
      4295 I      CLK 2 \UART.CLK 
      4295 I        D 1 _0135_
      4295 I       EN 3 1'h1
      4295 I       SR 4 1'h0
      4295 O        Q 1 basesoc_bus_errors[7]
      4296 I      CLK 2 \UART.CLK 
      4296 I        D 1 _0136_
      4296 I       EN 3 1'h1
      4296 I       SR 4 1'h0
      4296 O        Q 1 basesoc_bus_errors[8]
      4297 I      CLK 2 \UART.CLK 
      4297 I        D 1 _0137_
      4297 I       EN 3 1'h1
      4297 I       SR 4 1'h0
      4297 O        Q 1 basesoc_bus_errors[9]
      4298 I      CLK 2 \UART.CLK 
      4298 I        D 1 _0138_
      4298 I       EN 3 1'h1
      4298 I       SR 4 1'h0
      4298 O        Q 1 basesoc_bus_errors[10]
      4299 I      CLK 2 \UART.CLK 
      4299 I        D 1 _0139_
      4299 I       EN 3 1'h1
      4299 I       SR 4 1'h0
      4299 O        Q 1 basesoc_bus_errors[11]
      4300 I      CLK 2 \UART.CLK 
      4300 I        D 1 _0140_
      4300 I       EN 3 1'h1
      4300 I       SR 4 1'h0
      4300 O        Q 1 basesoc_bus_errors[12]
      4301 I      CLK 2 \UART.CLK 
      4301 I        D 1 _0141_
      4301 I       EN 3 1'h1
      4301 I       SR 4 1'h0
      4301 O        Q 1 basesoc_bus_errors[13]
      4302 I      CLK 2 \UART.CLK 
      4302 I        D 1 _0142_
      4302 I       EN 3 1'h1
      4302 I       SR 4 1'h0
      4302 O        Q 1 basesoc_bus_errors[14]
      4303 I      CLK 2 \UART.CLK 
      4303 I        D 1 _0143_
      4303 I       EN 3 1'h1
      4303 I       SR 4 1'h0
      4303 O        Q 1 basesoc_bus_errors[15]
      4304 I      CLK 2 \UART.CLK 
      4304 I        D 1 _0144_
      4304 I       EN 3 1'h1
      4304 I       SR 4 1'h0
      4304 O        Q 1 basesoc_bus_errors[16]
      4305 I      CLK 2 \UART.CLK 
      4305 I        D 1 _0145_
      4305 I       EN 3 1'h1
      4305 I       SR 4 1'h0
      4305 O        Q 1 basesoc_bus_errors[17]
      4306 I      CLK 2 \UART.CLK 
      4306 I        D 1 _0146_
      4306 I       EN 3 1'h1
      4306 I       SR 4 1'h0
      4306 O        Q 1 basesoc_bus_errors[18]
      4307 I      CLK 2 \UART.CLK 
      4307 I        D 1 _0147_
      4307 I       EN 3 1'h1
      4307 I       SR 4 1'h0
      4307 O        Q 1 basesoc_bus_errors[19]
      4308 I      CLK 2 \UART.CLK 
      4308 I        D 1 _0148_
      4308 I       EN 3 1'h1
      4308 I       SR 4 1'h0
      4308 O        Q 1 basesoc_bus_errors[20]
      4309 I      CLK 2 \UART.CLK 
      4309 I        D 1 _0149_
      4309 I       EN 3 1'h1
      4309 I       SR 4 1'h0
      4309 O        Q 1 basesoc_bus_errors[21]
      4310 I      CLK 2 \UART.CLK 
      4310 I        D 1 _0150_
      4310 I       EN 3 1'h1
      4310 I       SR 4 1'h0
      4310 O        Q 1 basesoc_bus_errors[22]
      4311 I      CLK 2 \UART.CLK 
      4311 I        D 1 _0151_
      4311 I       EN 3 1'h1
      4311 I       SR 4 1'h0
      4311 O        Q 1 basesoc_bus_errors[23]
      4312 I      CLK 2 \UART.CLK 
      4312 I        D 1 _0152_
      4312 I       EN 3 1'h1
      4312 I       SR 4 1'h0
      4312 O        Q 1 basesoc_bus_errors[24]
      4313 I      CLK 2 \UART.CLK 
      4313 I        D 1 _0153_
      4313 I       EN 3 1'h1
      4313 I       SR 4 1'h0
      4313 O        Q 1 basesoc_bus_errors[25]
      4314 I      CLK 2 \UART.CLK 
      4314 I        D 1 _0154_
      4314 I       EN 3 1'h1
      4314 I       SR 4 1'h0
      4314 O        Q 1 basesoc_bus_errors[26]
      4315 I      CLK 2 \UART.CLK 
      4315 I        D 1 _0155_
      4315 I       EN 3 1'h1
      4315 I       SR 4 1'h0
      4315 O        Q 1 basesoc_bus_errors[27]
      4316 I      CLK 2 \UART.CLK 
      4316 I        D 1 _0156_
      4316 I       EN 3 1'h1
      4316 I       SR 4 1'h0
      4316 O        Q 1 basesoc_bus_errors[28]
      4317 I      CLK 2 \UART.CLK 
      4317 I        D 1 _0157_
      4317 I       EN 3 1'h1
      4317 I       SR 4 1'h0
      4317 O        Q 1 basesoc_bus_errors[29]
      4318 I      CLK 2 \UART.CLK 
      4318 I        D 1 _0158_
      4318 I       EN 3 1'h1
      4318 I       SR 4 1'h0
      4318 O        Q 1 basesoc_bus_errors[30]
      4319 I      CLK 2 \UART.CLK 
      4319 I        D 1 _0159_
      4319 I       EN 3 1'h1
      4319 I       SR 4 1'h0
      4319 O        Q 1 basesoc_bus_errors[31]
      4320 I      CLK 2 \UART.CLK 
      4320 I        D 1 _0160_
      4320 I       EN 3 1'h1
      4320 I       SR 4 1'h0
      4320 O        Q 1 basesoc_basesoc_ram_bus_ack
      4321 I      CLK 2 \UART.CLK 
      4321 I        D 1 _0161_
      4321 I       EN 3 1'h1
      4321 I       SR 4 1'h0
      4321 O        Q 1 basesoc_ram_bus_ram_bus_ack
      4322 I      CLK 2 \UART.CLK 
      4322 I        D 1 _0162_
      4322 I       EN 3 1'h1
      4322 I       SR 4 1'h0
      4322 O        Q 1 basesoc_reset_storage[0]
      4323 I      CLK 2 \UART.CLK 
      4323 I        D 1 _0163_
      4323 I       EN 3 1'h1
      4323 I       SR 4 1'h0
      4323 O        Q 1 basesoc_cpu_rst
      4324 I      CLK 2 \UART.CLK 
      4324 I        D 1 _0164_
      4324 I       EN 3 basesoc_rx_count_builder_rs232phyrx_next_value_ce0
      4324 I       SR 4 1'h0
      4324 O        Q 1 basesoc_rx_count[0]
      4325 I      CLK 2 \UART.CLK 
      4325 I        D 1 _0165_
      4325 I       EN 3 basesoc_rx_count_builder_rs232phyrx_next_value_ce0
      4325 I       SR 4 1'h0
      4325 O        Q 1 basesoc_rx_count[1]
      4326 I      CLK 2 \UART.CLK 
      4326 I        D 1 _0166_
      4326 I       EN 3 basesoc_rx_count_builder_rs232phyrx_next_value_ce0
      4326 I       SR 4 1'h0
      4326 O        Q 1 basesoc_rx_count[2]
      4327 I      CLK 2 \UART.CLK 
      4327 I        D 1 _0167_
      4327 I       EN 3 basesoc_rx_count_builder_rs232phyrx_next_value_ce0
      4327 I       SR 4 1'h0
      4327 O        Q 1 basesoc_rx_count[3]
      4328 I      CLK 2 \UART.CLK 
      4328 I        D 1 _0168_
      4328 I       EN 3 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      4328 I       SR 4 1'h0
      4328 O        Q 1 basesoc_rx_data[0]
      4329 I      CLK 2 \UART.CLK 
      4329 I        D 1 _0169_
      4329 I       EN 3 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      4329 I       SR 4 1'h0
      4329 O        Q 1 basesoc_rx_data[1]
      4330 I      CLK 2 \UART.CLK 
      4330 I        D 1 _0170_
      4330 I       EN 3 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      4330 I       SR 4 1'h0
      4330 O        Q 1 basesoc_rx_data[2]
      4331 I      CLK 2 \UART.CLK 
      4331 I        D 1 _0171_
      4331 I       EN 3 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      4331 I       SR 4 1'h0
      4331 O        Q 1 basesoc_rx_data[3]
      4332 I      CLK 2 \UART.CLK 
      4332 I        D 1 _0172_
      4332 I       EN 3 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      4332 I       SR 4 1'h0
      4332 O        Q 1 basesoc_rx_data[4]
      4333 I      CLK 2 \UART.CLK 
      4333 I        D 1 _0173_
      4333 I       EN 3 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      4333 I       SR 4 1'h0
      4333 O        Q 1 basesoc_rx_data[5]
      4334 I      CLK 2 \UART.CLK 
      4334 I        D 1 _0174_
      4334 I       EN 3 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      4334 I       SR 4 1'h0
      4334 O        Q 1 basesoc_rx_data[6]
      4335 I      CLK 2 \UART.CLK 
      4335 I        D 1 _1880_[1]
      4335 I       EN 3 basesoc_rx_data_builder_rs232phyrx_next_value_ce1
      4335 I       SR 4 1'h0
      4335 O        Q 1 basesoc_rx_data[7]
      4336 I      CLK 2 \UART.CLK 
      4336 I        D 1 _0175_
      4336 I       EN 3 1'h1
      4336 I       SR 4 1'h0
      4336 O        Q 1 basesoc_reset_re
      4337 I      CLK 2 \UART.CLK 
      4337 I        D 1 _0176_
      4337 I       EN 3 1'h1
      4337 I       SR 4 1'h0
      4337 O        Q 1 basesoc_rx_phase[0]
      4338 I      CLK 2 \UART.CLK 
      4338 I        D 1 _0177_
      4338 I       EN 3 1'h1
      4338 I       SR 4 1'h0
      4338 O        Q 1 basesoc_rx_phase[1]
      4339 I      CLK 2 \UART.CLK 
      4339 I        D 1 _0178_
      4339 I       EN 3 1'h1
      4339 I       SR 4 1'h0
      4339 O        Q 1 basesoc_rx_phase[2]
      4340 I      CLK 2 \UART.CLK 
      4340 I        D 1 _0179_
      4340 I       EN 3 1'h1
      4340 I       SR 4 1'h0
      4340 O        Q 1 basesoc_rx_phase[3]
      4341 I      CLK 2 \UART.CLK 
      4341 I        D 1 _0180_
      4341 I       EN 3 1'h1
      4341 I       SR 4 1'h0
      4341 O        Q 1 basesoc_rx_phase[4]
      4342 I      CLK 2 \UART.CLK 
      4342 I        D 1 _0181_
      4342 I       EN 3 1'h1
      4342 I       SR 4 1'h0
      4342 O        Q 1 basesoc_rx_phase[5]
      4343 I      CLK 2 \UART.CLK 
      4343 I        D 1 _0182_
      4343 I       EN 3 1'h1
      4343 I       SR 4 1'h0
      4343 O        Q 1 basesoc_rx_phase[6]
      4344 I      CLK 2 \UART.CLK 
      4344 I        D 1 _0183_
      4344 I       EN 3 1'h1
      4344 I       SR 4 1'h0
      4344 O        Q 1 basesoc_rx_phase[7]
      4345 I      CLK 2 \UART.CLK 
      4345 I        D 1 _0184_
      4345 I       EN 3 1'h1
      4345 I       SR 4 1'h0
      4345 O        Q 1 basesoc_rx_phase[8]
      4346 I      CLK 2 \UART.CLK 
      4346 I        D 1 _0185_
      4346 I       EN 3 1'h1
      4346 I       SR 4 1'h0
      4346 O        Q 1 basesoc_rx_phase[9]
      4347 I      CLK 2 \UART.CLK 
      4347 I        D 1 _0186_
      4347 I       EN 3 1'h1
      4347 I       SR 4 1'h0
      4347 O        Q 1 basesoc_rx_phase[10]
      4348 I      CLK 2 \UART.CLK 
      4348 I        D 1 _0187_
      4348 I       EN 3 1'h1
      4348 I       SR 4 1'h0
      4348 O        Q 1 basesoc_rx_phase[11]
      4349 I      CLK 2 \UART.CLK 
      4349 I        D 1 _0188_
      4349 I       EN 3 1'h1
      4349 I       SR 4 1'h0
      4349 O        Q 1 basesoc_rx_phase[12]
      4350 I      CLK 2 \UART.CLK 
      4350 I        D 1 _0189_
      4350 I       EN 3 1'h1
      4350 I       SR 4 1'h0
      4350 O        Q 1 basesoc_rx_phase[13]
      4351 I      CLK 2 \UART.CLK 
      4351 I        D 1 _0190_
      4351 I       EN 3 1'h1
      4351 I       SR 4 1'h0
      4351 O        Q 1 basesoc_rx_phase[14]
      4352 I      CLK 2 \UART.CLK 
      4352 I        D 1 _0191_
      4352 I       EN 3 1'h1
      4352 I       SR 4 1'h0
      4352 O        Q 1 basesoc_rx_phase[15]
      4353 I      CLK 2 \UART.CLK 
      4353 I        D 1 _0192_
      4353 I       EN 3 1'h1
      4353 I       SR 4 1'h0
      4353 O        Q 1 basesoc_rx_phase[16]
      4354 I      CLK 2 \UART.CLK 
      4354 I        D 1 _0193_
      4354 I       EN 3 1'h1
      4354 I       SR 4 1'h0
      4354 O        Q 1 basesoc_rx_phase[17]
      4355 I      CLK 2 \UART.CLK 
      4355 I        D 1 _0194_
      4355 I       EN 3 1'h1
      4355 I       SR 4 1'h0
      4355 O        Q 1 basesoc_rx_phase[18]
      4356 I      CLK 2 \UART.CLK 
      4356 I        D 1 _0195_
      4356 I       EN 3 1'h1
      4356 I       SR 4 1'h0
      4356 O        Q 1 basesoc_rx_phase[19]
      4357 I      CLK 2 \UART.CLK 
      4357 I        D 1 _0196_
      4357 I       EN 3 1'h1
      4357 I       SR 4 1'h0
      4357 O        Q 1 basesoc_rx_phase[20]
      4358 I      CLK 2 \UART.CLK 
      4358 I        D 1 _0197_
      4358 I       EN 3 1'h1
      4358 I       SR 4 1'h0
      4358 O        Q 1 basesoc_rx_phase[21]
      4359 I      CLK 2 \UART.CLK 
      4359 I        D 1 _0198_
      4359 I       EN 3 1'h1
      4359 I       SR 4 1'h0
      4359 O        Q 1 basesoc_rx_phase[22]
      4360 I      CLK 2 \UART.CLK 
      4360 I        D 1 _0199_
      4360 I       EN 3 1'h1
      4360 I       SR 4 1'h0
      4360 O        Q 1 basesoc_rx_phase[23]
      4361 I      CLK 2 \UART.CLK 
      4361 I        D 1 _0200_
      4361 I       EN 3 1'h1
      4361 I       SR 4 1'h0
      4361 O        Q 1 basesoc_rx_phase[24]
      4362 I      CLK 2 \UART.CLK 
      4362 I        D 1 _0201_
      4362 I       EN 3 1'h1
      4362 I       SR 4 1'h0
      4362 O        Q 1 basesoc_rx_phase[25]
      4363 I      CLK 2 \UART.CLK 
      4363 I        D 1 _0202_
      4363 I       EN 3 1'h1
      4363 I       SR 4 1'h0
      4363 O        Q 1 basesoc_rx_phase[26]
      4364 I      CLK 2 \UART.CLK 
      4364 I        D 1 _0203_
      4364 I       EN 3 1'h1
      4364 I       SR 4 1'h0
      4364 O        Q 1 basesoc_rx_phase[27]
      4365 I      CLK 2 \UART.CLK 
      4365 I        D 1 _0204_
      4365 I       EN 3 1'h1
      4365 I       SR 4 1'h0
      4365 O        Q 1 basesoc_rx_phase[28]
      4366 I      CLK 2 \UART.CLK 
      4366 I        D 1 _0205_
      4366 I       EN 3 1'h1
      4366 I       SR 4 1'h0
      4366 O        Q 1 basesoc_rx_phase[29]
      4367 I      CLK 2 \UART.CLK 
      4367 I        D 1 _0206_
      4367 I       EN 3 1'h1
      4367 I       SR 4 1'h0
      4367 O        Q 1 basesoc_rx_phase[30]
      4368 I      CLK 2 \UART.CLK 
      4368 I        D 1 _0207_
      4368 I       EN 3 1'h1
      4368 I       SR 4 1'h0
      4368 O        Q 1 basesoc_rx_phase[31]
      4369 I      CLK 2 \UART.CLK 
      4369 I        D 1 _0208_
      4369 I       EN 3 1'h1
      4369 I       SR 4 1'h0
      4369 O        Q 1 basesoc_rx_rx_d
      4370 I      CLK 2 \UART.CLK 
      4370 I        D 1 _0209_
      4370 I       EN 3 1'h1
      4370 I       SR 4 1'h0
      4370 O        Q 1 basesoc_scratch_storage[0]
      4371 I      CLK 2 \UART.CLK 
      4371 I        D 1 _0210_
      4371 I       EN 3 1'h1
      4371 I       SR 4 1'h0
      4371 O        Q 1 basesoc_scratch_storage[1]
      4372 I      CLK 2 \UART.CLK 
      4372 I        D 1 _0211_
      4372 I       EN 3 1'h1
      4372 I       SR 4 1'h0
      4372 O        Q 1 basesoc_scratch_storage[2]
      4373 I      CLK 2 \UART.CLK 
      4373 I        D 1 _0212_
      4373 I       EN 3 1'h1
      4373 I       SR 4 1'h0
      4373 O        Q 1 basesoc_scratch_storage[3]
      4374 I      CLK 2 \UART.CLK 
      4374 I        D 1 _0213_
      4374 I       EN 3 1'h1
      4374 I       SR 4 1'h0
      4374 O        Q 1 basesoc_scratch_storage[4]
      4375 I      CLK 2 \UART.CLK 
      4375 I        D 1 _0214_
      4375 I       EN 3 1'h1
      4375 I       SR 4 1'h0
      4375 O        Q 1 basesoc_scratch_storage[5]
      4376 I      CLK 2 \UART.CLK 
      4376 I        D 1 _0215_
      4376 I       EN 3 1'h1
      4376 I       SR 4 1'h0
      4376 O        Q 1 basesoc_scratch_storage[6]
      4377 I      CLK 2 \UART.CLK 
      4377 I        D 1 _0216_
      4377 I       EN 3 1'h1
      4377 I       SR 4 1'h0
      4377 O        Q 1 basesoc_scratch_storage[7]
      4378 I      CLK 2 \UART.CLK 
      4378 I        D 1 _0217_
      4378 I       EN 3 1'h1
      4378 I       SR 4 1'h0
      4378 O        Q 1 basesoc_scratch_storage[8]
      4379 I      CLK 2 \UART.CLK 
      4379 I        D 1 _0218_
      4379 I       EN 3 1'h1
      4379 I       SR 4 1'h0
      4379 O        Q 1 basesoc_scratch_storage[9]
      4380 I      CLK 2 \UART.CLK 
      4380 I        D 1 _0219_
      4380 I       EN 3 1'h1
      4380 I       SR 4 1'h0
      4380 O        Q 1 basesoc_scratch_storage[10]
      4381 I      CLK 2 \UART.CLK 
      4381 I        D 1 _0220_
      4381 I       EN 3 1'h1
      4381 I       SR 4 1'h0
      4381 O        Q 1 basesoc_scratch_storage[11]
      4382 I      CLK 2 \UART.CLK 
      4382 I        D 1 _0221_
      4382 I       EN 3 1'h1
      4382 I       SR 4 1'h0
      4382 O        Q 1 basesoc_scratch_storage[12]
      4383 I      CLK 2 \UART.CLK 
      4383 I        D 1 _0222_
      4383 I       EN 3 1'h1
      4383 I       SR 4 1'h0
      4383 O        Q 1 basesoc_scratch_storage[13]
      4384 I      CLK 2 \UART.CLK 
      4384 I        D 1 _0223_
      4384 I       EN 3 1'h1
      4384 I       SR 4 1'h0
      4384 O        Q 1 basesoc_scratch_storage[14]
      4385 I      CLK 2 \UART.CLK 
      4385 I        D 1 _0224_
      4385 I       EN 3 1'h1
      4385 I       SR 4 1'h0
      4385 O        Q 1 basesoc_scratch_storage[15]
      4386 I      CLK 2 \UART.CLK 
      4386 I        D 1 _0225_
      4386 I       EN 3 1'h1
      4386 I       SR 4 1'h0
      4386 O        Q 1 basesoc_scratch_storage[16]
      4387 I      CLK 2 \UART.CLK 
      4387 I        D 1 _0226_
      4387 I       EN 3 1'h1
      4387 I       SR 4 1'h0
      4387 O        Q 1 basesoc_scratch_storage[17]
      4388 I      CLK 2 \UART.CLK 
      4388 I        D 1 _0227_
      4388 I       EN 3 1'h1
      4388 I       SR 4 1'h0
      4388 O        Q 1 basesoc_scratch_storage[18]
      4389 I      CLK 2 \UART.CLK 
      4389 I        D 1 _0228_
      4389 I       EN 3 1'h1
      4389 I       SR 4 1'h0
      4389 O        Q 1 basesoc_scratch_storage[19]
      4390 I      CLK 2 \UART.CLK 
      4390 I        D 1 _0229_
      4390 I       EN 3 1'h1
      4390 I       SR 4 1'h0
      4390 O        Q 1 basesoc_scratch_storage[20]
      4391 I      CLK 2 \UART.CLK 
      4391 I        D 1 _0230_
      4391 I       EN 3 1'h1
      4391 I       SR 4 1'h0
      4391 O        Q 1 basesoc_scratch_storage[21]
      4392 I      CLK 2 \UART.CLK 
      4392 I        D 1 _0231_
      4392 I       EN 3 1'h1
      4392 I       SR 4 1'h0
      4392 O        Q 1 basesoc_scratch_storage[22]
      4393 I      CLK 2 \UART.CLK 
      4393 I        D 1 _0232_
      4393 I       EN 3 1'h1
      4393 I       SR 4 1'h0
      4393 O        Q 1 basesoc_scratch_storage[23]
      4394 I      CLK 2 \UART.CLK 
      4394 I        D 1 _0233_
      4394 I       EN 3 1'h1
      4394 I       SR 4 1'h0
      4394 O        Q 1 basesoc_scratch_storage[24]
      4395 I      CLK 2 \UART.CLK 
      4395 I        D 1 _0234_
      4395 I       EN 3 1'h1
      4395 I       SR 4 1'h0
      4395 O        Q 1 basesoc_scratch_storage[25]
      4396 I      CLK 2 \UART.CLK 
      4396 I        D 1 _0235_
      4396 I       EN 3 1'h1
      4396 I       SR 4 1'h0
      4396 O        Q 1 basesoc_scratch_storage[26]
      4397 I      CLK 2 \UART.CLK 
      4397 I        D 1 _0236_
      4397 I       EN 3 1'h1
      4397 I       SR 4 1'h0
      4397 O        Q 1 basesoc_scratch_storage[27]
      4398 I      CLK 2 \UART.CLK 
      4398 I        D 1 _0237_
      4398 I       EN 3 1'h1
      4398 I       SR 4 1'h0
      4398 O        Q 1 basesoc_scratch_storage[28]
      4399 I      CLK 2 \UART.CLK 
      4399 I        D 1 _0238_
      4399 I       EN 3 1'h1
      4399 I       SR 4 1'h0
      4399 O        Q 1 basesoc_scratch_storage[29]
      4400 I      CLK 2 \UART.CLK 
      4400 I        D 1 _0239_
      4400 I       EN 3 1'h1
      4400 I       SR 4 1'h0
      4400 O        Q 1 basesoc_scratch_storage[30]
      4401 I      CLK 2 \UART.CLK 
      4401 I        D 1 _0240_
      4401 I       EN 3 1'h1
      4401 I       SR 4 1'h0
      4401 O        Q 1 basesoc_scratch_storage[31]
      4402 I      CLK 2 \UART.CLK 
      4402 I        D 1 _0241_
      4402 I       EN 3 1'h1
      4402 I       SR 4 1'h0
      4402 O        Q 1 basesoc_timer_en_storage
      4403 I      CLK 2 \UART.CLK 
      4403 I        D 1 _0242_
      4403 I       EN 3 1'h1
      4403 I       SR 4 1'h0
      4403 O        Q 1 basesoc_timer_enable_storage
      4404 I      CLK 2 \UART.CLK 
      4404 I        D 1 _0243_
      4404 I       EN 3 1'h1
      4404 I       SR 4 1'h0
      4404 O        Q 1 basesoc_timer_load_storage[0]
      4405 I      CLK 2 \UART.CLK 
      4405 I        D 1 _0244_
      4405 I       EN 3 1'h1
      4405 I       SR 4 1'h0
      4405 O        Q 1 basesoc_timer_load_storage[1]
      4406 I      CLK 2 \UART.CLK 
      4406 I        D 1 _0245_
      4406 I       EN 3 1'h1
      4406 I       SR 4 1'h0
      4406 O        Q 1 basesoc_timer_load_storage[2]
      4407 I      CLK 2 \UART.CLK 
      4407 I        D 1 _0246_
      4407 I       EN 3 1'h1
      4407 I       SR 4 1'h0
      4407 O        Q 1 basesoc_timer_load_storage[3]
      4408 I      CLK 2 \UART.CLK 
      4408 I        D 1 _0247_
      4408 I       EN 3 1'h1
      4408 I       SR 4 1'h0
      4408 O        Q 1 basesoc_timer_load_storage[4]
      4409 I      CLK 2 \UART.CLK 
      4409 I        D 1 _0248_
      4409 I       EN 3 1'h1
      4409 I       SR 4 1'h0
      4409 O        Q 1 basesoc_timer_load_storage[5]
      4410 I      CLK 2 \UART.CLK 
      4410 I        D 1 _0249_
      4410 I       EN 3 1'h1
      4410 I       SR 4 1'h0
      4410 O        Q 1 basesoc_timer_load_storage[6]
      4411 I      CLK 2 \UART.CLK 
      4411 I        D 1 _0250_
      4411 I       EN 3 1'h1
      4411 I       SR 4 1'h0
      4411 O        Q 1 basesoc_timer_load_storage[7]
      4412 I      CLK 2 \UART.CLK 
      4412 I        D 1 _0251_
      4412 I       EN 3 1'h1
      4412 I       SR 4 1'h0
      4412 O        Q 1 basesoc_timer_load_storage[8]
      4413 I      CLK 2 \UART.CLK 
      4413 I        D 1 _0252_
      4413 I       EN 3 1'h1
      4413 I       SR 4 1'h0
      4413 O        Q 1 basesoc_timer_load_storage[9]
      4414 I      CLK 2 \UART.CLK 
      4414 I        D 1 _0253_
      4414 I       EN 3 1'h1
      4414 I       SR 4 1'h0
      4414 O        Q 1 basesoc_timer_load_storage[10]
      4415 I      CLK 2 \UART.CLK 
      4415 I        D 1 _0254_
      4415 I       EN 3 1'h1
      4415 I       SR 4 1'h0
      4415 O        Q 1 basesoc_timer_load_storage[11]
      4416 I      CLK 2 \UART.CLK 
      4416 I        D 1 _0255_
      4416 I       EN 3 1'h1
      4416 I       SR 4 1'h0
      4416 O        Q 1 basesoc_timer_load_storage[12]
      4417 I      CLK 2 \UART.CLK 
      4417 I        D 1 _0256_
      4417 I       EN 3 1'h1
      4417 I       SR 4 1'h0
      4417 O        Q 1 basesoc_timer_load_storage[13]
      4418 I      CLK 2 \UART.CLK 
      4418 I        D 1 _0257_
      4418 I       EN 3 1'h1
      4418 I       SR 4 1'h0
      4418 O        Q 1 basesoc_timer_load_storage[14]
      4419 I      CLK 2 \UART.CLK 
      4419 I        D 1 _0258_
      4419 I       EN 3 1'h1
      4419 I       SR 4 1'h0
      4419 O        Q 1 basesoc_timer_load_storage[15]
      4420 I      CLK 2 \UART.CLK 
      4420 I        D 1 _0259_
      4420 I       EN 3 1'h1
      4420 I       SR 4 1'h0
      4420 O        Q 1 basesoc_timer_load_storage[16]
      4421 I      CLK 2 \UART.CLK 
      4421 I        D 1 _0260_
      4421 I       EN 3 1'h1
      4421 I       SR 4 1'h0
      4421 O        Q 1 basesoc_timer_load_storage[17]
      4422 I      CLK 2 \UART.CLK 
      4422 I        D 1 _0261_
      4422 I       EN 3 1'h1
      4422 I       SR 4 1'h0
      4422 O        Q 1 basesoc_timer_load_storage[18]
      4423 I      CLK 2 \UART.CLK 
      4423 I        D 1 _0262_
      4423 I       EN 3 1'h1
      4423 I       SR 4 1'h0
      4423 O        Q 1 basesoc_timer_load_storage[19]
      4424 I      CLK 2 \UART.CLK 
      4424 I        D 1 _0263_
      4424 I       EN 3 1'h1
      4424 I       SR 4 1'h0
      4424 O        Q 1 basesoc_timer_load_storage[20]
      4425 I      CLK 2 \UART.CLK 
      4425 I        D 1 _0264_
      4425 I       EN 3 1'h1
      4425 I       SR 4 1'h0
      4425 O        Q 1 basesoc_timer_load_storage[21]
      4426 I      CLK 2 \UART.CLK 
      4426 I        D 1 _0265_
      4426 I       EN 3 1'h1
      4426 I       SR 4 1'h0
      4426 O        Q 1 basesoc_timer_load_storage[22]
      4427 I      CLK 2 \UART.CLK 
      4427 I        D 1 _0266_
      4427 I       EN 3 1'h1
      4427 I       SR 4 1'h0
      4427 O        Q 1 basesoc_timer_load_storage[23]
      4428 I      CLK 2 \UART.CLK 
      4428 I        D 1 _0267_
      4428 I       EN 3 1'h1
      4428 I       SR 4 1'h0
      4428 O        Q 1 basesoc_timer_load_storage[24]
      4429 I      CLK 2 \UART.CLK 
      4429 I        D 1 _0268_
      4429 I       EN 3 1'h1
      4429 I       SR 4 1'h0
      4429 O        Q 1 basesoc_timer_load_storage[25]
      4430 I      CLK 2 \UART.CLK 
      4430 I        D 1 _0269_
      4430 I       EN 3 1'h1
      4430 I       SR 4 1'h0
      4430 O        Q 1 basesoc_timer_load_storage[26]
      4431 I      CLK 2 \UART.CLK 
      4431 I        D 1 _0270_
      4431 I       EN 3 1'h1
      4431 I       SR 4 1'h0
      4431 O        Q 1 basesoc_timer_load_storage[27]
      4432 I      CLK 2 \UART.CLK 
      4432 I        D 1 _0271_
      4432 I       EN 3 1'h1
      4432 I       SR 4 1'h0
      4432 O        Q 1 basesoc_timer_load_storage[28]
      4433 I      CLK 2 \UART.CLK 
      4433 I        D 1 _0272_
      4433 I       EN 3 1'h1
      4433 I       SR 4 1'h0
      4433 O        Q 1 basesoc_timer_load_storage[29]
      4434 I      CLK 2 \UART.CLK 
      4434 I        D 1 _0273_
      4434 I       EN 3 1'h1
      4434 I       SR 4 1'h0
      4434 O        Q 1 basesoc_timer_load_storage[30]
      4435 I      CLK 2 \UART.CLK 
      4435 I        D 1 _0274_
      4435 I       EN 3 1'h1
      4435 I       SR 4 1'h0
      4435 O        Q 1 basesoc_timer_load_storage[31]
      4436 I      CLK 2 \UART.CLK 
      4436 I        D 1 _0275_
      4436 I       EN 3 1'h1
      4436 I       SR 4 1'h0
      4436 O        Q 1 basesoc_timer_pending_r
      4437 I      CLK 2 \UART.CLK 
      4437 I        D 1 _0276_
      4437 I       EN 3 1'h1
      4437 I       SR 4 1'h0
      4437 O        Q 1 basesoc_rx_tick
      4438 I      CLK 2 \UART.CLK 
      4438 I        D 1 _0277_
      4438 I       EN 3 1'h1
      4438 I       SR 4 1'h0
      4438 O        Q 1 basesoc_timer_reload_storage[0]
      4439 I      CLK 2 \UART.CLK 
      4439 I        D 1 _0278_
      4439 I       EN 3 1'h1
      4439 I       SR 4 1'h0
      4439 O        Q 1 basesoc_timer_reload_storage[1]
      4440 I      CLK 2 \UART.CLK 
      4440 I        D 1 _0279_
      4440 I       EN 3 1'h1
      4440 I       SR 4 1'h0
      4440 O        Q 1 basesoc_timer_reload_storage[2]
      4441 I      CLK 2 \UART.CLK 
      4441 I        D 1 _0280_
      4441 I       EN 3 1'h1
      4441 I       SR 4 1'h0
      4441 O        Q 1 basesoc_timer_reload_storage[3]
      4442 I      CLK 2 \UART.CLK 
      4442 I        D 1 _0281_
      4442 I       EN 3 1'h1
      4442 I       SR 4 1'h0
      4442 O        Q 1 basesoc_timer_reload_storage[4]
      4443 I      CLK 2 \UART.CLK 
      4443 I        D 1 _0282_
      4443 I       EN 3 1'h1
      4443 I       SR 4 1'h0
      4443 O        Q 1 basesoc_timer_reload_storage[5]
      4444 I      CLK 2 \UART.CLK 
      4444 I        D 1 _0283_
      4444 I       EN 3 1'h1
      4444 I       SR 4 1'h0
      4444 O        Q 1 basesoc_timer_reload_storage[6]
      4445 I      CLK 2 \UART.CLK 
      4445 I        D 1 _0284_
      4445 I       EN 3 1'h1
      4445 I       SR 4 1'h0
      4445 O        Q 1 basesoc_timer_reload_storage[7]
      4446 I      CLK 2 \UART.CLK 
      4446 I        D 1 _0285_
      4446 I       EN 3 1'h1
      4446 I       SR 4 1'h0
      4446 O        Q 1 basesoc_timer_reload_storage[8]
      4447 I      CLK 2 \UART.CLK 
      4447 I        D 1 _0286_
      4447 I       EN 3 1'h1
      4447 I       SR 4 1'h0
      4447 O        Q 1 basesoc_timer_reload_storage[9]
      4448 I      CLK 2 \UART.CLK 
      4448 I        D 1 _0287_
      4448 I       EN 3 1'h1
      4448 I       SR 4 1'h0
      4448 O        Q 1 basesoc_timer_reload_storage[10]
      4449 I      CLK 2 \UART.CLK 
      4449 I        D 1 _0288_
      4449 I       EN 3 1'h1
      4449 I       SR 4 1'h0
      4449 O        Q 1 basesoc_timer_reload_storage[11]
      4450 I      CLK 2 \UART.CLK 
      4450 I        D 1 _0289_
      4450 I       EN 3 1'h1
      4450 I       SR 4 1'h0
      4450 O        Q 1 basesoc_timer_reload_storage[12]
      4451 I      CLK 2 \UART.CLK 
      4451 I        D 1 _0290_
      4451 I       EN 3 1'h1
      4451 I       SR 4 1'h0
      4451 O        Q 1 basesoc_timer_reload_storage[13]
      4452 I      CLK 2 \UART.CLK 
      4452 I        D 1 _0291_
      4452 I       EN 3 1'h1
      4452 I       SR 4 1'h0
      4452 O        Q 1 basesoc_timer_reload_storage[14]
      4453 I      CLK 2 \UART.CLK 
      4453 I        D 1 _0292_
      4453 I       EN 3 1'h1
      4453 I       SR 4 1'h0
      4453 O        Q 1 basesoc_timer_reload_storage[15]
      4454 I      CLK 2 \UART.CLK 
      4454 I        D 1 _0293_
      4454 I       EN 3 1'h1
      4454 I       SR 4 1'h0
      4454 O        Q 1 basesoc_timer_reload_storage[16]
      4455 I      CLK 2 \UART.CLK 
      4455 I        D 1 _0294_
      4455 I       EN 3 1'h1
      4455 I       SR 4 1'h0
      4455 O        Q 1 basesoc_timer_reload_storage[17]
      4456 I      CLK 2 \UART.CLK 
      4456 I        D 1 _0295_
      4456 I       EN 3 1'h1
      4456 I       SR 4 1'h0
      4456 O        Q 1 basesoc_timer_reload_storage[18]
      4457 I      CLK 2 \UART.CLK 
      4457 I        D 1 _0296_
      4457 I       EN 3 1'h1
      4457 I       SR 4 1'h0
      4457 O        Q 1 basesoc_timer_reload_storage[19]
      4458 I      CLK 2 \UART.CLK 
      4458 I        D 1 _0297_
      4458 I       EN 3 1'h1
      4458 I       SR 4 1'h0
      4458 O        Q 1 basesoc_timer_reload_storage[20]
      4459 I      CLK 2 \UART.CLK 
      4459 I        D 1 _0298_
      4459 I       EN 3 1'h1
      4459 I       SR 4 1'h0
      4459 O        Q 1 basesoc_timer_reload_storage[21]
      4460 I      CLK 2 \UART.CLK 
      4460 I        D 1 _0299_
      4460 I       EN 3 1'h1
      4460 I       SR 4 1'h0
      4460 O        Q 1 basesoc_timer_reload_storage[22]
      4461 I      CLK 2 \UART.CLK 
      4461 I        D 1 _0300_
      4461 I       EN 3 1'h1
      4461 I       SR 4 1'h0
      4461 O        Q 1 basesoc_timer_reload_storage[23]
      4462 I      CLK 2 \UART.CLK 
      4462 I        D 1 _0301_
      4462 I       EN 3 1'h1
      4462 I       SR 4 1'h0
      4462 O        Q 1 basesoc_timer_reload_storage[24]
      4463 I      CLK 2 \UART.CLK 
      4463 I        D 1 _0302_
      4463 I       EN 3 1'h1
      4463 I       SR 4 1'h0
      4463 O        Q 1 basesoc_timer_reload_storage[25]
      4464 I      CLK 2 \UART.CLK 
      4464 I        D 1 _0303_
      4464 I       EN 3 1'h1
      4464 I       SR 4 1'h0
      4464 O        Q 1 basesoc_timer_reload_storage[26]
      4465 I      CLK 2 \UART.CLK 
      4465 I        D 1 _0304_
      4465 I       EN 3 1'h1
      4465 I       SR 4 1'h0
      4465 O        Q 1 basesoc_timer_reload_storage[27]
      4466 I      CLK 2 \UART.CLK 
      4466 I        D 1 _0305_
      4466 I       EN 3 1'h1
      4466 I       SR 4 1'h0
      4466 O        Q 1 basesoc_timer_reload_storage[28]
      4467 I      CLK 2 \UART.CLK 
      4467 I        D 1 _0306_
      4467 I       EN 3 1'h1
      4467 I       SR 4 1'h0
      4467 O        Q 1 basesoc_timer_reload_storage[29]
      4468 I      CLK 2 \UART.CLK 
      4468 I        D 1 _0307_
      4468 I       EN 3 1'h1
      4468 I       SR 4 1'h0
      4468 O        Q 1 basesoc_timer_reload_storage[30]
      4469 I      CLK 2 \UART.CLK 
      4469 I        D 1 _0308_
      4469 I       EN 3 1'h1
      4469 I       SR 4 1'h0
      4469 O        Q 1 basesoc_timer_reload_storage[31]
      4470 I      CLK 2 \UART.CLK 
      4470 I        D 1 _0309_
      4470 I       EN 3 1'h1
      4470 I       SR 4 1'h0
      4470 O        Q 1 basesoc_timer_pending_re
      4471 I      CLK 2 \UART.CLK 
      4471 I        D 1 _0310_
      4471 I       EN 3 1'h1
      4471 I       SR 4 1'h0
      4471 O        Q 1 basesoc_timer_update_value_storage
      4472 I      CLK 2 \UART.CLK 
      4472 I        D 1 _0311_
      4472 I       EN 3 1'h1
      4472 I       SR 4 1'h0
      4472 O        Q 1 basesoc_timer_update_value_re
      4473 I      CLK 2 \UART.CLK 
      4473 I        D 1 _0312_
      4473 I       EN 3 1'h1
      4473 I       SR 4 1'h0
      4473 O        Q 1 basesoc_timer_value_status[0]
      4474 I      CLK 2 \UART.CLK 
      4474 I        D 1 _0313_
      4474 I       EN 3 1'h1
      4474 I       SR 4 1'h0
      4474 O        Q 1 basesoc_timer_value_status[1]
      4475 I      CLK 2 \UART.CLK 
      4475 I        D 1 _0314_
      4475 I       EN 3 1'h1
      4475 I       SR 4 1'h0
      4475 O        Q 1 basesoc_timer_value_status[2]
      4476 I      CLK 2 \UART.CLK 
      4476 I        D 1 _0315_
      4476 I       EN 3 1'h1
      4476 I       SR 4 1'h0
      4476 O        Q 1 basesoc_timer_value_status[3]
      4477 I      CLK 2 \UART.CLK 
      4477 I        D 1 _0316_
      4477 I       EN 3 1'h1
      4477 I       SR 4 1'h0
      4477 O        Q 1 basesoc_timer_value_status[4]
      4478 I      CLK 2 \UART.CLK 
      4478 I        D 1 _0317_
      4478 I       EN 3 1'h1
      4478 I       SR 4 1'h0
      4478 O        Q 1 basesoc_timer_value_status[5]
      4479 I      CLK 2 \UART.CLK 
      4479 I        D 1 _0318_
      4479 I       EN 3 1'h1
      4479 I       SR 4 1'h0
      4479 O        Q 1 basesoc_timer_value_status[6]
      4480 I      CLK 2 \UART.CLK 
      4480 I        D 1 _0319_
      4480 I       EN 3 1'h1
      4480 I       SR 4 1'h0
      4480 O        Q 1 basesoc_timer_value_status[7]
      4481 I      CLK 2 \UART.CLK 
      4481 I        D 1 _0320_
      4481 I       EN 3 1'h1
      4481 I       SR 4 1'h0
      4481 O        Q 1 basesoc_timer_value_status[8]
      4482 I      CLK 2 \UART.CLK 
      4482 I        D 1 _0321_
      4482 I       EN 3 1'h1
      4482 I       SR 4 1'h0
      4482 O        Q 1 basesoc_timer_value_status[9]
      4483 I      CLK 2 \UART.CLK 
      4483 I        D 1 _0322_
      4483 I       EN 3 1'h1
      4483 I       SR 4 1'h0
      4483 O        Q 1 basesoc_timer_value_status[10]
      4484 I      CLK 2 \UART.CLK 
      4484 I        D 1 _0323_
      4484 I       EN 3 1'h1
      4484 I       SR 4 1'h0
      4484 O        Q 1 basesoc_timer_value_status[11]
      4485 I      CLK 2 \UART.CLK 
      4485 I        D 1 _0324_
      4485 I       EN 3 1'h1
      4485 I       SR 4 1'h0
      4485 O        Q 1 basesoc_timer_value_status[12]
      4486 I      CLK 2 \UART.CLK 
      4486 I        D 1 _0325_
      4486 I       EN 3 1'h1
      4486 I       SR 4 1'h0
      4486 O        Q 1 basesoc_timer_value_status[13]
      4487 I      CLK 2 \UART.CLK 
      4487 I        D 1 _0326_
      4487 I       EN 3 1'h1
      4487 I       SR 4 1'h0
      4487 O        Q 1 basesoc_timer_value_status[14]
      4488 I      CLK 2 \UART.CLK 
      4488 I        D 1 _0327_
      4488 I       EN 3 1'h1
      4488 I       SR 4 1'h0
      4488 O        Q 1 basesoc_timer_value_status[15]
      4489 I      CLK 2 \UART.CLK 
      4489 I        D 1 _0328_
      4489 I       EN 3 1'h1
      4489 I       SR 4 1'h0
      4489 O        Q 1 basesoc_timer_value_status[16]
      4490 I      CLK 2 \UART.CLK 
      4490 I        D 1 _0329_
      4490 I       EN 3 1'h1
      4490 I       SR 4 1'h0
      4490 O        Q 1 basesoc_timer_value_status[17]
      4491 I      CLK 2 \UART.CLK 
      4491 I        D 1 _0330_
      4491 I       EN 3 1'h1
      4491 I       SR 4 1'h0
      4491 O        Q 1 basesoc_timer_value_status[18]
      4492 I      CLK 2 \UART.CLK 
      4492 I        D 1 _0331_
      4492 I       EN 3 1'h1
      4492 I       SR 4 1'h0
      4492 O        Q 1 basesoc_timer_value_status[19]
      4493 I      CLK 2 \UART.CLK 
      4493 I        D 1 _0332_
      4493 I       EN 3 1'h1
      4493 I       SR 4 1'h0
      4493 O        Q 1 basesoc_timer_value_status[20]
      4494 I      CLK 2 \UART.CLK 
      4494 I        D 1 _0333_
      4494 I       EN 3 1'h1
      4494 I       SR 4 1'h0
      4494 O        Q 1 basesoc_timer_value_status[21]
      4495 I      CLK 2 \UART.CLK 
      4495 I        D 1 _0334_
      4495 I       EN 3 1'h1
      4495 I       SR 4 1'h0
      4495 O        Q 1 basesoc_timer_value_status[22]
      4496 I      CLK 2 \UART.CLK 
      4496 I        D 1 _0335_
      4496 I       EN 3 1'h1
      4496 I       SR 4 1'h0
      4496 O        Q 1 basesoc_timer_value_status[23]
      4497 I      CLK 2 \UART.CLK 
      4497 I        D 1 _0336_
      4497 I       EN 3 1'h1
      4497 I       SR 4 1'h0
      4497 O        Q 1 basesoc_timer_value_status[24]
      4498 I      CLK 2 \UART.CLK 
      4498 I        D 1 _0337_
      4498 I       EN 3 1'h1
      4498 I       SR 4 1'h0
      4498 O        Q 1 basesoc_timer_value_status[25]
      4499 I      CLK 2 \UART.CLK 
      4499 I        D 1 _0338_
      4499 I       EN 3 1'h1
      4499 I       SR 4 1'h0
      4499 O        Q 1 basesoc_timer_value_status[26]
      4500 I      CLK 2 \UART.CLK 
      4500 I        D 1 _0339_
      4500 I       EN 3 1'h1
      4500 I       SR 4 1'h0
      4500 O        Q 1 basesoc_timer_value_status[27]
      4501 I      CLK 2 \UART.CLK 
      4501 I        D 1 _0340_
      4501 I       EN 3 1'h1
      4501 I       SR 4 1'h0
      4501 O        Q 1 basesoc_timer_value_status[28]
      4502 I      CLK 2 \UART.CLK 
      4502 I        D 1 _0341_
      4502 I       EN 3 1'h1
      4502 I       SR 4 1'h0
      4502 O        Q 1 basesoc_timer_value_status[29]
      4503 I      CLK 2 \UART.CLK 
      4503 I        D 1 _0342_
      4503 I       EN 3 1'h1
      4503 I       SR 4 1'h0
      4503 O        Q 1 basesoc_timer_value_status[30]
      4504 I      CLK 2 \UART.CLK 
      4504 I        D 1 _0343_
      4504 I       EN 3 1'h1
      4504 I       SR 4 1'h0
      4504 O        Q 1 basesoc_timer_value_status[31]
      4505 I      CLK 2 \UART.CLK 
      4505 I        D 1 _0344_
      4505 I       EN 3 1'h1
      4505 I       SR 4 1'h0
      4505 O        Q 1 basesoc_timer_pending_status
      4506 I      CLK 2 \UART.CLK 
      4506 I        D 1 _0345_
      4506 I       EN 3 1'h1
      4506 I       SR 4 1'h0
      4506 O        Q 1 basesoc_timer_value[0]
      4507 I      CLK 2 \UART.CLK 
      4507 I        D 1 _0346_
      4507 I       EN 3 1'h1
      4507 I       SR 4 1'h0
      4507 O        Q 1 basesoc_timer_value[1]
      4508 I      CLK 2 \UART.CLK 
      4508 I        D 1 _0347_
      4508 I       EN 3 1'h1
      4508 I       SR 4 1'h0
      4508 O        Q 1 basesoc_timer_value[2]
      4509 I      CLK 2 \UART.CLK 
      4509 I        D 1 _0348_
      4509 I       EN 3 1'h1
      4509 I       SR 4 1'h0
      4509 O        Q 1 basesoc_timer_value[3]
      4510 I      CLK 2 \UART.CLK 
      4510 I        D 1 _0349_
      4510 I       EN 3 1'h1
      4510 I       SR 4 1'h0
      4510 O        Q 1 basesoc_timer_value[4]
      4511 I      CLK 2 \UART.CLK 
      4511 I        D 1 _0350_
      4511 I       EN 3 1'h1
      4511 I       SR 4 1'h0
      4511 O        Q 1 basesoc_timer_value[5]
      4512 I      CLK 2 \UART.CLK 
      4512 I        D 1 _0351_
      4512 I       EN 3 1'h1
      4512 I       SR 4 1'h0
      4512 O        Q 1 basesoc_timer_value[6]
      4513 I      CLK 2 \UART.CLK 
      4513 I        D 1 _0352_
      4513 I       EN 3 1'h1
      4513 I       SR 4 1'h0
      4513 O        Q 1 basesoc_timer_value[7]
      4514 I      CLK 2 \UART.CLK 
      4514 I        D 1 _0353_
      4514 I       EN 3 1'h1
      4514 I       SR 4 1'h0
      4514 O        Q 1 basesoc_timer_value[8]
      4515 I      CLK 2 \UART.CLK 
      4515 I        D 1 _0354_
      4515 I       EN 3 1'h1
      4515 I       SR 4 1'h0
      4515 O        Q 1 basesoc_timer_value[9]
      4516 I      CLK 2 \UART.CLK 
      4516 I        D 1 _0355_
      4516 I       EN 3 1'h1
      4516 I       SR 4 1'h0
      4516 O        Q 1 basesoc_timer_value[10]
      4517 I      CLK 2 \UART.CLK 
      4517 I        D 1 _0356_
      4517 I       EN 3 1'h1
      4517 I       SR 4 1'h0
      4517 O        Q 1 basesoc_timer_value[11]
      4518 I      CLK 2 \UART.CLK 
      4518 I        D 1 _0357_
      4518 I       EN 3 1'h1
      4518 I       SR 4 1'h0
      4518 O        Q 1 basesoc_timer_value[12]
      4519 I      CLK 2 \UART.CLK 
      4519 I        D 1 _0358_
      4519 I       EN 3 1'h1
      4519 I       SR 4 1'h0
      4519 O        Q 1 basesoc_timer_value[13]
      4520 I      CLK 2 \UART.CLK 
      4520 I        D 1 _0359_
      4520 I       EN 3 1'h1
      4520 I       SR 4 1'h0
      4520 O        Q 1 basesoc_timer_value[14]
      4521 I      CLK 2 \UART.CLK 
      4521 I        D 1 _0360_
      4521 I       EN 3 1'h1
      4521 I       SR 4 1'h0
      4521 O        Q 1 basesoc_timer_value[15]
      4522 I      CLK 2 \UART.CLK 
      4522 I        D 1 _0361_
      4522 I       EN 3 1'h1
      4522 I       SR 4 1'h0
      4522 O        Q 1 basesoc_timer_value[16]
      4523 I      CLK 2 \UART.CLK 
      4523 I        D 1 _0362_
      4523 I       EN 3 1'h1
      4523 I       SR 4 1'h0
      4523 O        Q 1 basesoc_timer_value[17]
      4524 I      CLK 2 \UART.CLK 
      4524 I        D 1 _0363_
      4524 I       EN 3 1'h1
      4524 I       SR 4 1'h0
      4524 O        Q 1 basesoc_timer_value[18]
      4525 I      CLK 2 \UART.CLK 
      4525 I        D 1 _0364_
      4525 I       EN 3 1'h1
      4525 I       SR 4 1'h0
      4525 O        Q 1 basesoc_timer_value[19]
      4526 I      CLK 2 \UART.CLK 
      4526 I        D 1 _0365_
      4526 I       EN 3 1'h1
      4526 I       SR 4 1'h0
      4526 O        Q 1 basesoc_timer_value[20]
      4527 I      CLK 2 \UART.CLK 
      4527 I        D 1 _0366_
      4527 I       EN 3 1'h1
      4527 I       SR 4 1'h0
      4527 O        Q 1 basesoc_timer_value[21]
      4528 I      CLK 2 \UART.CLK 
      4528 I        D 1 _0367_
      4528 I       EN 3 1'h1
      4528 I       SR 4 1'h0
      4528 O        Q 1 basesoc_timer_value[22]
      4529 I      CLK 2 \UART.CLK 
      4529 I        D 1 _0368_
      4529 I       EN 3 1'h1
      4529 I       SR 4 1'h0
      4529 O        Q 1 basesoc_timer_value[23]
      4530 I      CLK 2 \UART.CLK 
      4530 I        D 1 _0369_
      4530 I       EN 3 1'h1
      4530 I       SR 4 1'h0
      4530 O        Q 1 basesoc_timer_value[24]
      4531 I      CLK 2 \UART.CLK 
      4531 I        D 1 _0370_
      4531 I       EN 3 1'h1
      4531 I       SR 4 1'h0
      4531 O        Q 1 basesoc_timer_value[25]
      4532 I      CLK 2 \UART.CLK 
      4532 I        D 1 _0371_
      4532 I       EN 3 1'h1
      4532 I       SR 4 1'h0
      4532 O        Q 1 basesoc_timer_value[26]
      4533 I      CLK 2 \UART.CLK 
      4533 I        D 1 _0372_
      4533 I       EN 3 1'h1
      4533 I       SR 4 1'h0
      4533 O        Q 1 basesoc_timer_value[27]
      4534 I      CLK 2 \UART.CLK 
      4534 I        D 1 _0373_
      4534 I       EN 3 1'h1
      4534 I       SR 4 1'h0
      4534 O        Q 1 basesoc_timer_value[28]
      4535 I      CLK 2 \UART.CLK 
      4535 I        D 1 _0374_
      4535 I       EN 3 1'h1
      4535 I       SR 4 1'h0
      4535 O        Q 1 basesoc_timer_value[29]
      4536 I      CLK 2 \UART.CLK 
      4536 I        D 1 _0375_
      4536 I       EN 3 1'h1
      4536 I       SR 4 1'h0
      4536 O        Q 1 basesoc_timer_value[30]
      4537 I      CLK 2 \UART.CLK 
      4537 I        D 1 _0376_
      4537 I       EN 3 1'h1
      4537 I       SR 4 1'h0
      4537 O        Q 1 basesoc_timer_value[31]
      4538 I      CLK 2 \UART.CLK 
      4538 I        D 1 _0377_
      4538 I       EN 3 basesoc_tx_count_builder_rs232phytx_next_value_ce0
      4538 I       SR 4 1'h0
      4538 O        Q 1 basesoc_tx_count[0]
      4539 I      CLK 2 \UART.CLK 
      4539 I        D 1 _0378_
      4539 I       EN 3 basesoc_tx_count_builder_rs232phytx_next_value_ce0
      4539 I       SR 4 1'h0
      4539 O        Q 1 basesoc_tx_count[1]
      4540 I      CLK 2 \UART.CLK 
      4540 I        D 1 _0379_
      4540 I       EN 3 basesoc_tx_count_builder_rs232phytx_next_value_ce0
      4540 I       SR 4 1'h0
      4540 O        Q 1 basesoc_tx_count[2]
      4541 I      CLK 2 \UART.CLK 
      4541 I        D 1 _0380_
      4541 I       EN 3 basesoc_tx_count_builder_rs232phytx_next_value_ce0
      4541 I       SR 4 1'h0
      4541 O        Q 1 basesoc_tx_count[3]
      4542 I      CLK 2 \UART.CLK 
      4542 I        D 1 _0381_
      4542 I       EN 3 1'h1
      4542 I       SR 4 1'h0
      4542 O        Q 1 basesoc_timer_zero_trigger_d
      4543 I      CLK 2 \UART.CLK 
      4543 I        D 1 basesoc_tx_data_builder_rs232phytx_next_value2[0]
      4543 I       EN 3 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      4543 I       SR 4 1'h0
      4543 O        Q 1 basesoc_tx_data[0]
      4544 I      CLK 2 \UART.CLK 
      4544 I        D 1 basesoc_tx_data_builder_rs232phytx_next_value2[1]
      4544 I       EN 3 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      4544 I       SR 4 1'h0
      4544 O        Q 1 basesoc_tx_data[1]
      4545 I      CLK 2 \UART.CLK 
      4545 I        D 1 basesoc_tx_data_builder_rs232phytx_next_value2[2]
      4545 I       EN 3 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      4545 I       SR 4 1'h0
      4545 O        Q 1 basesoc_tx_data[2]
      4546 I      CLK 2 \UART.CLK 
      4546 I        D 1 basesoc_tx_data_builder_rs232phytx_next_value2[3]
      4546 I       EN 3 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      4546 I       SR 4 1'h0
      4546 O        Q 1 basesoc_tx_data[3]
      4547 I      CLK 2 \UART.CLK 
      4547 I        D 1 basesoc_tx_data_builder_rs232phytx_next_value2[4]
      4547 I       EN 3 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      4547 I       SR 4 1'h0
      4547 O        Q 1 basesoc_tx_data[4]
      4548 I      CLK 2 \UART.CLK 
      4548 I        D 1 basesoc_tx_data_builder_rs232phytx_next_value2[5]
      4548 I       EN 3 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      4548 I       SR 4 1'h0
      4548 O        Q 1 basesoc_tx_data[5]
      4549 I      CLK 2 \UART.CLK 
      4549 I        D 1 basesoc_tx_data_builder_rs232phytx_next_value2[6]
      4549 I       EN 3 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      4549 I       SR 4 1'h0
      4549 O        Q 1 basesoc_tx_data[6]
      4550 I      CLK 2 \UART.CLK 
      4550 I        D 1 basesoc_tx_data_builder_rs232phytx_next_value2[7]
      4550 I       EN 3 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      4550 I       SR 4 1'h0
      4550 O        Q 1 basesoc_tx_data[7]
      4551 I      CLK 2 \UART.CLK 
      4551 I        D 1 _0382_
      4551 I       EN 3 1'h1
      4551 I       SR 4 1'h0
      4551 O        Q 1 basesoc_tx_phase[0]
      4552 I      CLK 2 \UART.CLK 
      4552 I        D 1 _0383_
      4552 I       EN 3 1'h1
      4552 I       SR 4 1'h0
      4552 O        Q 1 basesoc_tx_phase[1]
      4553 I      CLK 2 \UART.CLK 
      4553 I        D 1 _0384_
      4553 I       EN 3 1'h1
      4553 I       SR 4 1'h0
      4553 O        Q 1 basesoc_tx_phase[2]
      4554 I      CLK 2 \UART.CLK 
      4554 I        D 1 _0385_
      4554 I       EN 3 1'h1
      4554 I       SR 4 1'h0
      4554 O        Q 1 basesoc_tx_phase[3]
      4555 I      CLK 2 \UART.CLK 
      4555 I        D 1 _0386_
      4555 I       EN 3 1'h1
      4555 I       SR 4 1'h0
      4555 O        Q 1 basesoc_tx_phase[4]
      4556 I      CLK 2 \UART.CLK 
      4556 I        D 1 _0387_
      4556 I       EN 3 1'h1
      4556 I       SR 4 1'h0
      4556 O        Q 1 basesoc_tx_phase[5]
      4557 I      CLK 2 \UART.CLK 
      4557 I        D 1 _0388_
      4557 I       EN 3 1'h1
      4557 I       SR 4 1'h0
      4557 O        Q 1 basesoc_tx_phase[6]
      4558 I      CLK 2 \UART.CLK 
      4558 I        D 1 _0389_
      4558 I       EN 3 1'h1
      4558 I       SR 4 1'h0
      4558 O        Q 1 basesoc_tx_phase[7]
      4559 I      CLK 2 \UART.CLK 
      4559 I        D 1 _0390_
      4559 I       EN 3 1'h1
      4559 I       SR 4 1'h0
      4559 O        Q 1 basesoc_tx_phase[8]
      4560 I      CLK 2 \UART.CLK 
      4560 I        D 1 _0391_
      4560 I       EN 3 1'h1
      4560 I       SR 4 1'h0
      4560 O        Q 1 basesoc_tx_phase[9]
      4561 I      CLK 2 \UART.CLK 
      4561 I        D 1 _0392_
      4561 I       EN 3 1'h1
      4561 I       SR 4 1'h0
      4561 O        Q 1 basesoc_tx_phase[10]
      4562 I      CLK 2 \UART.CLK 
      4562 I        D 1 _0393_
      4562 I       EN 3 1'h1
      4562 I       SR 4 1'h0
      4562 O        Q 1 basesoc_tx_phase[11]
      4563 I      CLK 2 \UART.CLK 
      4563 I        D 1 _0394_
      4563 I       EN 3 1'h1
      4563 I       SR 4 1'h0
      4563 O        Q 1 basesoc_tx_phase[12]
      4564 I      CLK 2 \UART.CLK 
      4564 I        D 1 _0395_
      4564 I       EN 3 1'h1
      4564 I       SR 4 1'h0
      4564 O        Q 1 basesoc_tx_phase[13]
      4565 I      CLK 2 \UART.CLK 
      4565 I        D 1 _0396_
      4565 I       EN 3 1'h1
      4565 I       SR 4 1'h0
      4565 O        Q 1 basesoc_tx_phase[14]
      4566 I      CLK 2 \UART.CLK 
      4566 I        D 1 _0397_
      4566 I       EN 3 1'h1
      4566 I       SR 4 1'h0
      4566 O        Q 1 basesoc_tx_phase[15]
      4567 I      CLK 2 \UART.CLK 
      4567 I        D 1 _0398_
      4567 I       EN 3 1'h1
      4567 I       SR 4 1'h0
      4567 O        Q 1 basesoc_tx_phase[16]
      4568 I      CLK 2 \UART.CLK 
      4568 I        D 1 _0399_
      4568 I       EN 3 1'h1
      4568 I       SR 4 1'h0
      4568 O        Q 1 basesoc_tx_phase[17]
      4569 I      CLK 2 \UART.CLK 
      4569 I        D 1 _0400_
      4569 I       EN 3 1'h1
      4569 I       SR 4 1'h0
      4569 O        Q 1 basesoc_tx_phase[18]
      4570 I      CLK 2 \UART.CLK 
      4570 I        D 1 _0401_
      4570 I       EN 3 1'h1
      4570 I       SR 4 1'h0
      4570 O        Q 1 basesoc_tx_phase[19]
      4571 I      CLK 2 \UART.CLK 
      4571 I        D 1 _0402_
      4571 I       EN 3 1'h1
      4571 I       SR 4 1'h0
      4571 O        Q 1 basesoc_tx_phase[20]
      4572 I      CLK 2 \UART.CLK 
      4572 I        D 1 _0403_
      4572 I       EN 3 1'h1
      4572 I       SR 4 1'h0
      4572 O        Q 1 basesoc_tx_phase[21]
      4573 I      CLK 2 \UART.CLK 
      4573 I        D 1 _0404_
      4573 I       EN 3 1'h1
      4573 I       SR 4 1'h0
      4573 O        Q 1 basesoc_tx_phase[22]
      4574 I      CLK 2 \UART.CLK 
      4574 I        D 1 _0405_
      4574 I       EN 3 1'h1
      4574 I       SR 4 1'h0
      4574 O        Q 1 basesoc_tx_phase[23]
      4575 I      CLK 2 \UART.CLK 
      4575 I        D 1 _0406_
      4575 I       EN 3 1'h1
      4575 I       SR 4 1'h0
      4575 O        Q 1 basesoc_tx_phase[24]
      4576 I      CLK 2 \UART.CLK 
      4576 I        D 1 _0407_
      4576 I       EN 3 1'h1
      4576 I       SR 4 1'h0
      4576 O        Q 1 basesoc_tx_phase[25]
      4577 I      CLK 2 \UART.CLK 
      4577 I        D 1 _0408_
      4577 I       EN 3 1'h1
      4577 I       SR 4 1'h0
      4577 O        Q 1 basesoc_tx_phase[26]
      4578 I      CLK 2 \UART.CLK 
      4578 I        D 1 _0409_
      4578 I       EN 3 1'h1
      4578 I       SR 4 1'h0
      4578 O        Q 1 basesoc_tx_phase[27]
      4579 I      CLK 2 \UART.CLK 
      4579 I        D 1 _0410_
      4579 I       EN 3 1'h1
      4579 I       SR 4 1'h0
      4579 O        Q 1 basesoc_tx_phase[28]
      4580 I      CLK 2 \UART.CLK 
      4580 I        D 1 _0411_
      4580 I       EN 3 1'h1
      4580 I       SR 4 1'h0
      4580 O        Q 1 basesoc_tx_phase[29]
      4581 I      CLK 2 \UART.CLK 
      4581 I        D 1 _0412_
      4581 I       EN 3 1'h1
      4581 I       SR 4 1'h0
      4581 O        Q 1 basesoc_tx_phase[30]
      4582 I      CLK 2 \UART.CLK 
      4582 I        D 1 _0413_
      4582 I       EN 3 1'h1
      4582 I       SR 4 1'h0
      4582 O        Q 1 basesoc_tx_phase[31]
      4583 I      CLK 2 \UART.CLK 
      4583 I        D 1 _0414_
      4583 I       EN 3 1'h1
      4583 I       SR 4 1'h0
      4583 O        Q 1 basesoc_uart_tx2
      4584 I      CLK 2 \UART.CLK 
      4584 I        D 1 _0415_
      4584 I       EN 3 1'h1
      4584 I       SR 4 1'h0
      4584 O        Q 1 basesoc_uart_rx2
      4585 I      CLK 2 \UART.CLK 
      4585 I        D 1 _0416_
      4585 I       EN 3 1'h1
      4585 I       SR 4 1'h0
      4585 O        Q 1 basesoc_uart_pending_r[0]
      4586 I      CLK 2 \UART.CLK 
      4586 I        D 1 _0417_
      4586 I       EN 3 1'h1
      4586 I       SR 4 1'h0
      4586 O        Q 1 basesoc_uart_pending_r[1]
      4587 I      CLK 2 \UART.CLK 
      4587 I        D 1 _0418_
      4587 I       EN 3 1'h1
      4587 I       SR 4 1'h0
      4587 O        Q 1 basesoc_tx_tick
      4588 I      CLK 2 \UART.CLK 
      4588 I        D 1 _0419_
      4588 I       EN 3 1'h1
      4588 I       SR 4 1'h0
      4588 O        Q 1 basesoc_uart_rx_fifo_consume[0]
      4589 I      CLK 2 \UART.CLK 
      4589 I        D 1 _0420_
      4589 I       EN 3 1'h1
      4589 I       SR 4 1'h0
      4589 O        Q 1 basesoc_uart_rx_fifo_consume[1]
      4590 I      CLK 2 \UART.CLK 
      4590 I        D 1 _0421_
      4590 I       EN 3 1'h1
      4590 I       SR 4 1'h0
      4590 O        Q 1 basesoc_uart_rx_fifo_consume[2]
      4591 I      CLK 2 \UART.CLK 
      4591 I        D 1 _0422_
      4591 I       EN 3 1'h1
      4591 I       SR 4 1'h0
      4591 O        Q 1 basesoc_uart_rx_fifo_consume[3]
      4592 I      CLK 2 \UART.CLK 
      4592 I        D 1 _0423_
      4592 I       EN 3 1'h1
      4592 I       SR 4 1'h0
      4592 O        Q 1 basesoc_uart_rx_fifo_level0[0]
      4593 I      CLK 2 \UART.CLK 
      4593 I        D 1 _0424_
      4593 I       EN 3 1'h1
      4593 I       SR 4 1'h0
      4593 O        Q 1 basesoc_uart_rx_fifo_level0[1]
      4594 I      CLK 2 \UART.CLK 
      4594 I        D 1 _0425_
      4594 I       EN 3 1'h1
      4594 I       SR 4 1'h0
      4594 O        Q 1 basesoc_uart_rx_fifo_level0[2]
      4595 I      CLK 2 \UART.CLK 
      4595 I        D 1 _0426_
      4595 I       EN 3 1'h1
      4595 I       SR 4 1'h0
      4595 O        Q 1 basesoc_uart_rx_fifo_level0[3]
      4596 I      CLK 2 \UART.CLK 
      4596 I        D 1 _0427_
      4596 I       EN 3 1'h1
      4596 I       SR 4 1'h0
      4596 O        Q 1 basesoc_uart_rx_fifo_level0[4]
      4597 I      CLK 2 \UART.CLK 
      4597 I        D 1 _0428_
      4597 I       EN 3 1'h1
      4597 I       SR 4 1'h0
      4597 O        Q 1 basesoc_uart_rx_fifo_produce[0]
      4598 I      CLK 2 \UART.CLK 
      4598 I        D 1 _0429_
      4598 I       EN 3 1'h1
      4598 I       SR 4 1'h0
      4598 O        Q 1 basesoc_uart_rx_fifo_produce[1]
      4599 I      CLK 2 \UART.CLK 
      4599 I        D 1 _0430_
      4599 I       EN 3 1'h1
      4599 I       SR 4 1'h0
      4599 O        Q 1 basesoc_uart_rx_fifo_produce[2]
      4600 I      CLK 2 \UART.CLK 
      4600 I        D 1 _0431_
      4600 I       EN 3 1'h1
      4600 I       SR 4 1'h0
      4600 O        Q 1 basesoc_uart_rx_fifo_produce[3]
      4601 I      CLK 2 \UART.CLK 
      4601 I        D 1 _0432_
      4601 I       EN 3 1'h1
      4601 I       SR 4 1'h0
      4601 O        Q 1 basesoc_uart_rx0
      4602 I      CLK 2 \UART.CLK 
      4602 I        D 1 _0433_
      4602 I       EN 3 1'h1
      4602 I       SR 4 1'h0
      4602 O        Q 1 basesoc_uart_rx1
      4603 I      CLK 2 \UART.CLK 
      4603 I        D 1 _0434_
      4603 I       EN 3 1'h1
      4603 I       SR 4 1'h0
      4603 O        Q 1 basesoc_uart_pending_re
      4604 I      CLK 2 \UART.CLK 
      4604 I        D 1 _0435_
      4604 I       EN 3 1'h1
      4604 I       SR 4 1'h0
      4604 O        Q 1 basesoc_uart_tx_fifo_consume[0]
      4605 I      CLK 2 \UART.CLK 
      4605 I        D 1 _0436_
      4605 I       EN 3 1'h1
      4605 I       SR 4 1'h0
      4605 O        Q 1 basesoc_uart_tx_fifo_consume[1]
      4606 I      CLK 2 \UART.CLK 
      4606 I        D 1 _0437_
      4606 I       EN 3 1'h1
      4606 I       SR 4 1'h0
      4606 O        Q 1 basesoc_uart_tx_fifo_consume[2]
      4607 I      CLK 2 \UART.CLK 
      4607 I        D 1 _0438_
      4607 I       EN 3 1'h1
      4607 I       SR 4 1'h0
      4607 O        Q 1 basesoc_uart_tx_fifo_consume[3]
      4608 I      CLK 2 \UART.CLK 
      4608 I        D 1 _0439_
      4608 I       EN 3 1'h1
      4608 I       SR 4 1'h0
      4608 O        Q 1 basesoc_uart_tx_fifo_level0[0]
      4609 I      CLK 2 \UART.CLK 
      4609 I        D 1 _0440_
      4609 I       EN 3 1'h1
      4609 I       SR 4 1'h0
      4609 O        Q 1 basesoc_uart_tx_fifo_level0[1]
      4610 I      CLK 2 \UART.CLK 
      4610 I        D 1 _0441_
      4610 I       EN 3 1'h1
      4610 I       SR 4 1'h0
      4610 O        Q 1 basesoc_uart_tx_fifo_level0[2]
      4611 I      CLK 2 \UART.CLK 
      4611 I        D 1 _0442_
      4611 I       EN 3 1'h1
      4611 I       SR 4 1'h0
      4611 O        Q 1 basesoc_uart_tx_fifo_level0[3]
      4612 I      CLK 2 \UART.CLK 
      4612 I        D 1 _0443_
      4612 I       EN 3 1'h1
      4612 I       SR 4 1'h0
      4612 O        Q 1 basesoc_uart_tx_fifo_level0[4]
      4613 I      CLK 2 \UART.CLK 
      4613 I        D 1 _0444_
      4613 I       EN 3 1'h1
      4613 I       SR 4 1'h0
      4613 O        Q 1 basesoc_uart_tx_fifo_produce[0]
      4614 I      CLK 2 \UART.CLK 
      4614 I        D 1 _0445_
      4614 I       EN 3 1'h1
      4614 I       SR 4 1'h0
      4614 O        Q 1 basesoc_uart_tx_fifo_produce[1]
      4615 I      CLK 2 \UART.CLK 
      4615 I        D 1 _0446_
      4615 I       EN 3 1'h1
      4615 I       SR 4 1'h0
      4615 O        Q 1 basesoc_uart_tx_fifo_produce[2]
      4616 I      CLK 2 \UART.CLK 
      4616 I        D 1 _0447_
      4616 I       EN 3 1'h1
      4616 I       SR 4 1'h0
      4616 O        Q 1 basesoc_uart_tx_fifo_produce[3]
      4617 I      CLK 2 \UART.CLK 
      4617 I        D 1 _0448_
      4617 I       EN 3 1'h1
      4617 I       SR 4 1'h0
      4617 O        Q 1 basesoc_tx_sink_valid
      4618 I      CLK 2 \UART.CLK 
      4618 I        D 1 _0449_
      4618 I       EN 3 1'h1
      4618 I       SR 4 1'h0
      4618 O        Q 1 basesoc_uart_tx1
      4619 I      CLK 2 \UART.CLK 
      4619 I        D 1 _0450_
      4619 I       EN 3 1'h1
      4619 I       SR 4 1'h0
      4619 O        Q 1 basesoc_uart_rx_trigger_d
      4620 I      CLK 2 \UART.CLK 
      4620 I        D 1 _0451_
      4620 I       EN 3 1'h1
      4620 I       SR 4 1'h0
      4620 O        Q 1 clockdomainsrenamer_state[0]
      4621 I      CLK 2 \UART.CLK 
      4621 I        D 1 _0452_
      4621 I       EN 3 1'h1
      4621 I       SR 4 1'h0
      4621 O        Q 1 clockdomainsrenamer_state[1]
      4622 I      CLK 2 \UART.CLK 
      4622 I        D 1 _0453_
      4622 I       EN 3 1'h1
      4622 I       SR 4 1'h0
      4622 O        Q 1 core_burst_r_first
      4623 I      CLK 2 \UART.CLK 
      4623 I        D 1 _0454_
      4623 I       EN 3 1'h1
      4623 I       SR 4 1'h0
      4623 O        Q 1 basesoc_uart_tx_trigger_d
      4624 I      CLK 2 \UART.CLK 
      4624 I        D 1 _0455_
      4624 I       EN 3 1'h1
      4624 I       SR 4 1'h0
      4624 O        Q 1 core_bus_dat_w1[0]
      4625 I      CLK 2 \UART.CLK 
      4625 I        D 1 _0456_
      4625 I       EN 3 1'h1
      4625 I       SR 4 1'h0
      4625 O        Q 1 core_bus_dat_w1[1]
      4626 I      CLK 2 \UART.CLK 
      4626 I        D 1 _0457_
      4626 I       EN 3 1'h1
      4626 I       SR 4 1'h0
      4626 O        Q 1 core_bus_dat_w1[2]
      4627 I      CLK 2 \UART.CLK 
      4627 I        D 1 _0458_
      4627 I       EN 3 1'h1
      4627 I       SR 4 1'h0
      4627 O        Q 1 core_bus_dat_w1[3]
      4628 I      CLK 2 \UART.CLK 
      4628 I        D 1 _0459_
      4628 I       EN 3 1'h1
      4628 I       SR 4 1'h0
      4628 O        Q 1 core_bus_dat_w1[4]
      4629 I      CLK 2 \UART.CLK 
      4629 I        D 1 _0460_
      4629 I       EN 3 1'h1
      4629 I       SR 4 1'h0
      4629 O        Q 1 core_bus_dat_w1[5]
      4630 I      CLK 2 \UART.CLK 
      4630 I        D 1 _0461_
      4630 I       EN 3 1'h1
      4630 I       SR 4 1'h0
      4630 O        Q 1 core_bus_dat_w1[6]
      4631 I      CLK 2 \UART.CLK 
      4631 I        D 1 _0462_
      4631 I       EN 3 1'h1
      4631 I       SR 4 1'h0
      4631 O        Q 1 core_bus_dat_w1[7]
      4632 I      CLK 2 \UART.CLK 
      4632 I        D 1 _0463_
      4632 I       EN 3 1'h1
      4632 I       SR 4 1'h0
      4632 O        Q 1 core_bus_dat_w1[8]
      4633 I      CLK 2 \UART.CLK 
      4633 I        D 1 _0464_
      4633 I       EN 3 1'h1
      4633 I       SR 4 1'h0
      4633 O        Q 1 core_bus_dat_w1[9]
      4634 I      CLK 2 \UART.CLK 
      4634 I        D 1 _0465_
      4634 I       EN 3 1'h1
      4634 I       SR 4 1'h0
      4634 O        Q 1 core_bus_dat_w1[10]
      4635 I      CLK 2 \UART.CLK 
      4635 I        D 1 _0466_
      4635 I       EN 3 1'h1
      4635 I       SR 4 1'h0
      4635 O        Q 1 core_bus_dat_w1[11]
      4636 I      CLK 2 \UART.CLK 
      4636 I        D 1 _0467_
      4636 I       EN 3 1'h1
      4636 I       SR 4 1'h0
      4636 O        Q 1 core_bus_dat_w1[12]
      4637 I      CLK 2 \UART.CLK 
      4637 I        D 1 _0468_
      4637 I       EN 3 1'h1
      4637 I       SR 4 1'h0
      4637 O        Q 1 core_bus_dat_w1[13]
      4638 I      CLK 2 \UART.CLK 
      4638 I        D 1 _0469_
      4638 I       EN 3 1'h1
      4638 I       SR 4 1'h0
      4638 O        Q 1 core_bus_dat_w1[14]
      4639 I      CLK 2 \UART.CLK 
      4639 I        D 1 _0470_
      4639 I       EN 3 1'h1
      4639 I       SR 4 1'h0
      4639 O        Q 1 core_bus_dat_w1[15]
      4640 I      CLK 2 \UART.CLK 
      4640 I        D 1 _0471_
      4640 I       EN 3 1'h1
      4640 I       SR 4 1'h0
      4640 O        Q 1 core_bus_dat_w1[16]
      4641 I      CLK 2 \UART.CLK 
      4641 I        D 1 _0472_
      4641 I       EN 3 1'h1
      4641 I       SR 4 1'h0
      4641 O        Q 1 core_bus_dat_w1[17]
      4642 I      CLK 2 \UART.CLK 
      4642 I        D 1 _0473_
      4642 I       EN 3 1'h1
      4642 I       SR 4 1'h0
      4642 O        Q 1 core_bus_dat_w1[18]
      4643 I      CLK 2 \UART.CLK 
      4643 I        D 1 _0474_
      4643 I       EN 3 1'h1
      4643 I       SR 4 1'h0
      4643 O        Q 1 core_bus_dat_w1[19]
      4644 I      CLK 2 \UART.CLK 
      4644 I        D 1 _0475_
      4644 I       EN 3 1'h1
      4644 I       SR 4 1'h0
      4644 O        Q 1 core_bus_dat_w1[20]
      4645 I      CLK 2 \UART.CLK 
      4645 I        D 1 _0476_
      4645 I       EN 3 1'h1
      4645 I       SR 4 1'h0
      4645 O        Q 1 core_bus_dat_w1[21]
      4646 I      CLK 2 \UART.CLK 
      4646 I        D 1 _0477_
      4646 I       EN 3 1'h1
      4646 I       SR 4 1'h0
      4646 O        Q 1 core_bus_dat_w1[22]
      4647 I      CLK 2 \UART.CLK 
      4647 I        D 1 _0478_
      4647 I       EN 3 1'h1
      4647 I       SR 4 1'h0
      4647 O        Q 1 core_bus_dat_w1[23]
      4648 I      CLK 2 \UART.CLK 
      4648 I        D 1 _0479_
      4648 I       EN 3 1'h1
      4648 I       SR 4 1'h0
      4648 O        Q 1 core_bus_dat_w1[24]
      4649 I      CLK 2 \UART.CLK 
      4649 I        D 1 _0480_
      4649 I       EN 3 1'h1
      4649 I       SR 4 1'h0
      4649 O        Q 1 core_bus_dat_w1[25]
      4650 I      CLK 2 \UART.CLK 
      4650 I        D 1 _0481_
      4650 I       EN 3 1'h1
      4650 I       SR 4 1'h0
      4650 O        Q 1 core_bus_dat_w1[26]
      4651 I      CLK 2 \UART.CLK 
      4651 I        D 1 _0482_
      4651 I       EN 3 1'h1
      4651 I       SR 4 1'h0
      4651 O        Q 1 core_bus_dat_w1[27]
      4652 I      CLK 2 \UART.CLK 
      4652 I        D 1 _0483_
      4652 I       EN 3 1'h1
      4652 I       SR 4 1'h0
      4652 O        Q 1 core_bus_dat_w1[28]
      4653 I      CLK 2 \UART.CLK 
      4653 I        D 1 _0484_
      4653 I       EN 3 1'h1
      4653 I       SR 4 1'h0
      4653 O        Q 1 core_bus_dat_w1[29]
      4654 I      CLK 2 \UART.CLK 
      4654 I        D 1 _0485_
      4654 I       EN 3 1'h1
      4654 I       SR 4 1'h0
      4654 O        Q 1 core_bus_dat_w1[30]
      4655 I      CLK 2 \UART.CLK 
      4655 I        D 1 _0486_
      4655 I       EN 3 1'h1
      4655 I       SR 4 1'h0
      4655 O        Q 1 core_bus_dat_w1[31]
      4656 I      CLK 2 \UART.CLK 
      4656 I        D 1 _0487_
      4656 I       EN 3 1'h1
      4656 I       SR 4 1'h0
      4656 O        Q 1 core_bus_sel1[0]
      4657 I      CLK 2 \UART.CLK 
      4657 I        D 1 _0488_
      4657 I       EN 3 1'h1
      4657 I       SR 4 1'h0
      4657 O        Q 1 core_bus_sel1[1]
      4658 I      CLK 2 \UART.CLK 
      4658 I        D 1 _0489_
      4658 I       EN 3 1'h1
      4658 I       SR 4 1'h0
      4658 O        Q 1 core_bus_sel1[2]
      4659 I      CLK 2 \UART.CLK 
      4659 I        D 1 _0490_
      4659 I       EN 3 1'h1
      4659 I       SR 4 1'h0
      4659 O        Q 1 core_bus_sel1[3]
      4660 I      CLK 2 \UART.CLK 
      4660 I        D 1 _0491_
      4660 I       EN 3 1'h1
      4660 I       SR 4 1'h0
      4660 O        Q 1 core_bus_we1
      4661 I      CLK 2 \UART.CLK 
      4661 I        D 1 _0492_
      4661 I       EN 3 1'h1
      4661 I       SR 4 1'h0
      4661 O        Q 1 core_cmd_tx_conv_converter_mux[0]
      4662 I      CLK 2 \UART.CLK 
      4662 I        D 1 _0493_
      4662 I       EN 3 1'h1
      4662 I       SR 4 1'h0
      4662 O        Q 1 core_cmd_tx_conv_converter_mux[1]
      4663 I      CLK 2 \UART.CLK 
      4663 I        D 1 _0494_
      4663 I       EN 3 1'h1
      4663 I       SR 4 1'h0
      4663 O        Q 1 core_cmd_tx_conv_converter_mux[2]
      4664 I      CLK 2 \UART.CLK 
      4664 I        D 1 _0495_
      4664 I       EN 3 1'h1
      4664 I       SR 4 1'h0
      4664 O        Q 1 core_cycles[0]
      4665 I      CLK 2 \UART.CLK 
      4665 I        D 1 _0496_
      4665 I       EN 3 1'h1
      4665 I       SR 4 1'h0
      4665 O        Q 1 core_cycles[1]
      4666 I      CLK 2 \UART.CLK 
      4666 I        D 1 _0497_
      4666 I       EN 3 1'h1
      4666 I       SR 4 1'h0
      4666 O        Q 1 core_cycles[2]
      4667 I      CLK 2 \UART.CLK 
      4667 I        D 1 _0498_
      4667 I       EN 3 1'h1
      4667 I       SR 4 1'h0
      4667 O        Q 1 core_cycles[3]
      4668 I      CLK 2 \UART.CLK 
      4668 I        D 1 _0499_
      4668 I       EN 3 1'h1
      4668 I       SR 4 1'h0
      4668 O        Q 1 core_cycles[4]
      4669 I      CLK 2 \UART.CLK 
      4669 I        D 1 _0500_
      4669 I       EN 3 1'h1
      4669 I       SR 4 1'h0
      4669 O        Q 1 core_cycles[5]
      4670 I      CLK 2 \UART.CLK 
      4670 I        D 1 _0501_
      4670 I       EN 3 1'h1
      4670 I       SR 4 1'h0
      4670 O        Q 1 core_cycles[6]
      4671 I      CLK 2 \UART.CLK 
      4671 I        D 1 _0502_
      4671 I       EN 3 1'h1
      4671 I       SR 4 1'h0
      4671 O        Q 1 core_cycles[7]
      4672 I      CLK 2 \UART.CLK 
      4672 I        D 1 _0503_
      4672 I       EN 3 1'h1
      4672 I       SR 4 1'h0
      4672 O        Q 1 core_dat_rx_conv_converter_demux[0]
      4673 I      CLK 2 \UART.CLK 
      4673 I        D 1 _0504_
      4673 I       EN 3 1'h1
      4673 I       SR 4 1'h0
      4673 O        Q 1 core_dat_rx_conv_converter_demux[1]
      4674 I      CLK 2 \UART.CLK 
      4674 I        D 1 _0505_
      4674 I       EN 3 1'h1
      4674 I       SR 4 1'h0
      4674 O        Q 1 core_dat_rx_conv_converter_source_payload_data[0]
      4675 I      CLK 2 \UART.CLK 
      4675 I        D 1 _0506_
      4675 I       EN 3 1'h1
      4675 I       SR 4 1'h0
      4675 O        Q 1 core_dat_rx_conv_converter_source_payload_data[1]
      4676 I      CLK 2 \UART.CLK 
      4676 I        D 1 _0507_
      4676 I       EN 3 1'h1
      4676 I       SR 4 1'h0
      4676 O        Q 1 core_dat_rx_conv_converter_source_payload_data[2]
      4677 I      CLK 2 \UART.CLK 
      4677 I        D 1 _0508_
      4677 I       EN 3 1'h1
      4677 I       SR 4 1'h0
      4677 O        Q 1 core_dat_rx_conv_converter_source_payload_data[3]
      4678 I      CLK 2 \UART.CLK 
      4678 I        D 1 _0509_
      4678 I       EN 3 1'h1
      4678 I       SR 4 1'h0
      4678 O        Q 1 core_dat_rx_conv_converter_source_payload_data[4]
      4679 I      CLK 2 \UART.CLK 
      4679 I        D 1 _0510_
      4679 I       EN 3 1'h1
      4679 I       SR 4 1'h0
      4679 O        Q 1 core_dat_rx_conv_converter_source_payload_data[5]
      4680 I      CLK 2 \UART.CLK 
      4680 I        D 1 _0511_
      4680 I       EN 3 1'h1
      4680 I       SR 4 1'h0
      4680 O        Q 1 core_dat_rx_conv_converter_source_payload_data[6]
      4681 I      CLK 2 \UART.CLK 
      4681 I        D 1 _0512_
      4681 I       EN 3 1'h1
      4681 I       SR 4 1'h0
      4681 O        Q 1 core_dat_rx_conv_converter_source_payload_data[7]
      4682 I      CLK 2 \UART.CLK 
      4682 I        D 1 _0513_
      4682 I       EN 3 1'h1
      4682 I       SR 4 1'h0
      4682 O        Q 1 core_dat_tx_conv_converter_mux[0]
      4683 I      CLK 2 \UART.CLK 
      4683 I        D 1 _0514_
      4683 I       EN 3 1'h1
      4683 I       SR 4 1'h0
      4683 O        Q 1 core_dat_tx_conv_converter_mux[1]
      4684 I      CLK 2 \UART.CLK 
      4684 I        D 1 _0515_
      4684 I       EN 3 1'h1
      4684 I       SR 4 1'h0
      4684 O        Q 1 core_latency_x2
      4685 I      CLK 2 \UART.CLK 
      4685 I        D 1 _0516_
      4685 I       EN 3 1'h1
      4685 I       SR 4 1'h0
      4685 O        Q 1 core_reg_rx_conv_converter_demux
      4686 I      CLK 2 \UART.CLK 
      4686 I        D 1 _0517_
      4686 I       EN 3 1'h1
      4686 I       SR 4 1'h0
      4686 O        Q 1 core_reg_rx_conv_converter_source_payload_data[8]
      4687 I      CLK 2 \UART.CLK 
      4687 I        D 1 _0518_
      4687 I       EN 3 1'h1
      4687 I       SR 4 1'h0
      4687 O        Q 1 core_reg_rx_conv_converter_source_payload_data[9]
      4688 I      CLK 2 \UART.CLK 
      4688 I        D 1 _0519_
      4688 I       EN 3 1'h1
      4688 I       SR 4 1'h0
      4688 O        Q 1 core_reg_rx_conv_converter_source_payload_data[10]
      4689 I      CLK 2 \UART.CLK 
      4689 I        D 1 _0520_
      4689 I       EN 3 1'h1
      4689 I       SR 4 1'h0
      4689 O        Q 1 core_reg_rx_conv_converter_source_payload_data[11]
      4690 I      CLK 2 \UART.CLK 
      4690 I        D 1 _0521_
      4690 I       EN 3 1'h1
      4690 I       SR 4 1'h0
      4690 O        Q 1 core_reg_rx_conv_converter_source_payload_data[12]
      4691 I      CLK 2 \UART.CLK 
      4691 I        D 1 _0522_
      4691 I       EN 3 1'h1
      4691 I       SR 4 1'h0
      4691 O        Q 1 core_reg_rx_conv_converter_source_payload_data[13]
      4692 I      CLK 2 \UART.CLK 
      4692 I        D 1 _0523_
      4692 I       EN 3 1'h1
      4692 I       SR 4 1'h0
      4692 O        Q 1 core_reg_rx_conv_converter_source_payload_data[14]
      4693 I      CLK 2 \UART.CLK 
      4693 I        D 1 _0524_
      4693 I       EN 3 1'h1
      4693 I       SR 4 1'h0
      4693 O        Q 1 core_reg_rx_conv_converter_source_payload_data[15]
      4694 I      CLK 2 \UART.CLK 
      4694 I        D 1 _0525_
      4694 I       EN 3 1'h1
      4694 I       SR 4 1'h0
      4694 O        Q 1 core_dat_rx_conv_converter_source_valid
      4695 I      CLK 2 \UART.CLK 
      4695 I        D 1 _0526_
      4695 I       EN 3 1'h1
      4695 I       SR 4 1'h0
      4695 O        Q 1 core_reg_tx_conv_converter_last
      4696 I      CLK 2 \UART.CLK 
      4696 I        D 1 _0527_
      4696 I       EN 3 1'h1
      4696 I       SR 4 1'h0
      4696 O        Q 1 core_reg_rx_conv_converter_source_valid
      4697 I      CLK 2 \UART.CLK 
      4697 I        D 1 _0528_
      4697 I       EN 3 1'h1
      4697 I       SR 4 1'h0
      4697 O        Q 1 count[0]
      4698 I      CLK 2 \UART.CLK 
      4698 I        D 1 _0529_
      4698 I       EN 3 1'h1
      4698 I       SR 4 1'h0
      4698 O        Q 1 count[1]
      4699 I      CLK 2 \UART.CLK 
      4699 I        D 1 _0530_
      4699 I       EN 3 1'h1
      4699 I       SR 4 1'h0
      4699 O        Q 1 count[2]
      4700 I      CLK 2 \UART.CLK 
      4700 I        D 1 _0531_
      4700 I       EN 3 1'h1
      4700 I       SR 4 1'h0
      4700 O        Q 1 count[3]
      4701 I      CLK 2 \UART.CLK 
      4701 I        D 1 _0532_
      4701 I       EN 3 1'h1
      4701 I       SR 4 1'h0
      4701 O        Q 1 count[4]
      4702 I      CLK 2 \UART.CLK 
      4702 I        D 1 _0533_
      4702 I       EN 3 1'h1
      4702 I       SR 4 1'h0
      4702 O        Q 1 count[5]
      4703 I      CLK 2 \UART.CLK 
      4703 I        D 1 _0534_
      4703 I       EN 3 1'h1
      4703 I       SR 4 1'h0
      4703 O        Q 1 count[6]
      4704 I      CLK 2 \UART.CLK 
      4704 I        D 1 _0535_
      4704 I       EN 3 1'h1
      4704 I       SR 4 1'h0
      4704 O        Q 1 count[7]
      4705 I      CLK 2 \UART.CLK 
      4705 I        D 1 _0536_
      4705 I       EN 3 1'h1
      4705 I       SR 4 1'h0
      4705 O        Q 1 count[8]
      4706 I      CLK 2 \UART.CLK 
      4706 I        D 1 _0537_
      4706 I       EN 3 1'h1
      4706 I       SR 4 1'h0
      4706 O        Q 1 count[9]
      4707 I      CLK 2 \UART.CLK 
      4707 I        D 1 _0538_
      4707 I       EN 3 1'h1
      4707 I       SR 4 1'h0
      4707 O        Q 1 count[10]
      4708 I      CLK 2 \UART.CLK 
      4708 I        D 1 _0539_
      4708 I       EN 3 1'h1
      4708 I       SR 4 1'h0
      4708 O        Q 1 count[11]
      4709 I      CLK 2 \UART.CLK 
      4709 I        D 1 _0540_
      4709 I       EN 3 1'h1
      4709 I       SR 4 1'h0
      4709 O        Q 1 count[12]
      4710 I      CLK 2 \UART.CLK 
      4710 I        D 1 _0541_
      4710 I       EN 3 1'h1
      4710 I       SR 4 1'h0
      4710 O        Q 1 count[13]
      4711 I      CLK 2 \UART.CLK 
      4711 I        D 1 _0542_
      4711 I       EN 3 1'h1
      4711 I       SR 4 1'h0
      4711 O        Q 1 count[14]
      4712 I      CLK 2 \UART.CLK 
      4712 I        D 1 _0543_
      4712 I       EN 3 1'h1
      4712 I       SR 4 1'h0
      4712 O        Q 1 count[15]
      4713 I      CLK 2 \UART.CLK 
      4713 I        D 1 _0544_
      4713 I       EN 3 1'h1
      4713 I       SR 4 1'h0
      4713 O        Q 1 count[16]
      4714 I      CLK 2 \UART.CLK 
      4714 I        D 1 _0545_
      4714 I       EN 3 1'h1
      4714 I       SR 4 1'h0
      4714 O        Q 1 count[17]
      4715 I      CLK 2 \UART.CLK 
      4715 I        D 1 _0546_
      4715 I       EN 3 1'h1
      4715 I       SR 4 1'h0
      4715 O        Q 1 count[18]
      4716 I      CLK 2 \UART.CLK 
      4716 I        D 1 _0547_
      4716 I       EN 3 1'h1
      4716 I       SR 4 1'h0
      4716 O        Q 1 count[19]
      4717 I      CLK 2 \UART.CLK 
      4717 I        D 1 _0548_
      4717 I       EN 3 1'h1
      4717 I       SR 4 1'h0
      4717 O        Q 1 core_state[0]
      4718 I      CLK 2 \UART.CLK 
      4718 I        D 1 _0549_
      4718 I       EN 3 1'h1
      4718 I       SR 4 1'h0
      4718 O        Q 1 core_state[1]
      4719 I      CLK 2 \UART.CLK 
      4719 I        D 1 _0550_
      4719 I       EN 3 1'h1
      4719 I       SR 4 1'h0
      4719 O        Q 1 core_state[2]
      4720 I      CLK 2 \UART.CLK 
      4720 I        D 1 _0551_
      4720 I       EN 3 1'h1
      4720 I       SR 4 1'h0
      4720 O        Q 1 csr_bankarray_sel_r
      4721 I      CLK 2 \UART.CLK 
      4721 I        D 1 _0552_
      4721 I       EN 3 1'h1
      4721 I       SR 4 1'h0
      4721 O        Q 1 csr_bankarray_csrbank1_control0_w[0]
      4722 I      CLK 2 \UART.CLK 
      4722 I        D 1 _0553_
      4722 I       EN 3 1'h1
      4722 I       SR 4 1'h0
      4722 O        Q 1 \spi_master_1.cpol 
      4723 I      CLK 2 \UART.CLK 
      4723 I        D 1 _0554_
      4723 I       EN 3 1'h1
      4723 I       SR 4 1'h0
      4723 O        Q 1 \spi_master_1.cpha 
      4724 I      CLK 2 \UART.CLK 
      4724 I        D 1 _0555_
      4724 I       EN 3 1'h1
      4724 I       SR 4 1'h0
      4724 O        Q 1 csr_bankarray_csrbank1_ss_n0_w
      4725 I      CLK 2 \UART.CLK 
      4725 I        D 1 _0556_
      4725 I       EN 3 1'h1
      4725 I       SR 4 1'h0
      4725 O        Q 1 \spi_master_1.n28_o [0]
      4726 I      CLK 2 \UART.CLK 
      4726 I        D 1 _0557_
      4726 I       EN 3 1'h1
      4726 I       SR 4 1'h0
      4726 O        Q 1 \spi_master_1.n28_o [1]
      4727 I      CLK 2 \UART.CLK 
      4727 I        D 1 _0558_
      4727 I       EN 3 1'h1
      4727 I       SR 4 1'h0
      4727 O        Q 1 \spi_master_1.n28_o [2]
      4728 I      CLK 2 \UART.CLK 
      4728 I        D 1 _0559_
      4728 I       EN 3 1'h1
      4728 I       SR 4 1'h0
      4728 O        Q 1 \spi_master_1.n28_o [3]
      4729 I      CLK 2 \UART.CLK 
      4729 I        D 1 _0560_
      4729 I       EN 3 1'h1
      4729 I       SR 4 1'h0
      4729 O        Q 1 \spi_master_1.n28_o [4]
      4730 I      CLK 2 \UART.CLK 
      4730 I        D 1 _0561_
      4730 I       EN 3 1'h1
      4730 I       SR 4 1'h0
      4730 O        Q 1 \spi_master_1.n28_o [5]
      4731 I      CLK 2 \UART.CLK 
      4731 I        D 1 _0562_
      4731 I       EN 3 1'h1
      4731 I       SR 4 1'h0
      4731 O        Q 1 \spi_master_1.n28_o [6]
      4732 I      CLK 2 \UART.CLK 
      4732 I        D 1 _0563_
      4732 I       EN 3 1'h1
      4732 I       SR 4 1'h0
      4732 O        Q 1 \spi_master_1.n28_o [7]
      4733 I      CLK 2 \UART.CLK 
      4733 I        D 1 _0564_
      4733 I       EN 3 1'h1
      4733 I       SR 4 1'h0
      4733 O        Q 1 fsm_state[0]
      4734 I      CLK 2 \UART.CLK 
      4734 I        D 1 _0565_
      4734 I       EN 3 1'h1
      4734 I       SR 4 1'h0
      4734 O        Q 1 fsm_state[1]
      4735 I      CLK 2 \UART.CLK 
      4735 I        D 1 _0566_
      4735 I       EN 3 1'h1
      4735 I       SR 4 1'h0
      4735 O        Q 1 csr_bankarray_csrbank2_oe0_w
      4736 I      CLK 2 \UART.CLK 
      4736 I        D 1 _0567_
      4736 I       EN 3 1'h1
      4736 I       SR 4 1'h0
      4736 O        Q 1 csr_bankarray_csrbank2_out0_w
      4737 I      CLK 2 \UART.CLK 
      4737 I        D 1 _0568_
      4737 I       EN 3 1'h1
      4737 I       SR 4 1'h0
      4737 O        Q 1 csr_bankarray_csrbank3_oe0_w
      4738 I      CLK 2 \UART.CLK 
      4738 I        D 1 _0569_
      4738 I       EN 3 1'h1
      4738 I       SR 4 1'h0
      4738 O        Q 1 csr_bankarray_csrbank3_out0_w
      4739 I      CLK 2 \UART.CLK 
      4739 I        D 1 _0570_
      4739 I       EN 3 1'h1
      4739 I       SR 4 1'h0
      4739 O        Q 1 csr_bankarray_csrbank4_oe0_w
      4740 I      CLK 2 \UART.CLK 
      4740 I        D 1 _0571_
      4740 I       EN 3 1'h1
      4740 I       SR 4 1'h0
      4740 O        Q 1 csr_bankarray_csrbank4_out0_w
      4741 I      CLK 2 \UART.CLK 
      4741 I        D 1 _0572_
      4741 I       EN 3 1'h1
      4741 I       SR 4 1'h0
      4741 O        Q 1 flash_control_re
      4742 I      CLK 2 \UART.CLK 
      4742 I        D 1 _0573_
      4742 I       EN 3 1'h1
      4742 I       SR 4 1'h0
      4742 O        Q 1 grant
      4743 I      CLK 2 \UART.CLK 
      4743 I        D 1 _0574_
      4743 I       EN 3 1'h1
      4743 I       SR 4 1'h0
      4743 O        Q 1 csr_bankarray_csrbank5_config0_w[0]
      4744 I      CLK 2 \UART.CLK 
      4744 I        D 1 _0575_
      4744 I       EN 3 1'h1
      4744 I       SR 4 1'h0
      4744 O        Q 1 csr_bankarray_csrbank5_config0_w[1]
      4745 I      CLK 2 \UART.CLK 
      4745 I        D 1 _0576_
      4745 I       EN 3 1'h1
      4745 I       SR 4 1'h0
      4745 O        Q 1 csr_bankarray_csrbank5_config0_w[2]
      4746 I      CLK 2 \UART.CLK 
      4746 I        D 1 _0577_
      4746 I       EN 3 1'h1
      4746 I       SR 4 1'h0
      4746 O        Q 1 csr_bankarray_csrbank5_config0_w[3]
      4747 I      CLK 2 \UART.CLK 
      4747 I        D 1 _0578_
      4747 I       EN 3 1'h1
      4747 I       SR 4 1'h0
      4747 O        Q 1 csr_bankarray_csrbank5_config0_w[4]
      4748 I      CLK 2 \UART.CLK 
      4748 I        D 1 _0579_
      4748 I       EN 3 1'h1
      4748 I       SR 4 1'h0
      4748 O        Q 1 csr_bankarray_csrbank5_config0_w[5]
      4749 I      CLK 2 \UART.CLK 
      4749 I        D 1 _0580_
      4749 I       EN 3 1'h1
      4749 I       SR 4 1'h0
      4749 O        Q 1 csr_bankarray_csrbank5_config0_w[6]
      4750 I      CLK 2 \UART.CLK 
      4750 I        D 1 _0581_
      4750 I       EN 3 1'h1
      4750 I       SR 4 1'h0
      4750 O        Q 1 csr_bankarray_csrbank5_config0_w[7]
      4751 I      CLK 2 \UART.CLK 
      4751 I        D 1 _0582_
      4751 I       EN 3 1'h1
      4751 I       SR 4 1'h0
      4751 O        Q 1 core_latency[0]
      4752 I      CLK 2 \UART.CLK 
      4752 I        D 1 _0583_
      4752 I       EN 3 1'h1
      4752 I       SR 4 1'h0
      4752 O        Q 1 core_latency[1]
      4753 I      CLK 2 \UART.CLK 
      4753 I        D 1 _0584_
      4753 I       EN 3 1'h1
      4753 I       SR 4 1'h0
      4753 O        Q 1 core_latency[2]
      4754 I      CLK 2 \UART.CLK 
      4754 I        D 1 _0585_
      4754 I       EN 3 1'h1
      4754 I       SR 4 1'h0
      4754 O        Q 1 core_latency[3]
      4755 I      CLK 2 \UART.CLK 
      4755 I        D 1 _0586_
      4755 I       EN 3 1'h1
      4755 I       SR 4 1'h0
      4755 O        Q 1 core_latency[4]
      4756 I      CLK 2 \UART.CLK 
      4756 I        D 1 _0587_
      4756 I       EN 3 1'h1
      4756 I       SR 4 1'h0
      4756 O        Q 1 core_latency[5]
      4757 I      CLK 2 \UART.CLK 
      4757 I        D 1 _0588_
      4757 I       EN 3 1'h1
      4757 I       SR 4 1'h0
      4757 O        Q 1 core_latency[6]
      4758 I      CLK 2 \UART.CLK 
      4758 I        D 1 _0589_
      4758 I       EN 3 1'h1
      4758 I       SR 4 1'h0
      4758 O        Q 1 core_latency[7]
      4759 I      CLK 2 \UART.CLK 
      4759 I        D 1 _0590_
      4759 I       EN 3 1'h1
      4759 I       SR 4 1'h0
      4759 O        Q 1 hyperram_config_re
      4760 I      CLK 2 \UART.CLK 
      4760 I        D 1 _0591_
      4760 I       EN 3 1'h1
      4760 I       SR 4 1'h0
      4760 O        Q 1 csr_bankarray_csrbank5_reg_control0_w[0]
      4761 I      CLK 2 \UART.CLK 
      4761 I        D 1 _0592_
      4761 I       EN 3 1'h1
      4761 I       SR 4 1'h0
      4761 O        Q 1 csr_bankarray_csrbank5_reg_control0_w[1]
      4762 I      CLK 2 \UART.CLK 
      4762 I        D 1 _0593_
      4762 I       EN 3 1'h1
      4762 I       SR 4 1'h0
      4762 O        Q 1 csr_bankarray_csrbank5_reg_control0_w[2]
      4763 I      CLK 2 \UART.CLK 
      4763 I        D 1 _0594_
      4763 I       EN 3 1'h1
      4763 I       SR 4 1'h0
      4763 O        Q 1 csr_bankarray_csrbank5_reg_control0_w[3]
      4764 I      CLK 2 \UART.CLK 
      4764 I        D 1 _0595_
      4764 I       EN 3 1'h1
      4764 I       SR 4 1'h0
      4764 O        Q 1 csr_bankarray_csrbank5_reg_control0_w[4]
      4765 I      CLK 2 \UART.CLK 
      4765 I        D 1 _0596_
      4765 I       EN 3 1'h1
      4765 I       SR 4 1'h0
      4765 O        Q 1 csr_bankarray_csrbank5_reg_control0_w[5]
      4766 I      CLK 2 \UART.CLK 
      4766 I        D 1 _0597_
      4766 I       EN 3 1'h1
      4766 I       SR 4 1'h0
      4766 O        Q 1 csr_bankarray_csrbank5_reg_control0_w[6]
      4767 I      CLK 2 \UART.CLK 
      4767 I        D 1 _0598_
      4767 I       EN 3 1'h1
      4767 I       SR 4 1'h0
      4767 O        Q 1 csr_bankarray_csrbank5_reg_control0_w[7]
      4768 I      CLK 2 \UART.CLK 
      4768 I        D 1 _0599_
      4768 I       EN 3 1'h1
      4768 I       SR 4 1'h0
      4768 O        Q 1 csr_bankarray_csrbank5_reg_control0_w[8]
      4769 I      CLK 2 \UART.CLK 
      4769 I        D 1 _0600_
      4769 I       EN 3 1'h1
      4769 I       SR 4 1'h0
      4769 O        Q 1 csr_bankarray_csrbank5_reg_control0_w[9]
      4770 I      CLK 2 \UART.CLK 
      4770 I        D 1 _0601_
      4770 I       EN 3 1'h1
      4770 I       SR 4 1'h0
      4770 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[0]
      4771 I      CLK 2 \UART.CLK 
      4771 I        D 1 _0602_
      4771 I       EN 3 1'h1
      4771 I       SR 4 1'h0
      4771 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[1]
      4772 I      CLK 2 \UART.CLK 
      4772 I        D 1 _0603_
      4772 I       EN 3 1'h1
      4772 I       SR 4 1'h0
      4772 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[2]
      4773 I      CLK 2 \UART.CLK 
      4773 I        D 1 _0604_
      4773 I       EN 3 1'h1
      4773 I       SR 4 1'h0
      4773 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[3]
      4774 I      CLK 2 \UART.CLK 
      4774 I        D 1 _0605_
      4774 I       EN 3 1'h1
      4774 I       SR 4 1'h0
      4774 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[4]
      4775 I      CLK 2 \UART.CLK 
      4775 I        D 1 _0606_
      4775 I       EN 3 1'h1
      4775 I       SR 4 1'h0
      4775 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[5]
      4776 I      CLK 2 \UART.CLK 
      4776 I        D 1 _0607_
      4776 I       EN 3 1'h1
      4776 I       SR 4 1'h0
      4776 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[6]
      4777 I      CLK 2 \UART.CLK 
      4777 I        D 1 _0608_
      4777 I       EN 3 1'h1
      4777 I       SR 4 1'h0
      4777 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[7]
      4778 I      CLK 2 \UART.CLK 
      4778 I        D 1 _0609_
      4778 I       EN 3 1'h1
      4778 I       SR 4 1'h0
      4778 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[8]
      4779 I      CLK 2 \UART.CLK 
      4779 I        D 1 _0610_
      4779 I       EN 3 1'h1
      4779 I       SR 4 1'h0
      4779 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[9]
      4780 I      CLK 2 \UART.CLK 
      4780 I        D 1 _0611_
      4780 I       EN 3 1'h1
      4780 I       SR 4 1'h0
      4780 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[10]
      4781 I      CLK 2 \UART.CLK 
      4781 I        D 1 _0612_
      4781 I       EN 3 1'h1
      4781 I       SR 4 1'h0
      4781 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[11]
      4782 I      CLK 2 \UART.CLK 
      4782 I        D 1 _0613_
      4782 I       EN 3 1'h1
      4782 I       SR 4 1'h0
      4782 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[12]
      4783 I      CLK 2 \UART.CLK 
      4783 I        D 1 _0614_
      4783 I       EN 3 1'h1
      4783 I       SR 4 1'h0
      4783 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[13]
      4784 I      CLK 2 \UART.CLK 
      4784 I        D 1 _0615_
      4784 I       EN 3 1'h1
      4784 I       SR 4 1'h0
      4784 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[14]
      4785 I      CLK 2 \UART.CLK 
      4785 I        D 1 _0616_
      4785 I       EN 3 1'h1
      4785 I       SR 4 1'h0
      4785 O        Q 1 csr_bankarray_csrbank5_reg_rdata_w[15]
      4786 I      CLK 2 \UART.CLK 
      4786 I        D 1 _0617_
      4786 I       EN 3 1'h1
      4786 I       SR 4 1'h0
      4786 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[0]
      4787 I      CLK 2 \UART.CLK 
      4787 I        D 1 _0618_
      4787 I       EN 3 1'h1
      4787 I       SR 4 1'h0
      4787 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[1]
      4788 I      CLK 2 \UART.CLK 
      4788 I        D 1 _0619_
      4788 I       EN 3 1'h1
      4788 I       SR 4 1'h0
      4788 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[2]
      4789 I      CLK 2 \UART.CLK 
      4789 I        D 1 _0620_
      4789 I       EN 3 1'h1
      4789 I       SR 4 1'h0
      4789 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[3]
      4790 I      CLK 2 \UART.CLK 
      4790 I        D 1 _0621_
      4790 I       EN 3 1'h1
      4790 I       SR 4 1'h0
      4790 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[4]
      4791 I      CLK 2 \UART.CLK 
      4791 I        D 1 _0622_
      4791 I       EN 3 1'h1
      4791 I       SR 4 1'h0
      4791 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[5]
      4792 I      CLK 2 \UART.CLK 
      4792 I        D 1 _0623_
      4792 I       EN 3 1'h1
      4792 I       SR 4 1'h0
      4792 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[6]
      4793 I      CLK 2 \UART.CLK 
      4793 I        D 1 _0624_
      4793 I       EN 3 1'h1
      4793 I       SR 4 1'h0
      4793 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[7]
      4794 I      CLK 2 \UART.CLK 
      4794 I        D 1 _0625_
      4794 I       EN 3 1'h1
      4794 I       SR 4 1'h0
      4794 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[8]
      4795 I      CLK 2 \UART.CLK 
      4795 I        D 1 _0626_
      4795 I       EN 3 1'h1
      4795 I       SR 4 1'h0
      4795 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[9]
      4796 I      CLK 2 \UART.CLK 
      4796 I        D 1 _0627_
      4796 I       EN 3 1'h1
      4796 I       SR 4 1'h0
      4796 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[10]
      4797 I      CLK 2 \UART.CLK 
      4797 I        D 1 _0628_
      4797 I       EN 3 1'h1
      4797 I       SR 4 1'h0
      4797 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[11]
      4798 I      CLK 2 \UART.CLK 
      4798 I        D 1 _0629_
      4798 I       EN 3 1'h1
      4798 I       SR 4 1'h0
      4798 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[12]
      4799 I      CLK 2 \UART.CLK 
      4799 I        D 1 _0630_
      4799 I       EN 3 1'h1
      4799 I       SR 4 1'h0
      4799 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[13]
      4800 I      CLK 2 \UART.CLK 
      4800 I        D 1 _0631_
      4800 I       EN 3 1'h1
      4800 I       SR 4 1'h0
      4800 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[14]
      4801 I      CLK 2 \UART.CLK 
      4801 I        D 1 _0632_
      4801 I       EN 3 1'h1
      4801 I       SR 4 1'h0
      4801 O        Q 1 csr_bankarray_csrbank5_reg_wdata0_w[15]
      4802 I      CLK 2 \UART.CLK 
      4802 I        D 1 _0633_
      4802 I       EN 3 1'h1
      4802 I       SR 4 1'h0
      4802 O        Q 1 hyperram_reg_control_re
      4803 I      CLK 2 \UART.CLK 
      4803 I        D 1 _0634_
      4803 I       EN 3 1'h1
      4803 I       SR 4 1'h0
      4803 O        Q 1 hyperramsdrphy_phase[0]
      4804 I      CLK 2 \UART.CLK 
      4804 I        D 1 _0635_
      4804 I       EN 3 1'h1
      4804 I       SR 4 1'h0
      4804 O        Q 1 hyperramsdrphy_phase[1]
      4805 I      CLK 2 \UART.CLK 
      4805 I        D 1 _0636_
      4805 I       EN 3 1'h1
      4805 I       SR 4 1'h0
      4805 O        Q 1 i2c0_scl_1
      4806 I      CLK 2 \UART.CLK 
      4806 I        D 1 _0637_
      4806 I       EN 3 1'h1
      4806 I       SR 4 1'h0
      4806 O        Q 1 i2c0_oe
      4807 I      CLK 2 \UART.CLK 
      4807 I        D 1 _0638_
      4807 I       EN 3 1'h1
      4807 I       SR 4 1'h0
      4807 O        Q 1 i2c0_sda0
      4808 I      CLK 2 \UART.CLK 
      4808 I        D 1 _0639_
      4808 I       EN 3 1'h1
      4808 I       SR 4 1'h0
      4808 O        Q 1 i2c1_scl_1
      4809 I      CLK 2 \UART.CLK 
      4809 I        D 1 _0640_
      4809 I       EN 3 1'h1
      4809 I       SR 4 1'h0
      4809 O        Q 1 i2c1_oe
      4810 I      CLK 2 \UART.CLK 
      4810 I        D 1 _0641_
      4810 I       EN 3 1'h1
      4810 I       SR 4 1'h0
      4810 O        Q 1 i2c1_sda0
      4811 I      CLK 2 \UART.CLK 
      4811 I        D 1 _0642_
      4811 I       EN 3 1'h1
      4811 I       SR 4 1'h0
      4811 O        Q 1 hyperramsdrphy_rwds_i_d
      4812 I      CLK 2 \UART.CLK 
      4812 I        D 1 _0643_
      4812 I       EN 3 1'h1
      4812 I       SR 4 1'h0
      4812 O        Q 1 csr_bankarray_csrbank8_control0_w[0]
      4813 I      CLK 2 \UART.CLK 
      4813 I        D 1 _0644_
      4813 I       EN 3 1'h1
      4813 I       SR 4 1'h0
      4813 O        Q 1 \spi_master.cpol 
      4814 I      CLK 2 \UART.CLK 
      4814 I        D 1 _0645_
      4814 I       EN 3 1'h1
      4814 I       SR 4 1'h0
      4814 O        Q 1 \spi_master.cpha 
      4815 I      CLK 2 \UART.CLK 
      4815 I        D 1 _0646_
      4815 I       EN 3 1'h1
      4815 I       SR 4 1'h0
      4815 O        Q 1 csr_bankarray_csrbank10_out0_w
      4816 I      CLK 2 \UART.CLK 
      4816 I        D 1 _0647_
      4816 I       EN 3 1'h1
      4816 I       SR 4 1'h0
      4816 O        Q 1 csr_bankarray_csrbank11_oe0_w
      4817 I      CLK 2 \UART.CLK 
      4817 I        D 1 _0648_
      4817 I       EN 3 1'h1
      4817 I       SR 4 1'h0
      4817 O        Q 1 csr_bankarray_csrbank11_out0_w
      4818 I      CLK 2 \UART.CLK 
      4818 I        D 1 _0649_
      4818 I       EN 3 1'h1
      4818 I       SR 4 1'h0
      4818 O        Q 1 csr_bankarray_csrbank12_oe0_w
      4819 I      CLK 2 \UART.CLK 
      4819 I        D 1 _0650_
      4819 I       EN 3 1'h1
      4819 I       SR 4 1'h0
      4819 O        Q 1 csr_bankarray_csrbank12_out0_w
      4820 I      CLK 2 \UART.CLK 
      4820 I        D 1 _0651_
      4820 I       EN 3 1'h1
      4820 I       SR 4 1'h0
      4820 O        Q 1 csr_bankarray_csrbank13_oe0_w
      4821 I      CLK 2 \UART.CLK 
      4821 I        D 1 _0652_
      4821 I       EN 3 1'h1
      4821 I       SR 4 1'h0
      4821 O        Q 1 csr_bankarray_csrbank13_out0_w
      4822 I      CLK 2 \UART.CLK 
      4822 I        D 1 _0653_
      4822 I       EN 3 1'h1
      4822 I       SR 4 1'h0
      4822 O        Q 1 csr_bankarray_csrbank14_oe0_w
      4823 I      CLK 2 \UART.CLK 
      4823 I        D 1 _0654_
      4823 I       EN 3 1'h1
      4823 I       SR 4 1'h0
      4823 O        Q 1 csr_bankarray_csrbank14_out0_w
      4824 I      CLK 2 \UART.CLK 
      4824 I        D 1 _0655_
      4824 I       EN 3 1'h1
      4824 I       SR 4 1'h0
      4824 O        Q 1 csr_bankarray_csrbank15_oe0_w
      4825 I      CLK 2 \UART.CLK 
      4825 I        D 1 _0656_
      4825 I       EN 3 1'h1
      4825 I       SR 4 1'h0
      4825 O        Q 1 csr_bankarray_csrbank15_out0_w
      4826 I      CLK 2 \UART.CLK 
      4826 I        D 1 _0657_
      4826 I       EN 3 1'h1
      4826 I       SR 4 1'h0
      4826 O        Q 1 csr_bankarray_csrbank16_oe0_w
      4827 I      CLK 2 \UART.CLK 
      4827 I        D 1 _0658_
      4827 I       EN 3 1'h1
      4827 I       SR 4 1'h0
      4827 O        Q 1 csr_bankarray_csrbank16_out0_w
      4828 I      CLK 2 \UART.CLK 
      4828 I        D 1 _0659_
      4828 I       EN 3 1'h1
      4828 I       SR 4 1'h0
      4828 O        Q 1 csr_bankarray_csrbank17_oe0_w
      4829 I      CLK 2 \UART.CLK 
      4829 I        D 1 _0660_
      4829 I       EN 3 1'h1
      4829 I       SR 4 1'h0
      4829 O        Q 1 csr_bankarray_csrbank17_out0_w
      4830 I      CLK 2 \UART.CLK 
      4830 I        D 1 _0661_
      4830 I       EN 3 1'h1
      4830 I       SR 4 1'h0
      4830 O        Q 1 csr_bankarray_csrbank18_oe0_w
      4831 I      CLK 2 \UART.CLK 
      4831 I        D 1 _0662_
      4831 I       EN 3 1'h1
      4831 I       SR 4 1'h0
      4831 O        Q 1 csr_bankarray_csrbank18_out0_w
      4832 I      CLK 2 \UART.CLK 
      4832 I        D 1 _0663_
      4832 I       EN 3 1'h1
      4832 I       SR 4 1'h0
      4832 O        Q 1 csr_bankarray_csrbank19_oe0_w
      4833 I      CLK 2 \UART.CLK 
      4833 I        D 1 _0664_
      4833 I       EN 3 1'h1
      4833 I       SR 4 1'h0
      4833 O        Q 1 csr_bankarray_csrbank19_out0_w
      4834 I      CLK 2 \UART.CLK 
      4834 I        D 1 _0665_
      4834 I       EN 3 1'h1
      4834 I       SR 4 1'h0
      4834 O        Q 1 csr_bankarray_csrbank20_oe0_w
      4835 I      CLK 2 \UART.CLK 
      4835 I        D 1 _0666_
      4835 I       EN 3 1'h1
      4835 I       SR 4 1'h0
      4835 O        Q 1 csr_bankarray_csrbank20_out0_w
      4836 I      CLK 2 \UART.CLK 
      4836 I        D 1 _0667_
      4836 I       EN 3 1'h1
      4836 I       SR 4 1'h0
      4836 O        Q 1 csr_bankarray_csrbank21_oe0_w
      4837 I      CLK 2 \UART.CLK 
      4837 I        D 1 _0668_
      4837 I       EN 3 1'h1
      4837 I       SR 4 1'h0
      4837 O        Q 1 csr_bankarray_csrbank21_out0_w
      4838 I      CLK 2 \UART.CLK 
      4838 I        D 1 _0669_
      4838 I       EN 3 1'h1
      4838 I       SR 4 1'h0
      4838 O        Q 1 csr_bankarray_csrbank22_out0_w
      4839 I      CLK 2 \UART.CLK 
      4839 I        D 1 _0670_
      4839 I       EN 3 1'h1
      4839 I       SR 4 1'h0
      4839 O        Q 1 csr_bankarray_csrbank8_ss_n0_w
      4840 I      CLK 2 \UART.CLK 
      4840 I        D 1 _0671_
      4840 I       EN 3 1'h1
      4840 I       SR 4 1'h0
      4840 O        Q 1 \spi_master.n28_o [0]
      4841 I      CLK 2 \UART.CLK 
      4841 I        D 1 _0672_
      4841 I       EN 3 1'h1
      4841 I       SR 4 1'h0
      4841 O        Q 1 \spi_master.n28_o [1]
      4842 I      CLK 2 \UART.CLK 
      4842 I        D 1 _0673_
      4842 I       EN 3 1'h1
      4842 I       SR 4 1'h0
      4842 O        Q 1 \spi_master.n28_o [2]
      4843 I      CLK 2 \UART.CLK 
      4843 I        D 1 _0674_
      4843 I       EN 3 1'h1
      4843 I       SR 4 1'h0
      4843 O        Q 1 \spi_master.n28_o [3]
      4844 I      CLK 2 \UART.CLK 
      4844 I        D 1 _0675_
      4844 I       EN 3 1'h1
      4844 I       SR 4 1'h0
      4844 O        Q 1 \spi_master.n28_o [4]
      4845 I      CLK 2 \UART.CLK 
      4845 I        D 1 _0676_
      4845 I       EN 3 1'h1
      4845 I       SR 4 1'h0
      4845 O        Q 1 \spi_master.n28_o [5]
      4846 I      CLK 2 \UART.CLK 
      4846 I        D 1 _0677_
      4846 I       EN 3 1'h1
      4846 I       SR 4 1'h0
      4846 O        Q 1 \spi_master.n28_o [6]
      4847 I      CLK 2 \UART.CLK 
      4847 I        D 1 _0678_
      4847 I       EN 3 1'h1
      4847 I       SR 4 1'h0
      4847 O        Q 1 \spi_master.n28_o [7]
      4848 I      CLK 2 \UART.CLK 
      4848 I        D 1 _0679_
      4848 I       EN 3 1'h1
      4848 I       SR 4 1'h0
      4848 O        Q 1 csr_bankarray_csrbank24_out0_w
      4849 I      CLK 2 \UART.CLK 
      4849 I        D 1 _0680_
      4849 I       EN 3 1'h1
      4849 I       SR 4 1'h0
      4849 O        Q 1 csr_bankarray_csrbank25_out0_w[0]
      4850 I      CLK 2 \UART.CLK 
      4850 I        D 1 _0681_
      4850 I       EN 3 1'h1
      4850 I       SR 4 1'h0
      4850 O        Q 1 csr_bankarray_csrbank25_out0_w[1]
      4851 I      CLK 2 \UART.CLK 
      4851 I        D 1 _0682_
      4851 I       EN 3 1'h1
      4851 I       SR 4 1'h0
      4851 O        Q 1 csr_bankarray_csrbank25_out0_w[2]
      4852 I      CLK 2 \UART.CLK 
      4852 I        D 1 _0683_
      4852 I       EN 3 1'h1
      4852 I       SR 4 1'h0
      4852 O        Q 1 csr_bankarray_csrbank25_out0_w[3]
      4853 I      CLK 2 \UART.CLK 
      4853 I        D 1 _1558_
      4853 I       EN 3 1'h1
      4853 I       SR 4 1'h0
      4853 O        Q 1 multiregimpl00
      4854 I      CLK 2 \UART.CLK 
      4854 I        D 1 multiregimpl00
      4854 I       EN 3 1'h1
      4854 I       SR 4 1'h0
      4854 O        Q 1 basesoc_rx_rx
      4855 I      CLK 2 \UART.CLK 
      4855 I        D 1 _1557_
      4855 I       EN 3 1'h1
      4855 I       SR 4 1'h0
      4855 O        Q 1 multiregimpl10
      4856 I      CLK 2 \UART.CLK 
      4856 I        D 1 hyperramsdrphy_dq_i[0]
      4856 I       EN 3 1'h1
      4856 I       SR 4 1'h0
      4856 O        Q 1 multiregimpl10_1
      4857 I      CLK 2 \UART.CLK 
      4857 I        D 1 multiregimpl10
      4857 I       EN 3 1'h1
      4857 I       SR 4 1'h0
      4857 O        Q 1 csr_bankarray_csrbank23_in_w
      4858 I      CLK 2 \UART.CLK 
      4858 I        D 1 _0684_
      4858 I       EN 3 1'h1
      4858 I       SR 4 1'h0
      4858 O        Q 1 ice40_control_re
      4859 I      CLK 2 \UART.CLK 
      4859 I        D 1 multiregimpl110
      4859 I       EN 3 1'h1
      4859 I       SR 4 1'h0
      4859 O        Q 1 multiregimpl111
      4860 I      CLK 2 \UART.CLK 
      4860 I        D 1 multiregimpl111
      4860 I       EN 3 1'h1
      4860 I       SR 4 1'h0
      4860 O        Q 1 multiregimpl112
      4861 I      CLK 2 \UART.CLK 
      4861 I        D 1 hyperramsdrphy_dq_i[1]
      4861 I       EN 3 1'h1
      4861 I       SR 4 1'h0
      4861 O        Q 1 multiregimpl12
      4862 I      CLK 2 \UART.CLK 
      4862 I        D 1 _0685_
      4862 I       EN 3 1'h1
      4862 I       SR 4 1'h0
      4862 O        Q 1 multiregimpl110
      4863 I      CLK 2 \UART.CLK 
      4863 I        D 1 multiregimpl130
      4863 I       EN 3 1'h1
      4863 I       SR 4 1'h0
      4863 O        Q 1 multiregimpl131
      4864 I      CLK 2 \UART.CLK 
      4864 I        D 1 multiregimpl131
      4864 I       EN 3 1'h1
      4864 I       SR 4 1'h0
      4864 O        Q 1 multiregimpl132
      4865 I      CLK 2 \UART.CLK 
      4865 I        D 1 hyperramsdrphy_dq_i[2]
      4865 I       EN 3 1'h1
      4865 I       SR 4 1'h0
      4865 O        Q 1 multiregimpl14
      4866 I      CLK 2 \UART.CLK 
      4866 I        D 1 _0686_
      4866 I       EN 3 1'h1
      4866 I       SR 4 1'h0
      4866 O        Q 1 multiregimpl130
      4867 I      CLK 2 \UART.CLK 
      4867 I        D 1 multiregimpl150
      4867 I       EN 3 1'h1
      4867 I       SR 4 1'h0
      4867 O        Q 1 multiregimpl151
      4868 I      CLK 2 \UART.CLK 
      4868 I        D 1 multiregimpl151
      4868 I       EN 3 1'h1
      4868 I       SR 4 1'h0
      4868 O        Q 1 multiregimpl152
      4869 I      CLK 2 \UART.CLK 
      4869 I        D 1 hyperramsdrphy_dq_i[3]
      4869 I       EN 3 1'h1
      4869 I       SR 4 1'h0
      4869 O        Q 1 multiregimpl16
      4870 I      CLK 2 \UART.CLK 
      4870 I        D 1 _0687_
      4870 I       EN 3 1'h1
      4870 I       SR 4 1'h0
      4870 O        Q 1 multiregimpl150
      4871 I      CLK 2 \UART.CLK 
      4871 I        D 1 multiregimpl170
      4871 I       EN 3 1'h1
      4871 I       SR 4 1'h0
      4871 O        Q 1 multiregimpl171
      4872 I      CLK 2 \UART.CLK 
      4872 I        D 1 multiregimpl171
      4872 I       EN 3 1'h1
      4872 I       SR 4 1'h0
      4872 O        Q 1 multiregimpl172
      4873 I      CLK 2 \UART.CLK 
      4873 I        D 1 hyperramsdrphy_dq_i[4]
      4873 I       EN 3 1'h1
      4873 I       SR 4 1'h0
      4873 O        Q 1 multiregimpl18
      4874 I      CLK 2 \UART.CLK 
      4874 I        D 1 _0688_
      4874 I       EN 3 1'h1
      4874 I       SR 4 1'h0
      4874 O        Q 1 multiregimpl170
      4875 I      CLK 2 \UART.CLK 
      4875 I        D 1 multiregimpl190
      4875 I       EN 3 1'h1
      4875 I       SR 4 1'h0
      4875 O        Q 1 multiregimpl191
      4876 I      CLK 2 \UART.CLK 
      4876 I        D 1 multiregimpl191
      4876 I       EN 3 1'h1
      4876 I       SR 4 1'h0
      4876 O        Q 1 multiregimpl192
      4877 I      CLK 2 \UART.CLK 
      4877 I        D 1 ice40_cp_i
      4877 I       EN 3 1'h1
      4877 I       SR 4 1'h0
      4877 O        Q 1 multiregimpl20
      4878 I      CLK 2 \UART.CLK 
      4878 I        D 1 hyperramsdrphy_dq_i[5]
      4878 I       EN 3 1'h1
      4878 I       SR 4 1'h0
      4878 O        Q 1 multiregimpl20_1
      4879 I      CLK 2 \UART.CLK 
      4879 I        D 1 multiregimpl20
      4879 I       EN 3 1'h1
      4879 I       SR 4 1'h0
      4879 O        Q 1 csr_bankarray_csrbank11_in_w
      4880 I      CLK 2 \UART.CLK 
      4880 I        D 1 _0689_
      4880 I       EN 3 1'h1
      4880 I       SR 4 1'h0
      4880 O        Q 1 multiregimpl190
      4881 I      CLK 2 \UART.CLK 
      4881 I        D 1 multiregimpl210
      4881 I       EN 3 1'h1
      4881 I       SR 4 1'h0
      4881 O        Q 1 multiregimpl211
      4882 I      CLK 2 \UART.CLK 
      4882 I        D 1 multiregimpl211
      4882 I       EN 3 1'h1
      4882 I       SR 4 1'h0
      4882 O        Q 1 multiregimpl212
      4883 I      CLK 2 \UART.CLK 
      4883 I        D 1 hyperramsdrphy_dq_i[6]
      4883 I       EN 3 1'h1
      4883 I       SR 4 1'h0
      4883 O        Q 1 multiregimpl22
      4884 I      CLK 2 \UART.CLK 
      4884 I        D 1 _0690_
      4884 I       EN 3 1'h1
      4884 I       SR 4 1'h0
      4884 O        Q 1 multiregimpl210
      4885 I      CLK 2 \UART.CLK 
      4885 I        D 1 multiregimpl230
      4885 I       EN 3 1'h1
      4885 I       SR 4 1'h0
      4885 O        Q 1 multiregimpl231
      4886 I      CLK 2 \UART.CLK 
      4886 I        D 1 multiregimpl231
      4886 I       EN 3 1'h1
      4886 I       SR 4 1'h0
      4886 O        Q 1 multiregimpl232
      4887 I      CLK 2 \UART.CLK 
      4887 I        D 1 hyperramsdrphy_dq_i[7]
      4887 I       EN 3 1'h1
      4887 I       SR 4 1'h0
      4887 O        Q 1 multiregimpl24
      4888 I      CLK 2 \UART.CLK 
      4888 I        D 1 _0691_
      4888 I       EN 3 1'h1
      4888 I       SR 4 1'h0
      4888 O        Q 1 multiregimpl230
      4889 I      CLK 2 \UART.CLK 
      4889 I        D 1 multiregimpl250
      4889 I       EN 3 1'h1
      4889 I       SR 4 1'h0
      4889 O        Q 1 multiregimpl251
      4890 I      CLK 2 \UART.CLK 
      4890 I        D 1 multiregimpl251
      4890 I       EN 3 1'h1
      4890 I       SR 4 1'h0
      4890 O        Q 1 hyperramsdrphy_rwds_oe
      4891 I      CLK 2 \UART.CLK 
      4891 I        D 1 _0692_
      4891 I       EN 3 1'h1
      4891 I       SR 4 1'h0
      4891 O        Q 1 multiregimpl250
      4892 I      CLK 2 \UART.CLK 
      4892 I        D 1 multiregimpl260
      4892 I       EN 3 1'h1
      4892 I       SR 4 1'h0
      4892 O        Q 1 multiregimpl261
      4893 I      CLK 2 \UART.CLK 
      4893 I        D 1 multiregimpl261
      4893 I       EN 3 1'h1
      4893 I       SR 4 1'h0
      4893 O        Q 1 hyperramsdrphy_rwds_o
      4894 I      CLK 2 \UART.CLK 
      4894 I        D 1 hyperramsdrphy_rwds_i
      4894 I       EN 3 1'h1
      4894 I       SR 4 1'h0
      4894 O        Q 1 hyperramsdrphy_ios_rwds_i
      4895 I      CLK 2 \UART.CLK 
      4895 I        D 1 ice40_io_vio_0_i
      4895 I       EN 3 1'h1
      4895 I       SR 4 1'h0
      4895 O        Q 1 multiregimpl280
      4896 I      CLK 2 \UART.CLK 
      4896 I        D 1 multiregimpl280
      4896 I       EN 3 1'h1
      4896 I       SR 4 1'h0
      4896 O        Q 1 csr_bankarray_csrbank16_in_w
      4897 I      CLK 2 \UART.CLK 
      4897 I        D 1 ice40_io_vio_1_i
      4897 I       EN 3 1'h1
      4897 I       SR 4 1'h0
      4897 O        Q 1 multiregimpl290
      4898 I      CLK 2 \UART.CLK 
      4898 I        D 1 multiregimpl290
      4898 I       EN 3 1'h1
      4898 I       SR 4 1'h0
      4898 O        Q 1 csr_bankarray_csrbank17_in_w
      4899 I      CLK 2 \UART.CLK 
      4899 I        D 1 _1554_
      4899 I       EN 3 1'h1
      4899 I       SR 4 1'h0
      4899 O        Q 1 multiregimpl30
      4900 I      CLK 2 \UART.CLK 
      4900 I        D 1 ice40_io_vio_2_i
      4900 I       EN 3 1'h1
      4900 I       SR 4 1'h0
      4900 O        Q 1 multiregimpl300
      4901 I      CLK 2 \UART.CLK 
      4901 I        D 1 multiregimpl300
      4901 I       EN 3 1'h1
      4901 I       SR 4 1'h0
      4901 O        Q 1 csr_bankarray_csrbank18_in_w
      4902 I      CLK 2 \UART.CLK 
      4902 I        D 1 multiregimpl30
      4902 I       EN 3 1'h1
      4902 I       SR 4 1'h0
      4902 O        Q 1 csr_bankarray_csrbank9_in_w
      4903 I      CLK 2 \UART.CLK 
      4903 I        D 1 ice40_io_vio_3_i
      4903 I       EN 3 1'h1
      4903 I       SR 4 1'h0
      4903 O        Q 1 multiregimpl310
      4904 I      CLK 2 \UART.CLK 
      4904 I        D 1 multiregimpl310
      4904 I       EN 3 1'h1
      4904 I       SR 4 1'h0
      4904 O        Q 1 csr_bankarray_csrbank19_in_w
      4905 I      CLK 2 \UART.CLK 
      4905 I        D 1 ice40_io_vio_4_i
      4905 I       EN 3 1'h1
      4905 I       SR 4 1'h0
      4905 O        Q 1 multiregimpl320
      4906 I      CLK 2 \UART.CLK 
      4906 I        D 1 multiregimpl320
      4906 I       EN 3 1'h1
      4906 I       SR 4 1'h0
      4906 O        Q 1 csr_bankarray_csrbank20_in_w
      4907 I      CLK 2 \UART.CLK 
      4907 I        D 1 ice40_io_vio_5_i
      4907 I       EN 3 1'h1
      4907 I       SR 4 1'h0
      4907 O        Q 1 multiregimpl330
      4908 I      CLK 2 \UART.CLK 
      4908 I        D 1 multiregimpl330
      4908 I       EN 3 1'h1
      4908 I       SR 4 1'h0
      4908 O        Q 1 csr_bankarray_csrbank21_in_w
      4909 I      CLK 2 \UART.CLK 
      4909 I        D 1 ice40_io_vcore_0_i
      4909 I       EN 3 1'h1
      4909 I       SR 4 1'h0
      4909 O        Q 1 multiregimpl340
      4910 I      CLK 2 \UART.CLK 
      4910 I        D 1 multiregimpl340
      4910 I       EN 3 1'h1
      4910 I       SR 4 1'h0
      4910 O        Q 1 csr_bankarray_csrbank12_in_w
      4911 I      CLK 2 \UART.CLK 
      4911 I        D 1 ice40_io_vcore_1_i
      4911 I       EN 3 1'h1
      4911 I       SR 4 1'h0
      4911 O        Q 1 multiregimpl350
      4912 I      CLK 2 \UART.CLK 
      4912 I        D 1 multiregimpl350
      4912 I       EN 3 1'h1
      4912 I       SR 4 1'h0
      4912 O        Q 1 csr_bankarray_csrbank13_in_w
      4913 I      CLK 2 \UART.CLK 
      4913 I        D 1 ice40_io_vcore_2_i
      4913 I       EN 3 1'h1
      4913 I       SR 4 1'h0
      4913 O        Q 1 multiregimpl360
      4914 I      CLK 2 \UART.CLK 
      4914 I        D 1 multiregimpl360
      4914 I       EN 3 1'h1
      4914 I       SR 4 1'h0
      4914 O        Q 1 csr_bankarray_csrbank14_in_w
      4915 I      CLK 2 \UART.CLK 
      4915 I        D 1 ice40_io_vcore_4_i
      4915 I       EN 3 1'h1
      4915 I       SR 4 1'h0
      4915 O        Q 1 multiregimpl370
      4916 I      CLK 2 \UART.CLK 
      4916 I        D 1 multiregimpl370
      4916 I       EN 3 1'h1
      4916 I       SR 4 1'h0
      4916 O        Q 1 csr_bankarray_csrbank15_in_w
      4917 I      CLK 2 \UART.CLK 
      4917 I        D 1 gatemate_debug_4_i
      4917 I       EN 3 1'h1
      4917 I       SR 4 1'h0
      4917 O        Q 1 multiregimpl380
      4918 I      CLK 2 \UART.CLK 
      4918 I        D 1 multiregimpl380
      4918 I       EN 3 1'h1
      4918 I       SR 4 1'h0
      4918 O        Q 1 csr_bankarray_csrbank3_in_w
      4919 I      CLK 2 \UART.CLK 
      4919 I        D 1 gatemate_debug_5_i
      4919 I       EN 3 1'h1
      4919 I       SR 4 1'h0
      4919 O        Q 1 multiregimpl390
      4920 I      CLK 2 \UART.CLK 
      4920 I        D 1 multiregimpl390
      4920 I       EN 3 1'h1
      4920 I       SR 4 1'h0
      4920 O        Q 1 csr_bankarray_csrbank4_in_w
      4921 I      CLK 2 \UART.CLK 
      4921 I        D 1 hyperramsdrphy_ios_cs_n
      4921 I       EN 3 1'h1
      4921 I       SR 4 1'h0
      4921 O        Q 1 multiregimpl4
      4922 I      CLK 2 \UART.CLK 
      4922 I        D 1 gatemate_debug_3_i
      4922 I       EN 3 1'h1
      4922 I       SR 4 1'h0
      4922 O        Q 1 multiregimpl400
      4923 I      CLK 2 \UART.CLK 
      4923 I        D 1 multiregimpl400
      4923 I       EN 3 1'h1
      4923 I       SR 4 1'h0
      4923 O        Q 1 csr_bankarray_csrbank2_in_w
      4924 I      CLK 2 \UART.CLK 
      4924 I        D 1 hyperramsdrphy_ios_rst_n
      4924 I       EN 3 1'h1
      4924 I       SR 4 1'h0
      4924 O        Q 1 multiregimpl5
      4925 I      CLK 2 \UART.CLK 
      4925 I        D 1 _2492_
      4925 I       EN 3 1'h1
      4925 I       SR 4 1'h0
      4925 O        Q 1 multiregimpl60
      4926 I      CLK 2 \UART.CLK 
      4926 I        D 1 multiregimpl60
      4926 I       EN 3 1'h1
      4926 I       SR 4 1'h0
      4926 O        Q 1 multiregimpl61
      4927 I      CLK 2 \UART.CLK 
      4927 I        D 1 multiregimpl61
      4927 I       EN 3 1'h1
      4927 I       SR 4 1'h0
      4927 O        Q 1 multiregimpl62
      4928 I      CLK 2 \UART.CLK 
      4928 I        D 1 _0000_
      4928 I       EN 3 1'h1
      4928 I       SR 4 1'h0
      4928 O        Q 1 multiregimpl70
      4929 I      CLK 2 \UART.CLK 
      4929 I        D 1 multiregimpl70
      4929 I       EN 3 1'h1
      4929 I       SR 4 1'h0
      4929 O        Q 1 multiregimpl71
      4930 I      CLK 2 \UART.CLK 
      4930 I        D 1 multiregimpl71
      4930 I       EN 3 1'h1
      4930 I       SR 4 1'h0
      4930 O        Q 1 multiregimpl72
      4931 I      CLK 2 \UART.CLK 
      4931 I        D 1 _0693_
      4931 I       EN 3 1'h1
      4931 I       SR 4 1'h0
      4931 O        Q 1 multiregimpl260
      4932 I      CLK 2 \UART.CLK 
      4932 I        D 1 multiregimpl80
      4932 I       EN 3 1'h1
      4932 I       SR 4 1'h0
      4932 O        Q 1 multiregimpl81
      4933 I      CLK 2 \UART.CLK 
      4933 I        D 1 multiregimpl81
      4933 I       EN 3 1'h1
      4933 I       SR 4 1'h0
      4933 O        Q 1 hyperramsdrphy_dq_oe
      4934 I      CLK 2 \UART.CLK 
      4934 I        D 1 _0694_
      4934 I       EN 3 1'h1
      4934 I       SR 4 1'h0
      4934 O        Q 1 multiregimpl80
      4935 I      CLK 2 \UART.CLK 
      4935 I        D 1 multiregimpl90
      4935 I       EN 3 1'h1
      4935 I       SR 4 1'h0
      4935 O        Q 1 multiregimpl91
      4936 I      CLK 2 \UART.CLK 
      4936 I        D 1 multiregimpl91
      4936 I       EN 3 1'h1
      4936 I       SR 4 1'h0
      4936 O        Q 1 multiregimpl92
      4937 I      CLK 2 \UART.CLK 
      4937 I        D 1 _0695_
      4937 I       EN 3 1'h1
      4937 I       SR 4 1'h0
      4937 O        Q 1 multiregimpl90
      4938 I      CLK 2 \UART.CLK 
      4938 I        D 1 _0696_
      4938 I       EN 3 1'h1
      4938 I       SR 4 1'h0
      4938 O        Q 1 basesoc_rx_enable
      4939 I      CLK 2 \UART.CLK 
      4939 I        D 1 _0697_
      4939 I       EN 3 1'h1
      4939 I       SR 4 1'h0
      4939 O        Q 1 basesoc_tx_enable
      4940 I      CLK 2 \UART.CLK 
      4940 I        D 1 _2818_[2]
      4940 I       EN 3 1'h1
      4940 I       SR 4 1'h0
      4940 O        Q 1 slave_sel_r[0]
      4941 I      CLK 2 \UART.CLK 
      4941 I        D 1 _0698_
      4941 I       EN 3 1'h1
      4941 I       SR 4 1'h0
      4941 O        Q 1 slave_sel_r[1]
      4942 I      CLK 2 \UART.CLK 
      4942 I        D 1 _0699_
      4942 I       EN 3 1'h1
      4942 I       SR 4 1'h0
      4942 O        Q 1 slave_sel_r[2]
      4943 I      CLK 2 \UART.CLK 
      4943 I        D 1 _0700_
      4943 I       EN 3 1'h1
      4943 I       SR 4 1'h0
      4943 O        Q 1 slave_sel_r[3]
      4944 I      CLK 2 \UART.CLK 
      4944 I        D 1 _0701_
      4944 I       EN 3 1'h1
      4944 I       SR 4 1'h0
      4944 O        Q 1 syncfifo0_consume[0]
      4945 I      CLK 2 \UART.CLK 
      4945 I        D 1 _0702_
      4945 I       EN 3 1'h1
      4945 I       SR 4 1'h0
      4945 O        Q 1 syncfifo0_consume[1]
      4946 I      CLK 2 \UART.CLK 
      4946 I        D 1 _0703_
      4946 I       EN 3 1'h1
      4946 I       SR 4 1'h0
      4946 O        Q 1 syncfifo0_level[0]
      4947 I      CLK 2 \UART.CLK 
      4947 I        D 1 _0704_
      4947 I       EN 3 1'h1
      4947 I       SR 4 1'h0
      4947 O        Q 1 syncfifo0_level[1]
      4948 I      CLK 2 \UART.CLK 
      4948 I        D 1 _0705_
      4948 I       EN 3 1'h1
      4948 I       SR 4 1'h0
      4948 O        Q 1 syncfifo0_level[2]
      4949 I      CLK 2 \UART.CLK 
      4949 I        D 1 _0706_
      4949 I       EN 3 1'h1
      4949 I       SR 4 1'h0
      4949 O        Q 1 syncfifo0_produce[0]
      4950 I      CLK 2 \UART.CLK 
      4950 I        D 1 _0707_
      4950 I       EN 3 1'h1
      4950 I       SR 4 1'h0
      4950 O        Q 1 syncfifo0_produce[1]
      4951 I      CLK 2 \UART.CLK 
      4951 I        D 1 _0708_
      4951 I       EN 3 1'h1
      4951 I       SR 4 1'h0
      4951 O        Q 1 syncfifo1_consume[0]
      4952 I      CLK 2 \UART.CLK 
      4952 I        D 1 _0709_
      4952 I       EN 3 1'h1
      4952 I       SR 4 1'h0
      4952 O        Q 1 syncfifo1_consume[1]
      4953 I      CLK 2 \UART.CLK 
      4953 I        D 1 _0710_
      4953 I       EN 3 1'h1
      4953 I       SR 4 1'h0
      4953 O        Q 1 syncfifo1_level[0]
      4954 I      CLK 2 \UART.CLK 
      4954 I        D 1 _0711_
      4954 I       EN 3 1'h1
      4954 I       SR 4 1'h0
      4954 O        Q 1 syncfifo1_level[1]
      4955 I      CLK 2 \UART.CLK 
      4955 I        D 1 _0712_
      4955 I       EN 3 1'h1
      4955 I       SR 4 1'h0
      4955 O        Q 1 syncfifo1_level[2]
      4956 I      CLK 2 \UART.CLK 
      4956 I        D 1 _0713_
      4956 I       EN 3 1'h1
      4956 I       SR 4 1'h0
      4956 O        Q 1 syncfifo1_produce[0]
      4957 I      CLK 2 \UART.CLK 
      4957 I        D 1 _0714_
      4957 I       EN 3 1'h1
      4957 I       SR 4 1'h0
      4957 O        Q 1 syncfifo1_produce[1]
      4958 I      CLK 2 \UART.CLK 
      4958 I        D 1 _0715_
      4958 I       EN 3 1'h1
      4958 I       SR 4 1'h0
      4958 O        Q 1 csr_bankarray_csrbank27_en0_w
      4959 I      CLK 2 \UART.CLK 
      4959 I        D 1 _0716_
      4959 I       EN 3 1'h1
      4959 I       SR 4 1'h0
      4959 O        Q 1 csr_bankarray_csrbank27_ev_enable0_w
      4960 I      CLK 2 \UART.CLK 
      4960 I        D 1 _0717_
      4960 I       EN 3 1'h1
      4960 I       SR 4 1'h0
      4960 O        Q 1 csr_bankarray_csrbank27_load0_w[0]
      4961 I      CLK 2 \UART.CLK 
      4961 I        D 1 _0718_
      4961 I       EN 3 1'h1
      4961 I       SR 4 1'h0
      4961 O        Q 1 csr_bankarray_csrbank27_load0_w[1]
      4962 I      CLK 2 \UART.CLK 
      4962 I        D 1 _0719_
      4962 I       EN 3 1'h1
      4962 I       SR 4 1'h0
      4962 O        Q 1 csr_bankarray_csrbank27_load0_w[2]
      4963 I      CLK 2 \UART.CLK 
      4963 I        D 1 _0720_
      4963 I       EN 3 1'h1
      4963 I       SR 4 1'h0
      4963 O        Q 1 csr_bankarray_csrbank27_load0_w[3]
      4964 I      CLK 2 \UART.CLK 
      4964 I        D 1 _0721_
      4964 I       EN 3 1'h1
      4964 I       SR 4 1'h0
      4964 O        Q 1 csr_bankarray_csrbank27_load0_w[4]
      4965 I      CLK 2 \UART.CLK 
      4965 I        D 1 _0722_
      4965 I       EN 3 1'h1
      4965 I       SR 4 1'h0
      4965 O        Q 1 csr_bankarray_csrbank27_load0_w[5]
      4966 I      CLK 2 \UART.CLK 
      4966 I        D 1 _0723_
      4966 I       EN 3 1'h1
      4966 I       SR 4 1'h0
      4966 O        Q 1 csr_bankarray_csrbank27_load0_w[6]
      4967 I      CLK 2 \UART.CLK 
      4967 I        D 1 _0724_
      4967 I       EN 3 1'h1
      4967 I       SR 4 1'h0
      4967 O        Q 1 csr_bankarray_csrbank27_load0_w[7]
      4968 I      CLK 2 \UART.CLK 
      4968 I        D 1 _0725_
      4968 I       EN 3 1'h1
      4968 I       SR 4 1'h0
      4968 O        Q 1 csr_bankarray_csrbank27_load0_w[8]
      4969 I      CLK 2 \UART.CLK 
      4969 I        D 1 _0726_
      4969 I       EN 3 1'h1
      4969 I       SR 4 1'h0
      4969 O        Q 1 csr_bankarray_csrbank27_load0_w[9]
      4970 I      CLK 2 \UART.CLK 
      4970 I        D 1 _0727_
      4970 I       EN 3 1'h1
      4970 I       SR 4 1'h0
      4970 O        Q 1 csr_bankarray_csrbank27_load0_w[10]
      4971 I      CLK 2 \UART.CLK 
      4971 I        D 1 _0728_
      4971 I       EN 3 1'h1
      4971 I       SR 4 1'h0
      4971 O        Q 1 csr_bankarray_csrbank27_load0_w[11]
      4972 I      CLK 2 \UART.CLK 
      4972 I        D 1 _0729_
      4972 I       EN 3 1'h1
      4972 I       SR 4 1'h0
      4972 O        Q 1 csr_bankarray_csrbank27_load0_w[12]
      4973 I      CLK 2 \UART.CLK 
      4973 I        D 1 _0730_
      4973 I       EN 3 1'h1
      4973 I       SR 4 1'h0
      4973 O        Q 1 csr_bankarray_csrbank27_load0_w[13]
      4974 I      CLK 2 \UART.CLK 
      4974 I        D 1 _0731_
      4974 I       EN 3 1'h1
      4974 I       SR 4 1'h0
      4974 O        Q 1 csr_bankarray_csrbank27_load0_w[14]
      4975 I      CLK 2 \UART.CLK 
      4975 I        D 1 _0732_
      4975 I       EN 3 1'h1
      4975 I       SR 4 1'h0
      4975 O        Q 1 csr_bankarray_csrbank27_load0_w[15]
      4976 I      CLK 2 \UART.CLK 
      4976 I        D 1 _0733_
      4976 I       EN 3 1'h1
      4976 I       SR 4 1'h0
      4976 O        Q 1 csr_bankarray_csrbank27_load0_w[16]
      4977 I      CLK 2 \UART.CLK 
      4977 I        D 1 _0734_
      4977 I       EN 3 1'h1
      4977 I       SR 4 1'h0
      4977 O        Q 1 csr_bankarray_csrbank27_load0_w[17]
      4978 I      CLK 2 \UART.CLK 
      4978 I        D 1 _0735_
      4978 I       EN 3 1'h1
      4978 I       SR 4 1'h0
      4978 O        Q 1 csr_bankarray_csrbank27_load0_w[18]
      4979 I      CLK 2 \UART.CLK 
      4979 I        D 1 _0736_
      4979 I       EN 3 1'h1
      4979 I       SR 4 1'h0
      4979 O        Q 1 csr_bankarray_csrbank27_load0_w[19]
      4980 I      CLK 2 \UART.CLK 
      4980 I        D 1 _0737_
      4980 I       EN 3 1'h1
      4980 I       SR 4 1'h0
      4980 O        Q 1 csr_bankarray_csrbank27_load0_w[20]
      4981 I      CLK 2 \UART.CLK 
      4981 I        D 1 _0738_
      4981 I       EN 3 1'h1
      4981 I       SR 4 1'h0
      4981 O        Q 1 csr_bankarray_csrbank27_load0_w[21]
      4982 I      CLK 2 \UART.CLK 
      4982 I        D 1 _0739_
      4982 I       EN 3 1'h1
      4982 I       SR 4 1'h0
      4982 O        Q 1 csr_bankarray_csrbank27_load0_w[22]
      4983 I      CLK 2 \UART.CLK 
      4983 I        D 1 _0740_
      4983 I       EN 3 1'h1
      4983 I       SR 4 1'h0
      4983 O        Q 1 csr_bankarray_csrbank27_load0_w[23]
      4984 I      CLK 2 \UART.CLK 
      4984 I        D 1 _0741_
      4984 I       EN 3 1'h1
      4984 I       SR 4 1'h0
      4984 O        Q 1 csr_bankarray_csrbank27_load0_w[24]
      4985 I      CLK 2 \UART.CLK 
      4985 I        D 1 _0742_
      4985 I       EN 3 1'h1
      4985 I       SR 4 1'h0
      4985 O        Q 1 csr_bankarray_csrbank27_load0_w[25]
      4986 I      CLK 2 \UART.CLK 
      4986 I        D 1 _0743_
      4986 I       EN 3 1'h1
      4986 I       SR 4 1'h0
      4986 O        Q 1 csr_bankarray_csrbank27_load0_w[26]
      4987 I      CLK 2 \UART.CLK 
      4987 I        D 1 _0744_
      4987 I       EN 3 1'h1
      4987 I       SR 4 1'h0
      4987 O        Q 1 csr_bankarray_csrbank27_load0_w[27]
      4988 I      CLK 2 \UART.CLK 
      4988 I        D 1 _0745_
      4988 I       EN 3 1'h1
      4988 I       SR 4 1'h0
      4988 O        Q 1 csr_bankarray_csrbank27_load0_w[28]
      4989 I      CLK 2 \UART.CLK 
      4989 I        D 1 _0746_
      4989 I       EN 3 1'h1
      4989 I       SR 4 1'h0
      4989 O        Q 1 csr_bankarray_csrbank27_load0_w[29]
      4990 I      CLK 2 \UART.CLK 
      4990 I        D 1 _0747_
      4990 I       EN 3 1'h1
      4990 I       SR 4 1'h0
      4990 O        Q 1 csr_bankarray_csrbank27_load0_w[30]
      4991 I      CLK 2 \UART.CLK 
      4991 I        D 1 _0748_
      4991 I       EN 3 1'h1
      4991 I       SR 4 1'h0
      4991 O        Q 1 csr_bankarray_csrbank27_load0_w[31]
      4992 I      CLK 2 \UART.CLK 
      4992 I        D 1 _0749_
      4992 I       EN 3 1'h1
      4992 I       SR 4 1'h0
      4992 O        Q 1 timer1_pending_r
      4993 I      CLK 2 \UART.CLK 
      4993 I        D 1 _0750_
      4993 I       EN 3 1'h1
      4993 I       SR 4 1'h0
      4993 O        Q 1 interface0_ack
      4994 I      CLK 2 \UART.CLK 
      4994 I        D 1 _0751_
      4994 I       EN 3 1'h1
      4994 I       SR 4 1'h0
      4994 O        Q 1 csr_bankarray_csrbank27_reload0_w[0]
      4995 I      CLK 2 \UART.CLK 
      4995 I        D 1 _0752_
      4995 I       EN 3 1'h1
      4995 I       SR 4 1'h0
      4995 O        Q 1 csr_bankarray_csrbank27_reload0_w[1]
      4996 I      CLK 2 \UART.CLK 
      4996 I        D 1 _0753_
      4996 I       EN 3 1'h1
      4996 I       SR 4 1'h0
      4996 O        Q 1 csr_bankarray_csrbank27_reload0_w[2]
      4997 I      CLK 2 \UART.CLK 
      4997 I        D 1 _0754_
      4997 I       EN 3 1'h1
      4997 I       SR 4 1'h0
      4997 O        Q 1 csr_bankarray_csrbank27_reload0_w[3]
      4998 I      CLK 2 \UART.CLK 
      4998 I        D 1 _0755_
      4998 I       EN 3 1'h1
      4998 I       SR 4 1'h0
      4998 O        Q 1 csr_bankarray_csrbank27_reload0_w[4]
      4999 I      CLK 2 \UART.CLK 
      4999 I        D 1 _0756_
      4999 I       EN 3 1'h1
      4999 I       SR 4 1'h0
      4999 O        Q 1 csr_bankarray_csrbank27_reload0_w[5]
      5000 I      CLK 2 \UART.CLK 
      5000 I        D 1 _0757_
      5000 I       EN 3 1'h1
      5000 I       SR 4 1'h0
      5000 O        Q 1 csr_bankarray_csrbank27_reload0_w[6]
      5001 I      CLK 2 \UART.CLK 
      5001 I        D 1 _0758_
      5001 I       EN 3 1'h1
      5001 I       SR 4 1'h0
      5001 O        Q 1 csr_bankarray_csrbank27_reload0_w[7]
      5002 I      CLK 2 \UART.CLK 
      5002 I        D 1 _0759_
      5002 I       EN 3 1'h1
      5002 I       SR 4 1'h0
      5002 O        Q 1 csr_bankarray_csrbank27_reload0_w[8]
      5003 I      CLK 2 \UART.CLK 
      5003 I        D 1 _0760_
      5003 I       EN 3 1'h1
      5003 I       SR 4 1'h0
      5003 O        Q 1 csr_bankarray_csrbank27_reload0_w[9]
      5004 I      CLK 2 \UART.CLK 
      5004 I        D 1 _0761_
      5004 I       EN 3 1'h1
      5004 I       SR 4 1'h0
      5004 O        Q 1 csr_bankarray_csrbank27_reload0_w[10]
      5005 I      CLK 2 \UART.CLK 
      5005 I        D 1 _0762_
      5005 I       EN 3 1'h1
      5005 I       SR 4 1'h0
      5005 O        Q 1 csr_bankarray_csrbank27_reload0_w[11]
      5006 I      CLK 2 \UART.CLK 
      5006 I        D 1 _0763_
      5006 I       EN 3 1'h1
      5006 I       SR 4 1'h0
      5006 O        Q 1 csr_bankarray_csrbank27_reload0_w[12]
      5007 I      CLK 2 \UART.CLK 
      5007 I        D 1 _0764_
      5007 I       EN 3 1'h1
      5007 I       SR 4 1'h0
      5007 O        Q 1 csr_bankarray_csrbank27_reload0_w[13]
      5008 I      CLK 2 \UART.CLK 
      5008 I        D 1 _0765_
      5008 I       EN 3 1'h1
      5008 I       SR 4 1'h0
      5008 O        Q 1 csr_bankarray_csrbank27_reload0_w[14]
      5009 I      CLK 2 \UART.CLK 
      5009 I        D 1 _0766_
      5009 I       EN 3 1'h1
      5009 I       SR 4 1'h0
      5009 O        Q 1 csr_bankarray_csrbank27_reload0_w[15]
      5010 I      CLK 2 \UART.CLK 
      5010 I        D 1 _0767_
      5010 I       EN 3 1'h1
      5010 I       SR 4 1'h0
      5010 O        Q 1 csr_bankarray_csrbank27_reload0_w[16]
      5011 I      CLK 2 \UART.CLK 
      5011 I        D 1 _0768_
      5011 I       EN 3 1'h1
      5011 I       SR 4 1'h0
      5011 O        Q 1 csr_bankarray_csrbank27_reload0_w[17]
      5012 I      CLK 2 \UART.CLK 
      5012 I        D 1 _0769_
      5012 I       EN 3 1'h1
      5012 I       SR 4 1'h0
      5012 O        Q 1 csr_bankarray_csrbank27_reload0_w[18]
      5013 I      CLK 2 \UART.CLK 
      5013 I        D 1 _0770_
      5013 I       EN 3 1'h1
      5013 I       SR 4 1'h0
      5013 O        Q 1 csr_bankarray_csrbank27_reload0_w[19]
      5014 I      CLK 2 \UART.CLK 
      5014 I        D 1 _0771_
      5014 I       EN 3 1'h1
      5014 I       SR 4 1'h0
      5014 O        Q 1 csr_bankarray_csrbank27_reload0_w[20]
      5015 I      CLK 2 \UART.CLK 
      5015 I        D 1 _0772_
      5015 I       EN 3 1'h1
      5015 I       SR 4 1'h0
      5015 O        Q 1 csr_bankarray_csrbank27_reload0_w[21]
      5016 I      CLK 2 \UART.CLK 
      5016 I        D 1 _0773_
      5016 I       EN 3 1'h1
      5016 I       SR 4 1'h0
      5016 O        Q 1 csr_bankarray_csrbank27_reload0_w[22]
      5017 I      CLK 2 \UART.CLK 
      5017 I        D 1 _0774_
      5017 I       EN 3 1'h1
      5017 I       SR 4 1'h0
      5017 O        Q 1 csr_bankarray_csrbank27_reload0_w[23]
      5018 I      CLK 2 \UART.CLK 
      5018 I        D 1 _0775_
      5018 I       EN 3 1'h1
      5018 I       SR 4 1'h0
      5018 O        Q 1 csr_bankarray_csrbank27_reload0_w[24]
      5019 I      CLK 2 \UART.CLK 
      5019 I        D 1 _0776_
      5019 I       EN 3 1'h1
      5019 I       SR 4 1'h0
      5019 O        Q 1 csr_bankarray_csrbank27_reload0_w[25]
      5020 I      CLK 2 \UART.CLK 
      5020 I        D 1 _0777_
      5020 I       EN 3 1'h1
      5020 I       SR 4 1'h0
      5020 O        Q 1 csr_bankarray_csrbank27_reload0_w[26]
      5021 I      CLK 2 \UART.CLK 
      5021 I        D 1 _0778_
      5021 I       EN 3 1'h1
      5021 I       SR 4 1'h0
      5021 O        Q 1 csr_bankarray_csrbank27_reload0_w[27]
      5022 I      CLK 2 \UART.CLK 
      5022 I        D 1 _0779_
      5022 I       EN 3 1'h1
      5022 I       SR 4 1'h0
      5022 O        Q 1 csr_bankarray_csrbank27_reload0_w[28]
      5023 I      CLK 2 \UART.CLK 
      5023 I        D 1 _0780_
      5023 I       EN 3 1'h1
      5023 I       SR 4 1'h0
      5023 O        Q 1 csr_bankarray_csrbank27_reload0_w[29]
      5024 I      CLK 2 \UART.CLK 
      5024 I        D 1 _0781_
      5024 I       EN 3 1'h1
      5024 I       SR 4 1'h0
      5024 O        Q 1 csr_bankarray_csrbank27_reload0_w[30]
      5025 I      CLK 2 \UART.CLK 
      5025 I        D 1 _0782_
      5025 I       EN 3 1'h1
      5025 I       SR 4 1'h0
      5025 O        Q 1 csr_bankarray_csrbank27_reload0_w[31]
      5026 I      CLK 2 \UART.CLK 
      5026 I        D 1 _0783_
      5026 I       EN 3 1'h1
      5026 I       SR 4 1'h0
      5026 O        Q 1 timer1_pending_re
      5027 I      CLK 2 \UART.CLK 
      5027 I        D 1 _0784_
      5027 I       EN 3 1'h1
      5027 I       SR 4 1'h0
      5027 O        Q 1 csr_bankarray_csrbank27_update_value0_w
      5028 I      CLK 2 \UART.CLK 
      5028 I        D 1 _0785_
      5028 I       EN 3 1'h1
      5028 I       SR 4 1'h0
      5028 O        Q 1 timer1_update_value_re
      5029 I      CLK 2 \UART.CLK 
      5029 I        D 1 _0786_
      5029 I       EN 3 1'h1
      5029 I       SR 4 1'h0
      5029 O        Q 1 csr_bankarray_csrbank27_value_w[0]
      5030 I      CLK 2 \UART.CLK 
      5030 I        D 1 _0787_
      5030 I       EN 3 1'h1
      5030 I       SR 4 1'h0
      5030 O        Q 1 csr_bankarray_csrbank27_value_w[1]
      5031 I      CLK 2 \UART.CLK 
      5031 I        D 1 _0788_
      5031 I       EN 3 1'h1
      5031 I       SR 4 1'h0
      5031 O        Q 1 csr_bankarray_csrbank27_value_w[2]
      5032 I      CLK 2 \UART.CLK 
      5032 I        D 1 _0789_
      5032 I       EN 3 1'h1
      5032 I       SR 4 1'h0
      5032 O        Q 1 csr_bankarray_csrbank27_value_w[3]
      5033 I      CLK 2 \UART.CLK 
      5033 I        D 1 _0790_
      5033 I       EN 3 1'h1
      5033 I       SR 4 1'h0
      5033 O        Q 1 csr_bankarray_csrbank27_value_w[4]
      5034 I      CLK 2 \UART.CLK 
      5034 I        D 1 _0791_
      5034 I       EN 3 1'h1
      5034 I       SR 4 1'h0
      5034 O        Q 1 csr_bankarray_csrbank27_value_w[5]
      5035 I      CLK 2 \UART.CLK 
      5035 I        D 1 _0792_
      5035 I       EN 3 1'h1
      5035 I       SR 4 1'h0
      5035 O        Q 1 csr_bankarray_csrbank27_value_w[6]
      5036 I      CLK 2 \UART.CLK 
      5036 I        D 1 _0793_
      5036 I       EN 3 1'h1
      5036 I       SR 4 1'h0
      5036 O        Q 1 csr_bankarray_csrbank27_value_w[7]
      5037 I      CLK 2 \UART.CLK 
      5037 I        D 1 _0794_
      5037 I       EN 3 1'h1
      5037 I       SR 4 1'h0
      5037 O        Q 1 csr_bankarray_csrbank27_value_w[8]
      5038 I      CLK 2 \UART.CLK 
      5038 I        D 1 _0795_
      5038 I       EN 3 1'h1
      5038 I       SR 4 1'h0
      5038 O        Q 1 csr_bankarray_csrbank27_value_w[9]
      5039 I      CLK 2 \UART.CLK 
      5039 I        D 1 _0796_
      5039 I       EN 3 1'h1
      5039 I       SR 4 1'h0
      5039 O        Q 1 csr_bankarray_csrbank27_value_w[10]
      5040 I      CLK 2 \UART.CLK 
      5040 I        D 1 _0797_
      5040 I       EN 3 1'h1
      5040 I       SR 4 1'h0
      5040 O        Q 1 csr_bankarray_csrbank27_value_w[11]
      5041 I      CLK 2 \UART.CLK 
      5041 I        D 1 _0798_
      5041 I       EN 3 1'h1
      5041 I       SR 4 1'h0
      5041 O        Q 1 csr_bankarray_csrbank27_value_w[12]
      5042 I      CLK 2 \UART.CLK 
      5042 I        D 1 _0799_
      5042 I       EN 3 1'h1
      5042 I       SR 4 1'h0
      5042 O        Q 1 csr_bankarray_csrbank27_value_w[13]
      5043 I      CLK 2 \UART.CLK 
      5043 I        D 1 _0800_
      5043 I       EN 3 1'h1
      5043 I       SR 4 1'h0
      5043 O        Q 1 csr_bankarray_csrbank27_value_w[14]
      5044 I      CLK 2 \UART.CLK 
      5044 I        D 1 _0801_
      5044 I       EN 3 1'h1
      5044 I       SR 4 1'h0
      5044 O        Q 1 csr_bankarray_csrbank27_value_w[15]
      5045 I      CLK 2 \UART.CLK 
      5045 I        D 1 _0802_
      5045 I       EN 3 1'h1
      5045 I       SR 4 1'h0
      5045 O        Q 1 csr_bankarray_csrbank27_value_w[16]
      5046 I      CLK 2 \UART.CLK 
      5046 I        D 1 _0803_
      5046 I       EN 3 1'h1
      5046 I       SR 4 1'h0
      5046 O        Q 1 csr_bankarray_csrbank27_value_w[17]
      5047 I      CLK 2 \UART.CLK 
      5047 I        D 1 _0804_
      5047 I       EN 3 1'h1
      5047 I       SR 4 1'h0
      5047 O        Q 1 csr_bankarray_csrbank27_value_w[18]
      5048 I      CLK 2 \UART.CLK 
      5048 I        D 1 _0805_
      5048 I       EN 3 1'h1
      5048 I       SR 4 1'h0
      5048 O        Q 1 csr_bankarray_csrbank27_value_w[19]
      5049 I      CLK 2 \UART.CLK 
      5049 I        D 1 _0806_
      5049 I       EN 3 1'h1
      5049 I       SR 4 1'h0
      5049 O        Q 1 csr_bankarray_csrbank27_value_w[20]
      5050 I      CLK 2 \UART.CLK 
      5050 I        D 1 _0807_
      5050 I       EN 3 1'h1
      5050 I       SR 4 1'h0
      5050 O        Q 1 csr_bankarray_csrbank27_value_w[21]
      5051 I      CLK 2 \UART.CLK 
      5051 I        D 1 _0808_
      5051 I       EN 3 1'h1
      5051 I       SR 4 1'h0
      5051 O        Q 1 csr_bankarray_csrbank27_value_w[22]
      5052 I      CLK 2 \UART.CLK 
      5052 I        D 1 _0809_
      5052 I       EN 3 1'h1
      5052 I       SR 4 1'h0
      5052 O        Q 1 csr_bankarray_csrbank27_value_w[23]
      5053 I      CLK 2 \UART.CLK 
      5053 I        D 1 _0810_
      5053 I       EN 3 1'h1
      5053 I       SR 4 1'h0
      5053 O        Q 1 csr_bankarray_csrbank27_value_w[24]
      5054 I      CLK 2 \UART.CLK 
      5054 I        D 1 _0811_
      5054 I       EN 3 1'h1
      5054 I       SR 4 1'h0
      5054 O        Q 1 csr_bankarray_csrbank27_value_w[25]
      5055 I      CLK 2 \UART.CLK 
      5055 I        D 1 _0812_
      5055 I       EN 3 1'h1
      5055 I       SR 4 1'h0
      5055 O        Q 1 csr_bankarray_csrbank27_value_w[26]
      5056 I      CLK 2 \UART.CLK 
      5056 I        D 1 _0813_
      5056 I       EN 3 1'h1
      5056 I       SR 4 1'h0
      5056 O        Q 1 csr_bankarray_csrbank27_value_w[27]
      5057 I      CLK 2 \UART.CLK 
      5057 I        D 1 _0814_
      5057 I       EN 3 1'h1
      5057 I       SR 4 1'h0
      5057 O        Q 1 csr_bankarray_csrbank27_value_w[28]
      5058 I      CLK 2 \UART.CLK 
      5058 I        D 1 _0815_
      5058 I       EN 3 1'h1
      5058 I       SR 4 1'h0
      5058 O        Q 1 csr_bankarray_csrbank27_value_w[29]
      5059 I      CLK 2 \UART.CLK 
      5059 I        D 1 _0816_
      5059 I       EN 3 1'h1
      5059 I       SR 4 1'h0
      5059 O        Q 1 csr_bankarray_csrbank27_value_w[30]
      5060 I      CLK 2 \UART.CLK 
      5060 I        D 1 _0817_
      5060 I       EN 3 1'h1
      5060 I       SR 4 1'h0
      5060 O        Q 1 csr_bankarray_csrbank27_value_w[31]
      5061 I      CLK 2 \UART.CLK 
      5061 I        D 1 _0818_
      5061 I       EN 3 1'h1
      5061 I       SR 4 1'h0
      5061 O        Q 1 csr_bankarray_csrbank27_ev_pending_w
      5062 I      CLK 2 \UART.CLK 
      5062 I        D 1 _0819_
      5062 I       EN 3 1'h1
      5062 I       SR 4 1'h0
      5062 O        Q 1 timer1_value[0]
      5063 I      CLK 2 \UART.CLK 
      5063 I        D 1 _0820_
      5063 I       EN 3 1'h1
      5063 I       SR 4 1'h0
      5063 O        Q 1 timer1_value[1]
      5064 I      CLK 2 \UART.CLK 
      5064 I        D 1 _0821_
      5064 I       EN 3 1'h1
      5064 I       SR 4 1'h0
      5064 O        Q 1 timer1_value[2]
      5065 I      CLK 2 \UART.CLK 
      5065 I        D 1 _0822_
      5065 I       EN 3 1'h1
      5065 I       SR 4 1'h0
      5065 O        Q 1 timer1_value[3]
      5066 I      CLK 2 \UART.CLK 
      5066 I        D 1 _0823_
      5066 I       EN 3 1'h1
      5066 I       SR 4 1'h0
      5066 O        Q 1 timer1_value[4]
      5067 I      CLK 2 \UART.CLK 
      5067 I        D 1 _0824_
      5067 I       EN 3 1'h1
      5067 I       SR 4 1'h0
      5067 O        Q 1 timer1_value[5]
      5068 I      CLK 2 \UART.CLK 
      5068 I        D 1 _0825_
      5068 I       EN 3 1'h1
      5068 I       SR 4 1'h0
      5068 O        Q 1 timer1_value[6]
      5069 I      CLK 2 \UART.CLK 
      5069 I        D 1 _0826_
      5069 I       EN 3 1'h1
      5069 I       SR 4 1'h0
      5069 O        Q 1 timer1_value[7]
      5070 I      CLK 2 \UART.CLK 
      5070 I        D 1 _0827_
      5070 I       EN 3 1'h1
      5070 I       SR 4 1'h0
      5070 O        Q 1 timer1_value[8]
      5071 I      CLK 2 \UART.CLK 
      5071 I        D 1 _0828_
      5071 I       EN 3 1'h1
      5071 I       SR 4 1'h0
      5071 O        Q 1 timer1_value[9]
      5072 I      CLK 2 \UART.CLK 
      5072 I        D 1 _0829_
      5072 I       EN 3 1'h1
      5072 I       SR 4 1'h0
      5072 O        Q 1 timer1_value[10]
      5073 I      CLK 2 \UART.CLK 
      5073 I        D 1 _0830_
      5073 I       EN 3 1'h1
      5073 I       SR 4 1'h0
      5073 O        Q 1 timer1_value[11]
      5074 I      CLK 2 \UART.CLK 
      5074 I        D 1 _0831_
      5074 I       EN 3 1'h1
      5074 I       SR 4 1'h0
      5074 O        Q 1 timer1_value[12]
      5075 I      CLK 2 \UART.CLK 
      5075 I        D 1 _0832_
      5075 I       EN 3 1'h1
      5075 I       SR 4 1'h0
      5075 O        Q 1 timer1_value[13]
      5076 I      CLK 2 \UART.CLK 
      5076 I        D 1 _0833_
      5076 I       EN 3 1'h1
      5076 I       SR 4 1'h0
      5076 O        Q 1 timer1_value[14]
      5077 I      CLK 2 \UART.CLK 
      5077 I        D 1 _0834_
      5077 I       EN 3 1'h1
      5077 I       SR 4 1'h0
      5077 O        Q 1 timer1_value[15]
      5078 I      CLK 2 \UART.CLK 
      5078 I        D 1 _0835_
      5078 I       EN 3 1'h1
      5078 I       SR 4 1'h0
      5078 O        Q 1 timer1_value[16]
      5079 I      CLK 2 \UART.CLK 
      5079 I        D 1 _0836_
      5079 I       EN 3 1'h1
      5079 I       SR 4 1'h0
      5079 O        Q 1 timer1_value[17]
      5080 I      CLK 2 \UART.CLK 
      5080 I        D 1 _0837_
      5080 I       EN 3 1'h1
      5080 I       SR 4 1'h0
      5080 O        Q 1 timer1_value[18]
      5081 I      CLK 2 \UART.CLK 
      5081 I        D 1 _0838_
      5081 I       EN 3 1'h1
      5081 I       SR 4 1'h0
      5081 O        Q 1 timer1_value[19]
      5082 I      CLK 2 \UART.CLK 
      5082 I        D 1 _0839_
      5082 I       EN 3 1'h1
      5082 I       SR 4 1'h0
      5082 O        Q 1 timer1_value[20]
      5083 I      CLK 2 \UART.CLK 
      5083 I        D 1 _0840_
      5083 I       EN 3 1'h1
      5083 I       SR 4 1'h0
      5083 O        Q 1 timer1_value[21]
      5084 I      CLK 2 \UART.CLK 
      5084 I        D 1 _0841_
      5084 I       EN 3 1'h1
      5084 I       SR 4 1'h0
      5084 O        Q 1 timer1_value[22]
      5085 I      CLK 2 \UART.CLK 
      5085 I        D 1 _0842_
      5085 I       EN 3 1'h1
      5085 I       SR 4 1'h0
      5085 O        Q 1 timer1_value[23]
      5086 I      CLK 2 \UART.CLK 
      5086 I        D 1 _0843_
      5086 I       EN 3 1'h1
      5086 I       SR 4 1'h0
      5086 O        Q 1 timer1_value[24]
      5087 I      CLK 2 \UART.CLK 
      5087 I        D 1 _0844_
      5087 I       EN 3 1'h1
      5087 I       SR 4 1'h0
      5087 O        Q 1 timer1_value[25]
      5088 I      CLK 2 \UART.CLK 
      5088 I        D 1 _0845_
      5088 I       EN 3 1'h1
      5088 I       SR 4 1'h0
      5088 O        Q 1 timer1_value[26]
      5089 I      CLK 2 \UART.CLK 
      5089 I        D 1 _0846_
      5089 I       EN 3 1'h1
      5089 I       SR 4 1'h0
      5089 O        Q 1 timer1_value[27]
      5090 I      CLK 2 \UART.CLK 
      5090 I        D 1 _0847_
      5090 I       EN 3 1'h1
      5090 I       SR 4 1'h0
      5090 O        Q 1 timer1_value[28]
      5091 I      CLK 2 \UART.CLK 
      5091 I        D 1 _0848_
      5091 I       EN 3 1'h1
      5091 I       SR 4 1'h0
      5091 O        Q 1 timer1_value[29]
      5092 I      CLK 2 \UART.CLK 
      5092 I        D 1 _0849_
      5092 I       EN 3 1'h1
      5092 I       SR 4 1'h0
      5092 O        Q 1 timer1_value[30]
      5093 I      CLK 2 \UART.CLK 
      5093 I        D 1 _0850_
      5093 I       EN 3 1'h1
      5093 I       SR 4 1'h0
      5093 O        Q 1 timer1_value[31]
      5094 I      CLK 2 \UART.CLK 
      5094 I        D 1 _0851_
      5094 I       EN 3 1'h1
      5094 I       SR 4 1'h0
      5094 O        Q 1 timer1_zero_trigger_d
      5095 I      CLK 2 \UART.CLK 
      5095 I        D 1 _0852_
      5095 I       EN 3 1'h1
      5095 I       SR 4 1'h0
      5095 O        Q 1 csr_bankarray_csrbank29_control0_w
      5096 I      CLK 2 \UART.CLK 
      5096 I        D 1 _0853_
      5096 I       EN 3 1'h1
      5096 I       SR 4 1'h0
      5096 O        Q 1 csr_bankarray_csrbank29_ev_enable0_w
      5097 I      CLK 2 \UART.CLK 
      5097 I        D 1 _0854_
      5097 I       EN 3 1'h1
      5097 I       SR 4 1'h0
      5097 O        Q 1 uart_ice40_pending_r
      5098 I      CLK 2 \UART.CLK 
      5098 I        D 1 _0855_
      5098 I       EN 3 1'h1
      5098 I       SR 4 1'h0
      5098 O        Q 1 uart_ice40_control_re
      5099 I      CLK 2 \UART.CLK 
      5099 I        D 1 _0856_
      5099 I       EN 3 1'h1
      5099 I       SR 4 1'h0
      5099 O        Q 1 csr_bankarray_csrbank29_rx_data_w[0]
      5100 I      CLK 2 \UART.CLK 
      5100 I        D 1 _0857_
      5100 I       EN 3 1'h1
      5100 I       SR 4 1'h0
      5100 O        Q 1 csr_bankarray_csrbank29_rx_data_w[1]
      5101 I      CLK 2 \UART.CLK 
      5101 I        D 1 _0858_
      5101 I       EN 3 1'h1
      5101 I       SR 4 1'h0
      5101 O        Q 1 csr_bankarray_csrbank29_rx_data_w[2]
      5102 I      CLK 2 \UART.CLK 
      5102 I        D 1 _0859_
      5102 I       EN 3 1'h1
      5102 I       SR 4 1'h0
      5102 O        Q 1 csr_bankarray_csrbank29_rx_data_w[3]
      5103 I      CLK 2 \UART.CLK 
      5103 I        D 1 _0860_
      5103 I       EN 3 1'h1
      5103 I       SR 4 1'h0
      5103 O        Q 1 csr_bankarray_csrbank29_rx_data_w[4]
      5104 I      CLK 2 \UART.CLK 
      5104 I        D 1 _0861_
      5104 I       EN 3 1'h1
      5104 I       SR 4 1'h0
      5104 O        Q 1 csr_bankarray_csrbank29_rx_data_w[5]
      5105 I      CLK 2 \UART.CLK 
      5105 I        D 1 _0862_
      5105 I       EN 3 1'h1
      5105 I       SR 4 1'h0
      5105 O        Q 1 csr_bankarray_csrbank29_rx_data_w[6]
      5106 I      CLK 2 \UART.CLK 
      5106 I        D 1 _0863_
      5106 I       EN 3 1'h1
      5106 I       SR 4 1'h0
      5106 O        Q 1 csr_bankarray_csrbank29_rx_data_w[7]
      5107 I      CLK 2 \UART.CLK 
      5107 I        D 1 _0864_
      5107 I       EN 3 1'h1
      5107 I       SR 4 1'h0
      5107 O        Q 1 csr_bankarray_csrbank29_ev_pending_w
      5108 I      CLK 2 \UART.CLK 
      5108 I        D 1 _0865_
      5108 I       EN 3 1'h1
      5108 I       SR 4 1'h0
      5108 O        Q 1 uart_ice40_pending_re
      5109 I      CLK 2 \UART.CLK 
      5109 I        D 1 _0866_
      5109 I       EN 3 1'h1
      5109 I       SR 4 1'h0
      5109 O        Q 1 \UART_1.DIN [0]
      5110 I      CLK 2 \UART.CLK 
      5110 I        D 1 _0867_
      5110 I       EN 3 1'h1
      5110 I       SR 4 1'h0
      5110 O        Q 1 \UART_1.DIN [1]
      5111 I      CLK 2 \UART.CLK 
      5111 I        D 1 _0868_
      5111 I       EN 3 1'h1
      5111 I       SR 4 1'h0
      5111 O        Q 1 \UART_1.DIN [2]
      5112 I      CLK 2 \UART.CLK 
      5112 I        D 1 _0869_
      5112 I       EN 3 1'h1
      5112 I       SR 4 1'h0
      5112 O        Q 1 \UART_1.DIN [3]
      5113 I      CLK 2 \UART.CLK 
      5113 I        D 1 _0870_
      5113 I       EN 3 1'h1
      5113 I       SR 4 1'h0
      5113 O        Q 1 \UART_1.DIN [4]
      5114 I      CLK 2 \UART.CLK 
      5114 I        D 1 _0871_
      5114 I       EN 3 1'h1
      5114 I       SR 4 1'h0
      5114 O        Q 1 \UART_1.DIN [5]
      5115 I      CLK 2 \UART.CLK 
      5115 I        D 1 _0872_
      5115 I       EN 3 1'h1
      5115 I       SR 4 1'h0
      5115 O        Q 1 \UART_1.DIN [6]
      5116 I      CLK 2 \UART.CLK 
      5116 I        D 1 _0873_
      5116 I       EN 3 1'h1
      5116 I       SR 4 1'h0
      5116 O        Q 1 \UART_1.DIN [7]
      5117 I      CLK 2 \UART.CLK 
      5117 I        D 1 _0874_
      5117 I       EN 3 1'h1
      5117 I       SR 4 1'h0
      5117 O        Q 1 uart_ice40_rx_trigger_d
      5118 I      CLK 2 \UART.CLK 
      5118 I        D 1 _0875_
      5118 I       EN 3 1'h1
      5118 I       SR 4 1'h0
      5118 O        Q 1 csr_bankarray_csrbank30_control0_w
      5119 I      CLK 2 \UART.CLK 
      5119 I        D 1 _0876_
      5119 I       EN 3 1'h1
      5119 I       SR 4 1'h0
      5119 O        Q 1 csr_bankarray_csrbank30_ev_enable0_w
      5120 I      CLK 2 \UART.CLK 
      5120 I        D 1 _0877_
      5120 I       EN 3 1'h1
      5120 I       SR 4 1'h0
      5120 O        Q 1 uart_logging_pending_r
      5121 I      CLK 2 \UART.CLK 
      5121 I        D 1 _0878_
      5121 I       EN 3 1'h1
      5121 I       SR 4 1'h0
      5121 O        Q 1 uart_logging_control_re
      5122 I      CLK 2 \UART.CLK 
      5122 I        D 1 _0879_
      5122 I       EN 3 1'h1
      5122 I       SR 4 1'h0
      5122 O        Q 1 csr_bankarray_csrbank30_rx_data_w[0]
      5123 I      CLK 2 \UART.CLK 
      5123 I        D 1 _0880_
      5123 I       EN 3 1'h1
      5123 I       SR 4 1'h0
      5123 O        Q 1 csr_bankarray_csrbank30_rx_data_w[1]
      5124 I      CLK 2 \UART.CLK 
      5124 I        D 1 _0881_
      5124 I       EN 3 1'h1
      5124 I       SR 4 1'h0
      5124 O        Q 1 csr_bankarray_csrbank30_rx_data_w[2]
      5125 I      CLK 2 \UART.CLK 
      5125 I        D 1 _0882_
      5125 I       EN 3 1'h1
      5125 I       SR 4 1'h0
      5125 O        Q 1 csr_bankarray_csrbank30_rx_data_w[3]
      5126 I      CLK 2 \UART.CLK 
      5126 I        D 1 _0883_
      5126 I       EN 3 1'h1
      5126 I       SR 4 1'h0
      5126 O        Q 1 csr_bankarray_csrbank30_rx_data_w[4]
      5127 I      CLK 2 \UART.CLK 
      5127 I        D 1 _0884_
      5127 I       EN 3 1'h1
      5127 I       SR 4 1'h0
      5127 O        Q 1 csr_bankarray_csrbank30_rx_data_w[5]
      5128 I      CLK 2 \UART.CLK 
      5128 I        D 1 _0885_
      5128 I       EN 3 1'h1
      5128 I       SR 4 1'h0
      5128 O        Q 1 csr_bankarray_csrbank30_rx_data_w[6]
      5129 I      CLK 2 \UART.CLK 
      5129 I        D 1 _0886_
      5129 I       EN 3 1'h1
      5129 I       SR 4 1'h0
      5129 O        Q 1 csr_bankarray_csrbank30_rx_data_w[7]
      5130 I      CLK 2 \UART.CLK 
      5130 I        D 1 _0887_
      5130 I       EN 3 1'h1
      5130 I       SR 4 1'h0
      5130 O        Q 1 csr_bankarray_csrbank30_ev_pending_w
      5131 I      CLK 2 \UART.CLK 
      5131 I        D 1 _0888_
      5131 I       EN 3 1'h1
      5131 I       SR 4 1'h0
      5131 O        Q 1 uart_logging_pending_re
      5132 I      CLK 2 \UART.CLK 
      5132 I        D 1 _0889_
      5132 I       EN 3 1'h1
      5132 I       SR 4 1'h0
      5132 O        Q 1 \UART.DIN [0]
      5133 I      CLK 2 \UART.CLK 
      5133 I        D 1 _0890_
      5133 I       EN 3 1'h1
      5133 I       SR 4 1'h0
      5133 O        Q 1 \UART.DIN [1]
      5134 I      CLK 2 \UART.CLK 
      5134 I        D 1 _0891_
      5134 I       EN 3 1'h1
      5134 I       SR 4 1'h0
      5134 O        Q 1 \UART.DIN [2]
      5135 I      CLK 2 \UART.CLK 
      5135 I        D 1 _0892_
      5135 I       EN 3 1'h1
      5135 I       SR 4 1'h0
      5135 O        Q 1 \UART.DIN [3]
      5136 I      CLK 2 \UART.CLK 
      5136 I        D 1 _0893_
      5136 I       EN 3 1'h1
      5136 I       SR 4 1'h0
      5136 O        Q 1 \UART.DIN [4]
      5137 I      CLK 2 \UART.CLK 
      5137 I        D 1 _0894_
      5137 I       EN 3 1'h1
      5137 I       SR 4 1'h0
      5137 O        Q 1 \UART.DIN [5]
      5138 I      CLK 2 \UART.CLK 
      5138 I        D 1 _0895_
      5138 I       EN 3 1'h1
      5138 I       SR 4 1'h0
      5138 O        Q 1 \UART.DIN [6]
      5139 I      CLK 2 \UART.CLK 
      5139 I        D 1 _0896_
      5139 I       EN 3 1'h1
      5139 I       SR 4 1'h0
      5139 O        Q 1 \UART.DIN [7]
      5140 I      CLK 2 \UART.CLK 
      5140 I        D 1 _0897_
      5140 I       EN 3 1'h1
      5140 I       SR 4 1'h0
      5140 O        Q 1 core_dat_rx_conv_converter_source_payload_data[16]
      5141 I      CLK 2 \UART.CLK 
      5141 I        D 1 _0898_
      5141 I       EN 3 1'h1
      5141 I       SR 4 1'h0
      5141 O        Q 1 core_dat_rx_conv_converter_source_payload_data[17]
      5142 I      CLK 2 \UART.CLK 
      5142 I        D 1 _0899_
      5142 I       EN 3 1'h1
      5142 I       SR 4 1'h0
      5142 O        Q 1 core_dat_rx_conv_converter_source_payload_data[18]
      5143 I      CLK 2 \UART.CLK 
      5143 I        D 1 _0900_
      5143 I       EN 3 1'h1
      5143 I       SR 4 1'h0
      5143 O        Q 1 core_dat_rx_conv_converter_source_payload_data[19]
      5144 I      CLK 2 \UART.CLK 
      5144 I        D 1 _0901_
      5144 I       EN 3 1'h1
      5144 I       SR 4 1'h0
      5144 O        Q 1 core_dat_rx_conv_converter_source_payload_data[20]
      5145 I      CLK 2 \UART.CLK 
      5145 I        D 1 _0902_
      5145 I       EN 3 1'h1
      5145 I       SR 4 1'h0
      5145 O        Q 1 core_dat_rx_conv_converter_source_payload_data[21]
      5146 I      CLK 2 \UART.CLK 
      5146 I        D 1 _0903_
      5146 I       EN 3 1'h1
      5146 I       SR 4 1'h0
      5146 O        Q 1 core_dat_rx_conv_converter_source_payload_data[22]
      5147 I      CLK 2 \UART.CLK 
      5147 I        D 1 _0904_
      5147 I       EN 3 1'h1
      5147 I       SR 4 1'h0
      5147 O        Q 1 core_dat_rx_conv_converter_source_payload_data[23]
      5148 I      CLK 2 \UART.CLK 
      5148 I        D 1 _0010_
      5148 I       EN 3 1'h1
      5148 I       SR 4 1'h0
      5148 O        Q 1 \UART.uart_tx_i.n227_o 
      5149 I      CLK 2 \UART.CLK 
      5149 I        D 1 _0003_
      5149 I       EN 3 1'h1
      5149 I       SR 4 1'h0
      5149 O        Q 1 \UART.uart_tx_i.n250_o 
      5150 I      CLK 2 \UART.CLK 
      5150 I        D 1 _0011_
      5150 I       EN 3 1'h1
      5150 I       SR 4 1'h0
      5150 O        Q 1 \UART.uart_tx_i.n237_o 
      5151 I      CLK 2 \UART.CLK 
      5151 I        D 1 _0012_
      5151 I       EN 3 1'h1
      5151 I       SR 4 1'h0
      5151 O        Q 1 \UART.uart_tx_i.n232_o 
      5152 I      CLK 2 \UART.CLK 
      5152 I        D 1 _0013_
      5152 I       EN 3 1'h1
      5152 I       SR 4 1'h0
      5152 O        Q 1 \UART.uart_tx_i.n257_o 
      5153 I      CLK 2 \UART.CLK 
      5153 I        D 1 _0014_
      5153 I       EN 3 1'h1
      5153 I       SR 4 1'h0
      5153 O        Q 1 \UART.uart_tx_i.n245_o 
      5154 I      CLK 2 \UART.CLK 
      5154 I        D 1 _0006_
      5154 I       EN 3 1'h1
      5154 I       SR 4 1'h0
      5154 O        Q 1 \UART.uart_rx_i.n112_o 
      5155 I      CLK 2 \UART.CLK 
      5155 I        D 1 _0007_
      5155 I       EN 3 1'h1
      5155 I       SR 4 1'h0
      5155 O        Q 1 \UART.uart_rx_i.n135_o 
      5156 I      CLK 2 \UART.CLK 
      5156 I        D 1 _0008_
      5156 I       EN 3 1'h1
      5156 I       SR 4 1'h0
      5156 O        Q 1 \UART.uart_rx_i.n125_o 
      5157 I      CLK 2 \UART.CLK 
      5157 I        D 1 _0009_
      5157 I       EN 3 1'h1
      5157 I       SR 4 1'h0
      5157 O        Q 1 \UART.uart_rx_i.n117_o 
      5158 I      CLK 2 \UART.CLK 
      5158 I        D 1 _0002_
      5158 I       EN 3 1'h1
      5158 I       SR 4 1'h0
      5158 O        Q 1 \UART.uart_rx_i.n130_o 
      5159 I      CLK 2 \UART.CLK 
      5159 I        D 1 _0905_
      5159 I       EN 3 1'h1
      5159 I       SR 4 1'h0
      5159 O        Q 1 core_dat_rx_conv_converter_source_payload_data[8]
      5160 I      CLK 2 \UART.CLK 
      5160 I        D 1 _0906_
      5160 I       EN 3 1'h1
      5160 I       SR 4 1'h0
      5160 O        Q 1 core_dat_rx_conv_converter_source_payload_data[9]
      5161 I      CLK 2 \UART.CLK 
      5161 I        D 1 _0907_
      5161 I       EN 3 1'h1
      5161 I       SR 4 1'h0
      5161 O        Q 1 core_dat_rx_conv_converter_source_payload_data[10]
      5162 I      CLK 2 \UART.CLK 
      5162 I        D 1 _0908_
      5162 I       EN 3 1'h1
      5162 I       SR 4 1'h0
      5162 O        Q 1 core_dat_rx_conv_converter_source_payload_data[11]
      5163 I      CLK 2 \UART.CLK 
      5163 I        D 1 _0909_
      5163 I       EN 3 1'h1
      5163 I       SR 4 1'h0
      5163 O        Q 1 core_dat_rx_conv_converter_source_payload_data[12]
      5164 I      CLK 2 \UART.CLK 
      5164 I        D 1 _0910_
      5164 I       EN 3 1'h1
      5164 I       SR 4 1'h0
      5164 O        Q 1 core_dat_rx_conv_converter_source_payload_data[13]
      5165 I      CLK 2 \UART.CLK 
      5165 I        D 1 _0911_
      5165 I       EN 3 1'h1
      5165 I       SR 4 1'h0
      5165 O        Q 1 core_dat_rx_conv_converter_source_payload_data[14]
      5166 I      CLK 2 \UART.CLK 
      5166 I        D 1 _0912_
      5166 I       EN 3 1'h1
      5166 I       SR 4 1'h0
      5166 O        Q 1 core_dat_rx_conv_converter_source_payload_data[15]
      5167 I      CLK 2 \UART.CLK 
      5167 I        D 1 core_source_source_payload_dat_r
      5167 I       EN 3 _1314_
      5167 I       SR 4 1'h0
      5167 O        Q 1 \storage_2[1] [2]
      5168 I      CLK 2 \UART.CLK 
      5168 I        D 1 core_source_source_payload_dq[0]
      5168 I       EN 3 _1314_
      5168 I       SR 4 1'h0
      5168 O        Q 1 \storage_2[1] [3]
      5169 I      CLK 2 \UART.CLK 
      5169 I        D 1 core_source_source_payload_dq[1]
      5169 I       EN 3 _1314_
      5169 I       SR 4 1'h0
      5169 O        Q 1 \storage_2[1] [4]
      5170 I      CLK 2 \UART.CLK 
      5170 I        D 1 core_source_source_payload_dq[2]
      5170 I       EN 3 _1314_
      5170 I       SR 4 1'h0
      5170 O        Q 1 \storage_2[1] [5]
      5171 I      CLK 2 \UART.CLK 
      5171 I        D 1 core_source_source_payload_dq[3]
      5171 I       EN 3 _1314_
      5171 I       SR 4 1'h0
      5171 O        Q 1 \storage_2[1] [6]
      5172 I      CLK 2 \UART.CLK 
      5172 I        D 1 core_source_source_payload_dq[4]
      5172 I       EN 3 _1314_
      5172 I       SR 4 1'h0
      5172 O        Q 1 \storage_2[1] [7]
      5173 I      CLK 2 \UART.CLK 
      5173 I        D 1 core_source_source_payload_dq[5]
      5173 I       EN 3 _1314_
      5173 I       SR 4 1'h0
      5173 O        Q 1 \storage_2[1] [8]
      5174 I      CLK 2 \UART.CLK 
      5174 I        D 1 core_source_source_payload_dq[6]
      5174 I       EN 3 _1314_
      5174 I       SR 4 1'h0
      5174 O        Q 1 \storage_2[1] [9]
      5175 I      CLK 2 \UART.CLK 
      5175 I        D 1 core_source_source_payload_dq[7]
      5175 I       EN 3 _1314_
      5175 I       SR 4 1'h0
      5175 O        Q 1 \storage_2[1] [10]
      5176 I      CLK 2 \UART.CLK 
      5176 I        D 1 core_source_source_payload_dq_oe
      5176 I       EN 3 _1314_
      5176 I       SR 4 1'h0
      5176 O        Q 1 \storage_2[1] [11]
      5177 I      CLK 2 \UART.CLK 
      5177 I        D 1 core_source_source_payload_rwds
      5177 I       EN 3 _1314_
      5177 I       SR 4 1'h0
      5177 O        Q 1 \storage_2[1] [12]
      5178 I      CLK 2 \UART.CLK 
      5178 I        D 1 core_dat_tx_conv_converter_sink_valid
      5178 I       EN 3 _1314_
      5178 I       SR 4 1'h0
      5178 O        Q 1 \storage_2[1] [13]
      5179 I      CLK 2 \UART.CLK 
      5179 I        D 1 \UART_1.DOUT [1]
      5179 I       EN 3 \UART_1.uart_rx_i.n58_o 
      5179 I       SR 4 1'h0
      5179 O        Q 1 \UART_1.DOUT [0]
      5180 I      CLK 2 \UART.CLK 
      5180 I        D 1 \UART_1.DOUT [2]
      5180 I       EN 3 \UART_1.uart_rx_i.n58_o 
      5180 I       SR 4 1'h0
      5180 O        Q 1 \UART_1.DOUT [1]
      5181 I      CLK 2 \UART.CLK 
      5181 I        D 1 \UART_1.DOUT [3]
      5181 I       EN 3 \UART_1.uart_rx_i.n58_o 
      5181 I       SR 4 1'h0
      5181 O        Q 1 \UART_1.DOUT [2]
      5182 I      CLK 2 \UART.CLK 
      5182 I        D 1 \UART_1.DOUT [4]
      5182 I       EN 3 \UART_1.uart_rx_i.n58_o 
      5182 I       SR 4 1'h0
      5182 O        Q 1 \UART_1.DOUT [3]
      5183 I      CLK 2 \UART.CLK 
      5183 I        D 1 \UART_1.DOUT [5]
      5183 I       EN 3 \UART_1.uart_rx_i.n58_o 
      5183 I       SR 4 1'h0
      5183 O        Q 1 \UART_1.DOUT [4]
      5184 I      CLK 2 \UART.CLK 
      5184 I        D 1 \UART_1.DOUT [6]
      5184 I       EN 3 \UART_1.uart_rx_i.n58_o 
      5184 I       SR 4 1'h0
      5184 O        Q 1 \UART_1.DOUT [5]
      5185 I      CLK 2 \UART.CLK 
      5185 I        D 1 \UART_1.DOUT [7]
      5185 I       EN 3 \UART_1.uart_rx_i.n58_o 
      5185 I       SR 4 1'h0
      5185 O        Q 1 \UART_1.DOUT [6]
      5186 I      CLK 2 \UART.CLK 
      5186 I        D 1 \UART_1.n15_o 
      5186 I       EN 3 \UART_1.uart_rx_i.n58_o 
      5186 I       SR 4 1'h0
      5186 O        Q 1 \UART_1.DOUT [7]
      5187 I      CLK 2 \UART.CLK 
      5187 I        D 1 _0913_
      5187 I       EN 3 1'h1
      5187 I       SR 4 1'h0
      5187 O        Q 1 \UART_1.uart_tx_i.n296_q [0]
      5188 I      CLK 2 \UART.CLK 
      5188 I        D 1 _0914_
      5188 I       EN 3 1'h1
      5188 I       SR 4 1'h0
      5188 O        Q 1 \UART_1.uart_tx_i.n296_q [1]
      5189 I      CLK 2 \UART.CLK 
      5189 I        D 1 _0915_
      5189 I       EN 3 1'h1
      5189 I       SR 4 1'h0
      5189 O        Q 1 \UART_1.uart_tx_i.n311_o 
      5190 I      CLK 2 \UART.CLK 
      5190 I        D 1 _0916_
      5190 I       EN 3 1'h1
      5190 I       SR 4 1'h0
      5190 O        Q 1 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]
      5191 I      CLK 2 \UART.CLK 
      5191 I        D 1 _0917_
      5191 I       EN 3 1'h1
      5191 I       SR 4 1'h0
      5191 O        Q 1 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]
      5192 I      CLK 2 \UART.CLK 
      5192 I        D 1 _0918_
      5192 I       EN 3 1'h1
      5192 I       SR 4 1'h0
      5192 O        Q 1 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]
      5193 I      CLK 2 \UART.CLK 
      5193 I        D 1 _0919_
      5193 I       EN 3 1'h1
      5193 I       SR 4 1'h0
      5193 O        Q 1 \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]
      5194 I      CLK 2 \UART.CLK 
      5194 I        D 1 \UART_1.uart_tx_i.tx_clk_divider_i.n360_o 
      5194 I       EN 3 1'h1
      5194 I       SR 4 1'h0
      5194 O        Q 1 \UART_1.uart_tx_i.tx_clk_divider_i.div_mark 
      5195 I      CLK 2 \UART.CLK 
      5195 I        D 1 _0920_
      5195 I       EN 3 1'h1
      5195 I       SR 4 1'h0
      5195 O        Q 1 \UART_1.DOUT_VLD 
      5196 I      CLK 2 \UART.CLK 
      5196 I        D 1 _0921_
      5196 I       EN 3 1'h1
      5196 I       SR 4 1'h0
      5196 O        Q 1 \UART_1.uart_rx_i.n163_q [0]
      5197 I      CLK 2 \UART.CLK 
      5197 I        D 1 _0922_
      5197 I       EN 3 1'h1
      5197 I       SR 4 1'h0
      5197 O        Q 1 \UART_1.uart_rx_i.n163_q [1]
      5198 I      CLK 2 \UART.CLK 
      5198 I        D 1 _0923_
      5198 I       EN 3 1'h1
      5198 I       SR 4 1'h0
      5198 O        Q 1 \UART_1.uart_rx_i.n163_q [2]
      5199 I      CLK 2 \UART.CLK 
      5199 I        D 1 _0924_
      5199 I       EN 3 1'h1
      5199 I       SR 4 1'h0
      5199 O        Q 1 \UART_1.FRAME_ERROR 
      5200 I      CLK 2 \UART.CLK 
      5200 I        D 1 _0925_
      5200 I       EN 3 _2208_[1]
      5200 I       SR 4 1'h0
      5200 O        Q 1 \spi_master.clk_toggles [0]
      5201 I      CLK 2 \UART.CLK 
      5201 I        D 1 _0926_
      5201 I       EN 3 _2208_[1]
      5201 I       SR 4 1'h0
      5201 O        Q 1 \spi_master.clk_toggles [1]
      5202 I      CLK 2 \UART.CLK 
      5202 I        D 1 _0927_
      5202 I       EN 3 _2208_[1]
      5202 I       SR 4 1'h0
      5202 O        Q 1 \spi_master.clk_toggles [2]
      5203 I      CLK 2 \UART.CLK 
      5203 I        D 1 _0928_
      5203 I       EN 3 _2208_[1]
      5203 I       SR 4 1'h0
      5203 O        Q 1 \spi_master.clk_toggles [3]
      5204 I      CLK 2 \UART.CLK 
      5204 I        D 1 _0929_
      5204 I       EN 3 _2208_[1]
      5204 I       SR 4 1'h0
      5204 O        Q 1 \spi_master.clk_toggles [4]
      5205 I      CLK 2 \UART.CLK 
      5205 I        D 1 _0930_
      5205 I       EN 3 1'h1
      5205 I       SR 4 1'h0
      5205 O        Q 1 \UART_1.os_clk_divider_ias.clk_div_cnt [0]
      5206 I      CLK 2 \UART.CLK 
      5206 I        D 1 _0931_
      5206 I       EN 3 1'h1
      5206 I       SR 4 1'h0
      5206 O        Q 1 \UART_1.os_clk_divider_ias.clk_div_cnt [1]
      5207 I      CLK 2 \UART.CLK 
      5207 I        D 1 _0932_
      5207 I       EN 3 1'h1
      5207 I       SR 4 1'h0
      5207 O        Q 1 \UART_1.os_clk_divider_ias.clk_div_cnt [2]
      5208 I      CLK 2 \UART.CLK 
      5208 I        D 1 _0933_
      5208 I       EN 3 1'h1
      5208 I       SR 4 1'h0
      5208 O        Q 1 \UART_1.os_clk_divider_ias.clk_div_cnt [3]
      5209 I      CLK 2 \UART.CLK 
      5209 I        D 1 _0934_
      5209 I       EN 3 1'h1
      5209 I       SR 4 1'h0
      5209 O        Q 1 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]
      5210 I      CLK 2 \UART.CLK 
      5210 I        D 1 _0935_
      5210 I       EN 3 1'h1
      5210 I       SR 4 1'h0
      5210 O        Q 1 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]
      5211 I      CLK 2 \UART.CLK 
      5211 I        D 1 _0936_
      5211 I       EN 3 1'h1
      5211 I       SR 4 1'h0
      5211 O        Q 1 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]
      5212 I      CLK 2 \UART.CLK 
      5212 I        D 1 _0937_
      5212 I       EN 3 1'h1
      5212 I       SR 4 1'h0
      5212 O        Q 1 \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]
      5213 I      CLK 2 \UART.CLK 
      5213 I        D 1 \UART_1.uart_rx_i.rx_clk_divider_i.n334_o 
      5213 I       EN 3 1'h1
      5213 I       SR 4 1'h0
      5213 O        Q 1 \UART_1.uart_rx_i.rx_clk_divider_i.div_mark 
      5214 I      CLK 2 \UART.CLK 
      5214 I        D 1 \UART_1.os_clk_divider_ias.clk_div_cnt_mark 
      5214 I       EN 3 1'h1
      5214 I       SR 4 1'h0
      5214 O        Q 1 \UART_1.os_clk_divider_ias.div_mark 
      5215 I      CLK 2 \UART.CLK 
      5215 I        D 1 \UART.DIN [0]
      5215 I       EN 3 \UART.uart_tx_i.n176_o 
      5215 I       SR 4 1'h0
      5215 O        Q 1 \UART.uart_tx_i.n299_o 
      5216 I      CLK 2 \UART.CLK 
      5216 I        D 1 \UART.DIN [1]
      5216 I       EN 3 \UART.uart_tx_i.n176_o 
      5216 I       SR 4 1'h0
      5216 O        Q 1 \UART.uart_tx_i.n300_o 
      5217 I      CLK 2 \UART.CLK 
      5217 I        D 1 \UART.DIN [2]
      5217 I       EN 3 \UART.uart_tx_i.n176_o 
      5217 I       SR 4 1'h0
      5217 O        Q 1 \UART.uart_tx_i.n301_o 
      5218 I      CLK 2 \UART.CLK 
      5218 I        D 1 \UART.DIN [3]
      5218 I       EN 3 \UART.uart_tx_i.n176_o 
      5218 I       SR 4 1'h0
      5218 O        Q 1 \UART.uart_tx_i.n302_o 
      5219 I      CLK 2 \UART.CLK 
      5219 I        D 1 \UART.DIN [4]
      5219 I       EN 3 \UART.uart_tx_i.n176_o 
      5219 I       SR 4 1'h0
      5219 O        Q 1 \UART.uart_tx_i.n303_o 
      5220 I      CLK 2 \UART.CLK 
      5220 I        D 1 \UART.DIN [5]
      5220 I       EN 3 \UART.uart_tx_i.n176_o 
      5220 I       SR 4 1'h0
      5220 O        Q 1 \UART.uart_tx_i.n304_o 
      5221 I      CLK 2 \UART.CLK 
      5221 I        D 1 \UART.DIN [6]
      5221 I       EN 3 \UART.uart_tx_i.n176_o 
      5221 I       SR 4 1'h0
      5221 O        Q 1 \UART.uart_tx_i.n305_o 
      5222 I      CLK 2 \UART.CLK 
      5222 I        D 1 \UART.DIN [7]
      5222 I       EN 3 \UART.uart_tx_i.n176_o 
      5222 I       SR 4 1'h0
      5222 O        Q 1 \UART.uart_tx_i.n306_o 
      5223 I      CLK 2 \UART.CLK 
      5223 I        D 1 \UART_1.n11_o 
      5223 I       EN 3 1'h1
      5223 I       SR 4 1'h0
      5223 O        Q 1 \UART_1.n22_q 
      5224 I      CLK 2 \UART.CLK 
      5224 I        D 1 \UART_1.n22_q 
      5224 I       EN 3 1'h1
      5224 I       SR 4 1'h0
      5224 O        Q 1 \UART_1.n23_q 
      5225 I      CLK 2 \UART.CLK 
      5225 I        D 1 _0938_
      5225 I       EN 3 1'h1
      5225 I       SR 4 1'h0
      5225 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy 
      5226 I      CLK 2 \UART.CLK 
      5226 I        D 1 _0939_
      5226 I       EN 3 1'h1
      5226 I       SR 4 1'h0
      5226 O        Q 1 \VexRiscv.CsrPlugin_hadException 
      5227 I      CLK 2 \UART.CLK 
      5227 I        D 1 \VexRiscv.decode_CSR_WRITE_OPCODE 
      5227 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5227 I       SR 4 1'h0
      5227 O        Q 1 \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE 
      5228 I      CLK 2 \UART.CLK 
      5228 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [0]
      5228 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5228 I       SR 4 1'h0
      5228 O        Q 1 \VexRiscv._zz_dBus_cmd_payload_data [0]
      5229 I      CLK 2 \UART.CLK 
      5229 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [1]
      5229 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5229 I       SR 4 1'h0
      5229 O        Q 1 \VexRiscv._zz_dBus_cmd_payload_data [1]
      5230 I      CLK 2 \UART.CLK 
      5230 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [2]
      5230 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5230 I       SR 4 1'h0
      5230 O        Q 1 \VexRiscv._zz_dBus_cmd_payload_data [2]
      5231 I      CLK 2 \UART.CLK 
      5231 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [3]
      5231 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5231 I       SR 4 1'h0
      5231 O        Q 1 \VexRiscv._zz_dBus_cmd_payload_data [3]
      5232 I      CLK 2 \UART.CLK 
      5232 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [4]
      5232 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5232 I       SR 4 1'h0
      5232 O        Q 1 \VexRiscv._zz_dBus_cmd_payload_data [4]
      5233 I      CLK 2 \UART.CLK 
      5233 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [5]
      5233 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5233 I       SR 4 1'h0
      5233 O        Q 1 \VexRiscv._zz_dBus_cmd_payload_data [5]
      5234 I      CLK 2 \UART.CLK 
      5234 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [6]
      5234 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5234 I       SR 4 1'h0
      5234 O        Q 1 \VexRiscv._zz_dBus_cmd_payload_data [6]
      5235 I      CLK 2 \UART.CLK 
      5235 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [7]
      5235 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5235 I       SR 4 1'h0
      5235 O        Q 1 \VexRiscv._zz_dBus_cmd_payload_data [7]
      5236 I      CLK 2 \UART.CLK 
      5236 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [8]
      5236 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5236 I       SR 4 1'h0
      5236 O        Q 1 \VexRiscv.decode_to_execute_RS2 [8]
      5237 I      CLK 2 \UART.CLK 
      5237 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [9]
      5237 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5237 I       SR 4 1'h0
      5237 O        Q 1 \VexRiscv.decode_to_execute_RS2 [9]
      5238 I      CLK 2 \UART.CLK 
      5238 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [10]
      5238 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5238 I       SR 4 1'h0
      5238 O        Q 1 \VexRiscv.decode_to_execute_RS2 [10]
      5239 I      CLK 2 \UART.CLK 
      5239 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [11]
      5239 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5239 I       SR 4 1'h0
      5239 O        Q 1 \VexRiscv.decode_to_execute_RS2 [11]
      5240 I      CLK 2 \UART.CLK 
      5240 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [12]
      5240 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5240 I       SR 4 1'h0
      5240 O        Q 1 \VexRiscv.decode_to_execute_RS2 [12]
      5241 I      CLK 2 \UART.CLK 
      5241 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [13]
      5241 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5241 I       SR 4 1'h0
      5241 O        Q 1 \VexRiscv.decode_to_execute_RS2 [13]
      5242 I      CLK 2 \UART.CLK 
      5242 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [14]
      5242 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5242 I       SR 4 1'h0
      5242 O        Q 1 \VexRiscv.decode_to_execute_RS2 [14]
      5243 I      CLK 2 \UART.CLK 
      5243 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [15]
      5243 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5243 I       SR 4 1'h0
      5243 O        Q 1 \VexRiscv.decode_to_execute_RS2 [15]
      5244 I      CLK 2 \UART.CLK 
      5244 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [16]
      5244 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5244 I       SR 4 1'h0
      5244 O        Q 1 \VexRiscv.decode_to_execute_RS2 [16]
      5245 I      CLK 2 \UART.CLK 
      5245 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [17]
      5245 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5245 I       SR 4 1'h0
      5245 O        Q 1 \VexRiscv.decode_to_execute_RS2 [17]
      5246 I      CLK 2 \UART.CLK 
      5246 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [18]
      5246 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5246 I       SR 4 1'h0
      5246 O        Q 1 \VexRiscv.decode_to_execute_RS2 [18]
      5247 I      CLK 2 \UART.CLK 
      5247 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [19]
      5247 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5247 I       SR 4 1'h0
      5247 O        Q 1 \VexRiscv.decode_to_execute_RS2 [19]
      5248 I      CLK 2 \UART.CLK 
      5248 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [20]
      5248 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5248 I       SR 4 1'h0
      5248 O        Q 1 \VexRiscv.decode_to_execute_RS2 [20]
      5249 I      CLK 2 \UART.CLK 
      5249 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [21]
      5249 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5249 I       SR 4 1'h0
      5249 O        Q 1 \VexRiscv.decode_to_execute_RS2 [21]
      5250 I      CLK 2 \UART.CLK 
      5250 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [22]
      5250 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5250 I       SR 4 1'h0
      5250 O        Q 1 \VexRiscv.decode_to_execute_RS2 [22]
      5251 I      CLK 2 \UART.CLK 
      5251 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [23]
      5251 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5251 I       SR 4 1'h0
      5251 O        Q 1 \VexRiscv.decode_to_execute_RS2 [23]
      5252 I      CLK 2 \UART.CLK 
      5252 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [24]
      5252 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5252 I       SR 4 1'h0
      5252 O        Q 1 \VexRiscv.decode_to_execute_RS2 [24]
      5253 I      CLK 2 \UART.CLK 
      5253 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [25]
      5253 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5253 I       SR 4 1'h0
      5253 O        Q 1 \VexRiscv.decode_to_execute_RS2 [25]
      5254 I      CLK 2 \UART.CLK 
      5254 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [26]
      5254 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5254 I       SR 4 1'h0
      5254 O        Q 1 \VexRiscv.decode_to_execute_RS2 [26]
      5255 I      CLK 2 \UART.CLK 
      5255 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [27]
      5255 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5255 I       SR 4 1'h0
      5255 O        Q 1 \VexRiscv.decode_to_execute_RS2 [27]
      5256 I      CLK 2 \UART.CLK 
      5256 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [28]
      5256 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5256 I       SR 4 1'h0
      5256 O        Q 1 \VexRiscv.decode_to_execute_RS2 [28]
      5257 I      CLK 2 \UART.CLK 
      5257 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [29]
      5257 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5257 I       SR 4 1'h0
      5257 O        Q 1 \VexRiscv.decode_to_execute_RS2 [29]
      5258 I      CLK 2 \UART.CLK 
      5258 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [30]
      5258 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5258 I       SR 4 1'h0
      5258 O        Q 1 \VexRiscv.decode_to_execute_RS2 [30]
      5259 I      CLK 2 \UART.CLK 
      5259 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [31]
      5259 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5259 I       SR 4 1'h0
      5259 O        Q 1 \VexRiscv.decode_to_execute_RS2 [31]
      5260 I      CLK 2 \UART.CLK 
      5260 I        D 1 \VexRiscv.decode_SRC2_FORCE_ZERO 
      5260 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5260 I       SR 4 1'h0
      5260 O        Q 1 \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO 
      5261 I      CLK 2 \UART.CLK 
      5261 I        D 1 \VexRiscv._zz_execute_ENV_CTRL [0]
      5261 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5261 I       SR 4 1'h0
      5261 O        Q 1 \VexRiscv._zz_memory_ENV_CTRL [0]
      5262 I      CLK 2 \UART.CLK 
      5262 I        D 1 \VexRiscv._zz_execute_ENV_CTRL [1]
      5262 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5262 I       SR 4 1'h0
      5262 O        Q 1 \VexRiscv._zz_memory_ENV_CTRL [1]
      5263 I      CLK 2 \UART.CLK 
      5263 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [0]
      5263 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5263 I       SR 4 1'h0
      5263 O        Q 1 \VexRiscv.decode_to_execute_RS1 [0]
      5264 I      CLK 2 \UART.CLK 
      5264 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [1]
      5264 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5264 I       SR 4 1'h0
      5264 O        Q 1 \VexRiscv.decode_to_execute_RS1 [1]
      5265 I      CLK 2 \UART.CLK 
      5265 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [2]
      5265 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5265 I       SR 4 1'h0
      5265 O        Q 1 \VexRiscv.decode_to_execute_RS1 [2]
      5266 I      CLK 2 \UART.CLK 
      5266 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [3]
      5266 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5266 I       SR 4 1'h0
      5266 O        Q 1 \VexRiscv.decode_to_execute_RS1 [3]
      5267 I      CLK 2 \UART.CLK 
      5267 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [4]
      5267 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5267 I       SR 4 1'h0
      5267 O        Q 1 \VexRiscv.decode_to_execute_RS1 [4]
      5268 I      CLK 2 \UART.CLK 
      5268 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [5]
      5268 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5268 I       SR 4 1'h0
      5268 O        Q 1 \VexRiscv.decode_to_execute_RS1 [5]
      5269 I      CLK 2 \UART.CLK 
      5269 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [6]
      5269 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5269 I       SR 4 1'h0
      5269 O        Q 1 \VexRiscv.decode_to_execute_RS1 [6]
      5270 I      CLK 2 \UART.CLK 
      5270 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [7]
      5270 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5270 I       SR 4 1'h0
      5270 O        Q 1 \VexRiscv.decode_to_execute_RS1 [7]
      5271 I      CLK 2 \UART.CLK 
      5271 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [8]
      5271 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5271 I       SR 4 1'h0
      5271 O        Q 1 \VexRiscv.decode_to_execute_RS1 [8]
      5272 I      CLK 2 \UART.CLK 
      5272 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [9]
      5272 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5272 I       SR 4 1'h0
      5272 O        Q 1 \VexRiscv.decode_to_execute_RS1 [9]
      5273 I      CLK 2 \UART.CLK 
      5273 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [10]
      5273 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5273 I       SR 4 1'h0
      5273 O        Q 1 \VexRiscv.decode_to_execute_RS1 [10]
      5274 I      CLK 2 \UART.CLK 
      5274 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [11]
      5274 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5274 I       SR 4 1'h0
      5274 O        Q 1 \VexRiscv.decode_to_execute_RS1 [11]
      5275 I      CLK 2 \UART.CLK 
      5275 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [12]
      5275 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5275 I       SR 4 1'h0
      5275 O        Q 1 \VexRiscv.decode_to_execute_RS1 [12]
      5276 I      CLK 2 \UART.CLK 
      5276 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [13]
      5276 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5276 I       SR 4 1'h0
      5276 O        Q 1 \VexRiscv.decode_to_execute_RS1 [13]
      5277 I      CLK 2 \UART.CLK 
      5277 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [14]
      5277 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5277 I       SR 4 1'h0
      5277 O        Q 1 \VexRiscv.decode_to_execute_RS1 [14]
      5278 I      CLK 2 \UART.CLK 
      5278 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [15]
      5278 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5278 I       SR 4 1'h0
      5278 O        Q 1 \VexRiscv.decode_to_execute_RS1 [15]
      5279 I      CLK 2 \UART.CLK 
      5279 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [16]
      5279 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5279 I       SR 4 1'h0
      5279 O        Q 1 \VexRiscv.decode_to_execute_RS1 [16]
      5280 I      CLK 2 \UART.CLK 
      5280 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [17]
      5280 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5280 I       SR 4 1'h0
      5280 O        Q 1 \VexRiscv.decode_to_execute_RS1 [17]
      5281 I      CLK 2 \UART.CLK 
      5281 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [18]
      5281 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5281 I       SR 4 1'h0
      5281 O        Q 1 \VexRiscv.decode_to_execute_RS1 [18]
      5282 I      CLK 2 \UART.CLK 
      5282 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [19]
      5282 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5282 I       SR 4 1'h0
      5282 O        Q 1 \VexRiscv.decode_to_execute_RS1 [19]
      5283 I      CLK 2 \UART.CLK 
      5283 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [20]
      5283 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5283 I       SR 4 1'h0
      5283 O        Q 1 \VexRiscv.decode_to_execute_RS1 [20]
      5284 I      CLK 2 \UART.CLK 
      5284 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [21]
      5284 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5284 I       SR 4 1'h0
      5284 O        Q 1 \VexRiscv.decode_to_execute_RS1 [21]
      5285 I      CLK 2 \UART.CLK 
      5285 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [22]
      5285 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5285 I       SR 4 1'h0
      5285 O        Q 1 \VexRiscv.decode_to_execute_RS1 [22]
      5286 I      CLK 2 \UART.CLK 
      5286 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [23]
      5286 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5286 I       SR 4 1'h0
      5286 O        Q 1 \VexRiscv.decode_to_execute_RS1 [23]
      5287 I      CLK 2 \UART.CLK 
      5287 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [24]
      5287 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5287 I       SR 4 1'h0
      5287 O        Q 1 \VexRiscv.decode_to_execute_RS1 [24]
      5288 I      CLK 2 \UART.CLK 
      5288 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [25]
      5288 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5288 I       SR 4 1'h0
      5288 O        Q 1 \VexRiscv.decode_to_execute_RS1 [25]
      5289 I      CLK 2 \UART.CLK 
      5289 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [26]
      5289 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5289 I       SR 4 1'h0
      5289 O        Q 1 \VexRiscv.decode_to_execute_RS1 [26]
      5290 I      CLK 2 \UART.CLK 
      5290 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [27]
      5290 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5290 I       SR 4 1'h0
      5290 O        Q 1 \VexRiscv.decode_to_execute_RS1 [27]
      5291 I      CLK 2 \UART.CLK 
      5291 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [28]
      5291 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5291 I       SR 4 1'h0
      5291 O        Q 1 \VexRiscv.decode_to_execute_RS1 [28]
      5292 I      CLK 2 \UART.CLK 
      5292 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [29]
      5292 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5292 I       SR 4 1'h0
      5292 O        Q 1 \VexRiscv.decode_to_execute_RS1 [29]
      5293 I      CLK 2 \UART.CLK 
      5293 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [30]
      5293 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5293 I       SR 4 1'h0
      5293 O        Q 1 \VexRiscv.decode_to_execute_RS1 [30]
      5294 I      CLK 2 \UART.CLK 
      5294 I        D 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [31]
      5294 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5294 I       SR 4 1'h0
      5294 O        Q 1 \VexRiscv.decode_to_execute_RS1 [31]
      5295 I      CLK 2 \UART.CLK 
      5295 I        D 1 _1287_
      5295 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5295 I       SR 4 1'h0
      5295 O        Q 1 \VexRiscv.execute_CsrPlugin_csr_768 
      5296 I      CLK 2 \UART.CLK 
      5296 I        D 1 _1288_
      5296 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5296 I       SR 4 1'h0
      5296 O        Q 1 \VexRiscv.execute_CsrPlugin_csr_836 
      5297 I      CLK 2 \UART.CLK 
      5297 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [0]
      5297 I       EN 3 1'h1
      5297 I       SR 4 1'h0
      5297 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [0]
      5298 I      CLK 2 \UART.CLK 
      5298 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [1]
      5298 I       EN 3 1'h1
      5298 I       SR 4 1'h0
      5298 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [1]
      5299 I      CLK 2 \UART.CLK 
      5299 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [2]
      5299 I       EN 3 1'h1
      5299 I       SR 4 1'h0
      5299 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [2]
      5300 I      CLK 2 \UART.CLK 
      5300 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [3]
      5300 I       EN 3 1'h1
      5300 I       SR 4 1'h0
      5300 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [3]
      5301 I      CLK 2 \UART.CLK 
      5301 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [4]
      5301 I       EN 3 1'h1
      5301 I       SR 4 1'h0
      5301 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [4]
      5302 I      CLK 2 \UART.CLK 
      5302 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [5]
      5302 I       EN 3 1'h1
      5302 I       SR 4 1'h0
      5302 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [5]
      5303 I      CLK 2 \UART.CLK 
      5303 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [6]
      5303 I       EN 3 1'h1
      5303 I       SR 4 1'h0
      5303 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [6]
      5304 I      CLK 2 \UART.CLK 
      5304 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [7]
      5304 I       EN 3 1'h1
      5304 I       SR 4 1'h0
      5304 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [7]
      5305 I      CLK 2 \UART.CLK 
      5305 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [8]
      5305 I       EN 3 1'h1
      5305 I       SR 4 1'h0
      5305 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [8]
      5306 I      CLK 2 \UART.CLK 
      5306 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [9]
      5306 I       EN 3 1'h1
      5306 I       SR 4 1'h0
      5306 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [9]
      5307 I      CLK 2 \UART.CLK 
      5307 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [10]
      5307 I       EN 3 1'h1
      5307 I       SR 4 1'h0
      5307 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [10]
      5308 I      CLK 2 \UART.CLK 
      5308 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [11]
      5308 I       EN 3 1'h1
      5308 I       SR 4 1'h0
      5308 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [11]
      5309 I      CLK 2 \UART.CLK 
      5309 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [12]
      5309 I       EN 3 1'h1
      5309 I       SR 4 1'h0
      5309 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [12]
      5310 I      CLK 2 \UART.CLK 
      5310 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [13]
      5310 I       EN 3 1'h1
      5310 I       SR 4 1'h0
      5310 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [13]
      5311 I      CLK 2 \UART.CLK 
      5311 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [14]
      5311 I       EN 3 1'h1
      5311 I       SR 4 1'h0
      5311 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [14]
      5312 I      CLK 2 \UART.CLK 
      5312 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [15]
      5312 I       EN 3 1'h1
      5312 I       SR 4 1'h0
      5312 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [15]
      5313 I      CLK 2 \UART.CLK 
      5313 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [16]
      5313 I       EN 3 1'h1
      5313 I       SR 4 1'h0
      5313 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [16]
      5314 I      CLK 2 \UART.CLK 
      5314 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [17]
      5314 I       EN 3 1'h1
      5314 I       SR 4 1'h0
      5314 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [17]
      5315 I      CLK 2 \UART.CLK 
      5315 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [18]
      5315 I       EN 3 1'h1
      5315 I       SR 4 1'h0
      5315 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [18]
      5316 I      CLK 2 \UART.CLK 
      5316 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [19]
      5316 I       EN 3 1'h1
      5316 I       SR 4 1'h0
      5316 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [19]
      5317 I      CLK 2 \UART.CLK 
      5317 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [20]
      5317 I       EN 3 1'h1
      5317 I       SR 4 1'h0
      5317 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [20]
      5318 I      CLK 2 \UART.CLK 
      5318 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [21]
      5318 I       EN 3 1'h1
      5318 I       SR 4 1'h0
      5318 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [21]
      5319 I      CLK 2 \UART.CLK 
      5319 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [22]
      5319 I       EN 3 1'h1
      5319 I       SR 4 1'h0
      5319 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [22]
      5320 I      CLK 2 \UART.CLK 
      5320 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [23]
      5320 I       EN 3 1'h1
      5320 I       SR 4 1'h0
      5320 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [23]
      5321 I      CLK 2 \UART.CLK 
      5321 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [24]
      5321 I       EN 3 1'h1
      5321 I       SR 4 1'h0
      5321 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [24]
      5322 I      CLK 2 \UART.CLK 
      5322 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [25]
      5322 I       EN 3 1'h1
      5322 I       SR 4 1'h0
      5322 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [25]
      5323 I      CLK 2 \UART.CLK 
      5323 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [26]
      5323 I       EN 3 1'h1
      5323 I       SR 4 1'h0
      5323 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [26]
      5324 I      CLK 2 \UART.CLK 
      5324 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [27]
      5324 I       EN 3 1'h1
      5324 I       SR 4 1'h0
      5324 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [27]
      5325 I      CLK 2 \UART.CLK 
      5325 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [28]
      5325 I       EN 3 1'h1
      5325 I       SR 4 1'h0
      5325 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [28]
      5326 I      CLK 2 \UART.CLK 
      5326 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [29]
      5326 I       EN 3 1'h1
      5326 I       SR 4 1'h0
      5326 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [29]
      5327 I      CLK 2 \UART.CLK 
      5327 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [30]
      5327 I       EN 3 1'h1
      5327 I       SR 4 1'h0
      5327 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [30]
      5328 I      CLK 2 \UART.CLK 
      5328 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [31]
      5328 I       EN 3 1'h1
      5328 I       SR 4 1'h0
      5328 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [31]
      5329 I      CLK 2 \UART.CLK 
      5329 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [2]
      5329 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5329 I       SR 4 1'h0
      5329 O        Q 1 \VexRiscv.iBusWishbone_ADR [0]
      5330 I      CLK 2 \UART.CLK 
      5330 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [3]
      5330 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5330 I       SR 4 1'h0
      5330 O        Q 1 \VexRiscv.iBusWishbone_ADR [1]
      5331 I      CLK 2 \UART.CLK 
      5331 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [4]
      5331 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5331 I       SR 4 1'h0
      5331 O        Q 1 \VexRiscv.iBusWishbone_ADR [2]
      5332 I      CLK 2 \UART.CLK 
      5332 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [5]
      5332 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5332 I       SR 4 1'h0
      5332 O        Q 1 \VexRiscv.iBusWishbone_ADR [3]
      5333 I      CLK 2 \UART.CLK 
      5333 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [6]
      5333 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5333 I       SR 4 1'h0
      5333 O        Q 1 \VexRiscv.iBusWishbone_ADR [4]
      5334 I      CLK 2 \UART.CLK 
      5334 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [7]
      5334 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5334 I       SR 4 1'h0
      5334 O        Q 1 \VexRiscv.iBusWishbone_ADR [5]
      5335 I      CLK 2 \UART.CLK 
      5335 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [8]
      5335 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5335 I       SR 4 1'h0
      5335 O        Q 1 \VexRiscv.iBusWishbone_ADR [6]
      5336 I      CLK 2 \UART.CLK 
      5336 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [9]
      5336 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5336 I       SR 4 1'h0
      5336 O        Q 1 \VexRiscv.iBusWishbone_ADR [7]
      5337 I      CLK 2 \UART.CLK 
      5337 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [10]
      5337 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5337 I       SR 4 1'h0
      5337 O        Q 1 \VexRiscv.iBusWishbone_ADR [8]
      5338 I      CLK 2 \UART.CLK 
      5338 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [11]
      5338 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5338 I       SR 4 1'h0
      5338 O        Q 1 \VexRiscv.iBusWishbone_ADR [9]
      5339 I      CLK 2 \UART.CLK 
      5339 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [12]
      5339 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5339 I       SR 4 1'h0
      5339 O        Q 1 \VexRiscv.iBusWishbone_ADR [10]
      5340 I      CLK 2 \UART.CLK 
      5340 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [13]
      5340 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5340 I       SR 4 1'h0
      5340 O        Q 1 \VexRiscv.iBusWishbone_ADR [11]
      5341 I      CLK 2 \UART.CLK 
      5341 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [14]
      5341 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5341 I       SR 4 1'h0
      5341 O        Q 1 \VexRiscv.iBusWishbone_ADR [12]
      5342 I      CLK 2 \UART.CLK 
      5342 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [15]
      5342 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5342 I       SR 4 1'h0
      5342 O        Q 1 \VexRiscv.iBusWishbone_ADR [13]
      5343 I      CLK 2 \UART.CLK 
      5343 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [16]
      5343 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5343 I       SR 4 1'h0
      5343 O        Q 1 \VexRiscv.iBusWishbone_ADR [14]
      5344 I      CLK 2 \UART.CLK 
      5344 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [17]
      5344 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5344 I       SR 4 1'h0
      5344 O        Q 1 \VexRiscv.iBusWishbone_ADR [15]
      5345 I      CLK 2 \UART.CLK 
      5345 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [18]
      5345 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5345 I       SR 4 1'h0
      5345 O        Q 1 \VexRiscv.iBusWishbone_ADR [16]
      5346 I      CLK 2 \UART.CLK 
      5346 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [19]
      5346 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5346 I       SR 4 1'h0
      5346 O        Q 1 \VexRiscv.iBusWishbone_ADR [17]
      5347 I      CLK 2 \UART.CLK 
      5347 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [20]
      5347 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5347 I       SR 4 1'h0
      5347 O        Q 1 \VexRiscv.iBusWishbone_ADR [18]
      5348 I      CLK 2 \UART.CLK 
      5348 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [21]
      5348 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5348 I       SR 4 1'h0
      5348 O        Q 1 \VexRiscv.iBusWishbone_ADR [19]
      5349 I      CLK 2 \UART.CLK 
      5349 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [22]
      5349 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5349 I       SR 4 1'h0
      5349 O        Q 1 \VexRiscv.iBusWishbone_ADR [20]
      5350 I      CLK 2 \UART.CLK 
      5350 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [23]
      5350 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5350 I       SR 4 1'h0
      5350 O        Q 1 \VexRiscv.iBusWishbone_ADR [21]
      5351 I      CLK 2 \UART.CLK 
      5351 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [24]
      5351 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5351 I       SR 4 1'h0
      5351 O        Q 1 \VexRiscv.iBusWishbone_ADR [22]
      5352 I      CLK 2 \UART.CLK 
      5352 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [25]
      5352 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5352 I       SR 4 1'h0
      5352 O        Q 1 \VexRiscv.iBusWishbone_ADR [23]
      5353 I      CLK 2 \UART.CLK 
      5353 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [26]
      5353 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5353 I       SR 4 1'h0
      5353 O        Q 1 \VexRiscv.iBusWishbone_ADR [24]
      5354 I      CLK 2 \UART.CLK 
      5354 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [27]
      5354 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5354 I       SR 4 1'h0
      5354 O        Q 1 \VexRiscv.iBusWishbone_ADR [25]
      5355 I      CLK 2 \UART.CLK 
      5355 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [28]
      5355 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5355 I       SR 4 1'h0
      5355 O        Q 1 \VexRiscv.iBusWishbone_ADR [26]
      5356 I      CLK 2 \UART.CLK 
      5356 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [29]
      5356 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5356 I       SR 4 1'h0
      5356 O        Q 1 \VexRiscv.iBusWishbone_ADR [27]
      5357 I      CLK 2 \UART.CLK 
      5357 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [30]
      5357 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5357 I       SR 4 1'h0
      5357 O        Q 1 \VexRiscv.iBusWishbone_ADR [28]
      5358 I      CLK 2 \UART.CLK 
      5358 I        D 1 \VexRiscv.IBusSimplePlugin_cmd_payload_pc [31]
      5358 I       EN 3 \VexRiscv.IBusSimplePlugin_cmd_ready 
      5358 I       SR 4 1'h0
      5358 O        Q 1 \VexRiscv.iBusWishbone_ADR [29]
      5359 I      CLK 2 \UART.CLK 
      5359 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [0]
      5359 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5359 I       SR 4 1'h0
      5359 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [0]
      5360 I      CLK 2 \UART.CLK 
      5360 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [1]
      5360 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5360 I       SR 4 1'h0
      5360 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [1]
      5361 I      CLK 2 \UART.CLK 
      5361 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [2]
      5361 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5361 I       SR 4 1'h0
      5361 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [2]
      5362 I      CLK 2 \UART.CLK 
      5362 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [3]
      5362 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5362 I       SR 4 1'h0
      5362 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [3]
      5363 I      CLK 2 \UART.CLK 
      5363 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [4]
      5363 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5363 I       SR 4 1'h0
      5363 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [4]
      5364 I      CLK 2 \UART.CLK 
      5364 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [5]
      5364 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5364 I       SR 4 1'h0
      5364 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [5]
      5365 I      CLK 2 \UART.CLK 
      5365 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [6]
      5365 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5365 I       SR 4 1'h0
      5365 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [6]
      5366 I      CLK 2 \UART.CLK 
      5366 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [7]
      5366 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5366 I       SR 4 1'h0
      5366 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [7]
      5367 I      CLK 2 \UART.CLK 
      5367 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [8]
      5367 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5367 I       SR 4 1'h0
      5367 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [8]
      5368 I      CLK 2 \UART.CLK 
      5368 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [9]
      5368 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5368 I       SR 4 1'h0
      5368 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [9]
      5369 I      CLK 2 \UART.CLK 
      5369 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [10]
      5369 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5369 I       SR 4 1'h0
      5369 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [10]
      5370 I      CLK 2 \UART.CLK 
      5370 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [11]
      5370 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5370 I       SR 4 1'h0
      5370 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [11]
      5371 I      CLK 2 \UART.CLK 
      5371 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [12]
      5371 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5371 I       SR 4 1'h0
      5371 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [12]
      5372 I      CLK 2 \UART.CLK 
      5372 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [13]
      5372 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5372 I       SR 4 1'h0
      5372 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [13]
      5373 I      CLK 2 \UART.CLK 
      5373 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [14]
      5373 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5373 I       SR 4 1'h0
      5373 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [14]
      5374 I      CLK 2 \UART.CLK 
      5374 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [15]
      5374 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5374 I       SR 4 1'h0
      5374 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [15]
      5375 I      CLK 2 \UART.CLK 
      5375 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [16]
      5375 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5375 I       SR 4 1'h0
      5375 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [16]
      5376 I      CLK 2 \UART.CLK 
      5376 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [17]
      5376 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5376 I       SR 4 1'h0
      5376 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [17]
      5377 I      CLK 2 \UART.CLK 
      5377 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [18]
      5377 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5377 I       SR 4 1'h0
      5377 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [18]
      5378 I      CLK 2 \UART.CLK 
      5378 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [19]
      5378 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5378 I       SR 4 1'h0
      5378 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [19]
      5379 I      CLK 2 \UART.CLK 
      5379 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [20]
      5379 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5379 I       SR 4 1'h0
      5379 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [20]
      5380 I      CLK 2 \UART.CLK 
      5380 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [21]
      5380 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5380 I       SR 4 1'h0
      5380 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [21]
      5381 I      CLK 2 \UART.CLK 
      5381 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [22]
      5381 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5381 I       SR 4 1'h0
      5381 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [22]
      5382 I      CLK 2 \UART.CLK 
      5382 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [23]
      5382 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5382 I       SR 4 1'h0
      5382 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [23]
      5383 I      CLK 2 \UART.CLK 
      5383 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [24]
      5383 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5383 I       SR 4 1'h0
      5383 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [24]
      5384 I      CLK 2 \UART.CLK 
      5384 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [25]
      5384 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5384 I       SR 4 1'h0
      5384 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [25]
      5385 I      CLK 2 \UART.CLK 
      5385 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [26]
      5385 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5385 I       SR 4 1'h0
      5385 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [26]
      5386 I      CLK 2 \UART.CLK 
      5386 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [27]
      5386 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5386 I       SR 4 1'h0
      5386 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [27]
      5387 I      CLK 2 \UART.CLK 
      5387 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [28]
      5387 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5387 I       SR 4 1'h0
      5387 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [28]
      5388 I      CLK 2 \UART.CLK 
      5388 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [29]
      5388 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5388 I       SR 4 1'h0
      5388 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [29]
      5389 I      CLK 2 \UART.CLK 
      5389 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [30]
      5389 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5389 I       SR 4 1'h0
      5389 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [30]
      5390 I      CLK 2 \UART.CLK 
      5390 I        D 1 \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [31]
      5390 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5390 I       SR 4 1'h0
      5390 O        Q 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [31]
      5391 I      CLK 2 \UART.CLK 
      5391 I        D 1 \VexRiscv._zz_execute_BRANCH_DO_1 
      5391 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5391 I       SR 4 1'h0
      5391 O        Q 1 \VexRiscv.execute_to_memory_BRANCH_DO 
      5392 I      CLK 2 \UART.CLK 
      5392 I        D 1 _0940_
      5392 I       EN 3 1'h1
      5392 I       SR 4 1'h0
      5392 O        Q 1 \VexRiscv.CsrPlugin_exception 
      5393 I      CLK 2 \UART.CLK 
      5393 I        D 1 _0941_
      5393 I       EN 3 1'h1
      5393 I       SR 4 1'h0
      5393 O        Q 1 _1493_[0]
      5394 I      CLK 2 \UART.CLK 
      5394 I        D 1 _0942_
      5394 I       EN 3 1'h1
      5394 I       SR 4 1'h0
      5394 O        Q 1 _1493_[1]
      5395 I      CLK 2 \UART.CLK 
      5395 I        D 1 _0943_
      5395 I       EN 3 1'h1
      5395 I       SR 4 1'h0
      5395 O        Q 1 _1493_[2]
      5396 I      CLK 2 \UART.CLK 
      5396 I        D 1 _0944_
      5396 I       EN 3 1'h1
      5396 I       SR 4 1'h0
      5396 O        Q 1 _1493_[3]
      5397 I      CLK 2 \UART.CLK 
      5397 I        D 1 _0945_
      5397 I       EN 3 1'h1
      5397 I       SR 4 1'h0
      5397 O        Q 1 _1493_[4]
      5398 I      CLK 2 \UART.CLK 
      5398 I        D 1 _0946_
      5398 I       EN 3 1'h1
      5398 I       SR 4 1'h0
      5398 O        Q 1 _1493_[5]
      5399 I      CLK 2 \UART.CLK 
      5399 I        D 1 _0947_
      5399 I       EN 3 1'h1
      5399 I       SR 4 1'h0
      5399 O        Q 1 _1493_[6]
      5400 I      CLK 2 \UART.CLK 
      5400 I        D 1 _0948_
      5400 I       EN 3 1'h1
      5400 I       SR 4 1'h0
      5400 O        Q 1 _1493_[7]
      5401 I      CLK 2 \UART.CLK 
      5401 I        D 1 _1646_[3]
      5401 I       EN 3 1'h1
      5401 I       SR 4 1'h0
      5401 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_booted 
      5402 I      CLK 2 \UART.CLK 
      5402 I        D 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      5402 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5402 I       SR 4 1'h0
      5402 O        Q 1 \VexRiscv.dBus_cmd_halfPipe_payload_size [0]
      5403 I      CLK 2 \UART.CLK 
      5403 I        D 1 \VexRiscv.switch_Misc_l232_2 
      5403 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5403 I       SR 4 1'h0
      5403 O        Q 1 \VexRiscv.dBus_cmd_halfPipe_payload_size [1]
      5404 I      CLK 2 \UART.CLK 
      5404 I        D 1 _0949_
      5404 I       EN 3 1'h1
      5404 I       SR 4 1'h0
      5404 O        Q 1 core_bus_adr1[0]
      5405 I      CLK 2 \UART.CLK 
      5405 I        D 1 _0950_
      5405 I       EN 3 1'h1
      5405 I       SR 4 1'h0
      5405 O        Q 1 core_bus_adr1[1]
      5406 I      CLK 2 \UART.CLK 
      5406 I        D 1 _0951_
      5406 I       EN 3 1'h1
      5406 I       SR 4 1'h0
      5406 O        Q 1 core_bus_adr1[2]
      5407 I      CLK 2 \UART.CLK 
      5407 I        D 1 _0952_
      5407 I       EN 3 1'h1
      5407 I       SR 4 1'h0
      5407 O        Q 1 core_bus_adr1[3]
      5408 I      CLK 2 \UART.CLK 
      5408 I        D 1 _0953_
      5408 I       EN 3 1'h1
      5408 I       SR 4 1'h0
      5408 O        Q 1 core_bus_adr1[4]
      5409 I      CLK 2 \UART.CLK 
      5409 I        D 1 _0954_
      5409 I       EN 3 1'h1
      5409 I       SR 4 1'h0
      5409 O        Q 1 core_bus_adr1[5]
      5410 I      CLK 2 \UART.CLK 
      5410 I        D 1 _0955_
      5410 I       EN 3 1'h1
      5410 I       SR 4 1'h0
      5410 O        Q 1 core_bus_adr1[6]
      5411 I      CLK 2 \UART.CLK 
      5411 I        D 1 _0956_
      5411 I       EN 3 1'h1
      5411 I       SR 4 1'h0
      5411 O        Q 1 core_bus_adr1[7]
      5412 I      CLK 2 \UART.CLK 
      5412 I        D 1 _0957_
      5412 I       EN 3 1'h1
      5412 I       SR 4 1'h0
      5412 O        Q 1 core_bus_adr1[8]
      5413 I      CLK 2 \UART.CLK 
      5413 I        D 1 _0958_
      5413 I       EN 3 1'h1
      5413 I       SR 4 1'h0
      5413 O        Q 1 core_bus_adr1[9]
      5414 I      CLK 2 \UART.CLK 
      5414 I        D 1 _0959_
      5414 I       EN 3 1'h1
      5414 I       SR 4 1'h0
      5414 O        Q 1 core_bus_adr1[10]
      5415 I      CLK 2 \UART.CLK 
      5415 I        D 1 _0960_
      5415 I       EN 3 1'h1
      5415 I       SR 4 1'h0
      5415 O        Q 1 core_bus_adr1[11]
      5416 I      CLK 2 \UART.CLK 
      5416 I        D 1 _0961_
      5416 I       EN 3 1'h1
      5416 I       SR 4 1'h0
      5416 O        Q 1 core_bus_adr1[12]
      5417 I      CLK 2 \UART.CLK 
      5417 I        D 1 _0962_
      5417 I       EN 3 1'h1
      5417 I       SR 4 1'h0
      5417 O        Q 1 core_bus_adr1[13]
      5418 I      CLK 2 \UART.CLK 
      5418 I        D 1 _0963_
      5418 I       EN 3 1'h1
      5418 I       SR 4 1'h0
      5418 O        Q 1 core_bus_adr1[14]
      5419 I      CLK 2 \UART.CLK 
      5419 I        D 1 _0964_
      5419 I       EN 3 1'h1
      5419 I       SR 4 1'h0
      5419 O        Q 1 core_bus_adr1[15]
      5420 I      CLK 2 \UART.CLK 
      5420 I        D 1 _0965_
      5420 I       EN 3 1'h1
      5420 I       SR 4 1'h0
      5420 O        Q 1 core_bus_adr1[16]
      5421 I      CLK 2 \UART.CLK 
      5421 I        D 1 _0966_
      5421 I       EN 3 1'h1
      5421 I       SR 4 1'h0
      5421 O        Q 1 core_bus_adr1[17]
      5422 I      CLK 2 \UART.CLK 
      5422 I        D 1 _0967_
      5422 I       EN 3 1'h1
      5422 I       SR 4 1'h0
      5422 O        Q 1 core_bus_adr1[18]
      5423 I      CLK 2 \UART.CLK 
      5423 I        D 1 _0968_
      5423 I       EN 3 1'h1
      5423 I       SR 4 1'h0
      5423 O        Q 1 core_bus_adr1[19]
      5424 I      CLK 2 \UART.CLK 
      5424 I        D 1 _0969_
      5424 I       EN 3 1'h1
      5424 I       SR 4 1'h0
      5424 O        Q 1 core_bus_adr1[20]
      5425 I      CLK 2 \UART.CLK 
      5425 I        D 1 _0970_
      5425 I       EN 3 1'h1
      5425 I       SR 4 1'h0
      5425 O        Q 1 core_bus_adr1[21]
      5426 I      CLK 2 \UART.CLK 
      5426 I        D 1 _0971_
      5426 I       EN 3 1'h1
      5426 I       SR 4 1'h0
      5426 O        Q 1 core_bus_adr1[22]
      5427 I      CLK 2 \UART.CLK 
      5427 I        D 1 _0972_
      5427 I       EN 3 1'h1
      5427 I       SR 4 1'h0
      5427 O        Q 1 core_bus_adr1[23]
      5428 I      CLK 2 \UART.CLK 
      5428 I        D 1 _0973_
      5428 I       EN 3 1'h1
      5428 I       SR 4 1'h0
      5428 O        Q 1 core_bus_adr1[24]
      5429 I      CLK 2 \UART.CLK 
      5429 I        D 1 _0974_
      5429 I       EN 3 1'h1
      5429 I       SR 4 1'h0
      5429 O        Q 1 core_bus_adr1[25]
      5430 I      CLK 2 \UART.CLK 
      5430 I        D 1 _0975_
      5430 I       EN 3 1'h1
      5430 I       SR 4 1'h0
      5430 O        Q 1 core_bus_adr1[26]
      5431 I      CLK 2 \UART.CLK 
      5431 I        D 1 _0976_
      5431 I       EN 3 1'h1
      5431 I       SR 4 1'h0
      5431 O        Q 1 core_bus_adr1[27]
      5432 I      CLK 2 \UART.CLK 
      5432 I        D 1 _0977_
      5432 I       EN 3 1'h1
      5432 I       SR 4 1'h0
      5432 O        Q 1 core_bus_adr1[28]
      5433 I      CLK 2 \UART.CLK 
      5433 I        D 1 _0978_
      5433 I       EN 3 1'h1
      5433 I       SR 4 1'h0
      5433 O        Q 1 core_bus_adr1[29]
      5434 I      CLK 2 \UART.CLK 
      5434 I        D 1 \VexRiscv._zz_memory_ENV_CTRL [0]
      5434 I       EN 3 1'h1
      5434 I       SR 4 1'h0
      5434 O        Q 1 \VexRiscv._zz_writeBack_ENV_CTRL [0]
      5435 I      CLK 2 \UART.CLK 
      5435 I        D 1 \VexRiscv._zz_memory_ENV_CTRL [1]
      5435 I       EN 3 1'h1
      5435 I       SR 4 1'h0
      5435 O        Q 1 \VexRiscv._zz_writeBack_ENV_CTRL [1]
      5436 I      CLK 2 \UART.CLK 
      5436 I        D 1 _1294_
      5436 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5436 I       SR 4 1'h0
      5436 O        Q 1 \VexRiscv.execute_CsrPlugin_csr_3008 
      5437 I      CLK 2 \UART.CLK 
      5437 I        D 1 _1295_
      5437 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5437 I       SR 4 1'h0
      5437 O        Q 1 \VexRiscv.execute_CsrPlugin_csr_4032 
      5438 I      CLK 2 \UART.CLK 
      5438 I        D 1 _0979_
      5438 I       EN 3 1'h1
      5438 I       SR 4 1'h0
      5438 O        Q 1 \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0 
      5439 I      CLK 2 \UART.CLK 
      5439 I        D 1 _0980_
      5439 I       EN 3 1'h1
      5439 I       SR 4 1'h0
      5439 O        Q 1 \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1 
      5440 I      CLK 2 \UART.CLK 
      5440 I        D 1 _0981_
      5440 I       EN 3 1'h1
      5440 I       SR 4 1'h0
      5440 O        Q 1 \VexRiscv.CsrPlugin_exceptionPendings_2 
      5441 I      CLK 2 \UART.CLK 
      5441 I        D 1 _0982_
      5441 I       EN 3 1'h1
      5441 I       SR 4 1'h0
      5441 O        Q 1 \VexRiscv.memory_arbitration_isValid 
      5442 I      CLK 2 \UART.CLK 
      5442 I        D 1 _0983_
      5442 I       EN 3 1'h1
      5442 I       SR 4 1'h0
      5442 O        Q 1 \VexRiscv.execute_arbitration_isValid 
      5443 I      CLK 2 \UART.CLK 
      5443 I        D 1 _0984_
      5443 I       EN 3 1'h1
      5443 I       SR 4 1'h0
      5443 O        Q 1 \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2 
      5444 I      CLK 2 \UART.CLK 
      5444 I        D 1 _1293_
      5444 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5444 I       SR 4 1'h0
      5444 O        Q 1 \VexRiscv.execute_CsrPlugin_csr_835 
      5445 I      CLK 2 \UART.CLK 
      5445 I        D 1 \UART_1.DIN [0]
      5445 I       EN 3 \UART_1.uart_tx_i.n176_o 
      5445 I       SR 4 1'h0
      5445 O        Q 1 \UART_1.uart_tx_i.n299_o 
      5446 I      CLK 2 \UART.CLK 
      5446 I        D 1 \UART_1.DIN [1]
      5446 I       EN 3 \UART_1.uart_tx_i.n176_o 
      5446 I       SR 4 1'h0
      5446 O        Q 1 \UART_1.uart_tx_i.n300_o 
      5447 I      CLK 2 \UART.CLK 
      5447 I        D 1 \UART_1.DIN [2]
      5447 I       EN 3 \UART_1.uart_tx_i.n176_o 
      5447 I       SR 4 1'h0
      5447 O        Q 1 \UART_1.uart_tx_i.n301_o 
      5448 I      CLK 2 \UART.CLK 
      5448 I        D 1 \UART_1.DIN [3]
      5448 I       EN 3 \UART_1.uart_tx_i.n176_o 
      5448 I       SR 4 1'h0
      5448 O        Q 1 \UART_1.uart_tx_i.n302_o 
      5449 I      CLK 2 \UART.CLK 
      5449 I        D 1 \UART_1.DIN [4]
      5449 I       EN 3 \UART_1.uart_tx_i.n176_o 
      5449 I       SR 4 1'h0
      5449 O        Q 1 \UART_1.uart_tx_i.n303_o 
      5450 I      CLK 2 \UART.CLK 
      5450 I        D 1 \UART_1.DIN [5]
      5450 I       EN 3 \UART_1.uart_tx_i.n176_o 
      5450 I       SR 4 1'h0
      5450 O        Q 1 \UART_1.uart_tx_i.n304_o 
      5451 I      CLK 2 \UART.CLK 
      5451 I        D 1 \UART_1.DIN [6]
      5451 I       EN 3 \UART_1.uart_tx_i.n176_o 
      5451 I       SR 4 1'h0
      5451 O        Q 1 \UART_1.uart_tx_i.n305_o 
      5452 I      CLK 2 \UART.CLK 
      5452 I        D 1 \UART_1.DIN [7]
      5452 I       EN 3 \UART_1.uart_tx_i.n176_o 
      5452 I       SR 4 1'h0
      5452 O        Q 1 \UART_1.uart_tx_i.n306_o 
      5453 I      CLK 2 \UART.CLK 
      5453 I        D 1 _0985_
      5453 I       EN 3 1'h1
      5453 I       SR 4 1'h0
      5453 O        Q 1 \VexRiscv.CsrPlugin_interrupt_valid 
      5454 I      CLK 2 \UART.CLK 
      5454 I        D 1 _1290_
      5454 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5454 I       SR 4 1'h0
      5454 O        Q 1 \VexRiscv.execute_CsrPlugin_csr_773 
      5455 I      CLK 2 \UART.CLK 
      5455 I        D 1 _1289_
      5455 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5455 I       SR 4 1'h0
      5455 O        Q 1 \VexRiscv.execute_CsrPlugin_csr_772 
      5456 I      CLK 2 \UART.CLK 
      5456 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0]
      5456 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5456 I       SR 4 1'h0
      5456 O        Q 1 \VexRiscv.CsrPlugin_mtval [0]
      5457 I      CLK 2 \UART.CLK 
      5457 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1]
      5457 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5457 I       SR 4 1'h0
      5457 O        Q 1 \VexRiscv.CsrPlugin_mtval [1]
      5458 I      CLK 2 \UART.CLK 
      5458 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2]
      5458 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5458 I       SR 4 1'h0
      5458 O        Q 1 \VexRiscv.CsrPlugin_mtval [2]
      5459 I      CLK 2 \UART.CLK 
      5459 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3]
      5459 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5459 I       SR 4 1'h0
      5459 O        Q 1 \VexRiscv.CsrPlugin_mtval [3]
      5460 I      CLK 2 \UART.CLK 
      5460 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4]
      5460 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5460 I       SR 4 1'h0
      5460 O        Q 1 \VexRiscv.CsrPlugin_mtval [4]
      5461 I      CLK 2 \UART.CLK 
      5461 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5]
      5461 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5461 I       SR 4 1'h0
      5461 O        Q 1 \VexRiscv.CsrPlugin_mtval [5]
      5462 I      CLK 2 \UART.CLK 
      5462 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6]
      5462 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5462 I       SR 4 1'h0
      5462 O        Q 1 \VexRiscv.CsrPlugin_mtval [6]
      5463 I      CLK 2 \UART.CLK 
      5463 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7]
      5463 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5463 I       SR 4 1'h0
      5463 O        Q 1 \VexRiscv.CsrPlugin_mtval [7]
      5464 I      CLK 2 \UART.CLK 
      5464 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8]
      5464 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5464 I       SR 4 1'h0
      5464 O        Q 1 \VexRiscv.CsrPlugin_mtval [8]
      5465 I      CLK 2 \UART.CLK 
      5465 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9]
      5465 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5465 I       SR 4 1'h0
      5465 O        Q 1 \VexRiscv.CsrPlugin_mtval [9]
      5466 I      CLK 2 \UART.CLK 
      5466 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10]
      5466 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5466 I       SR 4 1'h0
      5466 O        Q 1 \VexRiscv.CsrPlugin_mtval [10]
      5467 I      CLK 2 \UART.CLK 
      5467 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11]
      5467 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5467 I       SR 4 1'h0
      5467 O        Q 1 \VexRiscv.CsrPlugin_mtval [11]
      5468 I      CLK 2 \UART.CLK 
      5468 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12]
      5468 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5468 I       SR 4 1'h0
      5468 O        Q 1 \VexRiscv.CsrPlugin_mtval [12]
      5469 I      CLK 2 \UART.CLK 
      5469 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13]
      5469 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5469 I       SR 4 1'h0
      5469 O        Q 1 \VexRiscv.CsrPlugin_mtval [13]
      5470 I      CLK 2 \UART.CLK 
      5470 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14]
      5470 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5470 I       SR 4 1'h0
      5470 O        Q 1 \VexRiscv.CsrPlugin_mtval [14]
      5471 I      CLK 2 \UART.CLK 
      5471 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15]
      5471 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5471 I       SR 4 1'h0
      5471 O        Q 1 \VexRiscv.CsrPlugin_mtval [15]
      5472 I      CLK 2 \UART.CLK 
      5472 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16]
      5472 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5472 I       SR 4 1'h0
      5472 O        Q 1 \VexRiscv.CsrPlugin_mtval [16]
      5473 I      CLK 2 \UART.CLK 
      5473 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17]
      5473 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5473 I       SR 4 1'h0
      5473 O        Q 1 \VexRiscv.CsrPlugin_mtval [17]
      5474 I      CLK 2 \UART.CLK 
      5474 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18]
      5474 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5474 I       SR 4 1'h0
      5474 O        Q 1 \VexRiscv.CsrPlugin_mtval [18]
      5475 I      CLK 2 \UART.CLK 
      5475 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19]
      5475 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5475 I       SR 4 1'h0
      5475 O        Q 1 \VexRiscv.CsrPlugin_mtval [19]
      5476 I      CLK 2 \UART.CLK 
      5476 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20]
      5476 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5476 I       SR 4 1'h0
      5476 O        Q 1 \VexRiscv.CsrPlugin_mtval [20]
      5477 I      CLK 2 \UART.CLK 
      5477 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21]
      5477 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5477 I       SR 4 1'h0
      5477 O        Q 1 \VexRiscv.CsrPlugin_mtval [21]
      5478 I      CLK 2 \UART.CLK 
      5478 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22]
      5478 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5478 I       SR 4 1'h0
      5478 O        Q 1 \VexRiscv.CsrPlugin_mtval [22]
      5479 I      CLK 2 \UART.CLK 
      5479 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23]
      5479 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5479 I       SR 4 1'h0
      5479 O        Q 1 \VexRiscv.CsrPlugin_mtval [23]
      5480 I      CLK 2 \UART.CLK 
      5480 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24]
      5480 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5480 I       SR 4 1'h0
      5480 O        Q 1 \VexRiscv.CsrPlugin_mtval [24]
      5481 I      CLK 2 \UART.CLK 
      5481 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25]
      5481 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5481 I       SR 4 1'h0
      5481 O        Q 1 \VexRiscv.CsrPlugin_mtval [25]
      5482 I      CLK 2 \UART.CLK 
      5482 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26]
      5482 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5482 I       SR 4 1'h0
      5482 O        Q 1 \VexRiscv.CsrPlugin_mtval [26]
      5483 I      CLK 2 \UART.CLK 
      5483 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27]
      5483 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5483 I       SR 4 1'h0
      5483 O        Q 1 \VexRiscv.CsrPlugin_mtval [27]
      5484 I      CLK 2 \UART.CLK 
      5484 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28]
      5484 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5484 I       SR 4 1'h0
      5484 O        Q 1 \VexRiscv.CsrPlugin_mtval [28]
      5485 I      CLK 2 \UART.CLK 
      5485 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29]
      5485 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5485 I       SR 4 1'h0
      5485 O        Q 1 \VexRiscv.CsrPlugin_mtval [29]
      5486 I      CLK 2 \UART.CLK 
      5486 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30]
      5486 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5486 I       SR 4 1'h0
      5486 O        Q 1 \VexRiscv.CsrPlugin_mtval [30]
      5487 I      CLK 2 \UART.CLK 
      5487 I        D 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31]
      5487 I       EN 3 \VexRiscv.CsrPlugin_hadException 
      5487 I       SR 4 1'h0
      5487 O        Q 1 \VexRiscv.CsrPlugin_mtval [31]
      5488 I      CLK 2 \UART.CLK 
      5488 I        D 1 \VexRiscv._zz_execute_to_memory_PC [2]
      5488 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5488 I       SR 4 1'h0
      5488 O        Q 1 \VexRiscv.execute_to_memory_PC [2]
      5489 I      CLK 2 \UART.CLK 
      5489 I        D 1 \VexRiscv._zz_execute_to_memory_PC [3]
      5489 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5489 I       SR 4 1'h0
      5489 O        Q 1 \VexRiscv.execute_to_memory_PC [3]
      5490 I      CLK 2 \UART.CLK 
      5490 I        D 1 \VexRiscv._zz_execute_to_memory_PC [4]
      5490 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5490 I       SR 4 1'h0
      5490 O        Q 1 \VexRiscv.execute_to_memory_PC [4]
      5491 I      CLK 2 \UART.CLK 
      5491 I        D 1 \VexRiscv._zz_execute_to_memory_PC [5]
      5491 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5491 I       SR 4 1'h0
      5491 O        Q 1 \VexRiscv.execute_to_memory_PC [5]
      5492 I      CLK 2 \UART.CLK 
      5492 I        D 1 \VexRiscv._zz_execute_to_memory_PC [6]
      5492 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5492 I       SR 4 1'h0
      5492 O        Q 1 \VexRiscv.execute_to_memory_PC [6]
      5493 I      CLK 2 \UART.CLK 
      5493 I        D 1 \VexRiscv._zz_execute_to_memory_PC [7]
      5493 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5493 I       SR 4 1'h0
      5493 O        Q 1 \VexRiscv.execute_to_memory_PC [7]
      5494 I      CLK 2 \UART.CLK 
      5494 I        D 1 \VexRiscv._zz_execute_to_memory_PC [8]
      5494 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5494 I       SR 4 1'h0
      5494 O        Q 1 \VexRiscv.execute_to_memory_PC [8]
      5495 I      CLK 2 \UART.CLK 
      5495 I        D 1 \VexRiscv._zz_execute_to_memory_PC [9]
      5495 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5495 I       SR 4 1'h0
      5495 O        Q 1 \VexRiscv.execute_to_memory_PC [9]
      5496 I      CLK 2 \UART.CLK 
      5496 I        D 1 \VexRiscv._zz_execute_to_memory_PC [10]
      5496 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5496 I       SR 4 1'h0
      5496 O        Q 1 \VexRiscv.execute_to_memory_PC [10]
      5497 I      CLK 2 \UART.CLK 
      5497 I        D 1 \VexRiscv._zz_execute_to_memory_PC [11]
      5497 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5497 I       SR 4 1'h0
      5497 O        Q 1 \VexRiscv.execute_to_memory_PC [11]
      5498 I      CLK 2 \UART.CLK 
      5498 I        D 1 \VexRiscv._zz_execute_to_memory_PC [12]
      5498 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5498 I       SR 4 1'h0
      5498 O        Q 1 \VexRiscv.execute_to_memory_PC [12]
      5499 I      CLK 2 \UART.CLK 
      5499 I        D 1 \VexRiscv._zz_execute_to_memory_PC [13]
      5499 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5499 I       SR 4 1'h0
      5499 O        Q 1 \VexRiscv.execute_to_memory_PC [13]
      5500 I      CLK 2 \UART.CLK 
      5500 I        D 1 \VexRiscv._zz_execute_to_memory_PC [14]
      5500 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5500 I       SR 4 1'h0
      5500 O        Q 1 \VexRiscv.execute_to_memory_PC [14]
      5501 I      CLK 2 \UART.CLK 
      5501 I        D 1 \VexRiscv._zz_execute_to_memory_PC [15]
      5501 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5501 I       SR 4 1'h0
      5501 O        Q 1 \VexRiscv.execute_to_memory_PC [15]
      5502 I      CLK 2 \UART.CLK 
      5502 I        D 1 \VexRiscv._zz_execute_to_memory_PC [16]
      5502 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5502 I       SR 4 1'h0
      5502 O        Q 1 \VexRiscv.execute_to_memory_PC [16]
      5503 I      CLK 2 \UART.CLK 
      5503 I        D 1 \VexRiscv._zz_execute_to_memory_PC [17]
      5503 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5503 I       SR 4 1'h0
      5503 O        Q 1 \VexRiscv.execute_to_memory_PC [17]
      5504 I      CLK 2 \UART.CLK 
      5504 I        D 1 \VexRiscv._zz_execute_to_memory_PC [18]
      5504 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5504 I       SR 4 1'h0
      5504 O        Q 1 \VexRiscv.execute_to_memory_PC [18]
      5505 I      CLK 2 \UART.CLK 
      5505 I        D 1 \VexRiscv._zz_execute_to_memory_PC [19]
      5505 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5505 I       SR 4 1'h0
      5505 O        Q 1 \VexRiscv.execute_to_memory_PC [19]
      5506 I      CLK 2 \UART.CLK 
      5506 I        D 1 \VexRiscv._zz_execute_to_memory_PC [20]
      5506 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5506 I       SR 4 1'h0
      5506 O        Q 1 \VexRiscv.execute_to_memory_PC [20]
      5507 I      CLK 2 \UART.CLK 
      5507 I        D 1 \VexRiscv._zz_execute_to_memory_PC [21]
      5507 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5507 I       SR 4 1'h0
      5507 O        Q 1 \VexRiscv.execute_to_memory_PC [21]
      5508 I      CLK 2 \UART.CLK 
      5508 I        D 1 \VexRiscv._zz_execute_to_memory_PC [22]
      5508 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5508 I       SR 4 1'h0
      5508 O        Q 1 \VexRiscv.execute_to_memory_PC [22]
      5509 I      CLK 2 \UART.CLK 
      5509 I        D 1 \VexRiscv._zz_execute_to_memory_PC [23]
      5509 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5509 I       SR 4 1'h0
      5509 O        Q 1 \VexRiscv.execute_to_memory_PC [23]
      5510 I      CLK 2 \UART.CLK 
      5510 I        D 1 \VexRiscv._zz_execute_to_memory_PC [24]
      5510 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5510 I       SR 4 1'h0
      5510 O        Q 1 \VexRiscv.execute_to_memory_PC [24]
      5511 I      CLK 2 \UART.CLK 
      5511 I        D 1 \VexRiscv._zz_execute_to_memory_PC [25]
      5511 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5511 I       SR 4 1'h0
      5511 O        Q 1 \VexRiscv.execute_to_memory_PC [25]
      5512 I      CLK 2 \UART.CLK 
      5512 I        D 1 \VexRiscv._zz_execute_to_memory_PC [26]
      5512 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5512 I       SR 4 1'h0
      5512 O        Q 1 \VexRiscv.execute_to_memory_PC [26]
      5513 I      CLK 2 \UART.CLK 
      5513 I        D 1 \VexRiscv._zz_execute_to_memory_PC [27]
      5513 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5513 I       SR 4 1'h0
      5513 O        Q 1 \VexRiscv.execute_to_memory_PC [27]
      5514 I      CLK 2 \UART.CLK 
      5514 I        D 1 \VexRiscv._zz_execute_to_memory_PC [28]
      5514 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5514 I       SR 4 1'h0
      5514 O        Q 1 \VexRiscv.execute_to_memory_PC [28]
      5515 I      CLK 2 \UART.CLK 
      5515 I        D 1 \VexRiscv._zz_execute_to_memory_PC [29]
      5515 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5515 I       SR 4 1'h0
      5515 O        Q 1 \VexRiscv.execute_to_memory_PC [29]
      5516 I      CLK 2 \UART.CLK 
      5516 I        D 1 \VexRiscv._zz_execute_to_memory_PC [30]
      5516 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5516 I       SR 4 1'h0
      5516 O        Q 1 \VexRiscv.execute_to_memory_PC [30]
      5517 I      CLK 2 \UART.CLK 
      5517 I        D 1 \VexRiscv._zz_execute_to_memory_PC [31]
      5517 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5517 I       SR 4 1'h0
      5517 O        Q 1 \VexRiscv.execute_to_memory_PC [31]
      5518 I      CLK 2 \UART.CLK 
      5518 I        D 1 _1296_
      5518 I       EN 3 \VexRiscv.when_CsrPlugin_l1390 
      5518 I       SR 4 1'h0
      5518 O        Q 1 \VexRiscv.CsrPlugin_mcause_interrupt 
      5519 I      CLK 2 \UART.CLK 
      5519 I        D 1 \VexRiscv.execute_ALIGNEMENT_FAULT 
      5519 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5519 I       SR 4 1'h0
      5519 O        Q 1 \VexRiscv.execute_to_memory_ALIGNEMENT_FAULT 
      5520 I      CLK 2 \UART.CLK 
      5520 I        D 1 _0986_
      5520 I       EN 3 1'h1
      5520 I       SR 4 1'h0
      5520 O        Q 1 \VexRiscv.dBusWishbone_CYC 
      5521 I      CLK 2 \UART.CLK 
      5521 I        D 1 _0987_
      5521 I       EN 3 1'h1
      5521 I       SR 4 1'h0
      5521 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [0]
      5522 I      CLK 2 \UART.CLK 
      5522 I        D 1 _0988_
      5522 I       EN 3 1'h1
      5522 I       SR 4 1'h0
      5522 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [1]
      5523 I      CLK 2 \UART.CLK 
      5523 I        D 1 _0989_
      5523 I       EN 3 1'h1
      5523 I       SR 4 1'h0
      5523 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [2]
      5524 I      CLK 2 \UART.CLK 
      5524 I        D 1 _0990_
      5524 I       EN 3 1'h1
      5524 I       SR 4 1'h0
      5524 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [3]
      5525 I      CLK 2 \UART.CLK 
      5525 I        D 1 _0991_
      5525 I       EN 3 1'h1
      5525 I       SR 4 1'h0
      5525 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [4]
      5526 I      CLK 2 \UART.CLK 
      5526 I        D 1 _0992_
      5526 I       EN 3 1'h1
      5526 I       SR 4 1'h0
      5526 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [5]
      5527 I      CLK 2 \UART.CLK 
      5527 I        D 1 _0993_
      5527 I       EN 3 1'h1
      5527 I       SR 4 1'h0
      5527 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [6]
      5528 I      CLK 2 \UART.CLK 
      5528 I        D 1 _0994_
      5528 I       EN 3 1'h1
      5528 I       SR 4 1'h0
      5528 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [7]
      5529 I      CLK 2 \UART.CLK 
      5529 I        D 1 _0995_
      5529 I       EN 3 1'h1
      5529 I       SR 4 1'h0
      5529 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [8]
      5530 I      CLK 2 \UART.CLK 
      5530 I        D 1 _0996_
      5530 I       EN 3 1'h1
      5530 I       SR 4 1'h0
      5530 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [9]
      5531 I      CLK 2 \UART.CLK 
      5531 I        D 1 _0997_
      5531 I       EN 3 1'h1
      5531 I       SR 4 1'h0
      5531 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [10]
      5532 I      CLK 2 \UART.CLK 
      5532 I        D 1 _0998_
      5532 I       EN 3 1'h1
      5532 I       SR 4 1'h0
      5532 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [11]
      5533 I      CLK 2 \UART.CLK 
      5533 I        D 1 _0999_
      5533 I       EN 3 1'h1
      5533 I       SR 4 1'h0
      5533 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [12]
      5534 I      CLK 2 \UART.CLK 
      5534 I        D 1 _1000_
      5534 I       EN 3 1'h1
      5534 I       SR 4 1'h0
      5534 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [13]
      5535 I      CLK 2 \UART.CLK 
      5535 I        D 1 _1001_
      5535 I       EN 3 1'h1
      5535 I       SR 4 1'h0
      5535 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [14]
      5536 I      CLK 2 \UART.CLK 
      5536 I        D 1 _1002_
      5536 I       EN 3 1'h1
      5536 I       SR 4 1'h0
      5536 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [15]
      5537 I      CLK 2 \UART.CLK 
      5537 I        D 1 _1003_
      5537 I       EN 3 1'h1
      5537 I       SR 4 1'h0
      5537 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [16]
      5538 I      CLK 2 \UART.CLK 
      5538 I        D 1 _1004_
      5538 I       EN 3 1'h1
      5538 I       SR 4 1'h0
      5538 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [17]
      5539 I      CLK 2 \UART.CLK 
      5539 I        D 1 _1005_
      5539 I       EN 3 1'h1
      5539 I       SR 4 1'h0
      5539 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [18]
      5540 I      CLK 2 \UART.CLK 
      5540 I        D 1 _1006_
      5540 I       EN 3 1'h1
      5540 I       SR 4 1'h0
      5540 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [19]
      5541 I      CLK 2 \UART.CLK 
      5541 I        D 1 _1007_
      5541 I       EN 3 1'h1
      5541 I       SR 4 1'h0
      5541 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [20]
      5542 I      CLK 2 \UART.CLK 
      5542 I        D 1 _1008_
      5542 I       EN 3 1'h1
      5542 I       SR 4 1'h0
      5542 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [21]
      5543 I      CLK 2 \UART.CLK 
      5543 I        D 1 _1009_
      5543 I       EN 3 1'h1
      5543 I       SR 4 1'h0
      5543 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [22]
      5544 I      CLK 2 \UART.CLK 
      5544 I        D 1 _1010_
      5544 I       EN 3 1'h1
      5544 I       SR 4 1'h0
      5544 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [23]
      5545 I      CLK 2 \UART.CLK 
      5545 I        D 1 _1011_
      5545 I       EN 3 1'h1
      5545 I       SR 4 1'h0
      5545 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [24]
      5546 I      CLK 2 \UART.CLK 
      5546 I        D 1 _1012_
      5546 I       EN 3 1'h1
      5546 I       SR 4 1'h0
      5546 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [25]
      5547 I      CLK 2 \UART.CLK 
      5547 I        D 1 _1013_
      5547 I       EN 3 1'h1
      5547 I       SR 4 1'h0
      5547 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [26]
      5548 I      CLK 2 \UART.CLK 
      5548 I        D 1 _1014_
      5548 I       EN 3 1'h1
      5548 I       SR 4 1'h0
      5548 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [27]
      5549 I      CLK 2 \UART.CLK 
      5549 I        D 1 _1015_
      5549 I       EN 3 1'h1
      5549 I       SR 4 1'h0
      5549 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [28]
      5550 I      CLK 2 \UART.CLK 
      5550 I        D 1 _1016_
      5550 I       EN 3 1'h1
      5550 I       SR 4 1'h0
      5550 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [29]
      5551 I      CLK 2 \UART.CLK 
      5551 I        D 1 _1017_
      5551 I       EN 3 1'h1
      5551 I       SR 4 1'h0
      5551 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [30]
      5552 I      CLK 2 \UART.CLK 
      5552 I        D 1 _1018_
      5552 I       EN 3 1'h1
      5552 I       SR 4 1'h0
      5552 O        Q 1 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [31]
      5553 I      CLK 2 \UART.CLK 
      5553 I        D 1 _1019_
      5553 I       EN 3 1'h1
      5553 I       SR 4 1'h0
      5553 O        Q 1 \VexRiscv.iBusWishbone_CYC 
      5554 I      CLK 2 \UART.CLK 
      5554 I        D 1 _1020_
      5554 I       EN 3 1'h1
      5554 I       SR 4 1'h0
      5554 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_inc 
      5555 I      CLK 2 \UART.CLK 
      5555 I        D 1 _1021_
      5555 I       EN 3 1'h1
      5555 I       SR 4 1'h0
      5555 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [2]
      5556 I      CLK 2 \UART.CLK 
      5556 I        D 1 _1022_
      5556 I       EN 3 1'h1
      5556 I       SR 4 1'h0
      5556 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [3]
      5557 I      CLK 2 \UART.CLK 
      5557 I        D 1 _1023_
      5557 I       EN 3 1'h1
      5557 I       SR 4 1'h0
      5557 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [4]
      5558 I      CLK 2 \UART.CLK 
      5558 I        D 1 _1024_
      5558 I       EN 3 1'h1
      5558 I       SR 4 1'h0
      5558 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [5]
      5559 I      CLK 2 \UART.CLK 
      5559 I        D 1 _1025_
      5559 I       EN 3 1'h1
      5559 I       SR 4 1'h0
      5559 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [6]
      5560 I      CLK 2 \UART.CLK 
      5560 I        D 1 _1026_
      5560 I       EN 3 1'h1
      5560 I       SR 4 1'h0
      5560 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [7]
      5561 I      CLK 2 \UART.CLK 
      5561 I        D 1 _1027_
      5561 I       EN 3 1'h1
      5561 I       SR 4 1'h0
      5561 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [8]
      5562 I      CLK 2 \UART.CLK 
      5562 I        D 1 _1028_
      5562 I       EN 3 1'h1
      5562 I       SR 4 1'h0
      5562 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [9]
      5563 I      CLK 2 \UART.CLK 
      5563 I        D 1 _1029_
      5563 I       EN 3 1'h1
      5563 I       SR 4 1'h0
      5563 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [10]
      5564 I      CLK 2 \UART.CLK 
      5564 I        D 1 _1030_
      5564 I       EN 3 1'h1
      5564 I       SR 4 1'h0
      5564 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [11]
      5565 I      CLK 2 \UART.CLK 
      5565 I        D 1 _1031_
      5565 I       EN 3 1'h1
      5565 I       SR 4 1'h0
      5565 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [12]
      5566 I      CLK 2 \UART.CLK 
      5566 I        D 1 _1032_
      5566 I       EN 3 1'h1
      5566 I       SR 4 1'h0
      5566 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [13]
      5567 I      CLK 2 \UART.CLK 
      5567 I        D 1 _1033_
      5567 I       EN 3 1'h1
      5567 I       SR 4 1'h0
      5567 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [14]
      5568 I      CLK 2 \UART.CLK 
      5568 I        D 1 _1034_
      5568 I       EN 3 1'h1
      5568 I       SR 4 1'h0
      5568 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [15]
      5569 I      CLK 2 \UART.CLK 
      5569 I        D 1 _1035_
      5569 I       EN 3 1'h1
      5569 I       SR 4 1'h0
      5569 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [16]
      5570 I      CLK 2 \UART.CLK 
      5570 I        D 1 _1036_
      5570 I       EN 3 1'h1
      5570 I       SR 4 1'h0
      5570 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [17]
      5571 I      CLK 2 \UART.CLK 
      5571 I        D 1 _1037_
      5571 I       EN 3 1'h1
      5571 I       SR 4 1'h0
      5571 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [18]
      5572 I      CLK 2 \UART.CLK 
      5572 I        D 1 _1038_
      5572 I       EN 3 1'h1
      5572 I       SR 4 1'h0
      5572 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [19]
      5573 I      CLK 2 \UART.CLK 
      5573 I        D 1 _1039_
      5573 I       EN 3 1'h1
      5573 I       SR 4 1'h0
      5573 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [20]
      5574 I      CLK 2 \UART.CLK 
      5574 I        D 1 _1040_
      5574 I       EN 3 1'h1
      5574 I       SR 4 1'h0
      5574 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [21]
      5575 I      CLK 2 \UART.CLK 
      5575 I        D 1 _1041_
      5575 I       EN 3 1'h1
      5575 I       SR 4 1'h0
      5575 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [22]
      5576 I      CLK 2 \UART.CLK 
      5576 I        D 1 _1042_
      5576 I       EN 3 1'h1
      5576 I       SR 4 1'h0
      5576 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [23]
      5577 I      CLK 2 \UART.CLK 
      5577 I        D 1 _1043_
      5577 I       EN 3 1'h1
      5577 I       SR 4 1'h0
      5577 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [24]
      5578 I      CLK 2 \UART.CLK 
      5578 I        D 1 _1044_
      5578 I       EN 3 1'h1
      5578 I       SR 4 1'h0
      5578 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [25]
      5579 I      CLK 2 \UART.CLK 
      5579 I        D 1 _1045_
      5579 I       EN 3 1'h1
      5579 I       SR 4 1'h0
      5579 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [26]
      5580 I      CLK 2 \UART.CLK 
      5580 I        D 1 _1046_
      5580 I       EN 3 1'h1
      5580 I       SR 4 1'h0
      5580 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [27]
      5581 I      CLK 2 \UART.CLK 
      5581 I        D 1 _1047_
      5581 I       EN 3 1'h1
      5581 I       SR 4 1'h0
      5581 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [28]
      5582 I      CLK 2 \UART.CLK 
      5582 I        D 1 _1048_
      5582 I       EN 3 1'h1
      5582 I       SR 4 1'h0
      5582 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [29]
      5583 I      CLK 2 \UART.CLK 
      5583 I        D 1 _1049_
      5583 I       EN 3 1'h1
      5583 I       SR 4 1'h0
      5583 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [30]
      5584 I      CLK 2 \UART.CLK 
      5584 I        D 1 _1050_
      5584 I       EN 3 1'h1
      5584 I       SR 4 1'h0
      5584 O        Q 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [31]
      5585 I      CLK 2 \UART.CLK 
      5585 I        D 1 \VexRiscv.dBus_cmd_payload_wr 
      5585 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5585 I       SR 4 1'h0
      5585 O        Q 1 \VexRiscv.dBusWishbone_WE 
      5586 I      CLK 2 \UART.CLK 
      5586 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [0]
      5586 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5586 I       SR 4 1'h0
      5586 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [0]
      5587 I      CLK 2 \UART.CLK 
      5587 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [1]
      5587 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5587 I       SR 4 1'h0
      5587 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [1]
      5588 I      CLK 2 \UART.CLK 
      5588 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [2]
      5588 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5588 I       SR 4 1'h0
      5588 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [2]
      5589 I      CLK 2 \UART.CLK 
      5589 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [3]
      5589 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5589 I       SR 4 1'h0
      5589 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [3]
      5590 I      CLK 2 \UART.CLK 
      5590 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [4]
      5590 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5590 I       SR 4 1'h0
      5590 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [4]
      5591 I      CLK 2 \UART.CLK 
      5591 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [5]
      5591 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5591 I       SR 4 1'h0
      5591 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [5]
      5592 I      CLK 2 \UART.CLK 
      5592 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [6]
      5592 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5592 I       SR 4 1'h0
      5592 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [6]
      5593 I      CLK 2 \UART.CLK 
      5593 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [7]
      5593 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5593 I       SR 4 1'h0
      5593 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [7]
      5594 I      CLK 2 \UART.CLK 
      5594 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [8]
      5594 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5594 I       SR 4 1'h0
      5594 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [8]
      5595 I      CLK 2 \UART.CLK 
      5595 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [9]
      5595 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5595 I       SR 4 1'h0
      5595 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [9]
      5596 I      CLK 2 \UART.CLK 
      5596 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [10]
      5596 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5596 I       SR 4 1'h0
      5596 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [10]
      5597 I      CLK 2 \UART.CLK 
      5597 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [11]
      5597 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5597 I       SR 4 1'h0
      5597 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [11]
      5598 I      CLK 2 \UART.CLK 
      5598 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [12]
      5598 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5598 I       SR 4 1'h0
      5598 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [12]
      5599 I      CLK 2 \UART.CLK 
      5599 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [13]
      5599 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5599 I       SR 4 1'h0
      5599 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [13]
      5600 I      CLK 2 \UART.CLK 
      5600 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [14]
      5600 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5600 I       SR 4 1'h0
      5600 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [14]
      5601 I      CLK 2 \UART.CLK 
      5601 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [15]
      5601 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5601 I       SR 4 1'h0
      5601 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [15]
      5602 I      CLK 2 \UART.CLK 
      5602 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [16]
      5602 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5602 I       SR 4 1'h0
      5602 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [16]
      5603 I      CLK 2 \UART.CLK 
      5603 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [17]
      5603 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5603 I       SR 4 1'h0
      5603 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [17]
      5604 I      CLK 2 \UART.CLK 
      5604 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [18]
      5604 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5604 I       SR 4 1'h0
      5604 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [18]
      5605 I      CLK 2 \UART.CLK 
      5605 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [19]
      5605 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5605 I       SR 4 1'h0
      5605 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [19]
      5606 I      CLK 2 \UART.CLK 
      5606 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [20]
      5606 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5606 I       SR 4 1'h0
      5606 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [20]
      5607 I      CLK 2 \UART.CLK 
      5607 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [21]
      5607 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5607 I       SR 4 1'h0
      5607 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [21]
      5608 I      CLK 2 \UART.CLK 
      5608 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [22]
      5608 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5608 I       SR 4 1'h0
      5608 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [22]
      5609 I      CLK 2 \UART.CLK 
      5609 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [23]
      5609 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5609 I       SR 4 1'h0
      5609 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [23]
      5610 I      CLK 2 \UART.CLK 
      5610 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [24]
      5610 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5610 I       SR 4 1'h0
      5610 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [24]
      5611 I      CLK 2 \UART.CLK 
      5611 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [25]
      5611 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5611 I       SR 4 1'h0
      5611 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [25]
      5612 I      CLK 2 \UART.CLK 
      5612 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [26]
      5612 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5612 I       SR 4 1'h0
      5612 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [26]
      5613 I      CLK 2 \UART.CLK 
      5613 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [27]
      5613 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5613 I       SR 4 1'h0
      5613 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [27]
      5614 I      CLK 2 \UART.CLK 
      5614 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [28]
      5614 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5614 I       SR 4 1'h0
      5614 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [28]
      5615 I      CLK 2 \UART.CLK 
      5615 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [29]
      5615 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5615 I       SR 4 1'h0
      5615 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [29]
      5616 I      CLK 2 \UART.CLK 
      5616 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [30]
      5616 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5616 I       SR 4 1'h0
      5616 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [30]
      5617 I      CLK 2 \UART.CLK 
      5617 I        D 1 \VexRiscv._zz_dBus_cmd_payload_data [31]
      5617 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5617 I       SR 4 1'h0
      5617 O        Q 1 \VexRiscv.dBusWishbone_DAT_MOSI [31]
      5618 I      CLK 2 \UART.CLK 
      5618 I        D 1 \VexRiscv._zz__zz_decode_IS_CSR_6 
      5618 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5618 I       SR 4 1'h0
      5618 O        Q 1 \VexRiscv._zz_execute_BRANCH_CTRL [0]
      5619 I      CLK 2 \UART.CLK 
      5619 I        D 1 \VexRiscv._zz_decode_BRANCH_CTRL [1]
      5619 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5619 I       SR 4 1'h0
      5619 O        Q 1 \VexRiscv._zz_execute_BRANCH_CTRL [1]
      5620 I      CLK 2 \UART.CLK 
      5620 I        D 1 \VexRiscv.decode_IS_CSR 
      5620 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5620 I       SR 4 1'h0
      5620 O        Q 1 \VexRiscv.decode_to_execute_IS_CSR 
      5621 I      CLK 2 \UART.CLK 
      5621 I        D 1 \VexRiscv._zz_decode_ENV_CTRL [0]
      5621 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5621 I       SR 4 1'h0
      5621 O        Q 1 \VexRiscv._zz_execute_ENV_CTRL [0]
      5622 I      CLK 2 \UART.CLK 
      5622 I        D 1 \VexRiscv._zz_decode_ENV_CTRL [1]
      5622 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5622 I       SR 4 1'h0
      5622 O        Q 1 \VexRiscv._zz_execute_ENV_CTRL [1]
      5623 I      CLK 2 \UART.CLK 
      5623 I        D 1 _1051_
      5623 I       EN 3 1'h1
      5623 I       SR 4 1'h0
      5623 O        Q 1 \VexRiscv.IBusSimplePlugin_iBusRsp_stages_1_input_valid 
      5624 I      CLK 2 \UART.CLK 
      5624 I        D 1 \VexRiscv.decode_SRC_LESS_UNSIGNED 
      5624 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5624 I       SR 4 1'h0
      5624 O        Q 1 \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED 
      5625 I      CLK 2 \UART.CLK 
      5625 I        D 1 \VexRiscv._zz__zz_decode_IS_CSR_25 
      5625 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5625 I       SR 4 1'h0
      5625 O        Q 1 \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]
      5626 I      CLK 2 \UART.CLK 
      5626 I        D 1 _1052_
      5626 I       EN 3 1'h1
      5626 I       SR 4 1'h0
      5626 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_valid 
      5627 I      CLK 2 \UART.CLK 
      5627 I        D 1 \VexRiscv._zz__zz_decode_IS_CSR_11 
      5627 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5627 I       SR 4 1'h0
      5627 O        Q 1 \VexRiscv._zz_execute_SHIFT_CTRL [0]
      5628 I      CLK 2 \UART.CLK 
      5628 I        D 1 \VexRiscv._zz__zz_decode_IS_CSR_8 
      5628 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5628 I       SR 4 1'h0
      5628 O        Q 1 \VexRiscv._zz_execute_SHIFT_CTRL [1]
      5629 I      CLK 2 \UART.CLK 
      5629 I        D 1 \VexRiscv.dBus_cmd_payload_address [0]
      5629 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5629 I       SR 4 1'h0
      5629 O        Q 1 \VexRiscv.dBus_cmd_halfPipe_payload_address [0]
      5630 I      CLK 2 \UART.CLK 
      5630 I        D 1 \VexRiscv.dBus_cmd_payload_address [1]
      5630 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5630 I       SR 4 1'h0
      5630 O        Q 1 \VexRiscv.dBus_cmd_halfPipe_payload_address [1]
      5631 I      CLK 2 \UART.CLK 
      5631 I        D 1 \VexRiscv.dBus_cmd_payload_address [2]
      5631 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5631 I       SR 4 1'h0
      5631 O        Q 1 \VexRiscv.dBusWishbone_ADR [0]
      5632 I      CLK 2 \UART.CLK 
      5632 I        D 1 \VexRiscv.dBus_cmd_payload_address [3]
      5632 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5632 I       SR 4 1'h0
      5632 O        Q 1 \VexRiscv.dBusWishbone_ADR [1]
      5633 I      CLK 2 \UART.CLK 
      5633 I        D 1 \VexRiscv.dBus_cmd_payload_address [4]
      5633 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5633 I       SR 4 1'h0
      5633 O        Q 1 \VexRiscv.dBusWishbone_ADR [2]
      5634 I      CLK 2 \UART.CLK 
      5634 I        D 1 \VexRiscv.dBus_cmd_payload_address [5]
      5634 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5634 I       SR 4 1'h0
      5634 O        Q 1 \VexRiscv.dBusWishbone_ADR [3]
      5635 I      CLK 2 \UART.CLK 
      5635 I        D 1 \VexRiscv.dBus_cmd_payload_address [6]
      5635 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5635 I       SR 4 1'h0
      5635 O        Q 1 \VexRiscv.dBusWishbone_ADR [4]
      5636 I      CLK 2 \UART.CLK 
      5636 I        D 1 \VexRiscv.dBus_cmd_payload_address [7]
      5636 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5636 I       SR 4 1'h0
      5636 O        Q 1 \VexRiscv.dBusWishbone_ADR [5]
      5637 I      CLK 2 \UART.CLK 
      5637 I        D 1 \VexRiscv.dBus_cmd_payload_address [8]
      5637 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5637 I       SR 4 1'h0
      5637 O        Q 1 \VexRiscv.dBusWishbone_ADR [6]
      5638 I      CLK 2 \UART.CLK 
      5638 I        D 1 \VexRiscv.dBus_cmd_payload_address [9]
      5638 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5638 I       SR 4 1'h0
      5638 O        Q 1 \VexRiscv.dBusWishbone_ADR [7]
      5639 I      CLK 2 \UART.CLK 
      5639 I        D 1 \VexRiscv.dBus_cmd_payload_address [10]
      5639 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5639 I       SR 4 1'h0
      5639 O        Q 1 \VexRiscv.dBusWishbone_ADR [8]
      5640 I      CLK 2 \UART.CLK 
      5640 I        D 1 \VexRiscv.dBus_cmd_payload_address [11]
      5640 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5640 I       SR 4 1'h0
      5640 O        Q 1 \VexRiscv.dBusWishbone_ADR [9]
      5641 I      CLK 2 \UART.CLK 
      5641 I        D 1 \VexRiscv.dBus_cmd_payload_address [12]
      5641 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5641 I       SR 4 1'h0
      5641 O        Q 1 \VexRiscv.dBusWishbone_ADR [10]
      5642 I      CLK 2 \UART.CLK 
      5642 I        D 1 \VexRiscv.dBus_cmd_payload_address [13]
      5642 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5642 I       SR 4 1'h0
      5642 O        Q 1 \VexRiscv.dBusWishbone_ADR [11]
      5643 I      CLK 2 \UART.CLK 
      5643 I        D 1 \VexRiscv.dBus_cmd_payload_address [14]
      5643 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5643 I       SR 4 1'h0
      5643 O        Q 1 \VexRiscv.dBusWishbone_ADR [12]
      5644 I      CLK 2 \UART.CLK 
      5644 I        D 1 \VexRiscv.dBus_cmd_payload_address [15]
      5644 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5644 I       SR 4 1'h0
      5644 O        Q 1 \VexRiscv.dBusWishbone_ADR [13]
      5645 I      CLK 2 \UART.CLK 
      5645 I        D 1 \VexRiscv.dBus_cmd_payload_address [16]
      5645 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5645 I       SR 4 1'h0
      5645 O        Q 1 \VexRiscv.dBusWishbone_ADR [14]
      5646 I      CLK 2 \UART.CLK 
      5646 I        D 1 \VexRiscv.dBus_cmd_payload_address [17]
      5646 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5646 I       SR 4 1'h0
      5646 O        Q 1 \VexRiscv.dBusWishbone_ADR [15]
      5647 I      CLK 2 \UART.CLK 
      5647 I        D 1 \VexRiscv.dBus_cmd_payload_address [18]
      5647 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5647 I       SR 4 1'h0
      5647 O        Q 1 \VexRiscv.dBusWishbone_ADR [16]
      5648 I      CLK 2 \UART.CLK 
      5648 I        D 1 \VexRiscv.dBus_cmd_payload_address [19]
      5648 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5648 I       SR 4 1'h0
      5648 O        Q 1 \VexRiscv.dBusWishbone_ADR [17]
      5649 I      CLK 2 \UART.CLK 
      5649 I        D 1 \VexRiscv.dBus_cmd_payload_address [20]
      5649 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5649 I       SR 4 1'h0
      5649 O        Q 1 \VexRiscv.dBusWishbone_ADR [18]
      5650 I      CLK 2 \UART.CLK 
      5650 I        D 1 \VexRiscv.dBus_cmd_payload_address [21]
      5650 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5650 I       SR 4 1'h0
      5650 O        Q 1 \VexRiscv.dBusWishbone_ADR [19]
      5651 I      CLK 2 \UART.CLK 
      5651 I        D 1 \VexRiscv.dBus_cmd_payload_address [22]
      5651 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5651 I       SR 4 1'h0
      5651 O        Q 1 \VexRiscv.dBusWishbone_ADR [20]
      5652 I      CLK 2 \UART.CLK 
      5652 I        D 1 \VexRiscv.dBus_cmd_payload_address [23]
      5652 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5652 I       SR 4 1'h0
      5652 O        Q 1 \VexRiscv.dBusWishbone_ADR [21]
      5653 I      CLK 2 \UART.CLK 
      5653 I        D 1 \VexRiscv.dBus_cmd_payload_address [24]
      5653 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5653 I       SR 4 1'h0
      5653 O        Q 1 \VexRiscv.dBusWishbone_ADR [22]
      5654 I      CLK 2 \UART.CLK 
      5654 I        D 1 \VexRiscv.dBus_cmd_payload_address [25]
      5654 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5654 I       SR 4 1'h0
      5654 O        Q 1 \VexRiscv.dBusWishbone_ADR [23]
      5655 I      CLK 2 \UART.CLK 
      5655 I        D 1 \VexRiscv.dBus_cmd_payload_address [26]
      5655 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5655 I       SR 4 1'h0
      5655 O        Q 1 \VexRiscv.dBusWishbone_ADR [24]
      5656 I      CLK 2 \UART.CLK 
      5656 I        D 1 \VexRiscv.dBus_cmd_payload_address [27]
      5656 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5656 I       SR 4 1'h0
      5656 O        Q 1 \VexRiscv.dBusWishbone_ADR [25]
      5657 I      CLK 2 \UART.CLK 
      5657 I        D 1 \VexRiscv.dBus_cmd_payload_address [28]
      5657 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5657 I       SR 4 1'h0
      5657 O        Q 1 \VexRiscv.dBusWishbone_ADR [26]
      5658 I      CLK 2 \UART.CLK 
      5658 I        D 1 \VexRiscv.dBus_cmd_payload_address [29]
      5658 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5658 I       SR 4 1'h0
      5658 O        Q 1 \VexRiscv.dBusWishbone_ADR [27]
      5659 I      CLK 2 \UART.CLK 
      5659 I        D 1 \VexRiscv.dBus_cmd_payload_address [30]
      5659 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5659 I       SR 4 1'h0
      5659 O        Q 1 \VexRiscv.dBusWishbone_ADR [28]
      5660 I      CLK 2 \UART.CLK 
      5660 I        D 1 \VexRiscv.dBus_cmd_payload_address [31]
      5660 I       EN 3 \VexRiscv.dBusWishbone_CYC 
      5660 I       SR 4 1'h0
      5660 O        Q 1 \VexRiscv.dBusWishbone_ADR [29]
      5661 I      CLK 2 \UART.CLK 
      5661 I        D 1 _1053_
      5661 I       EN 3 1'h1
      5661 I       SR 4 1'h0
      5661 O        Q 1 \VexRiscv.lastStageIsFiring 
      5662 I      CLK 2 \UART.CLK 
      5662 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [0]
      5662 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5662 I       SR 4 1'h0
      5662 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [0]
      5663 I      CLK 2 \UART.CLK 
      5663 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [1]
      5663 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5663 I       SR 4 1'h0
      5663 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [1]
      5664 I      CLK 2 \UART.CLK 
      5664 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [2]
      5664 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5664 I       SR 4 1'h0
      5664 O        Q 1 \VexRiscv._zz_decode_IS_CSR_3 
      5665 I      CLK 2 \UART.CLK 
      5665 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [3]
      5665 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5665 I       SR 4 1'h0
      5665 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]
      5666 I      CLK 2 \UART.CLK 
      5666 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [4]
      5666 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5666 I       SR 4 1'h0
      5666 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      5667 I      CLK 2 \UART.CLK 
      5667 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [5]
      5667 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5667 I       SR 4 1'h0
      5667 O        Q 1 \VexRiscv._zz__zz_decode_IS_CSR_43 
      5668 I      CLK 2 \UART.CLK 
      5668 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [6]
      5668 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5668 I       SR 4 1'h0
      5668 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      5669 I      CLK 2 \UART.CLK 
      5669 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [7]
      5669 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5669 I       SR 4 1'h0
      5669 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [7]
      5670 I      CLK 2 \UART.CLK 
      5670 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [8]
      5670 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5670 I       SR 4 1'h0
      5670 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [8]
      5671 I      CLK 2 \UART.CLK 
      5671 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [9]
      5671 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5671 I       SR 4 1'h0
      5671 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [9]
      5672 I      CLK 2 \UART.CLK 
      5672 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [10]
      5672 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5672 I       SR 4 1'h0
      5672 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [10]
      5673 I      CLK 2 \UART.CLK 
      5673 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [11]
      5673 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5673 I       SR 4 1'h0
      5673 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [11]
      5674 I      CLK 2 \UART.CLK 
      5674 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [12]
      5674 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5674 I       SR 4 1'h0
      5674 O        Q 1 \VexRiscv._zz__zz_decode_IS_CSR_22 
      5675 I      CLK 2 \UART.CLK 
      5675 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [13]
      5675 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5675 I       SR 4 1'h0
      5675 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      5676 I      CLK 2 \UART.CLK 
      5676 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [14]
      5676 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5676 I       SR 4 1'h0
      5676 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      5677 I      CLK 2 \UART.CLK 
      5677 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [25]
      5677 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5677 I       SR 4 1'h0
      5677 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [25]
      5678 I      CLK 2 \UART.CLK 
      5678 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [26]
      5678 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5678 I       SR 4 1'h0
      5678 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]
      5679 I      CLK 2 \UART.CLK 
      5679 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [27]
      5679 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5679 I       SR 4 1'h0
      5679 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]
      5680 I      CLK 2 \UART.CLK 
      5680 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [28]
      5680 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5680 I       SR 4 1'h0
      5680 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]
      5681 I      CLK 2 \UART.CLK 
      5681 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [29]
      5681 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5681 I       SR 4 1'h0
      5681 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]
      5682 I      CLK 2 \UART.CLK 
      5682 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [30]
      5682 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5682 I       SR 4 1'h0
      5682 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]
      5683 I      CLK 2 \UART.CLK 
      5683 I        D 1 \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [31]
      5683 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5683 I       SR 4 1'h0
      5683 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]
      5684 I      CLK 2 \UART.CLK 
      5684 I        D 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]
      5684 I       EN 3 1'h1
      5684 I       SR 4 1'h0
      5684 O        Q 1 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [0]
      5685 I      CLK 2 \UART.CLK 
      5685 I        D 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]
      5685 I       EN 3 1'h1
      5685 I       SR 4 1'h0
      5685 O        Q 1 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [1]
      5686 I      CLK 2 \UART.CLK 
      5686 I        D 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]
      5686 I       EN 3 1'h1
      5686 I       SR 4 1'h0
      5686 O        Q 1 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [2]
      5687 I      CLK 2 \UART.CLK 
      5687 I        D 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]
      5687 I       EN 3 1'h1
      5687 I       SR 4 1'h0
      5687 O        Q 1 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [3]
      5688 I      CLK 2 \UART.CLK 
      5688 I        D 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]
      5688 I       EN 3 1'h1
      5688 I       SR 4 1'h0
      5688 O        Q 1 \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [4]
      5689 I      CLK 2 \UART.CLK 
      5689 I        D 1 \VexRiscv.dBus_cmd_payload_address [0]
      5689 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5689 I       SR 4 1'h0
      5689 O        Q 1 \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW [0]
      5690 I      CLK 2 \UART.CLK 
      5690 I        D 1 \VexRiscv.dBus_cmd_payload_address [1]
      5690 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5690 I       SR 4 1'h0
      5690 O        Q 1 \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW [1]
      5691 I      CLK 2 \UART.CLK 
      5691 I        D 1 \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW [0]
      5691 I       EN 3 1'h1
      5691 I       SR 4 1'h0
      5691 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]
      5692 I      CLK 2 \UART.CLK 
      5692 I        D 1 \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW [1]
      5692 I       EN 3 1'h1
      5692 I       SR 4 1'h0
      5692 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]
      5693 I      CLK 2 \UART.CLK 
      5693 I        D 1 _1435_[0]
      5693 I       EN 3 _1892_[2]
      5693 I       SR 4 1'h0
      5693 O        Q 1 \VexRiscv.execute_LightShifterPlugin_amplitudeReg [0]
      5694 I      CLK 2 \UART.CLK 
      5694 I        D 1 _1435_[1]
      5694 I       EN 3 _1892_[2]
      5694 I       SR 4 1'h0
      5694 O        Q 1 \VexRiscv.execute_LightShifterPlugin_amplitudeReg [1]
      5695 I      CLK 2 \UART.CLK 
      5695 I        D 1 _1435_[2]
      5695 I       EN 3 _1892_[2]
      5695 I       SR 4 1'h0
      5695 O        Q 1 \VexRiscv.execute_LightShifterPlugin_amplitudeReg [2]
      5696 I      CLK 2 \UART.CLK 
      5696 I        D 1 _1435_[3]
      5696 I       EN 3 _1892_[2]
      5696 I       SR 4 1'h0
      5696 O        Q 1 \VexRiscv.execute_LightShifterPlugin_amplitudeReg [3]
      5697 I      CLK 2 \UART.CLK 
      5697 I        D 1 _1435_[4]
      5697 I       EN 3 _1892_[2]
      5697 I       SR 4 1'h0
      5697 O        Q 1 \VexRiscv.execute_LightShifterPlugin_amplitudeReg [4]
      5698 I      CLK 2 \UART.CLK 
      5698 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [0]
      5698 I       EN 3 1'h1
      5698 I       SR 4 1'h0
      5698 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [0]
      5699 I      CLK 2 \UART.CLK 
      5699 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [1]
      5699 I       EN 3 1'h1
      5699 I       SR 4 1'h0
      5699 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [1]
      5700 I      CLK 2 \UART.CLK 
      5700 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [2]
      5700 I       EN 3 1'h1
      5700 I       SR 4 1'h0
      5700 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [2]
      5701 I      CLK 2 \UART.CLK 
      5701 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [3]
      5701 I       EN 3 1'h1
      5701 I       SR 4 1'h0
      5701 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [3]
      5702 I      CLK 2 \UART.CLK 
      5702 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [4]
      5702 I       EN 3 1'h1
      5702 I       SR 4 1'h0
      5702 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [4]
      5703 I      CLK 2 \UART.CLK 
      5703 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [5]
      5703 I       EN 3 1'h1
      5703 I       SR 4 1'h0
      5703 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [5]
      5704 I      CLK 2 \UART.CLK 
      5704 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [6]
      5704 I       EN 3 1'h1
      5704 I       SR 4 1'h0
      5704 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [6]
      5705 I      CLK 2 \UART.CLK 
      5705 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [7]
      5705 I       EN 3 1'h1
      5705 I       SR 4 1'h0
      5705 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [7]
      5706 I      CLK 2 \UART.CLK 
      5706 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [8]
      5706 I       EN 3 1'h1
      5706 I       SR 4 1'h0
      5706 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [8]
      5707 I      CLK 2 \UART.CLK 
      5707 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [9]
      5707 I       EN 3 1'h1
      5707 I       SR 4 1'h0
      5707 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [9]
      5708 I      CLK 2 \UART.CLK 
      5708 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [10]
      5708 I       EN 3 1'h1
      5708 I       SR 4 1'h0
      5708 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [10]
      5709 I      CLK 2 \UART.CLK 
      5709 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [11]
      5709 I       EN 3 1'h1
      5709 I       SR 4 1'h0
      5709 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [11]
      5710 I      CLK 2 \UART.CLK 
      5710 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [12]
      5710 I       EN 3 1'h1
      5710 I       SR 4 1'h0
      5710 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [12]
      5711 I      CLK 2 \UART.CLK 
      5711 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [13]
      5711 I       EN 3 1'h1
      5711 I       SR 4 1'h0
      5711 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [13]
      5712 I      CLK 2 \UART.CLK 
      5712 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [14]
      5712 I       EN 3 1'h1
      5712 I       SR 4 1'h0
      5712 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [14]
      5713 I      CLK 2 \UART.CLK 
      5713 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [15]
      5713 I       EN 3 1'h1
      5713 I       SR 4 1'h0
      5713 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [15]
      5714 I      CLK 2 \UART.CLK 
      5714 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [16]
      5714 I       EN 3 1'h1
      5714 I       SR 4 1'h0
      5714 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [16]
      5715 I      CLK 2 \UART.CLK 
      5715 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [17]
      5715 I       EN 3 1'h1
      5715 I       SR 4 1'h0
      5715 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [17]
      5716 I      CLK 2 \UART.CLK 
      5716 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [18]
      5716 I       EN 3 1'h1
      5716 I       SR 4 1'h0
      5716 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [18]
      5717 I      CLK 2 \UART.CLK 
      5717 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [19]
      5717 I       EN 3 1'h1
      5717 I       SR 4 1'h0
      5717 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [19]
      5718 I      CLK 2 \UART.CLK 
      5718 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [20]
      5718 I       EN 3 1'h1
      5718 I       SR 4 1'h0
      5718 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [20]
      5719 I      CLK 2 \UART.CLK 
      5719 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [21]
      5719 I       EN 3 1'h1
      5719 I       SR 4 1'h0
      5719 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [21]
      5720 I      CLK 2 \UART.CLK 
      5720 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [22]
      5720 I       EN 3 1'h1
      5720 I       SR 4 1'h0
      5720 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [22]
      5721 I      CLK 2 \UART.CLK 
      5721 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [23]
      5721 I       EN 3 1'h1
      5721 I       SR 4 1'h0
      5721 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [23]
      5722 I      CLK 2 \UART.CLK 
      5722 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [24]
      5722 I       EN 3 1'h1
      5722 I       SR 4 1'h0
      5722 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [24]
      5723 I      CLK 2 \UART.CLK 
      5723 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [25]
      5723 I       EN 3 1'h1
      5723 I       SR 4 1'h0
      5723 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [25]
      5724 I      CLK 2 \UART.CLK 
      5724 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [26]
      5724 I       EN 3 1'h1
      5724 I       SR 4 1'h0
      5724 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [26]
      5725 I      CLK 2 \UART.CLK 
      5725 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [27]
      5725 I       EN 3 1'h1
      5725 I       SR 4 1'h0
      5725 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [27]
      5726 I      CLK 2 \UART.CLK 
      5726 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [28]
      5726 I       EN 3 1'h1
      5726 I       SR 4 1'h0
      5726 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [28]
      5727 I      CLK 2 \UART.CLK 
      5727 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [29]
      5727 I       EN 3 1'h1
      5727 I       SR 4 1'h0
      5727 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [29]
      5728 I      CLK 2 \UART.CLK 
      5728 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [30]
      5728 I       EN 3 1'h1
      5728 I       SR 4 1'h0
      5728 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [30]
      5729 I      CLK 2 \UART.CLK 
      5729 I        D 1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [31]
      5729 I       EN 3 1'h1
      5729 I       SR 4 1'h0
      5729 O        Q 1 \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [31]
      5730 I      CLK 2 \UART.CLK 
      5730 I        D 1 \VexRiscv._zz_when_CsrPlugin_l1302_2 
      5730 I       EN 3 _2375_[1]
      5730 I       SR 4 1'h0
      5730 O        Q 1 \VexRiscv.CsrPlugin_interrupt_code [3]
      5731 I      CLK 2 \UART.CLK 
      5731 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2]
      5731 I       EN 3 _0038_
      5731 I       SR 4 1'h0
      5731 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [0]
      5732 I      CLK 2 \UART.CLK 
      5732 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]
      5732 I       EN 3 _0038_
      5732 I       SR 4 1'h0
      5732 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [1]
      5733 I      CLK 2 \UART.CLK 
      5733 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4]
      5733 I       EN 3 _0038_
      5733 I       SR 4 1'h0
      5733 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [2]
      5734 I      CLK 2 \UART.CLK 
      5734 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5]
      5734 I       EN 3 _0038_
      5734 I       SR 4 1'h0
      5734 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [3]
      5735 I      CLK 2 \UART.CLK 
      5735 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6]
      5735 I       EN 3 _0038_
      5735 I       SR 4 1'h0
      5735 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [4]
      5736 I      CLK 2 \UART.CLK 
      5736 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]
      5736 I       EN 3 _0038_
      5736 I       SR 4 1'h0
      5736 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [5]
      5737 I      CLK 2 \UART.CLK 
      5737 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8]
      5737 I       EN 3 _0038_
      5737 I       SR 4 1'h0
      5737 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [6]
      5738 I      CLK 2 \UART.CLK 
      5738 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9]
      5738 I       EN 3 _0038_
      5738 I       SR 4 1'h0
      5738 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [7]
      5739 I      CLK 2 \UART.CLK 
      5739 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10]
      5739 I       EN 3 _0038_
      5739 I       SR 4 1'h0
      5739 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [8]
      5740 I      CLK 2 \UART.CLK 
      5740 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]
      5740 I       EN 3 _0038_
      5740 I       SR 4 1'h0
      5740 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [9]
      5741 I      CLK 2 \UART.CLK 
      5741 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]
      5741 I       EN 3 _0038_
      5741 I       SR 4 1'h0
      5741 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [10]
      5742 I      CLK 2 \UART.CLK 
      5742 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13]
      5742 I       EN 3 _0038_
      5742 I       SR 4 1'h0
      5742 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [11]
      5743 I      CLK 2 \UART.CLK 
      5743 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14]
      5743 I       EN 3 _0038_
      5743 I       SR 4 1'h0
      5743 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [12]
      5744 I      CLK 2 \UART.CLK 
      5744 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15]
      5744 I       EN 3 _0038_
      5744 I       SR 4 1'h0
      5744 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [13]
      5745 I      CLK 2 \UART.CLK 
      5745 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16]
      5745 I       EN 3 _0038_
      5745 I       SR 4 1'h0
      5745 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [14]
      5746 I      CLK 2 \UART.CLK 
      5746 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17]
      5746 I       EN 3 _0038_
      5746 I       SR 4 1'h0
      5746 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [15]
      5747 I      CLK 2 \UART.CLK 
      5747 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18]
      5747 I       EN 3 _0038_
      5747 I       SR 4 1'h0
      5747 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [16]
      5748 I      CLK 2 \UART.CLK 
      5748 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19]
      5748 I       EN 3 _0038_
      5748 I       SR 4 1'h0
      5748 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [17]
      5749 I      CLK 2 \UART.CLK 
      5749 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20]
      5749 I       EN 3 _0038_
      5749 I       SR 4 1'h0
      5749 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [18]
      5750 I      CLK 2 \UART.CLK 
      5750 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21]
      5750 I       EN 3 _0038_
      5750 I       SR 4 1'h0
      5750 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [19]
      5751 I      CLK 2 \UART.CLK 
      5751 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22]
      5751 I       EN 3 _0038_
      5751 I       SR 4 1'h0
      5751 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [20]
      5752 I      CLK 2 \UART.CLK 
      5752 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23]
      5752 I       EN 3 _0038_
      5752 I       SR 4 1'h0
      5752 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [21]
      5753 I      CLK 2 \UART.CLK 
      5753 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24]
      5753 I       EN 3 _0038_
      5753 I       SR 4 1'h0
      5753 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [22]
      5754 I      CLK 2 \UART.CLK 
      5754 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25]
      5754 I       EN 3 _0038_
      5754 I       SR 4 1'h0
      5754 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [23]
      5755 I      CLK 2 \UART.CLK 
      5755 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26]
      5755 I       EN 3 _0038_
      5755 I       SR 4 1'h0
      5755 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [24]
      5756 I      CLK 2 \UART.CLK 
      5756 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27]
      5756 I       EN 3 _0038_
      5756 I       SR 4 1'h0
      5756 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [25]
      5757 I      CLK 2 \UART.CLK 
      5757 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28]
      5757 I       EN 3 _0038_
      5757 I       SR 4 1'h0
      5757 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [26]
      5758 I      CLK 2 \UART.CLK 
      5758 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29]
      5758 I       EN 3 _0038_
      5758 I       SR 4 1'h0
      5758 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [27]
      5759 I      CLK 2 \UART.CLK 
      5759 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30]
      5759 I       EN 3 _0038_
      5759 I       SR 4 1'h0
      5759 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [28]
      5760 I      CLK 2 \UART.CLK 
      5760 I        D 1 \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31]
      5760 I       EN 3 _0038_
      5760 I       SR 4 1'h0
      5760 O        Q 1 \VexRiscv.CsrPlugin_mtvec_base [29]
      5761 I      CLK 2 \UART.CLK 
      5761 I        D 1 _1255_
      5761 I       EN 3 1'h1
      5761 I       SR 4 1'h0
      5761 O        Q 1 \VexRiscv.CsrPlugin_mepc [0]
      5762 I      CLK 2 \UART.CLK 
      5762 I        D 1 _1266_
      5762 I       EN 3 1'h1
      5762 I       SR 4 1'h0
      5762 O        Q 1 \VexRiscv.CsrPlugin_mepc [1]
      5763 I      CLK 2 \UART.CLK 
      5763 I        D 1 _1277_
      5763 I       EN 3 1'h1
      5763 I       SR 4 1'h0
      5763 O        Q 1 \VexRiscv.CsrPlugin_mepc [2]
      5764 I      CLK 2 \UART.CLK 
      5764 I        D 1 _1280_
      5764 I       EN 3 1'h1
      5764 I       SR 4 1'h0
      5764 O        Q 1 \VexRiscv.CsrPlugin_mepc [3]
      5765 I      CLK 2 \UART.CLK 
      5765 I        D 1 _1281_
      5765 I       EN 3 1'h1
      5765 I       SR 4 1'h0
      5765 O        Q 1 \VexRiscv.CsrPlugin_mepc [4]
      5766 I      CLK 2 \UART.CLK 
      5766 I        D 1 _1282_
      5766 I       EN 3 1'h1
      5766 I       SR 4 1'h0
      5766 O        Q 1 \VexRiscv.CsrPlugin_mepc [5]
      5767 I      CLK 2 \UART.CLK 
      5767 I        D 1 _1283_
      5767 I       EN 3 1'h1
      5767 I       SR 4 1'h0
      5767 O        Q 1 \VexRiscv.CsrPlugin_mepc [6]
      5768 I      CLK 2 \UART.CLK 
      5768 I        D 1 _1284_
      5768 I       EN 3 1'h1
      5768 I       SR 4 1'h0
      5768 O        Q 1 \VexRiscv.CsrPlugin_mepc [7]
      5769 I      CLK 2 \UART.CLK 
      5769 I        D 1 _1285_
      5769 I       EN 3 1'h1
      5769 I       SR 4 1'h0
      5769 O        Q 1 \VexRiscv.CsrPlugin_mepc [8]
      5770 I      CLK 2 \UART.CLK 
      5770 I        D 1 _1286_
      5770 I       EN 3 1'h1
      5770 I       SR 4 1'h0
      5770 O        Q 1 \VexRiscv.CsrPlugin_mepc [9]
      5771 I      CLK 2 \UART.CLK 
      5771 I        D 1 _1256_
      5771 I       EN 3 1'h1
      5771 I       SR 4 1'h0
      5771 O        Q 1 \VexRiscv.CsrPlugin_mepc [10]
      5772 I      CLK 2 \UART.CLK 
      5772 I        D 1 _1257_
      5772 I       EN 3 1'h1
      5772 I       SR 4 1'h0
      5772 O        Q 1 \VexRiscv.CsrPlugin_mepc [11]
      5773 I      CLK 2 \UART.CLK 
      5773 I        D 1 _1258_
      5773 I       EN 3 1'h1
      5773 I       SR 4 1'h0
      5773 O        Q 1 \VexRiscv.CsrPlugin_mepc [12]
      5774 I      CLK 2 \UART.CLK 
      5774 I        D 1 _1259_
      5774 I       EN 3 1'h1
      5774 I       SR 4 1'h0
      5774 O        Q 1 \VexRiscv.CsrPlugin_mepc [13]
      5775 I      CLK 2 \UART.CLK 
      5775 I        D 1 _1260_
      5775 I       EN 3 1'h1
      5775 I       SR 4 1'h0
      5775 O        Q 1 \VexRiscv.CsrPlugin_mepc [14]
      5776 I      CLK 2 \UART.CLK 
      5776 I        D 1 _1261_
      5776 I       EN 3 1'h1
      5776 I       SR 4 1'h0
      5776 O        Q 1 \VexRiscv.CsrPlugin_mepc [15]
      5777 I      CLK 2 \UART.CLK 
      5777 I        D 1 _1262_
      5777 I       EN 3 1'h1
      5777 I       SR 4 1'h0
      5777 O        Q 1 \VexRiscv.CsrPlugin_mepc [16]
      5778 I      CLK 2 \UART.CLK 
      5778 I        D 1 _1263_
      5778 I       EN 3 1'h1
      5778 I       SR 4 1'h0
      5778 O        Q 1 \VexRiscv.CsrPlugin_mepc [17]
      5779 I      CLK 2 \UART.CLK 
      5779 I        D 1 _1264_
      5779 I       EN 3 1'h1
      5779 I       SR 4 1'h0
      5779 O        Q 1 \VexRiscv.CsrPlugin_mepc [18]
      5780 I      CLK 2 \UART.CLK 
      5780 I        D 1 _1265_
      5780 I       EN 3 1'h1
      5780 I       SR 4 1'h0
      5780 O        Q 1 \VexRiscv.CsrPlugin_mepc [19]
      5781 I      CLK 2 \UART.CLK 
      5781 I        D 1 _1267_
      5781 I       EN 3 1'h1
      5781 I       SR 4 1'h0
      5781 O        Q 1 \VexRiscv.CsrPlugin_mepc [20]
      5782 I      CLK 2 \UART.CLK 
      5782 I        D 1 _1268_
      5782 I       EN 3 1'h1
      5782 I       SR 4 1'h0
      5782 O        Q 1 \VexRiscv.CsrPlugin_mepc [21]
      5783 I      CLK 2 \UART.CLK 
      5783 I        D 1 _1269_
      5783 I       EN 3 1'h1
      5783 I       SR 4 1'h0
      5783 O        Q 1 \VexRiscv.CsrPlugin_mepc [22]
      5784 I      CLK 2 \UART.CLK 
      5784 I        D 1 _1270_
      5784 I       EN 3 1'h1
      5784 I       SR 4 1'h0
      5784 O        Q 1 \VexRiscv.CsrPlugin_mepc [23]
      5785 I      CLK 2 \UART.CLK 
      5785 I        D 1 _1271_
      5785 I       EN 3 1'h1
      5785 I       SR 4 1'h0
      5785 O        Q 1 \VexRiscv.CsrPlugin_mepc [24]
      5786 I      CLK 2 \UART.CLK 
      5786 I        D 1 _1272_
      5786 I       EN 3 1'h1
      5786 I       SR 4 1'h0
      5786 O        Q 1 \VexRiscv.CsrPlugin_mepc [25]
      5787 I      CLK 2 \UART.CLK 
      5787 I        D 1 _1273_
      5787 I       EN 3 1'h1
      5787 I       SR 4 1'h0
      5787 O        Q 1 \VexRiscv.CsrPlugin_mepc [26]
      5788 I      CLK 2 \UART.CLK 
      5788 I        D 1 _1274_
      5788 I       EN 3 1'h1
      5788 I       SR 4 1'h0
      5788 O        Q 1 \VexRiscv.CsrPlugin_mepc [27]
      5789 I      CLK 2 \UART.CLK 
      5789 I        D 1 _1275_
      5789 I       EN 3 1'h1
      5789 I       SR 4 1'h0
      5789 O        Q 1 \VexRiscv.CsrPlugin_mepc [28]
      5790 I      CLK 2 \UART.CLK 
      5790 I        D 1 _1276_
      5790 I       EN 3 1'h1
      5790 I       SR 4 1'h0
      5790 O        Q 1 \VexRiscv.CsrPlugin_mepc [29]
      5791 I      CLK 2 \UART.CLK 
      5791 I        D 1 _1278_
      5791 I       EN 3 1'h1
      5791 I       SR 4 1'h0
      5791 O        Q 1 \VexRiscv.CsrPlugin_mepc [30]
      5792 I      CLK 2 \UART.CLK 
      5792 I        D 1 _1279_
      5792 I       EN 3 1'h1
      5792 I       SR 4 1'h0
      5792 O        Q 1 \VexRiscv.CsrPlugin_mepc [31]
      5793 I      CLK 2 \UART.CLK 
      5793 I        D 1 \VexRiscv.externalInterrupt 
      5793 I       EN 3 1'h1
      5793 I       SR 4 1'h0
      5793 O        Q 1 \VexRiscv.CsrPlugin_mip_MEIP 
      5794 I      CLK 2 \UART.CLK 
      5794 I        D 1 _1054_
      5794 I       EN 3 1'h1
      5794 I       SR 4 1'h0
      5794 O        Q 1 \VexRiscv.CsrPlugin_mip_MSIP 
      5795 I      CLK 2 \UART.CLK 
      5795 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [2]
      5795 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5795 I       SR 4 1'h0
      5795 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [2]
      5796 I      CLK 2 \UART.CLK 
      5796 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [3]
      5796 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5796 I       SR 4 1'h0
      5796 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [3]
      5797 I      CLK 2 \UART.CLK 
      5797 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [4]
      5797 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5797 I       SR 4 1'h0
      5797 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [4]
      5798 I      CLK 2 \UART.CLK 
      5798 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [5]
      5798 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5798 I       SR 4 1'h0
      5798 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [5]
      5799 I      CLK 2 \UART.CLK 
      5799 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [6]
      5799 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5799 I       SR 4 1'h0
      5799 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [6]
      5800 I      CLK 2 \UART.CLK 
      5800 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [7]
      5800 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5800 I       SR 4 1'h0
      5800 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [7]
      5801 I      CLK 2 \UART.CLK 
      5801 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [8]
      5801 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5801 I       SR 4 1'h0
      5801 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [8]
      5802 I      CLK 2 \UART.CLK 
      5802 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [9]
      5802 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5802 I       SR 4 1'h0
      5802 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [9]
      5803 I      CLK 2 \UART.CLK 
      5803 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [10]
      5803 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5803 I       SR 4 1'h0
      5803 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [10]
      5804 I      CLK 2 \UART.CLK 
      5804 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [11]
      5804 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5804 I       SR 4 1'h0
      5804 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [11]
      5805 I      CLK 2 \UART.CLK 
      5805 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [12]
      5805 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5805 I       SR 4 1'h0
      5805 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [12]
      5806 I      CLK 2 \UART.CLK 
      5806 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [13]
      5806 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5806 I       SR 4 1'h0
      5806 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [13]
      5807 I      CLK 2 \UART.CLK 
      5807 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [14]
      5807 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5807 I       SR 4 1'h0
      5807 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [14]
      5808 I      CLK 2 \UART.CLK 
      5808 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [15]
      5808 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5808 I       SR 4 1'h0
      5808 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [15]
      5809 I      CLK 2 \UART.CLK 
      5809 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [16]
      5809 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5809 I       SR 4 1'h0
      5809 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [16]
      5810 I      CLK 2 \UART.CLK 
      5810 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [17]
      5810 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5810 I       SR 4 1'h0
      5810 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [17]
      5811 I      CLK 2 \UART.CLK 
      5811 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [18]
      5811 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5811 I       SR 4 1'h0
      5811 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [18]
      5812 I      CLK 2 \UART.CLK 
      5812 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [19]
      5812 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5812 I       SR 4 1'h0
      5812 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [19]
      5813 I      CLK 2 \UART.CLK 
      5813 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [20]
      5813 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5813 I       SR 4 1'h0
      5813 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [20]
      5814 I      CLK 2 \UART.CLK 
      5814 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [21]
      5814 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5814 I       SR 4 1'h0
      5814 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [21]
      5815 I      CLK 2 \UART.CLK 
      5815 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [22]
      5815 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5815 I       SR 4 1'h0
      5815 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [22]
      5816 I      CLK 2 \UART.CLK 
      5816 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [23]
      5816 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5816 I       SR 4 1'h0
      5816 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [23]
      5817 I      CLK 2 \UART.CLK 
      5817 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [24]
      5817 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5817 I       SR 4 1'h0
      5817 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [24]
      5818 I      CLK 2 \UART.CLK 
      5818 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [25]
      5818 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5818 I       SR 4 1'h0
      5818 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [25]
      5819 I      CLK 2 \UART.CLK 
      5819 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [26]
      5819 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5819 I       SR 4 1'h0
      5819 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [26]
      5820 I      CLK 2 \UART.CLK 
      5820 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [27]
      5820 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5820 I       SR 4 1'h0
      5820 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [27]
      5821 I      CLK 2 \UART.CLK 
      5821 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [28]
      5821 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5821 I       SR 4 1'h0
      5821 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [28]
      5822 I      CLK 2 \UART.CLK 
      5822 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [29]
      5822 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5822 I       SR 4 1'h0
      5822 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [29]
      5823 I      CLK 2 \UART.CLK 
      5823 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [30]
      5823 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5823 I       SR 4 1'h0
      5823 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [30]
      5824 I      CLK 2 \UART.CLK 
      5824 I        D 1 \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [31]
      5824 I       EN 3 \VexRiscv.decode_arbitration_isStuck 
      5824 I       SR 4 1'h0
      5824 O        Q 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [31]
      5825 I      CLK 2 \UART.CLK 
      5825 I        D 1 \VexRiscv.execute_BRANCH_CALC [1]
      5825 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5825 I       SR 4 1'h0
      5825 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [1]
      5826 I      CLK 2 \UART.CLK 
      5826 I        D 1 \VexRiscv.execute_BRANCH_CALC [2]
      5826 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5826 I       SR 4 1'h0
      5826 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [2]
      5827 I      CLK 2 \UART.CLK 
      5827 I        D 1 \VexRiscv.execute_BRANCH_CALC [3]
      5827 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5827 I       SR 4 1'h0
      5827 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [3]
      5828 I      CLK 2 \UART.CLK 
      5828 I        D 1 \VexRiscv.execute_BRANCH_CALC [4]
      5828 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5828 I       SR 4 1'h0
      5828 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [4]
      5829 I      CLK 2 \UART.CLK 
      5829 I        D 1 \VexRiscv.execute_BRANCH_CALC [5]
      5829 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5829 I       SR 4 1'h0
      5829 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [5]
      5830 I      CLK 2 \UART.CLK 
      5830 I        D 1 \VexRiscv.execute_BRANCH_CALC [6]
      5830 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5830 I       SR 4 1'h0
      5830 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [6]
      5831 I      CLK 2 \UART.CLK 
      5831 I        D 1 \VexRiscv.execute_BRANCH_CALC [7]
      5831 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5831 I       SR 4 1'h0
      5831 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [7]
      5832 I      CLK 2 \UART.CLK 
      5832 I        D 1 \VexRiscv.execute_BRANCH_CALC [8]
      5832 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5832 I       SR 4 1'h0
      5832 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [8]
      5833 I      CLK 2 \UART.CLK 
      5833 I        D 1 \VexRiscv.execute_BRANCH_CALC [9]
      5833 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5833 I       SR 4 1'h0
      5833 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [9]
      5834 I      CLK 2 \UART.CLK 
      5834 I        D 1 \VexRiscv.execute_BRANCH_CALC [10]
      5834 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5834 I       SR 4 1'h0
      5834 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [10]
      5835 I      CLK 2 \UART.CLK 
      5835 I        D 1 \VexRiscv.execute_BRANCH_CALC [11]
      5835 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5835 I       SR 4 1'h0
      5835 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [11]
      5836 I      CLK 2 \UART.CLK 
      5836 I        D 1 \VexRiscv.execute_BRANCH_CALC [12]
      5836 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5836 I       SR 4 1'h0
      5836 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [12]
      5837 I      CLK 2 \UART.CLK 
      5837 I        D 1 \VexRiscv.execute_BRANCH_CALC [13]
      5837 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5837 I       SR 4 1'h0
      5837 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [13]
      5838 I      CLK 2 \UART.CLK 
      5838 I        D 1 \VexRiscv.execute_BRANCH_CALC [14]
      5838 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5838 I       SR 4 1'h0
      5838 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [14]
      5839 I      CLK 2 \UART.CLK 
      5839 I        D 1 \VexRiscv.execute_BRANCH_CALC [15]
      5839 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5839 I       SR 4 1'h0
      5839 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [15]
      5840 I      CLK 2 \UART.CLK 
      5840 I        D 1 \VexRiscv.execute_BRANCH_CALC [16]
      5840 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5840 I       SR 4 1'h0
      5840 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [16]
      5841 I      CLK 2 \UART.CLK 
      5841 I        D 1 \VexRiscv.execute_BRANCH_CALC [17]
      5841 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5841 I       SR 4 1'h0
      5841 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [17]
      5842 I      CLK 2 \UART.CLK 
      5842 I        D 1 \VexRiscv.execute_BRANCH_CALC [18]
      5842 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5842 I       SR 4 1'h0
      5842 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [18]
      5843 I      CLK 2 \UART.CLK 
      5843 I        D 1 \VexRiscv.execute_BRANCH_CALC [19]
      5843 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5843 I       SR 4 1'h0
      5843 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [19]
      5844 I      CLK 2 \UART.CLK 
      5844 I        D 1 \VexRiscv.execute_BRANCH_CALC [20]
      5844 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5844 I       SR 4 1'h0
      5844 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [20]
      5845 I      CLK 2 \UART.CLK 
      5845 I        D 1 \VexRiscv.execute_BRANCH_CALC [21]
      5845 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5845 I       SR 4 1'h0
      5845 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [21]
      5846 I      CLK 2 \UART.CLK 
      5846 I        D 1 \VexRiscv.execute_BRANCH_CALC [22]
      5846 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5846 I       SR 4 1'h0
      5846 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [22]
      5847 I      CLK 2 \UART.CLK 
      5847 I        D 1 \VexRiscv.execute_BRANCH_CALC [23]
      5847 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5847 I       SR 4 1'h0
      5847 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [23]
      5848 I      CLK 2 \UART.CLK 
      5848 I        D 1 \VexRiscv.execute_BRANCH_CALC [24]
      5848 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5848 I       SR 4 1'h0
      5848 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [24]
      5849 I      CLK 2 \UART.CLK 
      5849 I        D 1 \VexRiscv.execute_BRANCH_CALC [25]
      5849 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5849 I       SR 4 1'h0
      5849 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [25]
      5850 I      CLK 2 \UART.CLK 
      5850 I        D 1 \VexRiscv.execute_BRANCH_CALC [26]
      5850 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5850 I       SR 4 1'h0
      5850 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [26]
      5851 I      CLK 2 \UART.CLK 
      5851 I        D 1 \VexRiscv.execute_BRANCH_CALC [27]
      5851 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5851 I       SR 4 1'h0
      5851 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [27]
      5852 I      CLK 2 \UART.CLK 
      5852 I        D 1 \VexRiscv.execute_BRANCH_CALC [28]
      5852 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5852 I       SR 4 1'h0
      5852 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [28]
      5853 I      CLK 2 \UART.CLK 
      5853 I        D 1 \VexRiscv.execute_BRANCH_CALC [29]
      5853 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5853 I       SR 4 1'h0
      5853 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [29]
      5854 I      CLK 2 \UART.CLK 
      5854 I        D 1 \VexRiscv.execute_BRANCH_CALC [30]
      5854 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5854 I       SR 4 1'h0
      5854 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [30]
      5855 I      CLK 2 \UART.CLK 
      5855 I        D 1 \VexRiscv.execute_BRANCH_CALC [31]
      5855 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5855 I       SR 4 1'h0
      5855 O        Q 1 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [31]
      5856 I      CLK 2 \UART.CLK 
      5856 I        D 1 _1551_[0]
      5856 I       EN 3 _0029_
      5856 I       SR 4 1'h0
      5856 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0]
      5857 I      CLK 2 \UART.CLK 
      5857 I        D 1 _1551_[1]
      5857 I       EN 3 _0029_
      5857 I       SR 4 1'h0
      5857 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1]
      5858 I      CLK 2 \UART.CLK 
      5858 I        D 1 _1551_[2]
      5858 I       EN 3 _0029_
      5858 I       SR 4 1'h0
      5858 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2]
      5859 I      CLK 2 \UART.CLK 
      5859 I        D 1 _1551_[3]
      5859 I       EN 3 _0029_
      5859 I       SR 4 1'h0
      5859 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3]
      5860 I      CLK 2 \UART.CLK 
      5860 I        D 1 _1551_[4]
      5860 I       EN 3 _0029_
      5860 I       SR 4 1'h0
      5860 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4]
      5861 I      CLK 2 \UART.CLK 
      5861 I        D 1 _1551_[5]
      5861 I       EN 3 _0029_
      5861 I       SR 4 1'h0
      5861 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5]
      5862 I      CLK 2 \UART.CLK 
      5862 I        D 1 _1551_[6]
      5862 I       EN 3 _0029_
      5862 I       SR 4 1'h0
      5862 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6]
      5863 I      CLK 2 \UART.CLK 
      5863 I        D 1 _1551_[7]
      5863 I       EN 3 _0029_
      5863 I       SR 4 1'h0
      5863 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7]
      5864 I      CLK 2 \UART.CLK 
      5864 I        D 1 _1551_[8]
      5864 I       EN 3 _0029_
      5864 I       SR 4 1'h0
      5864 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8]
      5865 I      CLK 2 \UART.CLK 
      5865 I        D 1 _1551_[9]
      5865 I       EN 3 _0029_
      5865 I       SR 4 1'h0
      5865 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9]
      5866 I      CLK 2 \UART.CLK 
      5866 I        D 1 _1551_[10]
      5866 I       EN 3 _0029_
      5866 I       SR 4 1'h0
      5866 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10]
      5867 I      CLK 2 \UART.CLK 
      5867 I        D 1 _1551_[11]
      5867 I       EN 3 _0029_
      5867 I       SR 4 1'h0
      5867 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11]
      5868 I      CLK 2 \UART.CLK 
      5868 I        D 1 _1551_[12]
      5868 I       EN 3 _0029_
      5868 I       SR 4 1'h0
      5868 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12]
      5869 I      CLK 2 \UART.CLK 
      5869 I        D 1 _1551_[13]
      5869 I       EN 3 _0029_
      5869 I       SR 4 1'h0
      5869 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13]
      5870 I      CLK 2 \UART.CLK 
      5870 I        D 1 _1551_[14]
      5870 I       EN 3 _0029_
      5870 I       SR 4 1'h0
      5870 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14]
      5871 I      CLK 2 \UART.CLK 
      5871 I        D 1 _1551_[15]
      5871 I       EN 3 _0029_
      5871 I       SR 4 1'h0
      5871 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15]
      5872 I      CLK 2 \UART.CLK 
      5872 I        D 1 _1551_[16]
      5872 I       EN 3 _0029_
      5872 I       SR 4 1'h0
      5872 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16]
      5873 I      CLK 2 \UART.CLK 
      5873 I        D 1 _1551_[17]
      5873 I       EN 3 _0029_
      5873 I       SR 4 1'h0
      5873 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17]
      5874 I      CLK 2 \UART.CLK 
      5874 I        D 1 _1551_[18]
      5874 I       EN 3 _0029_
      5874 I       SR 4 1'h0
      5874 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18]
      5875 I      CLK 2 \UART.CLK 
      5875 I        D 1 _1551_[19]
      5875 I       EN 3 _0029_
      5875 I       SR 4 1'h0
      5875 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19]
      5876 I      CLK 2 \UART.CLK 
      5876 I        D 1 _1551_[20]
      5876 I       EN 3 _0029_
      5876 I       SR 4 1'h0
      5876 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20]
      5877 I      CLK 2 \UART.CLK 
      5877 I        D 1 _1551_[21]
      5877 I       EN 3 _0029_
      5877 I       SR 4 1'h0
      5877 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21]
      5878 I      CLK 2 \UART.CLK 
      5878 I        D 1 _1551_[22]
      5878 I       EN 3 _0029_
      5878 I       SR 4 1'h0
      5878 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22]
      5879 I      CLK 2 \UART.CLK 
      5879 I        D 1 _1551_[23]
      5879 I       EN 3 _0029_
      5879 I       SR 4 1'h0
      5879 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23]
      5880 I      CLK 2 \UART.CLK 
      5880 I        D 1 _1551_[24]
      5880 I       EN 3 _0029_
      5880 I       SR 4 1'h0
      5880 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24]
      5881 I      CLK 2 \UART.CLK 
      5881 I        D 1 _1551_[25]
      5881 I       EN 3 _0029_
      5881 I       SR 4 1'h0
      5881 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25]
      5882 I      CLK 2 \UART.CLK 
      5882 I        D 1 _1551_[26]
      5882 I       EN 3 _0029_
      5882 I       SR 4 1'h0
      5882 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26]
      5883 I      CLK 2 \UART.CLK 
      5883 I        D 1 _1551_[27]
      5883 I       EN 3 _0029_
      5883 I       SR 4 1'h0
      5883 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27]
      5884 I      CLK 2 \UART.CLK 
      5884 I        D 1 _1551_[28]
      5884 I       EN 3 _0029_
      5884 I       SR 4 1'h0
      5884 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28]
      5885 I      CLK 2 \UART.CLK 
      5885 I        D 1 _1551_[29]
      5885 I       EN 3 _0029_
      5885 I       SR 4 1'h0
      5885 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29]
      5886 I      CLK 2 \UART.CLK 
      5886 I        D 1 _1551_[30]
      5886 I       EN 3 _0029_
      5886 I       SR 4 1'h0
      5886 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30]
      5887 I      CLK 2 \UART.CLK 
      5887 I        D 1 _1551_[31]
      5887 I       EN 3 _0029_
      5887 I       SR 4 1'h0
      5887 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31]
      5888 I      CLK 2 \UART.CLK 
      5888 I        D 1 \VexRiscv.execute_to_memory_PC [2]
      5888 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5888 I       SR 4 1'h0
      5888 O        Q 1 \VexRiscv.lastStagePc [2]
      5889 I      CLK 2 \UART.CLK 
      5889 I        D 1 \VexRiscv.execute_to_memory_PC [3]
      5889 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5889 I       SR 4 1'h0
      5889 O        Q 1 \VexRiscv.lastStagePc [3]
      5890 I      CLK 2 \UART.CLK 
      5890 I        D 1 \VexRiscv.execute_to_memory_PC [4]
      5890 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5890 I       SR 4 1'h0
      5890 O        Q 1 \VexRiscv.lastStagePc [4]
      5891 I      CLK 2 \UART.CLK 
      5891 I        D 1 \VexRiscv.execute_to_memory_PC [5]
      5891 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5891 I       SR 4 1'h0
      5891 O        Q 1 \VexRiscv.lastStagePc [5]
      5892 I      CLK 2 \UART.CLK 
      5892 I        D 1 \VexRiscv.execute_to_memory_PC [6]
      5892 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5892 I       SR 4 1'h0
      5892 O        Q 1 \VexRiscv.lastStagePc [6]
      5893 I      CLK 2 \UART.CLK 
      5893 I        D 1 \VexRiscv.execute_to_memory_PC [7]
      5893 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5893 I       SR 4 1'h0
      5893 O        Q 1 \VexRiscv.lastStagePc [7]
      5894 I      CLK 2 \UART.CLK 
      5894 I        D 1 \VexRiscv.execute_to_memory_PC [8]
      5894 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5894 I       SR 4 1'h0
      5894 O        Q 1 \VexRiscv.lastStagePc [8]
      5895 I      CLK 2 \UART.CLK 
      5895 I        D 1 \VexRiscv.execute_to_memory_PC [9]
      5895 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5895 I       SR 4 1'h0
      5895 O        Q 1 \VexRiscv.lastStagePc [9]
      5896 I      CLK 2 \UART.CLK 
      5896 I        D 1 \VexRiscv.execute_to_memory_PC [10]
      5896 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5896 I       SR 4 1'h0
      5896 O        Q 1 \VexRiscv.lastStagePc [10]
      5897 I      CLK 2 \UART.CLK 
      5897 I        D 1 \VexRiscv.execute_to_memory_PC [11]
      5897 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5897 I       SR 4 1'h0
      5897 O        Q 1 \VexRiscv.lastStagePc [11]
      5898 I      CLK 2 \UART.CLK 
      5898 I        D 1 \VexRiscv.execute_to_memory_PC [12]
      5898 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5898 I       SR 4 1'h0
      5898 O        Q 1 \VexRiscv.lastStagePc [12]
      5899 I      CLK 2 \UART.CLK 
      5899 I        D 1 \VexRiscv.execute_to_memory_PC [13]
      5899 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5899 I       SR 4 1'h0
      5899 O        Q 1 \VexRiscv.lastStagePc [13]
      5900 I      CLK 2 \UART.CLK 
      5900 I        D 1 \VexRiscv.execute_to_memory_PC [14]
      5900 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5900 I       SR 4 1'h0
      5900 O        Q 1 \VexRiscv.lastStagePc [14]
      5901 I      CLK 2 \UART.CLK 
      5901 I        D 1 \VexRiscv.execute_to_memory_PC [15]
      5901 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5901 I       SR 4 1'h0
      5901 O        Q 1 \VexRiscv.lastStagePc [15]
      5902 I      CLK 2 \UART.CLK 
      5902 I        D 1 \VexRiscv.execute_to_memory_PC [16]
      5902 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5902 I       SR 4 1'h0
      5902 O        Q 1 \VexRiscv.lastStagePc [16]
      5903 I      CLK 2 \UART.CLK 
      5903 I        D 1 \VexRiscv.execute_to_memory_PC [17]
      5903 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5903 I       SR 4 1'h0
      5903 O        Q 1 \VexRiscv.lastStagePc [17]
      5904 I      CLK 2 \UART.CLK 
      5904 I        D 1 \VexRiscv.execute_to_memory_PC [18]
      5904 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5904 I       SR 4 1'h0
      5904 O        Q 1 \VexRiscv.lastStagePc [18]
      5905 I      CLK 2 \UART.CLK 
      5905 I        D 1 \VexRiscv.execute_to_memory_PC [19]
      5905 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5905 I       SR 4 1'h0
      5905 O        Q 1 \VexRiscv.lastStagePc [19]
      5906 I      CLK 2 \UART.CLK 
      5906 I        D 1 \VexRiscv.execute_to_memory_PC [20]
      5906 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5906 I       SR 4 1'h0
      5906 O        Q 1 \VexRiscv.lastStagePc [20]
      5907 I      CLK 2 \UART.CLK 
      5907 I        D 1 \VexRiscv.execute_to_memory_PC [21]
      5907 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5907 I       SR 4 1'h0
      5907 O        Q 1 \VexRiscv.lastStagePc [21]
      5908 I      CLK 2 \UART.CLK 
      5908 I        D 1 \VexRiscv.execute_to_memory_PC [22]
      5908 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5908 I       SR 4 1'h0
      5908 O        Q 1 \VexRiscv.lastStagePc [22]
      5909 I      CLK 2 \UART.CLK 
      5909 I        D 1 \VexRiscv.execute_to_memory_PC [23]
      5909 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5909 I       SR 4 1'h0
      5909 O        Q 1 \VexRiscv.lastStagePc [23]
      5910 I      CLK 2 \UART.CLK 
      5910 I        D 1 \VexRiscv.execute_to_memory_PC [24]
      5910 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5910 I       SR 4 1'h0
      5910 O        Q 1 \VexRiscv.lastStagePc [24]
      5911 I      CLK 2 \UART.CLK 
      5911 I        D 1 \VexRiscv.execute_to_memory_PC [25]
      5911 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5911 I       SR 4 1'h0
      5911 O        Q 1 \VexRiscv.lastStagePc [25]
      5912 I      CLK 2 \UART.CLK 
      5912 I        D 1 \VexRiscv.execute_to_memory_PC [26]
      5912 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5912 I       SR 4 1'h0
      5912 O        Q 1 \VexRiscv.lastStagePc [26]
      5913 I      CLK 2 \UART.CLK 
      5913 I        D 1 \VexRiscv.execute_to_memory_PC [27]
      5913 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5913 I       SR 4 1'h0
      5913 O        Q 1 \VexRiscv.lastStagePc [27]
      5914 I      CLK 2 \UART.CLK 
      5914 I        D 1 \VexRiscv.execute_to_memory_PC [28]
      5914 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5914 I       SR 4 1'h0
      5914 O        Q 1 \VexRiscv.lastStagePc [28]
      5915 I      CLK 2 \UART.CLK 
      5915 I        D 1 \VexRiscv.execute_to_memory_PC [29]
      5915 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5915 I       SR 4 1'h0
      5915 O        Q 1 \VexRiscv.lastStagePc [29]
      5916 I      CLK 2 \UART.CLK 
      5916 I        D 1 \VexRiscv.execute_to_memory_PC [30]
      5916 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5916 I       SR 4 1'h0
      5916 O        Q 1 \VexRiscv.lastStagePc [30]
      5917 I      CLK 2 \UART.CLK 
      5917 I        D 1 \VexRiscv.execute_to_memory_PC [31]
      5917 I       EN 3 \VexRiscv.CsrPlugin_exception 
      5917 I       SR 4 1'h0
      5917 O        Q 1 \VexRiscv.lastStagePc [31]
      5918 I      CLK 2 \UART.CLK 
      5918 I        D 1 \VexRiscv.execute_to_memory_INSTRUCTION [7]
      5918 I       EN 3 1'h1
      5918 I       SR 4 1'h0
      5918 O        Q 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]
      5919 I      CLK 2 \UART.CLK 
      5919 I        D 1 \VexRiscv.execute_to_memory_INSTRUCTION [8]
      5919 I       EN 3 1'h1
      5919 I       SR 4 1'h0
      5919 O        Q 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]
      5920 I      CLK 2 \UART.CLK 
      5920 I        D 1 \VexRiscv.execute_to_memory_INSTRUCTION [9]
      5920 I       EN 3 1'h1
      5920 I       SR 4 1'h0
      5920 O        Q 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]
      5921 I      CLK 2 \UART.CLK 
      5921 I        D 1 \VexRiscv.execute_to_memory_INSTRUCTION [10]
      5921 I       EN 3 1'h1
      5921 I       SR 4 1'h0
      5921 O        Q 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]
      5922 I      CLK 2 \UART.CLK 
      5922 I        D 1 \VexRiscv.execute_to_memory_INSTRUCTION [11]
      5922 I       EN 3 1'h1
      5922 I       SR 4 1'h0
      5922 O        Q 1 \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]
      5923 I      CLK 2 \UART.CLK 
      5923 I        D 1 \VexRiscv.execute_to_memory_INSTRUCTION [12]
      5923 I       EN 3 1'h1
      5923 I       SR 4 1'h0
      5923 O        Q 1 \VexRiscv._zz_lastStageRegFileWrite_payload_address [12]
      5924 I      CLK 2 \UART.CLK 
      5924 I        D 1 \VexRiscv.execute_to_memory_INSTRUCTION [13]
      5924 I       EN 3 1'h1
      5924 I       SR 4 1'h0
      5924 O        Q 1 \VexRiscv._zz_lastStageRegFileWrite_payload_address [13]
      5925 I      CLK 2 \UART.CLK 
      5925 I        D 1 \VexRiscv.execute_to_memory_INSTRUCTION [14]
      5925 I       EN 3 1'h1
      5925 I       SR 4 1'h0
      5925 O        Q 1 \VexRiscv._zz_lastStageRegFileWrite_payload_address [14]
      5926 I      CLK 2 \UART.CLK 
      5926 I        D 1 \VexRiscv.execute_to_memory_INSTRUCTION [28]
      5926 I       EN 3 1'h1
      5926 I       SR 4 1'h0
      5926 O        Q 1 \VexRiscv._zz_lastStageRegFileWrite_payload_address [28]
      5927 I      CLK 2 \UART.CLK 
      5927 I        D 1 \VexRiscv.execute_to_memory_INSTRUCTION [29]
      5927 I       EN 3 1'h1
      5927 I       SR 4 1'h0
      5927 O        Q 1 \VexRiscv._zz_lastStageRegFileWrite_payload_address [29]
      5928 I      CLK 2 \UART.CLK 
      5928 I        D 1 _1291_
      5928 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5928 I       SR 4 1'h0
      5928 O        Q 1 \VexRiscv.execute_CsrPlugin_csr_833 
      5929 I      CLK 2 \UART.CLK 
      5929 I        D 1 _1292_
      5929 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5929 I       SR 4 1'h0
      5929 O        Q 1 \VexRiscv.execute_CsrPlugin_csr_834 
      5930 I      CLK 2 \UART.CLK 
      5930 I        D 1 \VexRiscv.dBus_cmd_payload_wr 
      5930 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5930 I       SR 4 1'h0
      5930 O        Q 1 \VexRiscv.execute_to_memory_MEMORY_STORE 
      5931 I      CLK 2 \UART.CLK 
      5931 I        D 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [7]
      5931 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5931 I       SR 4 1'h0
      5931 O        Q 1 \VexRiscv.execute_to_memory_INSTRUCTION [7]
      5932 I      CLK 2 \UART.CLK 
      5932 I        D 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [8]
      5932 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5932 I       SR 4 1'h0
      5932 O        Q 1 \VexRiscv.execute_to_memory_INSTRUCTION [8]
      5933 I      CLK 2 \UART.CLK 
      5933 I        D 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [9]
      5933 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5933 I       SR 4 1'h0
      5933 O        Q 1 \VexRiscv.execute_to_memory_INSTRUCTION [9]
      5934 I      CLK 2 \UART.CLK 
      5934 I        D 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [10]
      5934 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5934 I       SR 4 1'h0
      5934 O        Q 1 \VexRiscv.execute_to_memory_INSTRUCTION [10]
      5935 I      CLK 2 \UART.CLK 
      5935 I        D 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [11]
      5935 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5935 I       SR 4 1'h0
      5935 O        Q 1 \VexRiscv.execute_to_memory_INSTRUCTION [11]
      5936 I      CLK 2 \UART.CLK 
      5936 I        D 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      5936 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5936 I       SR 4 1'h0
      5936 O        Q 1 \VexRiscv.execute_to_memory_INSTRUCTION [12]
      5937 I      CLK 2 \UART.CLK 
      5937 I        D 1 \VexRiscv.switch_Misc_l232_2 
      5937 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5937 I       SR 4 1'h0
      5937 O        Q 1 \VexRiscv.execute_to_memory_INSTRUCTION [13]
      5938 I      CLK 2 \UART.CLK 
      5938 I        D 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [14]
      5938 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5938 I       SR 4 1'h0
      5938 O        Q 1 \VexRiscv.execute_to_memory_INSTRUCTION [14]
      5939 I      CLK 2 \UART.CLK 
      5939 I        D 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [28]
      5939 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5939 I       SR 4 1'h0
      5939 O        Q 1 \VexRiscv.execute_to_memory_INSTRUCTION [28]
      5940 I      CLK 2 \UART.CLK 
      5940 I        D 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [29]
      5940 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5940 I       SR 4 1'h0
      5940 O        Q 1 \VexRiscv.execute_to_memory_INSTRUCTION [29]
      5941 I      CLK 2 \UART.CLK 
      5941 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [0]
      5941 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5941 I       SR 4 1'h0
      5941 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [0]
      5942 I      CLK 2 \UART.CLK 
      5942 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [1]
      5942 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5942 I       SR 4 1'h0
      5942 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [1]
      5943 I      CLK 2 \UART.CLK 
      5943 I        D 1 \VexRiscv._zz_decode_IS_CSR_3 
      5943 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5943 I       SR 4 1'h0
      5943 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [2]
      5944 I      CLK 2 \UART.CLK 
      5944 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]
      5944 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5944 I       SR 4 1'h0
      5944 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [3]
      5945 I      CLK 2 \UART.CLK 
      5945 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      5945 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5945 I       SR 4 1'h0
      5945 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [4]
      5946 I      CLK 2 \UART.CLK 
      5946 I        D 1 \VexRiscv._zz__zz_decode_IS_CSR_43 
      5946 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5946 I       SR 4 1'h0
      5946 O        Q 1 \VexRiscv.dBus_cmd_payload_wr 
      5947 I      CLK 2 \UART.CLK 
      5947 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      5947 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5947 I       SR 4 1'h0
      5947 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [6]
      5948 I      CLK 2 \UART.CLK 
      5948 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [7]
      5948 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5948 I       SR 4 1'h0
      5948 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [7]
      5949 I      CLK 2 \UART.CLK 
      5949 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [8]
      5949 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5949 I       SR 4 1'h0
      5949 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [8]
      5950 I      CLK 2 \UART.CLK 
      5950 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [9]
      5950 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5950 I       SR 4 1'h0
      5950 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [9]
      5951 I      CLK 2 \UART.CLK 
      5951 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [10]
      5951 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5951 I       SR 4 1'h0
      5951 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [10]
      5952 I      CLK 2 \UART.CLK 
      5952 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [11]
      5952 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5952 I       SR 4 1'h0
      5952 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [11]
      5953 I      CLK 2 \UART.CLK 
      5953 I        D 1 \VexRiscv._zz__zz_decode_IS_CSR_22 
      5953 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5953 I       SR 4 1'h0
      5953 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      5954 I      CLK 2 \UART.CLK 
      5954 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      5954 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5954 I       SR 4 1'h0
      5954 O        Q 1 \VexRiscv.switch_Misc_l232_2 
      5955 I      CLK 2 \UART.CLK 
      5955 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      5955 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5955 I       SR 4 1'h0
      5955 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [14]
      5956 I      CLK 2 \UART.CLK 
      5956 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]
      5956 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5956 I       SR 4 1'h0
      5956 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [15]
      5957 I      CLK 2 \UART.CLK 
      5957 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]
      5957 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5957 I       SR 4 1'h0
      5957 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [16]
      5958 I      CLK 2 \UART.CLK 
      5958 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]
      5958 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5958 I       SR 4 1'h0
      5958 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [17]
      5959 I      CLK 2 \UART.CLK 
      5959 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]
      5959 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5959 I       SR 4 1'h0
      5959 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [18]
      5960 I      CLK 2 \UART.CLK 
      5960 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]
      5960 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5960 I       SR 4 1'h0
      5960 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [19]
      5961 I      CLK 2 \UART.CLK 
      5961 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
      5961 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5961 I       SR 4 1'h0
      5961 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [20]
      5962 I      CLK 2 \UART.CLK 
      5962 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
      5962 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5962 I       SR 4 1'h0
      5962 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [21]
      5963 I      CLK 2 \UART.CLK 
      5963 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]
      5963 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5963 I       SR 4 1'h0
      5963 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [22]
      5964 I      CLK 2 \UART.CLK 
      5964 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]
      5964 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5964 I       SR 4 1'h0
      5964 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [23]
      5965 I      CLK 2 \UART.CLK 
      5965 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]
      5965 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5965 I       SR 4 1'h0
      5965 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [24]
      5966 I      CLK 2 \UART.CLK 
      5966 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [25]
      5966 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5966 I       SR 4 1'h0
      5966 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [25]
      5967 I      CLK 2 \UART.CLK 
      5967 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]
      5967 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5967 I       SR 4 1'h0
      5967 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [26]
      5968 I      CLK 2 \UART.CLK 
      5968 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]
      5968 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5968 I       SR 4 1'h0
      5968 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [27]
      5969 I      CLK 2 \UART.CLK 
      5969 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]
      5969 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5969 I       SR 4 1'h0
      5969 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [28]
      5970 I      CLK 2 \UART.CLK 
      5970 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]
      5970 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5970 I       SR 4 1'h0
      5970 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [29]
      5971 I      CLK 2 \UART.CLK 
      5971 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]
      5971 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5971 I       SR 4 1'h0
      5971 O        Q 1 \VexRiscv.CsrPlugin_selfException_payload_badAddr [30]
      5972 I      CLK 2 \UART.CLK 
      5972 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]
      5972 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5972 I       SR 4 1'h0
      5972 O        Q 1 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      5973 I      CLK 2 \UART.CLK 
      5973 I        D 1 \VexRiscv.decode_SRC_USE_SUB_LESS 
      5973 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5973 I       SR 4 1'h0
      5973 O        Q 1 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      5974 I      CLK 2 \UART.CLK 
      5974 I        D 1 \VexRiscv.execute_to_memory_MEMORY_ENABLE 
      5974 I       EN 3 1'h1
      5974 I       SR 4 1'h0
      5974 O        Q 1 \VexRiscv.memory_to_writeBack_MEMORY_ENABLE 
      5975 I      CLK 2 \UART.CLK 
      5975 I        D 1 \VexRiscv._zz__zz_decode_IS_CSR_70 
      5975 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5975 I       SR 4 1'h0
      5975 O        Q 1 \VexRiscv._zz_execute_ALU_CTRL [0]
      5976 I      CLK 2 \UART.CLK 
      5976 I        D 1 \VexRiscv._zz__zz_decode_IS_CSR_16 [6]
      5976 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5976 I       SR 4 1'h0
      5976 O        Q 1 \VexRiscv._zz_execute_ALU_CTRL [1]
      5977 I      CLK 2 \UART.CLK 
      5977 I        D 1 \VexRiscv.decode_to_execute_MEMORY_ENABLE 
      5977 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5977 I       SR 4 1'h0
      5977 O        Q 1 \VexRiscv.execute_to_memory_MEMORY_ENABLE 
      5978 I      CLK 2 \UART.CLK 
      5978 I        D 1 \VexRiscv._zz__zz_decode_IS_CSR_90 
      5978 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5978 I       SR 4 1'h0
      5978 O        Q 1 \VexRiscv._zz_execute_SRC1_CTRL [0]
      5979 I      CLK 2 \UART.CLK 
      5979 I        D 1 \VexRiscv._zz__zz_decode_IS_CSR_88 
      5979 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5979 I       SR 4 1'h0
      5979 O        Q 1 \VexRiscv._zz_execute_SRC1_CTRL [1]
      5980 I      CLK 2 \UART.CLK 
      5980 I        D 1 \VexRiscv._zz__zz_decode_IS_CSR_80 
      5980 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5980 I       SR 4 1'h0
      5980 O        Q 1 \VexRiscv.decode_to_execute_MEMORY_ENABLE 
      5981 I      CLK 2 \UART.CLK 
      5981 I        D 1 _1055_
      5981 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5981 I       SR 4 1'h0
      5981 O        Q 1 \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID 
      5982 I      CLK 2 \UART.CLK 
      5982 I        D 1 \VexRiscv._zz__zz_decode_IS_CSR_63 
      5982 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5982 I       SR 4 1'h0
      5982 O        Q 1 \VexRiscv._zz_execute_SRC2_CTRL [0]
      5983 I      CLK 2 \UART.CLK 
      5983 I        D 1 \VexRiscv._zz__zz_decode_IS_CSR_60 
      5983 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      5983 I       SR 4 1'h0
      5983 O        Q 1 \VexRiscv._zz_execute_SRC2_CTRL [1]
      5984 I      CLK 2 \UART.CLK 
      5984 I        D 1 \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID 
      5984 I       EN 3 1'h1
      5984 I       SR 4 1'h0
      5984 O        Q 1 \VexRiscv._zz_lastStageRegFileWrite_valid 
      5985 I      CLK 2 \UART.CLK 
      5985 I        D 1 \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID 
      5985 I       EN 3 \VexRiscv.execute_arbitration_isStuckByOthers 
      5985 I       SR 4 1'h0
      5985 O        Q 1 \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID 
      5986 I      CLK 2 \UART.CLK 
      5986 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.reset 
      5986 I       EN 3 1'h1
      5986 I       SR 4 1'h0
      5986 O        Q 1 \VexRiscv._zz_5 
      5987 I      CLK 2 \UART.CLK 
      5987 I        D 1 _1056_
      5987 I       EN 3 1'h1
      5987 I       SR 4 1'h0
      5987 O        Q 1 \VexRiscv.execute_LightShifterPlugin_isActive 
      5988 I      CLK 2 \UART.CLK 
      5988 I        D 1 _1057_
      5988 I       EN 3 1'h1
      5988 I       SR 4 1'h0
      5988 O        Q 1 \VexRiscv.CsrPlugin_mstatus_MPIE 
      5989 I      CLK 2 \UART.CLK 
      5989 I        D 1 _1058_
      5989 I       EN 3 1'h1
      5989 I       SR 4 1'h0
      5989 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [0]
      5990 I      CLK 2 \UART.CLK 
      5990 I        D 1 _1059_
      5990 I       EN 3 1'h1
      5990 I       SR 4 1'h0
      5990 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [1]
      5991 I      CLK 2 \UART.CLK 
      5991 I        D 1 _1060_
      5991 I       EN 3 1'h1
      5991 I       SR 4 1'h0
      5991 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [2]
      5992 I      CLK 2 \UART.CLK 
      5992 I        D 1 _1061_
      5992 I       EN 3 1'h1
      5992 I       SR 4 1'h0
      5992 O        Q 1 \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid 
      5993 I      CLK 2 \UART.CLK 
      5993 I        D 1 _1062_
      5993 I       EN 3 1'h1
      5993 I       SR 4 1'h0
      5993 O        Q 1 \VexRiscv.CsrPlugin_mstatus_MIE 
      5994 I      CLK 2 \UART.CLK 
      5994 I        D 1 _1063_
      5994 I       EN 3 1'h1
      5994 I       SR 4 1'h0
      5994 O        Q 1 \VexRiscv.CsrPlugin_mie_MEIE 
      5995 I      CLK 2 \UART.CLK 
      5995 I        D 1 _1064_
      5995 I       EN 3 1'h1
      5995 I       SR 4 1'h0
      5995 O        Q 1 \VexRiscv.CsrPlugin_mie_MTIE 
      5996 I      CLK 2 \UART.CLK 
      5996 I        D 1 _1065_
      5996 I       EN 3 1'h1
      5996 I       SR 4 1'h0
      5996 O        Q 1 \VexRiscv.CsrPlugin_mstatus_MPP [0]
      5997 I      CLK 2 \UART.CLK 
      5997 I        D 1 _1066_
      5997 I       EN 3 1'h1
      5997 I       SR 4 1'h0
      5997 O        Q 1 \VexRiscv.CsrPlugin_mstatus_MPP [1]
      5998 I      CLK 2 \UART.CLK 
      5998 I        D 1 _1067_
      5998 I       EN 3 1'h1
      5998 I       SR 4 1'h0
      5998 O        Q 1 \VexRiscv.CsrPlugin_mie_MSIE 
      5999 I      CLK 2 \UART.CLK 
      5999 I        D 1 _1068_
      5999 I       EN 3 1'h1
      5999 I       SR 4 1'h0
      5999 O        Q 1 \VexRiscv.CsrPlugin_exceptionPendings_0 
      6000 I      CLK 2 \UART.CLK 
      6000 I        D 1 _1069_
      6000 I       EN 3 1'h1
      6000 I       SR 4 1'h0
      6000 O        Q 1 \VexRiscv.CsrPlugin_exceptionPendings_1 
      6001 I      CLK 2 \UART.CLK 
      6001 I        D 1 _1070_
      6001 I       EN 3 1'h1
      6001 I       SR 4 1'h0
      6001 O        Q 1 \VexRiscv.IBusSimplePlugin_pending_value [0]
      6002 I      CLK 2 \UART.CLK 
      6002 I        D 1 _1071_
      6002 I       EN 3 1'h1
      6002 I       SR 4 1'h0
      6002 O        Q 1 \VexRiscv.IBusSimplePlugin_pending_value [1]
      6003 I      CLK 2 \UART.CLK 
      6003 I        D 1 _1072_
      6003 I       EN 3 1'h1
      6003 I       SR 4 1'h0
      6003 O        Q 1 \VexRiscv.IBusSimplePlugin_pending_value [2]
      6004 I      CLK 2 \UART.CLK 
      6004 I        D 1 \spi_master.n60_o 
      6004 I       EN 3 _2208_[0]
      6004 I       SR 4 \UART.RST 
      6004 O        Q 1 \spi_master.mosi 
      6005 I      CLK 2 \UART.CLK 
      6005 I        D 1 \spi_master.n141_q [0]
      6005 I       EN 3 _0037_
      6005 I       SR 4 \UART.RST 
      6005 O        Q 1 \spi_master.n148_q [0]
      6006 I      CLK 2 \UART.CLK 
      6006 I        D 1 \spi_master.n141_q [1]
      6006 I       EN 3 _0037_
      6006 I       SR 4 \UART.RST 
      6006 O        Q 1 \spi_master.n148_q [1]
      6007 I      CLK 2 \UART.CLK 
      6007 I        D 1 \spi_master.n141_q [2]
      6007 I       EN 3 _0037_
      6007 I       SR 4 \UART.RST 
      6007 O        Q 1 \spi_master.n148_q [2]
      6008 I      CLK 2 \UART.CLK 
      6008 I        D 1 \spi_master.n141_q [3]
      6008 I       EN 3 _0037_
      6008 I       SR 4 \UART.RST 
      6008 O        Q 1 \spi_master.n148_q [3]
      6009 I      CLK 2 \UART.CLK 
      6009 I        D 1 \spi_master.n141_q [4]
      6009 I       EN 3 _0037_
      6009 I       SR 4 \UART.RST 
      6009 O        Q 1 \spi_master.n148_q [4]
      6010 I      CLK 2 \UART.CLK 
      6010 I        D 1 \spi_master.n141_q [5]
      6010 I       EN 3 _0037_
      6010 I       SR 4 \UART.RST 
      6010 O        Q 1 \spi_master.n148_q [5]
      6011 I      CLK 2 \UART.CLK 
      6011 I        D 1 \spi_master.n141_q [6]
      6011 I       EN 3 _0037_
      6011 I       SR 4 \UART.RST 
      6011 O        Q 1 \spi_master.n148_q [6]
      6012 I      CLK 2 \UART.CLK 
      6012 I        D 1 \spi_master.n141_q [7]
      6012 I       EN 3 _0037_
      6012 I       SR 4 \UART.RST 
      6012 O        Q 1 \spi_master.n148_q [7]
      6013 I      CLK 2 \UART.CLK 
      6013 I        D 1 \spi_master.n87_o 
      6013 I       EN 3 1'h1
      6013 I       SR 4 \UART.RST 
      6013 O        Q 1 \spi_master.busy 
      6014 I      CLK 2 \UART.CLK 
      6014 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [0]
      6014 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6014 I       SR 4 1'h0
      6014 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [0]
      6015 I      CLK 2 \UART.CLK 
      6015 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [1]
      6015 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6015 I       SR 4 1'h0
      6015 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [1]
      6016 I      CLK 2 \UART.CLK 
      6016 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [2]
      6016 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6016 I       SR 4 1'h0
      6016 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [2]
      6017 I      CLK 2 \UART.CLK 
      6017 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [3]
      6017 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6017 I       SR 4 1'h0
      6017 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [3]
      6018 I      CLK 2 \UART.CLK 
      6018 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [4]
      6018 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6018 I       SR 4 1'h0
      6018 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [4]
      6019 I      CLK 2 \UART.CLK 
      6019 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [5]
      6019 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6019 I       SR 4 1'h0
      6019 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [5]
      6020 I      CLK 2 \UART.CLK 
      6020 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [6]
      6020 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6020 I       SR 4 1'h0
      6020 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [6]
      6021 I      CLK 2 \UART.CLK 
      6021 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [7]
      6021 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6021 I       SR 4 1'h0
      6021 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [7]
      6022 I      CLK 2 \UART.CLK 
      6022 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [8]
      6022 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6022 I       SR 4 1'h0
      6022 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [8]
      6023 I      CLK 2 \UART.CLK 
      6023 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [9]
      6023 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6023 I       SR 4 1'h0
      6023 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [9]
      6024 I      CLK 2 \UART.CLK 
      6024 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [10]
      6024 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6024 I       SR 4 1'h0
      6024 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [10]
      6025 I      CLK 2 \UART.CLK 
      6025 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [11]
      6025 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6025 I       SR 4 1'h0
      6025 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [11]
      6026 I      CLK 2 \UART.CLK 
      6026 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [12]
      6026 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6026 I       SR 4 1'h0
      6026 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [12]
      6027 I      CLK 2 \UART.CLK 
      6027 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [13]
      6027 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6027 I       SR 4 1'h0
      6027 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [13]
      6028 I      CLK 2 \UART.CLK 
      6028 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [14]
      6028 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6028 I       SR 4 1'h0
      6028 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [14]
      6029 I      CLK 2 \UART.CLK 
      6029 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [15]
      6029 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6029 I       SR 4 1'h0
      6029 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [15]
      6030 I      CLK 2 \UART.CLK 
      6030 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [16]
      6030 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6030 I       SR 4 1'h0
      6030 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [16]
      6031 I      CLK 2 \UART.CLK 
      6031 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [17]
      6031 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6031 I       SR 4 1'h0
      6031 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [17]
      6032 I      CLK 2 \UART.CLK 
      6032 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [18]
      6032 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6032 I       SR 4 1'h0
      6032 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [18]
      6033 I      CLK 2 \UART.CLK 
      6033 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [19]
      6033 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6033 I       SR 4 1'h0
      6033 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [19]
      6034 I      CLK 2 \UART.CLK 
      6034 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [20]
      6034 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6034 I       SR 4 1'h0
      6034 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [20]
      6035 I      CLK 2 \UART.CLK 
      6035 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [21]
      6035 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6035 I       SR 4 1'h0
      6035 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [21]
      6036 I      CLK 2 \UART.CLK 
      6036 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [22]
      6036 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6036 I       SR 4 1'h0
      6036 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [22]
      6037 I      CLK 2 \UART.CLK 
      6037 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [23]
      6037 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6037 I       SR 4 1'h0
      6037 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [23]
      6038 I      CLK 2 \UART.CLK 
      6038 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [24]
      6038 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6038 I       SR 4 1'h0
      6038 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [24]
      6039 I      CLK 2 \UART.CLK 
      6039 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [25]
      6039 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6039 I       SR 4 1'h0
      6039 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [25]
      6040 I      CLK 2 \UART.CLK 
      6040 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [26]
      6040 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6040 I       SR 4 1'h0
      6040 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [26]
      6041 I      CLK 2 \UART.CLK 
      6041 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [27]
      6041 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6041 I       SR 4 1'h0
      6041 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [27]
      6042 I      CLK 2 \UART.CLK 
      6042 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [28]
      6042 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6042 I       SR 4 1'h0
      6042 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [28]
      6043 I      CLK 2 \UART.CLK 
      6043 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [29]
      6043 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6043 I       SR 4 1'h0
      6043 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [29]
      6044 I      CLK 2 \UART.CLK 
      6044 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [30]
      6044 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6044 I       SR 4 1'h0
      6044 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [30]
      6045 I      CLK 2 \UART.CLK 
      6045 I        D 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [31]
      6045 I       EN 3 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready 
      6045 I       SR 4 1'h0
      6045 O        Q 1 \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [31]
      6046 I      CLK 2 \UART.CLK 
      6046 I        D 1 _1073_
      6046 I       EN 3 _0032_
      6046 I       SR 4 1'h0
      6046 O        Q 1 \spi_master_1.n144_q [0]
      6047 I      CLK 2 \UART.CLK 
      6047 I        D 1 \spi_master.miso 
      6047 I       EN 3 _0035_
      6047 I       SR 4 1'h0
      6047 O        Q 1 \spi_master.n141_q [0]
      6048 I      CLK 2 \UART.CLK 
      6048 I        D 1 \spi_master.n141_q [0]
      6048 I       EN 3 _0035_
      6048 I       SR 4 1'h0
      6048 O        Q 1 \spi_master.n141_q [1]
      6049 I      CLK 2 \UART.CLK 
      6049 I        D 1 \spi_master.n141_q [1]
      6049 I       EN 3 _0035_
      6049 I       SR 4 1'h0
      6049 O        Q 1 \spi_master.n141_q [2]
      6050 I      CLK 2 \UART.CLK 
      6050 I        D 1 \spi_master.n141_q [2]
      6050 I       EN 3 _0035_
      6050 I       SR 4 1'h0
      6050 O        Q 1 \spi_master.n141_q [3]
      6051 I      CLK 2 \UART.CLK 
      6051 I        D 1 \spi_master.n141_q [3]
      6051 I       EN 3 _0035_
      6051 I       SR 4 1'h0
      6051 O        Q 1 \spi_master.n141_q [4]
      6052 I      CLK 2 \UART.CLK 
      6052 I        D 1 \spi_master.n141_q [4]
      6052 I       EN 3 _0035_
      6052 I       SR 4 1'h0
      6052 O        Q 1 \spi_master.n141_q [5]
      6053 I      CLK 2 \UART.CLK 
      6053 I        D 1 \spi_master.n141_q [5]
      6053 I       EN 3 _0035_
      6053 I       SR 4 1'h0
      6053 O        Q 1 \spi_master.n141_q [6]
      6054 I      CLK 2 \UART.CLK 
      6054 I        D 1 \spi_master.n141_q [6]
      6054 I       EN 3 _0035_
      6054 I       SR 4 1'h0
      6054 O        Q 1 \spi_master.n141_q [7]
      6055 I      CLK 2 \UART.CLK 
      6055 I        D 1 \spi_master.n15_o [0]
      6055 I       EN 3 _0034_
      6055 I       SR 4 1'h0
      6055 O        Q 1 \spi_master.last_bit [0]
      6056 I      CLK 2 \UART.CLK 
      6056 I        D 1 \spi_master.n15_o [1]
      6056 I       EN 3 _0034_
      6056 I       SR 4 1'h0
      6056 O        Q 1 \spi_master.last_bit [1]
      6057 I      CLK 2 \UART.CLK 
      6057 I        D 1 \spi_master.n15_o [2]
      6057 I       EN 3 _0034_
      6057 I       SR 4 1'h0
      6057 O        Q 1 \spi_master.last_bit [2]
      6058 I      CLK 2 \UART.CLK 
      6058 I        D 1 \spi_master.n15_o [3]
      6058 I       EN 3 _0034_
      6058 I       SR 4 1'h0
      6058 O        Q 1 \spi_master.last_bit [3]
      6059 I      CLK 2 \UART.CLK 
      6059 I        D 1 \spi_master.n15_o [4]
      6059 I       EN 3 _0034_
      6059 I       SR 4 1'h0
      6059 O        Q 1 \spi_master.last_bit [4]
      6060 I      CLK 2 \UART.CLK 
      6060 I        D 1 _1074_
      6060 I       EN 3 _2210_[1]
      6060 I       SR 4 1'h0
      6060 O        Q 1 \spi_master_1.clk_toggles [0]
      6061 I      CLK 2 \UART.CLK 
      6061 I        D 1 _1075_
      6061 I       EN 3 _2210_[1]
      6061 I       SR 4 1'h0
      6061 O        Q 1 \spi_master_1.clk_toggles [1]
      6062 I      CLK 2 \UART.CLK 
      6062 I        D 1 _1076_
      6062 I       EN 3 _2210_[1]
      6062 I       SR 4 1'h0
      6062 O        Q 1 \spi_master_1.clk_toggles [2]
      6063 I      CLK 2 \UART.CLK 
      6063 I        D 1 _1077_
      6063 I       EN 3 _2210_[1]
      6063 I       SR 4 1'h0
      6063 O        Q 1 \spi_master_1.clk_toggles [3]
      6064 I      CLK 2 \UART.CLK 
      6064 I        D 1 _1078_
      6064 I       EN 3 _2210_[1]
      6064 I       SR 4 1'h0
      6064 O        Q 1 \spi_master_1.clk_toggles [4]
      6065 I      CLK 2 \UART.CLK 
      6065 I        D 1 \spi_master.n87_o 
      6065 I       EN 3 1'h1
      6065 I       SR 4 \UART.RST 
      6065 O        Q 1 \spi_master.n129_q 
      6066 I      CLK 2 \UART.CLK 
      6066 I        D 1 core_source_source_payload_dat_r
      6066 I       EN 3 _1315_
      6066 I       SR 4 1'h0
      6066 O        Q 1 \storage_2[2] [2]
      6067 I      CLK 2 \UART.CLK 
      6067 I        D 1 core_source_source_payload_dq[0]
      6067 I       EN 3 _1315_
      6067 I       SR 4 1'h0
      6067 O        Q 1 \storage_2[2] [3]
      6068 I      CLK 2 \UART.CLK 
      6068 I        D 1 core_source_source_payload_dq[1]
      6068 I       EN 3 _1315_
      6068 I       SR 4 1'h0
      6068 O        Q 1 \storage_2[2] [4]
      6069 I      CLK 2 \UART.CLK 
      6069 I        D 1 core_source_source_payload_dq[2]
      6069 I       EN 3 _1315_
      6069 I       SR 4 1'h0
      6069 O        Q 1 \storage_2[2] [5]
      6070 I      CLK 2 \UART.CLK 
      6070 I        D 1 core_source_source_payload_dq[3]
      6070 I       EN 3 _1315_
      6070 I       SR 4 1'h0
      6070 O        Q 1 \storage_2[2] [6]
      6071 I      CLK 2 \UART.CLK 
      6071 I        D 1 core_source_source_payload_dq[4]
      6071 I       EN 3 _1315_
      6071 I       SR 4 1'h0
      6071 O        Q 1 \storage_2[2] [7]
      6072 I      CLK 2 \UART.CLK 
      6072 I        D 1 core_source_source_payload_dq[5]
      6072 I       EN 3 _1315_
      6072 I       SR 4 1'h0
      6072 O        Q 1 \storage_2[2] [8]
      6073 I      CLK 2 \UART.CLK 
      6073 I        D 1 core_source_source_payload_dq[6]
      6073 I       EN 3 _1315_
      6073 I       SR 4 1'h0
      6073 O        Q 1 \storage_2[2] [9]
      6074 I      CLK 2 \UART.CLK 
      6074 I        D 1 core_source_source_payload_dq[7]
      6074 I       EN 3 _1315_
      6074 I       SR 4 1'h0
      6074 O        Q 1 \storage_2[2] [10]
      6075 I      CLK 2 \UART.CLK 
      6075 I        D 1 core_source_source_payload_dq_oe
      6075 I       EN 3 _1315_
      6075 I       SR 4 1'h0
      6075 O        Q 1 \storage_2[2] [11]
      6076 I      CLK 2 \UART.CLK 
      6076 I        D 1 core_source_source_payload_rwds
      6076 I       EN 3 _1315_
      6076 I       SR 4 1'h0
      6076 O        Q 1 \storage_2[2] [12]
      6077 I      CLK 2 \UART.CLK 
      6077 I        D 1 core_dat_tx_conv_converter_sink_valid
      6077 I       EN 3 _1315_
      6077 I       SR 4 1'h0
      6077 O        Q 1 \storage_2[2] [13]
      6078 I      CLK 2 \UART.CLK 
      6078 I        D 1 core_source_source_payload_dat_r
      6078 I       EN 3 _1316_
      6078 I       SR 4 1'h0
      6078 O        Q 1 \storage_2[3] [2]
      6079 I      CLK 2 \UART.CLK 
      6079 I        D 1 core_source_source_payload_dq[0]
      6079 I       EN 3 _1316_
      6079 I       SR 4 1'h0
      6079 O        Q 1 \storage_2[3] [3]
      6080 I      CLK 2 \UART.CLK 
      6080 I        D 1 core_source_source_payload_dq[1]
      6080 I       EN 3 _1316_
      6080 I       SR 4 1'h0
      6080 O        Q 1 \storage_2[3] [4]
      6081 I      CLK 2 \UART.CLK 
      6081 I        D 1 core_source_source_payload_dq[2]
      6081 I       EN 3 _1316_
      6081 I       SR 4 1'h0
      6081 O        Q 1 \storage_2[3] [5]
      6082 I      CLK 2 \UART.CLK 
      6082 I        D 1 core_source_source_payload_dq[3]
      6082 I       EN 3 _1316_
      6082 I       SR 4 1'h0
      6082 O        Q 1 \storage_2[3] [6]
      6083 I      CLK 2 \UART.CLK 
      6083 I        D 1 core_source_source_payload_dq[4]
      6083 I       EN 3 _1316_
      6083 I       SR 4 1'h0
      6083 O        Q 1 \storage_2[3] [7]
      6084 I      CLK 2 \UART.CLK 
      6084 I        D 1 core_source_source_payload_dq[5]
      6084 I       EN 3 _1316_
      6084 I       SR 4 1'h0
      6084 O        Q 1 \storage_2[3] [8]
      6085 I      CLK 2 \UART.CLK 
      6085 I        D 1 core_source_source_payload_dq[6]
      6085 I       EN 3 _1316_
      6085 I       SR 4 1'h0
      6085 O        Q 1 \storage_2[3] [9]
      6086 I      CLK 2 \UART.CLK 
      6086 I        D 1 core_source_source_payload_dq[7]
      6086 I       EN 3 _1316_
      6086 I       SR 4 1'h0
      6086 O        Q 1 \storage_2[3] [10]
      6087 I      CLK 2 \UART.CLK 
      6087 I        D 1 core_source_source_payload_dq_oe
      6087 I       EN 3 _1316_
      6087 I       SR 4 1'h0
      6087 O        Q 1 \storage_2[3] [11]
      6088 I      CLK 2 \UART.CLK 
      6088 I        D 1 core_source_source_payload_rwds
      6088 I       EN 3 _1316_
      6088 I       SR 4 1'h0
      6088 O        Q 1 \storage_2[3] [12]
      6089 I      CLK 2 \UART.CLK 
      6089 I        D 1 core_dat_tx_conv_converter_sink_valid
      6089 I       EN 3 _1316_
      6089 I       SR 4 1'h0
      6089 O        Q 1 \storage_2[3] [13]
      6090 I      CLK 2 \UART.CLK 
      6090 I        D 1 \spi_master_1.n60_o 
      6090 I       EN 3 _2210_[0]
      6090 I       SR 4 \UART.RST 
      6090 O        Q 1 \spi_master_1.mosi 
      6091 I      CLK 2 \UART.CLK 
      6091 I        D 1 \spi_master_1.n141_q [0]
      6091 I       EN 3 _0033_
      6091 I       SR 4 \UART.RST 
      6091 O        Q 1 \spi_master_1.n148_q [0]
      6092 I      CLK 2 \UART.CLK 
      6092 I        D 1 \spi_master_1.n141_q [1]
      6092 I       EN 3 _0033_
      6092 I       SR 4 \UART.RST 
      6092 O        Q 1 \spi_master_1.n148_q [1]
      6093 I      CLK 2 \UART.CLK 
      6093 I        D 1 \spi_master_1.n141_q [2]
      6093 I       EN 3 _0033_
      6093 I       SR 4 \UART.RST 
      6093 O        Q 1 \spi_master_1.n148_q [2]
      6094 I      CLK 2 \UART.CLK 
      6094 I        D 1 \spi_master_1.n141_q [3]
      6094 I       EN 3 _0033_
      6094 I       SR 4 \UART.RST 
      6094 O        Q 1 \spi_master_1.n148_q [3]
      6095 I      CLK 2 \UART.CLK 
      6095 I        D 1 \spi_master_1.n141_q [4]
      6095 I       EN 3 _0033_
      6095 I       SR 4 \UART.RST 
      6095 O        Q 1 \spi_master_1.n148_q [4]
      6096 I      CLK 2 \UART.CLK 
      6096 I        D 1 \spi_master_1.n141_q [5]
      6096 I       EN 3 _0033_
      6096 I       SR 4 \UART.RST 
      6096 O        Q 1 \spi_master_1.n148_q [5]
      6097 I      CLK 2 \UART.CLK 
      6097 I        D 1 \spi_master_1.n141_q [6]
      6097 I       EN 3 _0033_
      6097 I       SR 4 \UART.RST 
      6097 O        Q 1 \spi_master_1.n148_q [6]
      6098 I      CLK 2 \UART.CLK 
      6098 I        D 1 \spi_master_1.n141_q [7]
      6098 I       EN 3 _0033_
      6098 I       SR 4 \UART.RST 
      6098 O        Q 1 \spi_master_1.n148_q [7]
      6099 I      CLK 2 \UART.CLK 
      6099 I        D 1 \spi_master_1.n87_o 
      6099 I       EN 3 1'h1
      6099 I       SR 4 \UART.RST 
      6099 O        Q 1 \spi_master_1.busy 
      6100 I      CLK 2 \UART.CLK 
      6100 I        D 1 \spi_master.n93_o 
      6100 I       EN 3 _2208_[1]
      6100 I       SR 4 1'h0
      6100 O        Q 1 \spi_master.n132_q 
      6101 I      CLK 2 \UART.CLK 
      6101 I        D 1 basesoc_uart_irq
      6101 I       EN 3 1'h1
      6101 I       SR 4 1'h0
      6101 O        Q 1 \VexRiscv.externalInterruptArray_regNext [0]
      6102 I      CLK 2 \UART.CLK 
      6102 I        D 1 basesoc_timer_irq
      6102 I       EN 3 1'h1
      6102 I       SR 4 1'h0
      6102 O        Q 1 \VexRiscv.externalInterruptArray_regNext [1]
      6103 I      CLK 2 \UART.CLK 
      6103 I        D 1 uart_logging_irq
      6103 I       EN 3 1'h1
      6103 I       SR 4 1'h0
      6103 O        Q 1 \VexRiscv.externalInterruptArray_regNext [2]
      6104 I      CLK 2 \UART.CLK 
      6104 I        D 1 uart_ice40_irq
      6104 I       EN 3 1'h1
      6104 I       SR 4 1'h0
      6104 O        Q 1 \VexRiscv.externalInterruptArray_regNext [3]
      6105 I      CLK 2 \UART.CLK 
      6105 I        D 1 \spi_master_1.miso 
      6105 I       EN 3 _0031_
      6105 I       SR 4 1'h0
      6105 O        Q 1 \spi_master_1.n141_q [0]
      6106 I      CLK 2 \UART.CLK 
      6106 I        D 1 \spi_master_1.n141_q [0]
      6106 I       EN 3 _0031_
      6106 I       SR 4 1'h0
      6106 O        Q 1 \spi_master_1.n141_q [1]
      6107 I      CLK 2 \UART.CLK 
      6107 I        D 1 \spi_master_1.n141_q [1]
      6107 I       EN 3 _0031_
      6107 I       SR 4 1'h0
      6107 O        Q 1 \spi_master_1.n141_q [2]
      6108 I      CLK 2 \UART.CLK 
      6108 I        D 1 \spi_master_1.n141_q [2]
      6108 I       EN 3 _0031_
      6108 I       SR 4 1'h0
      6108 O        Q 1 \spi_master_1.n141_q [3]
      6109 I      CLK 2 \UART.CLK 
      6109 I        D 1 \spi_master_1.n141_q [3]
      6109 I       EN 3 _0031_
      6109 I       SR 4 1'h0
      6109 O        Q 1 \spi_master_1.n141_q [4]
      6110 I      CLK 2 \UART.CLK 
      6110 I        D 1 \spi_master_1.n141_q [4]
      6110 I       EN 3 _0031_
      6110 I       SR 4 1'h0
      6110 O        Q 1 \spi_master_1.n141_q [5]
      6111 I      CLK 2 \UART.CLK 
      6111 I        D 1 \spi_master_1.n141_q [5]
      6111 I       EN 3 _0031_
      6111 I       SR 4 1'h0
      6111 O        Q 1 \spi_master_1.n141_q [6]
      6112 I      CLK 2 \UART.CLK 
      6112 I        D 1 \spi_master_1.n141_q [6]
      6112 I       EN 3 _0031_
      6112 I       SR 4 1'h0
      6112 O        Q 1 \spi_master_1.n141_q [7]
      6113 I      CLK 2 \UART.CLK 
      6113 I        D 1 \spi_master_1.n15_o [0]
      6113 I       EN 3 _0030_
      6113 I       SR 4 1'h0
      6113 O        Q 1 \spi_master_1.last_bit [0]
      6114 I      CLK 2 \UART.CLK 
      6114 I        D 1 \spi_master_1.n15_o [1]
      6114 I       EN 3 _0030_
      6114 I       SR 4 1'h0
      6114 O        Q 1 \spi_master_1.last_bit [1]
      6115 I      CLK 2 \UART.CLK 
      6115 I        D 1 \spi_master_1.n15_o [2]
      6115 I       EN 3 _0030_
      6115 I       SR 4 1'h0
      6115 O        Q 1 \spi_master_1.last_bit [2]
      6116 I      CLK 2 \UART.CLK 
      6116 I        D 1 \spi_master_1.n15_o [3]
      6116 I       EN 3 _0030_
      6116 I       SR 4 1'h0
      6116 O        Q 1 \spi_master_1.last_bit [3]
      6117 I      CLK 2 \UART.CLK 
      6117 I        D 1 \spi_master_1.n15_o [4]
      6117 I       EN 3 _0030_
      6117 I       SR 4 1'h0
      6117 O        Q 1 \spi_master_1.last_bit [4]
      6118 I      CLK 2 \UART.CLK 
      6118 I        D 1 \spi_master_1.n87_o 
      6118 I       EN 3 1'h1
      6118 I       SR 4 \UART.RST 
      6118 O        Q 1 \spi_master_1.n129_q 
      6119 I      CLK 2 \UART.CLK 
      6119 I        D 1 _1702_[0]
      6119 I       EN 3 _0029_
      6119 I       SR 4 1'h0
      6119 O        Q 1 \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3]
      6120 I      CLK 2 \UART.CLK 
      6120 I        D 1 _1079_
      6120 I       EN 3 1'h1
      6120 I       SR 4 1'h0
      6120 O        Q 1 \UART_1.UART_TXD 
      6121 I      CLK 2 \UART.CLK 
      6121 I        D 1 _1080_
      6121 I       EN 3 1'h1
      6121 I       SR 4 1'h0
      6121 O        Q 1 csr_bankarray_interface8_bank_bus_dat_r[7]
      6122 I      CLK 2 \UART.CLK 
      6122 I        D 1 _1081_
      6122 I       EN 3 1'h1
      6122 I       SR 4 1'h0
      6122 O        Q 1 csr_bankarray_interface8_bank_bus_dat_r[6]
      6123 I      CLK 2 \UART.CLK 
      6123 I        D 1 _1082_
      6123 I       EN 3 1'h1
      6123 I       SR 4 1'h0
      6123 O        Q 1 csr_bankarray_interface8_bank_bus_dat_r[5]
      6124 I      CLK 2 \UART.CLK 
      6124 I        D 1 _1083_
      6124 I       EN 3 1'h1
      6124 I       SR 4 1'h0
      6124 O        Q 1 csr_bankarray_interface8_bank_bus_dat_r[4]
      6125 I      CLK 2 \UART.CLK 
      6125 I        D 1 _1084_
      6125 I       EN 3 1'h1
      6125 I       SR 4 1'h0
      6125 O        Q 1 csr_bankarray_interface8_bank_bus_dat_r[3]
      6126 I      CLK 2 \UART.CLK 
      6126 I        D 1 _1085_
      6126 I       EN 3 1'h1
      6126 I       SR 4 1'h0
      6126 O        Q 1 csr_bankarray_interface8_bank_bus_dat_r[2]
      6127 I      CLK 2 \UART.CLK 
      6127 I        D 1 _1086_
      6127 I       EN 3 1'h1
      6127 I       SR 4 1'h0
      6127 O        Q 1 csr_bankarray_interface8_bank_bus_dat_r[1]
      6128 I      CLK 2 \UART.CLK 
      6128 I        D 1 _1087_
      6128 I       EN 3 1'h1
      6128 I       SR 4 1'h0
      6128 O        Q 1 csr_bankarray_interface8_bank_bus_dat_r[0]
      6129 I      CLK 2 \UART.CLK 
      6129 I        D 1 _1088_
      6129 I       EN 3 1'h1
      6129 I       SR 4 1'h0
      6129 O        Q 1 csr_bankarray_interface7_bank_bus_dat_r[2]
      6130 I      CLK 2 \UART.CLK 
      6130 I        D 1 _1089_
      6130 I       EN 3 1'h1
      6130 I       SR 4 1'h0
      6130 O        Q 1 csr_bankarray_interface7_bank_bus_dat_r[1]
      6131 I      CLK 2 \UART.CLK 
      6131 I        D 1 _1090_
      6131 I       EN 3 1'h1
      6131 I       SR 4 1'h0
      6131 O        Q 1 csr_bankarray_interface7_bank_bus_dat_r[0]
      6132 I      CLK 2 \UART.CLK 
      6132 I        D 1 _1091_
      6132 I       EN 3 1'h1
      6132 I       SR 4 1'h0
      6132 O        Q 1 csr_bankarray_interface6_bank_bus_dat_r[2]
      6133 I      CLK 2 \UART.CLK 
      6133 I        D 1 _1092_
      6133 I       EN 3 1'h1
      6133 I       SR 4 1'h0
      6133 O        Q 1 csr_bankarray_interface6_bank_bus_dat_r[1]
      6134 I      CLK 2 \UART.CLK 
      6134 I        D 1 _1093_
      6134 I       EN 3 1'h1
      6134 I       SR 4 1'h0
      6134 O        Q 1 csr_bankarray_interface6_bank_bus_dat_r[0]
      6135 I      CLK 2 \UART.CLK 
      6135 I        D 1 _1094_
      6135 I       EN 3 1'h1
      6135 I       SR 4 1'h0
      6135 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[15]
      6136 I      CLK 2 \UART.CLK 
      6136 I        D 1 _1095_
      6136 I       EN 3 1'h1
      6136 I       SR 4 1'h0
      6136 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[14]
      6137 I      CLK 2 \UART.CLK 
      6137 I        D 1 _1096_
      6137 I       EN 3 1'h1
      6137 I       SR 4 1'h0
      6137 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[13]
      6138 I      CLK 2 \UART.CLK 
      6138 I        D 1 _1097_
      6138 I       EN 3 1'h1
      6138 I       SR 4 1'h0
      6138 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[12]
      6139 I      CLK 2 \UART.CLK 
      6139 I        D 1 _1098_
      6139 I       EN 3 1'h1
      6139 I       SR 4 1'h0
      6139 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[11]
      6140 I      CLK 2 \UART.CLK 
      6140 I        D 1 _1099_
      6140 I       EN 3 1'h1
      6140 I       SR 4 1'h0
      6140 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[10]
      6141 I      CLK 2 \UART.CLK 
      6141 I        D 1 _1100_
      6141 I       EN 3 1'h1
      6141 I       SR 4 1'h0
      6141 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[9]
      6142 I      CLK 2 \UART.CLK 
      6142 I        D 1 _1101_
      6142 I       EN 3 1'h1
      6142 I       SR 4 1'h0
      6142 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[8]
      6143 I      CLK 2 \UART.CLK 
      6143 I        D 1 _1102_
      6143 I       EN 3 1'h1
      6143 I       SR 4 1'h0
      6143 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[7]
      6144 I      CLK 2 \UART.CLK 
      6144 I        D 1 _1103_
      6144 I       EN 3 1'h1
      6144 I       SR 4 1'h0
      6144 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[6]
      6145 I      CLK 2 \UART.CLK 
      6145 I        D 1 _1104_
      6145 I       EN 3 1'h1
      6145 I       SR 4 1'h0
      6145 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[5]
      6146 I      CLK 2 \UART.CLK 
      6146 I        D 1 _1105_
      6146 I       EN 3 1'h1
      6146 I       SR 4 1'h0
      6146 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[4]
      6147 I      CLK 2 \UART.CLK 
      6147 I        D 1 _1106_
      6147 I       EN 3 1'h1
      6147 I       SR 4 1'h0
      6147 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[3]
      6148 I      CLK 2 \UART.CLK 
      6148 I        D 1 _1107_
      6148 I       EN 3 1'h1
      6148 I       SR 4 1'h0
      6148 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[2]
      6149 I      CLK 2 \UART.CLK 
      6149 I        D 1 _1108_
      6149 I       EN 3 1'h1
      6149 I       SR 4 1'h0
      6149 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[1]
      6150 I      CLK 2 \UART.CLK 
      6150 I        D 1 _1109_
      6150 I       EN 3 1'h1
      6150 I       SR 4 1'h0
      6150 O        Q 1 csr_bankarray_interface5_bank_bus_dat_r[0]
      6151 I      CLK 2 \UART.CLK 
      6151 I        D 1 _1110_
      6151 I       EN 3 1'h1
      6151 I       SR 4 1'h0
      6151 O        Q 1 csr_bankarray_interface4_bank_bus_dat_r[0]
      6152 I      CLK 2 \UART.CLK 
      6152 I        D 1 _1111_
      6152 I       EN 3 1'h1
      6152 I       SR 4 1'h0
      6152 O        Q 1 csr_bankarray_interface3_bank_bus_dat_r[0]
      6153 I      CLK 2 \UART.CLK 
      6153 I        D 1 _1112_
      6153 I       EN 3 1'h1
      6153 I       SR 4 1'h0
      6153 O        Q 1 csr_bankarray_interface30_bank_bus_dat_r[7]
      6154 I      CLK 2 \UART.CLK 
      6154 I        D 1 _1113_
      6154 I       EN 3 1'h1
      6154 I       SR 4 1'h0
      6154 O        Q 1 csr_bankarray_interface30_bank_bus_dat_r[6]
      6155 I      CLK 2 \UART.CLK 
      6155 I        D 1 _1114_
      6155 I       EN 3 1'h1
      6155 I       SR 4 1'h0
      6155 O        Q 1 csr_bankarray_interface30_bank_bus_dat_r[5]
      6156 I      CLK 2 \UART.CLK 
      6156 I        D 1 _1115_
      6156 I       EN 3 1'h1
      6156 I       SR 4 1'h0
      6156 O        Q 1 csr_bankarray_interface30_bank_bus_dat_r[4]
      6157 I      CLK 2 \UART.CLK 
      6157 I        D 1 _1116_
      6157 I       EN 3 1'h1
      6157 I       SR 4 1'h0
      6157 O        Q 1 csr_bankarray_interface30_bank_bus_dat_r[3]
      6158 I      CLK 2 \UART.CLK 
      6158 I        D 1 _1117_
      6158 I       EN 3 1'h1
      6158 I       SR 4 1'h0
      6158 O        Q 1 csr_bankarray_interface30_bank_bus_dat_r[2]
      6159 I      CLK 2 \UART.CLK 
      6159 I        D 1 _1118_
      6159 I       EN 3 1'h1
      6159 I       SR 4 1'h0
      6159 O        Q 1 csr_bankarray_interface30_bank_bus_dat_r[1]
      6160 I      CLK 2 \UART.CLK 
      6160 I        D 1 _1119_
      6160 I       EN 3 1'h1
      6160 I       SR 4 1'h0
      6160 O        Q 1 csr_bankarray_interface30_bank_bus_dat_r[0]
      6161 I      CLK 2 \UART.CLK 
      6161 I        D 1 _1120_
      6161 I       EN 3 1'h1
      6161 I       SR 4 1'h0
      6161 O        Q 1 csr_bankarray_interface2_bank_bus_dat_r[0]
      6162 I      CLK 2 \UART.CLK 
      6162 I        D 1 _1121_
      6162 I       EN 3 1'h1
      6162 I       SR 4 1'h0
      6162 O        Q 1 csr_bankarray_interface29_bank_bus_dat_r[7]
      6163 I      CLK 2 \UART.CLK 
      6163 I        D 1 _1122_
      6163 I       EN 3 1'h1
      6163 I       SR 4 1'h0
      6163 O        Q 1 csr_bankarray_interface29_bank_bus_dat_r[6]
      6164 I      CLK 2 \UART.CLK 
      6164 I        D 1 _1123_
      6164 I       EN 3 1'h1
      6164 I       SR 4 1'h0
      6164 O        Q 1 csr_bankarray_interface29_bank_bus_dat_r[5]
      6165 I      CLK 2 \UART.CLK 
      6165 I        D 1 _1124_
      6165 I       EN 3 1'h1
      6165 I       SR 4 1'h0
      6165 O        Q 1 csr_bankarray_interface29_bank_bus_dat_r[4]
      6166 I      CLK 2 \UART.CLK 
      6166 I        D 1 _1125_
      6166 I       EN 3 1'h1
      6166 I       SR 4 1'h0
      6166 O        Q 1 csr_bankarray_interface29_bank_bus_dat_r[3]
      6167 I      CLK 2 \UART.CLK 
      6167 I        D 1 _1126_
      6167 I       EN 3 1'h1
      6167 I       SR 4 1'h0
      6167 O        Q 1 csr_bankarray_interface29_bank_bus_dat_r[2]
      6168 I      CLK 2 \UART.CLK 
      6168 I        D 1 _1127_
      6168 I       EN 3 1'h1
      6168 I       SR 4 1'h0
      6168 O        Q 1 csr_bankarray_interface29_bank_bus_dat_r[1]
      6169 I      CLK 2 \UART.CLK 
      6169 I        D 1 _1128_
      6169 I       EN 3 1'h1
      6169 I       SR 4 1'h0
      6169 O        Q 1 csr_bankarray_interface29_bank_bus_dat_r[0]
      6170 I      CLK 2 \UART.CLK 
      6170 I        D 1 _1129_
      6170 I       EN 3 1'h1
      6170 I       SR 4 1'h0
      6170 O        Q 1 csr_bankarray_interface28_bank_bus_dat_r[7]
      6171 I      CLK 2 \UART.CLK 
      6171 I        D 1 _1130_
      6171 I       EN 3 1'h1
      6171 I       SR 4 1'h0
      6171 O        Q 1 csr_bankarray_interface28_bank_bus_dat_r[6]
      6172 I      CLK 2 \UART.CLK 
      6172 I        D 1 _1131_
      6172 I       EN 3 1'h1
      6172 I       SR 4 1'h0
      6172 O        Q 1 csr_bankarray_interface28_bank_bus_dat_r[5]
      6173 I      CLK 2 \UART.CLK 
      6173 I        D 1 _1132_
      6173 I       EN 3 1'h1
      6173 I       SR 4 1'h0
      6173 O        Q 1 csr_bankarray_interface28_bank_bus_dat_r[4]
      6174 I      CLK 2 \UART.CLK 
      6174 I        D 1 _1133_
      6174 I       EN 3 1'h1
      6174 I       SR 4 1'h0
      6174 O        Q 1 csr_bankarray_interface28_bank_bus_dat_r[3]
      6175 I      CLK 2 \UART.CLK 
      6175 I        D 1 _1134_
      6175 I       EN 3 1'h1
      6175 I       SR 4 1'h0
      6175 O        Q 1 csr_bankarray_interface28_bank_bus_dat_r[2]
      6176 I      CLK 2 \UART.CLK 
      6176 I        D 1 _1135_
      6176 I       EN 3 1'h1
      6176 I       SR 4 1'h0
      6176 O        Q 1 csr_bankarray_interface28_bank_bus_dat_r[1]
      6177 I      CLK 2 \UART.CLK 
      6177 I        D 1 _1136_
      6177 I       EN 3 1'h1
      6177 I       SR 4 1'h0
      6177 O        Q 1 csr_bankarray_interface28_bank_bus_dat_r[0]
      6178 I      CLK 2 \UART.CLK 
      6178 I        D 1 _1137_
      6178 I       EN 3 1'h1
      6178 I       SR 4 1'h0
      6178 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[31]
      6179 I      CLK 2 \UART.CLK 
      6179 I        D 1 _1138_
      6179 I       EN 3 1'h1
      6179 I       SR 4 1'h0
      6179 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[30]
      6180 I      CLK 2 \UART.CLK 
      6180 I        D 1 _1139_
      6180 I       EN 3 1'h1
      6180 I       SR 4 1'h0
      6180 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[29]
      6181 I      CLK 2 \UART.CLK 
      6181 I        D 1 _1140_
      6181 I       EN 3 1'h1
      6181 I       SR 4 1'h0
      6181 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[28]
      6182 I      CLK 2 \UART.CLK 
      6182 I        D 1 _1141_
      6182 I       EN 3 1'h1
      6182 I       SR 4 1'h0
      6182 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[27]
      6183 I      CLK 2 \UART.CLK 
      6183 I        D 1 _1142_
      6183 I       EN 3 1'h1
      6183 I       SR 4 1'h0
      6183 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[26]
      6184 I      CLK 2 \UART.CLK 
      6184 I        D 1 _1143_
      6184 I       EN 3 1'h1
      6184 I       SR 4 1'h0
      6184 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[25]
      6185 I      CLK 2 \UART.CLK 
      6185 I        D 1 _1144_
      6185 I       EN 3 1'h1
      6185 I       SR 4 1'h0
      6185 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[24]
      6186 I      CLK 2 \UART.CLK 
      6186 I        D 1 _1145_
      6186 I       EN 3 1'h1
      6186 I       SR 4 1'h0
      6186 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[23]
      6187 I      CLK 2 \UART.CLK 
      6187 I        D 1 _1146_
      6187 I       EN 3 1'h1
      6187 I       SR 4 1'h0
      6187 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[22]
      6188 I      CLK 2 \UART.CLK 
      6188 I        D 1 _1147_
      6188 I       EN 3 1'h1
      6188 I       SR 4 1'h0
      6188 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[21]
      6189 I      CLK 2 \UART.CLK 
      6189 I        D 1 _1148_
      6189 I       EN 3 1'h1
      6189 I       SR 4 1'h0
      6189 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[20]
      6190 I      CLK 2 \UART.CLK 
      6190 I        D 1 _1149_
      6190 I       EN 3 1'h1
      6190 I       SR 4 1'h0
      6190 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[19]
      6191 I      CLK 2 \UART.CLK 
      6191 I        D 1 _1150_
      6191 I       EN 3 1'h1
      6191 I       SR 4 1'h0
      6191 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[18]
      6192 I      CLK 2 \UART.CLK 
      6192 I        D 1 _1151_
      6192 I       EN 3 1'h1
      6192 I       SR 4 1'h0
      6192 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[17]
      6193 I      CLK 2 \UART.CLK 
      6193 I        D 1 _1152_
      6193 I       EN 3 1'h1
      6193 I       SR 4 1'h0
      6193 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[16]
      6194 I      CLK 2 \UART.CLK 
      6194 I        D 1 _1153_
      6194 I       EN 3 1'h1
      6194 I       SR 4 1'h0
      6194 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[15]
      6195 I      CLK 2 \UART.CLK 
      6195 I        D 1 _1154_
      6195 I       EN 3 1'h1
      6195 I       SR 4 1'h0
      6195 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[14]
      6196 I      CLK 2 \UART.CLK 
      6196 I        D 1 _1155_
      6196 I       EN 3 1'h1
      6196 I       SR 4 1'h0
      6196 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[13]
      6197 I      CLK 2 \UART.CLK 
      6197 I        D 1 _1156_
      6197 I       EN 3 1'h1
      6197 I       SR 4 1'h0
      6197 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[12]
      6198 I      CLK 2 \UART.CLK 
      6198 I        D 1 _1157_
      6198 I       EN 3 1'h1
      6198 I       SR 4 1'h0
      6198 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[11]
      6199 I      CLK 2 \UART.CLK 
      6199 I        D 1 _1158_
      6199 I       EN 3 1'h1
      6199 I       SR 4 1'h0
      6199 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[10]
      6200 I      CLK 2 \UART.CLK 
      6200 I        D 1 _1159_
      6200 I       EN 3 1'h1
      6200 I       SR 4 1'h0
      6200 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[9]
      6201 I      CLK 2 \UART.CLK 
      6201 I        D 1 _1160_
      6201 I       EN 3 1'h1
      6201 I       SR 4 1'h0
      6201 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[8]
      6202 I      CLK 2 \UART.CLK 
      6202 I        D 1 _1161_
      6202 I       EN 3 1'h1
      6202 I       SR 4 1'h0
      6202 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[7]
      6203 I      CLK 2 \UART.CLK 
      6203 I        D 1 _1162_
      6203 I       EN 3 1'h1
      6203 I       SR 4 1'h0
      6203 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[6]
      6204 I      CLK 2 \UART.CLK 
      6204 I        D 1 _1163_
      6204 I       EN 3 1'h1
      6204 I       SR 4 1'h0
      6204 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[5]
      6205 I      CLK 2 \UART.CLK 
      6205 I        D 1 _1164_
      6205 I       EN 3 1'h1
      6205 I       SR 4 1'h0
      6205 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[4]
      6206 I      CLK 2 \UART.CLK 
      6206 I        D 1 _1165_
      6206 I       EN 3 1'h1
      6206 I       SR 4 1'h0
      6206 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[3]
      6207 I      CLK 2 \UART.CLK 
      6207 I        D 1 _1166_
      6207 I       EN 3 1'h1
      6207 I       SR 4 1'h0
      6207 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[2]
      6208 I      CLK 2 \UART.CLK 
      6208 I        D 1 _1167_
      6208 I       EN 3 1'h1
      6208 I       SR 4 1'h0
      6208 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[1]
      6209 I      CLK 2 \UART.CLK 
      6209 I        D 1 _1168_
      6209 I       EN 3 1'h1
      6209 I       SR 4 1'h0
      6209 O        Q 1 csr_bankarray_interface27_bank_bus_dat_r[0]
      6210 I      CLK 2 \UART.CLK 
      6210 I        D 1 _1169_
      6210 I       EN 3 1'h1
      6210 I       SR 4 1'h0
      6210 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[31]
      6211 I      CLK 2 \UART.CLK 
      6211 I        D 1 _1170_
      6211 I       EN 3 1'h1
      6211 I       SR 4 1'h0
      6211 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[30]
      6212 I      CLK 2 \UART.CLK 
      6212 I        D 1 _1171_
      6212 I       EN 3 1'h1
      6212 I       SR 4 1'h0
      6212 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[29]
      6213 I      CLK 2 \UART.CLK 
      6213 I        D 1 _1172_
      6213 I       EN 3 1'h1
      6213 I       SR 4 1'h0
      6213 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[28]
      6214 I      CLK 2 \UART.CLK 
      6214 I        D 1 _1173_
      6214 I       EN 3 1'h1
      6214 I       SR 4 1'h0
      6214 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[27]
      6215 I      CLK 2 \UART.CLK 
      6215 I        D 1 _1174_
      6215 I       EN 3 1'h1
      6215 I       SR 4 1'h0
      6215 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[26]
      6216 I      CLK 2 \UART.CLK 
      6216 I        D 1 _1175_
      6216 I       EN 3 1'h1
      6216 I       SR 4 1'h0
      6216 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[25]
      6217 I      CLK 2 \UART.CLK 
      6217 I        D 1 _1176_
      6217 I       EN 3 1'h1
      6217 I       SR 4 1'h0
      6217 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[24]
      6218 I      CLK 2 \UART.CLK 
      6218 I        D 1 _1177_
      6218 I       EN 3 1'h1
      6218 I       SR 4 1'h0
      6218 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[23]
      6219 I      CLK 2 \UART.CLK 
      6219 I        D 1 _1178_
      6219 I       EN 3 1'h1
      6219 I       SR 4 1'h0
      6219 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[22]
      6220 I      CLK 2 \UART.CLK 
      6220 I        D 1 _1179_
      6220 I       EN 3 1'h1
      6220 I       SR 4 1'h0
      6220 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[21]
      6221 I      CLK 2 \UART.CLK 
      6221 I        D 1 _1180_
      6221 I       EN 3 1'h1
      6221 I       SR 4 1'h0
      6221 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[20]
      6222 I      CLK 2 \UART.CLK 
      6222 I        D 1 _1181_
      6222 I       EN 3 1'h1
      6222 I       SR 4 1'h0
      6222 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[19]
      6223 I      CLK 2 \UART.CLK 
      6223 I        D 1 _1182_
      6223 I       EN 3 1'h1
      6223 I       SR 4 1'h0
      6223 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[18]
      6224 I      CLK 2 \UART.CLK 
      6224 I        D 1 _1183_
      6224 I       EN 3 1'h1
      6224 I       SR 4 1'h0
      6224 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[17]
      6225 I      CLK 2 \UART.CLK 
      6225 I        D 1 _1184_
      6225 I       EN 3 1'h1
      6225 I       SR 4 1'h0
      6225 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[16]
      6226 I      CLK 2 \UART.CLK 
      6226 I        D 1 _1185_
      6226 I       EN 3 1'h1
      6226 I       SR 4 1'h0
      6226 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[15]
      6227 I      CLK 2 \UART.CLK 
      6227 I        D 1 _1186_
      6227 I       EN 3 1'h1
      6227 I       SR 4 1'h0
      6227 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[14]
      6228 I      CLK 2 \UART.CLK 
      6228 I        D 1 _1187_
      6228 I       EN 3 1'h1
      6228 I       SR 4 1'h0
      6228 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[13]
      6229 I      CLK 2 \UART.CLK 
      6229 I        D 1 _1188_
      6229 I       EN 3 1'h1
      6229 I       SR 4 1'h0
      6229 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[12]
      6230 I      CLK 2 \UART.CLK 
      6230 I        D 1 _1189_
      6230 I       EN 3 1'h1
      6230 I       SR 4 1'h0
      6230 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[11]
      6231 I      CLK 2 \UART.CLK 
      6231 I        D 1 _1190_
      6231 I       EN 3 1'h1
      6231 I       SR 4 1'h0
      6231 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[10]
      6232 I      CLK 2 \UART.CLK 
      6232 I        D 1 _1191_
      6232 I       EN 3 1'h1
      6232 I       SR 4 1'h0
      6232 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[9]
      6233 I      CLK 2 \UART.CLK 
      6233 I        D 1 _1192_
      6233 I       EN 3 1'h1
      6233 I       SR 4 1'h0
      6233 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[8]
      6234 I      CLK 2 \UART.CLK 
      6234 I        D 1 _1193_
      6234 I       EN 3 1'h1
      6234 I       SR 4 1'h0
      6234 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[7]
      6235 I      CLK 2 \UART.CLK 
      6235 I        D 1 _1194_
      6235 I       EN 3 1'h1
      6235 I       SR 4 1'h0
      6235 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[6]
      6236 I      CLK 2 \UART.CLK 
      6236 I        D 1 _1195_
      6236 I       EN 3 1'h1
      6236 I       SR 4 1'h0
      6236 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[5]
      6237 I      CLK 2 \UART.CLK 
      6237 I        D 1 _1196_
      6237 I       EN 3 1'h1
      6237 I       SR 4 1'h0
      6237 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[4]
      6238 I      CLK 2 \UART.CLK 
      6238 I        D 1 _1197_
      6238 I       EN 3 1'h1
      6238 I       SR 4 1'h0
      6238 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[3]
      6239 I      CLK 2 \UART.CLK 
      6239 I        D 1 _1198_
      6239 I       EN 3 1'h1
      6239 I       SR 4 1'h0
      6239 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[2]
      6240 I      CLK 2 \UART.CLK 
      6240 I        D 1 _1199_
      6240 I       EN 3 1'h1
      6240 I       SR 4 1'h0
      6240 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[1]
      6241 I      CLK 2 \UART.CLK 
      6241 I        D 1 _1200_
      6241 I       EN 3 1'h1
      6241 I       SR 4 1'h0
      6241 O        Q 1 csr_bankarray_interface26_bank_bus_dat_r[0]
      6242 I      CLK 2 \UART.CLK 
      6242 I        D 1 _1201_
      6242 I       EN 3 1'h1
      6242 I       SR 4 1'h0
      6242 O        Q 1 csr_bankarray_interface21_bank_bus_dat_r[0]
      6243 I      CLK 2 \UART.CLK 
      6243 I        D 1 _1202_
      6243 I       EN 3 1'h1
      6243 I       SR 4 1'h0
      6243 O        Q 1 csr_bankarray_interface20_bank_bus_dat_r[0]
      6244 I      CLK 2 \UART.CLK 
      6244 I        D 1 _1203_
      6244 I       EN 3 1'h1
      6244 I       SR 4 1'h0
      6244 O        Q 1 csr_bankarray_interface1_bank_bus_dat_r[7]
      6245 I      CLK 2 \UART.CLK 
      6245 I        D 1 _1204_
      6245 I       EN 3 1'h1
      6245 I       SR 4 1'h0
      6245 O        Q 1 csr_bankarray_interface1_bank_bus_dat_r[6]
      6246 I      CLK 2 \UART.CLK 
      6246 I        D 1 _1205_
      6246 I       EN 3 1'h1
      6246 I       SR 4 1'h0
      6246 O        Q 1 csr_bankarray_interface1_bank_bus_dat_r[5]
      6247 I      CLK 2 \UART.CLK 
      6247 I        D 1 _1206_
      6247 I       EN 3 1'h1
      6247 I       SR 4 1'h0
      6247 O        Q 1 csr_bankarray_interface1_bank_bus_dat_r[4]
      6248 I      CLK 2 \UART.CLK 
      6248 I        D 1 _1207_
      6248 I       EN 3 1'h1
      6248 I       SR 4 1'h0
      6248 O        Q 1 csr_bankarray_interface1_bank_bus_dat_r[3]
      6249 I      CLK 2 \UART.CLK 
      6249 I        D 1 _1208_
      6249 I       EN 3 1'h1
      6249 I       SR 4 1'h0
      6249 O        Q 1 csr_bankarray_interface1_bank_bus_dat_r[2]
      6250 I      CLK 2 \UART.CLK 
      6250 I        D 1 _1209_
      6250 I       EN 3 1'h1
      6250 I       SR 4 1'h0
      6250 O        Q 1 csr_bankarray_interface1_bank_bus_dat_r[1]
      6251 I      CLK 2 \UART.CLK 
      6251 I        D 1 _1210_
      6251 I       EN 3 1'h1
      6251 I       SR 4 1'h0
      6251 O        Q 1 csr_bankarray_interface1_bank_bus_dat_r[0]
      6252 I      CLK 2 \UART.CLK 
      6252 I        D 1 _1211_
      6252 I       EN 3 1'h1
      6252 I       SR 4 1'h0
      6252 O        Q 1 csr_bankarray_interface19_bank_bus_dat_r[0]
      6253 I      CLK 2 \UART.CLK 
      6253 I        D 1 _1212_
      6253 I       EN 3 1'h1
      6253 I       SR 4 1'h0
      6253 O        Q 1 csr_bankarray_interface18_bank_bus_dat_r[0]
      6254 I      CLK 2 \UART.CLK 
      6254 I        D 1 _1213_
      6254 I       EN 3 1'h1
      6254 I       SR 4 1'h0
      6254 O        Q 1 csr_bankarray_interface17_bank_bus_dat_r[0]
      6255 I      CLK 2 \UART.CLK 
      6255 I        D 1 _1214_
      6255 I       EN 3 1'h1
      6255 I       SR 4 1'h0
      6255 O        Q 1 csr_bankarray_interface16_bank_bus_dat_r[0]
      6256 I      CLK 2 \UART.CLK 
      6256 I        D 1 _1215_
      6256 I       EN 3 1'h1
      6256 I       SR 4 1'h0
      6256 O        Q 1 csr_bankarray_interface15_bank_bus_dat_r[0]
      6257 I      CLK 2 \UART.CLK 
      6257 I        D 1 _1216_
      6257 I       EN 3 1'h1
      6257 I       SR 4 1'h0
      6257 O        Q 1 csr_bankarray_interface14_bank_bus_dat_r[0]
      6258 I      CLK 2 \UART.CLK 
      6258 I        D 1 _1217_
      6258 I       EN 3 1'h1
      6258 I       SR 4 1'h0
      6258 O        Q 1 csr_bankarray_interface13_bank_bus_dat_r[0]
      6259 I      CLK 2 \UART.CLK 
      6259 I        D 1 _1218_
      6259 I       EN 3 1'h1
      6259 I       SR 4 1'h0
      6259 O        Q 1 csr_bankarray_interface12_bank_bus_dat_r[0]
      6260 I      CLK 2 \UART.CLK 
      6260 I        D 1 _1219_
      6260 I       EN 3 1'h1
      6260 I       SR 4 1'h0
      6260 O        Q 1 csr_bankarray_interface11_bank_bus_dat_r[0]
      6261 I      CLK 2 \UART.CLK 
      6261 I        D 1 _1220_
      6261 I       EN 3 1'h1
      6261 I       SR 4 1'h0
      6261 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[31]
      6262 I      CLK 2 \UART.CLK 
      6262 I        D 1 _1221_
      6262 I       EN 3 1'h1
      6262 I       SR 4 1'h0
      6262 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[30]
      6263 I      CLK 2 \UART.CLK 
      6263 I        D 1 _1222_
      6263 I       EN 3 1'h1
      6263 I       SR 4 1'h0
      6263 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[29]
      6264 I      CLK 2 \UART.CLK 
      6264 I        D 1 _1223_
      6264 I       EN 3 1'h1
      6264 I       SR 4 1'h0
      6264 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[28]
      6265 I      CLK 2 \UART.CLK 
      6265 I        D 1 _1224_
      6265 I       EN 3 1'h1
      6265 I       SR 4 1'h0
      6265 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[27]
      6266 I      CLK 2 \UART.CLK 
      6266 I        D 1 _1225_
      6266 I       EN 3 1'h1
      6266 I       SR 4 1'h0
      6266 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[26]
      6267 I      CLK 2 \UART.CLK 
      6267 I        D 1 _1226_
      6267 I       EN 3 1'h1
      6267 I       SR 4 1'h0
      6267 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[25]
      6268 I      CLK 2 \UART.CLK 
      6268 I        D 1 _1227_
      6268 I       EN 3 1'h1
      6268 I       SR 4 1'h0
      6268 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[24]
      6269 I      CLK 2 \UART.CLK 
      6269 I        D 1 _1228_
      6269 I       EN 3 1'h1
      6269 I       SR 4 1'h0
      6269 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[23]
      6270 I      CLK 2 \UART.CLK 
      6270 I        D 1 _1229_
      6270 I       EN 3 1'h1
      6270 I       SR 4 1'h0
      6270 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[22]
      6271 I      CLK 2 \UART.CLK 
      6271 I        D 1 _1230_
      6271 I       EN 3 1'h1
      6271 I       SR 4 1'h0
      6271 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[21]
      6272 I      CLK 2 \UART.CLK 
      6272 I        D 1 _1231_
      6272 I       EN 3 1'h1
      6272 I       SR 4 1'h0
      6272 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[20]
      6273 I      CLK 2 \UART.CLK 
      6273 I        D 1 _1232_
      6273 I       EN 3 1'h1
      6273 I       SR 4 1'h0
      6273 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[19]
      6274 I      CLK 2 \UART.CLK 
      6274 I        D 1 _1233_
      6274 I       EN 3 1'h1
      6274 I       SR 4 1'h0
      6274 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[18]
      6275 I      CLK 2 \UART.CLK 
      6275 I        D 1 _1234_
      6275 I       EN 3 1'h1
      6275 I       SR 4 1'h0
      6275 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[17]
      6276 I      CLK 2 \UART.CLK 
      6276 I        D 1 _1235_
      6276 I       EN 3 1'h1
      6276 I       SR 4 1'h0
      6276 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[16]
      6277 I      CLK 2 \UART.CLK 
      6277 I        D 1 _1236_
      6277 I       EN 3 1'h1
      6277 I       SR 4 1'h0
      6277 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[15]
      6278 I      CLK 2 \UART.CLK 
      6278 I        D 1 _1237_
      6278 I       EN 3 1'h1
      6278 I       SR 4 1'h0
      6278 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[14]
      6279 I      CLK 2 \UART.CLK 
      6279 I        D 1 _1238_
      6279 I       EN 3 1'h1
      6279 I       SR 4 1'h0
      6279 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[13]
      6280 I      CLK 2 \UART.CLK 
      6280 I        D 1 _1239_
      6280 I       EN 3 1'h1
      6280 I       SR 4 1'h0
      6280 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[12]
      6281 I      CLK 2 \UART.CLK 
      6281 I        D 1 _1240_
      6281 I       EN 3 1'h1
      6281 I       SR 4 1'h0
      6281 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[11]
      6282 I      CLK 2 \UART.CLK 
      6282 I        D 1 _1241_
      6282 I       EN 3 1'h1
      6282 I       SR 4 1'h0
      6282 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[10]
      6283 I      CLK 2 \UART.CLK 
      6283 I        D 1 _1242_
      6283 I       EN 3 1'h1
      6283 I       SR 4 1'h0
      6283 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[9]
      6284 I      CLK 2 \UART.CLK 
      6284 I        D 1 _1243_
      6284 I       EN 3 1'h1
      6284 I       SR 4 1'h0
      6284 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[8]
      6285 I      CLK 2 \UART.CLK 
      6285 I        D 1 _1244_
      6285 I       EN 3 1'h1
      6285 I       SR 4 1'h0
      6285 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[7]
      6286 I      CLK 2 \UART.CLK 
      6286 I        D 1 _1245_
      6286 I       EN 3 1'h1
      6286 I       SR 4 1'h0
      6286 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[6]
      6287 I      CLK 2 \UART.CLK 
      6287 I        D 1 _1246_
      6287 I       EN 3 1'h1
      6287 I       SR 4 1'h0
      6287 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[5]
      6288 I      CLK 2 \UART.CLK 
      6288 I        D 1 _1247_
      6288 I       EN 3 1'h1
      6288 I       SR 4 1'h0
      6288 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[4]
      6289 I      CLK 2 \UART.CLK 
      6289 I        D 1 _1248_
      6289 I       EN 3 1'h1
      6289 I       SR 4 1'h0
      6289 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[3]
      6290 I      CLK 2 \UART.CLK 
      6290 I        D 1 _1249_
      6290 I       EN 3 1'h1
      6290 I       SR 4 1'h0
      6290 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[2]
      6291 I      CLK 2 \UART.CLK 
      6291 I        D 1 _1250_
      6291 I       EN 3 1'h1
      6291 I       SR 4 1'h0
      6291 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[1]
      6292 I      CLK 2 \UART.CLK 
      6292 I        D 1 _1251_
      6292 I       EN 3 1'h1
      6292 I       SR 4 1'h0
      6292 O        Q 1 csr_bankarray_interface0_bank_bus_dat_r[0]
      6293 I      CLK 2 \UART.CLK 
      6293 I        D 1 _1252_
      6293 I       EN 3 1'h1
      6293 I       SR 4 1'h0
      6293 O        Q 1 \UART.UART_TXD 
      6294 I      CLK 2 \UART.CLK 
      6294 I        D 1 _0001_[0]
      6294 I       EN 3 1'h1
      6294 I       SR 4 1'h0
      6294 O        Q 1 csr_bankarray_dat_r[0]
      6295 I      CLK 2 \UART.CLK 
      6295 I        D 1 _0001_[1]
      6295 I       EN 3 1'h1
      6295 I       SR 4 1'h0
      6295 O        Q 1 csr_bankarray_dat_r[1]
      6296 I      CLK 2 \UART.CLK 
      6296 I        D 1 _0001_[2]
      6296 I       EN 3 1'h1
      6296 I       SR 4 1'h0
      6296 O        Q 1 csr_bankarray_dat_r[2]
      6297 I      CLK 2 \UART.CLK 
      6297 I        D 1 _0001_[3]
      6297 I       EN 3 1'h1
      6297 I       SR 4 1'h0
      6297 O        Q 1 csr_bankarray_dat_r[3]
      6298 I      CLK 2 \UART.CLK 
      6298 I        D 1 _0001_[4]
      6298 I       EN 3 1'h1
      6298 I       SR 4 1'h0
      6298 O        Q 1 csr_bankarray_dat_r[4]
      6299 I      CLK 2 \UART.CLK 
      6299 I        D 1 _0001_[5]
      6299 I       EN 3 1'h1
      6299 I       SR 4 1'h0
      6299 O        Q 1 csr_bankarray_dat_r[5]
      6300 I      CLK 2 \UART.CLK 
      6300 I        D 1 _0001_[6]
      6300 I       EN 3 1'h1
      6300 I       SR 4 1'h0
      6300 O        Q 1 csr_bankarray_dat_r[6]
      6301 I      CLK 2 \UART.CLK 
      6301 I        D 1 _0019_
      6301 I       EN 3 1'h1
      6301 I       SR 4 1'h0
      6301 O        Q 1 \UART_1.uart_tx_i.n227_o 
      6302 I      CLK 2 \UART.CLK 
      6302 I        D 1 _0005_
      6302 I       EN 3 1'h1
      6302 I       SR 4 1'h0
      6302 O        Q 1 \UART_1.uart_tx_i.n250_o 
      6303 I      CLK 2 \UART.CLK 
      6303 I        D 1 _0020_
      6303 I       EN 3 1'h1
      6303 I       SR 4 1'h0
      6303 O        Q 1 \UART_1.uart_tx_i.n237_o 
      6304 I      CLK 2 \UART.CLK 
      6304 I        D 1 _0021_
      6304 I       EN 3 1'h1
      6304 I       SR 4 1'h0
      6304 O        Q 1 \UART_1.uart_tx_i.n232_o 
      6305 I      CLK 2 \UART.CLK 
      6305 I        D 1 _0022_
      6305 I       EN 3 1'h1
      6305 I       SR 4 1'h0
      6305 O        Q 1 \UART_1.uart_tx_i.n257_o 
      6306 I      CLK 2 \UART.CLK 
      6306 I        D 1 _0023_
      6306 I       EN 3 1'h1
      6306 I       SR 4 1'h0
      6306 O        Q 1 \UART_1.uart_tx_i.n245_o 
      6307 I      CLK 2 \UART.CLK 
      6307 I        D 1 _1253_
      6307 I       EN 3 1'h1
      6307 I       SR 4 1'h0
      6307 O        Q 1 uart_logging_rx_trigger_d
      6308 I      CLK 2 \UART.CLK 
      6308 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [2]
      6308 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6308 I       SR 4 1'h0
      6308 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [2]
      6309 I      CLK 2 \UART.CLK 
      6309 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [3]
      6309 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6309 I       SR 4 1'h0
      6309 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [3]
      6310 I      CLK 2 \UART.CLK 
      6310 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [4]
      6310 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6310 I       SR 4 1'h0
      6310 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [4]
      6311 I      CLK 2 \UART.CLK 
      6311 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [5]
      6311 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6311 I       SR 4 1'h0
      6311 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [5]
      6312 I      CLK 2 \UART.CLK 
      6312 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [6]
      6312 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6312 I       SR 4 1'h0
      6312 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [6]
      6313 I      CLK 2 \UART.CLK 
      6313 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [7]
      6313 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6313 I       SR 4 1'h0
      6313 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [7]
      6314 I      CLK 2 \UART.CLK 
      6314 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [8]
      6314 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6314 I       SR 4 1'h0
      6314 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [8]
      6315 I      CLK 2 \UART.CLK 
      6315 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [9]
      6315 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6315 I       SR 4 1'h0
      6315 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [9]
      6316 I      CLK 2 \UART.CLK 
      6316 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [10]
      6316 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6316 I       SR 4 1'h0
      6316 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [10]
      6317 I      CLK 2 \UART.CLK 
      6317 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [11]
      6317 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6317 I       SR 4 1'h0
      6317 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [11]
      6318 I      CLK 2 \UART.CLK 
      6318 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [12]
      6318 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6318 I       SR 4 1'h0
      6318 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [12]
      6319 I      CLK 2 \UART.CLK 
      6319 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [13]
      6319 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6319 I       SR 4 1'h0
      6319 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [13]
      6320 I      CLK 2 \UART.CLK 
      6320 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [14]
      6320 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6320 I       SR 4 1'h0
      6320 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [14]
      6321 I      CLK 2 \UART.CLK 
      6321 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [15]
      6321 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6321 I       SR 4 1'h0
      6321 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [15]
      6322 I      CLK 2 \UART.CLK 
      6322 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [16]
      6322 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6322 I       SR 4 1'h0
      6322 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [16]
      6323 I      CLK 2 \UART.CLK 
      6323 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [17]
      6323 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6323 I       SR 4 1'h0
      6323 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [17]
      6324 I      CLK 2 \UART.CLK 
      6324 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [18]
      6324 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6324 I       SR 4 1'h0
      6324 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [18]
      6325 I      CLK 2 \UART.CLK 
      6325 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [19]
      6325 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6325 I       SR 4 1'h0
      6325 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [19]
      6326 I      CLK 2 \UART.CLK 
      6326 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [20]
      6326 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6326 I       SR 4 1'h0
      6326 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [20]
      6327 I      CLK 2 \UART.CLK 
      6327 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [21]
      6327 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6327 I       SR 4 1'h0
      6327 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [21]
      6328 I      CLK 2 \UART.CLK 
      6328 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [22]
      6328 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6328 I       SR 4 1'h0
      6328 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [22]
      6329 I      CLK 2 \UART.CLK 
      6329 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [23]
      6329 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6329 I       SR 4 1'h0
      6329 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [23]
      6330 I      CLK 2 \UART.CLK 
      6330 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [24]
      6330 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6330 I       SR 4 1'h0
      6330 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [24]
      6331 I      CLK 2 \UART.CLK 
      6331 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [25]
      6331 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6331 I       SR 4 1'h0
      6331 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [25]
      6332 I      CLK 2 \UART.CLK 
      6332 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [26]
      6332 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6332 I       SR 4 1'h0
      6332 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [26]
      6333 I      CLK 2 \UART.CLK 
      6333 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [27]
      6333 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6333 I       SR 4 1'h0
      6333 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [27]
      6334 I      CLK 2 \UART.CLK 
      6334 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [28]
      6334 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6334 I       SR 4 1'h0
      6334 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [28]
      6335 I      CLK 2 \UART.CLK 
      6335 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [29]
      6335 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6335 I       SR 4 1'h0
      6335 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [29]
      6336 I      CLK 2 \UART.CLK 
      6336 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [30]
      6336 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6336 I       SR 4 1'h0
      6336 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [30]
      6337 I      CLK 2 \UART.CLK 
      6337 I        D 1 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [31]
      6337 I       EN 3 \VexRiscv.execute_arbitration_isStuck 
      6337 I       SR 4 1'h0
      6337 O        Q 1 \VexRiscv._zz_execute_to_memory_PC [31]
      6338 I        A 1 1'h1
      6338 I        B 2 \spi_master.cpha 
      6338 I       CI 3 1'h0
      6338 O       CO 1 _1484_[1]
      6338 O        S 2 \spi_master.n15_o [0]
      6339 I        A 1 1'h1
      6339 I        B 2 1'h0
      6339 I       CI 3 _1484_[1]
      6339 O       CO 1 _1484_[2]
      6339 O        S 2 \spi_master.n15_o [1]
      6340 I        A 1 1'h1
      6340 I        B 2 1'h0
      6340 I       CI 3 _1484_[2]
      6340 O       CO 1 _1484_[3]
      6340 O        S 2 \spi_master.n15_o [2]
      6341 I        A 1 1'h1
      6341 I        B 2 1'h0
      6341 I       CI 3 _1484_[3]
      6341 O       CO 1 _1484_[4]
      6341 O        S 2 \spi_master.n15_o [3]
      6342 I        A 1 1'h0
      6342 I        B 2 1'h0
      6342 I       CI 3 _1484_[4]
      6342 O       CO 1 _1485_[4]
      6342 O        S 2 \spi_master.n15_o [4]
      6343 I        A 1 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS 
      6343 I        B 2 \VexRiscv._zz_execute_SRC1 [0]
      6343 I       CI 3 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [0]
      6343 O       CO 1 _1486_[1]
      6343 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [0]
      6344 I        A 1 \VexRiscv._zz_execute_SRC1 [10]
      6344 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [10]
      6344 I       CI 3 _1486_[10]
      6344 O       CO 1 _1486_[11]
      6344 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [10]
      6345 I        A 1 \VexRiscv._zz_execute_SRC1 [11]
      6345 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [11]
      6345 I       CI 3 _1486_[11]
      6345 O       CO 1 _1486_[12]
      6345 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [11]
      6346 I        A 1 \VexRiscv._zz_execute_SRC1 [12]
      6346 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [12]
      6346 I       CI 3 _1486_[12]
      6346 O       CO 1 _1486_[13]
      6346 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [12]
      6347 I        A 1 \VexRiscv._zz_execute_SRC1 [13]
      6347 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [13]
      6347 I       CI 3 _1486_[13]
      6347 O       CO 1 _1486_[14]
      6347 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [13]
      6348 I        A 1 \VexRiscv._zz_execute_SRC1 [14]
      6348 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [14]
      6348 I       CI 3 _1486_[14]
      6348 O       CO 1 _1486_[15]
      6348 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [14]
      6349 I        A 1 \VexRiscv._zz_execute_SRC1 [15]
      6349 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [15]
      6349 I       CI 3 _1486_[15]
      6349 O       CO 1 _1486_[16]
      6349 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [15]
      6350 I        A 1 \VexRiscv._zz_execute_SRC1 [16]
      6350 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [16]
      6350 I       CI 3 _1486_[16]
      6350 O       CO 1 _1486_[17]
      6350 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [16]
      6351 I        A 1 \VexRiscv._zz_execute_SRC1 [17]
      6351 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [17]
      6351 I       CI 3 _1486_[17]
      6351 O       CO 1 _1486_[18]
      6351 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [17]
      6352 I        A 1 \VexRiscv._zz_execute_SRC1 [18]
      6352 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [18]
      6352 I       CI 3 _1486_[18]
      6352 O       CO 1 _1486_[19]
      6352 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [18]
      6353 I        A 1 \VexRiscv._zz_execute_SRC1 [19]
      6353 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [19]
      6353 I       CI 3 _1486_[19]
      6353 O       CO 1 _1486_[20]
      6353 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [19]
      6354 I        A 1 \VexRiscv._zz_execute_SRC1 [1]
      6354 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [1]
      6354 I       CI 3 _1486_[1]
      6354 O       CO 1 _1486_[2]
      6354 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [1]
      6355 I        A 1 \VexRiscv._zz_execute_SRC1 [20]
      6355 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [20]
      6355 I       CI 3 _1486_[20]
      6355 O       CO 1 _1486_[21]
      6355 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [20]
      6356 I        A 1 \VexRiscv._zz_execute_SRC1 [21]
      6356 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [21]
      6356 I       CI 3 _1486_[21]
      6356 O       CO 1 _1486_[22]
      6356 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [21]
      6357 I        A 1 \VexRiscv._zz_execute_SRC1 [22]
      6357 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [22]
      6357 I       CI 3 _1486_[22]
      6357 O       CO 1 _1486_[23]
      6357 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [22]
      6358 I        A 1 \VexRiscv._zz_execute_SRC1 [23]
      6358 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [23]
      6358 I       CI 3 _1486_[23]
      6358 O       CO 1 _1486_[24]
      6358 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [23]
      6359 I        A 1 \VexRiscv._zz_execute_SRC1 [24]
      6359 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [24]
      6359 I       CI 3 _1486_[24]
      6359 O       CO 1 _1486_[25]
      6359 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [24]
      6360 I        A 1 \VexRiscv._zz_execute_SRC1 [25]
      6360 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [25]
      6360 I       CI 3 _1486_[25]
      6360 O       CO 1 _1486_[26]
      6360 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [25]
      6361 I        A 1 \VexRiscv._zz_execute_SRC1 [26]
      6361 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [26]
      6361 I       CI 3 _1486_[26]
      6361 O       CO 1 _1486_[27]
      6361 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [26]
      6362 I        A 1 \VexRiscv._zz_execute_SRC1 [27]
      6362 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [27]
      6362 I       CI 3 _1486_[27]
      6362 O       CO 1 _1486_[28]
      6362 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [27]
      6363 I        A 1 \VexRiscv._zz_execute_SRC1 [28]
      6363 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [28]
      6363 I       CI 3 _1486_[28]
      6363 O       CO 1 _1486_[29]
      6363 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [28]
      6364 I        A 1 \VexRiscv._zz_execute_SRC1 [29]
      6364 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [29]
      6364 I       CI 3 _1486_[29]
      6364 O       CO 1 _1486_[30]
      6364 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [29]
      6365 I        A 1 \VexRiscv._zz_execute_SRC1 [2]
      6365 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [2]
      6365 I       CI 3 _1486_[2]
      6365 O       CO 1 _1486_[3]
      6365 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [2]
      6366 I        A 1 \VexRiscv._zz_execute_SRC1 [30]
      6366 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [30]
      6366 I       CI 3 _1486_[30]
      6366 O       CO 1 _1486_[31]
      6366 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [30]
      6367 I        A 1 \VexRiscv._zz_execute_SRC1 [31]
      6367 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [31]
      6367 I       CI 3 _1486_[31]
      6367 O       CO 1 _1487_[31]
      6367 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [31]
      6368 I        A 1 \VexRiscv._zz_execute_SRC1 [3]
      6368 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [3]
      6368 I       CI 3 _1486_[3]
      6368 O       CO 1 _1486_[4]
      6368 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [3]
      6369 I        A 1 \VexRiscv._zz_execute_SRC1 [4]
      6369 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [4]
      6369 I       CI 3 _1486_[4]
      6369 O       CO 1 _1486_[5]
      6369 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [4]
      6370 I        A 1 \VexRiscv._zz_execute_SRC1 [5]
      6370 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [5]
      6370 I       CI 3 _1486_[5]
      6370 O       CO 1 _1486_[6]
      6370 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [5]
      6371 I        A 1 \VexRiscv._zz_execute_SRC1 [6]
      6371 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [6]
      6371 I       CI 3 _1486_[6]
      6371 O       CO 1 _1486_[7]
      6371 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [6]
      6372 I        A 1 \VexRiscv._zz_execute_SRC1 [7]
      6372 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [7]
      6372 I       CI 3 _1486_[7]
      6372 O       CO 1 _1486_[8]
      6372 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [7]
      6373 I        A 1 \VexRiscv._zz_execute_SRC1 [8]
      6373 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [8]
      6373 I       CI 3 _1486_[8]
      6373 O       CO 1 _1486_[9]
      6373 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [8]
      6374 I        A 1 \VexRiscv._zz_execute_SRC1 [9]
      6374 I        B 2 \VexRiscv._zz_execute_SrcPlugin_addSub_3 [9]
      6374 I       CI 3 _1486_[9]
      6374 O       CO 1 _1486_[10]
      6374 O        S 2 \VexRiscv._zz_execute_SrcPlugin_addSub [9]
      6375 I        A 1 1'h1
      6375 I        B 2 \spi_master_1.cpha 
      6375 I       CI 3 1'h0
      6375 O       CO 1 _1488_[1]
      6375 O        S 2 \spi_master_1.n15_o [0]
      6376 I        A 1 1'h1
      6376 I        B 2 1'h0
      6376 I       CI 3 _1488_[1]
      6376 O       CO 1 _1488_[2]
      6376 O        S 2 \spi_master_1.n15_o [1]
      6377 I        A 1 1'h1
      6377 I        B 2 1'h0
      6377 I       CI 3 _1488_[2]
      6377 O       CO 1 _1488_[3]
      6377 O        S 2 \spi_master_1.n15_o [2]
      6378 I        A 1 1'h1
      6378 I        B 2 1'h0
      6378 I       CI 3 _1488_[3]
      6378 O       CO 1 _1488_[4]
      6378 O        S 2 \spi_master_1.n15_o [3]
      6379 I        A 1 1'h0
      6379 I        B 2 1'h0
      6379 I       CI 3 _1488_[4]
      6379 O       CO 1 _1489_[4]
      6379 O        S 2 \spi_master_1.n15_o [4]
      6380 I        A 1 _1483_[0]
      6380 I        B 2 \VexRiscv.IBusSimplePlugin_pending_value [0]
      6380 I       CI 3 1'h0
      6380 O       CO 1 _1490_[1]
      6380 O        S 2 \VexRiscv.IBusSimplePlugin_pending_next [0]
      6381 I        A 1 _1431_[1]
      6381 I        B 2 _1482_[0]
      6381 I       CI 3 _1490_[1]
      6381 O       CO 1 _1490_[2]
      6381 O        S 2 \VexRiscv.IBusSimplePlugin_pending_next [1]
      6382 I        A 1 _1431_[2]
      6382 I        B 2 \VexRiscv.IBusSimplePlugin_pending_value [1]
      6382 I       CI 3 _1490_[2]
      6382 O       CO 1 _1491_[2]
      6382 O        S 2 \VexRiscv.IBusSimplePlugin_pending_next [2]
      6383 I       D0 3 _1500_[0]
      6383 I       D1 4 _1501_[0]
      6383 I       D2 5 _1502_[0]
      6383 I       D3 6 _1503_[0]
      6383 I       S0 1 _1499_[0]
      6383 I       S1 2 _1499_[1]
      6383 O        Y 1 _1966_[1]
      6384 I       D0 3 _1504_[0]
      6384 I       D1 4 _1505_[0]
      6384 I       D2 5 _1506_[0]
      6384 I       D3 6 _1507_[0]
      6384 I       S0 1 _1499_[0]
      6384 I       S1 2 _1499_[1]
      6384 O        Y 1 _1966_[0]
      6385 I       D0 3 _1500_[1]
      6385 I       D1 4 _1501_[1]
      6385 I       D2 5 _1502_[1]
      6385 I       D3 6 _1503_[1]
      6385 I       S0 1 _1499_[0]
      6385 I       S1 2 _1499_[1]
      6385 O        Y 1 _2254_[0]
      6386 I       D0 3 _1504_[1]
      6386 I       D1 4 _1505_[1]
      6386 I       D2 5 _1506_[1]
      6386 I       D3 6 _1507_[1]
      6386 I       S0 1 _1499_[0]
      6386 I       S1 2 _1499_[1]
      6386 O        Y 1 _2254_[1]
      6387 I       D0 3 _1500_[2]
      6387 I       D1 4 _1501_[2]
      6387 I       D2 5 _1502_[2]
      6387 I       D3 6 _1503_[2]
      6387 I       S0 1 _1499_[0]
      6387 I       S1 2 _1499_[1]
      6387 O        Y 1 _1972_[0]
      6388 I       D0 3 _1504_[2]
      6388 I       D1 4 _1505_[2]
      6388 I       D2 5 _1506_[2]
      6388 I       D3 6 _1507_[2]
      6388 I       S0 1 _1499_[0]
      6388 I       S1 2 _1499_[1]
      6388 O        Y 1 _1972_[1]
      6389 I       D0 3 _1500_[3]
      6389 I       D1 4 _1501_[3]
      6389 I       D2 5 _1502_[3]
      6389 I       D3 6 _1503_[3]
      6389 I       S0 1 _1499_[0]
      6389 I       S1 2 _1499_[1]
      6389 O        Y 1 _2774_[0]
      6390 I       D0 3 _1504_[3]
      6390 I       D1 4 _1505_[3]
      6390 I       D2 5 _1506_[3]
      6390 I       D3 6 _1507_[3]
      6390 I       S0 1 _1499_[0]
      6390 I       S1 2 _1499_[1]
      6390 O        Y 1 _2774_[1]
      6391 I       D0 3 _1500_[4]
      6391 I       D1 4 _1501_[4]
      6391 I       D2 5 _1502_[4]
      6391 I       D3 6 _1503_[4]
      6391 I       S0 1 _1499_[0]
      6391 I       S1 2 _1499_[1]
      6391 O        Y 1 _1974_[0]
      6392 I       D0 3 _1504_[4]
      6392 I       D1 4 _1505_[4]
      6392 I       D2 5 _1506_[4]
      6392 I       D3 6 _1507_[4]
      6392 I       S0 1 _1499_[0]
      6392 I       S1 2 _1499_[1]
      6392 O        Y 1 _1974_[1]
      6393 I       D0 3 _1500_[5]
      6393 I       D1 4 _1501_[5]
      6393 I       D2 5 _1502_[5]
      6393 I       D3 6 _1503_[5]
      6393 I       S0 1 _1499_[0]
      6393 I       S1 2 _1499_[1]
      6393 O        Y 1 _2745_[0]
      6394 I       D0 3 _1504_[5]
      6394 I       D1 4 _1505_[5]
      6394 I       D2 5 _1506_[5]
      6394 I       D3 6 _1507_[5]
      6394 I       S0 1 _1499_[0]
      6394 I       S1 2 _1499_[1]
      6394 O        Y 1 _2745_[1]
      6395 I       D0 3 _1500_[6]
      6395 I       D1 4 _1501_[6]
      6395 I       D2 5 _1502_[6]
      6395 I       D3 6 _1503_[6]
      6395 I       S0 1 _1499_[0]
      6395 I       S1 2 _1499_[1]
      6395 O        Y 1 _1976_[0]
      6396 I       D0 3 _1504_[6]
      6396 I       D1 4 _1505_[6]
      6396 I       D2 5 _1506_[6]
      6396 I       D3 6 _1507_[6]
      6396 I       S0 1 _1499_[0]
      6396 I       S1 2 _1499_[1]
      6396 O        Y 1 _1976_[1]
      6397 I       D0 3 _1500_[7]
      6397 I       D1 4 _1501_[7]
      6397 I       D2 5 _1502_[7]
      6397 I       D3 6 _1503_[7]
      6397 I       S0 1 _1499_[0]
      6397 I       S1 2 _1499_[1]
      6397 O        Y 1 _2121_[0]
      6398 I       D0 3 _1504_[7]
      6398 I       D1 4 _1505_[7]
      6398 I       D2 5 _1506_[7]
      6398 I       D3 6 _1507_[7]
      6398 I       S0 1 _1499_[0]
      6398 I       S1 2 _1499_[1]
      6398 O        Y 1 _2121_[1]
      6399 I       D0 3 _1500_[8]
      6399 I       D1 4 _1501_[8]
      6399 I       D2 5 _1502_[8]
      6399 I       D3 6 _1503_[8]
      6399 I       S0 1 _1499_[0]
      6399 I       S1 2 _1499_[1]
      6399 O        Y 1 _2768_[0]
      6400 I       D0 3 _1504_[8]
      6400 I       D1 4 _1505_[8]
      6400 I       D2 5 _1506_[8]
      6400 I       D3 6 _1507_[8]
      6400 I       S0 1 _1499_[0]
      6400 I       S1 2 _1499_[1]
      6400 O        Y 1 _2768_[1]
      6401 I       D0 3 _1500_[9]
      6401 I       D1 4 _1501_[9]
      6401 I       D2 5 _1502_[9]
      6401 I       D3 6 _1503_[9]
      6401 I       S0 1 _1499_[0]
      6401 I       S1 2 _1499_[1]
      6401 O        Y 1 _2763_[0]
      6402 I       D0 3 _1504_[9]
      6402 I       D1 4 _1505_[9]
      6402 I       D2 5 _1506_[9]
      6402 I       D3 6 _1507_[9]
      6402 I       S0 1 _1499_[0]
      6402 I       S1 2 _1499_[1]
      6402 O        Y 1 _2763_[1]
      6403 I       D0 3 _1500_[10]
      6403 I       D1 4 _1501_[10]
      6403 I       D2 5 _1502_[10]
      6403 I       D3 6 _1503_[10]
      6403 I       S0 1 _1499_[0]
      6403 I       S1 2 _1499_[1]
      6403 O        Y 1 _1985_[0]
      6404 I       D0 3 _1504_[10]
      6404 I       D1 4 _1505_[10]
      6404 I       D2 5 _1506_[10]
      6404 I       D3 6 _1507_[10]
      6404 I       S0 1 _1499_[0]
      6404 I       S1 2 _1499_[1]
      6404 O        Y 1 _1985_[1]
      6405 I       D0 3 _1500_[11]
      6405 I       D1 4 _1501_[11]
      6405 I       D2 5 _1502_[11]
      6405 I       D3 6 _1503_[11]
      6405 I       S0 1 _1499_[0]
      6405 I       S1 2 _1499_[1]
      6405 O        Y 1 _1991_[0]
      6406 I       D0 3 _1504_[11]
      6406 I       D1 4 _1505_[11]
      6406 I       D2 5 _1506_[11]
      6406 I       D3 6 _1507_[11]
      6406 I       S0 1 _1499_[0]
      6406 I       S1 2 _1499_[1]
      6406 O        Y 1 _1991_[1]
      6407 I       D0 3 _1500_[12]
      6407 I       D1 4 _1501_[12]
      6407 I       D2 5 _1502_[12]
      6407 I       D3 6 _1503_[12]
      6407 I       S0 1 _1499_[0]
      6407 I       S1 2 _1499_[1]
      6407 O        Y 1 _2725_[0]
      6408 I       D0 3 _1504_[12]
      6408 I       D1 4 _1505_[12]
      6408 I       D2 5 _1506_[12]
      6408 I       D3 6 _1507_[12]
      6408 I       S0 1 _1499_[0]
      6408 I       S1 2 _1499_[1]
      6408 O        Y 1 _2725_[1]
      6409 I       D0 3 _1500_[13]
      6409 I       D1 4 _1501_[13]
      6409 I       D2 5 _1502_[13]
      6409 I       D3 6 _1503_[13]
      6409 I       S0 1 _1499_[0]
      6409 I       S1 2 _1499_[1]
      6409 O        Y 1 _2128_[0]
      6410 I       D0 3 _1504_[13]
      6410 I       D1 4 _1505_[13]
      6410 I       D2 5 _1506_[13]
      6410 I       D3 6 _1507_[13]
      6410 I       S0 1 _1499_[0]
      6410 I       S1 2 _1499_[1]
      6410 O        Y 1 _2128_[1]
      6411 I       D0 3 _1500_[14]
      6411 I       D1 4 _1501_[14]
      6411 I       D2 5 _1502_[14]
      6411 I       D3 6 _1503_[14]
      6411 I       S0 1 _1499_[0]
      6411 I       S1 2 _1499_[1]
      6411 O        Y 1 _2758_[0]
      6412 I       D0 3 _1504_[14]
      6412 I       D1 4 _1505_[14]
      6412 I       D2 5 _1506_[14]
      6412 I       D3 6 _1507_[14]
      6412 I       S0 1 _1499_[0]
      6412 I       S1 2 _1499_[1]
      6412 O        Y 1 _2758_[1]
      6413 I       D0 3 _1500_[15]
      6413 I       D1 4 _1501_[15]
      6413 I       D2 5 _1502_[15]
      6413 I       D3 6 _1503_[15]
      6413 I       S0 1 _1499_[0]
      6413 I       S1 2 _1499_[1]
      6413 O        Y 1 _2701_[0]
      6414 I       D0 3 _1504_[15]
      6414 I       D1 4 _1505_[15]
      6414 I       D2 5 _1506_[15]
      6414 I       D3 6 _1507_[15]
      6414 I       S0 1 _1499_[0]
      6414 I       S1 2 _1499_[1]
      6414 O        Y 1 _2701_[1]
      6415 I       D0 3 _1500_[16]
      6415 I       D1 4 _1501_[16]
      6415 I       D2 5 _1502_[16]
      6415 I       D3 6 _1503_[16]
      6415 I       S0 1 _1499_[0]
      6415 I       S1 2 _1499_[1]
      6415 O        Y 1 _1997_[0]
      6416 I       D0 3 _1504_[16]
      6416 I       D1 4 _1505_[16]
      6416 I       D2 5 _1506_[16]
      6416 I       D3 6 _1507_[16]
      6416 I       S0 1 _1499_[0]
      6416 I       S1 2 _1499_[1]
      6416 O        Y 1 _1997_[1]
      6417 I       D0 3 _1500_[17]
      6417 I       D1 4 _1501_[17]
      6417 I       D2 5 _1502_[17]
      6417 I       D3 6 _1503_[17]
      6417 I       S0 1 _1499_[0]
      6417 I       S1 2 _1499_[1]
      6417 O        Y 1 _2712_[0]
      6418 I       D0 3 _1504_[17]
      6418 I       D1 4 _1505_[17]
      6418 I       D2 5 _1506_[17]
      6418 I       D3 6 _1507_[17]
      6418 I       S0 1 _1499_[0]
      6418 I       S1 2 _1499_[1]
      6418 O        Y 1 _2712_[1]
      6419 I       D0 3 _1500_[18]
      6419 I       D1 4 _1501_[18]
      6419 I       D2 5 _1502_[18]
      6419 I       D3 6 _1503_[18]
      6419 I       S0 1 _1499_[0]
      6419 I       S1 2 _1499_[1]
      6419 O        Y 1 _2001_[0]
      6420 I       D0 3 _1504_[18]
      6420 I       D1 4 _1505_[18]
      6420 I       D2 5 _1506_[18]
      6420 I       D3 6 _1507_[18]
      6420 I       S0 1 _1499_[0]
      6420 I       S1 2 _1499_[1]
      6420 O        Y 1 _2001_[1]
      6421 I       D0 3 _1500_[19]
      6421 I       D1 4 _1501_[19]
      6421 I       D2 5 _1502_[19]
      6421 I       D3 6 _1503_[19]
      6421 I       S0 1 _1499_[0]
      6421 I       S1 2 _1499_[1]
      6421 O        Y 1 _2002_[0]
      6422 I       D0 3 _1504_[19]
      6422 I       D1 4 _1505_[19]
      6422 I       D2 5 _1506_[19]
      6422 I       D3 6 _1507_[19]
      6422 I       S0 1 _1499_[0]
      6422 I       S1 2 _1499_[1]
      6422 O        Y 1 _2002_[1]
      6423 I       D0 3 _1500_[20]
      6423 I       D1 4 _1501_[20]
      6423 I       D2 5 _1502_[20]
      6423 I       D3 6 _1503_[20]
      6423 I       S0 1 _1499_[0]
      6423 I       S1 2 _1499_[1]
      6423 O        Y 1 _2705_[0]
      6424 I       D0 3 _1504_[20]
      6424 I       D1 4 _1505_[20]
      6424 I       D2 5 _1506_[20]
      6424 I       D3 6 _1507_[20]
      6424 I       S0 1 _1499_[0]
      6424 I       S1 2 _1499_[1]
      6424 O        Y 1 _2705_[1]
      6425 I       D0 3 _1500_[21]
      6425 I       D1 4 _1501_[21]
      6425 I       D2 5 _1502_[21]
      6425 I       D3 6 _1503_[21]
      6425 I       S0 1 _1499_[0]
      6425 I       S1 2 _1499_[1]
      6425 O        Y 1 _2005_[0]
      6426 I       D0 3 _1504_[21]
      6426 I       D1 4 _1505_[21]
      6426 I       D2 5 _1506_[21]
      6426 I       D3 6 _1507_[21]
      6426 I       S0 1 _1499_[0]
      6426 I       S1 2 _1499_[1]
      6426 O        Y 1 _2005_[1]
      6427 I       D0 3 _1500_[22]
      6427 I       D1 4 _1501_[22]
      6427 I       D2 5 _1502_[22]
      6427 I       D3 6 _1503_[22]
      6427 I       S0 1 _1499_[0]
      6427 I       S1 2 _1499_[1]
      6427 O        Y 1 _2009_[0]
      6428 I       D0 3 _1504_[22]
      6428 I       D1 4 _1505_[22]
      6428 I       D2 5 _1506_[22]
      6428 I       D3 6 _1507_[22]
      6428 I       S0 1 _1499_[0]
      6428 I       S1 2 _1499_[1]
      6428 O        Y 1 _2009_[1]
      6429 I       D0 3 _1500_[23]
      6429 I       D1 4 _1501_[23]
      6429 I       D2 5 _1502_[23]
      6429 I       D3 6 _1503_[23]
      6429 I       S0 1 _1499_[0]
      6429 I       S1 2 _1499_[1]
      6429 O        Y 1 _2693_[0]
      6430 I       D0 3 _1504_[23]
      6430 I       D1 4 _1505_[23]
      6430 I       D2 5 _1506_[23]
      6430 I       D3 6 _1507_[23]
      6430 I       S0 1 _1499_[0]
      6430 I       S1 2 _1499_[1]
      6430 O        Y 1 _2693_[1]
      6431 I       D0 3 _1500_[24]
      6431 I       D1 4 _1501_[24]
      6431 I       D2 5 _1502_[24]
      6431 I       D3 6 _1503_[24]
      6431 I       S0 1 _1499_[0]
      6431 I       S1 2 _1499_[1]
      6431 O        Y 1 _2013_[0]
      6432 I       D0 3 _1504_[24]
      6432 I       D1 4 _1505_[24]
      6432 I       D2 5 _1506_[24]
      6432 I       D3 6 _1507_[24]
      6432 I       S0 1 _1499_[0]
      6432 I       S1 2 _1499_[1]
      6432 O        Y 1 _2013_[1]
      6433 I       D0 3 _1500_[25]
      6433 I       D1 4 _1501_[25]
      6433 I       D2 5 _1502_[25]
      6433 I       D3 6 _1503_[25]
      6433 I       S0 1 _1499_[0]
      6433 I       S1 2 _1499_[1]
      6433 O        Y 1 _2014_[0]
      6434 I       D0 3 _1504_[25]
      6434 I       D1 4 _1505_[25]
      6434 I       D2 5 _1506_[25]
      6434 I       D3 6 _1507_[25]
      6434 I       S0 1 _1499_[0]
      6434 I       S1 2 _1499_[1]
      6434 O        Y 1 _2014_[1]
      6435 I       D0 3 _1500_[26]
      6435 I       D1 4 _1501_[26]
      6435 I       D2 5 _1502_[26]
      6435 I       D3 6 _1503_[26]
      6435 I       S0 1 _1499_[0]
      6435 I       S1 2 _1499_[1]
      6435 O        Y 1 _2718_[0]
      6436 I       D0 3 _1504_[26]
      6436 I       D1 4 _1505_[26]
      6436 I       D2 5 _1506_[26]
      6436 I       D3 6 _1507_[26]
      6436 I       S0 1 _1499_[0]
      6436 I       S1 2 _1499_[1]
      6436 O        Y 1 _2718_[1]
      6437 I       D0 3 _1500_[27]
      6437 I       D1 4 _1501_[27]
      6437 I       D2 5 _1502_[27]
      6437 I       D3 6 _1503_[27]
      6437 I       S0 1 _1499_[0]
      6437 I       S1 2 _1499_[1]
      6437 O        Y 1 _2017_[0]
      6438 I       D0 3 _1504_[27]
      6438 I       D1 4 _1505_[27]
      6438 I       D2 5 _1506_[27]
      6438 I       D3 6 _1507_[27]
      6438 I       S0 1 _1499_[0]
      6438 I       S1 2 _1499_[1]
      6438 O        Y 1 _2017_[1]
      6439 I       D0 3 _1500_[28]
      6439 I       D1 4 _1501_[28]
      6439 I       D2 5 _1502_[28]
      6439 I       D3 6 _1503_[28]
      6439 I       S0 1 _1499_[0]
      6439 I       S1 2 _1499_[1]
      6439 O        Y 1 _2021_[0]
      6440 I       D0 3 _1504_[28]
      6440 I       D1 4 _1505_[28]
      6440 I       D2 5 _1506_[28]
      6440 I       D3 6 _1507_[28]
      6440 I       S0 1 _1499_[0]
      6440 I       S1 2 _1499_[1]
      6440 O        Y 1 _2021_[1]
      6441 I       D0 3 _1500_[29]
      6441 I       D1 4 _1501_[29]
      6441 I       D2 5 _1502_[29]
      6441 I       D3 6 _1503_[29]
      6441 I       S0 1 _1499_[0]
      6441 I       S1 2 _1499_[1]
      6441 O        Y 1 _2131_[0]
      6442 I       D0 3 _1504_[29]
      6442 I       D1 4 _1505_[29]
      6442 I       D2 5 _1506_[29]
      6442 I       D3 6 _1507_[29]
      6442 I       S0 1 _1499_[0]
      6442 I       S1 2 _1499_[1]
      6442 O        Y 1 _2131_[1]
      6443 I       D0 3 _1500_[30]
      6443 I       D1 4 _1501_[30]
      6443 I       D2 5 _1502_[30]
      6443 I       D3 6 _1503_[30]
      6443 I       S0 1 _1499_[0]
      6443 I       S1 2 _1499_[1]
      6443 O        Y 1 _2025_[0]
      6444 I       D0 3 _1504_[30]
      6444 I       D1 4 _1505_[30]
      6444 I       D2 5 _1506_[30]
      6444 I       D3 6 _1507_[30]
      6444 I       S0 1 _1499_[0]
      6444 I       S1 2 _1499_[1]
      6444 O        Y 1 _2025_[1]
      6445 I       D0 3 _1500_[31]
      6445 I       D1 4 _1501_[31]
      6445 I       D2 5 _1502_[31]
      6445 I       D3 6 _1503_[31]
      6445 I       S0 1 _1499_[0]
      6445 I       S1 2 _1499_[1]
      6445 O        Y 1 _2026_[0]
      6446 I       D0 3 _1504_[31]
      6446 I       D1 4 _1505_[31]
      6446 I       D2 5 _1506_[31]
      6446 I       D3 6 _1507_[31]
      6446 I       S0 1 _1499_[0]
      6446 I       S1 2 _1499_[1]
      6446 O        Y 1 _2026_[1]
      6447 I       D0 3 1'h0
      6447 I       D1 4 basesoc_tx_sink_payload_data[0]
      6447 I       D2 5 1'h0
      6447 I       D3 6 basesoc_tx_data[1]
      6447 I       S0 1 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      6447 I       S1 2 basesoc_tx_enable
      6447 O        Y 1 basesoc_tx_data_builder_rs232phytx_next_value2[0]
      6448 I       D0 3 1'h0
      6448 I       D1 4 basesoc_tx_sink_payload_data[1]
      6448 I       D2 5 1'h0
      6448 I       D3 6 basesoc_tx_data[2]
      6448 I       S0 1 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      6448 I       S1 2 basesoc_tx_enable
      6448 O        Y 1 basesoc_tx_data_builder_rs232phytx_next_value2[1]
      6449 I       D0 3 1'h0
      6449 I       D1 4 basesoc_tx_sink_payload_data[2]
      6449 I       D2 5 1'h0
      6449 I       D3 6 basesoc_tx_data[3]
      6449 I       S0 1 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      6449 I       S1 2 basesoc_tx_enable
      6449 O        Y 1 basesoc_tx_data_builder_rs232phytx_next_value2[2]
      6450 I       D0 3 1'h0
      6450 I       D1 4 basesoc_tx_sink_payload_data[3]
      6450 I       D2 5 1'h0
      6450 I       D3 6 basesoc_tx_data[4]
      6450 I       S0 1 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      6450 I       S1 2 basesoc_tx_enable
      6450 O        Y 1 basesoc_tx_data_builder_rs232phytx_next_value2[3]
      6451 I       D0 3 1'h0
      6451 I       D1 4 basesoc_tx_sink_payload_data[4]
      6451 I       D2 5 1'h0
      6451 I       D3 6 basesoc_tx_data[5]
      6451 I       S0 1 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      6451 I       S1 2 basesoc_tx_enable
      6451 O        Y 1 basesoc_tx_data_builder_rs232phytx_next_value2[4]
      6452 I       D0 3 1'h0
      6452 I       D1 4 basesoc_tx_sink_payload_data[5]
      6452 I       D2 5 1'h0
      6452 I       D3 6 basesoc_tx_data[6]
      6452 I       S0 1 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      6452 I       S1 2 basesoc_tx_enable
      6452 O        Y 1 basesoc_tx_data_builder_rs232phytx_next_value2[5]
      6453 I       D0 3 1'h0
      6453 I       D1 4 basesoc_tx_sink_payload_data[6]
      6453 I       D2 5 1'h0
      6453 I       D3 6 basesoc_tx_data[7]
      6453 I       S0 1 basesoc_tx_data_builder_rs232phytx_next_value_ce2
      6453 I       S1 2 basesoc_tx_enable
      6453 O        Y 1 basesoc_tx_data_builder_rs232phytx_next_value2[6]
      6454 I       D0 3 csr_bankarray_adr[0]
      6454 I       D1 4 csr_bankarray_adr[1]
      6454 I       D2 5 _0053_
      6454 I       D3 6 _1312_
      6454 I       S0 1 csr_bankarray_adr[2]
      6454 I       S1 2 csr_bankarray_adr[3]
      6454 O        Y 1 _1559_[0]
      6455 I       D0 3 _1559_[0]
      6455 I       D1 4 _1950_[1]
      6455 I       D2 5 _1306_
      6455 I       D3 6 _1308_
      6455 I       S0 1 _0024_
      6455 I       S1 2 csr_bankarray_adr[5]
      6455 O        Y 1 _0001_[0]
      6456 I       D0 3 1'h0
      6456 I       D1 4 csr_bankarray_adr[1]
      6456 I       D2 5 _1254_
      6456 I       D3 6 _1703_[1]
      6456 I       S0 1 csr_bankarray_adr[2]
      6456 I       S1 2 csr_bankarray_adr[3]
      6456 O        Y 1 _1559_[1]
      6457 I       D0 3 _1559_[1]
      6457 I       D1 4 _1952_[3]
      6457 I       D2 5 _1301_
      6457 I       D3 6 _1309_
      6457 I       S0 1 _0024_
      6457 I       S1 2 csr_bankarray_adr[5]
      6457 O        Y 1 _0001_[1]
      6458 I       D0 3 _1297_
      6458 I       D1 4 _1299_
      6458 I       D2 5 _1306_
      6458 I       D3 6 _1310_
      6458 I       S0 1 _0024_
      6458 I       S1 2 csr_bankarray_adr[5]
      6458 O        Y 1 _0001_[2]
      6459 I       D0 3 _0054_
      6459 I       D1 4 _2504_
      6459 I       D2 5 csr_bankarray_adr[1]
      6459 I       D3 6 1'h0
      6459 I       S0 1 csr_bankarray_adr[2]
      6459 I       S1 2 csr_bankarray_adr[3]
      6459 O        Y 1 _1559_[3]
      6460 I       D0 3 _1703_[1]
      6460 I       D1 4 1'h0
      6460 I       D2 5 1'h0
      6460 I       D3 6 _2588_[0]
      6460 I       S0 1 csr_bankarray_adr[2]
      6460 I       S1 2 csr_bankarray_adr[3]
      6460 O        Y 1 _1560_[3]
      6461 I       D0 3 _1559_[3]
      6461 I       D1 4 _1560_[3]
      6461 I       D2 5 _1307_
      6461 I       D3 6 _1302_
      6461 I       S0 1 _0024_
      6461 I       S1 2 csr_bankarray_adr[5]
      6461 O        Y 1 _0001_[3]
      6462 I       D0 3 _1298_
      6462 I       D1 4 _1300_
      6462 I       D2 5 _1304_
      6462 I       D3 6 _1311_
      6462 I       S0 1 _0024_
      6462 I       S1 2 csr_bankarray_adr[5]
      6462 O        Y 1 _0001_[4]
      6463 I       D0 3 _1704_[0]
      6463 I       D1 4 csr_bankarray_adr[0]
      6463 I       D2 5 _1704_[0]
      6463 I       D3 6 _1254_
      6463 I       S0 1 csr_bankarray_adr[2]
      6463 I       S1 2 csr_bankarray_adr[3]
      6463 O        Y 1 _1559_[5]
      6464 I       D0 3 _1254_
      6464 I       D1 4 _0054_
      6464 I       D2 5 _1704_[0]
      6464 I       D3 6 1'h1
      6464 I       S0 1 csr_bankarray_adr[2]
      6464 I       S1 2 csr_bankarray_adr[3]
      6464 O        Y 1 _1560_[5]
      6465 I       D0 3 _1559_[5]
      6465 I       D1 4 _1560_[5]
      6465 I       D2 5 1'h1
      6465 I       D3 6 _1311_
      6465 I       S0 1 _0024_
      6465 I       S1 2 csr_bankarray_adr[5]
      6465 O        Y 1 _0001_[5]
      6466 I       D0 3 _1303_
      6466 I       D1 4 _1304_
      6466 I       D2 5 _1303_
      6466 I       D3 6 _1305_
      6466 I       S0 1 csr_bankarray_adr[3]
      6466 I       S1 2 csr_bankarray_adr[4]
      6466 O        Y 1 _2580_[1]
      6467 I       D0 3 csr_bankarray_csrbank5_reg_wdata0_w[8]
      6467 I       D1 4 1'h0
      6467 I       D2 5 csr_bankarray_csrbank5_reg_wdata0_w[0]
      6467 I       D3 6 1'h0
      6467 I       S0 1 _1707_[0]
      6467 I       S1 2 core_reg_tx_conv_converter_last
      6467 O        Y 1 core_reg_tx_conv_converter_source_payload_data[0]
      6468 I       D0 3 csr_bankarray_csrbank5_reg_wdata0_w[9]
      6468 I       D1 4 1'h0
      6468 I       D2 5 csr_bankarray_csrbank5_reg_wdata0_w[1]
      6468 I       D3 6 1'h0
      6468 I       S0 1 _1707_[0]
      6468 I       S1 2 core_reg_tx_conv_converter_last
      6468 O        Y 1 core_reg_tx_conv_converter_source_payload_data[1]
      6469 I       D0 3 csr_bankarray_csrbank5_reg_wdata0_w[10]
      6469 I       D1 4 1'h0
      6469 I       D2 5 csr_bankarray_csrbank5_reg_wdata0_w[2]
      6469 I       D3 6 1'h0
      6469 I       S0 1 _1707_[0]
      6469 I       S1 2 core_reg_tx_conv_converter_last
      6469 O        Y 1 core_reg_tx_conv_converter_source_payload_data[2]
      6470 I       D0 3 csr_bankarray_csrbank5_reg_wdata0_w[11]
      6470 I       D1 4 1'h0
      6470 I       D2 5 csr_bankarray_csrbank5_reg_wdata0_w[3]
      6470 I       D3 6 1'h0
      6470 I       S0 1 _1707_[0]
      6470 I       S1 2 core_reg_tx_conv_converter_last
      6470 O        Y 1 core_reg_tx_conv_converter_source_payload_data[3]
      6471 I       D0 3 csr_bankarray_csrbank5_reg_wdata0_w[12]
      6471 I       D1 4 1'h0
      6471 I       D2 5 csr_bankarray_csrbank5_reg_wdata0_w[4]
      6471 I       D3 6 1'h0
      6471 I       S0 1 _1707_[0]
      6471 I       S1 2 core_reg_tx_conv_converter_last
      6471 O        Y 1 core_reg_tx_conv_converter_source_payload_data[4]
      6472 I       D0 3 csr_bankarray_csrbank5_reg_wdata0_w[13]
      6472 I       D1 4 1'h0
      6472 I       D2 5 csr_bankarray_csrbank5_reg_wdata0_w[5]
      6472 I       D3 6 1'h0
      6472 I       S0 1 _1707_[0]
      6472 I       S1 2 core_reg_tx_conv_converter_last
      6472 O        Y 1 core_reg_tx_conv_converter_source_payload_data[5]
      6473 I       D0 3 csr_bankarray_csrbank5_reg_wdata0_w[14]
      6473 I       D1 4 1'h0
      6473 I       D2 5 csr_bankarray_csrbank5_reg_wdata0_w[6]
      6473 I       D3 6 1'h0
      6473 I       S0 1 _1707_[0]
      6473 I       S1 2 core_reg_tx_conv_converter_last
      6473 O        Y 1 core_reg_tx_conv_converter_source_payload_data[6]
      6474 I       D0 3 csr_bankarray_csrbank5_reg_wdata0_w[15]
      6474 I       D1 4 1'h0
      6474 I       D2 5 csr_bankarray_csrbank5_reg_wdata0_w[7]
      6474 I       D3 6 1'h0
      6474 I       S0 1 _1707_[0]
      6474 I       S1 2 core_reg_tx_conv_converter_last
      6474 O        Y 1 core_reg_tx_conv_converter_source_payload_data[7]
      6475 I       D0 3 \storage_3[0] [9]
      6475 I       D1 4 \storage_3[1] [9]
      6475 I       D2 5 \storage_3[2] [9]
      6475 I       D3 6 \storage_3[3] [9]
      6475 I       S0 1 syncfifo1_consume[0]
      6475 I       S1 2 syncfifo1_consume[1]
      6475 O        Y 1 core_sink_sink_last
      6476 I       D0 3 \storage_2[0] [2]
      6476 I       D1 4 \storage_2[1] [2]
      6476 I       D2 5 \storage_2[2] [2]
      6476 I       D3 6 \storage_2[3] [2]
      6476 I       S0 1 syncfifo0_consume[0]
      6476 I       S1 2 syncfifo0_consume[1]
      6476 O        Y 1 hyperramsdrphy_sink_payload_dat_r
      6477 I       D0 3 \storage_3[0] [0]
      6477 I       D1 4 \storage_3[1] [0]
      6477 I       D2 5 \storage_3[2] [0]
      6477 I       D3 6 \storage_3[3] [0]
      6477 I       S0 1 syncfifo1_consume[0]
      6477 I       S1 2 syncfifo1_consume[1]
      6477 O        Y 1 core_sink_sink_payload_dq[0]
      6478 I       D0 3 \storage_3[0] [1]
      6478 I       D1 4 \storage_3[1] [1]
      6478 I       D2 5 \storage_3[2] [1]
      6478 I       D3 6 \storage_3[3] [1]
      6478 I       S0 1 syncfifo1_consume[0]
      6478 I       S1 2 syncfifo1_consume[1]
      6478 O        Y 1 core_sink_sink_payload_dq[1]
      6479 I       D0 3 \storage_3[0] [2]
      6479 I       D1 4 \storage_3[1] [2]
      6479 I       D2 5 \storage_3[2] [2]
      6479 I       D3 6 \storage_3[3] [2]
      6479 I       S0 1 syncfifo1_consume[0]
      6479 I       S1 2 syncfifo1_consume[1]
      6479 O        Y 1 core_sink_sink_payload_dq[2]
      6480 I       D0 3 \storage_3[0] [3]
      6480 I       D1 4 \storage_3[1] [3]
      6480 I       D2 5 \storage_3[2] [3]
      6480 I       D3 6 \storage_3[3] [3]
      6480 I       S0 1 syncfifo1_consume[0]
      6480 I       S1 2 syncfifo1_consume[1]
      6480 O        Y 1 core_sink_sink_payload_dq[3]
      6481 I       D0 3 \storage_3[0] [4]
      6481 I       D1 4 \storage_3[1] [4]
      6481 I       D2 5 \storage_3[2] [4]
      6481 I       D3 6 \storage_3[3] [4]
      6481 I       S0 1 syncfifo1_consume[0]
      6481 I       S1 2 syncfifo1_consume[1]
      6481 O        Y 1 core_sink_sink_payload_dq[4]
      6482 I       D0 3 \storage_3[0] [5]
      6482 I       D1 4 \storage_3[1] [5]
      6482 I       D2 5 \storage_3[2] [5]
      6482 I       D3 6 \storage_3[3] [5]
      6482 I       S0 1 syncfifo1_consume[0]
      6482 I       S1 2 syncfifo1_consume[1]
      6482 O        Y 1 core_sink_sink_payload_dq[5]
      6483 I       D0 3 \storage_3[0] [6]
      6483 I       D1 4 \storage_3[1] [6]
      6483 I       D2 5 \storage_3[2] [6]
      6483 I       D3 6 \storage_3[3] [6]
      6483 I       S0 1 syncfifo1_consume[0]
      6483 I       S1 2 syncfifo1_consume[1]
      6483 O        Y 1 core_sink_sink_payload_dq[6]
      6484 I       D0 3 \storage_3[0] [7]
      6484 I       D1 4 \storage_3[1] [7]
      6484 I       D2 5 \storage_3[2] [7]
      6484 I       D3 6 \storage_3[3] [7]
      6484 I       S0 1 syncfifo1_consume[0]
      6484 I       S1 2 syncfifo1_consume[1]
      6484 O        Y 1 core_sink_sink_payload_dq[7]
      6485 I       D0 3 \UART.uart_tx_i.n299_o 
      6485 I       D1 4 _1548_
      6485 I       D2 5 \UART.uart_tx_i.n303_o 
      6485 I       D3 6 _1547_
      6485 I       S0 1 _1322_
      6485 I       S1 2 \UART.uart_tx_i.n311_o 
      6485 O        Y 1 \UART.uart_tx_i.n312_o 
      6486 I       D0 3 \storage_2[0] [4]
      6486 I       D1 4 \storage_2[1] [4]
      6486 I       D2 5 \storage_2[2] [4]
      6486 I       D3 6 \storage_2[3] [4]
      6486 I       S0 1 syncfifo0_consume[0]
      6486 I       S1 2 syncfifo0_consume[1]
      6486 O        Y 1 hyperramsdrphy_sink_payload_dq[1]
      6487 I       D0 3 \storage_2[0] [5]
      6487 I       D1 4 \storage_2[1] [5]
      6487 I       D2 5 \storage_2[2] [5]
      6487 I       D3 6 \storage_2[3] [5]
      6487 I       S0 1 syncfifo0_consume[0]
      6487 I       S1 2 syncfifo0_consume[1]
      6487 O        Y 1 hyperramsdrphy_sink_payload_dq[2]
      6488 I       D0 3 \storage_2[0] [6]
      6488 I       D1 4 \storage_2[1] [6]
      6488 I       D2 5 \storage_2[2] [6]
      6488 I       D3 6 \storage_2[3] [6]
      6488 I       S0 1 syncfifo0_consume[0]
      6488 I       S1 2 syncfifo0_consume[1]
      6488 O        Y 1 hyperramsdrphy_sink_payload_dq[3]
      6489 I       D0 3 \storage_2[0] [7]
      6489 I       D1 4 \storage_2[1] [7]
      6489 I       D2 5 \storage_2[2] [7]
      6489 I       D3 6 \storage_2[3] [7]
      6489 I       S0 1 syncfifo0_consume[0]
      6489 I       S1 2 syncfifo0_consume[1]
      6489 O        Y 1 hyperramsdrphy_sink_payload_dq[4]
      6490 I       D0 3 \storage_2[0] [13]
      6490 I       D1 4 \storage_2[1] [13]
      6490 I       D2 5 \storage_2[2] [13]
      6490 I       D3 6 \storage_2[3] [13]
      6490 I       S0 1 syncfifo0_consume[0]
      6490 I       S1 2 syncfifo0_consume[1]
      6490 O        Y 1 hyperramsdrphy_sink_payload_rwds_oe
      6491 I       D0 3 \storage_2[0] [10]
      6491 I       D1 4 \storage_2[1] [10]
      6491 I       D2 5 \storage_2[2] [10]
      6491 I       D3 6 \storage_2[3] [10]
      6491 I       S0 1 syncfifo0_consume[0]
      6491 I       S1 2 syncfifo0_consume[1]
      6491 O        Y 1 hyperramsdrphy_sink_payload_dq[7]
      6492 I       D0 3 \storage_2[0] [12]
      6492 I       D1 4 \storage_2[1] [12]
      6492 I       D2 5 \storage_2[2] [12]
      6492 I       D3 6 \storage_2[3] [12]
      6492 I       S0 1 syncfifo0_consume[0]
      6492 I       S1 2 syncfifo0_consume[1]
      6492 O        Y 1 hyperramsdrphy_sink_payload_rwds
      6493 I       D0 3 \storage_2[0] [11]
      6493 I       D1 4 \storage_2[1] [11]
      6493 I       D2 5 \storage_2[2] [11]
      6493 I       D3 6 \storage_2[3] [11]
      6493 I       S0 1 syncfifo0_consume[0]
      6493 I       S1 2 syncfifo0_consume[1]
      6493 O        Y 1 hyperramsdrphy_sink_payload_dq_oe
      6494 I       D0 3 \storage_2[0] [9]
      6494 I       D1 4 \storage_2[1] [9]
      6494 I       D2 5 \storage_2[2] [9]
      6494 I       D3 6 \storage_2[3] [9]
      6494 I       S0 1 syncfifo0_consume[0]
      6494 I       S1 2 syncfifo0_consume[1]
      6494 O        Y 1 hyperramsdrphy_sink_payload_dq[6]
      6495 I       D0 3 \storage_2[0] [3]
      6495 I       D1 4 \storage_2[1] [3]
      6495 I       D2 5 \storage_2[2] [3]
      6495 I       D3 6 \storage_2[3] [3]
      6495 I       S0 1 syncfifo0_consume[0]
      6495 I       S1 2 syncfifo0_consume[1]
      6495 O        Y 1 hyperramsdrphy_sink_payload_dq[0]
      6496 I       D0 3 \storage_2[0] [8]
      6496 I       D1 4 \storage_2[1] [8]
      6496 I       D2 5 \storage_2[2] [8]
      6496 I       D3 6 \storage_2[3] [8]
      6496 I       S0 1 syncfifo0_consume[0]
      6496 I       S1 2 syncfifo0_consume[1]
      6496 O        Y 1 hyperramsdrphy_sink_payload_dq[5]
      6497 I       D0 3 \UART_1.uart_tx_i.n299_o 
      6497 I       D1 4 _1550_
      6497 I       D2 5 \UART_1.uart_tx_i.n303_o 
      6497 I       D3 6 _1549_
      6497 I       S0 1 _1323_
      6497 I       S1 2 \UART_1.uart_tx_i.n311_o 
      6497 O        Y 1 \UART_1.uart_tx_i.n312_o 
      6498 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [0]
      6498 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [0]
      6498 I       D2 5 1'h0
      6498 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [0]
      6498 I       S0 1 _0025_
      6498 I       S1 2 \VexRiscv._zz_when 
      6498 O        Y 1 _1551_[0]
      6499 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [1]
      6499 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [1]
      6499 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [1]
      6499 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [1]
      6499 I       S0 1 _0025_
      6499 I       S1 2 \VexRiscv._zz_when 
      6499 O        Y 1 _1551_[1]
      6500 I       D0 3 \VexRiscv._zz_decode_IS_CSR_3 
      6500 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [2]
      6500 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [2]
      6500 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [2]
      6500 I       S0 1 _0025_
      6500 I       S1 2 \VexRiscv._zz_when 
      6500 O        Y 1 _1551_[2]
      6501 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]
      6501 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [3]
      6501 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [3]
      6501 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [3]
      6501 I       S0 1 _0025_
      6501 I       S1 2 \VexRiscv._zz_when 
      6501 O        Y 1 _1551_[3]
      6502 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]
      6502 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [4]
      6502 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [4]
      6502 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [4]
      6502 I       S0 1 _0025_
      6502 I       S1 2 \VexRiscv._zz_when 
      6502 O        Y 1 _1551_[4]
      6503 I       D0 3 \VexRiscv._zz__zz_decode_IS_CSR_43 
      6503 I       D1 4 \VexRiscv.dBus_cmd_payload_wr 
      6503 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [5]
      6503 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [5]
      6503 I       S0 1 _0025_
      6503 I       S1 2 \VexRiscv._zz_when 
      6503 O        Y 1 _1551_[5]
      6504 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]
      6504 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [6]
      6504 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [6]
      6504 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [6]
      6504 I       S0 1 _0025_
      6504 I       S1 2 \VexRiscv._zz_when 
      6504 O        Y 1 _1551_[6]
      6505 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [7]
      6505 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [7]
      6505 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [7]
      6505 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [7]
      6505 I       S0 1 _0025_
      6505 I       S1 2 \VexRiscv._zz_when 
      6505 O        Y 1 _1551_[7]
      6506 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [8]
      6506 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [8]
      6506 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [8]
      6506 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [8]
      6506 I       S0 1 _0025_
      6506 I       S1 2 \VexRiscv._zz_when 
      6506 O        Y 1 _1551_[8]
      6507 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [9]
      6507 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [9]
      6507 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [9]
      6507 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [9]
      6507 I       S0 1 _0025_
      6507 I       S1 2 \VexRiscv._zz_when 
      6507 O        Y 1 _1551_[9]
      6508 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [10]
      6508 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [10]
      6508 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [10]
      6508 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [10]
      6508 I       S0 1 _0025_
      6508 I       S1 2 \VexRiscv._zz_when 
      6508 O        Y 1 _1551_[10]
      6509 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [11]
      6509 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [11]
      6509 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [11]
      6509 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [11]
      6509 I       S0 1 _0025_
      6509 I       S1 2 \VexRiscv._zz_when 
      6509 O        Y 1 _1551_[11]
      6510 I       D0 3 \VexRiscv._zz__zz_decode_IS_CSR_22 
      6510 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [12]
      6510 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [12]
      6510 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [12]
      6510 I       S0 1 _0025_
      6510 I       S1 2 \VexRiscv._zz_when 
      6510 O        Y 1 _1551_[12]
      6511 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]
      6511 I       D1 4 \VexRiscv.switch_Misc_l232_2 
      6511 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [13]
      6511 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [13]
      6511 I       S0 1 _0025_
      6511 I       S1 2 \VexRiscv._zz_when 
      6511 O        Y 1 _1551_[13]
      6512 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]
      6512 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [14]
      6512 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [14]
      6512 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [14]
      6512 I       S0 1 _0025_
      6512 I       S1 2 \VexRiscv._zz_when 
      6512 O        Y 1 _1551_[14]
      6513 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]
      6513 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [15]
      6513 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [15]
      6513 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [15]
      6513 I       S0 1 _0025_
      6513 I       S1 2 \VexRiscv._zz_when 
      6513 O        Y 1 _1551_[15]
      6514 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]
      6514 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [16]
      6514 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [16]
      6514 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [16]
      6514 I       S0 1 _0025_
      6514 I       S1 2 \VexRiscv._zz_when 
      6514 O        Y 1 _1551_[16]
      6515 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]
      6515 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [17]
      6515 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [17]
      6515 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [17]
      6515 I       S0 1 _0025_
      6515 I       S1 2 \VexRiscv._zz_when 
      6515 O        Y 1 _1551_[17]
      6516 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]
      6516 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [18]
      6516 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [18]
      6516 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [18]
      6516 I       S0 1 _0025_
      6516 I       S1 2 \VexRiscv._zz_when 
      6516 O        Y 1 _1551_[18]
      6517 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]
      6517 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [19]
      6517 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [19]
      6517 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [19]
      6517 I       S0 1 _0025_
      6517 I       S1 2 \VexRiscv._zz_when 
      6517 O        Y 1 _1551_[19]
      6518 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]
      6518 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [20]
      6518 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [20]
      6518 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [20]
      6518 I       S0 1 _0025_
      6518 I       S1 2 \VexRiscv._zz_when 
      6518 O        Y 1 _1551_[20]
      6519 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]
      6519 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [21]
      6519 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [21]
      6519 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [21]
      6519 I       S0 1 _0025_
      6519 I       S1 2 \VexRiscv._zz_when 
      6519 O        Y 1 _1551_[21]
      6520 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]
      6520 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [22]
      6520 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [22]
      6520 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [22]
      6520 I       S0 1 _0025_
      6520 I       S1 2 \VexRiscv._zz_when 
      6520 O        Y 1 _1551_[22]
      6521 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]
      6521 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [23]
      6521 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [23]
      6521 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [23]
      6521 I       S0 1 _0025_
      6521 I       S1 2 \VexRiscv._zz_when 
      6521 O        Y 1 _1551_[23]
      6522 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]
      6522 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [24]
      6522 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [24]
      6522 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [24]
      6522 I       S0 1 _0025_
      6522 I       S1 2 \VexRiscv._zz_when 
      6522 O        Y 1 _1551_[24]
      6523 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [25]
      6523 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [25]
      6523 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [25]
      6523 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [25]
      6523 I       S0 1 _0025_
      6523 I       S1 2 \VexRiscv._zz_when 
      6523 O        Y 1 _1551_[25]
      6524 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]
      6524 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [26]
      6524 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [26]
      6524 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [26]
      6524 I       S0 1 _0025_
      6524 I       S1 2 \VexRiscv._zz_when 
      6524 O        Y 1 _1551_[26]
      6525 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]
      6525 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [27]
      6525 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [27]
      6525 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [27]
      6525 I       S0 1 _0025_
      6525 I       S1 2 \VexRiscv._zz_when 
      6525 O        Y 1 _1551_[27]
      6526 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]
      6526 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [28]
      6526 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [28]
      6526 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [28]
      6526 I       S0 1 _0025_
      6526 I       S1 2 \VexRiscv._zz_when 
      6526 O        Y 1 _1551_[28]
      6527 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]
      6527 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [29]
      6527 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [29]
      6527 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [29]
      6527 I       S0 1 _0025_
      6527 I       S1 2 \VexRiscv._zz_when 
      6527 O        Y 1 _1551_[29]
      6528 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]
      6528 I       D1 4 \VexRiscv.CsrPlugin_selfException_payload_badAddr [30]
      6528 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [30]
      6528 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [30]
      6528 I       S0 1 _0025_
      6528 I       S1 2 \VexRiscv._zz_when 
      6528 O        Y 1 _1551_[30]
      6529 I       D0 3 \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]
      6529 I       D1 4 \VexRiscv._zz_execute_BranchPlugin_branch_src2 
      6529 I       D2 5 \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [31]
      6529 I       D3 6 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [31]
      6529 I       S0 1 _0025_
      6529 I       S1 2 \VexRiscv._zz_when 
      6529 O        Y 1 _1551_[31]
      6530 I       D0 3 \VexRiscv.dBus_cmd_payload_address [0]
      6530 I       D1 4 _1553_[0]
      6530 I       D2 5 1'h0
      6530 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [0]
      6530 I       S0 1 _0026_
      6530 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6530 O        Y 1 _2674_[0]
      6531 I       D0 3 \VexRiscv.dBus_cmd_payload_address [1]
      6531 I       D1 4 _1552_[33]
      6531 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1_1 [0]
      6531 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [1]
      6531 I       S0 1 _0026_
      6531 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6531 O        Y 1 _2688_[0]
      6532 I       D0 3 \VexRiscv.dBus_cmd_payload_address [2]
      6532 I       D1 4 _1552_[34]
      6532 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [0]
      6532 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [2]
      6532 I       S0 1 _0026_
      6532 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6532 O        Y 1 _2685_[0]
      6533 I       D0 3 \VexRiscv.dBus_cmd_payload_address [3]
      6533 I       D1 4 _1552_[35]
      6533 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [1]
      6533 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [3]
      6533 I       S0 1 _0026_
      6533 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6533 O        Y 1 _2673_[0]
      6534 I       D0 3 \VexRiscv.dBus_cmd_payload_address [4]
      6534 I       D1 4 _1552_[36]
      6534 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [2]
      6534 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [4]
      6534 I       S0 1 _0026_
      6534 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6534 O        Y 1 _2671_[0]
      6535 I       D0 3 \VexRiscv.dBus_cmd_payload_address [5]
      6535 I       D1 4 _1552_[37]
      6535 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [3]
      6535 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [5]
      6535 I       S0 1 _0026_
      6535 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6535 O        Y 1 _2669_[0]
      6536 I       D0 3 \VexRiscv.dBus_cmd_payload_address [6]
      6536 I       D1 4 _1552_[38]
      6536 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [4]
      6536 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [6]
      6536 I       S0 1 _0026_
      6536 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6536 O        Y 1 _2142_[0]
      6537 I       D0 3 \VexRiscv.dBus_cmd_payload_address [7]
      6537 I       D1 4 _1552_[39]
      6537 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [5]
      6537 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [7]
      6537 I       S0 1 _0026_
      6537 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6537 O        Y 1 _2683_[0]
      6538 I       D0 3 \VexRiscv.dBus_cmd_payload_address [8]
      6538 I       D1 4 _1552_[40]
      6538 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [6]
      6538 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [8]
      6538 I       S0 1 _0026_
      6538 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6538 O        Y 1 _2680_[0]
      6539 I       D0 3 \VexRiscv.dBus_cmd_payload_address [9]
      6539 I       D1 4 _1552_[41]
      6539 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [7]
      6539 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [9]
      6539 I       S0 1 _0026_
      6539 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6539 O        Y 1 _2668_[0]
      6540 I       D0 3 \VexRiscv.dBus_cmd_payload_address [10]
      6540 I       D1 4 _1552_[42]
      6540 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [8]
      6540 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [10]
      6540 I       S0 1 _0026_
      6540 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6540 O        Y 1 _2666_[0]
      6541 I       D0 3 \VexRiscv.dBus_cmd_payload_address [11]
      6541 I       D1 4 _1552_[43]
      6541 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [9]
      6541 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [11]
      6541 I       S0 1 _0026_
      6541 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6541 O        Y 1 _2664_[0]
      6542 I       D0 3 \VexRiscv.dBus_cmd_payload_address [12]
      6542 I       D1 4 _1552_[44]
      6542 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [10]
      6542 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [12]
      6542 I       S0 1 _0026_
      6542 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6542 O        Y 1 _2143_[0]
      6543 I       D0 3 \VexRiscv.dBus_cmd_payload_address [13]
      6543 I       D1 4 _1552_[45]
      6543 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [11]
      6543 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [13]
      6543 I       S0 1 _0026_
      6543 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6543 O        Y 1 _2675_[0]
      6544 I       D0 3 \VexRiscv.dBus_cmd_payload_address [14]
      6544 I       D1 4 _1552_[46]
      6544 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [12]
      6544 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [14]
      6544 I       S0 1 _0026_
      6544 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6544 O        Y 1 _2672_[0]
      6545 I       D0 3 \VexRiscv.dBus_cmd_payload_address [15]
      6545 I       D1 4 _1552_[47]
      6545 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [13]
      6545 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [15]
      6545 I       S0 1 _0026_
      6545 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6545 O        Y 1 _2663_[0]
      6546 I       D0 3 \VexRiscv.dBus_cmd_payload_address [16]
      6546 I       D1 4 _1552_[48]
      6546 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [14]
      6546 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [16]
      6546 I       S0 1 _0026_
      6546 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6546 O        Y 1 _2661_[0]
      6547 I       D0 3 \VexRiscv.dBus_cmd_payload_address [17]
      6547 I       D1 4 _1552_[49]
      6547 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [15]
      6547 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [17]
      6547 I       S0 1 _0026_
      6547 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6547 O        Y 1 _2659_[0]
      6548 I       D0 3 \VexRiscv.dBus_cmd_payload_address [18]
      6548 I       D1 4 _1552_[50]
      6548 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [16]
      6548 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [18]
      6548 I       S0 1 _0026_
      6548 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6548 O        Y 1 _2144_[0]
      6549 I       D0 3 \VexRiscv.dBus_cmd_payload_address [19]
      6549 I       D1 4 _1552_[51]
      6549 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [17]
      6549 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [19]
      6549 I       S0 1 _0026_
      6549 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6549 O        Y 1 _2670_[0]
      6550 I       D0 3 \VexRiscv.dBus_cmd_payload_address [20]
      6550 I       D1 4 _1552_[52]
      6550 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [18]
      6550 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [20]
      6550 I       S0 1 _0026_
      6550 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6550 O        Y 1 _2667_[0]
      6551 I       D0 3 \VexRiscv.dBus_cmd_payload_address [21]
      6551 I       D1 4 _1552_[53]
      6551 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [19]
      6551 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [21]
      6551 I       S0 1 _0026_
      6551 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6551 O        Y 1 _2658_[0]
      6552 I       D0 3 \VexRiscv.dBus_cmd_payload_address [22]
      6552 I       D1 4 _1552_[54]
      6552 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [20]
      6552 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [22]
      6552 I       S0 1 _0026_
      6552 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6552 O        Y 1 _2657_[0]
      6553 I       D0 3 \VexRiscv.dBus_cmd_payload_address [23]
      6553 I       D1 4 _1552_[55]
      6553 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [21]
      6553 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [23]
      6553 I       S0 1 _0026_
      6553 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6553 O        Y 1 _2656_[0]
      6554 I       D0 3 \VexRiscv.dBus_cmd_payload_address [24]
      6554 I       D1 4 _1552_[56]
      6554 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [22]
      6554 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [24]
      6554 I       S0 1 _0026_
      6554 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6554 O        Y 1 _2146_[0]
      6555 I       D0 3 \VexRiscv.dBus_cmd_payload_address [25]
      6555 I       D1 4 _1552_[57]
      6555 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [23]
      6555 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [25]
      6555 I       S0 1 _0026_
      6555 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6555 O        Y 1 _2665_[0]
      6556 I       D0 3 \VexRiscv.dBus_cmd_payload_address [26]
      6556 I       D1 4 _1552_[58]
      6556 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [24]
      6556 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [26]
      6556 I       S0 1 _0026_
      6556 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6556 O        Y 1 _2662_[0]
      6557 I       D0 3 \VexRiscv.dBus_cmd_payload_address [27]
      6557 I       D1 4 _1552_[59]
      6557 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [25]
      6557 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [27]
      6557 I       S0 1 _0026_
      6557 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6557 O        Y 1 _2655_[0]
      6558 I       D0 3 \VexRiscv.dBus_cmd_payload_address [28]
      6558 I       D1 4 _1552_[60]
      6558 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [26]
      6558 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [28]
      6558 I       S0 1 _0026_
      6558 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6558 O        Y 1 _2654_[0]
      6559 I       D0 3 \VexRiscv.dBus_cmd_payload_address [29]
      6559 I       D1 4 _1552_[61]
      6559 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [27]
      6559 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [29]
      6559 I       S0 1 _0026_
      6559 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6559 O        Y 1 _2653_[0]
      6560 I       D0 3 \VexRiscv.dBus_cmd_payload_address [30]
      6560 I       D1 4 _1552_[62]
      6560 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [28]
      6560 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [30]
      6560 I       S0 1 _0026_
      6560 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6560 O        Y 1 _2147_[0]
      6561 I       D0 3 \VexRiscv.dBus_cmd_payload_address [31]
      6561 I       D1 4 _1552_[63]
      6561 I       D2 5 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [29]
      6561 I       D3 6 \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [31]
      6561 I       S0 1 _0026_
      6561 I       S1 2 \VexRiscv.when_ShiftPlugins_l169 
      6561 O        Y 1 _2660_[0]
      6562 I        A 1 _1456_[0]
      6562 I        B 2 1'h1
      6562 I       CI 3 1'h0
      6562 O       CO 1 _1544_[1]
      6562 O        S 2 _1546_[0]
      6563 I        A 1 _1456_[1]
      6563 I        B 2 1'h1
      6563 I       CI 3 _1544_[1]
      6563 O       CO 1 _1544_[2]
      6563 O        S 2 _1546_[1]
      6564 I        A 1 _1456_[2]
      6564 I        B 2 1'h1
      6564 I       CI 3 _1544_[2]
      6564 O       CO 1 _1544_[3]
      6564 O        S 2 _1546_[2]
      6565 I        A 1 _1456_[3]
      6565 I        B 2 1'h1
      6565 I       CI 3 _1544_[3]
      6565 O       CO 1 _1544_[4]
      6565 O        S 2 _1546_[3]
      6566 I        A 1 _1456_[4]
      6566 I        B 2 1'h1
      6566 I       CI 3 _1544_[4]
      6566 O       CO 1 _1544_[5]
      6566 O        S 2 _1546_[4]
      6567 I        A 1 _1456_[5]
      6567 I        B 2 1'h1
      6567 I       CI 3 _1544_[5]
      6567 O       CO 1 _1544_[6]
      6567 O        S 2 _1546_[5]
      6568 I        A 1 _1456_[6]
      6568 I        B 2 1'h1
      6568 I       CI 3 _1544_[6]
      6568 O       CO 1 _1545_[6]
      6568 O        S 2 _1546_[6]
      6569 I        I 1 cdone_ice40
      6569 O        Y 1 _1554_
      6570 I        I 1 clk10
      6570 O        Y 1 crg_clkin
      6571 I        A 1 csr_bankarray_csrbank10_out0_w
      6571 O        O 1 core_en_ice40
      6572 I        A 1 csr_bankarray_csrbank11_out0_w
      6572 I       IS 3 creset_ice40#_I
      6572 I        T 2 _0055_
      6572 O       IO 2 creset_ice40
      6572 O        Y 1 ice40_cp_i
      6573 I        A 1 csr_bankarray_csrbank2_out0_w
      6573 I       IS 3 gatemate_debug_3#_I
      6573 I        T 2 _0056_
      6573 O       IO 2 gatemate_debug_3
      6573 O        Y 1 gatemate_debug_3_i
      6574 I        A 1 csr_bankarray_csrbank3_out0_w
      6574 I       IS 3 gatemate_debug_4#_I
      6574 I        T 2 _0057_
      6574 O       IO 2 gatemate_debug_4
      6574 O        Y 1 gatemate_debug_4_i
      6575 I        A 1 csr_bankarray_csrbank4_out0_w
      6575 I       IS 3 gatemate_debug_5#_I
      6575 I        T 2 _0058_
      6575 O       IO 2 gatemate_debug_5
      6575 O        Y 1 gatemate_debug_5_i
      6576 I        A 1 multiregimpl72
      6576 O        O 1 hyperram_clk_n
      6577 I        A 1 multiregimpl62
      6577 O        O 1 hyperram_clk_p
      6578 I        A 1 multiregimpl4
      6578 O        O 1 hyperram_cs_n
      6579 I        A 1 multiregimpl92
      6579 I       IS 3 hyperram_dq[0]#_I
      6579 I        T 2 _0059_
      6579 O       IO 2 hyperram_dq[0]
      6579 O        Y 1 hyperramsdrphy_dq_i[0]
      6580 I        A 1 multiregimpl112
      6580 I       IS 3 hyperram_dq[1]#_I
      6580 I        T 2 _0059_
      6580 O       IO 2 hyperram_dq[1]
      6580 O        Y 1 hyperramsdrphy_dq_i[1]
      6581 I        A 1 multiregimpl132
      6581 I       IS 3 hyperram_dq[2]#_I
      6581 I        T 2 _0059_
      6581 O       IO 2 hyperram_dq[2]
      6581 O        Y 1 hyperramsdrphy_dq_i[2]
      6582 I        A 1 multiregimpl152
      6582 I       IS 3 hyperram_dq[3]#_I
      6582 I        T 2 _0059_
      6582 O       IO 2 hyperram_dq[3]
      6582 O        Y 1 hyperramsdrphy_dq_i[3]
      6583 I        A 1 multiregimpl172
      6583 I       IS 3 hyperram_dq[4]#_I
      6583 I        T 2 _0059_
      6583 O       IO 2 hyperram_dq[4]
      6583 O        Y 1 hyperramsdrphy_dq_i[4]
      6584 I        A 1 multiregimpl192
      6584 I       IS 3 hyperram_dq[5]#_I
      6584 I        T 2 _0059_
      6584 O       IO 2 hyperram_dq[5]
      6584 O        Y 1 hyperramsdrphy_dq_i[5]
      6585 I        A 1 multiregimpl212
      6585 I       IS 3 hyperram_dq[6]#_I
      6585 I        T 2 _0059_
      6585 O       IO 2 hyperram_dq[6]
      6585 O        Y 1 hyperramsdrphy_dq_i[6]
      6586 I        A 1 multiregimpl232
      6586 I       IS 3 hyperram_dq[7]#_I
      6586 I        T 2 _0059_
      6586 O       IO 2 hyperram_dq[7]
      6586 O        Y 1 hyperramsdrphy_dq_i[7]
      6587 I        A 1 multiregimpl5
      6587 O        O 1 hyperram_rst_n
      6588 I        A 1 hyperramsdrphy_rwds_o
      6588 I       IS 3 hyperram_rwds#_I
      6588 I        T 2 _0060_
      6588 O       IO 2 hyperram_rwds
      6588 O        Y 1 hyperramsdrphy_rwds_i
      6589 I        A 1 1'h0
      6589 I       IS 3 i2c0_scl#_I
      6589 I        T 2 i2c0_scl_1
      6589 O       IO 2 i2c0_scl
      6589 O        Y 1 _1555_
      6590 I        A 1 1'h0
      6590 I       IS 3 i2c0_sda#_I
      6590 I        T 2 _0061_
      6590 O       IO 2 i2c0_sda
      6590 O        Y 1 csr_bankarray_csrbank6_r_w
      6591 I        A 1 1'h0
      6591 I       IS 3 i2c1_scl#_I
      6591 I        T 2 i2c1_scl_1
      6591 O       IO 2 i2c1_scl
      6591 O        Y 1 _1556_
      6592 I        A 1 1'h0
      6592 I       IS 3 i2c1_sda#_I
      6592 I        T 2 _0062_
      6592 O       IO 2 i2c1_sda
      6592 O        Y 1 csr_bankarray_csrbank7_r_w
      6593 I        A 1 csr_bankarray_csrbank12_out0_w
      6593 I       IS 3 ice40_io_vcore_0#_I
      6593 I        T 2 _0063_
      6593 O       IO 2 ice40_io_vcore_0
      6593 O        Y 1 ice40_io_vcore_0_i
      6594 I        A 1 csr_bankarray_csrbank13_out0_w
      6594 I       IS 3 ice40_io_vcore_1#_I
      6594 I        T 2 _0064_
      6594 O       IO 2 ice40_io_vcore_1
      6594 O        Y 1 ice40_io_vcore_1_i
      6595 I        A 1 csr_bankarray_csrbank14_out0_w
      6595 I       IS 3 ice40_io_vcore_2#_I
      6595 I        T 2 _0065_
      6595 O       IO 2 ice40_io_vcore_2
      6595 O        Y 1 ice40_io_vcore_2_i
      6596 I        A 1 csr_bankarray_csrbank15_out0_w
      6596 I       IS 3 ice40_io_vcore_4#_I
      6596 I        T 2 _0066_
      6596 O       IO 2 ice40_io_vcore_4
      6596 O        Y 1 ice40_io_vcore_4_i
      6597 I        A 1 csr_bankarray_csrbank16_out0_w
      6597 I       IS 3 ice40_io_vio_0#_I
      6597 I        T 2 _0067_
      6597 O       IO 2 ice40_io_vio_0
      6597 O        Y 1 ice40_io_vio_0_i
      6598 I        A 1 csr_bankarray_csrbank17_out0_w
      6598 I       IS 3 ice40_io_vio_1#_I
      6598 I        T 2 _0068_
      6598 O       IO 2 ice40_io_vio_1
      6598 O        Y 1 ice40_io_vio_1_i
      6599 I        A 1 csr_bankarray_csrbank18_out0_w
      6599 I       IS 3 ice40_io_vio_2#_I
      6599 I        T 2 _0069_
      6599 O       IO 2 ice40_io_vio_2
      6599 O        Y 1 ice40_io_vio_2_i
      6600 I        A 1 csr_bankarray_csrbank19_out0_w
      6600 I       IS 3 ice40_io_vio_3#_I
      6600 I        T 2 _0070_
      6600 O       IO 2 ice40_io_vio_3
      6600 O        Y 1 ice40_io_vio_3_i
      6601 I        A 1 csr_bankarray_csrbank20_out0_w
      6601 I       IS 3 ice40_io_vio_4#_I
      6601 I        T 2 _0071_
      6601 O       IO 2 ice40_io_vio_4
      6601 O        Y 1 ice40_io_vio_4_i
      6602 I        A 1 csr_bankarray_csrbank21_out0_w
      6602 I       IS 3 ice40_io_vio_5#_I
      6602 I        T 2 _0072_
      6602 O       IO 2 ice40_io_vio_5
      6602 O        Y 1 ice40_io_vio_5_i
      6603 I        A 1 csr_bankarray_csrbank22_out0_w
      6603 O        O 1 osc_en_ice40
      6604 I        I 1 power_fauld_ice40
      6604 O        Y 1 _1557_
      6605 I        A 1 \spi_master_1.int_sclk 
      6605 O        O 1 spi_flash_clk
      6606 I        A 1 csr_bankarray_csrbank1_ss_n0_w
      6606 O        O 1 spi_flash_cs_n
      6607 I        I 1 spi_flash_miso
      6607 O        Y 1 \spi_master_1.miso 
      6608 I        A 1 \spi_master_1.mosi 
      6608 O        O 1 spi_flash_mosi
      6609 I        A 1 \spi_master.int_sclk 
      6609 O        O 1 spi_ice40_clk
      6610 I        A 1 csr_bankarray_csrbank8_ss_n0_w
      6610 O        O 1 spi_ice40_cs_n
      6611 I        I 1 spi_ice40_miso
      6611 O        Y 1 \spi_master.miso 
      6612 I        A 1 \spi_master.mosi 
      6612 O        O 1 spi_ice40_mosi
      6613 I        I 1 uart_ice40_rx
      6613 O        Y 1 \UART_1.UART_RXD 
      6614 I        A 1 \UART_1.UART_TXD 
      6614 O        O 1 uart_ice40_tx
      6615 I        I 1 uart_logging_rx
      6615 O        Y 1 \UART.UART_RXD 
      6616 I        A 1 \UART.UART_TXD 
      6616 O        O 1 uart_logging_tx
      6617 I        I 1 usb_uart_rx
      6617 O        Y 1 _1558_
      6618 I        A 1 _2422_[0]
      6618 O        O 1 usb_uart_tx
      6619 I        A 1 csr_bankarray_csrbank25_out0_w[0]
      6619 O        O 1 user_led_n0
      6620 I        A 1 csr_bankarray_csrbank25_out0_w[1]
      6620 O        O 1 user_led_n1
      6621 I        A 1 csr_bankarray_csrbank25_out0_w[2]
      6621 O        O 1 user_led_n2
      6622 I        A 1 csr_bankarray_csrbank25_out0_w[3]
      6622 O        O 1 user_led_n3
      6623 I        A 1 csr_bankarray_csrbank24_out0_w
      6623 O        O 1 vio_en_ice40
      6624 I     A[0] 100 core_latency[0]
      6624 I     A[1] 99 core_latency[1]
      6624 I     A[2] 98 core_latency[2]
      6624 I     A[3] 97 core_latency[3]
      6624 I     A[4] 96 core_latency[4]
      6624 I     A[5] 95 core_latency[5]
      6624 I     A[6] 94 core_latency[6]
      6624 I     A[7] 93 core_latency[7]
      6624 I     A[8] 92 1'b0
      6624 I     B[0] 200 _1356_[0]
      6624 I     B[1] 199 core_latency_x2
      6624 I     B[2] 198 1'b0
      6624 O     P[0] 200 _1453_[0]
      6624 O     P[1] 199 _1453_[1]
      6624 O     P[2] 198 _1453_[2]
      6624 O     P[3] 197 _1453_[3]
      6624 O     P[4] 196 _1453_[4]
      6624 O     P[5] 195 _1453_[5]
      6624 O     P[6] 194 _1453_[6]
      6625 I      CLK 2 \UART.CLK 
      6625 I        D 1 1'h0
      6625 I       EN 3 1'h1
      6625 I       SR 4 _1321_
      6625 O        Q 1 rst1
      6626 I      CLK 2 \UART.CLK 
      6626 I        D 1 rst1
      6626 I       EN 3 1'h1
      6626 I       SR 4 _1321_
      6626 O        Q 1 \UART.RST 
      6627 I CLK_FEEDBACK 2 1'h0
      6627 I  CLK_REF 1 crg_clkin
      6627 I USR_CLK_REF 3 1'h0
      6627 I USR_LOCKED_STDY_RST 4 1'h0
      6627 O     CLK0 6 _1466_
      6627 O   CLK180 4 gatematepll1
      6627 O   CLK270 3 gatematepll2
      6627 O    CLK90 5 gatematepll0
      6627 O CLK_REF_OUT 7 gatematepll4
      6627 O USR_PLL_LOCKED 2 gatematepll_locked_s1
      6627 O USR_PLL_LOCKED_STDY 1 gatematepll5
      6628 O USR_RSTN 1 crg_rst_n
      6629 I A_ADDR[0] 102 1'b0
      6629 I A_ADDR[1] 101 1'b0
      6629 I A_ADDR[2] 100 1'b0
      6629 I A_ADDR[3] 99 1'b0
      6629 I A_ADDR[4] 98 1'b0
      6629 I A_ADDR[5] 97 1'b0
      6629 I A_ADDR[6] 96 1'b0
      6629 I A_ADDR[7] 95 \VexRiscv.lastStageRegFileWrite_payload_address [0]
      6629 I A_ADDR[8] 94 \VexRiscv.lastStageRegFileWrite_payload_address [1]
      6629 I A_ADDR[9] 93 \VexRiscv.lastStageRegFileWrite_payload_address [2]
      6629 I A_ADDR[10] 92 \VexRiscv.lastStageRegFileWrite_payload_address [3]
      6629 I A_ADDR[11] 91 \VexRiscv.lastStageRegFileWrite_payload_address [4]
      6629 I A_ADDR[12] 90 1'b0
      6629 I A_ADDR[13] 89 1'b0
      6629 I A_ADDR[14] 88 1'b0
      6629 I A_ADDR[15] 87 1'b0
      6629 I  A_BM[0] 66 \VexRiscv._zz_1 
      6629 I  A_BM[1] 65 \VexRiscv._zz_1 
      6629 I  A_BM[2] 64 \VexRiscv._zz_1 
      6629 I  A_BM[3] 63 \VexRiscv._zz_1 
      6629 I  A_BM[4] 62 \VexRiscv._zz_1 
      6629 I  A_BM[5] 61 \VexRiscv._zz_1 
      6629 I  A_BM[6] 60 \VexRiscv._zz_1 
      6629 I  A_BM[7] 59 \VexRiscv._zz_1 
      6629 I  A_BM[8] 58 \VexRiscv._zz_1 
      6629 I  A_BM[9] 57 \VexRiscv._zz_1 
      6629 I A_BM[10] 56 \VexRiscv._zz_1 
      6629 I A_BM[11] 55 \VexRiscv._zz_1 
      6629 I A_BM[12] 54 \VexRiscv._zz_1 
      6629 I A_BM[13] 53 \VexRiscv._zz_1 
      6629 I A_BM[14] 52 \VexRiscv._zz_1 
      6629 I A_BM[15] 51 \VexRiscv._zz_1 
      6629 I A_BM[16] 50 \VexRiscv._zz_1 
      6629 I A_BM[17] 49 \VexRiscv._zz_1 
      6629 I A_BM[18] 48 \VexRiscv._zz_1 
      6629 I A_BM[19] 47 \VexRiscv._zz_1 
      6629 I    A_CLK 1 \UART.CLK 
      6629 I  A_DI[0] 26 \VexRiscv.lastStageRegFileWrite_payload_data [0]
      6629 I  A_DI[1] 25 \VexRiscv.lastStageRegFileWrite_payload_data [1]
      6629 I  A_DI[2] 24 \VexRiscv.lastStageRegFileWrite_payload_data [2]
      6629 I  A_DI[3] 23 \VexRiscv.lastStageRegFileWrite_payload_data [3]
      6629 I  A_DI[4] 22 \VexRiscv.lastStageRegFileWrite_payload_data [4]
      6629 I  A_DI[5] 21 \VexRiscv.lastStageRegFileWrite_payload_data [5]
      6629 I  A_DI[6] 20 \VexRiscv.lastStageRegFileWrite_payload_data [6]
      6629 I  A_DI[7] 19 \VexRiscv.lastStageRegFileWrite_payload_data [7]
      6629 I  A_DI[8] 18 \VexRiscv.lastStageRegFileWrite_payload_data [8]
      6629 I  A_DI[9] 17 \VexRiscv.lastStageRegFileWrite_payload_data [9]
      6629 I A_DI[10] 16 \VexRiscv.lastStageRegFileWrite_payload_data [10]
      6629 I A_DI[11] 15 \VexRiscv.lastStageRegFileWrite_payload_data [11]
      6629 I A_DI[12] 14 \VexRiscv.lastStageRegFileWrite_payload_data [12]
      6629 I A_DI[13] 13 \VexRiscv.lastStageRegFileWrite_payload_data [13]
      6629 I A_DI[14] 12 \VexRiscv.lastStageRegFileWrite_payload_data [14]
      6629 I A_DI[15] 11 \VexRiscv.lastStageRegFileWrite_payload_data [15]
      6629 I A_DI[16] 10 \VexRiscv.lastStageRegFileWrite_payload_data [16]
      6629 I A_DI[17] 9 \VexRiscv.lastStageRegFileWrite_payload_data [17]
      6629 I A_DI[18] 8 \VexRiscv.lastStageRegFileWrite_payload_data [18]
      6629 I A_DI[19] 7 \VexRiscv.lastStageRegFileWrite_payload_data [19]
      6629 I     A_EN 3 1'h1
      6629 I     A_WE 5 \VexRiscv._zz_1 
      6629 I B_ADDR[0] 118 1'b0
      6629 I B_ADDR[1] 117 1'b0
      6629 I B_ADDR[2] 116 1'b0
      6629 I B_ADDR[3] 115 1'b0
      6629 I B_ADDR[4] 114 1'b0
      6629 I B_ADDR[5] 113 1'b0
      6629 I B_ADDR[6] 112 1'b0
      6629 I B_ADDR[7] 111 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [20]
      6629 I B_ADDR[8] 110 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [21]
      6629 I B_ADDR[9] 109 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [22]
      6629 I B_ADDR[10] 108 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [23]
      6629 I B_ADDR[11] 107 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [24]
      6629 I B_ADDR[12] 106 1'b0
      6629 I B_ADDR[13] 105 1'b0
      6629 I B_ADDR[14] 104 1'b0
      6629 I B_ADDR[15] 103 1'b0
      6629 I  B_BM[0] 86 \VexRiscv._zz_1 
      6629 I  B_BM[1] 85 \VexRiscv._zz_1 
      6629 I  B_BM[2] 84 \VexRiscv._zz_1 
      6629 I  B_BM[3] 83 \VexRiscv._zz_1 
      6629 I  B_BM[4] 82 \VexRiscv._zz_1 
      6629 I  B_BM[5] 81 \VexRiscv._zz_1 
      6629 I  B_BM[6] 80 \VexRiscv._zz_1 
      6629 I  B_BM[7] 79 \VexRiscv._zz_1 
      6629 I  B_BM[8] 78 \VexRiscv._zz_1 
      6629 I  B_BM[9] 77 \VexRiscv._zz_1 
      6629 I B_BM[10] 76 \VexRiscv._zz_1 
      6629 I B_BM[11] 75 \VexRiscv._zz_1 
      6629 I B_BM[12] 74 1'b0
      6629 I B_BM[13] 73 1'b0
      6629 I B_BM[14] 72 1'b0
      6629 I B_BM[15] 71 1'b0
      6629 I B_BM[16] 70 1'b0
      6629 I B_BM[17] 69 1'b0
      6629 I B_BM[18] 68 1'b0
      6629 I B_BM[19] 67 1'b0
      6629 I    B_CLK 2 \UART.CLK 
      6629 I  B_DI[0] 46 \VexRiscv.lastStageRegFileWrite_payload_data [20]
      6629 I  B_DI[1] 45 \VexRiscv.lastStageRegFileWrite_payload_data [21]
      6629 I  B_DI[2] 44 \VexRiscv.lastStageRegFileWrite_payload_data [22]
      6629 I  B_DI[3] 43 \VexRiscv.lastStageRegFileWrite_payload_data [23]
      6629 I  B_DI[4] 42 \VexRiscv.lastStageRegFileWrite_payload_data [24]
      6629 I  B_DI[5] 41 \VexRiscv.lastStageRegFileWrite_payload_data [25]
      6629 I  B_DI[6] 40 \VexRiscv.lastStageRegFileWrite_payload_data [26]
      6629 I  B_DI[7] 39 \VexRiscv.lastStageRegFileWrite_payload_data [27]
      6629 I  B_DI[8] 38 \VexRiscv.lastStageRegFileWrite_payload_data [28]
      6629 I  B_DI[9] 37 \VexRiscv.lastStageRegFileWrite_payload_data [29]
      6629 I B_DI[10] 36 \VexRiscv.lastStageRegFileWrite_payload_data [30]
      6629 I B_DI[11] 35 \VexRiscv.lastStageRegFileWrite_payload_data [31]
      6629 I B_DI[12] 34 1'bx
      6629 I B_DI[13] 33 1'bx
      6629 I B_DI[14] 32 1'bx
      6629 I B_DI[15] 31 1'bx
      6629 I B_DI[16] 30 1'bx
      6629 I B_DI[17] 29 1'bx
      6629 I B_DI[18] 28 1'bx
      6629 I B_DI[19] 27 1'bx
      6629 I     B_EN 4 1'h1
      6629 I     B_WE 6 1'h0
      6629 O  A_DO[0] 20 \VexRiscv._zz_RegFilePlugin_regFile_port1 [0]
      6629 O  A_DO[1] 19 \VexRiscv._zz_RegFilePlugin_regFile_port1 [1]
      6629 O  A_DO[2] 18 \VexRiscv._zz_RegFilePlugin_regFile_port1 [2]
      6629 O  A_DO[3] 17 \VexRiscv._zz_RegFilePlugin_regFile_port1 [3]
      6629 O  A_DO[4] 16 \VexRiscv._zz_RegFilePlugin_regFile_port1 [4]
      6629 O  A_DO[5] 15 \VexRiscv._zz_RegFilePlugin_regFile_port1 [5]
      6629 O  A_DO[6] 14 \VexRiscv._zz_RegFilePlugin_regFile_port1 [6]
      6629 O  A_DO[7] 13 \VexRiscv._zz_RegFilePlugin_regFile_port1 [7]
      6629 O  A_DO[8] 12 \VexRiscv._zz_RegFilePlugin_regFile_port1 [8]
      6629 O  A_DO[9] 11 \VexRiscv._zz_RegFilePlugin_regFile_port1 [9]
      6629 O A_DO[10] 10 \VexRiscv._zz_RegFilePlugin_regFile_port1 [10]
      6629 O A_DO[11] 9 \VexRiscv._zz_RegFilePlugin_regFile_port1 [11]
      6629 O A_DO[12] 8 \VexRiscv._zz_RegFilePlugin_regFile_port1 [12]
      6629 O A_DO[13] 7 \VexRiscv._zz_RegFilePlugin_regFile_port1 [13]
      6629 O A_DO[14] 6 \VexRiscv._zz_RegFilePlugin_regFile_port1 [14]
      6629 O A_DO[15] 5 \VexRiscv._zz_RegFilePlugin_regFile_port1 [15]
      6629 O A_DO[16] 4 \VexRiscv._zz_RegFilePlugin_regFile_port1 [16]
      6629 O A_DO[17] 3 \VexRiscv._zz_RegFilePlugin_regFile_port1 [17]
      6629 O A_DO[18] 2 \VexRiscv._zz_RegFilePlugin_regFile_port1 [18]
      6629 O A_DO[19] 1 \VexRiscv._zz_RegFilePlugin_regFile_port1 [19]
      6629 O  B_DO[0] 40 \VexRiscv._zz_RegFilePlugin_regFile_port1 [20]
      6629 O  B_DO[1] 39 \VexRiscv._zz_RegFilePlugin_regFile_port1 [21]
      6629 O  B_DO[2] 38 \VexRiscv._zz_RegFilePlugin_regFile_port1 [22]
      6629 O  B_DO[3] 37 \VexRiscv._zz_RegFilePlugin_regFile_port1 [23]
      6629 O  B_DO[4] 36 \VexRiscv._zz_RegFilePlugin_regFile_port1 [24]
      6629 O  B_DO[5] 35 \VexRiscv._zz_RegFilePlugin_regFile_port1 [25]
      6629 O  B_DO[6] 34 \VexRiscv._zz_RegFilePlugin_regFile_port1 [26]
      6629 O  B_DO[7] 33 \VexRiscv._zz_RegFilePlugin_regFile_port1 [27]
      6629 O  B_DO[8] 32 \VexRiscv._zz_RegFilePlugin_regFile_port1 [28]
      6629 O  B_DO[9] 31 \VexRiscv._zz_RegFilePlugin_regFile_port1 [29]
      6629 O B_DO[10] 30 \VexRiscv._zz_RegFilePlugin_regFile_port1 [30]
      6629 O B_DO[11] 29 \VexRiscv._zz_RegFilePlugin_regFile_port1 [31]
      6629 O B_DO[12] 28 _1508_[32]
      6629 O B_DO[13] 27 _1508_[33]
      6629 O B_DO[14] 26 _1508_[34]
      6629 O B_DO[15] 25 _1508_[35]
      6629 O B_DO[16] 24 _1508_[36]
      6629 O B_DO[17] 23 _1508_[37]
      6629 O B_DO[18] 22 _1508_[38]
      6629 O B_DO[19] 21 _1508_[39]
      6630 I A_ADDR[0] 102 1'b0
      6630 I A_ADDR[1] 101 1'b0
      6630 I A_ADDR[2] 100 1'b0
      6630 I A_ADDR[3] 99 1'b0
      6630 I A_ADDR[4] 98 1'b0
      6630 I A_ADDR[5] 97 1'b0
      6630 I A_ADDR[6] 96 1'b0
      6630 I A_ADDR[7] 95 \VexRiscv.lastStageRegFileWrite_payload_address [0]
      6630 I A_ADDR[8] 94 \VexRiscv.lastStageRegFileWrite_payload_address [1]
      6630 I A_ADDR[9] 93 \VexRiscv.lastStageRegFileWrite_payload_address [2]
      6630 I A_ADDR[10] 92 \VexRiscv.lastStageRegFileWrite_payload_address [3]
      6630 I A_ADDR[11] 91 \VexRiscv.lastStageRegFileWrite_payload_address [4]
      6630 I A_ADDR[12] 90 1'b0
      6630 I A_ADDR[13] 89 1'b0
      6630 I A_ADDR[14] 88 1'b0
      6630 I A_ADDR[15] 87 1'b0
      6630 I  A_BM[0] 66 \VexRiscv._zz_1 
      6630 I  A_BM[1] 65 \VexRiscv._zz_1 
      6630 I  A_BM[2] 64 \VexRiscv._zz_1 
      6630 I  A_BM[3] 63 \VexRiscv._zz_1 
      6630 I  A_BM[4] 62 \VexRiscv._zz_1 
      6630 I  A_BM[5] 61 \VexRiscv._zz_1 
      6630 I  A_BM[6] 60 \VexRiscv._zz_1 
      6630 I  A_BM[7] 59 \VexRiscv._zz_1 
      6630 I  A_BM[8] 58 \VexRiscv._zz_1 
      6630 I  A_BM[9] 57 \VexRiscv._zz_1 
      6630 I A_BM[10] 56 \VexRiscv._zz_1 
      6630 I A_BM[11] 55 \VexRiscv._zz_1 
      6630 I A_BM[12] 54 \VexRiscv._zz_1 
      6630 I A_BM[13] 53 \VexRiscv._zz_1 
      6630 I A_BM[14] 52 \VexRiscv._zz_1 
      6630 I A_BM[15] 51 \VexRiscv._zz_1 
      6630 I A_BM[16] 50 \VexRiscv._zz_1 
      6630 I A_BM[17] 49 \VexRiscv._zz_1 
      6630 I A_BM[18] 48 \VexRiscv._zz_1 
      6630 I A_BM[19] 47 \VexRiscv._zz_1 
      6630 I    A_CLK 1 \UART.CLK 
      6630 I  A_DI[0] 26 \VexRiscv.lastStageRegFileWrite_payload_data [0]
      6630 I  A_DI[1] 25 \VexRiscv.lastStageRegFileWrite_payload_data [1]
      6630 I  A_DI[2] 24 \VexRiscv.lastStageRegFileWrite_payload_data [2]
      6630 I  A_DI[3] 23 \VexRiscv.lastStageRegFileWrite_payload_data [3]
      6630 I  A_DI[4] 22 \VexRiscv.lastStageRegFileWrite_payload_data [4]
      6630 I  A_DI[5] 21 \VexRiscv.lastStageRegFileWrite_payload_data [5]
      6630 I  A_DI[6] 20 \VexRiscv.lastStageRegFileWrite_payload_data [6]
      6630 I  A_DI[7] 19 \VexRiscv.lastStageRegFileWrite_payload_data [7]
      6630 I  A_DI[8] 18 \VexRiscv.lastStageRegFileWrite_payload_data [8]
      6630 I  A_DI[9] 17 \VexRiscv.lastStageRegFileWrite_payload_data [9]
      6630 I A_DI[10] 16 \VexRiscv.lastStageRegFileWrite_payload_data [10]
      6630 I A_DI[11] 15 \VexRiscv.lastStageRegFileWrite_payload_data [11]
      6630 I A_DI[12] 14 \VexRiscv.lastStageRegFileWrite_payload_data [12]
      6630 I A_DI[13] 13 \VexRiscv.lastStageRegFileWrite_payload_data [13]
      6630 I A_DI[14] 12 \VexRiscv.lastStageRegFileWrite_payload_data [14]
      6630 I A_DI[15] 11 \VexRiscv.lastStageRegFileWrite_payload_data [15]
      6630 I A_DI[16] 10 \VexRiscv.lastStageRegFileWrite_payload_data [16]
      6630 I A_DI[17] 9 \VexRiscv.lastStageRegFileWrite_payload_data [17]
      6630 I A_DI[18] 8 \VexRiscv.lastStageRegFileWrite_payload_data [18]
      6630 I A_DI[19] 7 \VexRiscv.lastStageRegFileWrite_payload_data [19]
      6630 I     A_EN 3 1'h1
      6630 I     A_WE 5 \VexRiscv._zz_1 
      6630 I B_ADDR[0] 118 1'b0
      6630 I B_ADDR[1] 117 1'b0
      6630 I B_ADDR[2] 116 1'b0
      6630 I B_ADDR[3] 115 1'b0
      6630 I B_ADDR[4] 114 1'b0
      6630 I B_ADDR[5] 113 1'b0
      6630 I B_ADDR[6] 112 1'b0
      6630 I B_ADDR[7] 111 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [15]
      6630 I B_ADDR[8] 110 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [16]
      6630 I B_ADDR[9] 109 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [17]
      6630 I B_ADDR[10] 108 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [18]
      6630 I B_ADDR[11] 107 \VexRiscv.decode_INSTRUCTION_ANTICIPATED [19]
      6630 I B_ADDR[12] 106 1'b0
      6630 I B_ADDR[13] 105 1'b0
      6630 I B_ADDR[14] 104 1'b0
      6630 I B_ADDR[15] 103 1'b0
      6630 I  B_BM[0] 86 \VexRiscv._zz_1 
      6630 I  B_BM[1] 85 \VexRiscv._zz_1 
      6630 I  B_BM[2] 84 \VexRiscv._zz_1 
      6630 I  B_BM[3] 83 \VexRiscv._zz_1 
      6630 I  B_BM[4] 82 \VexRiscv._zz_1 
      6630 I  B_BM[5] 81 \VexRiscv._zz_1 
      6630 I  B_BM[6] 80 \VexRiscv._zz_1 
      6630 I  B_BM[7] 79 \VexRiscv._zz_1 
      6630 I  B_BM[8] 78 \VexRiscv._zz_1 
      6630 I  B_BM[9] 77 \VexRiscv._zz_1 
      6630 I B_BM[10] 76 \VexRiscv._zz_1 
      6630 I B_BM[11] 75 \VexRiscv._zz_1 
      6630 I B_BM[12] 74 1'b0
      6630 I B_BM[13] 73 1'b0
      6630 I B_BM[14] 72 1'b0
      6630 I B_BM[15] 71 1'b0
      6630 I B_BM[16] 70 1'b0
      6630 I B_BM[17] 69 1'b0
      6630 I B_BM[18] 68 1'b0
      6630 I B_BM[19] 67 1'b0
      6630 I    B_CLK 2 \UART.CLK 
      6630 I  B_DI[0] 46 \VexRiscv.lastStageRegFileWrite_payload_data [20]
      6630 I  B_DI[1] 45 \VexRiscv.lastStageRegFileWrite_payload_data [21]
      6630 I  B_DI[2] 44 \VexRiscv.lastStageRegFileWrite_payload_data [22]
      6630 I  B_DI[3] 43 \VexRiscv.lastStageRegFileWrite_payload_data [23]
      6630 I  B_DI[4] 42 \VexRiscv.lastStageRegFileWrite_payload_data [24]
      6630 I  B_DI[5] 41 \VexRiscv.lastStageRegFileWrite_payload_data [25]
      6630 I  B_DI[6] 40 \VexRiscv.lastStageRegFileWrite_payload_data [26]
      6630 I  B_DI[7] 39 \VexRiscv.lastStageRegFileWrite_payload_data [27]
      6630 I  B_DI[8] 38 \VexRiscv.lastStageRegFileWrite_payload_data [28]
      6630 I  B_DI[9] 37 \VexRiscv.lastStageRegFileWrite_payload_data [29]
      6630 I B_DI[10] 36 \VexRiscv.lastStageRegFileWrite_payload_data [30]
      6630 I B_DI[11] 35 \VexRiscv.lastStageRegFileWrite_payload_data [31]
      6630 I B_DI[12] 34 1'bx
      6630 I B_DI[13] 33 1'bx
      6630 I B_DI[14] 32 1'bx
      6630 I B_DI[15] 31 1'bx
      6630 I B_DI[16] 30 1'bx
      6630 I B_DI[17] 29 1'bx
      6630 I B_DI[18] 28 1'bx
      6630 I B_DI[19] 27 1'bx
      6630 I     B_EN 4 1'h1
      6630 I     B_WE 6 1'h0
      6630 O  A_DO[0] 20 \VexRiscv._zz_RegFilePlugin_regFile_port0 [0]
      6630 O  A_DO[1] 19 \VexRiscv._zz_RegFilePlugin_regFile_port0 [1]
      6630 O  A_DO[2] 18 \VexRiscv._zz_RegFilePlugin_regFile_port0 [2]
      6630 O  A_DO[3] 17 \VexRiscv._zz_RegFilePlugin_regFile_port0 [3]
      6630 O  A_DO[4] 16 \VexRiscv._zz_RegFilePlugin_regFile_port0 [4]
      6630 O  A_DO[5] 15 \VexRiscv._zz_RegFilePlugin_regFile_port0 [5]
      6630 O  A_DO[6] 14 \VexRiscv._zz_RegFilePlugin_regFile_port0 [6]
      6630 O  A_DO[7] 13 \VexRiscv._zz_RegFilePlugin_regFile_port0 [7]
      6630 O  A_DO[8] 12 \VexRiscv._zz_RegFilePlugin_regFile_port0 [8]
      6630 O  A_DO[9] 11 \VexRiscv._zz_RegFilePlugin_regFile_port0 [9]
      6630 O A_DO[10] 10 \VexRiscv._zz_RegFilePlugin_regFile_port0 [10]
      6630 O A_DO[11] 9 \VexRiscv._zz_RegFilePlugin_regFile_port0 [11]
      6630 O A_DO[12] 8 \VexRiscv._zz_RegFilePlugin_regFile_port0 [12]
      6630 O A_DO[13] 7 \VexRiscv._zz_RegFilePlugin_regFile_port0 [13]
      6630 O A_DO[14] 6 \VexRiscv._zz_RegFilePlugin_regFile_port0 [14]
      6630 O A_DO[15] 5 \VexRiscv._zz_RegFilePlugin_regFile_port0 [15]
      6630 O A_DO[16] 4 \VexRiscv._zz_RegFilePlugin_regFile_port0 [16]
      6630 O A_DO[17] 3 \VexRiscv._zz_RegFilePlugin_regFile_port0 [17]
      6630 O A_DO[18] 2 \VexRiscv._zz_RegFilePlugin_regFile_port0 [18]
      6630 O A_DO[19] 1 \VexRiscv._zz_RegFilePlugin_regFile_port0 [19]
      6630 O  B_DO[0] 40 \VexRiscv._zz_RegFilePlugin_regFile_port0 [20]
      6630 O  B_DO[1] 39 \VexRiscv._zz_RegFilePlugin_regFile_port0 [21]
      6630 O  B_DO[2] 38 \VexRiscv._zz_RegFilePlugin_regFile_port0 [22]
      6630 O  B_DO[3] 37 \VexRiscv._zz_RegFilePlugin_regFile_port0 [23]
      6630 O  B_DO[4] 36 \VexRiscv._zz_RegFilePlugin_regFile_port0 [24]
      6630 O  B_DO[5] 35 \VexRiscv._zz_RegFilePlugin_regFile_port0 [25]
      6630 O  B_DO[6] 34 \VexRiscv._zz_RegFilePlugin_regFile_port0 [26]
      6630 O  B_DO[7] 33 \VexRiscv._zz_RegFilePlugin_regFile_port0 [27]
      6630 O  B_DO[8] 32 \VexRiscv._zz_RegFilePlugin_regFile_port0 [28]
      6630 O  B_DO[9] 31 \VexRiscv._zz_RegFilePlugin_regFile_port0 [29]
      6630 O B_DO[10] 30 \VexRiscv._zz_RegFilePlugin_regFile_port0 [30]
      6630 O B_DO[11] 29 \VexRiscv._zz_RegFilePlugin_regFile_port0 [31]
      6630 O B_DO[12] 28 _1509_[32]
      6630 O B_DO[13] 27 _1509_[33]
      6630 O B_DO[14] 26 _1509_[34]
      6630 O B_DO[15] 25 _1509_[35]
      6630 O B_DO[16] 24 _1509_[36]
      6630 O B_DO[17] 23 _1509_[37]
      6630 O B_DO[18] 22 _1509_[38]
      6630 O B_DO[19] 21 _1509_[39]
      6631 I A_ADDR[0] 182 1'b0
      6631 I A_ADDR[1] 181 1'b0
      6631 I A_ADDR[2] 180 1'b0
      6631 I A_ADDR[3] 179 basesoc_basesoc_adr[0]
      6631 I A_ADDR[4] 178 basesoc_basesoc_adr[1]
      6631 I A_ADDR[5] 177 basesoc_basesoc_adr[2]
      6631 I A_ADDR[6] 176 basesoc_basesoc_adr[3]
      6631 I A_ADDR[7] 175 basesoc_basesoc_adr[4]
      6631 I A_ADDR[8] 174 basesoc_basesoc_adr[5]
      6631 I A_ADDR[9] 173 basesoc_basesoc_adr[6]
      6631 I A_ADDR[10] 172 basesoc_basesoc_adr[7]
      6631 I A_ADDR[11] 171 basesoc_basesoc_adr[8]
      6631 I A_ADDR[12] 170 basesoc_basesoc_adr[9]
      6631 I A_ADDR[13] 169 basesoc_basesoc_adr[10]
      6631 I A_ADDR[14] 168 basesoc_basesoc_adr[11]
      6631 I A_ADDR[15] 167 basesoc_basesoc_adr[12]
      6631 I  A_BM[0] 126 1'b0
      6631 I  A_BM[1] 125 1'b0
      6631 I  A_BM[2] 124 1'b0
      6631 I  A_BM[3] 123 1'b0
      6631 I  A_BM[4] 122 1'b0
      6631 I  A_BM[5] 121 1'b0
      6631 I  A_BM[6] 120 1'b0
      6631 I  A_BM[7] 119 1'b0
      6631 I  A_BM[8] 118 1'b0
      6631 I  A_BM[9] 117 1'b0
      6631 I A_BM[10] 116 1'b0
      6631 I A_BM[11] 115 1'b0
      6631 I A_BM[12] 114 1'b0
      6631 I A_BM[13] 113 1'b0
      6631 I A_BM[14] 112 1'b0
      6631 I A_BM[15] 111 1'b0
      6631 I A_BM[16] 110 1'b0
      6631 I A_BM[17] 109 1'b0
      6631 I A_BM[18] 108 1'b0
      6631 I A_BM[19] 107 1'b0
      6631 I A_BM[20] 106 1'b0
      6631 I A_BM[21] 105 1'b0
      6631 I A_BM[22] 104 1'b0
      6631 I A_BM[23] 103 1'b0
      6631 I A_BM[24] 102 1'b0
      6631 I A_BM[25] 101 1'b0
      6631 I A_BM[26] 100 1'b0
      6631 I A_BM[27] 99 1'b0
      6631 I A_BM[28] 98 1'b0
      6631 I A_BM[29] 97 1'b0
      6631 I A_BM[30] 96 1'b0
      6631 I A_BM[31] 95 1'b0
      6631 I A_BM[32] 94 1'b0
      6631 I A_BM[33] 93 1'b0
      6631 I A_BM[34] 92 1'b0
      6631 I A_BM[35] 91 1'b0
      6631 I A_BM[36] 90 1'b0
      6631 I A_BM[37] 89 1'b0
      6631 I A_BM[38] 88 1'b0
      6631 I A_BM[39] 87 1'b0
      6631 I    A_CLK 1 \UART.CLK 
      6631 I  A_DI[0] 46 1'bx
      6631 I  A_DI[1] 45 1'bx
      6631 I  A_DI[2] 44 1'bx
      6631 I  A_DI[3] 43 1'bx
      6631 I  A_DI[4] 42 1'bx
      6631 I  A_DI[5] 41 1'bx
      6631 I  A_DI[6] 40 1'bx
      6631 I  A_DI[7] 39 1'bx
      6631 I  A_DI[8] 38 1'bx
      6631 I  A_DI[9] 37 1'bx
      6631 I A_DI[10] 36 1'bx
      6631 I A_DI[11] 35 1'bx
      6631 I A_DI[12] 34 1'bx
      6631 I A_DI[13] 33 1'bx
      6631 I A_DI[14] 32 1'bx
      6631 I A_DI[15] 31 1'bx
      6631 I A_DI[16] 30 1'bx
      6631 I A_DI[17] 29 1'bx
      6631 I A_DI[18] 28 1'bx
      6631 I A_DI[19] 27 1'bx
      6631 I A_DI[20] 26 1'bx
      6631 I A_DI[21] 25 1'bx
      6631 I A_DI[22] 24 1'bx
      6631 I A_DI[23] 23 1'bx
      6631 I A_DI[24] 22 1'bx
      6631 I A_DI[25] 21 1'bx
      6631 I A_DI[26] 20 1'bx
      6631 I A_DI[27] 19 1'bx
      6631 I A_DI[28] 18 1'bx
      6631 I A_DI[29] 17 1'bx
      6631 I A_DI[30] 16 1'bx
      6631 I A_DI[31] 15 1'bx
      6631 I A_DI[32] 14 1'bx
      6631 I A_DI[33] 13 1'bx
      6631 I A_DI[34] 12 1'bx
      6631 I A_DI[35] 11 1'bx
      6631 I A_DI[36] 10 1'bx
      6631 I A_DI[37] 9 1'bx
      6631 I A_DI[38] 8 1'bx
      6631 I A_DI[39] 7 1'bx
      6631 I     A_EN 3 1'h1
      6631 I     A_WE 5 1'h0
      6631 I B_ADDR[0] 198 1'b0
      6631 I B_ADDR[1] 197 1'b0
      6631 I B_ADDR[2] 196 1'b0
      6631 I B_ADDR[3] 195 1'b0
      6631 I B_ADDR[4] 194 1'b0
      6631 I B_ADDR[5] 193 1'b0
      6631 I B_ADDR[6] 192 1'bx
      6631 I B_ADDR[7] 191 1'bx
      6631 I B_ADDR[8] 190 1'bx
      6631 I B_ADDR[9] 189 1'bx
      6631 I B_ADDR[10] 188 1'bx
      6631 I B_ADDR[11] 187 1'bx
      6631 I B_ADDR[12] 186 1'bx
      6631 I B_ADDR[13] 185 1'bx
      6631 I B_ADDR[14] 184 1'bx
      6631 I B_ADDR[15] 183 1'bx
      6631 I  B_BM[0] 166 1'b0
      6631 I  B_BM[1] 165 1'b0
      6631 I  B_BM[2] 164 1'b0
      6631 I  B_BM[3] 163 1'b0
      6631 I  B_BM[4] 162 1'b0
      6631 I  B_BM[5] 161 1'b0
      6631 I  B_BM[6] 160 1'b0
      6631 I  B_BM[7] 159 1'b0
      6631 I  B_BM[8] 158 1'b0
      6631 I  B_BM[9] 157 1'b0
      6631 I B_BM[10] 156 1'b0
      6631 I B_BM[11] 155 1'b0
      6631 I B_BM[12] 154 1'b0
      6631 I B_BM[13] 153 1'b0
      6631 I B_BM[14] 152 1'b0
      6631 I B_BM[15] 151 1'b0
      6631 I B_BM[16] 150 1'b0
      6631 I B_BM[17] 149 1'b0
      6631 I B_BM[18] 148 1'b0
      6631 I B_BM[19] 147 1'b0
      6631 I B_BM[20] 146 1'b0
      6631 I B_BM[21] 145 1'b0
      6631 I B_BM[22] 144 1'b0
      6631 I B_BM[23] 143 1'b0
      6631 I B_BM[24] 142 1'b0
      6631 I B_BM[25] 141 1'b0
      6631 I B_BM[26] 140 1'b0
      6631 I B_BM[27] 139 1'b0
      6631 I B_BM[28] 138 1'b0
      6631 I B_BM[29] 137 1'b0
      6631 I B_BM[30] 136 1'b0
      6631 I B_BM[31] 135 1'b0
      6631 I B_BM[32] 134 1'b0
      6631 I B_BM[33] 133 1'b0
      6631 I B_BM[34] 132 1'b0
      6631 I B_BM[35] 131 1'b0
      6631 I B_BM[36] 130 1'b0
      6631 I B_BM[37] 129 1'b0
      6631 I B_BM[38] 128 1'b0
      6631 I B_BM[39] 127 1'b0
      6631 I    B_CLK 2 1'h0
      6631 I  B_DI[0] 86 1'bx
      6631 I  B_DI[1] 85 1'bx
      6631 I  B_DI[2] 84 1'bx
      6631 I  B_DI[3] 83 1'bx
      6631 I  B_DI[4] 82 1'bx
      6631 I  B_DI[5] 81 1'bx
      6631 I  B_DI[6] 80 1'bx
      6631 I  B_DI[7] 79 1'bx
      6631 I  B_DI[8] 78 1'bx
      6631 I  B_DI[9] 77 1'bx
      6631 I B_DI[10] 76 1'bx
      6631 I B_DI[11] 75 1'bx
      6631 I B_DI[12] 74 1'bx
      6631 I B_DI[13] 73 1'bx
      6631 I B_DI[14] 72 1'bx
      6631 I B_DI[15] 71 1'bx
      6631 I B_DI[16] 70 1'bx
      6631 I B_DI[17] 69 1'bx
      6631 I B_DI[18] 68 1'bx
      6631 I B_DI[19] 67 1'bx
      6631 I B_DI[20] 66 1'bx
      6631 I B_DI[21] 65 1'bx
      6631 I B_DI[22] 64 1'bx
      6631 I B_DI[23] 63 1'bx
      6631 I B_DI[24] 62 1'bx
      6631 I B_DI[25] 61 1'bx
      6631 I B_DI[26] 60 1'bx
      6631 I B_DI[27] 59 1'bx
      6631 I B_DI[28] 58 1'bx
      6631 I B_DI[29] 57 1'bx
      6631 I B_DI[30] 56 1'bx
      6631 I B_DI[31] 55 1'bx
      6631 I B_DI[32] 54 1'bx
      6631 I B_DI[33] 53 1'bx
      6631 I B_DI[34] 52 1'bx
      6631 I B_DI[35] 51 1'bx
      6631 I B_DI[36] 50 1'bx
      6631 I B_DI[37] 49 1'bx
      6631 I B_DI[38] 48 1'bx
      6631 I B_DI[39] 47 1'bx
      6631 I     B_EN 4 1'h0
      6631 I     B_WE 6 1'h0
      6631 O  A_DO[0] 40 _1967_[1]
      6631 O  A_DO[1] 39 _1971_[0]
      6631 O  A_DO[2] 38 _2781_[0]
      6631 O  A_DO[3] 37 _2776_[0]
      6631 O  A_DO[4] 36 _1973_[0]
      6631 O  A_DO[5] 35 _1467_[0]
      6631 O  A_DO[6] 34 _1467_[1]
      6631 O  A_DO[7] 33 _1467_[2]
      6631 O  A_DO[8] 32 _1467_[3]
      6631 O  A_DO[9] 31 _1467_[4]
      6631 O A_DO[10] 30 _1467_[5]
      6631 O A_DO[11] 29 _1467_[6]
      6631 O A_DO[12] 28 _1467_[7]
      6631 O A_DO[13] 27 _1467_[8]
      6631 O A_DO[14] 26 _1467_[9]
      6631 O A_DO[15] 25 _1467_[10]
      6631 O A_DO[16] 24 _1467_[11]
      6631 O A_DO[17] 23 _1467_[12]
      6631 O A_DO[18] 22 _1467_[13]
      6631 O A_DO[19] 21 _1467_[14]
      6631 O A_DO[20] 20 _1467_[15]
      6631 O A_DO[21] 19 _1467_[16]
      6631 O A_DO[22] 18 _1467_[17]
      6631 O A_DO[23] 17 _1467_[18]
      6631 O A_DO[24] 16 _1467_[19]
      6631 O A_DO[25] 15 _1467_[20]
      6631 O A_DO[26] 14 _1467_[21]
      6631 O A_DO[27] 13 _1467_[22]
      6631 O A_DO[28] 12 _1467_[23]
      6631 O A_DO[29] 11 _1467_[24]
      6631 O A_DO[30] 10 _1467_[25]
      6631 O A_DO[31] 9 _1467_[26]
      6631 O A_DO[32] 8 _1467_[27]
      6631 O A_DO[33] 7 _1467_[28]
      6631 O A_DO[34] 6 _1467_[29]
      6631 O A_DO[35] 5 _1467_[30]
      6631 O A_DO[36] 4 _1467_[31]
      6631 O A_DO[37] 3 _1467_[32]
      6631 O A_DO[38] 2 _1467_[33]
      6631 O A_DO[39] 1 _1467_[34]
      6631 O  B_DO[0] 80 _1514_[0]
      6631 O  B_DO[1] 79 _1514_[1]
      6631 O  B_DO[2] 78 _1514_[2]
      6631 O  B_DO[3] 77 _1514_[3]
      6631 O  B_DO[4] 76 _1514_[4]
      6631 O  B_DO[5] 75 _1514_[5]
      6631 O  B_DO[6] 74 _1514_[6]
      6631 O  B_DO[7] 73 _1514_[7]
      6631 O  B_DO[8] 72 _1514_[8]
      6631 O  B_DO[9] 71 _1514_[9]
      6631 O B_DO[10] 70 _1514_[10]
      6631 O B_DO[11] 69 _1514_[11]
      6631 O B_DO[12] 68 _1514_[12]
      6631 O B_DO[13] 67 _1514_[13]
      6631 O B_DO[14] 66 _1514_[14]
      6631 O B_DO[15] 65 _1514_[15]
      6631 O B_DO[16] 64 _1514_[16]
      6631 O B_DO[17] 63 _1514_[17]
      6631 O B_DO[18] 62 _1514_[18]
      6631 O B_DO[19] 61 _1514_[19]
      6631 O B_DO[20] 60 _1514_[20]
      6631 O B_DO[21] 59 _1514_[21]
      6631 O B_DO[22] 58 _1514_[22]
      6631 O B_DO[23] 57 _1514_[23]
      6631 O B_DO[24] 56 _1514_[24]
      6631 O B_DO[25] 55 _1514_[25]
      6631 O B_DO[26] 54 _1514_[26]
      6631 O B_DO[27] 53 _1514_[27]
      6631 O B_DO[28] 52 _1514_[28]
      6631 O B_DO[29] 51 _1514_[29]
      6631 O B_DO[30] 50 _1514_[30]
      6631 O B_DO[31] 49 _1514_[31]
      6631 O B_DO[32] 48 _1514_[32]
      6631 O B_DO[33] 47 _1514_[33]
      6631 O B_DO[34] 46 _1514_[34]
      6631 O B_DO[35] 45 _1514_[35]
      6631 O B_DO[36] 44 _1514_[36]
      6631 O B_DO[37] 43 _1514_[37]
      6631 O B_DO[38] 42 _1514_[38]
      6631 O B_DO[39] 41 _1514_[39]
      6632 I A_ADDR[0] 182 1'b0
      6632 I A_ADDR[1] 181 1'b0
      6632 I A_ADDR[2] 180 1'b0
      6632 I A_ADDR[3] 179 basesoc_basesoc_adr[0]
      6632 I A_ADDR[4] 178 basesoc_basesoc_adr[1]
      6632 I A_ADDR[5] 177 basesoc_basesoc_adr[2]
      6632 I A_ADDR[6] 176 basesoc_basesoc_adr[3]
      6632 I A_ADDR[7] 175 basesoc_basesoc_adr[4]
      6632 I A_ADDR[8] 174 basesoc_basesoc_adr[5]
      6632 I A_ADDR[9] 173 basesoc_basesoc_adr[6]
      6632 I A_ADDR[10] 172 basesoc_basesoc_adr[7]
      6632 I A_ADDR[11] 171 basesoc_basesoc_adr[8]
      6632 I A_ADDR[12] 170 basesoc_basesoc_adr[9]
      6632 I A_ADDR[13] 169 basesoc_basesoc_adr[10]
      6632 I A_ADDR[14] 168 basesoc_basesoc_adr[11]
      6632 I A_ADDR[15] 167 basesoc_basesoc_adr[12]
      6632 I  A_BM[0] 126 1'b0
      6632 I  A_BM[1] 125 1'b0
      6632 I  A_BM[2] 124 1'b0
      6632 I  A_BM[3] 123 1'b0
      6632 I  A_BM[4] 122 1'b0
      6632 I  A_BM[5] 121 1'b0
      6632 I  A_BM[6] 120 1'b0
      6632 I  A_BM[7] 119 1'b0
      6632 I  A_BM[8] 118 1'b0
      6632 I  A_BM[9] 117 1'b0
      6632 I A_BM[10] 116 1'b0
      6632 I A_BM[11] 115 1'b0
      6632 I A_BM[12] 114 1'b0
      6632 I A_BM[13] 113 1'b0
      6632 I A_BM[14] 112 1'b0
      6632 I A_BM[15] 111 1'b0
      6632 I A_BM[16] 110 1'b0
      6632 I A_BM[17] 109 1'b0
      6632 I A_BM[18] 108 1'b0
      6632 I A_BM[19] 107 1'b0
      6632 I A_BM[20] 106 1'b0
      6632 I A_BM[21] 105 1'b0
      6632 I A_BM[22] 104 1'b0
      6632 I A_BM[23] 103 1'b0
      6632 I A_BM[24] 102 1'b0
      6632 I A_BM[25] 101 1'b0
      6632 I A_BM[26] 100 1'b0
      6632 I A_BM[27] 99 1'b0
      6632 I A_BM[28] 98 1'b0
      6632 I A_BM[29] 97 1'b0
      6632 I A_BM[30] 96 1'b0
      6632 I A_BM[31] 95 1'b0
      6632 I A_BM[32] 94 1'b0
      6632 I A_BM[33] 93 1'b0
      6632 I A_BM[34] 92 1'b0
      6632 I A_BM[35] 91 1'b0
      6632 I A_BM[36] 90 1'b0
      6632 I A_BM[37] 89 1'b0
      6632 I A_BM[38] 88 1'b0
      6632 I A_BM[39] 87 1'b0
      6632 I    A_CLK 1 \UART.CLK 
      6632 I  A_DI[0] 46 1'bx
      6632 I  A_DI[1] 45 1'bx
      6632 I  A_DI[2] 44 1'bx
      6632 I  A_DI[3] 43 1'bx
      6632 I  A_DI[4] 42 1'bx
      6632 I  A_DI[5] 41 1'bx
      6632 I  A_DI[6] 40 1'bx
      6632 I  A_DI[7] 39 1'bx
      6632 I  A_DI[8] 38 1'bx
      6632 I  A_DI[9] 37 1'bx
      6632 I A_DI[10] 36 1'bx
      6632 I A_DI[11] 35 1'bx
      6632 I A_DI[12] 34 1'bx
      6632 I A_DI[13] 33 1'bx
      6632 I A_DI[14] 32 1'bx
      6632 I A_DI[15] 31 1'bx
      6632 I A_DI[16] 30 1'bx
      6632 I A_DI[17] 29 1'bx
      6632 I A_DI[18] 28 1'bx
      6632 I A_DI[19] 27 1'bx
      6632 I A_DI[20] 26 1'bx
      6632 I A_DI[21] 25 1'bx
      6632 I A_DI[22] 24 1'bx
      6632 I A_DI[23] 23 1'bx
      6632 I A_DI[24] 22 1'bx
      6632 I A_DI[25] 21 1'bx
      6632 I A_DI[26] 20 1'bx
      6632 I A_DI[27] 19 1'bx
      6632 I A_DI[28] 18 1'bx
      6632 I A_DI[29] 17 1'bx
      6632 I A_DI[30] 16 1'bx
      6632 I A_DI[31] 15 1'bx
      6632 I A_DI[32] 14 1'bx
      6632 I A_DI[33] 13 1'bx
      6632 I A_DI[34] 12 1'bx
      6632 I A_DI[35] 11 1'bx
      6632 I A_DI[36] 10 1'bx
      6632 I A_DI[37] 9 1'bx
      6632 I A_DI[38] 8 1'bx
      6632 I A_DI[39] 7 1'bx
      6632 I     A_EN 3 1'h1
      6632 I     A_WE 5 1'h0
      6632 I B_ADDR[0] 198 1'b0
      6632 I B_ADDR[1] 197 1'b0
      6632 I B_ADDR[2] 196 1'b0
      6632 I B_ADDR[3] 195 1'b0
      6632 I B_ADDR[4] 194 1'b0
      6632 I B_ADDR[5] 193 1'b0
      6632 I B_ADDR[6] 192 1'bx
      6632 I B_ADDR[7] 191 1'bx
      6632 I B_ADDR[8] 190 1'bx
      6632 I B_ADDR[9] 189 1'bx
      6632 I B_ADDR[10] 188 1'bx
      6632 I B_ADDR[11] 187 1'bx
      6632 I B_ADDR[12] 186 1'bx
      6632 I B_ADDR[13] 185 1'bx
      6632 I B_ADDR[14] 184 1'bx
      6632 I B_ADDR[15] 183 1'bx
      6632 I  B_BM[0] 166 1'b0
      6632 I  B_BM[1] 165 1'b0
      6632 I  B_BM[2] 164 1'b0
      6632 I  B_BM[3] 163 1'b0
      6632 I  B_BM[4] 162 1'b0
      6632 I  B_BM[5] 161 1'b0
      6632 I  B_BM[6] 160 1'b0
      6632 I  B_BM[7] 159 1'b0
      6632 I  B_BM[8] 158 1'b0
      6632 I  B_BM[9] 157 1'b0
      6632 I B_BM[10] 156 1'b0
      6632 I B_BM[11] 155 1'b0
      6632 I B_BM[12] 154 1'b0
      6632 I B_BM[13] 153 1'b0
      6632 I B_BM[14] 152 1'b0
      6632 I B_BM[15] 151 1'b0
      6632 I B_BM[16] 150 1'b0
      6632 I B_BM[17] 149 1'b0
      6632 I B_BM[18] 148 1'b0
      6632 I B_BM[19] 147 1'b0
      6632 I B_BM[20] 146 1'b0
      6632 I B_BM[21] 145 1'b0
      6632 I B_BM[22] 144 1'b0
      6632 I B_BM[23] 143 1'b0
      6632 I B_BM[24] 142 1'b0
      6632 I B_BM[25] 141 1'b0
      6632 I B_BM[26] 140 1'b0
      6632 I B_BM[27] 139 1'b0
      6632 I B_BM[28] 138 1'b0
      6632 I B_BM[29] 137 1'b0
      6632 I B_BM[30] 136 1'b0
      6632 I B_BM[31] 135 1'b0
      6632 I B_BM[32] 134 1'b0
      6632 I B_BM[33] 133 1'b0
      6632 I B_BM[34] 132 1'b0
      6632 I B_BM[35] 131 1'b0
      6632 I B_BM[36] 130 1'b0
      6632 I B_BM[37] 129 1'b0
      6632 I B_BM[38] 128 1'b0
      6632 I B_BM[39] 127 1'b0
      6632 I    B_CLK 2 1'h0
      6632 I  B_DI[0] 86 1'bx
      6632 I  B_DI[1] 85 1'bx
      6632 I  B_DI[2] 84 1'bx
      6632 I  B_DI[3] 83 1'bx
      6632 I  B_DI[4] 82 1'bx
      6632 I  B_DI[5] 81 1'bx
      6632 I  B_DI[6] 80 1'bx
      6632 I  B_DI[7] 79 1'bx
      6632 I  B_DI[8] 78 1'bx
      6632 I  B_DI[9] 77 1'bx
      6632 I B_DI[10] 76 1'bx
      6632 I B_DI[11] 75 1'bx
      6632 I B_DI[12] 74 1'bx
      6632 I B_DI[13] 73 1'bx
      6632 I B_DI[14] 72 1'bx
      6632 I B_DI[15] 71 1'bx
      6632 I B_DI[16] 70 1'bx
      6632 I B_DI[17] 69 1'bx
      6632 I B_DI[18] 68 1'bx
      6632 I B_DI[19] 67 1'bx
      6632 I B_DI[20] 66 1'bx
      6632 I B_DI[21] 65 1'bx
      6632 I B_DI[22] 64 1'bx
      6632 I B_DI[23] 63 1'bx
      6632 I B_DI[24] 62 1'bx
      6632 I B_DI[25] 61 1'bx
      6632 I B_DI[26] 60 1'bx
      6632 I B_DI[27] 59 1'bx
      6632 I B_DI[28] 58 1'bx
      6632 I B_DI[29] 57 1'bx
      6632 I B_DI[30] 56 1'bx
      6632 I B_DI[31] 55 1'bx
      6632 I B_DI[32] 54 1'bx
      6632 I B_DI[33] 53 1'bx
      6632 I B_DI[34] 52 1'bx
      6632 I B_DI[35] 51 1'bx
      6632 I B_DI[36] 50 1'bx
      6632 I B_DI[37] 49 1'bx
      6632 I B_DI[38] 48 1'bx
      6632 I B_DI[39] 47 1'bx
      6632 I     B_EN 4 1'h0
      6632 I     B_WE 6 1'h0
      6632 O  A_DO[0] 40 _2747_[0]
      6632 O  A_DO[1] 39 _1975_[0]
      6632 O  A_DO[2] 38 _1977_[0]
      6632 O  A_DO[3] 37 _1980_[0]
      6632 O  A_DO[4] 36 _1982_[0]
      6632 O  A_DO[5] 35 _1468_[0]
      6632 O  A_DO[6] 34 _1468_[1]
      6632 O  A_DO[7] 33 _1468_[2]
      6632 O  A_DO[8] 32 _1468_[3]
      6632 O  A_DO[9] 31 _1468_[4]
      6632 O A_DO[10] 30 _1468_[5]
      6632 O A_DO[11] 29 _1468_[6]
      6632 O A_DO[12] 28 _1468_[7]
      6632 O A_DO[13] 27 _1468_[8]
      6632 O A_DO[14] 26 _1468_[9]
      6632 O A_DO[15] 25 _1468_[10]
      6632 O A_DO[16] 24 _1468_[11]
      6632 O A_DO[17] 23 _1468_[12]
      6632 O A_DO[18] 22 _1468_[13]
      6632 O A_DO[19] 21 _1468_[14]
      6632 O A_DO[20] 20 _1468_[15]
      6632 O A_DO[21] 19 _1468_[16]
      6632 O A_DO[22] 18 _1468_[17]
      6632 O A_DO[23] 17 _1468_[18]
      6632 O A_DO[24] 16 _1468_[19]
      6632 O A_DO[25] 15 _1468_[20]
      6632 O A_DO[26] 14 _1468_[21]
      6632 O A_DO[27] 13 _1468_[22]
      6632 O A_DO[28] 12 _1468_[23]
      6632 O A_DO[29] 11 _1468_[24]
      6632 O A_DO[30] 10 _1468_[25]
      6632 O A_DO[31] 9 _1468_[26]
      6632 O A_DO[32] 8 _1468_[27]
      6632 O A_DO[33] 7 _1468_[28]
      6632 O A_DO[34] 6 _1468_[29]
      6632 O A_DO[35] 5 _1468_[30]
      6632 O A_DO[36] 4 _1468_[31]
      6632 O A_DO[37] 3 _1468_[32]
      6632 O A_DO[38] 2 _1468_[33]
      6632 O A_DO[39] 1 _1468_[34]
      6632 O  B_DO[0] 80 _1515_[0]
      6632 O  B_DO[1] 79 _1515_[1]
      6632 O  B_DO[2] 78 _1515_[2]
      6632 O  B_DO[3] 77 _1515_[3]
      6632 O  B_DO[4] 76 _1515_[4]
      6632 O  B_DO[5] 75 _1515_[5]
      6632 O  B_DO[6] 74 _1515_[6]
      6632 O  B_DO[7] 73 _1515_[7]
      6632 O  B_DO[8] 72 _1515_[8]
      6632 O  B_DO[9] 71 _1515_[9]
      6632 O B_DO[10] 70 _1515_[10]
      6632 O B_DO[11] 69 _1515_[11]
      6632 O B_DO[12] 68 _1515_[12]
      6632 O B_DO[13] 67 _1515_[13]
      6632 O B_DO[14] 66 _1515_[14]
      6632 O B_DO[15] 65 _1515_[15]
      6632 O B_DO[16] 64 _1515_[16]
      6632 O B_DO[17] 63 _1515_[17]
      6632 O B_DO[18] 62 _1515_[18]
      6632 O B_DO[19] 61 _1515_[19]
      6632 O B_DO[20] 60 _1515_[20]
      6632 O B_DO[21] 59 _1515_[21]
      6632 O B_DO[22] 58 _1515_[22]
      6632 O B_DO[23] 57 _1515_[23]
      6632 O B_DO[24] 56 _1515_[24]
      6632 O B_DO[25] 55 _1515_[25]
      6632 O B_DO[26] 54 _1515_[26]
      6632 O B_DO[27] 53 _1515_[27]
      6632 O B_DO[28] 52 _1515_[28]
      6632 O B_DO[29] 51 _1515_[29]
      6632 O B_DO[30] 50 _1515_[30]
      6632 O B_DO[31] 49 _1515_[31]
      6632 O B_DO[32] 48 _1515_[32]
      6632 O B_DO[33] 47 _1515_[33]
      6632 O B_DO[34] 46 _1515_[34]
      6632 O B_DO[35] 45 _1515_[35]
      6632 O B_DO[36] 44 _1515_[36]
      6632 O B_DO[37] 43 _1515_[37]
      6632 O B_DO[38] 42 _1515_[38]
      6632 O B_DO[39] 41 _1515_[39]
      6633 I A_ADDR[0] 182 1'b0
      6633 I A_ADDR[1] 181 1'b0
      6633 I A_ADDR[2] 180 1'b0
      6633 I A_ADDR[3] 179 basesoc_basesoc_adr[0]
      6633 I A_ADDR[4] 178 basesoc_basesoc_adr[1]
      6633 I A_ADDR[5] 177 basesoc_basesoc_adr[2]
      6633 I A_ADDR[6] 176 basesoc_basesoc_adr[3]
      6633 I A_ADDR[7] 175 basesoc_basesoc_adr[4]
      6633 I A_ADDR[8] 174 basesoc_basesoc_adr[5]
      6633 I A_ADDR[9] 173 basesoc_basesoc_adr[6]
      6633 I A_ADDR[10] 172 basesoc_basesoc_adr[7]
      6633 I A_ADDR[11] 171 basesoc_basesoc_adr[8]
      6633 I A_ADDR[12] 170 basesoc_basesoc_adr[9]
      6633 I A_ADDR[13] 169 basesoc_basesoc_adr[10]
      6633 I A_ADDR[14] 168 basesoc_basesoc_adr[11]
      6633 I A_ADDR[15] 167 basesoc_basesoc_adr[12]
      6633 I  A_BM[0] 126 1'b0
      6633 I  A_BM[1] 125 1'b0
      6633 I  A_BM[2] 124 1'b0
      6633 I  A_BM[3] 123 1'b0
      6633 I  A_BM[4] 122 1'b0
      6633 I  A_BM[5] 121 1'b0
      6633 I  A_BM[6] 120 1'b0
      6633 I  A_BM[7] 119 1'b0
      6633 I  A_BM[8] 118 1'b0
      6633 I  A_BM[9] 117 1'b0
      6633 I A_BM[10] 116 1'b0
      6633 I A_BM[11] 115 1'b0
      6633 I A_BM[12] 114 1'b0
      6633 I A_BM[13] 113 1'b0
      6633 I A_BM[14] 112 1'b0
      6633 I A_BM[15] 111 1'b0
      6633 I A_BM[16] 110 1'b0
      6633 I A_BM[17] 109 1'b0
      6633 I A_BM[18] 108 1'b0
      6633 I A_BM[19] 107 1'b0
      6633 I A_BM[20] 106 1'b0
      6633 I A_BM[21] 105 1'b0
      6633 I A_BM[22] 104 1'b0
      6633 I A_BM[23] 103 1'b0
      6633 I A_BM[24] 102 1'b0
      6633 I A_BM[25] 101 1'b0
      6633 I A_BM[26] 100 1'b0
      6633 I A_BM[27] 99 1'b0
      6633 I A_BM[28] 98 1'b0
      6633 I A_BM[29] 97 1'b0
      6633 I A_BM[30] 96 1'b0
      6633 I A_BM[31] 95 1'b0
      6633 I A_BM[32] 94 1'b0
      6633 I A_BM[33] 93 1'b0
      6633 I A_BM[34] 92 1'b0
      6633 I A_BM[35] 91 1'b0
      6633 I A_BM[36] 90 1'b0
      6633 I A_BM[37] 89 1'b0
      6633 I A_BM[38] 88 1'b0
      6633 I A_BM[39] 87 1'b0
      6633 I    A_CLK 1 \UART.CLK 
      6633 I  A_DI[0] 46 1'bx
      6633 I  A_DI[1] 45 1'bx
      6633 I  A_DI[2] 44 1'bx
      6633 I  A_DI[3] 43 1'bx
      6633 I  A_DI[4] 42 1'bx
      6633 I  A_DI[5] 41 1'bx
      6633 I  A_DI[6] 40 1'bx
      6633 I  A_DI[7] 39 1'bx
      6633 I  A_DI[8] 38 1'bx
      6633 I  A_DI[9] 37 1'bx
      6633 I A_DI[10] 36 1'bx
      6633 I A_DI[11] 35 1'bx
      6633 I A_DI[12] 34 1'bx
      6633 I A_DI[13] 33 1'bx
      6633 I A_DI[14] 32 1'bx
      6633 I A_DI[15] 31 1'bx
      6633 I A_DI[16] 30 1'bx
      6633 I A_DI[17] 29 1'bx
      6633 I A_DI[18] 28 1'bx
      6633 I A_DI[19] 27 1'bx
      6633 I A_DI[20] 26 1'bx
      6633 I A_DI[21] 25 1'bx
      6633 I A_DI[22] 24 1'bx
      6633 I A_DI[23] 23 1'bx
      6633 I A_DI[24] 22 1'bx
      6633 I A_DI[25] 21 1'bx
      6633 I A_DI[26] 20 1'bx
      6633 I A_DI[27] 19 1'bx
      6633 I A_DI[28] 18 1'bx
      6633 I A_DI[29] 17 1'bx
      6633 I A_DI[30] 16 1'bx
      6633 I A_DI[31] 15 1'bx
      6633 I A_DI[32] 14 1'bx
      6633 I A_DI[33] 13 1'bx
      6633 I A_DI[34] 12 1'bx
      6633 I A_DI[35] 11 1'bx
      6633 I A_DI[36] 10 1'bx
      6633 I A_DI[37] 9 1'bx
      6633 I A_DI[38] 8 1'bx
      6633 I A_DI[39] 7 1'bx
      6633 I     A_EN 3 1'h1
      6633 I     A_WE 5 1'h0
      6633 I B_ADDR[0] 198 1'b0
      6633 I B_ADDR[1] 197 1'b0
      6633 I B_ADDR[2] 196 1'b0
      6633 I B_ADDR[3] 195 1'b0
      6633 I B_ADDR[4] 194 1'b0
      6633 I B_ADDR[5] 193 1'b0
      6633 I B_ADDR[6] 192 1'bx
      6633 I B_ADDR[7] 191 1'bx
      6633 I B_ADDR[8] 190 1'bx
      6633 I B_ADDR[9] 189 1'bx
      6633 I B_ADDR[10] 188 1'bx
      6633 I B_ADDR[11] 187 1'bx
      6633 I B_ADDR[12] 186 1'bx
      6633 I B_ADDR[13] 185 1'bx
      6633 I B_ADDR[14] 184 1'bx
      6633 I B_ADDR[15] 183 1'bx
      6633 I  B_BM[0] 166 1'b0
      6633 I  B_BM[1] 165 1'b0
      6633 I  B_BM[2] 164 1'b0
      6633 I  B_BM[3] 163 1'b0
      6633 I  B_BM[4] 162 1'b0
      6633 I  B_BM[5] 161 1'b0
      6633 I  B_BM[6] 160 1'b0
      6633 I  B_BM[7] 159 1'b0
      6633 I  B_BM[8] 158 1'b0
      6633 I  B_BM[9] 157 1'b0
      6633 I B_BM[10] 156 1'b0
      6633 I B_BM[11] 155 1'b0
      6633 I B_BM[12] 154 1'b0
      6633 I B_BM[13] 153 1'b0
      6633 I B_BM[14] 152 1'b0
      6633 I B_BM[15] 151 1'b0
      6633 I B_BM[16] 150 1'b0
      6633 I B_BM[17] 149 1'b0
      6633 I B_BM[18] 148 1'b0
      6633 I B_BM[19] 147 1'b0
      6633 I B_BM[20] 146 1'b0
      6633 I B_BM[21] 145 1'b0
      6633 I B_BM[22] 144 1'b0
      6633 I B_BM[23] 143 1'b0
      6633 I B_BM[24] 142 1'b0
      6633 I B_BM[25] 141 1'b0
      6633 I B_BM[26] 140 1'b0
      6633 I B_BM[27] 139 1'b0
      6633 I B_BM[28] 138 1'b0
      6633 I B_BM[29] 137 1'b0
      6633 I B_BM[30] 136 1'b0
      6633 I B_BM[31] 135 1'b0
      6633 I B_BM[32] 134 1'b0
      6633 I B_BM[33] 133 1'b0
      6633 I B_BM[34] 132 1'b0
      6633 I B_BM[35] 131 1'b0
      6633 I B_BM[36] 130 1'b0
      6633 I B_BM[37] 129 1'b0
      6633 I B_BM[38] 128 1'b0
      6633 I B_BM[39] 127 1'b0
      6633 I    B_CLK 2 1'h0
      6633 I  B_DI[0] 86 1'bx
      6633 I  B_DI[1] 85 1'bx
      6633 I  B_DI[2] 84 1'bx
      6633 I  B_DI[3] 83 1'bx
      6633 I  B_DI[4] 82 1'bx
      6633 I  B_DI[5] 81 1'bx
      6633 I  B_DI[6] 80 1'bx
      6633 I  B_DI[7] 79 1'bx
      6633 I  B_DI[8] 78 1'bx
      6633 I  B_DI[9] 77 1'bx
      6633 I B_DI[10] 76 1'bx
      6633 I B_DI[11] 75 1'bx
      6633 I B_DI[12] 74 1'bx
      6633 I B_DI[13] 73 1'bx
      6633 I B_DI[14] 72 1'bx
      6633 I B_DI[15] 71 1'bx
      6633 I B_DI[16] 70 1'bx
      6633 I B_DI[17] 69 1'bx
      6633 I B_DI[18] 68 1'bx
      6633 I B_DI[19] 67 1'bx
      6633 I B_DI[20] 66 1'bx
      6633 I B_DI[21] 65 1'bx
      6633 I B_DI[22] 64 1'bx
      6633 I B_DI[23] 63 1'bx
      6633 I B_DI[24] 62 1'bx
      6633 I B_DI[25] 61 1'bx
      6633 I B_DI[26] 60 1'bx
      6633 I B_DI[27] 59 1'bx
      6633 I B_DI[28] 58 1'bx
      6633 I B_DI[29] 57 1'bx
      6633 I B_DI[30] 56 1'bx
      6633 I B_DI[31] 55 1'bx
      6633 I B_DI[32] 54 1'bx
      6633 I B_DI[33] 53 1'bx
      6633 I B_DI[34] 52 1'bx
      6633 I B_DI[35] 51 1'bx
      6633 I B_DI[36] 50 1'bx
      6633 I B_DI[37] 49 1'bx
      6633 I B_DI[38] 48 1'bx
      6633 I B_DI[39] 47 1'bx
      6633 I     B_EN 4 1'h0
      6633 I     B_WE 6 1'h0
      6633 O  A_DO[0] 40 _2690_[1]
      6633 O  A_DO[1] 39 _2136_[1]
      6633 O  A_DO[2] 38 _2704_[1]
      6633 O  A_DO[3] 37 _2004_[1]
      6633 O  A_DO[4] 36 _2008_[1]
      6633 O  A_DO[5] 35 _1469_[0]
      6633 O  A_DO[6] 34 _1469_[1]
      6633 O  A_DO[7] 33 _1469_[2]
      6633 O  A_DO[8] 32 _1469_[3]
      6633 O  A_DO[9] 31 _1469_[4]
      6633 O A_DO[10] 30 _1469_[5]
      6633 O A_DO[11] 29 _1469_[6]
      6633 O A_DO[12] 28 _1469_[7]
      6633 O A_DO[13] 27 _1469_[8]
      6633 O A_DO[14] 26 _1469_[9]
      6633 O A_DO[15] 25 _1469_[10]
      6633 O A_DO[16] 24 _1469_[11]
      6633 O A_DO[17] 23 _1469_[12]
      6633 O A_DO[18] 22 _1469_[13]
      6633 O A_DO[19] 21 _1469_[14]
      6633 O A_DO[20] 20 _1469_[15]
      6633 O A_DO[21] 19 _1469_[16]
      6633 O A_DO[22] 18 _1469_[17]
      6633 O A_DO[23] 17 _1469_[18]
      6633 O A_DO[24] 16 _1469_[19]
      6633 O A_DO[25] 15 _1469_[20]
      6633 O A_DO[26] 14 _1469_[21]
      6633 O A_DO[27] 13 _1469_[22]
      6633 O A_DO[28] 12 _1469_[23]
      6633 O A_DO[29] 11 _1469_[24]
      6633 O A_DO[30] 10 _1469_[25]
      6633 O A_DO[31] 9 _1469_[26]
      6633 O A_DO[32] 8 _1469_[27]
      6633 O A_DO[33] 7 _1469_[28]
      6633 O A_DO[34] 6 _1469_[29]
      6633 O A_DO[35] 5 _1469_[30]
      6633 O A_DO[36] 4 _1469_[31]
      6633 O A_DO[37] 3 _1469_[32]
      6633 O A_DO[38] 2 _1469_[33]
      6633 O A_DO[39] 1 _1469_[34]
      6633 O  B_DO[0] 80 _1524_[0]
      6633 O  B_DO[1] 79 _1524_[1]
      6633 O  B_DO[2] 78 _1524_[2]
      6633 O  B_DO[3] 77 _1524_[3]
      6633 O  B_DO[4] 76 _1524_[4]
      6633 O  B_DO[5] 75 _1524_[5]
      6633 O  B_DO[6] 74 _1524_[6]
      6633 O  B_DO[7] 73 _1524_[7]
      6633 O  B_DO[8] 72 _1524_[8]
      6633 O  B_DO[9] 71 _1524_[9]
      6633 O B_DO[10] 70 _1524_[10]
      6633 O B_DO[11] 69 _1524_[11]
      6633 O B_DO[12] 68 _1524_[12]
      6633 O B_DO[13] 67 _1524_[13]
      6633 O B_DO[14] 66 _1524_[14]
      6633 O B_DO[15] 65 _1524_[15]
      6633 O B_DO[16] 64 _1524_[16]
      6633 O B_DO[17] 63 _1524_[17]
      6633 O B_DO[18] 62 _1524_[18]
      6633 O B_DO[19] 61 _1524_[19]
      6633 O B_DO[20] 60 _1524_[20]
      6633 O B_DO[21] 59 _1524_[21]
      6633 O B_DO[22] 58 _1524_[22]
      6633 O B_DO[23] 57 _1524_[23]
      6633 O B_DO[24] 56 _1524_[24]
      6633 O B_DO[25] 55 _1524_[25]
      6633 O B_DO[26] 54 _1524_[26]
      6633 O B_DO[27] 53 _1524_[27]
      6633 O B_DO[28] 52 _1524_[28]
      6633 O B_DO[29] 51 _1524_[29]
      6633 O B_DO[30] 50 _1524_[30]
      6633 O B_DO[31] 49 _1524_[31]
      6633 O B_DO[32] 48 _1524_[32]
      6633 O B_DO[33] 47 _1524_[33]
      6633 O B_DO[34] 46 _1524_[34]
      6633 O B_DO[35] 45 _1524_[35]
      6633 O B_DO[36] 44 _1524_[36]
      6633 O B_DO[37] 43 _1524_[37]
      6633 O B_DO[38] 42 _1524_[38]
      6633 O B_DO[39] 41 _1524_[39]
      6634 I A_ADDR[0] 182 1'b0
      6634 I A_ADDR[1] 181 1'b0
      6634 I A_ADDR[2] 180 1'b0
      6634 I A_ADDR[3] 179 basesoc_basesoc_adr[0]
      6634 I A_ADDR[4] 178 basesoc_basesoc_adr[1]
      6634 I A_ADDR[5] 177 basesoc_basesoc_adr[2]
      6634 I A_ADDR[6] 176 basesoc_basesoc_adr[3]
      6634 I A_ADDR[7] 175 basesoc_basesoc_adr[4]
      6634 I A_ADDR[8] 174 basesoc_basesoc_adr[5]
      6634 I A_ADDR[9] 173 basesoc_basesoc_adr[6]
      6634 I A_ADDR[10] 172 basesoc_basesoc_adr[7]
      6634 I A_ADDR[11] 171 basesoc_basesoc_adr[8]
      6634 I A_ADDR[12] 170 basesoc_basesoc_adr[9]
      6634 I A_ADDR[13] 169 basesoc_basesoc_adr[10]
      6634 I A_ADDR[14] 168 basesoc_basesoc_adr[11]
      6634 I A_ADDR[15] 167 basesoc_basesoc_adr[12]
      6634 I  A_BM[0] 126 1'b0
      6634 I  A_BM[1] 125 1'b0
      6634 I  A_BM[2] 124 1'b0
      6634 I  A_BM[3] 123 1'b0
      6634 I  A_BM[4] 122 1'b0
      6634 I  A_BM[5] 121 1'b0
      6634 I  A_BM[6] 120 1'b0
      6634 I  A_BM[7] 119 1'b0
      6634 I  A_BM[8] 118 1'b0
      6634 I  A_BM[9] 117 1'b0
      6634 I A_BM[10] 116 1'b0
      6634 I A_BM[11] 115 1'b0
      6634 I A_BM[12] 114 1'b0
      6634 I A_BM[13] 113 1'b0
      6634 I A_BM[14] 112 1'b0
      6634 I A_BM[15] 111 1'b0
      6634 I A_BM[16] 110 1'b0
      6634 I A_BM[17] 109 1'b0
      6634 I A_BM[18] 108 1'b0
      6634 I A_BM[19] 107 1'b0
      6634 I A_BM[20] 106 1'b0
      6634 I A_BM[21] 105 1'b0
      6634 I A_BM[22] 104 1'b0
      6634 I A_BM[23] 103 1'b0
      6634 I A_BM[24] 102 1'b0
      6634 I A_BM[25] 101 1'b0
      6634 I A_BM[26] 100 1'b0
      6634 I A_BM[27] 99 1'b0
      6634 I A_BM[28] 98 1'b0
      6634 I A_BM[29] 97 1'b0
      6634 I A_BM[30] 96 1'b0
      6634 I A_BM[31] 95 1'b0
      6634 I A_BM[32] 94 1'b0
      6634 I A_BM[33] 93 1'b0
      6634 I A_BM[34] 92 1'b0
      6634 I A_BM[35] 91 1'b0
      6634 I A_BM[36] 90 1'b0
      6634 I A_BM[37] 89 1'b0
      6634 I A_BM[38] 88 1'b0
      6634 I A_BM[39] 87 1'b0
      6634 I    A_CLK 1 \UART.CLK 
      6634 I  A_DI[0] 46 1'bx
      6634 I  A_DI[1] 45 1'bx
      6634 I  A_DI[2] 44 1'bx
      6634 I  A_DI[3] 43 1'bx
      6634 I  A_DI[4] 42 1'bx
      6634 I  A_DI[5] 41 1'bx
      6634 I  A_DI[6] 40 1'bx
      6634 I  A_DI[7] 39 1'bx
      6634 I  A_DI[8] 38 1'bx
      6634 I  A_DI[9] 37 1'bx
      6634 I A_DI[10] 36 1'bx
      6634 I A_DI[11] 35 1'bx
      6634 I A_DI[12] 34 1'bx
      6634 I A_DI[13] 33 1'bx
      6634 I A_DI[14] 32 1'bx
      6634 I A_DI[15] 31 1'bx
      6634 I A_DI[16] 30 1'bx
      6634 I A_DI[17] 29 1'bx
      6634 I A_DI[18] 28 1'bx
      6634 I A_DI[19] 27 1'bx
      6634 I A_DI[20] 26 1'bx
      6634 I A_DI[21] 25 1'bx
      6634 I A_DI[22] 24 1'bx
      6634 I A_DI[23] 23 1'bx
      6634 I A_DI[24] 22 1'bx
      6634 I A_DI[25] 21 1'bx
      6634 I A_DI[26] 20 1'bx
      6634 I A_DI[27] 19 1'bx
      6634 I A_DI[28] 18 1'bx
      6634 I A_DI[29] 17 1'bx
      6634 I A_DI[30] 16 1'bx
      6634 I A_DI[31] 15 1'bx
      6634 I A_DI[32] 14 1'bx
      6634 I A_DI[33] 13 1'bx
      6634 I A_DI[34] 12 1'bx
      6634 I A_DI[35] 11 1'bx
      6634 I A_DI[36] 10 1'bx
      6634 I A_DI[37] 9 1'bx
      6634 I A_DI[38] 8 1'bx
      6634 I A_DI[39] 7 1'bx
      6634 I     A_EN 3 1'h1
      6634 I     A_WE 5 1'h0
      6634 I B_ADDR[0] 198 1'b0
      6634 I B_ADDR[1] 197 1'b0
      6634 I B_ADDR[2] 196 1'b0
      6634 I B_ADDR[3] 195 1'b0
      6634 I B_ADDR[4] 194 1'b0
      6634 I B_ADDR[5] 193 1'b0
      6634 I B_ADDR[6] 192 1'bx
      6634 I B_ADDR[7] 191 1'bx
      6634 I B_ADDR[8] 190 1'bx
      6634 I B_ADDR[9] 189 1'bx
      6634 I B_ADDR[10] 188 1'bx
      6634 I B_ADDR[11] 187 1'bx
      6634 I B_ADDR[12] 186 1'bx
      6634 I B_ADDR[13] 185 1'bx
      6634 I B_ADDR[14] 184 1'bx
      6634 I B_ADDR[15] 183 1'bx
      6634 I  B_BM[0] 166 1'b0
      6634 I  B_BM[1] 165 1'b0
      6634 I  B_BM[2] 164 1'b0
      6634 I  B_BM[3] 163 1'b0
      6634 I  B_BM[4] 162 1'b0
      6634 I  B_BM[5] 161 1'b0
      6634 I  B_BM[6] 160 1'b0
      6634 I  B_BM[7] 159 1'b0
      6634 I  B_BM[8] 158 1'b0
      6634 I  B_BM[9] 157 1'b0
      6634 I B_BM[10] 156 1'b0
      6634 I B_BM[11] 155 1'b0
      6634 I B_BM[12] 154 1'b0
      6634 I B_BM[13] 153 1'b0
      6634 I B_BM[14] 152 1'b0
      6634 I B_BM[15] 151 1'b0
      6634 I B_BM[16] 150 1'b0
      6634 I B_BM[17] 149 1'b0
      6634 I B_BM[18] 148 1'b0
      6634 I B_BM[19] 147 1'b0
      6634 I B_BM[20] 146 1'b0
      6634 I B_BM[21] 145 1'b0
      6634 I B_BM[22] 144 1'b0
      6634 I B_BM[23] 143 1'b0
      6634 I B_BM[24] 142 1'b0
      6634 I B_BM[25] 141 1'b0
      6634 I B_BM[26] 140 1'b0
      6634 I B_BM[27] 139 1'b0
      6634 I B_BM[28] 138 1'b0
      6634 I B_BM[29] 137 1'b0
      6634 I B_BM[30] 136 1'b0
      6634 I B_BM[31] 135 1'b0
      6634 I B_BM[32] 134 1'b0
      6634 I B_BM[33] 133 1'b0
      6634 I B_BM[34] 132 1'b0
      6634 I B_BM[35] 131 1'b0
      6634 I B_BM[36] 130 1'b0
      6634 I B_BM[37] 129 1'b0
      6634 I B_BM[38] 128 1'b0
      6634 I B_BM[39] 127 1'b0
      6634 I    B_CLK 2 1'h0
      6634 I  B_DI[0] 86 1'bx
      6634 I  B_DI[1] 85 1'bx
      6634 I  B_DI[2] 84 1'bx
      6634 I  B_DI[3] 83 1'bx
      6634 I  B_DI[4] 82 1'bx
      6634 I  B_DI[5] 81 1'bx
      6634 I  B_DI[6] 80 1'bx
      6634 I  B_DI[7] 79 1'bx
      6634 I  B_DI[8] 78 1'bx
      6634 I  B_DI[9] 77 1'bx
      6634 I B_DI[10] 76 1'bx
      6634 I B_DI[11] 75 1'bx
      6634 I B_DI[12] 74 1'bx
      6634 I B_DI[13] 73 1'bx
      6634 I B_DI[14] 72 1'bx
      6634 I B_DI[15] 71 1'bx
      6634 I B_DI[16] 70 1'bx
      6634 I B_DI[17] 69 1'bx
      6634 I B_DI[18] 68 1'bx
      6634 I B_DI[19] 67 1'bx
      6634 I B_DI[20] 66 1'bx
      6634 I B_DI[21] 65 1'bx
      6634 I B_DI[22] 64 1'bx
      6634 I B_DI[23] 63 1'bx
      6634 I B_DI[24] 62 1'bx
      6634 I B_DI[25] 61 1'bx
      6634 I B_DI[26] 60 1'bx
      6634 I B_DI[27] 59 1'bx
      6634 I B_DI[28] 58 1'bx
      6634 I B_DI[29] 57 1'bx
      6634 I B_DI[30] 56 1'bx
      6634 I B_DI[31] 55 1'bx
      6634 I B_DI[32] 54 1'bx
      6634 I B_DI[33] 53 1'bx
      6634 I B_DI[34] 52 1'bx
      6634 I B_DI[35] 51 1'bx
      6634 I B_DI[36] 50 1'bx
      6634 I B_DI[37] 49 1'bx
      6634 I B_DI[38] 48 1'bx
      6634 I B_DI[39] 47 1'bx
      6634 I     B_EN 4 1'h0
      6634 I     B_WE 6 1'h0
      6634 O  A_DO[0] 40 _2695_[1]
      6634 O  A_DO[1] 39 _2677_[1]
      6634 O  A_DO[2] 38 _2750_[1]
      6634 O  A_DO[3] 37 _2717_[1]
      6634 O  A_DO[4] 36 _2016_[1]
      6634 O  A_DO[5] 35 _1470_[0]
      6634 O  A_DO[6] 34 _1470_[1]
      6634 O  A_DO[7] 33 _1470_[2]
      6634 O  A_DO[8] 32 _1470_[3]
      6634 O  A_DO[9] 31 _1470_[4]
      6634 O A_DO[10] 30 _1470_[5]
      6634 O A_DO[11] 29 _1470_[6]
      6634 O A_DO[12] 28 _1470_[7]
      6634 O A_DO[13] 27 _1470_[8]
      6634 O A_DO[14] 26 _1470_[9]
      6634 O A_DO[15] 25 _1470_[10]
      6634 O A_DO[16] 24 _1470_[11]
      6634 O A_DO[17] 23 _1470_[12]
      6634 O A_DO[18] 22 _1470_[13]
      6634 O A_DO[19] 21 _1470_[14]
      6634 O A_DO[20] 20 _1470_[15]
      6634 O A_DO[21] 19 _1470_[16]
      6634 O A_DO[22] 18 _1470_[17]
      6634 O A_DO[23] 17 _1470_[18]
      6634 O A_DO[24] 16 _1470_[19]
      6634 O A_DO[25] 15 _1470_[20]
      6634 O A_DO[26] 14 _1470_[21]
      6634 O A_DO[27] 13 _1470_[22]
      6634 O A_DO[28] 12 _1470_[23]
      6634 O A_DO[29] 11 _1470_[24]
      6634 O A_DO[30] 10 _1470_[25]
      6634 O A_DO[31] 9 _1470_[26]
      6634 O A_DO[32] 8 _1470_[27]
      6634 O A_DO[33] 7 _1470_[28]
      6634 O A_DO[34] 6 _1470_[29]
      6634 O A_DO[35] 5 _1470_[30]
      6634 O A_DO[36] 4 _1470_[31]
      6634 O A_DO[37] 3 _1470_[32]
      6634 O A_DO[38] 2 _1470_[33]
      6634 O A_DO[39] 1 _1470_[34]
      6634 O  B_DO[0] 80 _1525_[0]
      6634 O  B_DO[1] 79 _1525_[1]
      6634 O  B_DO[2] 78 _1525_[2]
      6634 O  B_DO[3] 77 _1525_[3]
      6634 O  B_DO[4] 76 _1525_[4]
      6634 O  B_DO[5] 75 _1525_[5]
      6634 O  B_DO[6] 74 _1525_[6]
      6634 O  B_DO[7] 73 _1525_[7]
      6634 O  B_DO[8] 72 _1525_[8]
      6634 O  B_DO[9] 71 _1525_[9]
      6634 O B_DO[10] 70 _1525_[10]
      6634 O B_DO[11] 69 _1525_[11]
      6634 O B_DO[12] 68 _1525_[12]
      6634 O B_DO[13] 67 _1525_[13]
      6634 O B_DO[14] 66 _1525_[14]
      6634 O B_DO[15] 65 _1525_[15]
      6634 O B_DO[16] 64 _1525_[16]
      6634 O B_DO[17] 63 _1525_[17]
      6634 O B_DO[18] 62 _1525_[18]
      6634 O B_DO[19] 61 _1525_[19]
      6634 O B_DO[20] 60 _1525_[20]
      6634 O B_DO[21] 59 _1525_[21]
      6634 O B_DO[22] 58 _1525_[22]
      6634 O B_DO[23] 57 _1525_[23]
      6634 O B_DO[24] 56 _1525_[24]
      6634 O B_DO[25] 55 _1525_[25]
      6634 O B_DO[26] 54 _1525_[26]
      6634 O B_DO[27] 53 _1525_[27]
      6634 O B_DO[28] 52 _1525_[28]
      6634 O B_DO[29] 51 _1525_[29]
      6634 O B_DO[30] 50 _1525_[30]
      6634 O B_DO[31] 49 _1525_[31]
      6634 O B_DO[32] 48 _1525_[32]
      6634 O B_DO[33] 47 _1525_[33]
      6634 O B_DO[34] 46 _1525_[34]
      6634 O B_DO[35] 45 _1525_[35]
      6634 O B_DO[36] 44 _1525_[36]
      6634 O B_DO[37] 43 _1525_[37]
      6634 O B_DO[38] 42 _1525_[38]
      6634 O B_DO[39] 41 _1525_[39]
      6635 I A_ADDR[0] 182 1'b0
      6635 I A_ADDR[1] 181 1'b0
      6635 I A_ADDR[2] 180 1'b0
      6635 I A_ADDR[3] 179 basesoc_basesoc_adr[0]
      6635 I A_ADDR[4] 178 basesoc_basesoc_adr[1]
      6635 I A_ADDR[5] 177 basesoc_basesoc_adr[2]
      6635 I A_ADDR[6] 176 basesoc_basesoc_adr[3]
      6635 I A_ADDR[7] 175 basesoc_basesoc_adr[4]
      6635 I A_ADDR[8] 174 basesoc_basesoc_adr[5]
      6635 I A_ADDR[9] 173 basesoc_basesoc_adr[6]
      6635 I A_ADDR[10] 172 basesoc_basesoc_adr[7]
      6635 I A_ADDR[11] 171 basesoc_basesoc_adr[8]
      6635 I A_ADDR[12] 170 basesoc_basesoc_adr[9]
      6635 I A_ADDR[13] 169 basesoc_basesoc_adr[10]
      6635 I A_ADDR[14] 168 basesoc_basesoc_adr[11]
      6635 I A_ADDR[15] 167 basesoc_basesoc_adr[12]
      6635 I  A_BM[0] 126 1'b0
      6635 I  A_BM[1] 125 1'b0
      6635 I  A_BM[2] 124 1'b0
      6635 I  A_BM[3] 123 1'b0
      6635 I  A_BM[4] 122 1'b0
      6635 I  A_BM[5] 121 1'b0
      6635 I  A_BM[6] 120 1'b0
      6635 I  A_BM[7] 119 1'b0
      6635 I  A_BM[8] 118 1'b0
      6635 I  A_BM[9] 117 1'b0
      6635 I A_BM[10] 116 1'b0
      6635 I A_BM[11] 115 1'b0
      6635 I A_BM[12] 114 1'b0
      6635 I A_BM[13] 113 1'b0
      6635 I A_BM[14] 112 1'b0
      6635 I A_BM[15] 111 1'b0
      6635 I A_BM[16] 110 1'b0
      6635 I A_BM[17] 109 1'b0
      6635 I A_BM[18] 108 1'b0
      6635 I A_BM[19] 107 1'b0
      6635 I A_BM[20] 106 1'b0
      6635 I A_BM[21] 105 1'b0
      6635 I A_BM[22] 104 1'b0
      6635 I A_BM[23] 103 1'b0
      6635 I A_BM[24] 102 1'b0
      6635 I A_BM[25] 101 1'b0
      6635 I A_BM[26] 100 1'b0
      6635 I A_BM[27] 99 1'b0
      6635 I A_BM[28] 98 1'b0
      6635 I A_BM[29] 97 1'b0
      6635 I A_BM[30] 96 1'b0
      6635 I A_BM[31] 95 1'b0
      6635 I A_BM[32] 94 1'b0
      6635 I A_BM[33] 93 1'b0
      6635 I A_BM[34] 92 1'b0
      6635 I A_BM[35] 91 1'b0
      6635 I A_BM[36] 90 1'b0
      6635 I A_BM[37] 89 1'b0
      6635 I A_BM[38] 88 1'b0
      6635 I A_BM[39] 87 1'b0
      6635 I    A_CLK 1 \UART.CLK 
      6635 I  A_DI[0] 46 1'bx
      6635 I  A_DI[1] 45 1'bx
      6635 I  A_DI[2] 44 1'bx
      6635 I  A_DI[3] 43 1'bx
      6635 I  A_DI[4] 42 1'bx
      6635 I  A_DI[5] 41 1'bx
      6635 I  A_DI[6] 40 1'bx
      6635 I  A_DI[7] 39 1'bx
      6635 I  A_DI[8] 38 1'bx
      6635 I  A_DI[9] 37 1'bx
      6635 I A_DI[10] 36 1'bx
      6635 I A_DI[11] 35 1'bx
      6635 I A_DI[12] 34 1'bx
      6635 I A_DI[13] 33 1'bx
      6635 I A_DI[14] 32 1'bx
      6635 I A_DI[15] 31 1'bx
      6635 I A_DI[16] 30 1'bx
      6635 I A_DI[17] 29 1'bx
      6635 I A_DI[18] 28 1'bx
      6635 I A_DI[19] 27 1'bx
      6635 I A_DI[20] 26 1'bx
      6635 I A_DI[21] 25 1'bx
      6635 I A_DI[22] 24 1'bx
      6635 I A_DI[23] 23 1'bx
      6635 I A_DI[24] 22 1'bx
      6635 I A_DI[25] 21 1'bx
      6635 I A_DI[26] 20 1'bx
      6635 I A_DI[27] 19 1'bx
      6635 I A_DI[28] 18 1'bx
      6635 I A_DI[29] 17 1'bx
      6635 I A_DI[30] 16 1'bx
      6635 I A_DI[31] 15 1'bx
      6635 I A_DI[32] 14 1'bx
      6635 I A_DI[33] 13 1'bx
      6635 I A_DI[34] 12 1'bx
      6635 I A_DI[35] 11 1'bx
      6635 I A_DI[36] 10 1'bx
      6635 I A_DI[37] 9 1'bx
      6635 I A_DI[38] 8 1'bx
      6635 I A_DI[39] 7 1'bx
      6635 I     A_EN 3 1'h1
      6635 I     A_WE 5 1'h0
      6635 I B_ADDR[0] 198 1'b0
      6635 I B_ADDR[1] 197 1'b0
      6635 I B_ADDR[2] 196 1'b0
      6635 I B_ADDR[3] 195 1'b0
      6635 I B_ADDR[4] 194 1'b0
      6635 I B_ADDR[5] 193 1'b0
      6635 I B_ADDR[6] 192 1'bx
      6635 I B_ADDR[7] 191 1'bx
      6635 I B_ADDR[8] 190 1'bx
      6635 I B_ADDR[9] 189 1'bx
      6635 I B_ADDR[10] 188 1'bx
      6635 I B_ADDR[11] 187 1'bx
      6635 I B_ADDR[12] 186 1'bx
      6635 I B_ADDR[13] 185 1'bx
      6635 I B_ADDR[14] 184 1'bx
      6635 I B_ADDR[15] 183 1'bx
      6635 I  B_BM[0] 166 1'b0
      6635 I  B_BM[1] 165 1'b0
      6635 I  B_BM[2] 164 1'b0
      6635 I  B_BM[3] 163 1'b0
      6635 I  B_BM[4] 162 1'b0
      6635 I  B_BM[5] 161 1'b0
      6635 I  B_BM[6] 160 1'b0
      6635 I  B_BM[7] 159 1'b0
      6635 I  B_BM[8] 158 1'b0
      6635 I  B_BM[9] 157 1'b0
      6635 I B_BM[10] 156 1'b0
      6635 I B_BM[11] 155 1'b0
      6635 I B_BM[12] 154 1'b0
      6635 I B_BM[13] 153 1'b0
      6635 I B_BM[14] 152 1'b0
      6635 I B_BM[15] 151 1'b0
      6635 I B_BM[16] 150 1'b0
      6635 I B_BM[17] 149 1'b0
      6635 I B_BM[18] 148 1'b0
      6635 I B_BM[19] 147 1'b0
      6635 I B_BM[20] 146 1'b0
      6635 I B_BM[21] 145 1'b0
      6635 I B_BM[22] 144 1'b0
      6635 I B_BM[23] 143 1'b0
      6635 I B_BM[24] 142 1'b0
      6635 I B_BM[25] 141 1'b0
      6635 I B_BM[26] 140 1'b0
      6635 I B_BM[27] 139 1'b0
      6635 I B_BM[28] 138 1'b0
      6635 I B_BM[29] 137 1'b0
      6635 I B_BM[30] 136 1'b0
      6635 I B_BM[31] 135 1'b0
      6635 I B_BM[32] 134 1'b0
      6635 I B_BM[33] 133 1'b0
      6635 I B_BM[34] 132 1'b0
      6635 I B_BM[35] 131 1'b0
      6635 I B_BM[36] 130 1'b0
      6635 I B_BM[37] 129 1'b0
      6635 I B_BM[38] 128 1'b0
      6635 I B_BM[39] 127 1'b0
      6635 I    B_CLK 2 1'h0
      6635 I  B_DI[0] 86 1'bx
      6635 I  B_DI[1] 85 1'bx
      6635 I  B_DI[2] 84 1'bx
      6635 I  B_DI[3] 83 1'bx
      6635 I  B_DI[4] 82 1'bx
      6635 I  B_DI[5] 81 1'bx
      6635 I  B_DI[6] 80 1'bx
      6635 I  B_DI[7] 79 1'bx
      6635 I  B_DI[8] 78 1'bx
      6635 I  B_DI[9] 77 1'bx
      6635 I B_DI[10] 76 1'bx
      6635 I B_DI[11] 75 1'bx
      6635 I B_DI[12] 74 1'bx
      6635 I B_DI[13] 73 1'bx
      6635 I B_DI[14] 72 1'bx
      6635 I B_DI[15] 71 1'bx
      6635 I B_DI[16] 70 1'bx
      6635 I B_DI[17] 69 1'bx
      6635 I B_DI[18] 68 1'bx
      6635 I B_DI[19] 67 1'bx
      6635 I B_DI[20] 66 1'bx
      6635 I B_DI[21] 65 1'bx
      6635 I B_DI[22] 64 1'bx
      6635 I B_DI[23] 63 1'bx
      6635 I B_DI[24] 62 1'bx
      6635 I B_DI[25] 61 1'bx
      6635 I B_DI[26] 60 1'bx
      6635 I B_DI[27] 59 1'bx
      6635 I B_DI[28] 58 1'bx
      6635 I B_DI[29] 57 1'bx
      6635 I B_DI[30] 56 1'bx
      6635 I B_DI[31] 55 1'bx
      6635 I B_DI[32] 54 1'bx
      6635 I B_DI[33] 53 1'bx
      6635 I B_DI[34] 52 1'bx
      6635 I B_DI[35] 51 1'bx
      6635 I B_DI[36] 50 1'bx
      6635 I B_DI[37] 49 1'bx
      6635 I B_DI[38] 48 1'bx
      6635 I B_DI[39] 47 1'bx
      6635 I     B_EN 4 1'h0
      6635 I     B_WE 6 1'h0
      6635 O  A_DO[0] 40 _2020_[1]
      6635 O  A_DO[1] 39 _2133_[1]
      6635 O  A_DO[2] 38 _2741_[1]
      6635 O  A_DO[3] 37 _2733_[1]
      6635 O  A_DO[4] 36 _1510_[4]
      6635 O  A_DO[5] 35 _1471_[0]
      6635 O  A_DO[6] 34 _1471_[1]
      6635 O  A_DO[7] 33 _1471_[2]
      6635 O  A_DO[8] 32 _1471_[3]
      6635 O  A_DO[9] 31 _1471_[4]
      6635 O A_DO[10] 30 _1471_[5]
      6635 O A_DO[11] 29 _1471_[6]
      6635 O A_DO[12] 28 _1471_[7]
      6635 O A_DO[13] 27 _1471_[8]
      6635 O A_DO[14] 26 _1471_[9]
      6635 O A_DO[15] 25 _1471_[10]
      6635 O A_DO[16] 24 _1471_[11]
      6635 O A_DO[17] 23 _1471_[12]
      6635 O A_DO[18] 22 _1471_[13]
      6635 O A_DO[19] 21 _1471_[14]
      6635 O A_DO[20] 20 _1471_[15]
      6635 O A_DO[21] 19 _1471_[16]
      6635 O A_DO[22] 18 _1471_[17]
      6635 O A_DO[23] 17 _1471_[18]
      6635 O A_DO[24] 16 _1471_[19]
      6635 O A_DO[25] 15 _1471_[20]
      6635 O A_DO[26] 14 _1471_[21]
      6635 O A_DO[27] 13 _1471_[22]
      6635 O A_DO[28] 12 _1471_[23]
      6635 O A_DO[29] 11 _1471_[24]
      6635 O A_DO[30] 10 _1471_[25]
      6635 O A_DO[31] 9 _1471_[26]
      6635 O A_DO[32] 8 _1471_[27]
      6635 O A_DO[33] 7 _1471_[28]
      6635 O A_DO[34] 6 _1471_[29]
      6635 O A_DO[35] 5 _1471_[30]
      6635 O A_DO[36] 4 _1471_[31]
      6635 O A_DO[37] 3 _1471_[32]
      6635 O A_DO[38] 2 _1471_[33]
      6635 O A_DO[39] 1 _1471_[34]
      6635 O  B_DO[0] 80 _1526_[0]
      6635 O  B_DO[1] 79 _1526_[1]
      6635 O  B_DO[2] 78 _1526_[2]
      6635 O  B_DO[3] 77 _1526_[3]
      6635 O  B_DO[4] 76 _1526_[4]
      6635 O  B_DO[5] 75 _1526_[5]
      6635 O  B_DO[6] 74 _1526_[6]
      6635 O  B_DO[7] 73 _1526_[7]
      6635 O  B_DO[8] 72 _1526_[8]
      6635 O  B_DO[9] 71 _1526_[9]
      6635 O B_DO[10] 70 _1526_[10]
      6635 O B_DO[11] 69 _1526_[11]
      6635 O B_DO[12] 68 _1526_[12]
      6635 O B_DO[13] 67 _1526_[13]
      6635 O B_DO[14] 66 _1526_[14]
      6635 O B_DO[15] 65 _1526_[15]
      6635 O B_DO[16] 64 _1526_[16]
      6635 O B_DO[17] 63 _1526_[17]
      6635 O B_DO[18] 62 _1526_[18]
      6635 O B_DO[19] 61 _1526_[19]
      6635 O B_DO[20] 60 _1526_[20]
      6635 O B_DO[21] 59 _1526_[21]
      6635 O B_DO[22] 58 _1526_[22]
      6635 O B_DO[23] 57 _1526_[23]
      6635 O B_DO[24] 56 _1526_[24]
      6635 O B_DO[25] 55 _1526_[25]
      6635 O B_DO[26] 54 _1526_[26]
      6635 O B_DO[27] 53 _1526_[27]
      6635 O B_DO[28] 52 _1526_[28]
      6635 O B_DO[29] 51 _1526_[29]
      6635 O B_DO[30] 50 _1526_[30]
      6635 O B_DO[31] 49 _1526_[31]
      6635 O B_DO[32] 48 _1526_[32]
      6635 O B_DO[33] 47 _1526_[33]
      6635 O B_DO[34] 46 _1526_[34]
      6635 O B_DO[35] 45 _1526_[35]
      6635 O B_DO[36] 44 _1526_[36]
      6635 O B_DO[37] 43 _1526_[37]
      6635 O B_DO[38] 42 _1526_[38]
      6635 O B_DO[39] 41 _1526_[39]
      6636 I A_ADDR[0] 182 1'b0
      6636 I A_ADDR[1] 181 1'b0
      6636 I A_ADDR[2] 180 1'b0
      6636 I A_ADDR[3] 179 basesoc_basesoc_adr[0]
      6636 I A_ADDR[4] 178 basesoc_basesoc_adr[1]
      6636 I A_ADDR[5] 177 basesoc_basesoc_adr[2]
      6636 I A_ADDR[6] 176 basesoc_basesoc_adr[3]
      6636 I A_ADDR[7] 175 basesoc_basesoc_adr[4]
      6636 I A_ADDR[8] 174 basesoc_basesoc_adr[5]
      6636 I A_ADDR[9] 173 basesoc_basesoc_adr[6]
      6636 I A_ADDR[10] 172 basesoc_basesoc_adr[7]
      6636 I A_ADDR[11] 171 basesoc_basesoc_adr[8]
      6636 I A_ADDR[12] 170 basesoc_basesoc_adr[9]
      6636 I A_ADDR[13] 169 basesoc_basesoc_adr[10]
      6636 I A_ADDR[14] 168 basesoc_basesoc_adr[11]
      6636 I A_ADDR[15] 167 basesoc_basesoc_adr[12]
      6636 I  A_BM[0] 126 1'b0
      6636 I  A_BM[1] 125 1'b0
      6636 I  A_BM[2] 124 1'b0
      6636 I  A_BM[3] 123 1'b0
      6636 I  A_BM[4] 122 1'b0
      6636 I  A_BM[5] 121 1'b0
      6636 I  A_BM[6] 120 1'b0
      6636 I  A_BM[7] 119 1'b0
      6636 I  A_BM[8] 118 1'b0
      6636 I  A_BM[9] 117 1'b0
      6636 I A_BM[10] 116 1'b0
      6636 I A_BM[11] 115 1'b0
      6636 I A_BM[12] 114 1'b0
      6636 I A_BM[13] 113 1'b0
      6636 I A_BM[14] 112 1'b0
      6636 I A_BM[15] 111 1'b0
      6636 I A_BM[16] 110 1'b0
      6636 I A_BM[17] 109 1'b0
      6636 I A_BM[18] 108 1'b0
      6636 I A_BM[19] 107 1'b0
      6636 I A_BM[20] 106 1'b0
      6636 I A_BM[21] 105 1'b0
      6636 I A_BM[22] 104 1'b0
      6636 I A_BM[23] 103 1'b0
      6636 I A_BM[24] 102 1'b0
      6636 I A_BM[25] 101 1'b0
      6636 I A_BM[26] 100 1'b0
      6636 I A_BM[27] 99 1'b0
      6636 I A_BM[28] 98 1'b0
      6636 I A_BM[29] 97 1'b0
      6636 I A_BM[30] 96 1'b0
      6636 I A_BM[31] 95 1'b0
      6636 I A_BM[32] 94 1'b0
      6636 I A_BM[33] 93 1'b0
      6636 I A_BM[34] 92 1'b0
      6636 I A_BM[35] 91 1'b0
      6636 I A_BM[36] 90 1'b0
      6636 I A_BM[37] 89 1'b0
      6636 I A_BM[38] 88 1'b0
      6636 I A_BM[39] 87 1'b0
      6636 I    A_CLK 1 \UART.CLK 
      6636 I  A_DI[0] 46 1'bx
      6636 I  A_DI[1] 45 1'bx
      6636 I  A_DI[2] 44 1'bx
      6636 I  A_DI[3] 43 1'bx
      6636 I  A_DI[4] 42 1'bx
      6636 I  A_DI[5] 41 1'bx
      6636 I  A_DI[6] 40 1'bx
      6636 I  A_DI[7] 39 1'bx
      6636 I  A_DI[8] 38 1'bx
      6636 I  A_DI[9] 37 1'bx
      6636 I A_DI[10] 36 1'bx
      6636 I A_DI[11] 35 1'bx
      6636 I A_DI[12] 34 1'bx
      6636 I A_DI[13] 33 1'bx
      6636 I A_DI[14] 32 1'bx
      6636 I A_DI[15] 31 1'bx
      6636 I A_DI[16] 30 1'bx
      6636 I A_DI[17] 29 1'bx
      6636 I A_DI[18] 28 1'bx
      6636 I A_DI[19] 27 1'bx
      6636 I A_DI[20] 26 1'bx
      6636 I A_DI[21] 25 1'bx
      6636 I A_DI[22] 24 1'bx
      6636 I A_DI[23] 23 1'bx
      6636 I A_DI[24] 22 1'bx
      6636 I A_DI[25] 21 1'bx
      6636 I A_DI[26] 20 1'bx
      6636 I A_DI[27] 19 1'bx
      6636 I A_DI[28] 18 1'bx
      6636 I A_DI[29] 17 1'bx
      6636 I A_DI[30] 16 1'bx
      6636 I A_DI[31] 15 1'bx
      6636 I A_DI[32] 14 1'bx
      6636 I A_DI[33] 13 1'bx
      6636 I A_DI[34] 12 1'bx
      6636 I A_DI[35] 11 1'bx
      6636 I A_DI[36] 10 1'bx
      6636 I A_DI[37] 9 1'bx
      6636 I A_DI[38] 8 1'bx
      6636 I A_DI[39] 7 1'bx
      6636 I     A_EN 3 1'h1
      6636 I     A_WE 5 1'h0
      6636 I B_ADDR[0] 198 1'b0
      6636 I B_ADDR[1] 197 1'b0
      6636 I B_ADDR[2] 196 1'b0
      6636 I B_ADDR[3] 195 1'b0
      6636 I B_ADDR[4] 194 1'b0
      6636 I B_ADDR[5] 193 1'b0
      6636 I B_ADDR[6] 192 1'bx
      6636 I B_ADDR[7] 191 1'bx
      6636 I B_ADDR[8] 190 1'bx
      6636 I B_ADDR[9] 189 1'bx
      6636 I B_ADDR[10] 188 1'bx
      6636 I B_ADDR[11] 187 1'bx
      6636 I B_ADDR[12] 186 1'bx
      6636 I B_ADDR[13] 185 1'bx
      6636 I B_ADDR[14] 184 1'bx
      6636 I B_ADDR[15] 183 1'bx
      6636 I  B_BM[0] 166 1'b0
      6636 I  B_BM[1] 165 1'b0
      6636 I  B_BM[2] 164 1'b0
      6636 I  B_BM[3] 163 1'b0
      6636 I  B_BM[4] 162 1'b0
      6636 I  B_BM[5] 161 1'b0
      6636 I  B_BM[6] 160 1'b0
      6636 I  B_BM[7] 159 1'b0
      6636 I  B_BM[8] 158 1'b0
      6636 I  B_BM[9] 157 1'b0
      6636 I B_BM[10] 156 1'b0
      6636 I B_BM[11] 155 1'b0
      6636 I B_BM[12] 154 1'b0
      6636 I B_BM[13] 153 1'b0
      6636 I B_BM[14] 152 1'b0
      6636 I B_BM[15] 151 1'b0
      6636 I B_BM[16] 150 1'b0
      6636 I B_BM[17] 149 1'b0
      6636 I B_BM[18] 148 1'b0
      6636 I B_BM[19] 147 1'b0
      6636 I B_BM[20] 146 1'b0
      6636 I B_BM[21] 145 1'b0
      6636 I B_BM[22] 144 1'b0
      6636 I B_BM[23] 143 1'b0
      6636 I B_BM[24] 142 1'b0
      6636 I B_BM[25] 141 1'b0
      6636 I B_BM[26] 140 1'b0
      6636 I B_BM[27] 139 1'b0
      6636 I B_BM[28] 138 1'b0
      6636 I B_BM[29] 137 1'b0
      6636 I B_BM[30] 136 1'b0
      6636 I B_BM[31] 135 1'b0
      6636 I B_BM[32] 134 1'b0
      6636 I B_BM[33] 133 1'b0
      6636 I B_BM[34] 132 1'b0
      6636 I B_BM[35] 131 1'b0
      6636 I B_BM[36] 130 1'b0
      6636 I B_BM[37] 129 1'b0
      6636 I B_BM[38] 128 1'b0
      6636 I B_BM[39] 127 1'b0
      6636 I    B_CLK 2 1'h0
      6636 I  B_DI[0] 86 1'bx
      6636 I  B_DI[1] 85 1'bx
      6636 I  B_DI[2] 84 1'bx
      6636 I  B_DI[3] 83 1'bx
      6636 I  B_DI[4] 82 1'bx
      6636 I  B_DI[5] 81 1'bx
      6636 I  B_DI[6] 80 1'bx
      6636 I  B_DI[7] 79 1'bx
      6636 I  B_DI[8] 78 1'bx
      6636 I  B_DI[9] 77 1'bx
      6636 I B_DI[10] 76 1'bx
      6636 I B_DI[11] 75 1'bx
      6636 I B_DI[12] 74 1'bx
      6636 I B_DI[13] 73 1'bx
      6636 I B_DI[14] 72 1'bx
      6636 I B_DI[15] 71 1'bx
      6636 I B_DI[16] 70 1'bx
      6636 I B_DI[17] 69 1'bx
      6636 I B_DI[18] 68 1'bx
      6636 I B_DI[19] 67 1'bx
      6636 I B_DI[20] 66 1'bx
      6636 I B_DI[21] 65 1'bx
      6636 I B_DI[22] 64 1'bx
      6636 I B_DI[23] 63 1'bx
      6636 I B_DI[24] 62 1'bx
      6636 I B_DI[25] 61 1'bx
      6636 I B_DI[26] 60 1'bx
      6636 I B_DI[27] 59 1'bx
      6636 I B_DI[28] 58 1'bx
      6636 I B_DI[29] 57 1'bx
      6636 I B_DI[30] 56 1'bx
      6636 I B_DI[31] 55 1'bx
      6636 I B_DI[32] 54 1'bx
      6636 I B_DI[33] 53 1'bx
      6636 I B_DI[34] 52 1'bx
      6636 I B_DI[35] 51 1'bx
      6636 I B_DI[36] 50 1'bx
      6636 I B_DI[37] 49 1'bx
      6636 I B_DI[38] 48 1'bx
      6636 I B_DI[39] 47 1'bx
      6636 I     B_EN 4 1'h0
      6636 I     B_WE 6 1'h0
      6636 O  A_DO[0] 40 _1987_[0]
      6636 O  A_DO[1] 39 _2729_[0]
      6636 O  A_DO[2] 38 _2722_[0]
      6636 O  A_DO[3] 37 _2125_[0]
      6636 O  A_DO[4] 36 _2280_[0]
      6636 O  A_DO[5] 35 _1472_[0]
      6636 O  A_DO[6] 34 _1472_[1]
      6636 O  A_DO[7] 33 _1472_[2]
      6636 O  A_DO[8] 32 _1472_[3]
      6636 O  A_DO[9] 31 _1472_[4]
      6636 O A_DO[10] 30 _1472_[5]
      6636 O A_DO[11] 29 _1472_[6]
      6636 O A_DO[12] 28 _1472_[7]
      6636 O A_DO[13] 27 _1472_[8]
      6636 O A_DO[14] 26 _1472_[9]
      6636 O A_DO[15] 25 _1472_[10]
      6636 O A_DO[16] 24 _1472_[11]
      6636 O A_DO[17] 23 _1472_[12]
      6636 O A_DO[18] 22 _1472_[13]
      6636 O A_DO[19] 21 _1472_[14]
      6636 O A_DO[20] 20 _1472_[15]
      6636 O A_DO[21] 19 _1472_[16]
      6636 O A_DO[22] 18 _1472_[17]
      6636 O A_DO[23] 17 _1472_[18]
      6636 O A_DO[24] 16 _1472_[19]
      6636 O A_DO[25] 15 _1472_[20]
      6636 O A_DO[26] 14 _1472_[21]
      6636 O A_DO[27] 13 _1472_[22]
      6636 O A_DO[28] 12 _1472_[23]
      6636 O A_DO[29] 11 _1472_[24]
      6636 O A_DO[30] 10 _1472_[25]
      6636 O A_DO[31] 9 _1472_[26]
      6636 O A_DO[32] 8 _1472_[27]
      6636 O A_DO[33] 7 _1472_[28]
      6636 O A_DO[34] 6 _1472_[29]
      6636 O A_DO[35] 5 _1472_[30]
      6636 O A_DO[36] 4 _1472_[31]
      6636 O A_DO[37] 3 _1472_[32]
      6636 O A_DO[38] 2 _1472_[33]
      6636 O A_DO[39] 1 _1472_[34]
      6636 O  B_DO[0] 80 _1516_[0]
      6636 O  B_DO[1] 79 _1516_[1]
      6636 O  B_DO[2] 78 _1516_[2]
      6636 O  B_DO[3] 77 _1516_[3]
      6636 O  B_DO[4] 76 _1516_[4]
      6636 O  B_DO[5] 75 _1516_[5]
      6636 O  B_DO[6] 74 _1516_[6]
      6636 O  B_DO[7] 73 _1516_[7]
      6636 O  B_DO[8] 72 _1516_[8]
      6636 O  B_DO[9] 71 _1516_[9]
      6636 O B_DO[10] 70 _1516_[10]
      6636 O B_DO[11] 69 _1516_[11]
      6636 O B_DO[12] 68 _1516_[12]
      6636 O B_DO[13] 67 _1516_[13]
      6636 O B_DO[14] 66 _1516_[14]
      6636 O B_DO[15] 65 _1516_[15]
      6636 O B_DO[16] 64 _1516_[16]
      6636 O B_DO[17] 63 _1516_[17]
      6636 O B_DO[18] 62 _1516_[18]
      6636 O B_DO[19] 61 _1516_[19]
      6636 O B_DO[20] 60 _1516_[20]
      6636 O B_DO[21] 59 _1516_[21]
      6636 O B_DO[22] 58 _1516_[22]
      6636 O B_DO[23] 57 _1516_[23]
      6636 O B_DO[24] 56 _1516_[24]
      6636 O B_DO[25] 55 _1516_[25]
      6636 O B_DO[26] 54 _1516_[26]
      6636 O B_DO[27] 53 _1516_[27]
      6636 O B_DO[28] 52 _1516_[28]
      6636 O B_DO[29] 51 _1516_[29]
      6636 O B_DO[30] 50 _1516_[30]
      6636 O B_DO[31] 49 _1516_[31]
      6636 O B_DO[32] 48 _1516_[32]
      6636 O B_DO[33] 47 _1516_[33]
      6636 O B_DO[34] 46 _1516_[34]
      6636 O B_DO[35] 45 _1516_[35]
      6636 O B_DO[36] 44 _1516_[36]
      6636 O B_DO[37] 43 _1516_[37]
      6636 O B_DO[38] 42 _1516_[38]
      6636 O B_DO[39] 41 _1516_[39]
      6637 I A_ADDR[0] 182 1'b0
      6637 I A_ADDR[1] 181 1'b0
      6637 I A_ADDR[2] 180 1'b0
      6637 I A_ADDR[3] 179 basesoc_basesoc_adr[0]
      6637 I A_ADDR[4] 178 basesoc_basesoc_adr[1]
      6637 I A_ADDR[5] 177 basesoc_basesoc_adr[2]
      6637 I A_ADDR[6] 176 basesoc_basesoc_adr[3]
      6637 I A_ADDR[7] 175 basesoc_basesoc_adr[4]
      6637 I A_ADDR[8] 174 basesoc_basesoc_adr[5]
      6637 I A_ADDR[9] 173 basesoc_basesoc_adr[6]
      6637 I A_ADDR[10] 172 basesoc_basesoc_adr[7]
      6637 I A_ADDR[11] 171 basesoc_basesoc_adr[8]
      6637 I A_ADDR[12] 170 basesoc_basesoc_adr[9]
      6637 I A_ADDR[13] 169 basesoc_basesoc_adr[10]
      6637 I A_ADDR[14] 168 basesoc_basesoc_adr[11]
      6637 I A_ADDR[15] 167 basesoc_basesoc_adr[12]
      6637 I  A_BM[0] 126 1'b0
      6637 I  A_BM[1] 125 1'b0
      6637 I  A_BM[2] 124 1'b0
      6637 I  A_BM[3] 123 1'b0
      6637 I  A_BM[4] 122 1'b0
      6637 I  A_BM[5] 121 1'b0
      6637 I  A_BM[6] 120 1'b0
      6637 I  A_BM[7] 119 1'b0
      6637 I  A_BM[8] 118 1'b0
      6637 I  A_BM[9] 117 1'b0
      6637 I A_BM[10] 116 1'b0
      6637 I A_BM[11] 115 1'b0
      6637 I A_BM[12] 114 1'b0
      6637 I A_BM[13] 113 1'b0
      6637 I A_BM[14] 112 1'b0
      6637 I A_BM[15] 111 1'b0
      6637 I A_BM[16] 110 1'b0
      6637 I A_BM[17] 109 1'b0
      6637 I A_BM[18] 108 1'b0
      6637 I A_BM[19] 107 1'b0
      6637 I A_BM[20] 106 1'b0
      6637 I A_BM[21] 105 1'b0
      6637 I A_BM[22] 104 1'b0
      6637 I A_BM[23] 103 1'b0
      6637 I A_BM[24] 102 1'b0
      6637 I A_BM[25] 101 1'b0
      6637 I A_BM[26] 100 1'b0
      6637 I A_BM[27] 99 1'b0
      6637 I A_BM[28] 98 1'b0
      6637 I A_BM[29] 97 1'b0
      6637 I A_BM[30] 96 1'b0
      6637 I A_BM[31] 95 1'b0
      6637 I A_BM[32] 94 1'b0
      6637 I A_BM[33] 93 1'b0
      6637 I A_BM[34] 92 1'b0
      6637 I A_BM[35] 91 1'b0
      6637 I A_BM[36] 90 1'b0
      6637 I A_BM[37] 89 1'b0
      6637 I A_BM[38] 88 1'b0
      6637 I A_BM[39] 87 1'b0
      6637 I    A_CLK 1 \UART.CLK 
      6637 I  A_DI[0] 46 1'bx
      6637 I  A_DI[1] 45 1'bx
      6637 I  A_DI[2] 44 1'bx
      6637 I  A_DI[3] 43 1'bx
      6637 I  A_DI[4] 42 1'bx
      6637 I  A_DI[5] 41 1'bx
      6637 I  A_DI[6] 40 1'bx
      6637 I  A_DI[7] 39 1'bx
      6637 I  A_DI[8] 38 1'bx
      6637 I  A_DI[9] 37 1'bx
      6637 I A_DI[10] 36 1'bx
      6637 I A_DI[11] 35 1'bx
      6637 I A_DI[12] 34 1'bx
      6637 I A_DI[13] 33 1'bx
      6637 I A_DI[14] 32 1'bx
      6637 I A_DI[15] 31 1'bx
      6637 I A_DI[16] 30 1'bx
      6637 I A_DI[17] 29 1'bx
      6637 I A_DI[18] 28 1'bx
      6637 I A_DI[19] 27 1'bx
      6637 I A_DI[20] 26 1'bx
      6637 I A_DI[21] 25 1'bx
      6637 I A_DI[22] 24 1'bx
      6637 I A_DI[23] 23 1'bx
      6637 I A_DI[24] 22 1'bx
      6637 I A_DI[25] 21 1'bx
      6637 I A_DI[26] 20 1'bx
      6637 I A_DI[27] 19 1'bx
      6637 I A_DI[28] 18 1'bx
      6637 I A_DI[29] 17 1'bx
      6637 I A_DI[30] 16 1'bx
      6637 I A_DI[31] 15 1'bx
      6637 I A_DI[32] 14 1'bx
      6637 I A_DI[33] 13 1'bx
      6637 I A_DI[34] 12 1'bx
      6637 I A_DI[35] 11 1'bx
      6637 I A_DI[36] 10 1'bx
      6637 I A_DI[37] 9 1'bx
      6637 I A_DI[38] 8 1'bx
      6637 I A_DI[39] 7 1'bx
      6637 I     A_EN 3 1'h1
      6637 I     A_WE 5 1'h0
      6637 I B_ADDR[0] 198 1'b0
      6637 I B_ADDR[1] 197 1'b0
      6637 I B_ADDR[2] 196 1'b0
      6637 I B_ADDR[3] 195 1'b0
      6637 I B_ADDR[4] 194 1'b0
      6637 I B_ADDR[5] 193 1'b0
      6637 I B_ADDR[6] 192 1'bx
      6637 I B_ADDR[7] 191 1'bx
      6637 I B_ADDR[8] 190 1'bx
      6637 I B_ADDR[9] 189 1'bx
      6637 I B_ADDR[10] 188 1'bx
      6637 I B_ADDR[11] 187 1'bx
      6637 I B_ADDR[12] 186 1'bx
      6637 I B_ADDR[13] 185 1'bx
      6637 I B_ADDR[14] 184 1'bx
      6637 I B_ADDR[15] 183 1'bx
      6637 I  B_BM[0] 166 1'b0
      6637 I  B_BM[1] 165 1'b0
      6637 I  B_BM[2] 164 1'b0
      6637 I  B_BM[3] 163 1'b0
      6637 I  B_BM[4] 162 1'b0
      6637 I  B_BM[5] 161 1'b0
      6637 I  B_BM[6] 160 1'b0
      6637 I  B_BM[7] 159 1'b0
      6637 I  B_BM[8] 158 1'b0
      6637 I  B_BM[9] 157 1'b0
      6637 I B_BM[10] 156 1'b0
      6637 I B_BM[11] 155 1'b0
      6637 I B_BM[12] 154 1'b0
      6637 I B_BM[13] 153 1'b0
      6637 I B_BM[14] 152 1'b0
      6637 I B_BM[15] 151 1'b0
      6637 I B_BM[16] 150 1'b0
      6637 I B_BM[17] 149 1'b0
      6637 I B_BM[18] 148 1'b0
      6637 I B_BM[19] 147 1'b0
      6637 I B_BM[20] 146 1'b0
      6637 I B_BM[21] 145 1'b0
      6637 I B_BM[22] 144 1'b0
      6637 I B_BM[23] 143 1'b0
      6637 I B_BM[24] 142 1'b0
      6637 I B_BM[25] 141 1'b0
      6637 I B_BM[26] 140 1'b0
      6637 I B_BM[27] 139 1'b0
      6637 I B_BM[28] 138 1'b0
      6637 I B_BM[29] 137 1'b0
      6637 I B_BM[30] 136 1'b0
      6637 I B_BM[31] 135 1'b0
      6637 I B_BM[32] 134 1'b0
      6637 I B_BM[33] 133 1'b0
      6637 I B_BM[34] 132 1'b0
      6637 I B_BM[35] 131 1'b0
      6637 I B_BM[36] 130 1'b0
      6637 I B_BM[37] 129 1'b0
      6637 I B_BM[38] 128 1'b0
      6637 I B_BM[39] 127 1'b0
      6637 I    B_CLK 2 1'h0
      6637 I  B_DI[0] 86 1'bx
      6637 I  B_DI[1] 85 1'bx
      6637 I  B_DI[2] 84 1'bx
      6637 I  B_DI[3] 83 1'bx
      6637 I  B_DI[4] 82 1'bx
      6637 I  B_DI[5] 81 1'bx
      6637 I  B_DI[6] 80 1'bx
      6637 I  B_DI[7] 79 1'bx
      6637 I  B_DI[8] 78 1'bx
      6637 I  B_DI[9] 77 1'bx
      6637 I B_DI[10] 76 1'bx
      6637 I B_DI[11] 75 1'bx
      6637 I B_DI[12] 74 1'bx
      6637 I B_DI[13] 73 1'bx
      6637 I B_DI[14] 72 1'bx
      6637 I B_DI[15] 71 1'bx
      6637 I B_DI[16] 70 1'bx
      6637 I B_DI[17] 69 1'bx
      6637 I B_DI[18] 68 1'bx
      6637 I B_DI[19] 67 1'bx
      6637 I B_DI[20] 66 1'bx
      6637 I B_DI[21] 65 1'bx
      6637 I B_DI[22] 64 1'bx
      6637 I B_DI[23] 63 1'bx
      6637 I B_DI[24] 62 1'bx
      6637 I B_DI[25] 61 1'bx
      6637 I B_DI[26] 60 1'bx
      6637 I B_DI[27] 59 1'bx
      6637 I B_DI[28] 58 1'bx
      6637 I B_DI[29] 57 1'bx
      6637 I B_DI[30] 56 1'bx
      6637 I B_DI[31] 55 1'bx
      6637 I B_DI[32] 54 1'bx
      6637 I B_DI[33] 53 1'bx
      6637 I B_DI[34] 52 1'bx
      6637 I B_DI[35] 51 1'bx
      6637 I B_DI[36] 50 1'bx
      6637 I B_DI[37] 49 1'bx
      6637 I B_DI[38] 48 1'bx
      6637 I B_DI[39] 47 1'bx
      6637 I     B_EN 4 1'h0
      6637 I     B_WE 6 1'h0
      6637 O  A_DO[0] 40 _1993_[0]
      6637 O  A_DO[1] 39 _1996_[0]
      6637 O  A_DO[2] 38 _2714_[0]
      6637 O  A_DO[3] 37 _2690_[0]
      6637 O  A_DO[4] 36 _2136_[0]
      6637 O  A_DO[5] 35 _1473_[0]
      6637 O  A_DO[6] 34 _1473_[1]
      6637 O  A_DO[7] 33 _1473_[2]
      6637 O  A_DO[8] 32 _1473_[3]
      6637 O  A_DO[9] 31 _1473_[4]
      6637 O A_DO[10] 30 _1473_[5]
      6637 O A_DO[11] 29 _1473_[6]
      6637 O A_DO[12] 28 _1473_[7]
      6637 O A_DO[13] 27 _1473_[8]
      6637 O A_DO[14] 26 _1473_[9]
      6637 O A_DO[15] 25 _1473_[10]
      6637 O A_DO[16] 24 _1473_[11]
      6637 O A_DO[17] 23 _1473_[12]
      6637 O A_DO[18] 22 _1473_[13]
      6637 O A_DO[19] 21 _1473_[14]
      6637 O A_DO[20] 20 _1473_[15]
      6637 O A_DO[21] 19 _1473_[16]
      6637 O A_DO[22] 18 _1473_[17]
      6637 O A_DO[23] 17 _1473_[18]
      6637 O A_DO[24] 16 _1473_[19]
      6637 O A_DO[25] 15 _1473_[20]
      6637 O A_DO[26] 14 _1473_[21]
      6637 O A_DO[27] 13 _1473_[22]
      6637 O A_DO[28] 12 _1473_[23]
      6637 O A_DO[29] 11 _1473_[24]
      6637 O A_DO[30] 10 _1473_[25]
      6637 O A_DO[31] 9 _1473_[26]
      6637 O A_DO[32] 8 _1473_[27]
      6637 O A_DO[33] 7 _1473_[28]
      6637 O A_DO[34] 6 _1473_[29]
      6637 O A_DO[35] 5 _1473_[30]
      6637 O A_DO[36] 4 _1473_[31]
      6637 O A_DO[37] 3 _1473_[32]
      6637 O A_DO[38] 2 _1473_[33]
      6637 O A_DO[39] 1 _1473_[34]
      6637 O  B_DO[0] 80 _1517_[0]
      6637 O  B_DO[1] 79 _1517_[1]
      6637 O  B_DO[2] 78 _1517_[2]
      6637 O  B_DO[3] 77 _1517_[3]
      6637 O  B_DO[4] 76 _1517_[4]
      6637 O  B_DO[5] 75 _1517_[5]
      6637 O  B_DO[6] 74 _1517_[6]
      6637 O  B_DO[7] 73 _1517_[7]
      6637 O  B_DO[8] 72 _1517_[8]
      6637 O  B_DO[9] 71 _1517_[9]
      6637 O B_DO[10] 70 _1517_[10]
      6637 O B_DO[11] 69 _1517_[11]
      6637 O B_DO[12] 68 _1517_[12]
      6637 O B_DO[13] 67 _1517_[13]
      6637 O B_DO[14] 66 _1517_[14]
      6637 O B_DO[15] 65 _1517_[15]
      6637 O B_DO[16] 64 _1517_[16]
      6637 O B_DO[17] 63 _1517_[17]
      6637 O B_DO[18] 62 _1517_[18]
      6637 O B_DO[19] 61 _1517_[19]
      6637 O B_DO[20] 60 _1517_[20]
      6637 O B_DO[21] 59 _1517_[21]
      6637 O B_DO[22] 58 _1517_[22]
      6637 O B_DO[23] 57 _1517_[23]
      6637 O B_DO[24] 56 _1517_[24]
      6637 O B_DO[25] 55 _1517_[25]
      6637 O B_DO[26] 54 _1517_[26]
      6637 O B_DO[27] 53 _1517_[27]
      6637 O B_DO[28] 52 _1517_[28]
      6637 O B_DO[29] 51 _1517_[29]
      6637 O B_DO[30] 50 _1517_[30]
      6637 O B_DO[31] 49 _1517_[31]
      6637 O B_DO[32] 48 _1517_[32]
      6637 O B_DO[33] 47 _1517_[33]
      6637 O B_DO[34] 46 _1517_[34]
      6637 O B_DO[35] 45 _1517_[35]
      6637 O B_DO[36] 44 _1517_[36]
      6637 O B_DO[37] 43 _1517_[37]
      6637 O B_DO[38] 42 _1517_[38]
      6637 O B_DO[39] 41 _1517_[39]
      6638 I A_ADDR[0] 182 1'b0
      6638 I A_ADDR[1] 181 1'b0
      6638 I A_ADDR[2] 180 1'b0
      6638 I A_ADDR[3] 179 basesoc_basesoc_adr[0]
      6638 I A_ADDR[4] 178 basesoc_basesoc_adr[1]
      6638 I A_ADDR[5] 177 basesoc_basesoc_adr[2]
      6638 I A_ADDR[6] 176 basesoc_basesoc_adr[3]
      6638 I A_ADDR[7] 175 basesoc_basesoc_adr[4]
      6638 I A_ADDR[8] 174 basesoc_basesoc_adr[5]
      6638 I A_ADDR[9] 173 basesoc_basesoc_adr[6]
      6638 I A_ADDR[10] 172 basesoc_basesoc_adr[7]
      6638 I A_ADDR[11] 171 basesoc_basesoc_adr[8]
      6638 I A_ADDR[12] 170 basesoc_basesoc_adr[9]
      6638 I A_ADDR[13] 169 basesoc_basesoc_adr[10]
      6638 I A_ADDR[14] 168 basesoc_basesoc_adr[11]
      6638 I A_ADDR[15] 167 basesoc_basesoc_adr[12]
      6638 I  A_BM[0] 126 1'b0
      6638 I  A_BM[1] 125 1'b0
      6638 I  A_BM[2] 124 1'b0
      6638 I  A_BM[3] 123 1'b0
      6638 I  A_BM[4] 122 1'b0
      6638 I  A_BM[5] 121 1'b0
      6638 I  A_BM[6] 120 1'b0
      6638 I  A_BM[7] 119 1'b0
      6638 I  A_BM[8] 118 1'b0
      6638 I  A_BM[9] 117 1'b0
      6638 I A_BM[10] 116 1'b0
      6638 I A_BM[11] 115 1'b0
      6638 I A_BM[12] 114 1'b0
      6638 I A_BM[13] 113 1'b0
      6638 I A_BM[14] 112 1'b0
      6638 I A_BM[15] 111 1'b0
      6638 I A_BM[16] 110 1'b0
      6638 I A_BM[17] 109 1'b0
      6638 I A_BM[18] 108 1'b0
      6638 I A_BM[19] 107 1'b0
      6638 I A_BM[20] 106 1'b0
      6638 I A_BM[21] 105 1'b0
      6638 I A_BM[22] 104 1'b0
      6638 I A_BM[23] 103 1'b0
      6638 I A_BM[24] 102 1'b0
      6638 I A_BM[25] 101 1'b0
      6638 I A_BM[26] 100 1'b0
      6638 I A_BM[27] 99 1'b0
      6638 I A_BM[28] 98 1'b0
      6638 I A_BM[29] 97 1'b0
      6638 I A_BM[30] 96 1'b0
      6638 I A_BM[31] 95 1'b0
      6638 I A_BM[32] 94 1'b0
      6638 I A_BM[33] 93 1'b0
      6638 I A_BM[34] 92 1'b0
      6638 I A_BM[35] 91 1'b0
      6638 I A_BM[36] 90 1'b0
      6638 I A_BM[37] 89 1'b0
      6638 I A_BM[38] 88 1'b0
      6638 I A_BM[39] 87 1'b0
      6638 I    A_CLK 1 \UART.CLK 
      6638 I  A_DI[0] 46 1'bx
      6638 I  A_DI[1] 45 1'bx
      6638 I  A_DI[2] 44 1'bx
      6638 I  A_DI[3] 43 1'bx
      6638 I  A_DI[4] 42 1'bx
      6638 I  A_DI[5] 41 1'bx
      6638 I  A_DI[6] 40 1'bx
      6638 I  A_DI[7] 39 1'bx
      6638 I  A_DI[8] 38 1'bx
      6638 I  A_DI[9] 37 1'bx
      6638 I A_DI[10] 36 1'bx
      6638 I A_DI[11] 35 1'bx
      6638 I A_DI[12] 34 1'bx
      6638 I A_DI[13] 33 1'bx
      6638 I A_DI[14] 32 1'bx
      6638 I A_DI[15] 31 1'bx
      6638 I A_DI[16] 30 1'bx
      6638 I A_DI[17] 29 1'bx
      6638 I A_DI[18] 28 1'bx
      6638 I A_DI[19] 27 1'bx
      6638 I A_DI[20] 26 1'bx
      6638 I A_DI[21] 25 1'bx
      6638 I A_DI[22] 24 1'bx
      6638 I A_DI[23] 23 1'bx
      6638 I A_DI[24] 22 1'bx
      6638 I A_DI[25] 21 1'bx
      6638 I A_DI[26] 20 1'bx
      6638 I A_DI[27] 19 1'bx
      6638 I A_DI[28] 18 1'bx
      6638 I A_DI[29] 17 1'bx
      6638 I A_DI[30] 16 1'bx
      6638 I A_DI[31] 15 1'bx
      6638 I A_DI[32] 14 1'bx
      6638 I A_DI[33] 13 1'bx
      6638 I A_DI[34] 12 1'bx
      6638 I A_DI[35] 11 1'bx
      6638 I A_DI[36] 10 1'bx
      6638 I A_DI[37] 9 1'bx
      6638 I A_DI[38] 8 1'bx
      6638 I A_DI[39] 7 1'bx
      6638 I     A_EN 3 1'h1
      6638 I     A_WE 5 1'h0
      6638 I B_ADDR[0] 198 1'b0
      6638 I B_ADDR[1] 197 1'b0
      6638 I B_ADDR[2] 196 1'b0
      6638 I B_ADDR[3] 195 1'b0
      6638 I B_ADDR[4] 194 1'b0
      6638 I B_ADDR[5] 193 1'b0
      6638 I B_ADDR[6] 192 1'bx
      6638 I B_ADDR[7] 191 1'bx
      6638 I B_ADDR[8] 190 1'bx
      6638 I B_ADDR[9] 189 1'bx
      6638 I B_ADDR[10] 188 1'bx
      6638 I B_ADDR[11] 187 1'bx
      6638 I B_ADDR[12] 186 1'bx
      6638 I B_ADDR[13] 185 1'bx
      6638 I B_ADDR[14] 184 1'bx
      6638 I B_ADDR[15] 183 1'bx
      6638 I  B_BM[0] 166 1'b0
      6638 I  B_BM[1] 165 1'b0
      6638 I  B_BM[2] 164 1'b0
      6638 I  B_BM[3] 163 1'b0
      6638 I  B_BM[4] 162 1'b0
      6638 I  B_BM[5] 161 1'b0
      6638 I  B_BM[6] 160 1'b0
      6638 I  B_BM[7] 159 1'b0
      6638 I  B_BM[8] 158 1'b0
      6638 I  B_BM[9] 157 1'b0
      6638 I B_BM[10] 156 1'b0
      6638 I B_BM[11] 155 1'b0
      6638 I B_BM[12] 154 1'b0
      6638 I B_BM[13] 153 1'b0
      6638 I B_BM[14] 152 1'b0
      6638 I B_BM[15] 151 1'b0
      6638 I B_BM[16] 150 1'b0
      6638 I B_BM[17] 149 1'b0
      6638 I B_BM[18] 148 1'b0
      6638 I B_BM[19] 147 1'b0
      6638 I B_BM[20] 146 1'b0
      6638 I B_BM[21] 145 1'b0
      6638 I B_BM[22] 144 1'b0
      6638 I B_BM[23] 143 1'b0
      6638 I B_BM[24] 142 1'b0
      6638 I B_BM[25] 141 1'b0
      6638 I B_BM[26] 140 1'b0
      6638 I B_BM[27] 139 1'b0
      6638 I B_BM[28] 138 1'b0
      6638 I B_BM[29] 137 1'b0
      6638 I B_BM[30] 136 1'b0
      6638 I B_BM[31] 135 1'b0
      6638 I B_BM[32] 134 1'b0
      6638 I B_BM[33] 133 1'b0
      6638 I B_BM[34] 132 1'b0
      6638 I B_BM[35] 131 1'b0
      6638 I B_BM[36] 130 1'b0
      6638 I B_BM[37] 129 1'b0
      6638 I B_BM[38] 128 1'b0
      6638 I B_BM[39] 127 1'b0
      6638 I    B_CLK 2 1'h0
      6638 I  B_DI[0] 86 1'bx
      6638 I  B_DI[1] 85 1'bx
      6638 I  B_DI[2] 84 1'bx
      6638 I  B_DI[3] 83 1'bx
      6638 I  B_DI[4] 82 1'bx
      6638 I  B_DI[5] 81 1'bx
      6638 I  B_DI[6] 80 1'bx
      6638 I  B_DI[7] 79 1'bx
      6638 I  B_DI[8] 78 1'bx
      6638 I  B_DI[9] 77 1'bx
      6638 I B_DI[10] 76 1'bx
      6638 I B_DI[11] 75 1'bx
      6638 I B_DI[12] 74 1'bx
      6638 I B_DI[13] 73 1'bx
      6638 I B_DI[14] 72 1'bx
      6638 I B_DI[15] 71 1'bx
      6638 I B_DI[16] 70 1'bx
      6638 I B_DI[17] 69 1'bx
      6638 I B_DI[18] 68 1'bx
      6638 I B_DI[19] 67 1'bx
      6638 I B_DI[20] 66 1'bx
      6638 I B_DI[21] 65 1'bx
      6638 I B_DI[22] 64 1'bx
      6638 I B_DI[23] 63 1'bx
      6638 I B_DI[24] 62 1'bx
      6638 I B_DI[25] 61 1'bx
      6638 I B_DI[26] 60 1'bx
      6638 I B_DI[27] 59 1'bx
      6638 I B_DI[28] 58 1'bx
      6638 I B_DI[29] 57 1'bx
      6638 I B_DI[30] 56 1'bx
      6638 I B_DI[31] 55 1'bx
      6638 I B_DI[32] 54 1'bx
      6638 I B_DI[33] 53 1'bx
      6638 I B_DI[34] 52 1'bx
      6638 I B_DI[35] 51 1'bx
      6638 I B_DI[36] 50 1'bx
      6638 I B_DI[37] 49 1'bx
      6638 I B_DI[38] 48 1'bx
      6638 I B_DI[39] 47 1'bx
      6638 I     B_EN 4 1'h0
      6638 I     B_WE 6 1'h0
      6638 O  A_DO[0] 40 _2704_[0]
      6638 O  A_DO[1] 39 _2004_[0]
      6638 O  A_DO[2] 38 _2008_[0]
      6638 O  A_DO[3] 37 _2695_[0]
      6638 O  A_DO[4] 36 _2677_[0]
      6638 O  A_DO[5] 35 _1474_[0]
      6638 O  A_DO[6] 34 _1474_[1]
      6638 O  A_DO[7] 33 _1474_[2]
      6638 O  A_DO[8] 32 _1474_[3]
      6638 O  A_DO[9] 31 _1474_[4]
      6638 O A_DO[10] 30 _1474_[5]
      6638 O A_DO[11] 29 _1474_[6]
      6638 O A_DO[12] 28 _1474_[7]
      6638 O A_DO[13] 27 _1474_[8]
      6638 O A_DO[14] 26 _1474_[9]
      6638 O A_DO[15] 25 _1474_[10]
      6638 O A_DO[16] 24 _1474_[11]
      6638 O A_DO[17] 23 _1474_[12]
      6638 O A_DO[18] 22 _1474_[13]
      6638 O A_DO[19] 21 _1474_[14]
      6638 O A_DO[20] 20 _1474_[15]
      6638 O A_DO[21] 19 _1474_[16]
      6638 O A_DO[22] 18 _1474_[17]
      6638 O A_DO[23] 17 _1474_[18]
      6638 O A_DO[24] 16 _1474_[19]
      6638 O A_DO[25] 15 _1474_[20]
      6638 O A_DO[26] 14 _1474_[21]
      6638 O A_DO[27] 13 _1474_[22]
      6638 O A_DO[28] 12 _1474_[23]
      6638 O A_DO[29] 11 _1474_[24]
      6638 O A_DO[30] 10 _1474_[25]
      6638 O A_DO[31] 9 _1474_[26]
      6638 O A_DO[32] 8 _1474_[27]
      6638 O A_DO[33] 7 _1474_[28]
      6638 O A_DO[34] 6 _1474_[29]
      6638 O A_DO[35] 5 _1474_[30]
      6638 O A_DO[36] 4 _1474_[31]
      6638 O A_DO[37] 3 _1474_[32]
      6638 O A_DO[38] 2 _1474_[33]
      6638 O A_DO[39] 1 _1474_[34]
      6638 O  B_DO[0] 80 _1518_[0]
      6638 O  B_DO[1] 79 _1518_[1]
      6638 O  B_DO[2] 78 _1518_[2]
      6638 O  B_DO[3] 77 _1518_[3]
      6638 O  B_DO[4] 76 _1518_[4]
      6638 O  B_DO[5] 75 _1518_[5]
      6638 O  B_DO[6] 74 _1518_[6]
      6638 O  B_DO[7] 73 _1518_[7]
      6638 O  B_DO[8] 72 _1518_[8]
      6638 O  B_DO[9] 71 _1518_[9]
      6638 O B_DO[10] 70 _1518_[10]
      6638 O B_DO[11] 69 _1518_[11]
      6638 O B_DO[12] 68 _1518_[12]
      6638 O B_DO[13] 67 _1518_[13]
      6638 O B_DO[14] 66 _1518_[14]
      6638 O B_DO[15] 65 _1518_[15]
      6638 O B_DO[16] 64 _1518_[16]
      6638 O B_DO[17] 63 _1518_[17]
      6638 O B_DO[18] 62 _1518_[18]
      6638 O B_DO[19] 61 _1518_[19]
      6638 O B_DO[20] 60 _1518_[20]
      6638 O B_DO[21] 59 _1518_[21]
      6638 O B_DO[22] 58 _1518_[22]
      6638 O B_DO[23] 57 _1518_[23]
      6638 O B_DO[24] 56 _1518_[24]
      6638 O B_DO[25] 55 _1518_[25]
      6638 O B_DO[26] 54 _1518_[26]
      6638 O B_DO[27] 53 _1518_[27]
      6638 O B_DO[28] 52 _1518_[28]
      6638 O B_DO[29] 51 _1518_[29]
      6638 O B_DO[30] 50 _1518_[30]
      6638 O B_DO[31] 49 _1518_[31]
      6638 O B_DO[32] 48 _1518_[32]
      6638 O B_DO[33] 47 _1518_[33]
      6638 O B_DO[34] 46 _1518_[34]
      6638 O B_DO[35] 45 _1518_[35]
      6638 O B_DO[36] 44 _1518_[36]
      6638 O B_DO[37] 43 _1518_[37]
      6638 O B_DO[38] 42 _1518_[38]
      6638 O B_DO[39] 41 _1518_[39]
      6639 I A_ADDR[0] 182 1'b0
      6639 I A_ADDR[1] 181 1'b0
      6639 I A_ADDR[2] 180 1'b0
      6639 I A_ADDR[3] 179 basesoc_basesoc_adr[0]
      6639 I A_ADDR[4] 178 basesoc_basesoc_adr[1]
      6639 I A_ADDR[5] 177 basesoc_basesoc_adr[2]
      6639 I A_ADDR[6] 176 basesoc_basesoc_adr[3]
      6639 I A_ADDR[7] 175 basesoc_basesoc_adr[4]
      6639 I A_ADDR[8] 174 basesoc_basesoc_adr[5]
      6639 I A_ADDR[9] 173 basesoc_basesoc_adr[6]
      6639 I A_ADDR[10] 172 basesoc_basesoc_adr[7]
      6639 I A_ADDR[11] 171 basesoc_basesoc_adr[8]
      6639 I A_ADDR[12] 170 basesoc_basesoc_adr[9]
      6639 I A_ADDR[13] 169 basesoc_basesoc_adr[10]
      6639 I A_ADDR[14] 168 basesoc_basesoc_adr[11]
      6639 I A_ADDR[15] 167 basesoc_basesoc_adr[12]
      6639 I  A_BM[0] 126 1'b0
      6639 I  A_BM[1] 125 1'b0
      6639 I  A_BM[2] 124 1'b0
      6639 I  A_BM[3] 123 1'b0
      6639 I  A_BM[4] 122 1'b0
      6639 I  A_BM[5] 121 1'b0
      6639 I  A_BM[6] 120 1'b0
      6639 I  A_BM[7] 119 1'b0
      6639 I  A_BM[8] 118 1'b0
      6639 I  A_BM[9] 117 1'b0
      6639 I A_BM[10] 116 1'b0
      6639 I A_BM[11] 115 1'b0
      6639 I A_BM[12] 114 1'b0
      6639 I A_BM[13] 113 1'b0
      6639 I A_BM[14] 112 1'b0
      6639 I A_BM[15] 111 1'b0
      6639 I A_BM[16] 110 1'b0
      6639 I A_BM[17] 109 1'b0
      6639 I A_BM[18] 108 1'b0
      6639 I A_BM[19] 107 1'b0
      6639 I A_BM[20] 106 1'b0
      6639 I A_BM[21] 105 1'b0
      6639 I A_BM[22] 104 1'b0
      6639 I A_BM[23] 103 1'b0
      6639 I A_BM[24] 102 1'b0
      6639 I A_BM[25] 101 1'b0
      6639 I A_BM[26] 100 1'b0
      6639 I A_BM[27] 99 1'b0
      6639 I A_BM[28] 98 1'b0
      6639 I A_BM[29] 97 1'b0
      6639 I A_BM[30] 96 1'b0
      6639 I A_BM[31] 95 1'b0
      6639 I A_BM[32] 94 1'b0
      6639 I A_BM[33] 93 1'b0
      6639 I A_BM[34] 92 1'b0
      6639 I A_BM[35] 91 1'b0
      6639 I A_BM[36] 90 1'b0
      6639 I A_BM[37] 89 1'b0
      6639 I A_BM[38] 88 1'b0
      6639 I A_BM[39] 87 1'b0
      6639 I    A_CLK 1 \UART.CLK 
      6639 I  A_DI[0] 46 1'bx
      6639 I  A_DI[1] 45 1'bx
      6639 I  A_DI[2] 44 1'bx
      6639 I  A_DI[3] 43 1'bx
      6639 I  A_DI[4] 42 1'bx
      6639 I  A_DI[5] 41 1'bx
      6639 I  A_DI[6] 40 1'bx
      6639 I  A_DI[7] 39 1'bx
      6639 I  A_DI[8] 38 1'bx
      6639 I  A_DI[9] 37 1'bx
      6639 I A_DI[10] 36 1'bx
      6639 I A_DI[11] 35 1'bx
      6639 I A_DI[12] 34 1'bx
      6639 I A_DI[13] 33 1'bx
      6639 I A_DI[14] 32 1'bx
      6639 I A_DI[15] 31 1'bx
      6639 I A_DI[16] 30 1'bx
      6639 I A_DI[17] 29 1'bx
      6639 I A_DI[18] 28 1'bx
      6639 I A_DI[19] 27 1'bx
      6639 I A_DI[20] 26 1'bx
      6639 I A_DI[21] 25 1'bx
      6639 I A_DI[22] 24 1'bx
      6639 I A_DI[23] 23 1'bx
      6639 I A_DI[24] 22 1'bx
      6639 I A_DI[25] 21 1'bx
      6639 I A_DI[26] 20 1'bx
      6639 I A_DI[27] 19 1'bx
      6639 I A_DI[28] 18 1'bx
      6639 I A_DI[29] 17 1'bx
      6639 I A_DI[30] 16 1'bx
      6639 I A_DI[31] 15 1'bx
      6639 I A_DI[32] 14 1'bx
      6639 I A_DI[33] 13 1'bx
      6639 I A_DI[34] 12 1'bx
      6639 I A_DI[35] 11 1'bx
      6639 I A_DI[36] 10 1'bx
      6639 I A_DI[37] 9 1'bx
      6639 I A_DI[38] 8 1'bx
      6639 I A_DI[39] 7 1'bx
      6639 I     A_EN 3 1'h1
      6639 I     A_WE 5 1'h0
      6639 I B_ADDR[0] 198 1'b0
      6639 I B_ADDR[1] 197 1'b0
      6639 I B_ADDR[2] 196 1'b0
      6639 I B_ADDR[3] 195 1'b0
      6639 I B_ADDR[4] 194 1'b0
      6639 I B_ADDR[5] 193 1'b0
      6639 I B_ADDR[6] 192 1'bx
      6639 I B_ADDR[7] 191 1'bx
      6639 I B_ADDR[8] 190 1'bx
      6639 I B_ADDR[9] 189 1'bx
      6639 I B_ADDR[10] 188 1'bx
      6639 I B_ADDR[11] 187 1'bx
      6639 I B_ADDR[12] 186 1'bx
      6639 I B_ADDR[13] 185 1'bx
      6639 I B_ADDR[14] 184 1'bx
      6639 I B_ADDR[15] 183 1'bx
      6639 I  B_BM[0] 166 1'b0
      6639 I  B_BM[1] 165 1'b0
      6639 I  B_BM[2] 164 1'b0
      6639 I  B_BM[3] 163 1'b0
      6639 I  B_BM[4] 162 1'b0
      6639 I  B_BM[5] 161 1'b0
      6639 I  B_BM[6] 160 1'b0
      6639 I  B_BM[7] 159 1'b0
      6639 I  B_BM[8] 158 1'b0
      6639 I  B_BM[9] 157 1'b0
      6639 I B_BM[10] 156 1'b0
      6639 I B_BM[11] 155 1'b0
      6639 I B_BM[12] 154 1'b0
      6639 I B_BM[13] 153 1'b0
      6639 I B_BM[14] 152 1'b0
      6639 I B_BM[15] 151 1'b0
      6639 I B_BM[16] 150 1'b0
      6639 I B_BM[17] 149 1'b0
      6639 I B_BM[18] 148 1'b0
      6639 I B_BM[19] 147 1'b0
      6639 I B_BM[20] 146 1'b0
      6639 I B_BM[21] 145 1'b0
      6639 I B_BM[22] 144 1'b0
      6639 I B_BM[23] 143 1'b0
      6639 I B_BM[24] 142 1'b0
      6639 I B_BM[25] 141 1'b0
      6639 I B_BM[26] 140 1'b0
      6639 I B_BM[27] 139 1'b0
      6639 I B_BM[28] 138 1'b0
      6639 I B_BM[29] 137 1'b0
      6639 I B_BM[30] 136 1'b0
      6639 I B_BM[31] 135 1'b0
      6639 I B_BM[32] 134 1'b0
      6639 I B_BM[33] 133 1'b0
      6639 I B_BM[34] 132 1'b0
      6639 I B_BM[35] 131 1'b0
      6639 I B_BM[36] 130 1'b0
      6639 I B_BM[37] 129 1'b0
      6639 I B_BM[38] 128 1'b0
      6639 I B_BM[39] 127 1'b0
      6639 I    B_CLK 2 1'h0
      6639 I  B_DI[0] 86 1'bx
      6639 I  B_DI[1] 85 1'bx
      6639 I  B_DI[2] 84 1'bx
      6639 I  B_DI[3] 83 1'bx
      6639 I  B_DI[4] 82 1'bx
      6639 I  B_DI[5] 81 1'bx
      6639 I  B_DI[6] 80 1'bx
      6639 I  B_DI[7] 79 1'bx
      6639 I  B_DI[8] 78 1'bx
      6639 I  B_DI[9] 77 1'bx
      6639 I B_DI[10] 76 1'bx
      6639 I B_DI[11] 75 1'bx
      6639 I B_DI[12] 74 1'bx
      6639 I B_DI[13] 73 1'bx
      6639 I B_DI[14] 72 1'bx
      6639 I B_DI[15] 71 1'bx
      6639 I B_DI[16] 70 1'bx
      6639 I B_DI[17] 69 1'bx
      6639 I B_DI[18] 68 1'bx
      6639 I B_DI[19] 67 1'bx
      6639 I B_DI[20] 66 1'bx
      6639 I B_DI[21] 65 1'bx
      6639 I B_DI[22] 64 1'bx
      6639 I B_DI[23] 63 1'bx
      6639 I B_DI[24] 62 1'bx
      6639 I B_DI[25] 61 1'bx
      6639 I B_DI[26] 60 1'bx
      6639 I B_DI[27] 59 1'bx
      6639 I B_DI[28] 58 1'bx
      6639 I B_DI[29] 57 1'bx
      6639 I B_DI[30] 56 1'bx
      6639 I B_DI[31] 55 1'bx
      6639 I B_DI[32] 54 1'bx
      6639 I B_DI[33] 53 1'bx
      6639 I B_DI[34] 52 1'bx
      6639 I B_DI[35] 51 1'bx
      6639 I B_DI[36] 50 1'bx
      6639 I B_DI[37] 49 1'bx
      6639 I B_DI[38] 48 1'bx
      6639 I B_DI[39] 47 1'bx
      6639 I     B_EN 4 1'h0
      6639 I     B_WE 6 1'h0
      6639 O  A_DO[0] 40 _2750_[0]
      6639 O  A_DO[1] 39 _2717_[0]
      6639 O  A_DO[2] 38 _2016_[0]
      6639 O  A_DO[3] 37 _2020_[0]
      6639 O  A_DO[4] 36 _2133_[0]
      6639 O  A_DO[5] 35 _1475_[0]
      6639 O  A_DO[6] 34 _1475_[1]
      6639 O  A_DO[7] 33 _1475_[2]
      6639 O  A_DO[8] 32 _1475_[3]
      6639 O  A_DO[9] 31 _1475_[4]
      6639 O A_DO[10] 30 _1475_[5]
      6639 O A_DO[11] 29 _1475_[6]
      6639 O A_DO[12] 28 _1475_[7]
      6639 O A_DO[13] 27 _1475_[8]
      6639 O A_DO[14] 26 _1475_[9]
      6639 O A_DO[15] 25 _1475_[10]
      6639 O A_DO[16] 24 _1475_[11]
      6639 O A_DO[17] 23 _1475_[12]
      6639 O A_DO[18] 22 _1475_[13]
      6639 O A_DO[19] 21 _1475_[14]
      6639 O A_DO[20] 20 _1475_[15]
      6639 O A_DO[21] 19 _1475_[16]
      6639 O A_DO[22] 18 _1475_[17]
      6639 O A_DO[23] 17 _1475_[18]
      6639 O A_DO[24] 16 _1475_[19]
      6639 O A_DO[25] 15 _1475_[20]
      6639 O A_DO[26] 14 _1475_[21]
      6639 O A_DO[27] 13 _1475_[22]
      6639 O A_DO[28] 12 _1475_[23]
      6639 O A_DO[29] 11 _1475_[24]
      6639 O A_DO[30] 10 _1475_[25]
      6639 O A_DO[31] 9 _1475_[26]
      6639 O A_DO[32] 8 _1475_[27]
      6639 O A_DO[33] 7 _1475_[28]
      6639 O A_DO[34] 6 _1475_[29]
      6639 O A_DO[35] 5 _1475_[30]
      6639 O A_DO[36] 4 _1475_[31]
      6639 O A_DO[37] 3 _1475_[32]
      6639 O A_DO[38] 2 _1475_[33]
      6639 O A_DO[39] 1 _1475_[34]
      6639 O  B_DO[0] 80 _1519_[0]
      6639 O  B_DO[1] 79 _1519_[1]
      6639 O  B_DO[2] 78 _1519_[2]
      6639 O  B_DO[3] 77 _1519_[3]
      6639 O  B_DO[4] 76 _1519_[4]
      6639 O  B_DO[5] 75 _1519_[5]
      6639 O  B_DO[6] 74 _1519_[6]
      6639 O  B_DO[7] 73 _1519_[7]
      6639 O  B_DO[8] 72 _1519_[8]
      6639 O  B_DO[9] 71 _1519_[9]
      6639 O B_DO[10] 70 _1519_[10]
      6639 O B_DO[11] 69 _1519_[11]
      6639 O B_DO[12] 68 _1519_[12]
      6639 O B_DO[13] 67 _1519_[13]
      6639 O B_DO[14] 66 _1519_[14]
      6639 O B_DO[15] 65 _1519_[15]
      6639 O B_DO[16] 64 _1519_[16]
      6639 O B_DO[17] 63 _1519_[17]
      6639 O B_DO[18] 62 _1519_[18]
      6639 O B_DO[19] 61 _1519_[19]
      6639 O B_DO[20] 60 _1519_[20]
      6639 O B_DO[21] 59 _1519_[21]
      6639 O B_DO[22] 58 _1519_[22]
      6639 O B_DO[23] 57 _1519_[23]
      6639 O B_DO[24] 56 _1519_[24]
      6639 O B_DO[25] 55 _1519_[25]
      6639 O B_DO[26] 54 _1519_[26]
      6639 O B_DO[27] 53 _1519_[27]
      6639 O B_DO[28] 52 _1519_[28]
      6639 O B_DO[29] 51 _1519_[29]
      6639 O B_DO[30] 50 _1519_[30]
      6639 O B_DO[31] 49 _1519_[31]
      6639 O B_DO[32] 48 _1519_[32]
      6639 O B_DO[33] 47 _1519_[33]
      6639 O B_DO[34] 46 _1519_[34]
      6639 O B_DO[35] 45 _1519_[35]
      6639 O B_DO[36] 44 _1519_[36]
      6639 O B_DO[37] 43 _1519_[37]
      6639 O B_DO[38] 42 _1519_[38]
      6639 O B_DO[39] 41 _1519_[39]
      6640 I A_ADDR[0] 182 1'b0
      6640 I A_ADDR[1] 181 1'b0
      6640 I A_ADDR[2] 180 1'b0
      6640 I A_ADDR[3] 179 basesoc_basesoc_adr[0]
      6640 I A_ADDR[4] 178 basesoc_basesoc_adr[1]
      6640 I A_ADDR[5] 177 basesoc_basesoc_adr[2]
      6640 I A_ADDR[6] 176 basesoc_basesoc_adr[3]
      6640 I A_ADDR[7] 175 basesoc_basesoc_adr[4]
      6640 I A_ADDR[8] 174 basesoc_basesoc_adr[5]
      6640 I A_ADDR[9] 173 basesoc_basesoc_adr[6]
      6640 I A_ADDR[10] 172 basesoc_basesoc_adr[7]
      6640 I A_ADDR[11] 171 basesoc_basesoc_adr[8]
      6640 I A_ADDR[12] 170 basesoc_basesoc_adr[9]
      6640 I A_ADDR[13] 169 basesoc_basesoc_adr[10]
      6640 I A_ADDR[14] 168 basesoc_basesoc_adr[11]
      6640 I A_ADDR[15] 167 basesoc_basesoc_adr[12]
      6640 I  A_BM[0] 126 1'b0
      6640 I  A_BM[1] 125 1'b0
      6640 I  A_BM[2] 124 1'b0
      6640 I  A_BM[3] 123 1'b0
      6640 I  A_BM[4] 122 1'b0
      6640 I  A_BM[5] 121 1'b0
      6640 I  A_BM[6] 120 1'b0
      6640 I  A_BM[7] 119 1'b0
      6640 I  A_BM[8] 118 1'b0
      6640 I  A_BM[9] 117 1'b0
      6640 I A_BM[10] 116 1'b0
      6640 I A_BM[11] 115 1'b0
      6640 I A_BM[12] 114 1'b0
      6640 I A_BM[13] 113 1'b0
      6640 I A_BM[14] 112 1'b0
      6640 I A_BM[15] 111 1'b0
      6640 I A_BM[16] 110 1'b0
      6640 I A_BM[17] 109 1'b0
      6640 I A_BM[18] 108 1'b0
      6640 I A_BM[19] 107 1'b0
      6640 I A_BM[20] 106 1'b0
      6640 I A_BM[21] 105 1'b0
      6640 I A_BM[22] 104 1'b0
      6640 I A_BM[23] 103 1'b0
      6640 I A_BM[24] 102 1'b0
      6640 I A_BM[25] 101 1'b0
      6640 I A_BM[26] 100 1'b0
      6640 I A_BM[27] 99 1'b0
      6640 I A_BM[28] 98 1'b0
      6640 I A_BM[29] 97 1'b0
      6640 I A_BM[30] 96 1'b0
      6640 I A_BM[31] 95 1'b0
      6640 I A_BM[32] 94 1'b0
      6640 I A_BM[33] 93 1'b0
      6640 I A_BM[34] 92 1'b0
      6640 I A_BM[35] 91 1'b0
      6640 I A_BM[36] 90 1'b0
      6640 I A_BM[37] 89 1'b0
      6640 I A_BM[38] 88 1'b0
      6640 I A_BM[39] 87 1'b0
      6640 I    A_CLK 1 \UART.CLK 
      6640 I  A_DI[0] 46 1'bx
      6640 I  A_DI[1] 45 1'bx
      6640 I  A_DI[2] 44 1'bx
      6640 I  A_DI[3] 43 1'bx
      6640 I  A_DI[4] 42 1'bx
      6640 I  A_DI[5] 41 1'bx
      6640 I  A_DI[6] 40 1'bx
      6640 I  A_DI[7] 39 1'bx
      6640 I  A_DI[8] 38 1'bx
      6640 I  A_DI[9] 37 1'bx
      6640 I A_DI[10] 36 1'bx
      6640 I A_DI[11] 35 1'bx
      6640 I A_DI[12] 34 1'bx
      6640 I A_DI[13] 33 1'bx
      6640 I A_DI[14] 32 1'bx
      6640 I A_DI[15] 31 1'bx
      6640 I A_DI[16] 30 1'bx
      6640 I A_DI[17] 29 1'bx
      6640 I A_DI[18] 28 1'bx
      6640 I A_DI[19] 27 1'bx
      6640 I A_DI[20] 26 1'bx
      6640 I A_DI[21] 25 1'bx
      6640 I A_DI[22] 24 1'bx
      6640 I A_DI[23] 23 1'bx
      6640 I A_DI[24] 22 1'bx
      6640 I A_DI[25] 21 1'bx
      6640 I A_DI[26] 20 1'bx
      6640 I A_DI[27] 19 1'bx
      6640 I A_DI[28] 18 1'bx
      6640 I A_DI[29] 17 1'bx
      6640 I A_DI[30] 16 1'bx
      6640 I A_DI[31] 15 1'bx
      6640 I A_DI[32] 14 1'bx
      6640 I A_DI[33] 13 1'bx
      6640 I A_DI[34] 12 1'bx
      6640 I A_DI[35] 11 1'bx
      6640 I A_DI[36] 10 1'bx
      6640 I A_DI[37] 9 1'bx
      6640 I A_DI[38] 8 1'bx
      6640 I A_DI[39] 7 1'bx
      6640 I     A_EN 3 1'h1
      6640 I     A_WE 5 1'h0
      6640 I B_ADDR[0] 198 1'b0
      6640 I B_ADDR[1] 197 1'b0
      6640 I B_ADDR[2] 196 1'b0
      6640 I B_ADDR[3] 195 1'b0
      6640 I B_ADDR[4] 194 1'b0
      6640 I B_ADDR[5] 193 1'b0
      6640 I B_ADDR[6] 192 1'bx
      6640 I B_ADDR[7] 191 1'bx
      6640 I B_ADDR[8] 190 1'bx
      6640 I B_ADDR[9] 189 1'bx
      6640 I B_ADDR[10] 188 1'bx
      6640 I B_ADDR[11] 187 1'bx
      6640 I B_ADDR[12] 186 1'bx
      6640 I B_ADDR[13] 185 1'bx
      6640 I B_ADDR[14] 184 1'bx
      6640 I B_ADDR[15] 183 1'bx
      6640 I  B_BM[0] 166 1'b0
      6640 I  B_BM[1] 165 1'b0
      6640 I  B_BM[2] 164 1'b0
      6640 I  B_BM[3] 163 1'b0
      6640 I  B_BM[4] 162 1'b0
      6640 I  B_BM[5] 161 1'b0
      6640 I  B_BM[6] 160 1'b0
      6640 I  B_BM[7] 159 1'b0
      6640 I  B_BM[8] 158 1'b0
      6640 I  B_BM[9] 157 1'b0
      6640 I B_BM[10] 156 1'b0
      6640 I B_BM[11] 155 1'b0
      6640 I B_BM[12] 154 1'b0
      6640 I B_BM[13] 153 1'b0
      6640 I B_BM[14] 152 1'b0
      6640 I B_BM[15] 151 1'b0
      6640 I B_BM[16] 150 1'b0
      6640 I B_BM[17] 149 1'b0
      6640 I B_BM[18] 148 1'b0
      6640 I B_BM[19] 147 1'b0
      6640 I B_BM[20] 146 1'b0
      6640 I B_BM[21] 145 1'b0
      6640 I B_BM[22] 144 1'b0
      6640 I B_BM[23] 143 1'b0
      6640 I B_BM[24] 142 1'b0
      6640 I B_BM[25] 141 1'b0
      6640 I B_BM[26] 140 1'b0
      6640 I B_BM[27] 139 1'b0
      6640 I B_BM[28] 138 1'b0
      6640 I B_BM[29] 137 1'b0
      6640 I B_BM[30] 136 1'b0
      6640 I B_BM[31] 135 1'b0
      6640 I B_BM[32] 134 1'b0
      6640 I B_BM[33] 133 1'b0
      6640 I B_BM[34] 132 1'b0
      6640 I B_BM[35] 131 1'b0
      6640 I B_BM[36] 130 1'b0
      6640 I B_BM[37] 129 1'b0
      6640 I B_BM[38] 128 1'b0
      6640 I B_BM[39] 127 1'b0
      6640 I    B_CLK 2 1'h0
      6640 I  B_DI[0] 86 1'bx
      6640 I  B_DI[1] 85 1'bx
      6640 I  B_DI[2] 84 1'bx
      6640 I  B_DI[3] 83 1'bx
      6640 I  B_DI[4] 82 1'bx
      6640 I  B_DI[5] 81 1'bx
      6640 I  B_DI[6] 80 1'bx
      6640 I  B_DI[7] 79 1'bx
      6640 I  B_DI[8] 78 1'bx
      6640 I  B_DI[9] 77 1'bx
      6640 I B_DI[10] 76 1'bx
      6640 I B_DI[11] 75 1'bx
      6640 I B_DI[12] 74 1'bx
      6640 I B_DI[13] 73 1'bx
      6640 I B_DI[14] 72 1'bx
      6640 I B_DI[15] 71 1'bx
      6640 I B_DI[16] 70 1'bx
      6640 I B_DI[17] 69 1'bx
      6640 I B_DI[18] 68 1'bx
      6640 I B_DI[19] 67 1'bx
      6640 I B_DI[20] 66 1'bx
      6640 I B_DI[21] 65 1'bx
      6640 I B_DI[22] 64 1'bx
      6640 I B_DI[23] 63 1'bx
      6640 I B_DI[24] 62 1'bx
      6640 I B_DI[25] 61 1'bx
      6640 I B_DI[26] 60 1'bx
      6640 I B_DI[27] 59 1'bx
      6640 I B_DI[28] 58 1'bx
      6640 I B_DI[29] 57 1'bx
      6640 I B_DI[30] 56 1'bx
      6640 I B_DI[31] 55 1'bx
      6640 I B_DI[32] 54 1'bx
      6640 I B_DI[33] 53 1'bx
      6640 I B_DI[34] 52 1'bx
      6640 I B_DI[35] 51 1'bx
      6640 I B_DI[36] 50 1'bx
      6640 I B_DI[37] 49 1'bx
      6640 I B_DI[38] 48 1'bx
      6640 I B_DI[39] 47 1'bx
      6640 I     B_EN 4 1'h0
      6640 I     B_WE 6 1'h0
      6640 O  A_DO[0] 40 _2741_[0]
      6640 O  A_DO[1] 39 _2733_[0]
      6640 O  A_DO[2] 38 _1965_[1]
      6640 O  A_DO[3] 37 _1971_[1]
      6640 O  A_DO[4] 36 _2781_[1]
      6640 O  A_DO[5] 35 _1476_[0]
      6640 O  A_DO[6] 34 _1476_[1]
      6640 O  A_DO[7] 33 _1476_[2]
      6640 O  A_DO[8] 32 _1476_[3]
      6640 O  A_DO[9] 31 _1476_[4]
      6640 O A_DO[10] 30 _1476_[5]
      6640 O A_DO[11] 29 _1476_[6]
      6640 O A_DO[12] 28 _1476_[7]
      6640 O A_DO[13] 27 _1476_[8]
      6640 O A_DO[14] 26 _1476_[9]
      6640 O A_DO[15] 25 _1476_[10]
      6640 O A_DO[16] 24 _1476_[11]
      6640 O A_DO[17] 23 _1476_[12]
      6640 O A_DO[18] 22 _1476_[13]
      6640 O A_DO[19] 21 _1476_[14]
      6640 O A_DO[20] 20 _1476_[15]
      6640 O A_DO[21] 19 _1476_[16]
      6640 O A_DO[22] 18 _1476_[17]
      6640 O A_DO[23] 17 _1476_[18]
      6640 O A_DO[24] 16 _1476_[19]
      6640 O A_DO[25] 15 _1476_[20]
      6640 O A_DO[26] 14 _1476_[21]
      6640 O A_DO[27] 13 _1476_[22]
      6640 O A_DO[28] 12 _1476_[23]
      6640 O A_DO[29] 11 _1476_[24]
      6640 O A_DO[30] 10 _1476_[25]
      6640 O A_DO[31] 9 _1476_[26]
      6640 O A_DO[32] 8 _1476_[27]
      6640 O A_DO[33] 7 _1476_[28]
      6640 O A_DO[34] 6 _1476_[29]
      6640 O A_DO[35] 5 _1476_[30]
      6640 O A_DO[36] 4 _1476_[31]
      6640 O A_DO[37] 3 _1476_[32]
      6640 O A_DO[38] 2 _1476_[33]
      6640 O A_DO[39] 1 _1476_[34]
      6640 O  B_DO[0] 80 _1520_[0]
      6640 O  B_DO[1] 79 _1520_[1]
      6640 O  B_DO[2] 78 _1520_[2]
      6640 O  B_DO[3] 77 _1520_[3]
      6640 O  B_DO[4] 76 _1520_[4]
      6640 O  B_DO[5] 75 _1520_[5]
      6640 O  B_DO[6] 74 _1520_[6]
      6640 O  B_DO[7] 73 _1520_[7]
      6640 O  B_DO[8] 72 _1520_[8]
      6640 O  B_DO[9] 71 _1520_[9]
      6640 O B_DO[10] 70 _1520_[10]
      6640 O B_DO[11] 69 _1520_[11]
      6640 O B_DO[12] 68 _1520_[12]
      6640 O B_DO[13] 67 _1520_[13]
      6640 O B_DO[14] 66 _1520_[14]
      6640 O B_DO[15] 65 _1520_[15]
      6640 O B_DO[16] 64 _1520_[16]
      6640 O B_DO[17] 63 _1520_[17]
      6640 O B_DO[18] 62 _1520_[18]
      6640 O B_DO[19] 61 _1520_[19]
      6640 O B_DO[20] 60 _1520_[20]
      6640 O B_DO[21] 59 _1520_[21]
      6640 O B_DO[22] 58 _1520_[22]
      6640 O B_DO[23] 57 _1520_[23]
      6640 O B_DO[24] 56 _1520_[24]
      6640 O B_DO[25] 55 _1520_[25]
      6640 O B_DO[26] 54 _1520_[26]
      6640 O B_DO[27] 53 _1520_[27]
      6640 O B_DO[28] 52 _1520_[28]
      6640 O B_DO[29] 51 _1520_[29]
      6640 O B_DO[30] 50 _1520_[30]
      6640 O B_DO[31] 49 _1520_[31]
      6640 O B_DO[32] 48 _1520_[32]
      6640 O B_DO[33] 47 _1520_[33]
      6640 O B_DO[34] 46 _1520_[34]
      6640 O B_DO[35] 45 _1520_[35]
      6640 O B_DO[36] 44 _1520_[36]
      6640 O B_DO[37] 43 _1520_[37]
      6640 O B_DO[38] 42 _1520_[38]
      6640 O B_DO[39] 41 _1520_[39]
      6641 I A_ADDR[0] 182 1'b0
      6641 I A_ADDR[1] 181 1'b0
      6641 I A_ADDR[2] 180 1'b0
      6641 I A_ADDR[3] 179 basesoc_basesoc_adr[0]
      6641 I A_ADDR[4] 178 basesoc_basesoc_adr[1]
      6641 I A_ADDR[5] 177 basesoc_basesoc_adr[2]
      6641 I A_ADDR[6] 176 basesoc_basesoc_adr[3]
      6641 I A_ADDR[7] 175 basesoc_basesoc_adr[4]
      6641 I A_ADDR[8] 174 basesoc_basesoc_adr[5]
      6641 I A_ADDR[9] 173 basesoc_basesoc_adr[6]
      6641 I A_ADDR[10] 172 basesoc_basesoc_adr[7]
      6641 I A_ADDR[11] 171 basesoc_basesoc_adr[8]
      6641 I A_ADDR[12] 170 basesoc_basesoc_adr[9]
      6641 I A_ADDR[13] 169 basesoc_basesoc_adr[10]
      6641 I A_ADDR[14] 168 basesoc_basesoc_adr[11]
      6641 I A_ADDR[15] 167 basesoc_basesoc_adr[12]
      6641 I  A_BM[0] 126 1'b0
      6641 I  A_BM[1] 125 1'b0
      6641 I  A_BM[2] 124 1'b0
      6641 I  A_BM[3] 123 1'b0
      6641 I  A_BM[4] 122 1'b0
      6641 I  A_BM[5] 121 1'b0
      6641 I  A_BM[6] 120 1'b0
      6641 I  A_BM[7] 119 1'b0
      6641 I  A_BM[8] 118 1'b0
      6641 I  A_BM[9] 117 1'b0
      6641 I A_BM[10] 116 1'b0
      6641 I A_BM[11] 115 1'b0
      6641 I A_BM[12] 114 1'b0
      6641 I A_BM[13] 113 1'b0
      6641 I A_BM[14] 112 1'b0
      6641 I A_BM[15] 111 1'b0
      6641 I A_BM[16] 110 1'b0
      6641 I A_BM[17] 109 1'b0
      6641 I A_BM[18] 108 1'b0
      6641 I A_BM[19] 107 1'b0
      6641 I A_BM[20] 106 1'b0
      6641 I A_BM[21] 105 1'b0
      6641 I A_BM[22] 104 1'b0
      6641 I A_BM[23] 103 1'b0
      6641 I A_BM[24] 102 1'b0
      6641 I A_BM[25] 101 1'b0
      6641 I A_BM[26] 100 1'b0
      6641 I A_BM[27] 99 1'b0
      6641 I A_BM[28] 98 1'b0
      6641 I A_BM[29] 97 1'b0
      6641 I A_BM[30] 96 1'b0
      6641 I A_BM[31] 95 1'b0
      6641 I A_BM[32] 94 1'b0
      6641 I A_BM[33] 93 1'b0
      6641 I A_BM[34] 92 1'b0
      6641 I A_BM[35] 91 1'b0
      6641 I A_BM[36] 90 1'b0
      6641 I A_BM[37] 89 1'b0
      6641 I A_BM[38] 88 1'b0
      6641 I A_BM[39] 87 1'b0
      6641 I    A_CLK 1 \UART.CLK 
      6641 I  A_DI[0] 46 1'bx
      6641 I  A_DI[1] 45 1'bx
      6641 I  A_DI[2] 44 1'bx
      6641 I  A_DI[3] 43 1'bx
      6641 I  A_DI[4] 42 1'bx
      6641 I  A_DI[5] 41 1'bx
      6641 I  A_DI[6] 40 1'bx
      6641 I  A_DI[7] 39 1'bx
      6641 I  A_DI[8] 38 1'bx
      6641 I  A_DI[9] 37 1'bx
      6641 I A_DI[10] 36 1'bx
      6641 I A_DI[11] 35 1'bx
      6641 I A_DI[12] 34 1'bx
      6641 I A_DI[13] 33 1'bx
      6641 I A_DI[14] 32 1'bx
      6641 I A_DI[15] 31 1'bx
      6641 I A_DI[16] 30 1'bx
      6641 I A_DI[17] 29 1'bx
      6641 I A_DI[18] 28 1'bx
      6641 I A_DI[19] 27 1'bx
      6641 I A_DI[20] 26 1'bx
      6641 I A_DI[21] 25 1'bx
      6641 I A_DI[22] 24 1'bx
      6641 I A_DI[23] 23 1'bx
      6641 I A_DI[24] 22 1'bx
      6641 I A_DI[25] 21 1'bx
      6641 I A_DI[26] 20 1'bx
      6641 I A_DI[27] 19 1'bx
      6641 I A_DI[28] 18 1'bx
      6641 I A_DI[29] 17 1'bx
      6641 I A_DI[30] 16 1'bx
      6641 I A_DI[31] 15 1'bx
      6641 I A_DI[32] 14 1'bx
      6641 I A_DI[33] 13 1'bx
      6641 I A_DI[34] 12 1'bx
      6641 I A_DI[35] 11 1'bx
      6641 I A_DI[36] 10 1'bx
      6641 I A_DI[37] 9 1'bx
      6641 I A_DI[38] 8 1'bx
      6641 I A_DI[39] 7 1'bx
      6641 I     A_EN 3 1'h1
      6641 I     A_WE 5 1'h0
      6641 I B_ADDR[0] 198 1'b0
      6641 I B_ADDR[1] 197 1'b0
      6641 I B_ADDR[2] 196 1'b0
      6641 I B_ADDR[3] 195 1'b0
      6641 I B_ADDR[4] 194 1'b0
      6641 I B_ADDR[5] 193 1'b0
      6641 I B_ADDR[6] 192 1'bx
      6641 I B_ADDR[7] 191 1'bx
      6641 I B_ADDR[8] 190 1'bx
      6641 I B_ADDR[9] 189 1'bx
      6641 I B_ADDR[10] 188 1'bx
      6641 I B_ADDR[11] 187 1'bx
      6641 I B_ADDR[12] 186 1'bx
      6641 I B_ADDR[13] 185 1'bx
      6641 I B_ADDR[14] 184 1'bx
      6641 I B_ADDR[15] 183 1'bx
      6641 I  B_BM[0] 166 1'b0
      6641 I  B_BM[1] 165 1'b0
      6641 I  B_BM[2] 164 1'b0
      6641 I  B_BM[3] 163 1'b0
      6641 I  B_BM[4] 162 1'b0
      6641 I  B_BM[5] 161 1'b0
      6641 I  B_BM[6] 160 1'b0
      6641 I  B_BM[7] 159 1'b0
      6641 I  B_BM[8] 158 1'b0
      6641 I  B_BM[9] 157 1'b0
      6641 I B_BM[10] 156 1'b0
      6641 I B_BM[11] 155 1'b0
      6641 I B_BM[12] 154 1'b0
      6641 I B_BM[13] 153 1'b0
      6641 I B_BM[14] 152 1'b0
      6641 I B_BM[15] 151 1'b0
      6641 I B_BM[16] 150 1'b0
      6641 I B_BM[17] 149 1'b0
      6641 I B_BM[18] 148 1'b0
      6641 I B_BM[19] 147 1'b0
      6641 I B_BM[20] 146 1'b0
      6641 I B_BM[21] 145 1'b0
      6641 I B_BM[22] 144 1'b0
      6641 I B_BM[23] 143 1'b0
      6641 I B_BM[24] 142 1'b0
      6641 I B_BM[25] 141 1'b0
      6641 I B_BM[26] 140 1'b0
      6641 I B_BM[27] 139 1'b0
      6641 I B_BM[28] 138 1'b0
      6641 I B_BM[29] 137 1'b0
      6641 I B_BM[30] 136 1'b0
      6641 I B_BM[31] 135 1'b0
      6641 I B_BM[32] 134 1'b0
      6641 I B_BM[33] 133 1'b0
      6641 I B_BM[34] 132 1'b0
      6641 I B_BM[35] 131 1'b0
      6641 I B_BM[36] 130 1'b0
      6641 I B_BM[37] 129 1'b0
      6641 I B_BM[38] 128 1'b0
      6641 I B_BM[39] 127 1'b0
      6641 I    B_CLK 2 1'h0
      6641 I  B_DI[0] 86 1'bx
      6641 I  B_DI[1] 85 1'bx
      6641 I  B_DI[2] 84 1'bx
      6641 I  B_DI[3] 83 1'bx
      6641 I  B_DI[4] 82 1'bx
      6641 I  B_DI[5] 81 1'bx
      6641 I  B_DI[6] 80 1'bx
      6641 I  B_DI[7] 79 1'bx
      6641 I  B_DI[8] 78 1'bx
      6641 I  B_DI[9] 77 1'bx
      6641 I B_DI[10] 76 1'bx
      6641 I B_DI[11] 75 1'bx
      6641 I B_DI[12] 74 1'bx
      6641 I B_DI[13] 73 1'bx
      6641 I B_DI[14] 72 1'bx
      6641 I B_DI[15] 71 1'bx
      6641 I B_DI[16] 70 1'bx
      6641 I B_DI[17] 69 1'bx
      6641 I B_DI[18] 68 1'bx
      6641 I B_DI[19] 67 1'bx
      6641 I B_DI[20] 66 1'bx
      6641 I B_DI[21] 65 1'bx
      6641 I B_DI[22] 64 1'bx
      6641 I B_DI[23] 63 1'bx
      6641 I B_DI[24] 62 1'bx
      6641 I B_DI[25] 61 1'bx
      6641 I B_DI[26] 60 1'bx
      6641 I B_DI[27] 59 1'bx
      6641 I B_DI[28] 58 1'bx
      6641 I B_DI[29] 57 1'bx
      6641 I B_DI[30] 56 1'bx
      6641 I B_DI[31] 55 1'bx
      6641 I B_DI[32] 54 1'bx
      6641 I B_DI[33] 53 1'bx
      6641 I B_DI[34] 52 1'bx
      6641 I B_DI[35] 51 1'bx
      6641 I B_DI[36] 50 1'bx
      6641 I B_DI[37] 49 1'bx
      6641 I B_DI[38] 48 1'bx
      6641 I B_DI[39] 47 1'bx
      6641 I     B_EN 4 1'h0
      6641 I     B_WE 6 1'h0
      6641 O  A_DO[0] 40 _2776_[1]
      6641 O  A_DO[1] 39 _1973_[1]
      6641 O  A_DO[2] 38 _2747_[1]
      6641 O  A_DO[3] 37 _1975_[1]
      6641 O  A_DO[4] 36 _1977_[1]
      6641 O  A_DO[5] 35 _1477_[0]
      6641 O  A_DO[6] 34 _1477_[1]
      6641 O  A_DO[7] 33 _1477_[2]
      6641 O  A_DO[8] 32 _1477_[3]
      6641 O  A_DO[9] 31 _1477_[4]
      6641 O A_DO[10] 30 _1477_[5]
      6641 O A_DO[11] 29 _1477_[6]
      6641 O A_DO[12] 28 _1477_[7]
      6641 O A_DO[13] 27 _1477_[8]
      6641 O A_DO[14] 26 _1477_[9]
      6641 O A_DO[15] 25 _1477_[10]
      6641 O A_DO[16] 24 _1477_[11]
      6641 O A_DO[17] 23 _1477_[12]
      6641 O A_DO[18] 22 _1477_[13]
      6641 O A_DO[19] 21 _1477_[14]
      6641 O A_DO[20] 20 _1477_[15]
      6641 O A_DO[21] 19 _1477_[16]
      6641 O A_DO[22] 18 _1477_[17]
      6641 O A_DO[23] 17 _1477_[18]
      6641 O A_DO[24] 16 _1477_[19]
      6641 O A_DO[25] 15 _1477_[20]
      6641 O A_DO[26] 14 _1477_[21]
      6641 O A_DO[27] 13 _1477_[22]
      6641 O A_DO[28] 12 _1477_[23]
      6641 O A_DO[29] 11 _1477_[24]
      6641 O A_DO[30] 10 _1477_[25]
      6641 O A_DO[31] 9 _1477_[26]
      6641 O A_DO[32] 8 _1477_[27]
      6641 O A_DO[33] 7 _1477_[28]
      6641 O A_DO[34] 6 _1477_[29]
      6641 O A_DO[35] 5 _1477_[30]
      6641 O A_DO[36] 4 _1477_[31]
      6641 O A_DO[37] 3 _1477_[32]
      6641 O A_DO[38] 2 _1477_[33]
      6641 O A_DO[39] 1 _1477_[34]
      6641 O  B_DO[0] 80 _1521_[0]
      6641 O  B_DO[1] 79 _1521_[1]
      6641 O  B_DO[2] 78 _1521_[2]
      6641 O  B_DO[3] 77 _1521_[3]
      6641 O  B_DO[4] 76 _1521_[4]
      6641 O  B_DO[5] 75 _1521_[5]
      6641 O  B_DO[6] 74 _1521_[6]
      6641 O  B_DO[7] 73 _1521_[7]
      6641 O  B_DO[8] 72 _1521_[8]
      6641 O  B_DO[9] 71 _1521_[9]
      6641 O B_DO[10] 70 _1521_[10]
      6641 O B_DO[11] 69 _1521_[11]
      6641 O B_DO[12] 68 _1521_[12]
      6641 O B_DO[13] 67 _1521_[13]
      6641 O B_DO[14] 66 _1521_[14]
      6641 O B_DO[15] 65 _1521_[15]
      6641 O B_DO[16] 64 _1521_[16]
      6641 O B_DO[17] 63 _1521_[17]
      6641 O B_DO[18] 62 _1521_[18]
      6641 O B_DO[19] 61 _1521_[19]
      6641 O B_DO[20] 60 _1521_[20]
      6641 O B_DO[21] 59 _1521_[21]
      6641 O B_DO[22] 58 _1521_[22]
      6641 O B_DO[23] 57 _1521_[23]
      6641 O B_DO[24] 56 _1521_[24]
      6641 O B_DO[25] 55 _1521_[25]
      6641 O B_DO[26] 54 _1521_[26]
      6641 O B_DO[27] 53 _1521_[27]
      6641 O B_DO[28] 52 _1521_[28]
      6641 O B_DO[29] 51 _1521_[29]
      6641 O B_DO[30] 50 _1521_[30]
      6641 O B_DO[31] 49 _1521_[31]
      6641 O B_DO[32] 48 _1521_[32]
      6641 O B_DO[33] 47 _1521_[33]
      6641 O B_DO[34] 46 _1521_[34]
      6641 O B_DO[35] 45 _1521_[35]
      6641 O B_DO[36] 44 _1521_[36]
      6641 O B_DO[37] 43 _1521_[37]
      6641 O B_DO[38] 42 _1521_[38]
      6641 O B_DO[39] 41 _1521_[39]
      6642 I A_ADDR[0] 182 1'b0
      6642 I A_ADDR[1] 181 1'b0
      6642 I A_ADDR[2] 180 1'b0
      6642 I A_ADDR[3] 179 basesoc_basesoc_adr[0]
      6642 I A_ADDR[4] 178 basesoc_basesoc_adr[1]
      6642 I A_ADDR[5] 177 basesoc_basesoc_adr[2]
      6642 I A_ADDR[6] 176 basesoc_basesoc_adr[3]
      6642 I A_ADDR[7] 175 basesoc_basesoc_adr[4]
      6642 I A_ADDR[8] 174 basesoc_basesoc_adr[5]
      6642 I A_ADDR[9] 173 basesoc_basesoc_adr[6]
      6642 I A_ADDR[10] 172 basesoc_basesoc_adr[7]
      6642 I A_ADDR[11] 171 basesoc_basesoc_adr[8]
      6642 I A_ADDR[12] 170 basesoc_basesoc_adr[9]
      6642 I A_ADDR[13] 169 basesoc_basesoc_adr[10]
      6642 I A_ADDR[14] 168 basesoc_basesoc_adr[11]
      6642 I A_ADDR[15] 167 basesoc_basesoc_adr[12]
      6642 I  A_BM[0] 126 1'b0
      6642 I  A_BM[1] 125 1'b0
      6642 I  A_BM[2] 124 1'b0
      6642 I  A_BM[3] 123 1'b0
      6642 I  A_BM[4] 122 1'b0
      6642 I  A_BM[5] 121 1'b0
      6642 I  A_BM[6] 120 1'b0
      6642 I  A_BM[7] 119 1'b0
      6642 I  A_BM[8] 118 1'b0
      6642 I  A_BM[9] 117 1'b0
      6642 I A_BM[10] 116 1'b0
      6642 I A_BM[11] 115 1'b0
      6642 I A_BM[12] 114 1'b0
      6642 I A_BM[13] 113 1'b0
      6642 I A_BM[14] 112 1'b0
      6642 I A_BM[15] 111 1'b0
      6642 I A_BM[16] 110 1'b0
      6642 I A_BM[17] 109 1'b0
      6642 I A_BM[18] 108 1'b0
      6642 I A_BM[19] 107 1'b0
      6642 I A_BM[20] 106 1'b0
      6642 I A_BM[21] 105 1'b0
      6642 I A_BM[22] 104 1'b0
      6642 I A_BM[23] 103 1'b0
      6642 I A_BM[24] 102 1'b0
      6642 I A_BM[25] 101 1'b0
      6642 I A_BM[26] 100 1'b0
      6642 I A_BM[27] 99 1'b0
      6642 I A_BM[28] 98 1'b0
      6642 I A_BM[29] 97 1'b0
      6642 I A_BM[30] 96 1'b0
      6642 I A_BM[31] 95 1'b0
      6642 I A_BM[32] 94 1'b0
      6642 I A_BM[33] 93 1'b0
      6642 I A_BM[34] 92 1'b0
      6642 I A_BM[35] 91 1'b0
      6642 I A_BM[36] 90 1'b0
      6642 I A_BM[37] 89 1'b0
      6642 I A_BM[38] 88 1'b0
      6642 I A_BM[39] 87 1'b0
      6642 I    A_CLK 1 \UART.CLK 
      6642 I  A_DI[0] 46 1'bx
      6642 I  A_DI[1] 45 1'bx
      6642 I  A_DI[2] 44 1'bx
      6642 I  A_DI[3] 43 1'bx
      6642 I  A_DI[4] 42 1'bx
      6642 I  A_DI[5] 41 1'bx
      6642 I  A_DI[6] 40 1'bx
      6642 I  A_DI[7] 39 1'bx
      6642 I  A_DI[8] 38 1'bx
      6642 I  A_DI[9] 37 1'bx
      6642 I A_DI[10] 36 1'bx
      6642 I A_DI[11] 35 1'bx
      6642 I A_DI[12] 34 1'bx
      6642 I A_DI[13] 33 1'bx
      6642 I A_DI[14] 32 1'bx
      6642 I A_DI[15] 31 1'bx
      6642 I A_DI[16] 30 1'bx
      6642 I A_DI[17] 29 1'bx
      6642 I A_DI[18] 28 1'bx
      6642 I A_DI[19] 27 1'bx
      6642 I A_DI[20] 26 1'bx
      6642 I A_DI[21] 25 1'bx
      6642 I A_DI[22] 24 1'bx
      6642 I A_DI[23] 23 1'bx
      6642 I A_DI[24] 22 1'bx
      6642 I A_DI[25] 21 1'bx
      6642 I A_DI[26] 20 1'bx
      6642 I A_DI[27] 19 1'bx
      6642 I A_DI[28] 18 1'bx
      6642 I A_DI[29] 17 1'bx
      6642 I A_DI[30] 16 1'bx
      6642 I A_DI[31] 15 1'bx
      6642 I A_DI[32] 14 1'bx
      6642 I A_DI[33] 13 1'bx
      6642 I A_DI[34] 12 1'bx
      6642 I A_DI[35] 11 1'bx
      6642 I A_DI[36] 10 1'bx
      6642 I A_DI[37] 9 1'bx
      6642 I A_DI[38] 8 1'bx
      6642 I A_DI[39] 7 1'bx
      6642 I     A_EN 3 1'h1
      6642 I     A_WE 5 1'h0
      6642 I B_ADDR[0] 198 1'b0
      6642 I B_ADDR[1] 197 1'b0
      6642 I B_ADDR[2] 196 1'b0
      6642 I B_ADDR[3] 195 1'b0
      6642 I B_ADDR[4] 194 1'b0
      6642 I B_ADDR[5] 193 1'b0
      6642 I B_ADDR[6] 192 1'bx
      6642 I B_ADDR[7] 191 1'bx
      6642 I B_ADDR[8] 190 1'bx
      6642 I B_ADDR[9] 189 1'bx
      6642 I B_ADDR[10] 188 1'bx
      6642 I B_ADDR[11] 187 1'bx
      6642 I B_ADDR[12] 186 1'bx
      6642 I B_ADDR[13] 185 1'bx
      6642 I B_ADDR[14] 184 1'bx
      6642 I B_ADDR[15] 183 1'bx
      6642 I  B_BM[0] 166 1'b0
      6642 I  B_BM[1] 165 1'b0
      6642 I  B_BM[2] 164 1'b0
      6642 I  B_BM[3] 163 1'b0
      6642 I  B_BM[4] 162 1'b0
      6642 I  B_BM[5] 161 1'b0
      6642 I  B_BM[6] 160 1'b0
      6642 I  B_BM[7] 159 1'b0
      6642 I  B_BM[8] 158 1'b0
      6642 I  B_BM[9] 157 1'b0
      6642 I B_BM[10] 156 1'b0
      6642 I B_BM[11] 155 1'b0
      6642 I B_BM[12] 154 1'b0
      6642 I B_BM[13] 153 1'b0
      6642 I B_BM[14] 152 1'b0
      6642 I B_BM[15] 151 1'b0
      6642 I B_BM[16] 150 1'b0
      6642 I B_BM[17] 149 1'b0
      6642 I B_BM[18] 148 1'b0
      6642 I B_BM[19] 147 1'b0
      6642 I B_BM[20] 146 1'b0
      6642 I B_BM[21] 145 1'b0
      6642 I B_BM[22] 144 1'b0
      6642 I B_BM[23] 143 1'b0
      6642 I B_BM[24] 142 1'b0
      6642 I B_BM[25] 141 1'b0
      6642 I B_BM[26] 140 1'b0
      6642 I B_BM[27] 139 1'b0
      6642 I B_BM[28] 138 1'b0
      6642 I B_BM[29] 137 1'b0
      6642 I B_BM[30] 136 1'b0
      6642 I B_BM[31] 135 1'b0
      6642 I B_BM[32] 134 1'b0
      6642 I B_BM[33] 133 1'b0
      6642 I B_BM[34] 132 1'b0
      6642 I B_BM[35] 131 1'b0
      6642 I B_BM[36] 130 1'b0
      6642 I B_BM[37] 129 1'b0
      6642 I B_BM[38] 128 1'b0
      6642 I B_BM[39] 127 1'b0
      6642 I    B_CLK 2 1'h0
      6642 I  B_DI[0] 86 1'bx
      6642 I  B_DI[1] 85 1'bx
      6642 I  B_DI[2] 84 1'bx
      6642 I  B_DI[3] 83 1'bx
      6642 I  B_DI[4] 82 1'bx
      6642 I  B_DI[5] 81 1'bx
      6642 I  B_DI[6] 80 1'bx
      6642 I  B_DI[7] 79 1'bx
      6642 I  B_DI[8] 78 1'bx
      6642 I  B_DI[9] 77 1'bx
      6642 I B_DI[10] 76 1'bx
      6642 I B_DI[11] 75 1'bx
      6642 I B_DI[12] 74 1'bx
      6642 I B_DI[13] 73 1'bx
      6642 I B_DI[14] 72 1'bx
      6642 I B_DI[15] 71 1'bx
      6642 I B_DI[16] 70 1'bx
      6642 I B_DI[17] 69 1'bx
      6642 I B_DI[18] 68 1'bx
      6642 I B_DI[19] 67 1'bx
      6642 I B_DI[20] 66 1'bx
      6642 I B_DI[21] 65 1'bx
      6642 I B_DI[22] 64 1'bx
      6642 I B_DI[23] 63 1'bx
      6642 I B_DI[24] 62 1'bx
      6642 I B_DI[25] 61 1'bx
      6642 I B_DI[26] 60 1'bx
      6642 I B_DI[27] 59 1'bx
      6642 I B_DI[28] 58 1'bx
      6642 I B_DI[29] 57 1'bx
      6642 I B_DI[30] 56 1'bx
      6642 I B_DI[31] 55 1'bx
      6642 I B_DI[32] 54 1'bx
      6642 I B_DI[33] 53 1'bx
      6642 I B_DI[34] 52 1'bx
      6642 I B_DI[35] 51 1'bx
      6642 I B_DI[36] 50 1'bx
      6642 I B_DI[37] 49 1'bx
      6642 I B_DI[38] 48 1'bx
      6642 I B_DI[39] 47 1'bx
      6642 I     B_EN 4 1'h0
      6642 I     B_WE 6 1'h0
      6642 O  A_DO[0] 40 _1980_[1]
      6642 O  A_DO[1] 39 _1982_[1]
      6642 O  A_DO[2] 38 _1987_[1]
      6642 O  A_DO[3] 37 _2729_[1]
      6642 O  A_DO[4] 36 _2722_[1]
      6642 O  A_DO[5] 35 _1478_[0]
      6642 O  A_DO[6] 34 _1478_[1]
      6642 O  A_DO[7] 33 _1478_[2]
      6642 O  A_DO[8] 32 _1478_[3]
      6642 O  A_DO[9] 31 _1478_[4]
      6642 O A_DO[10] 30 _1478_[5]
      6642 O A_DO[11] 29 _1478_[6]
      6642 O A_DO[12] 28 _1478_[7]
      6642 O A_DO[13] 27 _1478_[8]
      6642 O A_DO[14] 26 _1478_[9]
      6642 O A_DO[15] 25 _1478_[10]
      6642 O A_DO[16] 24 _1478_[11]
      6642 O A_DO[17] 23 _1478_[12]
      6642 O A_DO[18] 22 _1478_[13]
      6642 O A_DO[19] 21 _1478_[14]
      6642 O A_DO[20] 20 _1478_[15]
      6642 O A_DO[21] 19 _1478_[16]
      6642 O A_DO[22] 18 _1478_[17]
      6642 O A_DO[23] 17 _1478_[18]
      6642 O A_DO[24] 16 _1478_[19]
      6642 O A_DO[25] 15 _1478_[20]
      6642 O A_DO[26] 14 _1478_[21]
      6642 O A_DO[27] 13 _1478_[22]
      6642 O A_DO[28] 12 _1478_[23]
      6642 O A_DO[29] 11 _1478_[24]
      6642 O A_DO[30] 10 _1478_[25]
      6642 O A_DO[31] 9 _1478_[26]
      6642 O A_DO[32] 8 _1478_[27]
      6642 O A_DO[33] 7 _1478_[28]
      6642 O A_DO[34] 6 _1478_[29]
      6642 O A_DO[35] 5 _1478_[30]
      6642 O A_DO[36] 4 _1478_[31]
      6642 O A_DO[37] 3 _1478_[32]
      6642 O A_DO[38] 2 _1478_[33]
      6642 O A_DO[39] 1 _1478_[34]
      6642 O  B_DO[0] 80 _1522_[0]
      6642 O  B_DO[1] 79 _1522_[1]
      6642 O  B_DO[2] 78 _1522_[2]
      6642 O  B_DO[3] 77 _1522_[3]
      6642 O  B_DO[4] 76 _1522_[4]
      6642 O  B_DO[5] 75 _1522_[5]
      6642 O  B_DO[6] 74 _1522_[6]
      6642 O  B_DO[7] 73 _1522_[7]
      6642 O  B_DO[8] 72 _1522_[8]
      6642 O  B_DO[9] 71 _1522_[9]
      6642 O B_DO[10] 70 _1522_[10]
      6642 O B_DO[11] 69 _1522_[11]
      6642 O B_DO[12] 68 _1522_[12]
      6642 O B_DO[13] 67 _1522_[13]
      6642 O B_DO[14] 66 _1522_[14]
      6642 O B_DO[15] 65 _1522_[15]
      6642 O B_DO[16] 64 _1522_[16]
      6642 O B_DO[17] 63 _1522_[17]
      6642 O B_DO[18] 62 _1522_[18]
      6642 O B_DO[19] 61 _1522_[19]
      6642 O B_DO[20] 60 _1522_[20]
      6642 O B_DO[21] 59 _1522_[21]
      6642 O B_DO[22] 58 _1522_[22]
      6642 O B_DO[23] 57 _1522_[23]
      6642 O B_DO[24] 56 _1522_[24]
      6642 O B_DO[25] 55 _1522_[25]
      6642 O B_DO[26] 54 _1522_[26]
      6642 O B_DO[27] 53 _1522_[27]
      6642 O B_DO[28] 52 _1522_[28]
      6642 O B_DO[29] 51 _1522_[29]
      6642 O B_DO[30] 50 _1522_[30]
      6642 O B_DO[31] 49 _1522_[31]
      6642 O B_DO[32] 48 _1522_[32]
      6642 O B_DO[33] 47 _1522_[33]
      6642 O B_DO[34] 46 _1522_[34]
      6642 O B_DO[35] 45 _1522_[35]
      6642 O B_DO[36] 44 _1522_[36]
      6642 O B_DO[37] 43 _1522_[37]
      6642 O B_DO[38] 42 _1522_[38]
      6642 O B_DO[39] 41 _1522_[39]
      6643 I A_ADDR[0] 182 1'b0
      6643 I A_ADDR[1] 181 1'b0
      6643 I A_ADDR[2] 180 1'b0
      6643 I A_ADDR[3] 179 basesoc_basesoc_adr[0]
      6643 I A_ADDR[4] 178 basesoc_basesoc_adr[1]
      6643 I A_ADDR[5] 177 basesoc_basesoc_adr[2]
      6643 I A_ADDR[6] 176 basesoc_basesoc_adr[3]
      6643 I A_ADDR[7] 175 basesoc_basesoc_adr[4]
      6643 I A_ADDR[8] 174 basesoc_basesoc_adr[5]
      6643 I A_ADDR[9] 173 basesoc_basesoc_adr[6]
      6643 I A_ADDR[10] 172 basesoc_basesoc_adr[7]
      6643 I A_ADDR[11] 171 basesoc_basesoc_adr[8]
      6643 I A_ADDR[12] 170 basesoc_basesoc_adr[9]
      6643 I A_ADDR[13] 169 basesoc_basesoc_adr[10]
      6643 I A_ADDR[14] 168 basesoc_basesoc_adr[11]
      6643 I A_ADDR[15] 167 basesoc_basesoc_adr[12]
      6643 I  A_BM[0] 126 1'b0
      6643 I  A_BM[1] 125 1'b0
      6643 I  A_BM[2] 124 1'b0
      6643 I  A_BM[3] 123 1'b0
      6643 I  A_BM[4] 122 1'b0
      6643 I  A_BM[5] 121 1'b0
      6643 I  A_BM[6] 120 1'b0
      6643 I  A_BM[7] 119 1'b0
      6643 I  A_BM[8] 118 1'b0
      6643 I  A_BM[9] 117 1'b0
      6643 I A_BM[10] 116 1'b0
      6643 I A_BM[11] 115 1'b0
      6643 I A_BM[12] 114 1'b0
      6643 I A_BM[13] 113 1'b0
      6643 I A_BM[14] 112 1'b0
      6643 I A_BM[15] 111 1'b0
      6643 I A_BM[16] 110 1'b0
      6643 I A_BM[17] 109 1'b0
      6643 I A_BM[18] 108 1'b0
      6643 I A_BM[19] 107 1'b0
      6643 I A_BM[20] 106 1'b0
      6643 I A_BM[21] 105 1'b0
      6643 I A_BM[22] 104 1'b0
      6643 I A_BM[23] 103 1'b0
      6643 I A_BM[24] 102 1'b0
      6643 I A_BM[25] 101 1'b0
      6643 I A_BM[26] 100 1'b0
      6643 I A_BM[27] 99 1'b0
      6643 I A_BM[28] 98 1'b0
      6643 I A_BM[29] 97 1'b0
      6643 I A_BM[30] 96 1'b0
      6643 I A_BM[31] 95 1'b0
      6643 I A_BM[32] 94 1'b0
      6643 I A_BM[33] 93 1'b0
      6643 I A_BM[34] 92 1'b0
      6643 I A_BM[35] 91 1'b0
      6643 I A_BM[36] 90 1'b0
      6643 I A_BM[37] 89 1'b0
      6643 I A_BM[38] 88 1'b0
      6643 I A_BM[39] 87 1'b0
      6643 I    A_CLK 1 \UART.CLK 
      6643 I  A_DI[0] 46 1'bx
      6643 I  A_DI[1] 45 1'bx
      6643 I  A_DI[2] 44 1'bx
      6643 I  A_DI[3] 43 1'bx
      6643 I  A_DI[4] 42 1'bx
      6643 I  A_DI[5] 41 1'bx
      6643 I  A_DI[6] 40 1'bx
      6643 I  A_DI[7] 39 1'bx
      6643 I  A_DI[8] 38 1'bx
      6643 I  A_DI[9] 37 1'bx
      6643 I A_DI[10] 36 1'bx
      6643 I A_DI[11] 35 1'bx
      6643 I A_DI[12] 34 1'bx
      6643 I A_DI[13] 33 1'bx
      6643 I A_DI[14] 32 1'bx
      6643 I A_DI[15] 31 1'bx
      6643 I A_DI[16] 30 1'bx
      6643 I A_DI[17] 29 1'bx
      6643 I A_DI[18] 28 1'bx
      6643 I A_DI[19] 27 1'bx
      6643 I A_DI[20] 26 1'bx
      6643 I A_DI[21] 25 1'bx
      6643 I A_DI[22] 24 1'bx
      6643 I A_DI[23] 23 1'bx
      6643 I A_DI[24] 22 1'bx
      6643 I A_DI[25] 21 1'bx
      6643 I A_DI[26] 20 1'bx
      6643 I A_DI[27] 19 1'bx
      6643 I A_DI[28] 18 1'bx
      6643 I A_DI[29] 17 1'bx
      6643 I A_DI[30] 16 1'bx
      6643 I A_DI[31] 15 1'bx
      6643 I A_DI[32] 14 1'bx
      6643 I A_DI[33] 13 1'bx
      6643 I A_DI[34] 12 1'bx
      6643 I A_DI[35] 11 1'bx
      6643 I A_DI[36] 10 1'bx
      6643 I A_DI[37] 9 1'bx
      6643 I A_DI[38] 8 1'bx
      6643 I A_DI[39] 7 1'bx
      6643 I     A_EN 3 1'h1
      6643 I     A_WE 5 1'h0
      6643 I B_ADDR[0] 198 1'b0
      6643 I B_ADDR[1] 197 1'b0
      6643 I B_ADDR[2] 196 1'b0
      6643 I B_ADDR[3] 195 1'b0
      6643 I B_ADDR[4] 194 1'b0
      6643 I B_ADDR[5] 193 1'b0
      6643 I B_ADDR[6] 192 1'bx
      6643 I B_ADDR[7] 191 1'bx
      6643 I B_ADDR[8] 190 1'bx
      6643 I B_ADDR[9] 189 1'bx
      6643 I B_ADDR[10] 188 1'bx
      6643 I B_ADDR[11] 187 1'bx
      6643 I B_ADDR[12] 186 1'bx
      6643 I B_ADDR[13] 185 1'bx
      6643 I B_ADDR[14] 184 1'bx
      6643 I B_ADDR[15] 183 1'bx
      6643 I  B_BM[0] 166 1'b0
      6643 I  B_BM[1] 165 1'b0
      6643 I  B_BM[2] 164 1'b0
      6643 I  B_BM[3] 163 1'b0
      6643 I  B_BM[4] 162 1'b0
      6643 I  B_BM[5] 161 1'b0
      6643 I  B_BM[6] 160 1'b0
      6643 I  B_BM[7] 159 1'b0
      6643 I  B_BM[8] 158 1'b0
      6643 I  B_BM[9] 157 1'b0
      6643 I B_BM[10] 156 1'b0
      6643 I B_BM[11] 155 1'b0
      6643 I B_BM[12] 154 1'b0
      6643 I B_BM[13] 153 1'b0
      6643 I B_BM[14] 152 1'b0
      6643 I B_BM[15] 151 1'b0
      6643 I B_BM[16] 150 1'b0
      6643 I B_BM[17] 149 1'b0
      6643 I B_BM[18] 148 1'b0
      6643 I B_BM[19] 147 1'b0
      6643 I B_BM[20] 146 1'b0
      6643 I B_BM[21] 145 1'b0
      6643 I B_BM[22] 144 1'b0
      6643 I B_BM[23] 143 1'b0
      6643 I B_BM[24] 142 1'b0
      6643 I B_BM[25] 141 1'b0
      6643 I B_BM[26] 140 1'b0
      6643 I B_BM[27] 139 1'b0
      6643 I B_BM[28] 138 1'b0
      6643 I B_BM[29] 137 1'b0
      6643 I B_BM[30] 136 1'b0
      6643 I B_BM[31] 135 1'b0
      6643 I B_BM[32] 134 1'b0
      6643 I B_BM[33] 133 1'b0
      6643 I B_BM[34] 132 1'b0
      6643 I B_BM[35] 131 1'b0
      6643 I B_BM[36] 130 1'b0
      6643 I B_BM[37] 129 1'b0
      6643 I B_BM[38] 128 1'b0
      6643 I B_BM[39] 127 1'b0
      6643 I    B_CLK 2 1'h0
      6643 I  B_DI[0] 86 1'bx
      6643 I  B_DI[1] 85 1'bx
      6643 I  B_DI[2] 84 1'bx
      6643 I  B_DI[3] 83 1'bx
      6643 I  B_DI[4] 82 1'bx
      6643 I  B_DI[5] 81 1'bx
      6643 I  B_DI[6] 80 1'bx
      6643 I  B_DI[7] 79 1'bx
      6643 I  B_DI[8] 78 1'bx
      6643 I  B_DI[9] 77 1'bx
      6643 I B_DI[10] 76 1'bx
      6643 I B_DI[11] 75 1'bx
      6643 I B_DI[12] 74 1'bx
      6643 I B_DI[13] 73 1'bx
      6643 I B_DI[14] 72 1'bx
      6643 I B_DI[15] 71 1'bx
      6643 I B_DI[16] 70 1'bx
      6643 I B_DI[17] 69 1'bx
      6643 I B_DI[18] 68 1'bx
      6643 I B_DI[19] 67 1'bx
      6643 I B_DI[20] 66 1'bx
      6643 I B_DI[21] 65 1'bx
      6643 I B_DI[22] 64 1'bx
      6643 I B_DI[23] 63 1'bx
      6643 I B_DI[24] 62 1'bx
      6643 I B_DI[25] 61 1'bx
      6643 I B_DI[26] 60 1'bx
      6643 I B_DI[27] 59 1'bx
      6643 I B_DI[28] 58 1'bx
      6643 I B_DI[29] 57 1'bx
      6643 I B_DI[30] 56 1'bx
      6643 I B_DI[31] 55 1'bx
      6643 I B_DI[32] 54 1'bx
      6643 I B_DI[33] 53 1'bx
      6643 I B_DI[34] 52 1'bx
      6643 I B_DI[35] 51 1'bx
      6643 I B_DI[36] 50 1'bx
      6643 I B_DI[37] 49 1'bx
      6643 I B_DI[38] 48 1'bx
      6643 I B_DI[39] 47 1'bx
      6643 I     B_EN 4 1'h0
      6643 I     B_WE 6 1'h0
      6643 O  A_DO[0] 40 _2125_[1]
      6643 O  A_DO[1] 39 _2280_[1]
      6643 O  A_DO[2] 38 _1993_[1]
      6643 O  A_DO[3] 37 _1996_[1]
      6643 O  A_DO[4] 36 _2714_[1]
      6643 O  A_DO[5] 35 _1479_[0]
      6643 O  A_DO[6] 34 _1479_[1]
      6643 O  A_DO[7] 33 _1479_[2]
      6643 O  A_DO[8] 32 _1479_[3]
      6643 O  A_DO[9] 31 _1479_[4]
      6643 O A_DO[10] 30 _1479_[5]
      6643 O A_DO[11] 29 _1479_[6]
      6643 O A_DO[12] 28 _1479_[7]
      6643 O A_DO[13] 27 _1479_[8]
      6643 O A_DO[14] 26 _1479_[9]
      6643 O A_DO[15] 25 _1479_[10]
      6643 O A_DO[16] 24 _1479_[11]
      6643 O A_DO[17] 23 _1479_[12]
      6643 O A_DO[18] 22 _1479_[13]
      6643 O A_DO[19] 21 _1479_[14]
      6643 O A_DO[20] 20 _1479_[15]
      6643 O A_DO[21] 19 _1479_[16]
      6643 O A_DO[22] 18 _1479_[17]
      6643 O A_DO[23] 17 _1479_[18]
      6643 O A_DO[24] 16 _1479_[19]
      6643 O A_DO[25] 15 _1479_[20]
      6643 O A_DO[26] 14 _1479_[21]
      6643 O A_DO[27] 13 _1479_[22]
      6643 O A_DO[28] 12 _1479_[23]
      6643 O A_DO[29] 11 _1479_[24]
      6643 O A_DO[30] 10 _1479_[25]
      6643 O A_DO[31] 9 _1479_[26]
      6643 O A_DO[32] 8 _1479_[27]
      6643 O A_DO[33] 7 _1479_[28]
      6643 O A_DO[34] 6 _1479_[29]
      6643 O A_DO[35] 5 _1479_[30]
      6643 O A_DO[36] 4 _1479_[31]
      6643 O A_DO[37] 3 _1479_[32]
      6643 O A_DO[38] 2 _1479_[33]
      6643 O A_DO[39] 1 _1479_[34]
      6643 O  B_DO[0] 80 _1523_[0]
      6643 O  B_DO[1] 79 _1523_[1]
      6643 O  B_DO[2] 78 _1523_[2]
      6643 O  B_DO[3] 77 _1523_[3]
      6643 O  B_DO[4] 76 _1523_[4]
      6643 O  B_DO[5] 75 _1523_[5]
      6643 O  B_DO[6] 74 _1523_[6]
      6643 O  B_DO[7] 73 _1523_[7]
      6643 O  B_DO[8] 72 _1523_[8]
      6643 O  B_DO[9] 71 _1523_[9]
      6643 O B_DO[10] 70 _1523_[10]
      6643 O B_DO[11] 69 _1523_[11]
      6643 O B_DO[12] 68 _1523_[12]
      6643 O B_DO[13] 67 _1523_[13]
      6643 O B_DO[14] 66 _1523_[14]
      6643 O B_DO[15] 65 _1523_[15]
      6643 O B_DO[16] 64 _1523_[16]
      6643 O B_DO[17] 63 _1523_[17]
      6643 O B_DO[18] 62 _1523_[18]
      6643 O B_DO[19] 61 _1523_[19]
      6643 O B_DO[20] 60 _1523_[20]
      6643 O B_DO[21] 59 _1523_[21]
      6643 O B_DO[22] 58 _1523_[22]
      6643 O B_DO[23] 57 _1523_[23]
      6643 O B_DO[24] 56 _1523_[24]
      6643 O B_DO[25] 55 _1523_[25]
      6643 O B_DO[26] 54 _1523_[26]
      6643 O B_DO[27] 53 _1523_[27]
      6643 O B_DO[28] 52 _1523_[28]
      6643 O B_DO[29] 51 _1523_[29]
      6643 O B_DO[30] 50 _1523_[30]
      6643 O B_DO[31] 49 _1523_[31]
      6643 O B_DO[32] 48 _1523_[32]
      6643 O B_DO[33] 47 _1523_[33]
      6643 O B_DO[34] 46 _1523_[34]
      6643 O B_DO[35] 45 _1523_[35]
      6643 O B_DO[36] 44 _1523_[36]
      6643 O B_DO[37] 43 _1523_[37]
      6643 O B_DO[38] 42 _1523_[38]
      6643 O B_DO[39] 41 _1523_[39]
      6644 I A_ADDR[0] 102 1'b0
      6644 I A_ADDR[1] 101 1'b0
      6644 I A_ADDR[2] 100 1'b0
      6644 I A_ADDR[3] 99 1'b0
      6644 I A_ADDR[4] 98 1'b0
      6644 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6644 I A_ADDR[6] 96 1'b0
      6644 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6644 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6644 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6644 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6644 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6644 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6644 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6644 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6644 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6644 I  A_BM[0] 66 _1498_[0]
      6644 I  A_BM[1] 65 _1498_[0]
      6644 I  A_BM[2] 64 _1498_[0]
      6644 I  A_BM[3] 63 _1498_[0]
      6644 I  A_BM[4] 62 _1498_[0]
      6644 I  A_BM[5] 61 _1498_[0]
      6644 I  A_BM[6] 60 _1498_[0]
      6644 I  A_BM[7] 59 _1498_[0]
      6644 I  A_BM[8] 58 _1498_[1]
      6644 I  A_BM[9] 57 _1498_[1]
      6644 I A_BM[10] 56 _1498_[1]
      6644 I A_BM[11] 55 _1498_[1]
      6644 I A_BM[12] 54 _1498_[1]
      6644 I A_BM[13] 53 _1498_[1]
      6644 I A_BM[14] 52 _1498_[1]
      6644 I A_BM[15] 51 _1498_[1]
      6644 I A_BM[16] 50 _1498_[2]
      6644 I A_BM[17] 49 _1498_[2]
      6644 I A_BM[18] 48 _1498_[2]
      6644 I A_BM[19] 47 _1498_[2]
      6644 I    A_CLK 1 \UART.CLK 
      6644 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [0]
      6644 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [1]
      6644 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [2]
      6644 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [3]
      6644 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [4]
      6644 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [5]
      6644 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [6]
      6644 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [7]
      6644 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [8]
      6644 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [9]
      6644 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [10]
      6644 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [11]
      6644 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [12]
      6644 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [13]
      6644 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [14]
      6644 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [15]
      6644 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [16]
      6644 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [17]
      6644 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [18]
      6644 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [19]
      6644 I     A_EN 3 1'h1
      6644 I     A_WE 5 _0039_
      6644 I B_ADDR[0] 118 1'b0
      6644 I B_ADDR[1] 117 1'b0
      6644 I B_ADDR[2] 116 1'b0
      6644 I B_ADDR[3] 115 1'b0
      6644 I B_ADDR[4] 114 1'b0
      6644 I B_ADDR[5] 113 1'bx
      6644 I B_ADDR[6] 112 1'b0
      6644 I B_ADDR[7] 111 1'bx
      6644 I B_ADDR[8] 110 1'bx
      6644 I B_ADDR[9] 109 1'bx
      6644 I B_ADDR[10] 108 1'bx
      6644 I B_ADDR[11] 107 1'bx
      6644 I B_ADDR[12] 106 1'bx
      6644 I B_ADDR[13] 105 1'bx
      6644 I B_ADDR[14] 104 1'bx
      6644 I B_ADDR[15] 103 1'bx
      6644 I  B_BM[0] 86 1'b0
      6644 I  B_BM[1] 85 1'b0
      6644 I  B_BM[2] 84 1'b0
      6644 I  B_BM[3] 83 1'b0
      6644 I  B_BM[4] 82 1'b0
      6644 I  B_BM[5] 81 1'b0
      6644 I  B_BM[6] 80 1'b0
      6644 I  B_BM[7] 79 1'b0
      6644 I  B_BM[8] 78 1'b0
      6644 I  B_BM[9] 77 1'b0
      6644 I B_BM[10] 76 1'b0
      6644 I B_BM[11] 75 1'b0
      6644 I B_BM[12] 74 1'b0
      6644 I B_BM[13] 73 1'b0
      6644 I B_BM[14] 72 1'b0
      6644 I B_BM[15] 71 1'b0
      6644 I B_BM[16] 70 1'b0
      6644 I B_BM[17] 69 1'b0
      6644 I B_BM[18] 68 1'b0
      6644 I B_BM[19] 67 1'b0
      6644 I    B_CLK 2 1'h0
      6644 I  B_DI[0] 46 1'bx
      6644 I  B_DI[1] 45 1'bx
      6644 I  B_DI[2] 44 1'bx
      6644 I  B_DI[3] 43 1'bx
      6644 I  B_DI[4] 42 1'bx
      6644 I  B_DI[5] 41 1'bx
      6644 I  B_DI[6] 40 1'bx
      6644 I  B_DI[7] 39 1'bx
      6644 I  B_DI[8] 38 1'bx
      6644 I  B_DI[9] 37 1'bx
      6644 I B_DI[10] 36 1'bx
      6644 I B_DI[11] 35 1'bx
      6644 I B_DI[12] 34 1'bx
      6644 I B_DI[13] 33 1'bx
      6644 I B_DI[14] 32 1'bx
      6644 I B_DI[15] 31 1'bx
      6644 I B_DI[16] 30 1'bx
      6644 I B_DI[17] 29 1'bx
      6644 I B_DI[18] 28 1'bx
      6644 I B_DI[19] 27 1'bx
      6644 I     B_EN 4 1'h0
      6644 I     B_WE 6 1'h0
      6644 O  A_DO[0] 20 _1500_[0]
      6644 O  A_DO[1] 19 _1500_[1]
      6644 O  A_DO[2] 18 _1500_[2]
      6644 O  A_DO[3] 17 _1500_[3]
      6644 O  A_DO[4] 16 _1500_[4]
      6644 O  A_DO[5] 15 _1500_[5]
      6644 O  A_DO[6] 14 _1500_[6]
      6644 O  A_DO[7] 13 _1500_[7]
      6644 O  A_DO[8] 12 _1500_[8]
      6644 O  A_DO[9] 11 _1500_[9]
      6644 O A_DO[10] 10 _1500_[10]
      6644 O A_DO[11] 9 _1500_[11]
      6644 O A_DO[12] 8 _1500_[12]
      6644 O A_DO[13] 7 _1500_[13]
      6644 O A_DO[14] 6 _1500_[14]
      6644 O A_DO[15] 5 _1500_[15]
      6644 O A_DO[16] 4 _1500_[16]
      6644 O A_DO[17] 3 _1500_[17]
      6644 O A_DO[18] 2 _1500_[18]
      6644 O A_DO[19] 1 _1500_[19]
      6644 O  B_DO[0] 40 _1527_[0]
      6644 O  B_DO[1] 39 _1527_[1]
      6644 O  B_DO[2] 38 _1527_[2]
      6644 O  B_DO[3] 37 _1527_[3]
      6644 O  B_DO[4] 36 _1527_[4]
      6644 O  B_DO[5] 35 _1527_[5]
      6644 O  B_DO[6] 34 _1527_[6]
      6644 O  B_DO[7] 33 _1527_[7]
      6644 O  B_DO[8] 32 _1527_[8]
      6644 O  B_DO[9] 31 _1527_[9]
      6644 O B_DO[10] 30 _1527_[10]
      6644 O B_DO[11] 29 _1527_[11]
      6644 O B_DO[12] 28 _1527_[12]
      6644 O B_DO[13] 27 _1527_[13]
      6644 O B_DO[14] 26 _1527_[14]
      6644 O B_DO[15] 25 _1527_[15]
      6644 O B_DO[16] 24 _1527_[16]
      6644 O B_DO[17] 23 _1527_[17]
      6644 O B_DO[18] 22 _1527_[18]
      6644 O B_DO[19] 21 _1527_[19]
      6645 I A_ADDR[0] 102 1'b0
      6645 I A_ADDR[1] 101 1'b0
      6645 I A_ADDR[2] 100 1'b0
      6645 I A_ADDR[3] 99 1'b0
      6645 I A_ADDR[4] 98 1'b0
      6645 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6645 I A_ADDR[6] 96 1'b0
      6645 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6645 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6645 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6645 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6645 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6645 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6645 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6645 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6645 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6645 I  A_BM[0] 66 _1498_[2]
      6645 I  A_BM[1] 65 _1498_[2]
      6645 I  A_BM[2] 64 _1498_[2]
      6645 I  A_BM[3] 63 _1498_[2]
      6645 I  A_BM[4] 62 _1498_[3]
      6645 I  A_BM[5] 61 _1498_[3]
      6645 I  A_BM[6] 60 _1498_[3]
      6645 I  A_BM[7] 59 _1498_[3]
      6645 I  A_BM[8] 58 _1498_[3]
      6645 I  A_BM[9] 57 _1498_[3]
      6645 I A_BM[10] 56 _1498_[3]
      6645 I A_BM[11] 55 _1498_[3]
      6645 I A_BM[12] 54 _1498_[4]
      6645 I A_BM[13] 53 _1498_[4]
      6645 I A_BM[14] 52 _1498_[4]
      6645 I A_BM[15] 51 _1498_[4]
      6645 I A_BM[16] 50 _1498_[4]
      6645 I A_BM[17] 49 _1498_[4]
      6645 I A_BM[18] 48 _1498_[4]
      6645 I A_BM[19] 47 _1498_[4]
      6645 I    A_CLK 1 \UART.CLK 
      6645 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [20]
      6645 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [21]
      6645 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [22]
      6645 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [23]
      6645 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [24]
      6645 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [25]
      6645 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [26]
      6645 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [27]
      6645 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [28]
      6645 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [29]
      6645 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [30]
      6645 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [31]
      6645 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [0]
      6645 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [1]
      6645 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [2]
      6645 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [3]
      6645 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [4]
      6645 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [5]
      6645 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [6]
      6645 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [7]
      6645 I     A_EN 3 1'h1
      6645 I     A_WE 5 _0040_
      6645 I B_ADDR[0] 118 1'b0
      6645 I B_ADDR[1] 117 1'b0
      6645 I B_ADDR[2] 116 1'b0
      6645 I B_ADDR[3] 115 1'b0
      6645 I B_ADDR[4] 114 1'b0
      6645 I B_ADDR[5] 113 1'bx
      6645 I B_ADDR[6] 112 1'b0
      6645 I B_ADDR[7] 111 1'bx
      6645 I B_ADDR[8] 110 1'bx
      6645 I B_ADDR[9] 109 1'bx
      6645 I B_ADDR[10] 108 1'bx
      6645 I B_ADDR[11] 107 1'bx
      6645 I B_ADDR[12] 106 1'bx
      6645 I B_ADDR[13] 105 1'bx
      6645 I B_ADDR[14] 104 1'bx
      6645 I B_ADDR[15] 103 1'bx
      6645 I  B_BM[0] 86 1'b0
      6645 I  B_BM[1] 85 1'b0
      6645 I  B_BM[2] 84 1'b0
      6645 I  B_BM[3] 83 1'b0
      6645 I  B_BM[4] 82 1'b0
      6645 I  B_BM[5] 81 1'b0
      6645 I  B_BM[6] 80 1'b0
      6645 I  B_BM[7] 79 1'b0
      6645 I  B_BM[8] 78 1'b0
      6645 I  B_BM[9] 77 1'b0
      6645 I B_BM[10] 76 1'b0
      6645 I B_BM[11] 75 1'b0
      6645 I B_BM[12] 74 1'b0
      6645 I B_BM[13] 73 1'b0
      6645 I B_BM[14] 72 1'b0
      6645 I B_BM[15] 71 1'b0
      6645 I B_BM[16] 70 1'b0
      6645 I B_BM[17] 69 1'b0
      6645 I B_BM[18] 68 1'b0
      6645 I B_BM[19] 67 1'b0
      6645 I    B_CLK 2 1'h0
      6645 I  B_DI[0] 46 1'bx
      6645 I  B_DI[1] 45 1'bx
      6645 I  B_DI[2] 44 1'bx
      6645 I  B_DI[3] 43 1'bx
      6645 I  B_DI[4] 42 1'bx
      6645 I  B_DI[5] 41 1'bx
      6645 I  B_DI[6] 40 1'bx
      6645 I  B_DI[7] 39 1'bx
      6645 I  B_DI[8] 38 1'bx
      6645 I  B_DI[9] 37 1'bx
      6645 I B_DI[10] 36 1'bx
      6645 I B_DI[11] 35 1'bx
      6645 I B_DI[12] 34 1'bx
      6645 I B_DI[13] 33 1'bx
      6645 I B_DI[14] 32 1'bx
      6645 I B_DI[15] 31 1'bx
      6645 I B_DI[16] 30 1'bx
      6645 I B_DI[17] 29 1'bx
      6645 I B_DI[18] 28 1'bx
      6645 I B_DI[19] 27 1'bx
      6645 I     B_EN 4 1'h0
      6645 I     B_WE 6 1'h0
      6645 O  A_DO[0] 20 _1500_[20]
      6645 O  A_DO[1] 19 _1500_[21]
      6645 O  A_DO[2] 18 _1500_[22]
      6645 O  A_DO[3] 17 _1500_[23]
      6645 O  A_DO[4] 16 _1500_[24]
      6645 O  A_DO[5] 15 _1500_[25]
      6645 O  A_DO[6] 14 _1500_[26]
      6645 O  A_DO[7] 13 _1500_[27]
      6645 O  A_DO[8] 12 _1500_[28]
      6645 O  A_DO[9] 11 _1500_[29]
      6645 O A_DO[10] 10 _1500_[30]
      6645 O A_DO[11] 9 _1500_[31]
      6645 O A_DO[12] 8 _1501_[0]
      6645 O A_DO[13] 7 _1501_[1]
      6645 O A_DO[14] 6 _1501_[2]
      6645 O A_DO[15] 5 _1501_[3]
      6645 O A_DO[16] 4 _1501_[4]
      6645 O A_DO[17] 3 _1501_[5]
      6645 O A_DO[18] 2 _1501_[6]
      6645 O A_DO[19] 1 _1501_[7]
      6645 O  B_DO[0] 40 _1528_[0]
      6645 O  B_DO[1] 39 _1528_[1]
      6645 O  B_DO[2] 38 _1528_[2]
      6645 O  B_DO[3] 37 _1528_[3]
      6645 O  B_DO[4] 36 _1528_[4]
      6645 O  B_DO[5] 35 _1528_[5]
      6645 O  B_DO[6] 34 _1528_[6]
      6645 O  B_DO[7] 33 _1528_[7]
      6645 O  B_DO[8] 32 _1528_[8]
      6645 O  B_DO[9] 31 _1528_[9]
      6645 O B_DO[10] 30 _1528_[10]
      6645 O B_DO[11] 29 _1528_[11]
      6645 O B_DO[12] 28 _1528_[12]
      6645 O B_DO[13] 27 _1528_[13]
      6645 O B_DO[14] 26 _1528_[14]
      6645 O B_DO[15] 25 _1528_[15]
      6645 O B_DO[16] 24 _1528_[16]
      6645 O B_DO[17] 23 _1528_[17]
      6645 O B_DO[18] 22 _1528_[18]
      6645 O B_DO[19] 21 _1528_[19]
      6646 I A_ADDR[0] 102 1'b0
      6646 I A_ADDR[1] 101 1'b0
      6646 I A_ADDR[2] 100 1'b0
      6646 I A_ADDR[3] 99 1'b0
      6646 I A_ADDR[4] 98 1'b0
      6646 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6646 I A_ADDR[6] 96 1'b0
      6646 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6646 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6646 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6646 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6646 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6646 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6646 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6646 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6646 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6646 I  A_BM[0] 66 _1498_[25]
      6646 I  A_BM[1] 65 _1498_[25]
      6646 I  A_BM[2] 64 _1498_[25]
      6646 I  A_BM[3] 63 _1498_[25]
      6646 I  A_BM[4] 62 _1498_[25]
      6646 I  A_BM[5] 61 _1498_[25]
      6646 I  A_BM[6] 60 _1498_[25]
      6646 I  A_BM[7] 59 _1498_[25]
      6646 I  A_BM[8] 58 _1498_[26]
      6646 I  A_BM[9] 57 _1498_[26]
      6646 I A_BM[10] 56 _1498_[26]
      6646 I A_BM[11] 55 _1498_[26]
      6646 I A_BM[12] 54 _1498_[26]
      6646 I A_BM[13] 53 _1498_[26]
      6646 I A_BM[14] 52 _1498_[26]
      6646 I A_BM[15] 51 _1498_[26]
      6646 I A_BM[16] 50 _1498_[27]
      6646 I A_BM[17] 49 _1498_[27]
      6646 I A_BM[18] 48 _1498_[27]
      6646 I A_BM[19] 47 _1498_[27]
      6646 I    A_CLK 1 \UART.CLK 
      6646 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [8]
      6646 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [9]
      6646 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [10]
      6646 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [11]
      6646 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [12]
      6646 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [13]
      6646 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [14]
      6646 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [15]
      6646 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [16]
      6646 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [17]
      6646 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [18]
      6646 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [19]
      6646 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [20]
      6646 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [21]
      6646 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [22]
      6646 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [23]
      6646 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [24]
      6646 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [25]
      6646 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [26]
      6646 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [27]
      6646 I     A_EN 3 1'h1
      6646 I     A_WE 5 _0049_
      6646 I B_ADDR[0] 118 1'b0
      6646 I B_ADDR[1] 117 1'b0
      6646 I B_ADDR[2] 116 1'b0
      6646 I B_ADDR[3] 115 1'b0
      6646 I B_ADDR[4] 114 1'b0
      6646 I B_ADDR[5] 113 1'bx
      6646 I B_ADDR[6] 112 1'b0
      6646 I B_ADDR[7] 111 1'bx
      6646 I B_ADDR[8] 110 1'bx
      6646 I B_ADDR[9] 109 1'bx
      6646 I B_ADDR[10] 108 1'bx
      6646 I B_ADDR[11] 107 1'bx
      6646 I B_ADDR[12] 106 1'bx
      6646 I B_ADDR[13] 105 1'bx
      6646 I B_ADDR[14] 104 1'bx
      6646 I B_ADDR[15] 103 1'bx
      6646 I  B_BM[0] 86 1'b0
      6646 I  B_BM[1] 85 1'b0
      6646 I  B_BM[2] 84 1'b0
      6646 I  B_BM[3] 83 1'b0
      6646 I  B_BM[4] 82 1'b0
      6646 I  B_BM[5] 81 1'b0
      6646 I  B_BM[6] 80 1'b0
      6646 I  B_BM[7] 79 1'b0
      6646 I  B_BM[8] 78 1'b0
      6646 I  B_BM[9] 77 1'b0
      6646 I B_BM[10] 76 1'b0
      6646 I B_BM[11] 75 1'b0
      6646 I B_BM[12] 74 1'b0
      6646 I B_BM[13] 73 1'b0
      6646 I B_BM[14] 72 1'b0
      6646 I B_BM[15] 71 1'b0
      6646 I B_BM[16] 70 1'b0
      6646 I B_BM[17] 69 1'b0
      6646 I B_BM[18] 68 1'b0
      6646 I B_BM[19] 67 1'b0
      6646 I    B_CLK 2 1'h0
      6646 I  B_DI[0] 46 1'bx
      6646 I  B_DI[1] 45 1'bx
      6646 I  B_DI[2] 44 1'bx
      6646 I  B_DI[3] 43 1'bx
      6646 I  B_DI[4] 42 1'bx
      6646 I  B_DI[5] 41 1'bx
      6646 I  B_DI[6] 40 1'bx
      6646 I  B_DI[7] 39 1'bx
      6646 I  B_DI[8] 38 1'bx
      6646 I  B_DI[9] 37 1'bx
      6646 I B_DI[10] 36 1'bx
      6646 I B_DI[11] 35 1'bx
      6646 I B_DI[12] 34 1'bx
      6646 I B_DI[13] 33 1'bx
      6646 I B_DI[14] 32 1'bx
      6646 I B_DI[15] 31 1'bx
      6646 I B_DI[16] 30 1'bx
      6646 I B_DI[17] 29 1'bx
      6646 I B_DI[18] 28 1'bx
      6646 I B_DI[19] 27 1'bx
      6646 I     B_EN 4 1'h0
      6646 I     B_WE 6 1'h0
      6646 O  A_DO[0] 20 _1506_[8]
      6646 O  A_DO[1] 19 _1506_[9]
      6646 O  A_DO[2] 18 _1506_[10]
      6646 O  A_DO[3] 17 _1506_[11]
      6646 O  A_DO[4] 16 _1506_[12]
      6646 O  A_DO[5] 15 _1506_[13]
      6646 O  A_DO[6] 14 _1506_[14]
      6646 O  A_DO[7] 13 _1506_[15]
      6646 O  A_DO[8] 12 _1506_[16]
      6646 O  A_DO[9] 11 _1506_[17]
      6646 O A_DO[10] 10 _1506_[18]
      6646 O A_DO[11] 9 _1506_[19]
      6646 O A_DO[12] 8 _1506_[20]
      6646 O A_DO[13] 7 _1506_[21]
      6646 O A_DO[14] 6 _1506_[22]
      6646 O A_DO[15] 5 _1506_[23]
      6646 O A_DO[16] 4 _1506_[24]
      6646 O A_DO[17] 3 _1506_[25]
      6646 O A_DO[18] 2 _1506_[26]
      6646 O A_DO[19] 1 _1506_[27]
      6646 O  B_DO[0] 40 _1537_[0]
      6646 O  B_DO[1] 39 _1537_[1]
      6646 O  B_DO[2] 38 _1537_[2]
      6646 O  B_DO[3] 37 _1537_[3]
      6646 O  B_DO[4] 36 _1537_[4]
      6646 O  B_DO[5] 35 _1537_[5]
      6646 O  B_DO[6] 34 _1537_[6]
      6646 O  B_DO[7] 33 _1537_[7]
      6646 O  B_DO[8] 32 _1537_[8]
      6646 O  B_DO[9] 31 _1537_[9]
      6646 O B_DO[10] 30 _1537_[10]
      6646 O B_DO[11] 29 _1537_[11]
      6646 O B_DO[12] 28 _1537_[12]
      6646 O B_DO[13] 27 _1537_[13]
      6646 O B_DO[14] 26 _1537_[14]
      6646 O B_DO[15] 25 _1537_[15]
      6646 O B_DO[16] 24 _1537_[16]
      6646 O B_DO[17] 23 _1537_[17]
      6646 O B_DO[18] 22 _1537_[18]
      6646 O B_DO[19] 21 _1537_[19]
      6647 I A_ADDR[0] 102 1'b0
      6647 I A_ADDR[1] 101 1'b0
      6647 I A_ADDR[2] 100 1'b0
      6647 I A_ADDR[3] 99 1'b0
      6647 I A_ADDR[4] 98 1'b0
      6647 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6647 I A_ADDR[6] 96 1'b0
      6647 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6647 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6647 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6647 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6647 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6647 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6647 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6647 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6647 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6647 I  A_BM[0] 66 _1498_[27]
      6647 I  A_BM[1] 65 _1498_[27]
      6647 I  A_BM[2] 64 _1498_[27]
      6647 I  A_BM[3] 63 _1498_[27]
      6647 I  A_BM[4] 62 _1498_[28]
      6647 I  A_BM[5] 61 _1498_[28]
      6647 I  A_BM[6] 60 _1498_[28]
      6647 I  A_BM[7] 59 _1498_[28]
      6647 I  A_BM[8] 58 _1498_[28]
      6647 I  A_BM[9] 57 _1498_[28]
      6647 I A_BM[10] 56 _1498_[28]
      6647 I A_BM[11] 55 _1498_[28]
      6647 I A_BM[12] 54 _1498_[29]
      6647 I A_BM[13] 53 _1498_[29]
      6647 I A_BM[14] 52 _1498_[29]
      6647 I A_BM[15] 51 _1498_[29]
      6647 I A_BM[16] 50 _1498_[29]
      6647 I A_BM[17] 49 _1498_[29]
      6647 I A_BM[18] 48 _1498_[29]
      6647 I A_BM[19] 47 _1498_[29]
      6647 I    A_CLK 1 \UART.CLK 
      6647 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [28]
      6647 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [29]
      6647 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [30]
      6647 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [31]
      6647 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [0]
      6647 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [1]
      6647 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [2]
      6647 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [3]
      6647 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [4]
      6647 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [5]
      6647 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [6]
      6647 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [7]
      6647 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [8]
      6647 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [9]
      6647 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [10]
      6647 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [11]
      6647 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [12]
      6647 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [13]
      6647 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [14]
      6647 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [15]
      6647 I     A_EN 3 1'h1
      6647 I     A_WE 5 _0050_
      6647 I B_ADDR[0] 118 1'b0
      6647 I B_ADDR[1] 117 1'b0
      6647 I B_ADDR[2] 116 1'b0
      6647 I B_ADDR[3] 115 1'b0
      6647 I B_ADDR[4] 114 1'b0
      6647 I B_ADDR[5] 113 1'bx
      6647 I B_ADDR[6] 112 1'b0
      6647 I B_ADDR[7] 111 1'bx
      6647 I B_ADDR[8] 110 1'bx
      6647 I B_ADDR[9] 109 1'bx
      6647 I B_ADDR[10] 108 1'bx
      6647 I B_ADDR[11] 107 1'bx
      6647 I B_ADDR[12] 106 1'bx
      6647 I B_ADDR[13] 105 1'bx
      6647 I B_ADDR[14] 104 1'bx
      6647 I B_ADDR[15] 103 1'bx
      6647 I  B_BM[0] 86 1'b0
      6647 I  B_BM[1] 85 1'b0
      6647 I  B_BM[2] 84 1'b0
      6647 I  B_BM[3] 83 1'b0
      6647 I  B_BM[4] 82 1'b0
      6647 I  B_BM[5] 81 1'b0
      6647 I  B_BM[6] 80 1'b0
      6647 I  B_BM[7] 79 1'b0
      6647 I  B_BM[8] 78 1'b0
      6647 I  B_BM[9] 77 1'b0
      6647 I B_BM[10] 76 1'b0
      6647 I B_BM[11] 75 1'b0
      6647 I B_BM[12] 74 1'b0
      6647 I B_BM[13] 73 1'b0
      6647 I B_BM[14] 72 1'b0
      6647 I B_BM[15] 71 1'b0
      6647 I B_BM[16] 70 1'b0
      6647 I B_BM[17] 69 1'b0
      6647 I B_BM[18] 68 1'b0
      6647 I B_BM[19] 67 1'b0
      6647 I    B_CLK 2 1'h0
      6647 I  B_DI[0] 46 1'bx
      6647 I  B_DI[1] 45 1'bx
      6647 I  B_DI[2] 44 1'bx
      6647 I  B_DI[3] 43 1'bx
      6647 I  B_DI[4] 42 1'bx
      6647 I  B_DI[5] 41 1'bx
      6647 I  B_DI[6] 40 1'bx
      6647 I  B_DI[7] 39 1'bx
      6647 I  B_DI[8] 38 1'bx
      6647 I  B_DI[9] 37 1'bx
      6647 I B_DI[10] 36 1'bx
      6647 I B_DI[11] 35 1'bx
      6647 I B_DI[12] 34 1'bx
      6647 I B_DI[13] 33 1'bx
      6647 I B_DI[14] 32 1'bx
      6647 I B_DI[15] 31 1'bx
      6647 I B_DI[16] 30 1'bx
      6647 I B_DI[17] 29 1'bx
      6647 I B_DI[18] 28 1'bx
      6647 I B_DI[19] 27 1'bx
      6647 I     B_EN 4 1'h0
      6647 I     B_WE 6 1'h0
      6647 O  A_DO[0] 20 _1506_[28]
      6647 O  A_DO[1] 19 _1506_[29]
      6647 O  A_DO[2] 18 _1506_[30]
      6647 O  A_DO[3] 17 _1506_[31]
      6647 O  A_DO[4] 16 _1507_[0]
      6647 O  A_DO[5] 15 _1507_[1]
      6647 O  A_DO[6] 14 _1507_[2]
      6647 O  A_DO[7] 13 _1507_[3]
      6647 O  A_DO[8] 12 _1507_[4]
      6647 O  A_DO[9] 11 _1507_[5]
      6647 O A_DO[10] 10 _1507_[6]
      6647 O A_DO[11] 9 _1507_[7]
      6647 O A_DO[12] 8 _1507_[8]
      6647 O A_DO[13] 7 _1507_[9]
      6647 O A_DO[14] 6 _1507_[10]
      6647 O A_DO[15] 5 _1507_[11]
      6647 O A_DO[16] 4 _1507_[12]
      6647 O A_DO[17] 3 _1507_[13]
      6647 O A_DO[18] 2 _1507_[14]
      6647 O A_DO[19] 1 _1507_[15]
      6647 O  B_DO[0] 40 _1538_[0]
      6647 O  B_DO[1] 39 _1538_[1]
      6647 O  B_DO[2] 38 _1538_[2]
      6647 O  B_DO[3] 37 _1538_[3]
      6647 O  B_DO[4] 36 _1538_[4]
      6647 O  B_DO[5] 35 _1538_[5]
      6647 O  B_DO[6] 34 _1538_[6]
      6647 O  B_DO[7] 33 _1538_[7]
      6647 O  B_DO[8] 32 _1538_[8]
      6647 O  B_DO[9] 31 _1538_[9]
      6647 O B_DO[10] 30 _1538_[10]
      6647 O B_DO[11] 29 _1538_[11]
      6647 O B_DO[12] 28 _1538_[12]
      6647 O B_DO[13] 27 _1538_[13]
      6647 O B_DO[14] 26 _1538_[14]
      6647 O B_DO[15] 25 _1538_[15]
      6647 O B_DO[16] 24 _1538_[16]
      6647 O B_DO[17] 23 _1538_[17]
      6647 O B_DO[18] 22 _1538_[18]
      6647 O B_DO[19] 21 _1538_[19]
      6648 I A_ADDR[0] 102 1'b0
      6648 I A_ADDR[1] 101 1'b0
      6648 I A_ADDR[2] 100 1'b0
      6648 I A_ADDR[3] 99 1'b0
      6648 I A_ADDR[4] 98 1'b0
      6648 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6648 I A_ADDR[6] 96 1'b0
      6648 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6648 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6648 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6648 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6648 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6648 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6648 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6648 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6648 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6648 I  A_BM[0] 66 _1498_[30]
      6648 I  A_BM[1] 65 _1498_[30]
      6648 I  A_BM[2] 64 _1498_[30]
      6648 I  A_BM[3] 63 _1498_[30]
      6648 I  A_BM[4] 62 _1498_[30]
      6648 I  A_BM[5] 61 _1498_[30]
      6648 I  A_BM[6] 60 _1498_[30]
      6648 I  A_BM[7] 59 _1498_[30]
      6648 I  A_BM[8] 58 _1498_[31]
      6648 I  A_BM[9] 57 _1498_[31]
      6648 I A_BM[10] 56 _1498_[31]
      6648 I A_BM[11] 55 _1498_[31]
      6648 I A_BM[12] 54 _1498_[31]
      6648 I A_BM[13] 53 _1498_[31]
      6648 I A_BM[14] 52 _1498_[31]
      6648 I A_BM[15] 51 _1498_[31]
      6648 I A_BM[16] 50 _1498_[32]
      6648 I A_BM[17] 49 _1498_[32]
      6648 I A_BM[18] 48 _1498_[32]
      6648 I A_BM[19] 47 _1498_[32]
      6648 I    A_CLK 1 \UART.CLK 
      6648 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [16]
      6648 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [17]
      6648 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [18]
      6648 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [19]
      6648 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [20]
      6648 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [21]
      6648 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [22]
      6648 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [23]
      6648 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [24]
      6648 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [25]
      6648 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [26]
      6648 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [27]
      6648 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [28]
      6648 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [29]
      6648 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [30]
      6648 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [31]
      6648 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [0]
      6648 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [1]
      6648 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [2]
      6648 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [3]
      6648 I     A_EN 3 1'h1
      6648 I     A_WE 5 _0051_
      6648 I B_ADDR[0] 118 1'b0
      6648 I B_ADDR[1] 117 1'b0
      6648 I B_ADDR[2] 116 1'b0
      6648 I B_ADDR[3] 115 1'b0
      6648 I B_ADDR[4] 114 1'b0
      6648 I B_ADDR[5] 113 1'bx
      6648 I B_ADDR[6] 112 1'b0
      6648 I B_ADDR[7] 111 1'bx
      6648 I B_ADDR[8] 110 1'bx
      6648 I B_ADDR[9] 109 1'bx
      6648 I B_ADDR[10] 108 1'bx
      6648 I B_ADDR[11] 107 1'bx
      6648 I B_ADDR[12] 106 1'bx
      6648 I B_ADDR[13] 105 1'bx
      6648 I B_ADDR[14] 104 1'bx
      6648 I B_ADDR[15] 103 1'bx
      6648 I  B_BM[0] 86 1'b0
      6648 I  B_BM[1] 85 1'b0
      6648 I  B_BM[2] 84 1'b0
      6648 I  B_BM[3] 83 1'b0
      6648 I  B_BM[4] 82 1'b0
      6648 I  B_BM[5] 81 1'b0
      6648 I  B_BM[6] 80 1'b0
      6648 I  B_BM[7] 79 1'b0
      6648 I  B_BM[8] 78 1'b0
      6648 I  B_BM[9] 77 1'b0
      6648 I B_BM[10] 76 1'b0
      6648 I B_BM[11] 75 1'b0
      6648 I B_BM[12] 74 1'b0
      6648 I B_BM[13] 73 1'b0
      6648 I B_BM[14] 72 1'b0
      6648 I B_BM[15] 71 1'b0
      6648 I B_BM[16] 70 1'b0
      6648 I B_BM[17] 69 1'b0
      6648 I B_BM[18] 68 1'b0
      6648 I B_BM[19] 67 1'b0
      6648 I    B_CLK 2 1'h0
      6648 I  B_DI[0] 46 1'bx
      6648 I  B_DI[1] 45 1'bx
      6648 I  B_DI[2] 44 1'bx
      6648 I  B_DI[3] 43 1'bx
      6648 I  B_DI[4] 42 1'bx
      6648 I  B_DI[5] 41 1'bx
      6648 I  B_DI[6] 40 1'bx
      6648 I  B_DI[7] 39 1'bx
      6648 I  B_DI[8] 38 1'bx
      6648 I  B_DI[9] 37 1'bx
      6648 I B_DI[10] 36 1'bx
      6648 I B_DI[11] 35 1'bx
      6648 I B_DI[12] 34 1'bx
      6648 I B_DI[13] 33 1'bx
      6648 I B_DI[14] 32 1'bx
      6648 I B_DI[15] 31 1'bx
      6648 I B_DI[16] 30 1'bx
      6648 I B_DI[17] 29 1'bx
      6648 I B_DI[18] 28 1'bx
      6648 I B_DI[19] 27 1'bx
      6648 I     B_EN 4 1'h0
      6648 I     B_WE 6 1'h0
      6648 O  A_DO[0] 20 _1507_[16]
      6648 O  A_DO[1] 19 _1507_[17]
      6648 O  A_DO[2] 18 _1507_[18]
      6648 O  A_DO[3] 17 _1507_[19]
      6648 O  A_DO[4] 16 _1507_[20]
      6648 O  A_DO[5] 15 _1507_[21]
      6648 O  A_DO[6] 14 _1507_[22]
      6648 O  A_DO[7] 13 _1507_[23]
      6648 O  A_DO[8] 12 _1507_[24]
      6648 O  A_DO[9] 11 _1507_[25]
      6648 O A_DO[10] 10 _1507_[26]
      6648 O A_DO[11] 9 _1507_[27]
      6648 O A_DO[12] 8 _1507_[28]
      6648 O A_DO[13] 7 _1507_[29]
      6648 O A_DO[14] 6 _1507_[30]
      6648 O A_DO[15] 5 _1507_[31]
      6648 O A_DO[16] 4 _1965_[2]
      6648 O A_DO[17] 3 _2255_[0]
      6648 O A_DO[18] 2 _2780_[0]
      6648 O A_DO[19] 1 _2775_[0]
      6648 O  B_DO[0] 40 _1539_[0]
      6648 O  B_DO[1] 39 _1539_[1]
      6648 O  B_DO[2] 38 _1539_[2]
      6648 O  B_DO[3] 37 _1539_[3]
      6648 O  B_DO[4] 36 _1539_[4]
      6648 O  B_DO[5] 35 _1539_[5]
      6648 O  B_DO[6] 34 _1539_[6]
      6648 O  B_DO[7] 33 _1539_[7]
      6648 O  B_DO[8] 32 _1539_[8]
      6648 O  B_DO[9] 31 _1539_[9]
      6648 O B_DO[10] 30 _1539_[10]
      6648 O B_DO[11] 29 _1539_[11]
      6648 O B_DO[12] 28 _1539_[12]
      6648 O B_DO[13] 27 _1539_[13]
      6648 O B_DO[14] 26 _1539_[14]
      6648 O B_DO[15] 25 _1539_[15]
      6648 O B_DO[16] 24 _1539_[16]
      6648 O B_DO[17] 23 _1539_[17]
      6648 O B_DO[18] 22 _1539_[18]
      6648 O B_DO[19] 21 _1539_[19]
      6649 I A_ADDR[0] 102 1'b0
      6649 I A_ADDR[1] 101 1'b0
      6649 I A_ADDR[2] 100 1'b0
      6649 I A_ADDR[3] 99 1'b0
      6649 I A_ADDR[4] 98 1'b0
      6649 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6649 I A_ADDR[6] 96 1'b0
      6649 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6649 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6649 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6649 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6649 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6649 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6649 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6649 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6649 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6649 I  A_BM[0] 66 _1498_[32]
      6649 I  A_BM[1] 65 _1498_[32]
      6649 I  A_BM[2] 64 _1498_[32]
      6649 I  A_BM[3] 63 _1498_[32]
      6649 I  A_BM[4] 62 _1498_[33]
      6649 I  A_BM[5] 61 _1498_[33]
      6649 I  A_BM[6] 60 _1498_[33]
      6649 I  A_BM[7] 59 _1498_[33]
      6649 I  A_BM[8] 58 _1498_[33]
      6649 I  A_BM[9] 57 _1498_[33]
      6649 I A_BM[10] 56 _1498_[33]
      6649 I A_BM[11] 55 _1498_[33]
      6649 I A_BM[12] 54 _1498_[34]
      6649 I A_BM[13] 53 _1498_[34]
      6649 I A_BM[14] 52 _1498_[34]
      6649 I A_BM[15] 51 _1498_[34]
      6649 I A_BM[16] 50 _1498_[34]
      6649 I A_BM[17] 49 _1498_[34]
      6649 I A_BM[18] 48 _1498_[34]
      6649 I A_BM[19] 47 _1498_[34]
      6649 I    A_CLK 1 \UART.CLK 
      6649 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [4]
      6649 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [5]
      6649 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [6]
      6649 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [7]
      6649 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [8]
      6649 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [9]
      6649 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [10]
      6649 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [11]
      6649 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [12]
      6649 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [13]
      6649 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [14]
      6649 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [15]
      6649 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [16]
      6649 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [17]
      6649 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [18]
      6649 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [19]
      6649 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [20]
      6649 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [21]
      6649 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [22]
      6649 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [23]
      6649 I     A_EN 3 1'h1
      6649 I     A_WE 5 _0052_
      6649 I B_ADDR[0] 118 1'b0
      6649 I B_ADDR[1] 117 1'b0
      6649 I B_ADDR[2] 116 1'b0
      6649 I B_ADDR[3] 115 1'b0
      6649 I B_ADDR[4] 114 1'b0
      6649 I B_ADDR[5] 113 1'bx
      6649 I B_ADDR[6] 112 1'b0
      6649 I B_ADDR[7] 111 1'bx
      6649 I B_ADDR[8] 110 1'bx
      6649 I B_ADDR[9] 109 1'bx
      6649 I B_ADDR[10] 108 1'bx
      6649 I B_ADDR[11] 107 1'bx
      6649 I B_ADDR[12] 106 1'bx
      6649 I B_ADDR[13] 105 1'bx
      6649 I B_ADDR[14] 104 1'bx
      6649 I B_ADDR[15] 103 1'bx
      6649 I  B_BM[0] 86 1'b0
      6649 I  B_BM[1] 85 1'b0
      6649 I  B_BM[2] 84 1'b0
      6649 I  B_BM[3] 83 1'b0
      6649 I  B_BM[4] 82 1'b0
      6649 I  B_BM[5] 81 1'b0
      6649 I  B_BM[6] 80 1'b0
      6649 I  B_BM[7] 79 1'b0
      6649 I  B_BM[8] 78 1'b0
      6649 I  B_BM[9] 77 1'b0
      6649 I B_BM[10] 76 1'b0
      6649 I B_BM[11] 75 1'b0
      6649 I B_BM[12] 74 1'b0
      6649 I B_BM[13] 73 1'b0
      6649 I B_BM[14] 72 1'b0
      6649 I B_BM[15] 71 1'b0
      6649 I B_BM[16] 70 1'b0
      6649 I B_BM[17] 69 1'b0
      6649 I B_BM[18] 68 1'b0
      6649 I B_BM[19] 67 1'b0
      6649 I    B_CLK 2 1'h0
      6649 I  B_DI[0] 46 1'bx
      6649 I  B_DI[1] 45 1'bx
      6649 I  B_DI[2] 44 1'bx
      6649 I  B_DI[3] 43 1'bx
      6649 I  B_DI[4] 42 1'bx
      6649 I  B_DI[5] 41 1'bx
      6649 I  B_DI[6] 40 1'bx
      6649 I  B_DI[7] 39 1'bx
      6649 I  B_DI[8] 38 1'bx
      6649 I  B_DI[9] 37 1'bx
      6649 I B_DI[10] 36 1'bx
      6649 I B_DI[11] 35 1'bx
      6649 I B_DI[12] 34 1'bx
      6649 I B_DI[13] 33 1'bx
      6649 I B_DI[14] 32 1'bx
      6649 I B_DI[15] 31 1'bx
      6649 I B_DI[16] 30 1'bx
      6649 I B_DI[17] 29 1'bx
      6649 I B_DI[18] 28 1'bx
      6649 I B_DI[19] 27 1'bx
      6649 I     B_EN 4 1'h0
      6649 I     B_WE 6 1'h0
      6649 O  A_DO[0] 20 _2753_[0]
      6649 O  A_DO[1] 19 _2746_[0]
      6649 O  A_DO[2] 18 _2736_[0]
      6649 O  A_DO[3] 17 _2122_[0]
      6649 O  A_DO[4] 16 _2769_[0]
      6649 O  A_DO[5] 15 _2764_[0]
      6649 O  A_DO[6] 14 _1986_[0]
      6649 O  A_DO[7] 13 _1992_[0]
      6649 O  A_DO[8] 12 _2726_[0]
      6649 O  A_DO[9] 11 _2129_[0]
      6649 O A_DO[10] 10 _2759_[0]
      6649 O A_DO[11] 9 _2702_[0]
      6649 O A_DO[12] 8 _1998_[0]
      6649 O A_DO[13] 7 _2713_[0]
      6649 O A_DO[14] 6 _2689_[0]
      6649 O A_DO[15] 5 _2003_[0]
      6649 O A_DO[16] 4 _2706_[0]
      6649 O A_DO[17] 3 _2006_[0]
      6649 O A_DO[18] 2 _2010_[0]
      6649 O A_DO[19] 1 _2694_[0]
      6649 O  B_DO[0] 40 _1540_[0]
      6649 O  B_DO[1] 39 _1540_[1]
      6649 O  B_DO[2] 38 _1540_[2]
      6649 O  B_DO[3] 37 _1540_[3]
      6649 O  B_DO[4] 36 _1540_[4]
      6649 O  B_DO[5] 35 _1540_[5]
      6649 O  B_DO[6] 34 _1540_[6]
      6649 O  B_DO[7] 33 _1540_[7]
      6649 O  B_DO[8] 32 _1540_[8]
      6649 O  B_DO[9] 31 _1540_[9]
      6649 O B_DO[10] 30 _1540_[10]
      6649 O B_DO[11] 29 _1540_[11]
      6649 O B_DO[12] 28 _1540_[12]
      6649 O B_DO[13] 27 _1540_[13]
      6649 O B_DO[14] 26 _1540_[14]
      6649 O B_DO[15] 25 _1540_[15]
      6649 O B_DO[16] 24 _1540_[16]
      6649 O B_DO[17] 23 _1540_[17]
      6649 O B_DO[18] 22 _1540_[18]
      6649 O B_DO[19] 21 _1540_[19]
      6650 I A_ADDR[0] 102 1'b0
      6650 I A_ADDR[1] 101 1'b0
      6650 I A_ADDR[2] 100 1'b0
      6650 I A_ADDR[3] 99 1'b0
      6650 I A_ADDR[4] 98 1'b0
      6650 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6650 I A_ADDR[6] 96 1'b0
      6650 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6650 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6650 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6650 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6650 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6650 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6650 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6650 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6650 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6650 I  A_BM[0] 66 _1498_[35]
      6650 I  A_BM[1] 65 _1498_[35]
      6650 I  A_BM[2] 64 _1498_[35]
      6650 I  A_BM[3] 63 _1498_[35]
      6650 I  A_BM[4] 62 _1498_[35]
      6650 I  A_BM[5] 61 _1498_[35]
      6650 I  A_BM[6] 60 _1498_[35]
      6650 I  A_BM[7] 59 _1498_[35]
      6650 I  A_BM[8] 58 1'b0
      6650 I  A_BM[9] 57 1'b0
      6650 I A_BM[10] 56 1'b0
      6650 I A_BM[11] 55 1'b0
      6650 I A_BM[12] 54 1'b0
      6650 I A_BM[13] 53 1'b0
      6650 I A_BM[14] 52 1'b0
      6650 I A_BM[15] 51 1'b0
      6650 I A_BM[16] 50 1'b0
      6650 I A_BM[17] 49 1'b0
      6650 I A_BM[18] 48 1'b0
      6650 I A_BM[19] 47 1'b0
      6650 I    A_CLK 1 \UART.CLK 
      6650 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [24]
      6650 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [25]
      6650 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [26]
      6650 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [27]
      6650 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [28]
      6650 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [29]
      6650 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [30]
      6650 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [31]
      6650 I  A_DI[8] 18 1'bx
      6650 I  A_DI[9] 17 1'bx
      6650 I A_DI[10] 16 1'bx
      6650 I A_DI[11] 15 1'bx
      6650 I A_DI[12] 14 1'bx
      6650 I A_DI[13] 13 1'bx
      6650 I A_DI[14] 12 1'bx
      6650 I A_DI[15] 11 1'bx
      6650 I A_DI[16] 10 1'bx
      6650 I A_DI[17] 9 1'bx
      6650 I A_DI[18] 8 1'bx
      6650 I A_DI[19] 7 1'bx
      6650 I     A_EN 3 1'h1
      6650 I     A_WE 5 _1498_[35]
      6650 I B_ADDR[0] 118 1'b0
      6650 I B_ADDR[1] 117 1'b0
      6650 I B_ADDR[2] 116 1'b0
      6650 I B_ADDR[3] 115 1'b0
      6650 I B_ADDR[4] 114 1'b0
      6650 I B_ADDR[5] 113 1'bx
      6650 I B_ADDR[6] 112 1'b0
      6650 I B_ADDR[7] 111 1'bx
      6650 I B_ADDR[8] 110 1'bx
      6650 I B_ADDR[9] 109 1'bx
      6650 I B_ADDR[10] 108 1'bx
      6650 I B_ADDR[11] 107 1'bx
      6650 I B_ADDR[12] 106 1'bx
      6650 I B_ADDR[13] 105 1'bx
      6650 I B_ADDR[14] 104 1'bx
      6650 I B_ADDR[15] 103 1'bx
      6650 I  B_BM[0] 86 1'b0
      6650 I  B_BM[1] 85 1'b0
      6650 I  B_BM[2] 84 1'b0
      6650 I  B_BM[3] 83 1'b0
      6650 I  B_BM[4] 82 1'b0
      6650 I  B_BM[5] 81 1'b0
      6650 I  B_BM[6] 80 1'b0
      6650 I  B_BM[7] 79 1'b0
      6650 I  B_BM[8] 78 1'b0
      6650 I  B_BM[9] 77 1'b0
      6650 I B_BM[10] 76 1'b0
      6650 I B_BM[11] 75 1'b0
      6650 I B_BM[12] 74 1'b0
      6650 I B_BM[13] 73 1'b0
      6650 I B_BM[14] 72 1'b0
      6650 I B_BM[15] 71 1'b0
      6650 I B_BM[16] 70 1'b0
      6650 I B_BM[17] 69 1'b0
      6650 I B_BM[18] 68 1'b0
      6650 I B_BM[19] 67 1'b0
      6650 I    B_CLK 2 1'h0
      6650 I  B_DI[0] 46 1'bx
      6650 I  B_DI[1] 45 1'bx
      6650 I  B_DI[2] 44 1'bx
      6650 I  B_DI[3] 43 1'bx
      6650 I  B_DI[4] 42 1'bx
      6650 I  B_DI[5] 41 1'bx
      6650 I  B_DI[6] 40 1'bx
      6650 I  B_DI[7] 39 1'bx
      6650 I  B_DI[8] 38 1'bx
      6650 I  B_DI[9] 37 1'bx
      6650 I B_DI[10] 36 1'bx
      6650 I B_DI[11] 35 1'bx
      6650 I B_DI[12] 34 1'bx
      6650 I B_DI[13] 33 1'bx
      6650 I B_DI[14] 32 1'bx
      6650 I B_DI[15] 31 1'bx
      6650 I B_DI[16] 30 1'bx
      6650 I B_DI[17] 29 1'bx
      6650 I B_DI[18] 28 1'bx
      6650 I B_DI[19] 27 1'bx
      6650 I     B_EN 4 1'h0
      6650 I     B_WE 6 1'h0
      6650 O  A_DO[0] 20 _2676_[0]
      6650 O  A_DO[1] 19 _2015_[0]
      6650 O  A_DO[2] 18 _2719_[0]
      6650 O  A_DO[3] 17 _2018_[0]
      6650 O  A_DO[4] 16 _2022_[0]
      6650 O  A_DO[5] 15 _2132_[0]
      6650 O  A_DO[6] 14 _2740_[0]
      6650 O  A_DO[7] 13 _2027_[0]
      6650 O  A_DO[8] 12 _1511_[8]
      6650 O  A_DO[9] 11 _1511_[9]
      6650 O A_DO[10] 10 _1511_[10]
      6650 O A_DO[11] 9 _1511_[11]
      6650 O A_DO[12] 8 _1511_[12]
      6650 O A_DO[13] 7 _1511_[13]
      6650 O A_DO[14] 6 _1511_[14]
      6650 O A_DO[15] 5 _1511_[15]
      6650 O A_DO[16] 4 _1511_[16]
      6650 O A_DO[17] 3 _1511_[17]
      6650 O A_DO[18] 2 _1511_[18]
      6650 O A_DO[19] 1 _1511_[19]
      6650 O  B_DO[0] 40 _1541_[0]
      6650 O  B_DO[1] 39 _1541_[1]
      6650 O  B_DO[2] 38 _1541_[2]
      6650 O  B_DO[3] 37 _1541_[3]
      6650 O  B_DO[4] 36 _1541_[4]
      6650 O  B_DO[5] 35 _1541_[5]
      6650 O  B_DO[6] 34 _1541_[6]
      6650 O  B_DO[7] 33 _1541_[7]
      6650 O  B_DO[8] 32 _1541_[8]
      6650 O  B_DO[9] 31 _1541_[9]
      6650 O B_DO[10] 30 _1541_[10]
      6650 O B_DO[11] 29 _1541_[11]
      6650 O B_DO[12] 28 _1541_[12]
      6650 O B_DO[13] 27 _1541_[13]
      6650 O B_DO[14] 26 _1541_[14]
      6650 O B_DO[15] 25 _1541_[15]
      6650 O B_DO[16] 24 _1541_[16]
      6650 O B_DO[17] 23 _1541_[17]
      6650 O B_DO[18] 22 _1541_[18]
      6650 O B_DO[19] 21 _1541_[19]
      6651 I A_ADDR[0] 102 1'b0
      6651 I A_ADDR[1] 101 1'b0
      6651 I A_ADDR[2] 100 1'b0
      6651 I A_ADDR[3] 99 1'b0
      6651 I A_ADDR[4] 98 1'b0
      6651 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6651 I A_ADDR[6] 96 1'b0
      6651 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6651 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6651 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6651 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6651 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6651 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6651 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6651 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6651 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6651 I  A_BM[0] 66 _1498_[5]
      6651 I  A_BM[1] 65 _1498_[5]
      6651 I  A_BM[2] 64 _1498_[5]
      6651 I  A_BM[3] 63 _1498_[5]
      6651 I  A_BM[4] 62 _1498_[5]
      6651 I  A_BM[5] 61 _1498_[5]
      6651 I  A_BM[6] 60 _1498_[5]
      6651 I  A_BM[7] 59 _1498_[5]
      6651 I  A_BM[8] 58 _1498_[6]
      6651 I  A_BM[9] 57 _1498_[6]
      6651 I A_BM[10] 56 _1498_[6]
      6651 I A_BM[11] 55 _1498_[6]
      6651 I A_BM[12] 54 _1498_[6]
      6651 I A_BM[13] 53 _1498_[6]
      6651 I A_BM[14] 52 _1498_[6]
      6651 I A_BM[15] 51 _1498_[6]
      6651 I A_BM[16] 50 _1498_[7]
      6651 I A_BM[17] 49 _1498_[7]
      6651 I A_BM[18] 48 _1498_[7]
      6651 I A_BM[19] 47 _1498_[7]
      6651 I    A_CLK 1 \UART.CLK 
      6651 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [8]
      6651 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [9]
      6651 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [10]
      6651 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [11]
      6651 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [12]
      6651 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [13]
      6651 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [14]
      6651 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [15]
      6651 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [16]
      6651 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [17]
      6651 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [18]
      6651 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [19]
      6651 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [20]
      6651 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [21]
      6651 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [22]
      6651 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [23]
      6651 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [24]
      6651 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [25]
      6651 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [26]
      6651 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [27]
      6651 I     A_EN 3 1'h1
      6651 I     A_WE 5 _0041_
      6651 I B_ADDR[0] 118 1'b0
      6651 I B_ADDR[1] 117 1'b0
      6651 I B_ADDR[2] 116 1'b0
      6651 I B_ADDR[3] 115 1'b0
      6651 I B_ADDR[4] 114 1'b0
      6651 I B_ADDR[5] 113 1'bx
      6651 I B_ADDR[6] 112 1'b0
      6651 I B_ADDR[7] 111 1'bx
      6651 I B_ADDR[8] 110 1'bx
      6651 I B_ADDR[9] 109 1'bx
      6651 I B_ADDR[10] 108 1'bx
      6651 I B_ADDR[11] 107 1'bx
      6651 I B_ADDR[12] 106 1'bx
      6651 I B_ADDR[13] 105 1'bx
      6651 I B_ADDR[14] 104 1'bx
      6651 I B_ADDR[15] 103 1'bx
      6651 I  B_BM[0] 86 1'b0
      6651 I  B_BM[1] 85 1'b0
      6651 I  B_BM[2] 84 1'b0
      6651 I  B_BM[3] 83 1'b0
      6651 I  B_BM[4] 82 1'b0
      6651 I  B_BM[5] 81 1'b0
      6651 I  B_BM[6] 80 1'b0
      6651 I  B_BM[7] 79 1'b0
      6651 I  B_BM[8] 78 1'b0
      6651 I  B_BM[9] 77 1'b0
      6651 I B_BM[10] 76 1'b0
      6651 I B_BM[11] 75 1'b0
      6651 I B_BM[12] 74 1'b0
      6651 I B_BM[13] 73 1'b0
      6651 I B_BM[14] 72 1'b0
      6651 I B_BM[15] 71 1'b0
      6651 I B_BM[16] 70 1'b0
      6651 I B_BM[17] 69 1'b0
      6651 I B_BM[18] 68 1'b0
      6651 I B_BM[19] 67 1'b0
      6651 I    B_CLK 2 1'h0
      6651 I  B_DI[0] 46 1'bx
      6651 I  B_DI[1] 45 1'bx
      6651 I  B_DI[2] 44 1'bx
      6651 I  B_DI[3] 43 1'bx
      6651 I  B_DI[4] 42 1'bx
      6651 I  B_DI[5] 41 1'bx
      6651 I  B_DI[6] 40 1'bx
      6651 I  B_DI[7] 39 1'bx
      6651 I  B_DI[8] 38 1'bx
      6651 I  B_DI[9] 37 1'bx
      6651 I B_DI[10] 36 1'bx
      6651 I B_DI[11] 35 1'bx
      6651 I B_DI[12] 34 1'bx
      6651 I B_DI[13] 33 1'bx
      6651 I B_DI[14] 32 1'bx
      6651 I B_DI[15] 31 1'bx
      6651 I B_DI[16] 30 1'bx
      6651 I B_DI[17] 29 1'bx
      6651 I B_DI[18] 28 1'bx
      6651 I B_DI[19] 27 1'bx
      6651 I     B_EN 4 1'h0
      6651 I     B_WE 6 1'h0
      6651 O  A_DO[0] 20 _1501_[8]
      6651 O  A_DO[1] 19 _1501_[9]
      6651 O  A_DO[2] 18 _1501_[10]
      6651 O  A_DO[3] 17 _1501_[11]
      6651 O  A_DO[4] 16 _1501_[12]
      6651 O  A_DO[5] 15 _1501_[13]
      6651 O  A_DO[6] 14 _1501_[14]
      6651 O  A_DO[7] 13 _1501_[15]
      6651 O  A_DO[8] 12 _1501_[16]
      6651 O  A_DO[9] 11 _1501_[17]
      6651 O A_DO[10] 10 _1501_[18]
      6651 O A_DO[11] 9 _1501_[19]
      6651 O A_DO[12] 8 _1501_[20]
      6651 O A_DO[13] 7 _1501_[21]
      6651 O A_DO[14] 6 _1501_[22]
      6651 O A_DO[15] 5 _1501_[23]
      6651 O A_DO[16] 4 _1501_[24]
      6651 O A_DO[17] 3 _1501_[25]
      6651 O A_DO[18] 2 _1501_[26]
      6651 O A_DO[19] 1 _1501_[27]
      6651 O  B_DO[0] 40 _1529_[0]
      6651 O  B_DO[1] 39 _1529_[1]
      6651 O  B_DO[2] 38 _1529_[2]
      6651 O  B_DO[3] 37 _1529_[3]
      6651 O  B_DO[4] 36 _1529_[4]
      6651 O  B_DO[5] 35 _1529_[5]
      6651 O  B_DO[6] 34 _1529_[6]
      6651 O  B_DO[7] 33 _1529_[7]
      6651 O  B_DO[8] 32 _1529_[8]
      6651 O  B_DO[9] 31 _1529_[9]
      6651 O B_DO[10] 30 _1529_[10]
      6651 O B_DO[11] 29 _1529_[11]
      6651 O B_DO[12] 28 _1529_[12]
      6651 O B_DO[13] 27 _1529_[13]
      6651 O B_DO[14] 26 _1529_[14]
      6651 O B_DO[15] 25 _1529_[15]
      6651 O B_DO[16] 24 _1529_[16]
      6651 O B_DO[17] 23 _1529_[17]
      6651 O B_DO[18] 22 _1529_[18]
      6651 O B_DO[19] 21 _1529_[19]
      6652 I A_ADDR[0] 102 1'b0
      6652 I A_ADDR[1] 101 1'b0
      6652 I A_ADDR[2] 100 1'b0
      6652 I A_ADDR[3] 99 1'b0
      6652 I A_ADDR[4] 98 1'b0
      6652 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6652 I A_ADDR[6] 96 1'b0
      6652 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6652 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6652 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6652 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6652 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6652 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6652 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6652 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6652 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6652 I  A_BM[0] 66 _1498_[7]
      6652 I  A_BM[1] 65 _1498_[7]
      6652 I  A_BM[2] 64 _1498_[7]
      6652 I  A_BM[3] 63 _1498_[7]
      6652 I  A_BM[4] 62 _1498_[8]
      6652 I  A_BM[5] 61 _1498_[8]
      6652 I  A_BM[6] 60 _1498_[8]
      6652 I  A_BM[7] 59 _1498_[8]
      6652 I  A_BM[8] 58 _1498_[8]
      6652 I  A_BM[9] 57 _1498_[8]
      6652 I A_BM[10] 56 _1498_[8]
      6652 I A_BM[11] 55 _1498_[8]
      6652 I A_BM[12] 54 _1498_[9]
      6652 I A_BM[13] 53 _1498_[9]
      6652 I A_BM[14] 52 _1498_[9]
      6652 I A_BM[15] 51 _1498_[9]
      6652 I A_BM[16] 50 _1498_[9]
      6652 I A_BM[17] 49 _1498_[9]
      6652 I A_BM[18] 48 _1498_[9]
      6652 I A_BM[19] 47 _1498_[9]
      6652 I    A_CLK 1 \UART.CLK 
      6652 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [28]
      6652 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [29]
      6652 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [30]
      6652 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [31]
      6652 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [0]
      6652 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [1]
      6652 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [2]
      6652 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [3]
      6652 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [4]
      6652 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [5]
      6652 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [6]
      6652 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [7]
      6652 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [8]
      6652 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [9]
      6652 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [10]
      6652 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [11]
      6652 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [12]
      6652 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [13]
      6652 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [14]
      6652 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [15]
      6652 I     A_EN 3 1'h1
      6652 I     A_WE 5 _0042_
      6652 I B_ADDR[0] 118 1'b0
      6652 I B_ADDR[1] 117 1'b0
      6652 I B_ADDR[2] 116 1'b0
      6652 I B_ADDR[3] 115 1'b0
      6652 I B_ADDR[4] 114 1'b0
      6652 I B_ADDR[5] 113 1'bx
      6652 I B_ADDR[6] 112 1'b0
      6652 I B_ADDR[7] 111 1'bx
      6652 I B_ADDR[8] 110 1'bx
      6652 I B_ADDR[9] 109 1'bx
      6652 I B_ADDR[10] 108 1'bx
      6652 I B_ADDR[11] 107 1'bx
      6652 I B_ADDR[12] 106 1'bx
      6652 I B_ADDR[13] 105 1'bx
      6652 I B_ADDR[14] 104 1'bx
      6652 I B_ADDR[15] 103 1'bx
      6652 I  B_BM[0] 86 1'b0
      6652 I  B_BM[1] 85 1'b0
      6652 I  B_BM[2] 84 1'b0
      6652 I  B_BM[3] 83 1'b0
      6652 I  B_BM[4] 82 1'b0
      6652 I  B_BM[5] 81 1'b0
      6652 I  B_BM[6] 80 1'b0
      6652 I  B_BM[7] 79 1'b0
      6652 I  B_BM[8] 78 1'b0
      6652 I  B_BM[9] 77 1'b0
      6652 I B_BM[10] 76 1'b0
      6652 I B_BM[11] 75 1'b0
      6652 I B_BM[12] 74 1'b0
      6652 I B_BM[13] 73 1'b0
      6652 I B_BM[14] 72 1'b0
      6652 I B_BM[15] 71 1'b0
      6652 I B_BM[16] 70 1'b0
      6652 I B_BM[17] 69 1'b0
      6652 I B_BM[18] 68 1'b0
      6652 I B_BM[19] 67 1'b0
      6652 I    B_CLK 2 1'h0
      6652 I  B_DI[0] 46 1'bx
      6652 I  B_DI[1] 45 1'bx
      6652 I  B_DI[2] 44 1'bx
      6652 I  B_DI[3] 43 1'bx
      6652 I  B_DI[4] 42 1'bx
      6652 I  B_DI[5] 41 1'bx
      6652 I  B_DI[6] 40 1'bx
      6652 I  B_DI[7] 39 1'bx
      6652 I  B_DI[8] 38 1'bx
      6652 I  B_DI[9] 37 1'bx
      6652 I B_DI[10] 36 1'bx
      6652 I B_DI[11] 35 1'bx
      6652 I B_DI[12] 34 1'bx
      6652 I B_DI[13] 33 1'bx
      6652 I B_DI[14] 32 1'bx
      6652 I B_DI[15] 31 1'bx
      6652 I B_DI[16] 30 1'bx
      6652 I B_DI[17] 29 1'bx
      6652 I B_DI[18] 28 1'bx
      6652 I B_DI[19] 27 1'bx
      6652 I     B_EN 4 1'h0
      6652 I     B_WE 6 1'h0
      6652 O  A_DO[0] 20 _1501_[28]
      6652 O  A_DO[1] 19 _1501_[29]
      6652 O  A_DO[2] 18 _1501_[30]
      6652 O  A_DO[3] 17 _1501_[31]
      6652 O  A_DO[4] 16 _1502_[0]
      6652 O  A_DO[5] 15 _1502_[1]
      6652 O  A_DO[6] 14 _1502_[2]
      6652 O  A_DO[7] 13 _1502_[3]
      6652 O  A_DO[8] 12 _1502_[4]
      6652 O  A_DO[9] 11 _1502_[5]
      6652 O A_DO[10] 10 _1502_[6]
      6652 O A_DO[11] 9 _1502_[7]
      6652 O A_DO[12] 8 _1502_[8]
      6652 O A_DO[13] 7 _1502_[9]
      6652 O A_DO[14] 6 _1502_[10]
      6652 O A_DO[15] 5 _1502_[11]
      6652 O A_DO[16] 4 _1502_[12]
      6652 O A_DO[17] 3 _1502_[13]
      6652 O A_DO[18] 2 _1502_[14]
      6652 O A_DO[19] 1 _1502_[15]
      6652 O  B_DO[0] 40 _1530_[0]
      6652 O  B_DO[1] 39 _1530_[1]
      6652 O  B_DO[2] 38 _1530_[2]
      6652 O  B_DO[3] 37 _1530_[3]
      6652 O  B_DO[4] 36 _1530_[4]
      6652 O  B_DO[5] 35 _1530_[5]
      6652 O  B_DO[6] 34 _1530_[6]
      6652 O  B_DO[7] 33 _1530_[7]
      6652 O  B_DO[8] 32 _1530_[8]
      6652 O  B_DO[9] 31 _1530_[9]
      6652 O B_DO[10] 30 _1530_[10]
      6652 O B_DO[11] 29 _1530_[11]
      6652 O B_DO[12] 28 _1530_[12]
      6652 O B_DO[13] 27 _1530_[13]
      6652 O B_DO[14] 26 _1530_[14]
      6652 O B_DO[15] 25 _1530_[15]
      6652 O B_DO[16] 24 _1530_[16]
      6652 O B_DO[17] 23 _1530_[17]
      6652 O B_DO[18] 22 _1530_[18]
      6652 O B_DO[19] 21 _1530_[19]
      6653 I A_ADDR[0] 102 1'b0
      6653 I A_ADDR[1] 101 1'b0
      6653 I A_ADDR[2] 100 1'b0
      6653 I A_ADDR[3] 99 1'b0
      6653 I A_ADDR[4] 98 1'b0
      6653 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6653 I A_ADDR[6] 96 1'b0
      6653 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6653 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6653 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6653 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6653 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6653 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6653 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6653 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6653 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6653 I  A_BM[0] 66 _1498_[10]
      6653 I  A_BM[1] 65 _1498_[10]
      6653 I  A_BM[2] 64 _1498_[10]
      6653 I  A_BM[3] 63 _1498_[10]
      6653 I  A_BM[4] 62 _1498_[10]
      6653 I  A_BM[5] 61 _1498_[10]
      6653 I  A_BM[6] 60 _1498_[10]
      6653 I  A_BM[7] 59 _1498_[10]
      6653 I  A_BM[8] 58 _1498_[11]
      6653 I  A_BM[9] 57 _1498_[11]
      6653 I A_BM[10] 56 _1498_[11]
      6653 I A_BM[11] 55 _1498_[11]
      6653 I A_BM[12] 54 _1498_[11]
      6653 I A_BM[13] 53 _1498_[11]
      6653 I A_BM[14] 52 _1498_[11]
      6653 I A_BM[15] 51 _1498_[11]
      6653 I A_BM[16] 50 _1498_[12]
      6653 I A_BM[17] 49 _1498_[12]
      6653 I A_BM[18] 48 _1498_[12]
      6653 I A_BM[19] 47 _1498_[12]
      6653 I    A_CLK 1 \UART.CLK 
      6653 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [16]
      6653 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [17]
      6653 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [18]
      6653 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [19]
      6653 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [20]
      6653 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [21]
      6653 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [22]
      6653 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [23]
      6653 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [24]
      6653 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [25]
      6653 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [26]
      6653 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [27]
      6653 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [28]
      6653 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [29]
      6653 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [30]
      6653 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [31]
      6653 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [0]
      6653 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [1]
      6653 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [2]
      6653 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [3]
      6653 I     A_EN 3 1'h1
      6653 I     A_WE 5 _0043_
      6653 I B_ADDR[0] 118 1'b0
      6653 I B_ADDR[1] 117 1'b0
      6653 I B_ADDR[2] 116 1'b0
      6653 I B_ADDR[3] 115 1'b0
      6653 I B_ADDR[4] 114 1'b0
      6653 I B_ADDR[5] 113 1'bx
      6653 I B_ADDR[6] 112 1'b0
      6653 I B_ADDR[7] 111 1'bx
      6653 I B_ADDR[8] 110 1'bx
      6653 I B_ADDR[9] 109 1'bx
      6653 I B_ADDR[10] 108 1'bx
      6653 I B_ADDR[11] 107 1'bx
      6653 I B_ADDR[12] 106 1'bx
      6653 I B_ADDR[13] 105 1'bx
      6653 I B_ADDR[14] 104 1'bx
      6653 I B_ADDR[15] 103 1'bx
      6653 I  B_BM[0] 86 1'b0
      6653 I  B_BM[1] 85 1'b0
      6653 I  B_BM[2] 84 1'b0
      6653 I  B_BM[3] 83 1'b0
      6653 I  B_BM[4] 82 1'b0
      6653 I  B_BM[5] 81 1'b0
      6653 I  B_BM[6] 80 1'b0
      6653 I  B_BM[7] 79 1'b0
      6653 I  B_BM[8] 78 1'b0
      6653 I  B_BM[9] 77 1'b0
      6653 I B_BM[10] 76 1'b0
      6653 I B_BM[11] 75 1'b0
      6653 I B_BM[12] 74 1'b0
      6653 I B_BM[13] 73 1'b0
      6653 I B_BM[14] 72 1'b0
      6653 I B_BM[15] 71 1'b0
      6653 I B_BM[16] 70 1'b0
      6653 I B_BM[17] 69 1'b0
      6653 I B_BM[18] 68 1'b0
      6653 I B_BM[19] 67 1'b0
      6653 I    B_CLK 2 1'h0
      6653 I  B_DI[0] 46 1'bx
      6653 I  B_DI[1] 45 1'bx
      6653 I  B_DI[2] 44 1'bx
      6653 I  B_DI[3] 43 1'bx
      6653 I  B_DI[4] 42 1'bx
      6653 I  B_DI[5] 41 1'bx
      6653 I  B_DI[6] 40 1'bx
      6653 I  B_DI[7] 39 1'bx
      6653 I  B_DI[8] 38 1'bx
      6653 I  B_DI[9] 37 1'bx
      6653 I B_DI[10] 36 1'bx
      6653 I B_DI[11] 35 1'bx
      6653 I B_DI[12] 34 1'bx
      6653 I B_DI[13] 33 1'bx
      6653 I B_DI[14] 32 1'bx
      6653 I B_DI[15] 31 1'bx
      6653 I B_DI[16] 30 1'bx
      6653 I B_DI[17] 29 1'bx
      6653 I B_DI[18] 28 1'bx
      6653 I B_DI[19] 27 1'bx
      6653 I     B_EN 4 1'h0
      6653 I     B_WE 6 1'h0
      6653 O  A_DO[0] 20 _1502_[16]
      6653 O  A_DO[1] 19 _1502_[17]
      6653 O  A_DO[2] 18 _1502_[18]
      6653 O  A_DO[3] 17 _1502_[19]
      6653 O  A_DO[4] 16 _1502_[20]
      6653 O  A_DO[5] 15 _1502_[21]
      6653 O  A_DO[6] 14 _1502_[22]
      6653 O  A_DO[7] 13 _1502_[23]
      6653 O  A_DO[8] 12 _1502_[24]
      6653 O  A_DO[9] 11 _1502_[25]
      6653 O A_DO[10] 10 _1502_[26]
      6653 O A_DO[11] 9 _1502_[27]
      6653 O A_DO[12] 8 _1502_[28]
      6653 O A_DO[13] 7 _1502_[29]
      6653 O A_DO[14] 6 _1502_[30]
      6653 O A_DO[15] 5 _1502_[31]
      6653 O A_DO[16] 4 _1503_[0]
      6653 O A_DO[17] 3 _1503_[1]
      6653 O A_DO[18] 2 _1503_[2]
      6653 O A_DO[19] 1 _1503_[3]
      6653 O  B_DO[0] 40 _1531_[0]
      6653 O  B_DO[1] 39 _1531_[1]
      6653 O  B_DO[2] 38 _1531_[2]
      6653 O  B_DO[3] 37 _1531_[3]
      6653 O  B_DO[4] 36 _1531_[4]
      6653 O  B_DO[5] 35 _1531_[5]
      6653 O  B_DO[6] 34 _1531_[6]
      6653 O  B_DO[7] 33 _1531_[7]
      6653 O  B_DO[8] 32 _1531_[8]
      6653 O  B_DO[9] 31 _1531_[9]
      6653 O B_DO[10] 30 _1531_[10]
      6653 O B_DO[11] 29 _1531_[11]
      6653 O B_DO[12] 28 _1531_[12]
      6653 O B_DO[13] 27 _1531_[13]
      6653 O B_DO[14] 26 _1531_[14]
      6653 O B_DO[15] 25 _1531_[15]
      6653 O B_DO[16] 24 _1531_[16]
      6653 O B_DO[17] 23 _1531_[17]
      6653 O B_DO[18] 22 _1531_[18]
      6653 O B_DO[19] 21 _1531_[19]
      6654 I A_ADDR[0] 102 1'b0
      6654 I A_ADDR[1] 101 1'b0
      6654 I A_ADDR[2] 100 1'b0
      6654 I A_ADDR[3] 99 1'b0
      6654 I A_ADDR[4] 98 1'b0
      6654 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6654 I A_ADDR[6] 96 1'b0
      6654 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6654 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6654 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6654 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6654 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6654 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6654 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6654 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6654 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6654 I  A_BM[0] 66 _1498_[12]
      6654 I  A_BM[1] 65 _1498_[12]
      6654 I  A_BM[2] 64 _1498_[12]
      6654 I  A_BM[3] 63 _1498_[12]
      6654 I  A_BM[4] 62 _1498_[13]
      6654 I  A_BM[5] 61 _1498_[13]
      6654 I  A_BM[6] 60 _1498_[13]
      6654 I  A_BM[7] 59 _1498_[13]
      6654 I  A_BM[8] 58 _1498_[13]
      6654 I  A_BM[9] 57 _1498_[13]
      6654 I A_BM[10] 56 _1498_[13]
      6654 I A_BM[11] 55 _1498_[13]
      6654 I A_BM[12] 54 _1498_[14]
      6654 I A_BM[13] 53 _1498_[14]
      6654 I A_BM[14] 52 _1498_[14]
      6654 I A_BM[15] 51 _1498_[14]
      6654 I A_BM[16] 50 _1498_[14]
      6654 I A_BM[17] 49 _1498_[14]
      6654 I A_BM[18] 48 _1498_[14]
      6654 I A_BM[19] 47 _1498_[14]
      6654 I    A_CLK 1 \UART.CLK 
      6654 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [4]
      6654 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [5]
      6654 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [6]
      6654 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [7]
      6654 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [8]
      6654 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [9]
      6654 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [10]
      6654 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [11]
      6654 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [12]
      6654 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [13]
      6654 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [14]
      6654 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [15]
      6654 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [16]
      6654 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [17]
      6654 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [18]
      6654 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [19]
      6654 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [20]
      6654 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [21]
      6654 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [22]
      6654 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [23]
      6654 I     A_EN 3 1'h1
      6654 I     A_WE 5 _0044_
      6654 I B_ADDR[0] 118 1'b0
      6654 I B_ADDR[1] 117 1'b0
      6654 I B_ADDR[2] 116 1'b0
      6654 I B_ADDR[3] 115 1'b0
      6654 I B_ADDR[4] 114 1'b0
      6654 I B_ADDR[5] 113 1'bx
      6654 I B_ADDR[6] 112 1'b0
      6654 I B_ADDR[7] 111 1'bx
      6654 I B_ADDR[8] 110 1'bx
      6654 I B_ADDR[9] 109 1'bx
      6654 I B_ADDR[10] 108 1'bx
      6654 I B_ADDR[11] 107 1'bx
      6654 I B_ADDR[12] 106 1'bx
      6654 I B_ADDR[13] 105 1'bx
      6654 I B_ADDR[14] 104 1'bx
      6654 I B_ADDR[15] 103 1'bx
      6654 I  B_BM[0] 86 1'b0
      6654 I  B_BM[1] 85 1'b0
      6654 I  B_BM[2] 84 1'b0
      6654 I  B_BM[3] 83 1'b0
      6654 I  B_BM[4] 82 1'b0
      6654 I  B_BM[5] 81 1'b0
      6654 I  B_BM[6] 80 1'b0
      6654 I  B_BM[7] 79 1'b0
      6654 I  B_BM[8] 78 1'b0
      6654 I  B_BM[9] 77 1'b0
      6654 I B_BM[10] 76 1'b0
      6654 I B_BM[11] 75 1'b0
      6654 I B_BM[12] 74 1'b0
      6654 I B_BM[13] 73 1'b0
      6654 I B_BM[14] 72 1'b0
      6654 I B_BM[15] 71 1'b0
      6654 I B_BM[16] 70 1'b0
      6654 I B_BM[17] 69 1'b0
      6654 I B_BM[18] 68 1'b0
      6654 I B_BM[19] 67 1'b0
      6654 I    B_CLK 2 1'h0
      6654 I  B_DI[0] 46 1'bx
      6654 I  B_DI[1] 45 1'bx
      6654 I  B_DI[2] 44 1'bx
      6654 I  B_DI[3] 43 1'bx
      6654 I  B_DI[4] 42 1'bx
      6654 I  B_DI[5] 41 1'bx
      6654 I  B_DI[6] 40 1'bx
      6654 I  B_DI[7] 39 1'bx
      6654 I  B_DI[8] 38 1'bx
      6654 I  B_DI[9] 37 1'bx
      6654 I B_DI[10] 36 1'bx
      6654 I B_DI[11] 35 1'bx
      6654 I B_DI[12] 34 1'bx
      6654 I B_DI[13] 33 1'bx
      6654 I B_DI[14] 32 1'bx
      6654 I B_DI[15] 31 1'bx
      6654 I B_DI[16] 30 1'bx
      6654 I B_DI[17] 29 1'bx
      6654 I B_DI[18] 28 1'bx
      6654 I B_DI[19] 27 1'bx
      6654 I     B_EN 4 1'h0
      6654 I     B_WE 6 1'h0
      6654 O  A_DO[0] 20 _1503_[4]
      6654 O  A_DO[1] 19 _1503_[5]
      6654 O  A_DO[2] 18 _1503_[6]
      6654 O  A_DO[3] 17 _1503_[7]
      6654 O  A_DO[4] 16 _1503_[8]
      6654 O  A_DO[5] 15 _1503_[9]
      6654 O  A_DO[6] 14 _1503_[10]
      6654 O  A_DO[7] 13 _1503_[11]
      6654 O  A_DO[8] 12 _1503_[12]
      6654 O  A_DO[9] 11 _1503_[13]
      6654 O A_DO[10] 10 _1503_[14]
      6654 O A_DO[11] 9 _1503_[15]
      6654 O A_DO[12] 8 _1503_[16]
      6654 O A_DO[13] 7 _1503_[17]
      6654 O A_DO[14] 6 _1503_[18]
      6654 O A_DO[15] 5 _1503_[19]
      6654 O A_DO[16] 4 _1503_[20]
      6654 O A_DO[17] 3 _1503_[21]
      6654 O A_DO[18] 2 _1503_[22]
      6654 O A_DO[19] 1 _1503_[23]
      6654 O  B_DO[0] 40 _1532_[0]
      6654 O  B_DO[1] 39 _1532_[1]
      6654 O  B_DO[2] 38 _1532_[2]
      6654 O  B_DO[3] 37 _1532_[3]
      6654 O  B_DO[4] 36 _1532_[4]
      6654 O  B_DO[5] 35 _1532_[5]
      6654 O  B_DO[6] 34 _1532_[6]
      6654 O  B_DO[7] 33 _1532_[7]
      6654 O  B_DO[8] 32 _1532_[8]
      6654 O  B_DO[9] 31 _1532_[9]
      6654 O B_DO[10] 30 _1532_[10]
      6654 O B_DO[11] 29 _1532_[11]
      6654 O B_DO[12] 28 _1532_[12]
      6654 O B_DO[13] 27 _1532_[13]
      6654 O B_DO[14] 26 _1532_[14]
      6654 O B_DO[15] 25 _1532_[15]
      6654 O B_DO[16] 24 _1532_[16]
      6654 O B_DO[17] 23 _1532_[17]
      6654 O B_DO[18] 22 _1532_[18]
      6654 O B_DO[19] 21 _1532_[19]
      6655 I A_ADDR[0] 102 1'b0
      6655 I A_ADDR[1] 101 1'b0
      6655 I A_ADDR[2] 100 1'b0
      6655 I A_ADDR[3] 99 1'b0
      6655 I A_ADDR[4] 98 1'b0
      6655 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6655 I A_ADDR[6] 96 1'b0
      6655 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6655 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6655 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6655 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6655 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6655 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6655 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6655 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6655 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6655 I  A_BM[0] 66 _1498_[15]
      6655 I  A_BM[1] 65 _1498_[15]
      6655 I  A_BM[2] 64 _1498_[15]
      6655 I  A_BM[3] 63 _1498_[15]
      6655 I  A_BM[4] 62 _1498_[15]
      6655 I  A_BM[5] 61 _1498_[15]
      6655 I  A_BM[6] 60 _1498_[15]
      6655 I  A_BM[7] 59 _1498_[15]
      6655 I  A_BM[8] 58 _1498_[16]
      6655 I  A_BM[9] 57 _1498_[16]
      6655 I A_BM[10] 56 _1498_[16]
      6655 I A_BM[11] 55 _1498_[16]
      6655 I A_BM[12] 54 _1498_[16]
      6655 I A_BM[13] 53 _1498_[16]
      6655 I A_BM[14] 52 _1498_[16]
      6655 I A_BM[15] 51 _1498_[16]
      6655 I A_BM[16] 50 _1498_[17]
      6655 I A_BM[17] 49 _1498_[17]
      6655 I A_BM[18] 48 _1498_[17]
      6655 I A_BM[19] 47 _1498_[17]
      6655 I    A_CLK 1 \UART.CLK 
      6655 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [24]
      6655 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [25]
      6655 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [26]
      6655 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [27]
      6655 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [28]
      6655 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [29]
      6655 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [30]
      6655 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [31]
      6655 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [0]
      6655 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [1]
      6655 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [2]
      6655 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [3]
      6655 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [4]
      6655 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [5]
      6655 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [6]
      6655 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [7]
      6655 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [8]
      6655 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [9]
      6655 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [10]
      6655 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [11]
      6655 I     A_EN 3 1'h1
      6655 I     A_WE 5 _0045_
      6655 I B_ADDR[0] 118 1'b0
      6655 I B_ADDR[1] 117 1'b0
      6655 I B_ADDR[2] 116 1'b0
      6655 I B_ADDR[3] 115 1'b0
      6655 I B_ADDR[4] 114 1'b0
      6655 I B_ADDR[5] 113 1'bx
      6655 I B_ADDR[6] 112 1'b0
      6655 I B_ADDR[7] 111 1'bx
      6655 I B_ADDR[8] 110 1'bx
      6655 I B_ADDR[9] 109 1'bx
      6655 I B_ADDR[10] 108 1'bx
      6655 I B_ADDR[11] 107 1'bx
      6655 I B_ADDR[12] 106 1'bx
      6655 I B_ADDR[13] 105 1'bx
      6655 I B_ADDR[14] 104 1'bx
      6655 I B_ADDR[15] 103 1'bx
      6655 I  B_BM[0] 86 1'b0
      6655 I  B_BM[1] 85 1'b0
      6655 I  B_BM[2] 84 1'b0
      6655 I  B_BM[3] 83 1'b0
      6655 I  B_BM[4] 82 1'b0
      6655 I  B_BM[5] 81 1'b0
      6655 I  B_BM[6] 80 1'b0
      6655 I  B_BM[7] 79 1'b0
      6655 I  B_BM[8] 78 1'b0
      6655 I  B_BM[9] 77 1'b0
      6655 I B_BM[10] 76 1'b0
      6655 I B_BM[11] 75 1'b0
      6655 I B_BM[12] 74 1'b0
      6655 I B_BM[13] 73 1'b0
      6655 I B_BM[14] 72 1'b0
      6655 I B_BM[15] 71 1'b0
      6655 I B_BM[16] 70 1'b0
      6655 I B_BM[17] 69 1'b0
      6655 I B_BM[18] 68 1'b0
      6655 I B_BM[19] 67 1'b0
      6655 I    B_CLK 2 1'h0
      6655 I  B_DI[0] 46 1'bx
      6655 I  B_DI[1] 45 1'bx
      6655 I  B_DI[2] 44 1'bx
      6655 I  B_DI[3] 43 1'bx
      6655 I  B_DI[4] 42 1'bx
      6655 I  B_DI[5] 41 1'bx
      6655 I  B_DI[6] 40 1'bx
      6655 I  B_DI[7] 39 1'bx
      6655 I  B_DI[8] 38 1'bx
      6655 I  B_DI[9] 37 1'bx
      6655 I B_DI[10] 36 1'bx
      6655 I B_DI[11] 35 1'bx
      6655 I B_DI[12] 34 1'bx
      6655 I B_DI[13] 33 1'bx
      6655 I B_DI[14] 32 1'bx
      6655 I B_DI[15] 31 1'bx
      6655 I B_DI[16] 30 1'bx
      6655 I B_DI[17] 29 1'bx
      6655 I B_DI[18] 28 1'bx
      6655 I B_DI[19] 27 1'bx
      6655 I     B_EN 4 1'h0
      6655 I     B_WE 6 1'h0
      6655 O  A_DO[0] 20 _1503_[24]
      6655 O  A_DO[1] 19 _1503_[25]
      6655 O  A_DO[2] 18 _1503_[26]
      6655 O  A_DO[3] 17 _1503_[27]
      6655 O  A_DO[4] 16 _1503_[28]
      6655 O  A_DO[5] 15 _1503_[29]
      6655 O  A_DO[6] 14 _1503_[30]
      6655 O  A_DO[7] 13 _1503_[31]
      6655 O  A_DO[8] 12 _1504_[0]
      6655 O  A_DO[9] 11 _1504_[1]
      6655 O A_DO[10] 10 _1504_[2]
      6655 O A_DO[11] 9 _1504_[3]
      6655 O A_DO[12] 8 _1504_[4]
      6655 O A_DO[13] 7 _1504_[5]
      6655 O A_DO[14] 6 _1504_[6]
      6655 O A_DO[15] 5 _1504_[7]
      6655 O A_DO[16] 4 _1504_[8]
      6655 O A_DO[17] 3 _1504_[9]
      6655 O A_DO[18] 2 _1504_[10]
      6655 O A_DO[19] 1 _1504_[11]
      6655 O  B_DO[0] 40 _1533_[0]
      6655 O  B_DO[1] 39 _1533_[1]
      6655 O  B_DO[2] 38 _1533_[2]
      6655 O  B_DO[3] 37 _1533_[3]
      6655 O  B_DO[4] 36 _1533_[4]
      6655 O  B_DO[5] 35 _1533_[5]
      6655 O  B_DO[6] 34 _1533_[6]
      6655 O  B_DO[7] 33 _1533_[7]
      6655 O  B_DO[8] 32 _1533_[8]
      6655 O  B_DO[9] 31 _1533_[9]
      6655 O B_DO[10] 30 _1533_[10]
      6655 O B_DO[11] 29 _1533_[11]
      6655 O B_DO[12] 28 _1533_[12]
      6655 O B_DO[13] 27 _1533_[13]
      6655 O B_DO[14] 26 _1533_[14]
      6655 O B_DO[15] 25 _1533_[15]
      6655 O B_DO[16] 24 _1533_[16]
      6655 O B_DO[17] 23 _1533_[17]
      6655 O B_DO[18] 22 _1533_[18]
      6655 O B_DO[19] 21 _1533_[19]
      6656 I A_ADDR[0] 102 1'b0
      6656 I A_ADDR[1] 101 1'b0
      6656 I A_ADDR[2] 100 1'b0
      6656 I A_ADDR[3] 99 1'b0
      6656 I A_ADDR[4] 98 1'b0
      6656 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6656 I A_ADDR[6] 96 1'b0
      6656 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6656 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6656 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6656 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6656 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6656 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6656 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6656 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6656 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6656 I  A_BM[0] 66 _1498_[17]
      6656 I  A_BM[1] 65 _1498_[17]
      6656 I  A_BM[2] 64 _1498_[17]
      6656 I  A_BM[3] 63 _1498_[17]
      6656 I  A_BM[4] 62 _1498_[18]
      6656 I  A_BM[5] 61 _1498_[18]
      6656 I  A_BM[6] 60 _1498_[18]
      6656 I  A_BM[7] 59 _1498_[18]
      6656 I  A_BM[8] 58 _1498_[18]
      6656 I  A_BM[9] 57 _1498_[18]
      6656 I A_BM[10] 56 _1498_[18]
      6656 I A_BM[11] 55 _1498_[18]
      6656 I A_BM[12] 54 _1498_[19]
      6656 I A_BM[13] 53 _1498_[19]
      6656 I A_BM[14] 52 _1498_[19]
      6656 I A_BM[15] 51 _1498_[19]
      6656 I A_BM[16] 50 _1498_[19]
      6656 I A_BM[17] 49 _1498_[19]
      6656 I A_BM[18] 48 _1498_[19]
      6656 I A_BM[19] 47 _1498_[19]
      6656 I    A_CLK 1 \UART.CLK 
      6656 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [12]
      6656 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [13]
      6656 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [14]
      6656 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [15]
      6656 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [16]
      6656 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [17]
      6656 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [18]
      6656 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [19]
      6656 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [20]
      6656 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [21]
      6656 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [22]
      6656 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [23]
      6656 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [24]
      6656 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [25]
      6656 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [26]
      6656 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [27]
      6656 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [28]
      6656 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [29]
      6656 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [30]
      6656 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [31]
      6656 I     A_EN 3 1'h1
      6656 I     A_WE 5 _0046_
      6656 I B_ADDR[0] 118 1'b0
      6656 I B_ADDR[1] 117 1'b0
      6656 I B_ADDR[2] 116 1'b0
      6656 I B_ADDR[3] 115 1'b0
      6656 I B_ADDR[4] 114 1'b0
      6656 I B_ADDR[5] 113 1'bx
      6656 I B_ADDR[6] 112 1'b0
      6656 I B_ADDR[7] 111 1'bx
      6656 I B_ADDR[8] 110 1'bx
      6656 I B_ADDR[9] 109 1'bx
      6656 I B_ADDR[10] 108 1'bx
      6656 I B_ADDR[11] 107 1'bx
      6656 I B_ADDR[12] 106 1'bx
      6656 I B_ADDR[13] 105 1'bx
      6656 I B_ADDR[14] 104 1'bx
      6656 I B_ADDR[15] 103 1'bx
      6656 I  B_BM[0] 86 1'b0
      6656 I  B_BM[1] 85 1'b0
      6656 I  B_BM[2] 84 1'b0
      6656 I  B_BM[3] 83 1'b0
      6656 I  B_BM[4] 82 1'b0
      6656 I  B_BM[5] 81 1'b0
      6656 I  B_BM[6] 80 1'b0
      6656 I  B_BM[7] 79 1'b0
      6656 I  B_BM[8] 78 1'b0
      6656 I  B_BM[9] 77 1'b0
      6656 I B_BM[10] 76 1'b0
      6656 I B_BM[11] 75 1'b0
      6656 I B_BM[12] 74 1'b0
      6656 I B_BM[13] 73 1'b0
      6656 I B_BM[14] 72 1'b0
      6656 I B_BM[15] 71 1'b0
      6656 I B_BM[16] 70 1'b0
      6656 I B_BM[17] 69 1'b0
      6656 I B_BM[18] 68 1'b0
      6656 I B_BM[19] 67 1'b0
      6656 I    B_CLK 2 1'h0
      6656 I  B_DI[0] 46 1'bx
      6656 I  B_DI[1] 45 1'bx
      6656 I  B_DI[2] 44 1'bx
      6656 I  B_DI[3] 43 1'bx
      6656 I  B_DI[4] 42 1'bx
      6656 I  B_DI[5] 41 1'bx
      6656 I  B_DI[6] 40 1'bx
      6656 I  B_DI[7] 39 1'bx
      6656 I  B_DI[8] 38 1'bx
      6656 I  B_DI[9] 37 1'bx
      6656 I B_DI[10] 36 1'bx
      6656 I B_DI[11] 35 1'bx
      6656 I B_DI[12] 34 1'bx
      6656 I B_DI[13] 33 1'bx
      6656 I B_DI[14] 32 1'bx
      6656 I B_DI[15] 31 1'bx
      6656 I B_DI[16] 30 1'bx
      6656 I B_DI[17] 29 1'bx
      6656 I B_DI[18] 28 1'bx
      6656 I B_DI[19] 27 1'bx
      6656 I     B_EN 4 1'h0
      6656 I     B_WE 6 1'h0
      6656 O  A_DO[0] 20 _1504_[12]
      6656 O  A_DO[1] 19 _1504_[13]
      6656 O  A_DO[2] 18 _1504_[14]
      6656 O  A_DO[3] 17 _1504_[15]
      6656 O  A_DO[4] 16 _1504_[16]
      6656 O  A_DO[5] 15 _1504_[17]
      6656 O  A_DO[6] 14 _1504_[18]
      6656 O  A_DO[7] 13 _1504_[19]
      6656 O  A_DO[8] 12 _1504_[20]
      6656 O  A_DO[9] 11 _1504_[21]
      6656 O A_DO[10] 10 _1504_[22]
      6656 O A_DO[11] 9 _1504_[23]
      6656 O A_DO[12] 8 _1504_[24]
      6656 O A_DO[13] 7 _1504_[25]
      6656 O A_DO[14] 6 _1504_[26]
      6656 O A_DO[15] 5 _1504_[27]
      6656 O A_DO[16] 4 _1504_[28]
      6656 O A_DO[17] 3 _1504_[29]
      6656 O A_DO[18] 2 _1504_[30]
      6656 O A_DO[19] 1 _1504_[31]
      6656 O  B_DO[0] 40 _1534_[0]
      6656 O  B_DO[1] 39 _1534_[1]
      6656 O  B_DO[2] 38 _1534_[2]
      6656 O  B_DO[3] 37 _1534_[3]
      6656 O  B_DO[4] 36 _1534_[4]
      6656 O  B_DO[5] 35 _1534_[5]
      6656 O  B_DO[6] 34 _1534_[6]
      6656 O  B_DO[7] 33 _1534_[7]
      6656 O  B_DO[8] 32 _1534_[8]
      6656 O  B_DO[9] 31 _1534_[9]
      6656 O B_DO[10] 30 _1534_[10]
      6656 O B_DO[11] 29 _1534_[11]
      6656 O B_DO[12] 28 _1534_[12]
      6656 O B_DO[13] 27 _1534_[13]
      6656 O B_DO[14] 26 _1534_[14]
      6656 O B_DO[15] 25 _1534_[15]
      6656 O B_DO[16] 24 _1534_[16]
      6656 O B_DO[17] 23 _1534_[17]
      6656 O B_DO[18] 22 _1534_[18]
      6656 O B_DO[19] 21 _1534_[19]
      6657 I A_ADDR[0] 102 1'b0
      6657 I A_ADDR[1] 101 1'b0
      6657 I A_ADDR[2] 100 1'b0
      6657 I A_ADDR[3] 99 1'b0
      6657 I A_ADDR[4] 98 1'b0
      6657 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6657 I A_ADDR[6] 96 1'b0
      6657 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6657 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6657 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6657 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6657 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6657 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6657 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6657 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6657 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6657 I  A_BM[0] 66 _1498_[20]
      6657 I  A_BM[1] 65 _1498_[20]
      6657 I  A_BM[2] 64 _1498_[20]
      6657 I  A_BM[3] 63 _1498_[20]
      6657 I  A_BM[4] 62 _1498_[20]
      6657 I  A_BM[5] 61 _1498_[20]
      6657 I  A_BM[6] 60 _1498_[20]
      6657 I  A_BM[7] 59 _1498_[20]
      6657 I  A_BM[8] 58 _1498_[21]
      6657 I  A_BM[9] 57 _1498_[21]
      6657 I A_BM[10] 56 _1498_[21]
      6657 I A_BM[11] 55 _1498_[21]
      6657 I A_BM[12] 54 _1498_[21]
      6657 I A_BM[13] 53 _1498_[21]
      6657 I A_BM[14] 52 _1498_[21]
      6657 I A_BM[15] 51 _1498_[21]
      6657 I A_BM[16] 50 _1498_[22]
      6657 I A_BM[17] 49 _1498_[22]
      6657 I A_BM[18] 48 _1498_[22]
      6657 I A_BM[19] 47 _1498_[22]
      6657 I    A_CLK 1 \UART.CLK 
      6657 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [0]
      6657 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [1]
      6657 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [2]
      6657 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [3]
      6657 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [4]
      6657 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [5]
      6657 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [6]
      6657 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [7]
      6657 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [8]
      6657 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [9]
      6657 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [10]
      6657 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [11]
      6657 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [12]
      6657 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [13]
      6657 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [14]
      6657 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [15]
      6657 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [16]
      6657 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [17]
      6657 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [18]
      6657 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [19]
      6657 I     A_EN 3 1'h1
      6657 I     A_WE 5 _0047_
      6657 I B_ADDR[0] 118 1'b0
      6657 I B_ADDR[1] 117 1'b0
      6657 I B_ADDR[2] 116 1'b0
      6657 I B_ADDR[3] 115 1'b0
      6657 I B_ADDR[4] 114 1'b0
      6657 I B_ADDR[5] 113 1'bx
      6657 I B_ADDR[6] 112 1'b0
      6657 I B_ADDR[7] 111 1'bx
      6657 I B_ADDR[8] 110 1'bx
      6657 I B_ADDR[9] 109 1'bx
      6657 I B_ADDR[10] 108 1'bx
      6657 I B_ADDR[11] 107 1'bx
      6657 I B_ADDR[12] 106 1'bx
      6657 I B_ADDR[13] 105 1'bx
      6657 I B_ADDR[14] 104 1'bx
      6657 I B_ADDR[15] 103 1'bx
      6657 I  B_BM[0] 86 1'b0
      6657 I  B_BM[1] 85 1'b0
      6657 I  B_BM[2] 84 1'b0
      6657 I  B_BM[3] 83 1'b0
      6657 I  B_BM[4] 82 1'b0
      6657 I  B_BM[5] 81 1'b0
      6657 I  B_BM[6] 80 1'b0
      6657 I  B_BM[7] 79 1'b0
      6657 I  B_BM[8] 78 1'b0
      6657 I  B_BM[9] 77 1'b0
      6657 I B_BM[10] 76 1'b0
      6657 I B_BM[11] 75 1'b0
      6657 I B_BM[12] 74 1'b0
      6657 I B_BM[13] 73 1'b0
      6657 I B_BM[14] 72 1'b0
      6657 I B_BM[15] 71 1'b0
      6657 I B_BM[16] 70 1'b0
      6657 I B_BM[17] 69 1'b0
      6657 I B_BM[18] 68 1'b0
      6657 I B_BM[19] 67 1'b0
      6657 I    B_CLK 2 1'h0
      6657 I  B_DI[0] 46 1'bx
      6657 I  B_DI[1] 45 1'bx
      6657 I  B_DI[2] 44 1'bx
      6657 I  B_DI[3] 43 1'bx
      6657 I  B_DI[4] 42 1'bx
      6657 I  B_DI[5] 41 1'bx
      6657 I  B_DI[6] 40 1'bx
      6657 I  B_DI[7] 39 1'bx
      6657 I  B_DI[8] 38 1'bx
      6657 I  B_DI[9] 37 1'bx
      6657 I B_DI[10] 36 1'bx
      6657 I B_DI[11] 35 1'bx
      6657 I B_DI[12] 34 1'bx
      6657 I B_DI[13] 33 1'bx
      6657 I B_DI[14] 32 1'bx
      6657 I B_DI[15] 31 1'bx
      6657 I B_DI[16] 30 1'bx
      6657 I B_DI[17] 29 1'bx
      6657 I B_DI[18] 28 1'bx
      6657 I B_DI[19] 27 1'bx
      6657 I     B_EN 4 1'h0
      6657 I     B_WE 6 1'h0
      6657 O  A_DO[0] 20 _1505_[0]
      6657 O  A_DO[1] 19 _1505_[1]
      6657 O  A_DO[2] 18 _1505_[2]
      6657 O  A_DO[3] 17 _1505_[3]
      6657 O  A_DO[4] 16 _1505_[4]
      6657 O  A_DO[5] 15 _1505_[5]
      6657 O  A_DO[6] 14 _1505_[6]
      6657 O  A_DO[7] 13 _1505_[7]
      6657 O  A_DO[8] 12 _1505_[8]
      6657 O  A_DO[9] 11 _1505_[9]
      6657 O A_DO[10] 10 _1505_[10]
      6657 O A_DO[11] 9 _1505_[11]
      6657 O A_DO[12] 8 _1505_[12]
      6657 O A_DO[13] 7 _1505_[13]
      6657 O A_DO[14] 6 _1505_[14]
      6657 O A_DO[15] 5 _1505_[15]
      6657 O A_DO[16] 4 _1505_[16]
      6657 O A_DO[17] 3 _1505_[17]
      6657 O A_DO[18] 2 _1505_[18]
      6657 O A_DO[19] 1 _1505_[19]
      6657 O  B_DO[0] 40 _1535_[0]
      6657 O  B_DO[1] 39 _1535_[1]
      6657 O  B_DO[2] 38 _1535_[2]
      6657 O  B_DO[3] 37 _1535_[3]
      6657 O  B_DO[4] 36 _1535_[4]
      6657 O  B_DO[5] 35 _1535_[5]
      6657 O  B_DO[6] 34 _1535_[6]
      6657 O  B_DO[7] 33 _1535_[7]
      6657 O  B_DO[8] 32 _1535_[8]
      6657 O  B_DO[9] 31 _1535_[9]
      6657 O B_DO[10] 30 _1535_[10]
      6657 O B_DO[11] 29 _1535_[11]
      6657 O B_DO[12] 28 _1535_[12]
      6657 O B_DO[13] 27 _1535_[13]
      6657 O B_DO[14] 26 _1535_[14]
      6657 O B_DO[15] 25 _1535_[15]
      6657 O B_DO[16] 24 _1535_[16]
      6657 O B_DO[17] 23 _1535_[17]
      6657 O B_DO[18] 22 _1535_[18]
      6657 O B_DO[19] 21 _1535_[19]
      6658 I A_ADDR[0] 102 1'b0
      6658 I A_ADDR[1] 101 1'b0
      6658 I A_ADDR[2] 100 1'b0
      6658 I A_ADDR[3] 99 1'b0
      6658 I A_ADDR[4] 98 1'b0
      6658 I A_ADDR[5] 97 basesoc_basesoc_adr[0]
      6658 I A_ADDR[6] 96 1'b0
      6658 I A_ADDR[7] 95 basesoc_basesoc_adr[1]
      6658 I A_ADDR[8] 94 basesoc_basesoc_adr[2]
      6658 I A_ADDR[9] 93 basesoc_basesoc_adr[3]
      6658 I A_ADDR[10] 92 basesoc_basesoc_adr[4]
      6658 I A_ADDR[11] 91 basesoc_basesoc_adr[5]
      6658 I A_ADDR[12] 90 basesoc_basesoc_adr[6]
      6658 I A_ADDR[13] 89 basesoc_basesoc_adr[7]
      6658 I A_ADDR[14] 88 basesoc_basesoc_adr[8]
      6658 I A_ADDR[15] 87 basesoc_basesoc_adr[9]
      6658 I  A_BM[0] 66 _1498_[22]
      6658 I  A_BM[1] 65 _1498_[22]
      6658 I  A_BM[2] 64 _1498_[22]
      6658 I  A_BM[3] 63 _1498_[22]
      6658 I  A_BM[4] 62 _1498_[23]
      6658 I  A_BM[5] 61 _1498_[23]
      6658 I  A_BM[6] 60 _1498_[23]
      6658 I  A_BM[7] 59 _1498_[23]
      6658 I  A_BM[8] 58 _1498_[23]
      6658 I  A_BM[9] 57 _1498_[23]
      6658 I A_BM[10] 56 _1498_[23]
      6658 I A_BM[11] 55 _1498_[23]
      6658 I A_BM[12] 54 _1498_[24]
      6658 I A_BM[13] 53 _1498_[24]
      6658 I A_BM[14] 52 _1498_[24]
      6658 I A_BM[15] 51 _1498_[24]
      6658 I A_BM[16] 50 _1498_[24]
      6658 I A_BM[17] 49 _1498_[24]
      6658 I A_BM[18] 48 _1498_[24]
      6658 I A_BM[19] 47 _1498_[24]
      6658 I    A_CLK 1 \UART.CLK 
      6658 I  A_DI[0] 26 \VexRiscv.dBusWishbone_DAT_MOSI [20]
      6658 I  A_DI[1] 25 \VexRiscv.dBusWishbone_DAT_MOSI [21]
      6658 I  A_DI[2] 24 \VexRiscv.dBusWishbone_DAT_MOSI [22]
      6658 I  A_DI[3] 23 \VexRiscv.dBusWishbone_DAT_MOSI [23]
      6658 I  A_DI[4] 22 \VexRiscv.dBusWishbone_DAT_MOSI [24]
      6658 I  A_DI[5] 21 \VexRiscv.dBusWishbone_DAT_MOSI [25]
      6658 I  A_DI[6] 20 \VexRiscv.dBusWishbone_DAT_MOSI [26]
      6658 I  A_DI[7] 19 \VexRiscv.dBusWishbone_DAT_MOSI [27]
      6658 I  A_DI[8] 18 \VexRiscv.dBusWishbone_DAT_MOSI [28]
      6658 I  A_DI[9] 17 \VexRiscv.dBusWishbone_DAT_MOSI [29]
      6658 I A_DI[10] 16 \VexRiscv.dBusWishbone_DAT_MOSI [30]
      6658 I A_DI[11] 15 \VexRiscv.dBusWishbone_DAT_MOSI [31]
      6658 I A_DI[12] 14 \VexRiscv.dBusWishbone_DAT_MOSI [0]
      6658 I A_DI[13] 13 \VexRiscv.dBusWishbone_DAT_MOSI [1]
      6658 I A_DI[14] 12 \VexRiscv.dBusWishbone_DAT_MOSI [2]
      6658 I A_DI[15] 11 \VexRiscv.dBusWishbone_DAT_MOSI [3]
      6658 I A_DI[16] 10 \VexRiscv.dBusWishbone_DAT_MOSI [4]
      6658 I A_DI[17] 9 \VexRiscv.dBusWishbone_DAT_MOSI [5]
      6658 I A_DI[18] 8 \VexRiscv.dBusWishbone_DAT_MOSI [6]
      6658 I A_DI[19] 7 \VexRiscv.dBusWishbone_DAT_MOSI [7]
      6658 I     A_EN 3 1'h1
      6658 I     A_WE 5 _0048_
      6658 I B_ADDR[0] 118 1'b0
      6658 I B_ADDR[1] 117 1'b0
      6658 I B_ADDR[2] 116 1'b0
      6658 I B_ADDR[3] 115 1'b0
      6658 I B_ADDR[4] 114 1'b0
      6658 I B_ADDR[5] 113 1'bx
      6658 I B_ADDR[6] 112 1'b0
      6658 I B_ADDR[7] 111 1'bx
      6658 I B_ADDR[8] 110 1'bx
      6658 I B_ADDR[9] 109 1'bx
      6658 I B_ADDR[10] 108 1'bx
      6658 I B_ADDR[11] 107 1'bx
      6658 I B_ADDR[12] 106 1'bx
      6658 I B_ADDR[13] 105 1'bx
      6658 I B_ADDR[14] 104 1'bx
      6658 I B_ADDR[15] 103 1'bx
      6658 I  B_BM[0] 86 1'b0
      6658 I  B_BM[1] 85 1'b0
      6658 I  B_BM[2] 84 1'b0
      6658 I  B_BM[3] 83 1'b0
      6658 I  B_BM[4] 82 1'b0
      6658 I  B_BM[5] 81 1'b0
      6658 I  B_BM[6] 80 1'b0
      6658 I  B_BM[7] 79 1'b0
      6658 I  B_BM[8] 78 1'b0
      6658 I  B_BM[9] 77 1'b0
      6658 I B_BM[10] 76 1'b0
      6658 I B_BM[11] 75 1'b0
      6658 I B_BM[12] 74 1'b0
      6658 I B_BM[13] 73 1'b0
      6658 I B_BM[14] 72 1'b0
      6658 I B_BM[15] 71 1'b0
      6658 I B_BM[16] 70 1'b0
      6658 I B_BM[17] 69 1'b0
      6658 I B_BM[18] 68 1'b0
      6658 I B_BM[19] 67 1'b0
      6658 I    B_CLK 2 1'h0
      6658 I  B_DI[0] 46 1'bx
      6658 I  B_DI[1] 45 1'bx
      6658 I  B_DI[2] 44 1'bx
      6658 I  B_DI[3] 43 1'bx
      6658 I  B_DI[4] 42 1'bx
      6658 I  B_DI[5] 41 1'bx
      6658 I  B_DI[6] 40 1'bx
      6658 I  B_DI[7] 39 1'bx
      6658 I  B_DI[8] 38 1'bx
      6658 I  B_DI[9] 37 1'bx
      6658 I B_DI[10] 36 1'bx
      6658 I B_DI[11] 35 1'bx
      6658 I B_DI[12] 34 1'bx
      6658 I B_DI[13] 33 1'bx
      6658 I B_DI[14] 32 1'bx
      6658 I B_DI[15] 31 1'bx
      6658 I B_DI[16] 30 1'bx
      6658 I B_DI[17] 29 1'bx
      6658 I B_DI[18] 28 1'bx
      6658 I B_DI[19] 27 1'bx
      6658 I     B_EN 4 1'h0
      6658 I     B_WE 6 1'h0
      6658 O  A_DO[0] 20 _1505_[20]
      6658 O  A_DO[1] 19 _1505_[21]
      6658 O  A_DO[2] 18 _1505_[22]
      6658 O  A_DO[3] 17 _1505_[23]
      6658 O  A_DO[4] 16 _1505_[24]
      6658 O  A_DO[5] 15 _1505_[25]
      6658 O  A_DO[6] 14 _1505_[26]
      6658 O  A_DO[7] 13 _1505_[27]
      6658 O  A_DO[8] 12 _1505_[28]
      6658 O  A_DO[9] 11 _1505_[29]
      6658 O A_DO[10] 10 _1505_[30]
      6658 O A_DO[11] 9 _1505_[31]
      6658 O A_DO[12] 8 _1506_[0]
      6658 O A_DO[13] 7 _1506_[1]
      6658 O A_DO[14] 6 _1506_[2]
      6658 O A_DO[15] 5 _1506_[3]
      6658 O A_DO[16] 4 _1506_[4]
      6658 O A_DO[17] 3 _1506_[5]
      6658 O A_DO[18] 2 _1506_[6]
      6658 O A_DO[19] 1 _1506_[7]
      6658 O  B_DO[0] 40 _1536_[0]
      6658 O  B_DO[1] 39 _1536_[1]
      6658 O  B_DO[2] 38 _1536_[2]
      6658 O  B_DO[3] 37 _1536_[3]
      6658 O  B_DO[4] 36 _1536_[4]
      6658 O  B_DO[5] 35 _1536_[5]
      6658 O  B_DO[6] 34 _1536_[6]
      6658 O  B_DO[7] 33 _1536_[7]
      6658 O  B_DO[8] 32 _1536_[8]
      6658 O  B_DO[9] 31 _1536_[9]
      6658 O B_DO[10] 30 _1536_[10]
      6658 O B_DO[11] 29 _1536_[11]
      6658 O B_DO[12] 28 _1536_[12]
      6658 O B_DO[13] 27 _1536_[13]
      6658 O B_DO[14] 26 _1536_[14]
      6658 O B_DO[15] 25 _1536_[15]
      6658 O B_DO[16] 24 _1536_[16]
      6658 O B_DO[17] 23 _1536_[17]
      6658 O B_DO[18] 22 _1536_[18]
      6658 O B_DO[19] 21 _1536_[19]
      6659 I A_ADDR[0] 102 1'b0
      6659 I A_ADDR[1] 101 1'b0
      6659 I A_ADDR[2] 100 1'b0
      6659 I A_ADDR[3] 99 1'b0
      6659 I A_ADDR[4] 98 _1494_[0]
      6659 I A_ADDR[5] 97 _1494_[1]
      6659 I A_ADDR[6] 96 1'b0
      6659 I A_ADDR[7] 95 _1494_[2]
      6659 I A_ADDR[8] 94 _1494_[3]
      6659 I A_ADDR[9] 93 1'b0
      6659 I A_ADDR[10] 92 1'b0
      6659 I A_ADDR[11] 91 1'b0
      6659 I A_ADDR[12] 90 1'b0
      6659 I A_ADDR[13] 89 1'b0
      6659 I A_ADDR[14] 88 1'b0
      6659 I A_ADDR[15] 87 1'b0
      6659 I  A_BM[0] 66 _1496_
      6659 I  A_BM[1] 65 _1496_
      6659 I  A_BM[2] 64 _1496_
      6659 I  A_BM[3] 63 _1496_
      6659 I  A_BM[4] 62 _1496_
      6659 I  A_BM[5] 61 _1496_
      6659 I  A_BM[6] 60 _1496_
      6659 I  A_BM[7] 59 _1496_
      6659 I  A_BM[8] 58 _1496_
      6659 I  A_BM[9] 57 _1496_
      6659 I A_BM[10] 56 1'b0
      6659 I A_BM[11] 55 1'b0
      6659 I A_BM[12] 54 1'b0
      6659 I A_BM[13] 53 1'b0
      6659 I A_BM[14] 52 1'b0
      6659 I A_BM[15] 51 1'b0
      6659 I A_BM[16] 50 1'b0
      6659 I A_BM[17] 49 1'b0
      6659 I A_BM[18] 48 1'b0
      6659 I A_BM[19] 47 1'b0
      6659 I    A_CLK 1 \UART.CLK 
      6659 I  A_DI[0] 26 _1492_[0]
      6659 I  A_DI[1] 25 _1492_[1]
      6659 I  A_DI[2] 24 _1492_[2]
      6659 I  A_DI[3] 23 _1492_[3]
      6659 I  A_DI[4] 22 _1492_[4]
      6659 I  A_DI[5] 21 _1492_[5]
      6659 I  A_DI[6] 20 _1492_[6]
      6659 I  A_DI[7] 19 _1492_[7]
      6659 I  A_DI[8] 18 1'b0
      6659 I  A_DI[9] 17 1'b0
      6659 I A_DI[10] 16 1'b0
      6659 I A_DI[11] 15 1'b0
      6659 I A_DI[12] 14 1'b0
      6659 I A_DI[13] 13 1'b0
      6659 I A_DI[14] 12 1'b0
      6659 I A_DI[15] 11 1'b0
      6659 I A_DI[16] 10 1'b0
      6659 I A_DI[17] 9 1'b0
      6659 I A_DI[18] 8 1'b0
      6659 I A_DI[19] 7 1'b0
      6659 I     A_EN 3 1'h1
      6659 I     A_WE 5 _1496_
      6659 I B_ADDR[0] 118 1'b0
      6659 I B_ADDR[1] 117 1'b0
      6659 I B_ADDR[2] 116 1'b0
      6659 I B_ADDR[3] 115 1'b0
      6659 I B_ADDR[4] 114 basesoc_uart_tx_fifo_consume[0]
      6659 I B_ADDR[5] 113 basesoc_uart_tx_fifo_consume[1]
      6659 I B_ADDR[6] 112 1'b0
      6659 I B_ADDR[7] 111 basesoc_uart_tx_fifo_consume[2]
      6659 I B_ADDR[8] 110 basesoc_uart_tx_fifo_consume[3]
      6659 I B_ADDR[9] 109 1'b0
      6659 I B_ADDR[10] 108 1'b0
      6659 I B_ADDR[11] 107 1'b0
      6659 I B_ADDR[12] 106 1'b0
      6659 I B_ADDR[13] 105 1'b0
      6659 I B_ADDR[14] 104 1'b0
      6659 I B_ADDR[15] 103 1'b0
      6659 I  B_BM[0] 86 1'b0
      6659 I  B_BM[1] 85 1'b0
      6659 I  B_BM[2] 84 1'b0
      6659 I  B_BM[3] 83 1'b0
      6659 I  B_BM[4] 82 1'b0
      6659 I  B_BM[5] 81 1'b0
      6659 I  B_BM[6] 80 1'b0
      6659 I  B_BM[7] 79 1'b0
      6659 I  B_BM[8] 78 1'b0
      6659 I  B_BM[9] 77 1'b0
      6659 I B_BM[10] 76 1'b0
      6659 I B_BM[11] 75 1'b0
      6659 I B_BM[12] 74 1'b0
      6659 I B_BM[13] 73 1'b0
      6659 I B_BM[14] 72 1'b0
      6659 I B_BM[15] 71 1'b0
      6659 I B_BM[16] 70 1'b0
      6659 I B_BM[17] 69 1'b0
      6659 I B_BM[18] 68 1'b0
      6659 I B_BM[19] 67 1'b0
      6659 I    B_CLK 2 \UART.CLK 
      6659 I  B_DI[0] 46 1'bx
      6659 I  B_DI[1] 45 1'bx
      6659 I  B_DI[2] 44 1'bx
      6659 I  B_DI[3] 43 1'bx
      6659 I  B_DI[4] 42 1'bx
      6659 I  B_DI[5] 41 1'bx
      6659 I  B_DI[6] 40 1'bx
      6659 I  B_DI[7] 39 1'bx
      6659 I  B_DI[8] 38 1'bx
      6659 I  B_DI[9] 37 1'bx
      6659 I B_DI[10] 36 1'bx
      6659 I B_DI[11] 35 1'bx
      6659 I B_DI[12] 34 1'bx
      6659 I B_DI[13] 33 1'bx
      6659 I B_DI[14] 32 1'bx
      6659 I B_DI[15] 31 1'bx
      6659 I B_DI[16] 30 1'bx
      6659 I B_DI[17] 29 1'bx
      6659 I B_DI[18] 28 1'bx
      6659 I B_DI[19] 27 1'bx
      6659 I     B_EN 4 basesoc_uart_tx_fifo_do_read
      6659 I     B_WE 6 1'h0
      6659 O  A_DO[0] 20 _1542_[0]
      6659 O  A_DO[1] 19 _1542_[1]
      6659 O  A_DO[2] 18 _1542_[2]
      6659 O  A_DO[3] 17 _1542_[3]
      6659 O  A_DO[4] 16 _1542_[4]
      6659 O  A_DO[5] 15 _1542_[5]
      6659 O  A_DO[6] 14 _1542_[6]
      6659 O  A_DO[7] 13 _1542_[7]
      6659 O  A_DO[8] 12 _1542_[8]
      6659 O  A_DO[9] 11 _1542_[9]
      6659 O A_DO[10] 10 _1542_[10]
      6659 O A_DO[11] 9 _1542_[11]
      6659 O A_DO[12] 8 _1542_[12]
      6659 O A_DO[13] 7 _1542_[13]
      6659 O A_DO[14] 6 _1542_[14]
      6659 O A_DO[15] 5 _1542_[15]
      6659 O A_DO[16] 4 _1542_[16]
      6659 O A_DO[17] 3 _1542_[17]
      6659 O A_DO[18] 2 _1542_[18]
      6659 O A_DO[19] 1 _1542_[19]
      6659 O  B_DO[0] 40 basesoc_tx_sink_payload_data[0]
      6659 O  B_DO[1] 39 basesoc_tx_sink_payload_data[1]
      6659 O  B_DO[2] 38 basesoc_tx_sink_payload_data[2]
      6659 O  B_DO[3] 37 basesoc_tx_sink_payload_data[3]
      6659 O  B_DO[4] 36 basesoc_tx_sink_payload_data[4]
      6659 O  B_DO[5] 35 basesoc_tx_sink_payload_data[5]
      6659 O  B_DO[6] 34 basesoc_tx_sink_payload_data[6]
      6659 O  B_DO[7] 33 basesoc_tx_sink_payload_data[7]
      6659 O  B_DO[8] 32 _1512_[8]
      6659 O  B_DO[9] 31 _1512_[9]
      6659 O B_DO[10] 30 _1480_[0]
      6659 O B_DO[11] 29 _1480_[1]
      6659 O B_DO[12] 28 _1480_[2]
      6659 O B_DO[13] 27 _1480_[3]
      6659 O B_DO[14] 26 _1480_[4]
      6659 O B_DO[15] 25 _1480_[5]
      6659 O B_DO[16] 24 _1480_[6]
      6659 O B_DO[17] 23 _1480_[7]
      6659 O B_DO[18] 22 _1480_[8]
      6659 O B_DO[19] 21 _1480_[9]
      6660 I A_ADDR[0] 102 1'b0
      6660 I A_ADDR[1] 101 1'b0
      6660 I A_ADDR[2] 100 1'b0
      6660 I A_ADDR[3] 99 1'b0
      6660 I A_ADDR[4] 98 _1495_[0]
      6660 I A_ADDR[5] 97 _1495_[1]
      6660 I A_ADDR[6] 96 1'b0
      6660 I A_ADDR[7] 95 _1495_[2]
      6660 I A_ADDR[8] 94 _1495_[3]
      6660 I A_ADDR[9] 93 1'b0
      6660 I A_ADDR[10] 92 1'b0
      6660 I A_ADDR[11] 91 1'b0
      6660 I A_ADDR[12] 90 1'b0
      6660 I A_ADDR[13] 89 1'b0
      6660 I A_ADDR[14] 88 1'b0
      6660 I A_ADDR[15] 87 1'b0
      6660 I  A_BM[0] 66 _1497_
      6660 I  A_BM[1] 65 _1497_
      6660 I  A_BM[2] 64 _1497_
      6660 I  A_BM[3] 63 _1497_
      6660 I  A_BM[4] 62 _1497_
      6660 I  A_BM[5] 61 _1497_
      6660 I  A_BM[6] 60 _1497_
      6660 I  A_BM[7] 59 _1497_
      6660 I  A_BM[8] 58 _1497_
      6660 I  A_BM[9] 57 _1497_
      6660 I A_BM[10] 56 1'b0
      6660 I A_BM[11] 55 1'b0
      6660 I A_BM[12] 54 1'b0
      6660 I A_BM[13] 53 1'b0
      6660 I A_BM[14] 52 1'b0
      6660 I A_BM[15] 51 1'b0
      6660 I A_BM[16] 50 1'b0
      6660 I A_BM[17] 49 1'b0
      6660 I A_BM[18] 48 1'b0
      6660 I A_BM[19] 47 1'b0
      6660 I    A_CLK 1 \UART.CLK 
      6660 I  A_DI[0] 26 _1493_[0]
      6660 I  A_DI[1] 25 _1493_[1]
      6660 I  A_DI[2] 24 _1493_[2]
      6660 I  A_DI[3] 23 _1493_[3]
      6660 I  A_DI[4] 22 _1493_[4]
      6660 I  A_DI[5] 21 _1493_[5]
      6660 I  A_DI[6] 20 _1493_[6]
      6660 I  A_DI[7] 19 _1493_[7]
      6660 I  A_DI[8] 18 1'b0
      6660 I  A_DI[9] 17 1'b0
      6660 I A_DI[10] 16 1'b0
      6660 I A_DI[11] 15 1'b0
      6660 I A_DI[12] 14 1'b0
      6660 I A_DI[13] 13 1'b0
      6660 I A_DI[14] 12 1'b0
      6660 I A_DI[15] 11 1'b0
      6660 I A_DI[16] 10 1'b0
      6660 I A_DI[17] 9 1'b0
      6660 I A_DI[18] 8 1'b0
      6660 I A_DI[19] 7 1'b0
      6660 I     A_EN 3 1'h1
      6660 I     A_WE 5 _1497_
      6660 I B_ADDR[0] 118 1'b0
      6660 I B_ADDR[1] 117 1'b0
      6660 I B_ADDR[2] 116 1'b0
      6660 I B_ADDR[3] 115 1'b0
      6660 I B_ADDR[4] 114 basesoc_uart_rx_fifo_consume[0]
      6660 I B_ADDR[5] 113 basesoc_uart_rx_fifo_consume[1]
      6660 I B_ADDR[6] 112 1'b0
      6660 I B_ADDR[7] 111 basesoc_uart_rx_fifo_consume[2]
      6660 I B_ADDR[8] 110 basesoc_uart_rx_fifo_consume[3]
      6660 I B_ADDR[9] 109 1'b0
      6660 I B_ADDR[10] 108 1'b0
      6660 I B_ADDR[11] 107 1'b0
      6660 I B_ADDR[12] 106 1'b0
      6660 I B_ADDR[13] 105 1'b0
      6660 I B_ADDR[14] 104 1'b0
      6660 I B_ADDR[15] 103 1'b0
      6660 I  B_BM[0] 86 1'b0
      6660 I  B_BM[1] 85 1'b0
      6660 I  B_BM[2] 84 1'b0
      6660 I  B_BM[3] 83 1'b0
      6660 I  B_BM[4] 82 1'b0
      6660 I  B_BM[5] 81 1'b0
      6660 I  B_BM[6] 80 1'b0
      6660 I  B_BM[7] 79 1'b0
      6660 I  B_BM[8] 78 1'b0
      6660 I  B_BM[9] 77 1'b0
      6660 I B_BM[10] 76 1'b0
      6660 I B_BM[11] 75 1'b0
      6660 I B_BM[12] 74 1'b0
      6660 I B_BM[13] 73 1'b0
      6660 I B_BM[14] 72 1'b0
      6660 I B_BM[15] 71 1'b0
      6660 I B_BM[16] 70 1'b0
      6660 I B_BM[17] 69 1'b0
      6660 I B_BM[18] 68 1'b0
      6660 I B_BM[19] 67 1'b0
      6660 I    B_CLK 2 \UART.CLK 
      6660 I  B_DI[0] 46 1'bx
      6660 I  B_DI[1] 45 1'bx
      6660 I  B_DI[2] 44 1'bx
      6660 I  B_DI[3] 43 1'bx
      6660 I  B_DI[4] 42 1'bx
      6660 I  B_DI[5] 41 1'bx
      6660 I  B_DI[6] 40 1'bx
      6660 I  B_DI[7] 39 1'bx
      6660 I  B_DI[8] 38 1'bx
      6660 I  B_DI[9] 37 1'bx
      6660 I B_DI[10] 36 1'bx
      6660 I B_DI[11] 35 1'bx
      6660 I B_DI[12] 34 1'bx
      6660 I B_DI[13] 33 1'bx
      6660 I B_DI[14] 32 1'bx
      6660 I B_DI[15] 31 1'bx
      6660 I B_DI[16] 30 1'bx
      6660 I B_DI[17] 29 1'bx
      6660 I B_DI[18] 28 1'bx
      6660 I B_DI[19] 27 1'bx
      6660 I     B_EN 4 basesoc_uart_rx_fifo_do_read
      6660 I     B_WE 6 1'h0
      6660 O  A_DO[0] 20 _1543_[0]
      6660 O  A_DO[1] 19 _1543_[1]
      6660 O  A_DO[2] 18 _1543_[2]
      6660 O  A_DO[3] 17 _1543_[3]
      6660 O  A_DO[4] 16 _1543_[4]
      6660 O  A_DO[5] 15 _1543_[5]
      6660 O  A_DO[6] 14 _1543_[6]
      6660 O  A_DO[7] 13 _1543_[7]
      6660 O  A_DO[8] 12 _1543_[8]
      6660 O  A_DO[9] 11 _1543_[9]
      6660 O A_DO[10] 10 _1543_[10]
      6660 O A_DO[11] 9 _1543_[11]
      6660 O A_DO[12] 8 _1543_[12]
      6660 O A_DO[13] 7 _1543_[13]
      6660 O A_DO[14] 6 _1543_[14]
      6660 O A_DO[15] 5 _1543_[15]
      6660 O A_DO[16] 4 _1543_[16]
      6660 O A_DO[17] 3 _1543_[17]
      6660 O A_DO[18] 2 _1543_[18]
      6660 O A_DO[19] 1 _1543_[19]
      6660 O  B_DO[0] 40 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
      6660 O  B_DO[1] 39 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
      6660 O  B_DO[2] 38 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
      6660 O  B_DO[3] 37 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
      6660 O  B_DO[4] 36 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
      6660 O  B_DO[5] 35 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
      6660 O  B_DO[6] 34 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
      6660 O  B_DO[7] 33 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
      6660 O  B_DO[8] 32 _1513_[8]
      6660 O  B_DO[9] 31 _1513_[9]
      6660 O B_DO[10] 30 _1481_[0]
      6660 O B_DO[11] 29 _1481_[1]
      6660 O B_DO[12] 28 _1481_[2]
      6660 O B_DO[13] 27 _1481_[3]
      6660 O B_DO[14] 26 _1481_[4]
      6660 O B_DO[15] 25 _1481_[5]
      6660 O B_DO[16] 24 _1481_[6]
      6660 O B_DO[17] 23 _1481_[7]
      6660 O B_DO[18] 22 _1481_[8]
      6660 O B_DO[19] 21 _1481_[9]
      6661 O   #input 1 cdone_ice40
      6662 O   #input 1 clk10
      6663 I  #output 1 core_en_ice40
      6664 I  #output 1 creset_ice40
      6665 O   #input 1 creset_ice40#_I
      6666 I  #output 1 gatemate_debug_3
      6667 O   #input 1 gatemate_debug_3#_I
      6668 I  #output 1 gatemate_debug_4
      6669 O   #input 1 gatemate_debug_4#_I
      6670 I  #output 1 gatemate_debug_5
      6671 O   #input 1 gatemate_debug_5#_I
      6672 I  #output 1 hyperram_clk_n
      6673 I  #output 1 hyperram_clk_p
      6674 I  #output 1 hyperram_cs_n
      6675 I  #output 1 hyperram_dq[7]
      6676 O   #input 1 hyperram_dq[7]#_I
      6677 I  #output 1 hyperram_dq[6]
      6678 O   #input 1 hyperram_dq[6]#_I
      6679 I  #output 1 hyperram_dq[5]
      6680 O   #input 1 hyperram_dq[5]#_I
      6681 I  #output 1 hyperram_dq[4]
      6682 O   #input 1 hyperram_dq[4]#_I
      6683 I  #output 1 hyperram_dq[3]
      6684 O   #input 1 hyperram_dq[3]#_I
      6685 I  #output 1 hyperram_dq[2]
      6686 O   #input 1 hyperram_dq[2]#_I
      6687 I  #output 1 hyperram_dq[1]
      6688 O   #input 1 hyperram_dq[1]#_I
      6689 I  #output 1 hyperram_dq[0]
      6690 O   #input 1 hyperram_dq[0]#_I
      6691 I  #output 1 hyperram_rst_n
      6692 I  #output 1 hyperram_rwds
      6693 O   #input 1 hyperram_rwds#_I
      6694 I  #output 1 i2c0_scl
      6695 O   #input 1 i2c0_scl#_I
      6696 I  #output 1 i2c0_sda
      6697 O   #input 1 i2c0_sda#_I
      6698 I  #output 1 i2c1_scl
      6699 O   #input 1 i2c1_scl#_I
      6700 I  #output 1 i2c1_sda
      6701 O   #input 1 i2c1_sda#_I
      6702 I  #output 1 ice40_io_vcore_0
      6703 O   #input 1 ice40_io_vcore_0#_I
      6704 I  #output 1 ice40_io_vcore_1
      6705 O   #input 1 ice40_io_vcore_1#_I
      6706 I  #output 1 ice40_io_vcore_2
      6707 O   #input 1 ice40_io_vcore_2#_I
      6708 I  #output 1 ice40_io_vcore_4
      6709 O   #input 1 ice40_io_vcore_4#_I
      6710 I  #output 1 ice40_io_vio_0
      6711 O   #input 1 ice40_io_vio_0#_I
      6712 I  #output 1 ice40_io_vio_1
      6713 O   #input 1 ice40_io_vio_1#_I
      6714 I  #output 1 ice40_io_vio_2
      6715 O   #input 1 ice40_io_vio_2#_I
      6716 I  #output 1 ice40_io_vio_3
      6717 O   #input 1 ice40_io_vio_3#_I
      6718 I  #output 1 ice40_io_vio_4
      6719 O   #input 1 ice40_io_vio_4#_I
      6720 I  #output 1 ice40_io_vio_5
      6721 O   #input 1 ice40_io_vio_5#_I
      6722 I  #output 1 osc_en_ice40
      6723 O   #input 1 power_fauld_ice40
      6724 I  #output 1 spi_flash_clk
      6725 I  #output 1 spi_flash_cs_n
      6726 O   #input 1 spi_flash_miso
      6727 I  #output 1 spi_flash_mosi
      6728 I  #output 1 spi_ice40_clk
      6729 I  #output 1 spi_ice40_cs_n
      6730 O   #input 1 spi_ice40_miso
      6731 I  #output 1 spi_ice40_mosi
      6732 O   #input 1 uart_ice40_rx
      6733 I  #output 1 uart_ice40_tx
      6734 O   #input 1 uart_logging_rx
      6735 I  #output 1 uart_logging_tx
      6736 O   #input 1 usb_uart_rx
      6737 I  #output 1 usb_uart_tx
      6738 I  #output 1 user_led_n0
      6739 I  #output 1 user_led_n1
      6740 I  #output 1 user_led_n2
      6741 I  #output 1 user_led_n3
      6742 I  #output 1 vio_en_ice40
