Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 00:07:03 2025
| Host         : Y_ELMenshawy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            7 |
| No           | No                    | Yes                    |              94 |           40 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |              40 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  Multiplication/done_reg_i_1_n_0 |                                           | BTNC/posedgedet/FSM_onehot_state_reg[1]_0 |                1 |              1 |         1.00 |
|  Display/toggleClock/CLK         |                                           | rst_IBUF                                  |                1 |              2 |         2.00 |
|  clk_slow_BUFG                   | BTNC/posedgedet/FSM_onehot_state_reg[1]_2 | rst_IBUF                                  |                4 |             16 |         4.00 |
|  clk_slow_BUFG                   | Multiplication/resultant[15]_i_1_n_0      |                                           |                8 |             16 |         2.00 |
|  clk_slow_BUFG                   |                                           |                                           |                7 |             17 |         2.43 |
|  clk_slow_BUFG                   | Multiplication/M2                         | rst_IBUF                                  |                6 |             24 |         4.00 |
|  clk_slow_BUFG                   |                                           | rst_IBUF                                  |               10 |             26 |         2.60 |
|  clk_IBUF_BUFG                   |                                           | rst_IBUF                                  |               29 |             66 |         2.28 |
+----------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


