Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Sun Oct  1 04:51:36 2023
| Host             : Soumya running 64-bit major release  (build 9200)
| Command          : report_power -file lc4_processor_power_routed.rpt -pb lc4_processor_power_summary_routed.pb -rpx lc4_processor_power_routed.rpx
| Design           : lc4_processor
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 88.656 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 86.982                           |
| Device Static (W)        | 1.674                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    26.716 |     5159 |       --- |             --- |
|   LUT as Logic |    25.416 |     3264 |    133800 |            2.44 |
|   CARRY4       |     1.096 |      240 |     33450 |            0.72 |
|   Register     |     0.178 |      878 |    269200 |            0.33 |
|   F7/F8 Muxes  |     0.020 |       64 |    133800 |            0.05 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      119 |       --- |             --- |
| Signals        |    27.678 |     3733 |       --- |             --- |
| DSPs           |     1.843 |        2 |       740 |            0.27 |
| I/O            |    30.745 |      290 |       400 |           72.50 |
| Static Power   |     1.674 |          |           |                 |
| Total          |    88.656 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    57.648 |      56.437 |      1.210 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     2.706 |       2.500 |      0.206 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |    14.474 |      14.469 |      0.005 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.048 |       0.000 |      0.048 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| lc4_processor                       |    86.982 |
|   alu_inst_A                        |     4.718 |
|     div1                            |     3.719 |
|       genblk1[0].div1               |     0.066 |
|       genblk1[10].div1              |     0.279 |
|       genblk1[11].div1              |     0.252 |
|       genblk1[12].div1              |     0.220 |
|       genblk1[13].div1              |     0.247 |
|       genblk1[14].div1              |     0.224 |
|       genblk1[15].div1              |     0.142 |
|       genblk1[1].div1               |     0.246 |
|       genblk1[2].div1               |     0.202 |
|       genblk1[3].div1               |     0.261 |
|       genblk1[4].div1               |     0.254 |
|       genblk1[5].div1               |     0.251 |
|       genblk1[6].div1               |     0.309 |
|       genblk1[7].div1               |     0.260 |
|       genblk1[8].div1               |     0.249 |
|       genblk1[9].div1               |     0.257 |
|   alu_inst_B                        |     4.861 |
|     div1                            |     3.919 |
|       genblk1[0].div1               |     0.086 |
|       genblk1[10].div1              |     0.284 |
|       genblk1[11].div1              |     0.296 |
|       genblk1[12].div1              |     0.262 |
|       genblk1[13].div1              |     0.271 |
|       genblk1[14].div1              |     0.245 |
|       genblk1[15].div1              |     0.130 |
|       genblk1[1].div1               |     0.271 |
|       genblk1[2].div1               |     0.204 |
|       genblk1[3].div1               |     0.216 |
|       genblk1[4].div1               |     0.249 |
|       genblk1[5].div1               |     0.286 |
|       genblk1[6].div1               |     0.284 |
|       genblk1[7].div1               |     0.275 |
|       genblk1[8].div1               |     0.270 |
|       genblk1[9].div1               |     0.289 |
|   dec_a_pipeline_insn               |     0.032 |
|   dec_a_pipeline_is_branch          |     0.011 |
|   dec_a_pipeline_is_control_insn    |     0.001 |
|   dec_a_pipeline_is_stall           |     0.004 |
|   dec_a_pipeline_nzp_we             |     0.007 |
|   dec_a_pipeline_pc                 |     0.015 |
|   dec_a_pipeline_pc_plus_one        |     0.016 |
|   dec_a_pipeline_r1re               |     0.003 |
|   dec_a_pipeline_r1sel              |     0.130 |
|   dec_a_pipeline_r2re               |     0.009 |
|   dec_a_pipeline_r2sel              |     0.111 |
|   dec_a_pipeline_regfile_we         |     0.021 |
|   dec_a_pipeline_wsel               |     0.008 |
|   dec_b_pipeline_insn               |     0.102 |
|   dec_b_pipeline_is_branch          |     0.017 |
|   dec_b_pipeline_is_control_insn    |     0.009 |
|   dec_b_pipeline_is_load            |     0.006 |
|   dec_b_pipeline_is_stall           |     0.002 |
|   dec_b_pipeline_is_store           |     0.004 |
|   dec_b_pipeline_nzp_we             |     0.013 |
|   dec_b_pipeline_pc                 |     0.074 |
|   dec_b_pipeline_pc_plus_one        |     0.033 |
|   dec_b_pipeline_r1re               |     0.022 |
|   dec_b_pipeline_r1sel              |     0.178 |
|   dec_b_pipeline_r2re               |     0.037 |
|   dec_b_pipeline_r2sel              |     0.410 |
|   dec_b_pipeline_regfile_we         |     0.012 |
|   dec_b_pipeline_select_pc_plus_one |     0.004 |
|   dec_b_pipeline_wsel               |     0.027 |
|   exc_a_piplne_a                    |     0.073 |
|   exc_a_piplne_b                    |     0.089 |
|   exc_a_piplne_insn                 |     3.557 |
|   exc_a_piplne_nzp_we               |     0.003 |
|   exc_a_piplne_pc_plus_one          |     0.020 |
|   exc_a_piplne_pc_reg               |     0.087 |
|   exc_a_piplne_r1re                 |     0.180 |
|   exc_a_piplne_r1sel                |     2.469 |
|   exc_a_piplne_r2re                 |     0.016 |
|   exc_a_piplne_r2sel                |     0.068 |
|   exc_a_piplne_regfile_we           |     0.002 |
|   exc_a_piplne_test_stall           |     0.006 |
|   exc_a_piplne_wsel                 |     0.031 |
|   exc_b_piplne_a                    |     0.050 |
|   exc_b_piplne_b                    |     0.065 |
|   exc_b_piplne_insn                 |     3.578 |
|   exc_b_piplne_is_control_insn      |     0.001 |
|   exc_b_piplne_nzp_we               |     0.006 |
|   exc_b_piplne_pc                   |     0.091 |
|   exc_b_piplne_pc_plus_one          |     0.024 |
|   exc_b_piplne_r1re                 |     0.242 |
|   exc_b_piplne_r1sel                |     1.774 |
|   exc_b_piplne_r2re                 |     0.013 |
|   exc_b_piplne_r2sel                |     0.094 |
|   exc_b_piplne_regfile_we           |     0.006 |
|   exc_b_piplne_select_pc_plus_one   |     0.001 |
|   exc_b_piplne_test_stall           |     0.008 |
|   exc_b_piplne_wsel                 |     0.076 |
|   mem_a_pipeline_b                  |     0.023 |
|   mem_a_pipeline_insn               |     0.124 |
|   mem_a_pipeline_is_load            |     0.004 |
|   mem_a_pipeline_is_store           |     0.074 |
|   mem_a_pipeline_nzp_we             |     0.012 |
|   mem_a_pipeline_out                |     0.075 |
|   mem_a_pipeline_pc                 |     0.021 |
|   mem_a_pipeline_pc_plus_one        |     0.425 |
|   mem_a_pipeline_r2sel              |     0.012 |
|   mem_a_pipeline_regfile_we         |     0.015 |
|   mem_a_pipeline_select_pc_plus_one |     0.003 |
|   mem_a_pipeline_test_stall         |     0.003 |
|   mem_a_pipeline_wsel               |     0.034 |
|   mem_b_pipeline_b                  |     0.021 |
|   mem_b_pipeline_insn               |     0.034 |
|   mem_b_pipeline_is_load            |     0.821 |
|   mem_b_pipeline_is_store           |     0.037 |
|   mem_b_pipeline_nzp_we             |     0.007 |
|   mem_b_pipeline_out                |     0.134 |
|   mem_b_pipeline_pc                 |     0.023 |
|   mem_b_pipeline_pc_plus_one        |     1.806 |
|   mem_b_pipeline_r2sel              |     0.015 |
|   mem_b_pipeline_regfile_we         |     0.036 |
|   mem_b_pipeline_select_pc_plus_one |     0.003 |
|   mem_b_pipeline_test_stall         |     0.002 |
|   mem_b_pipeline_wsel               |     0.304 |
|   nzp_reg                           |     0.012 |
|   pc_reg                            |     0.747 |
|   registers                         |     0.855 |
|     reg0                            |     0.018 |
|     reg1                            |     0.012 |
|     reg2                            |     0.013 |
|     reg3                            |     0.567 |
|     reg4                            |     0.013 |
|     reg5                            |     0.011 |
|     reg6                            |     0.012 |
|     reg7                            |     0.208 |
|   wb_a_pipeline_data                |     0.443 |
|   wb_a_pipeline_insn                |     0.074 |
|   wb_a_pipeline_is_load             |     0.003 |
|   wb_a_pipeline_is_store            |     0.001 |
|   wb_a_pipeline_nzp_we              |     0.003 |
|   wb_a_pipeline_out                 |     0.169 |
|   wb_a_pipeline_pc                  |     0.108 |
|   wb_a_pipeline_pc_plus_one         |     0.450 |
|   wb_a_pipeline_regfile_we          |     0.073 |
|   wb_a_pipeline_select_pc_plus_one  |     0.005 |
|   wb_a_pipeline_test_stall          |     0.018 |
|   wb_a_pipeline_wsel                |     0.096 |
|   wb_b_pipeline_data                |     1.673 |
|   wb_b_pipeline_insn                |     0.095 |
|   wb_b_pipeline_is_load             |     0.002 |
|   wb_b_pipeline_is_store            |     0.001 |
|   wb_b_pipeline_nzp_we              |     0.003 |
|   wb_b_pipeline_out                 |     0.106 |
|   wb_b_pipeline_pc                  |     0.118 |
|   wb_b_pipeline_pc_plus_one         |    22.056 |
|   wb_b_pipeline_regfile_we          |     0.086 |
|   wb_b_pipeline_select_pc_plus_one  |     0.003 |
|   wb_b_pipeline_test_stall          |     0.005 |
|   wb_b_pipeline_wsel                |     0.726 |
+-------------------------------------+-----------+


