{"Source Block": ["oh/src/elink/hdl/erx_io.v@362:372@HdlIdDef", "   //#############################\n   //# IDDR SAMPLERS\n   //#############################  \n \n   //DATA\n   genvar        i;\n   generate for(i=0; i<8; i=i+1)\n     begin : gen_iddr           \n\t// Ultrascale doesn't have .SRTYPE(\"SYNC\")\n\tIDDRE1 #(.DDR_CLK_EDGE  (\"SAME_EDGE_PIPELINED\"))\n\tiddr_data (\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[367, "   genvar        i;\n"]], "Add": []}}