--------------- Build Started: 06/06/2021 16:22:46 Project: DTR-1 v2 HW, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Kiwi\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\PSoC Creator\SAPI-1\DTR-1 v2 HW.cydsn\DTR-1 v2 HW.cyprj" -d CY8C5888LTI-LP097 -s "C:\PSoC Creator\SAPI-1\DTR-1 v2 HW.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Error: mpr.M0114: UDB clock/enable component "\UDBClk_DT:udbclkenable\" found without a clock. This is not allowed. (App=cydsfit)
Error: mpr.M0115: Routing of asynchronous signal Net_606:macrocell.q as a clock to UDB component "\DT_Reg:sts:sts_reg\" is not supported unless a UDB Clock/Enable component is used. (App=cydsfit)
Info: plm.M0038: The pin named RES(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Dependency Generation...
Cleanup...
Error: fit.M0050: The fitter aborted due to errors, please address all errors and rebuild. (App=cydsfit)
--------------- Build Failed: 06/06/2021 16:22:50 ---------------
