
Efinix FPGA Placement and Routing.
Version: 2022.2.322.4.7 
Compiled: Apr  7 2023.

Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T20F256" ...

***** Beginning stage routing graph generation ... *****
Read ipin pattern from C:/Efinity/2022.2/arch/./ipin_oph.xml
Finished parsing ipin pattern file 'C:/Efinity/2022.2/arch/./ipin_oph.xdb'.
Finished parsing switch_block file 'C:/Efinity/2022.2/arch/.\sb_connectivity_subset.xdb'.
BuildGraph process took 4.71217 seconds.
	BuildGraph process took 4.35938 seconds (approximately) in total CPU time.
BuildGraph process virtual memory usage: begin = 42.2 MB, end = 409.356 MB, delta = 367.156 MB
	BuildGraph process peak virtual memory usage = 418.588 MB
BuildGraph process resident set memory usage: begin = 47.524 MB, end = 406.964 MB, delta = 359.44 MB
	BuildGraph process peak resident set memory usage = 415.652 MB
check rr_graph process took 0.139618 seconds.
	check rr_graph process took 0.125 seconds (approximately) in total CPU time.
check rr_graph process virtual memory usage: begin = 447.116 MB, end = 447.116 MB, delta = 0 MB
	check rr_graph process peak virtual memory usage = 457.42 MB
check rr_graph process resident set memory usage: begin = 444.664 MB, end = 444.724 MB, delta = 0.06 MB
	check rr_graph process peak resident set memory usage = 455.004 MB
Generated 1169271 RR nodes and 4443340 RR edges
This design has 0 global control net(s). See C:/Efinity/2022.2/project/WES207_basic/outflow\WES207_basic.route.rpt for details.
Routing graph took 4.95047 seconds.
	Routing graph took 4.60938 seconds (approximately) in total CPU time.
Routing graph virtual memory usage: begin = 40.336 MB, end = 406.032 MB, delta = 365.696 MB
	Routing graph peak virtual memory usage = 457.42 MB
Routing graph resident set memory usage: begin = 46.316 MB, end = 403.916 MB, delta = 357.6 MB
	Routing graph peak resident set memory usage = 455.004 MB
***** Ending stage routing graph generation *****

***** Beginning stage routing ... *****
[SDC line 1] create_clock: no pin(s)/port(s)/net(s) specified, only virtual clock 'INPUT_CLK' will be created. If you don't want this, please specify pin(s)/port(s)/net(s) to the command.

SDC file 'C:/Efinity/2022.2/project/WES207_basic/WES207constrain.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.


 ---------      -------     --------------      -------------
 Iteration      Overuse     Crit Path (ns)      Calc Time (s)
 ---------      -------     --------------      -------------
         1          420             -1e+09              0.102
         2           47             -1e+09             0.0656
         3           11             -1e+09             0.0361
         4            0             -1e+09             0.0276

Successfully routed netlist after 4 routing iterations and 766369 heapops
Completed net delay value cross check successfully.

***** Beginning stage routing check ... *****
***** Ending stage routing check *****


Serial number (magic cookie) for the routing is: 1243810184
Netlist fully routed.

Successfully created FPGA route file 'C:/Efinity/2022.2/project/WES207_basic/outflow/WES207_basic.route'
Routing took 0.506244 seconds.
	Routing took 0.40625 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 406.032 MB, end = 406.08 MB, delta = 0.048 MB
	Routing peak virtual memory usage = 497.64 MB
Routing resident set memory usage: begin = 403.92 MB, end = 405.824 MB, delta = 1.904 MB
	Routing peak resident set memory usage = 473.572 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge



Write Timing Report to "C:/Efinity/2022.2/project/WES207_basic/outflow\WES207_basic.timing.rpt" ...
final timing analysis took 0.142022 seconds.
	final timing analysis took 0.140625 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 406.08 MB, end = 404.28 MB, delta = -1.8 MB
	final timing analysis peak virtual memory usage = 497.64 MB
final timing analysis resident set memory usage: begin = 405.828 MB, end = 404.4 MB, delta = -1.428 MB
	final timing analysis peak resident set memory usage = 473.572 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from 'C:/Efinity/2022.2/project/WES207_basic/outflow/WES207_basic.interface.csv'.
Successfully processed interface constraints file "C:/Efinity/2022.2/project/WES207_basic/outflow/WES207_basic.interface.csv".
Finished writing bitstream file C:/Efinity/2022.2/project/WES207_basic/work_pnr\WES207_basic.lbf.
Bitstream generation took 0.555971 seconds.
	Bitstream generation took 0.484375 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 404.28 MB, end = 432.304 MB, delta = 28.024 MB
	Bitstream generation peak virtual memory usage = 497.64 MB
Bitstream generation resident set memory usage: begin = 404.428 MB, end = 432.212 MB, delta = 27.784 MB
	Bitstream generation peak resident set memory usage = 473.572 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 14.7463 seconds.
	The entire flow of EFX_PNR took 9.4375 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 5.436 MB, end = 68 MB, delta = 62.564 MB
	The entire flow of EFX_PNR peak virtual memory usage = 497.64 MB
The entire flow of EFX_PNR resident set memory usage: begin = 11.824 MB, end = 74.544 MB, delta = 62.72 MB
	The entire flow of EFX_PNR peak resident set memory usage = 473.572 MB
