** Name: SimpleTwoStageOpAmp_SimpleOpAmp114_8

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp114_8 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX2 inputVoltageBiasXXnXX2 sourceTransconductance sourceTransconductance nmos4 L=4e-6 W=4e-6
mDiodeTransistorNmos2 ibias ibias outSourceVoltageBiasXXnXX3 outSourceVoltageBiasXXnXX3 nmos4 L=7e-6 W=34e-6
mDiodeTransistorNmos3 outInputVoltageBiasXXnXX1 outInputVoltageBiasXXnXX1 VoltageBiasXXnXX1Yinner VoltageBiasXXnXX1Yinner nmos4 L=8e-6 W=17e-6
mDiodeTransistorNmos4 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=8e-6 W=35e-6
mDiodeTransistorNmos5 outSourceVoltageBiasXXnXX3 outSourceVoltageBiasXXnXX3 sourceNmos sourceNmos nmos4 L=7e-6 W=36e-6
mDiodeTransistorPmos6 inputVoltageBiasXXpXX0 inputVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=9e-6
mDiodeTransistorPmos7 FirstStageYout1 FirstStageYout1 sourcePmos sourcePmos pmos4 L=7e-6 W=15e-6
mNormalTransistorNmos8 inputVoltageBiasXXpXX0 outSourceVoltageBiasXXnXX3 sourceNmos sourceNmos nmos4 L=7e-6 W=11e-6
mNormalTransistorNmos9 out ibias SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=7e-6 W=285e-6
mNormalTransistorNmos10 outFirstStage inputVoltageBiasXXnXX2 FirstStageYsourceGCC2 FirstStageYsourceGCC2 nmos4 L=4e-6 W=7e-6
mNormalTransistorNmos11 sourceTransconductance outInputVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=8e-6 W=35e-6
mNormalTransistorNmos12 FirstStageYout1 inputVoltageBiasXXnXX2 FirstStageYsourceGCC1 FirstStageYsourceGCC1 nmos4 L=4e-6 W=7e-6
mNormalTransistorNmos13 FirstStageYsourceGCC1 in1 sourceTransconductance sourceTransconductance nmos4 L=4e-6 W=7e-6
mNormalTransistorNmos14 FirstStageYsourceGCC2 in2 sourceTransconductance sourceTransconductance nmos4 L=4e-6 W=7e-6
mNormalTransistorNmos15 SecondStageYinnerStageBias outSourceVoltageBiasXXnXX3 sourceNmos sourceNmos nmos4 L=7e-6 W=600e-6
mNormalTransistorNmos16 VoltageBiasXXnXX1Yinner outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=8e-6 W=17e-6
mNormalTransistorPmos17 inputVoltageBiasXXnXX2 inputVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=22e-6
mNormalTransistorPmos18 out outFirstStage sourcePmos sourcePmos pmos4 L=2e-6 W=201e-6
mNormalTransistorPmos19 outFirstStage FirstStageYout1 sourcePmos sourcePmos pmos4 L=7e-6 W=15e-6
mNormalTransistorPmos20 outInputVoltageBiasXXnXX1 inputVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=20e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp114_8

** Expected Performance Values: 
** Gain: 100 dB
** Power consumption: 1.00601 mW
** Area: 8589 (mu_m)^2
** Transit frequency: 3.06801 MHz
** Transit frequency with error factor: 3.06669 MHz
** Slew rate: 6.16361 V/mu_s
** Phase margin: 68.755Â°
** CMRR: 96 dB
** VoutMax: 4.69001 V
** VoutMin: 0.780001 V
** VcmMax: 4.40001 V
** VcmMin: 1.35001 V


** Expected Currents: 
** NormalTransistorNmos: 3.06301 muA
** NormalTransistorPmos: -6.84499 muA
** NormalTransistorPmos: -7.54499 muA
** NormalTransistorNmos: 3.33401 muA
** NormalTransistorNmos: 3.33401 muA
** DiodeTransistorPmos: -3.33499 muA
** NormalTransistorPmos: -3.33499 muA
** NormalTransistorNmos: 14.2111 muA
** DiodeTransistorNmos: 14.2101 muA
** NormalTransistorNmos: 3.33401 muA
** NormalTransistorNmos: 3.33401 muA
** NormalTransistorNmos: 167.11 muA
** NormalTransistorNmos: 167.109 muA
** NormalTransistorPmos: -167.109 muA
** DiodeTransistorNmos: 6.84401 muA
** NormalTransistorNmos: 6.84301 muA
** DiodeTransistorNmos: 7.54401 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorNmos: 9.99801 muA
** DiodeTransistorPmos: -3.06399 muA


** Expected Voltages: 
** ibias: 1.11701  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX2: 2.65001  V
** inputVoltageBiasXXpXX0: 4.12601  V
** out: 2.5  V
** outFirstStage: 4.13001  V
** outInputVoltageBiasXXnXX1: 1.20001  V
** outSourceVoltageBiasXXnXX1: 0.600001  V
** outSourceVoltageBiasXXnXX3: 0.556001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** sourceTransconductance: 1.94501  V
** out1: 4.14001  V
** sourceGCC1: 2.09501  V
** sourceGCC2: 2.09501  V
** innerStageBias: 0.491001  V
** inner: 0.599001  V


.END