Running: E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/ISE/Projects/LC_Lab_5/Test_Branch_isim_beh.exe -prj E:/ISE/Projects/LC_Lab_5/Test_Branch_beh.prj work.Test_Branch work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/ISE/Projects/LC_Lab_5/Decoder_2_to_4.v" into library work
Analyzing Verilog file "E:/ISE/Projects/LC_Lab_5/Test_Branch.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Decoder_2_to_4
Compiling module Test_Branch
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable E:/ISE/Projects/LC_Lab_5/Test_Branch_isim_beh.exe
Fuse Memory Usage: 26784 KB
Fuse CPU Usage: 686 ms
