
STMain.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f5c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08002068  08002068  00012068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020a4  080020a4  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  080020a4  080020a4  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080020a4  080020a4  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020a4  080020a4  000120a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080020a8  080020a8  000120a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080020ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08002114  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08002114  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006ad0  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000014c2  00000000  00000000  00026ba4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006c0  00000000  00000000  00028068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000519  00000000  00000000  00028728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000177e2  00000000  00000000  00028c41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000832a  00000000  00000000  00040423  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00083a21  00000000  00000000  0004874d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000202c  00000000  00000000  000cc170  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000ce19c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08002050 	.word	0x08002050

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08002050 	.word	0x08002050

0800014c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 500);
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	b29a      	uxth	r2, r3
 800015c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000160:	68b9      	ldr	r1, [r7, #8]
 8000162:	4804      	ldr	r0, [pc, #16]	; (8000174 <_write+0x28>)
 8000164:	f001 f950 	bl	8001408 <HAL_UART_Transmit>
	return len;
 8000168:	687b      	ldr	r3, [r7, #4]
}
 800016a:	4618      	mov	r0, r3
 800016c:	3710      	adds	r7, #16
 800016e:	46bd      	mov	sp, r7
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	20000084 	.word	0x20000084

08000178 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800017c:	f000 f9f6 	bl	800056c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000180:	f000 f80e 	bl	80001a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000184:	f000 f878 	bl	8000278 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000188:	f000 f84c 	bl	8000224 <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	printf("Hello world\r\n");
 800018c:	4803      	ldr	r0, [pc, #12]	; (800019c <main+0x24>)
 800018e:	f001 fbd1 	bl	8001934 <puts>
	HAL_Delay(500);
 8000192:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000196:	f000 fa4b 	bl	8000630 <HAL_Delay>
	printf("Hello world\r\n");
 800019a:	e7f7      	b.n	800018c <main+0x14>
 800019c:	08002068 	.word	0x08002068

080001a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b090      	sub	sp, #64	; 0x40
 80001a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001a6:	f107 0318 	add.w	r3, r7, #24
 80001aa:	2228      	movs	r2, #40	; 0x28
 80001ac:	2100      	movs	r1, #0
 80001ae:	4618      	mov	r0, r3
 80001b0:	f001 fca0 	bl	8001af4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001b4:	1d3b      	adds	r3, r7, #4
 80001b6:	2200      	movs	r2, #0
 80001b8:	601a      	str	r2, [r3, #0]
 80001ba:	605a      	str	r2, [r3, #4]
 80001bc:	609a      	str	r2, [r3, #8]
 80001be:	60da      	str	r2, [r3, #12]
 80001c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001c2:	2302      	movs	r3, #2
 80001c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001c6:	2301      	movs	r3, #1
 80001c8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001ca:	2310      	movs	r3, #16
 80001cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001ce:	2302      	movs	r3, #2
 80001d0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001d2:	2300      	movs	r3, #0
 80001d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001d6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80001da:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001dc:	f107 0318 	add.w	r3, r7, #24
 80001e0:	4618      	mov	r0, r3
 80001e2:	f000 fcb1 	bl	8000b48 <HAL_RCC_OscConfig>
 80001e6:	4603      	mov	r3, r0
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	d001      	beq.n	80001f0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80001ec:	f000 f866 	bl	80002bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001f0:	230f      	movs	r3, #15
 80001f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001f4:	2302      	movs	r3, #2
 80001f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001f8:	2300      	movs	r3, #0
 80001fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000200:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000202:	2300      	movs	r3, #0
 8000204:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	2102      	movs	r1, #2
 800020a:	4618      	mov	r0, r3
 800020c:	f000 ff1e 	bl	800104c <HAL_RCC_ClockConfig>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d001      	beq.n	800021a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000216:	f000 f851 	bl	80002bc <Error_Handler>
  }
}
 800021a:	bf00      	nop
 800021c:	3740      	adds	r7, #64	; 0x40
 800021e:	46bd      	mov	sp, r7
 8000220:	bd80      	pop	{r7, pc}
	...

08000224 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000228:	4b11      	ldr	r3, [pc, #68]	; (8000270 <MX_USART2_UART_Init+0x4c>)
 800022a:	4a12      	ldr	r2, [pc, #72]	; (8000274 <MX_USART2_UART_Init+0x50>)
 800022c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800022e:	4b10      	ldr	r3, [pc, #64]	; (8000270 <MX_USART2_UART_Init+0x4c>)
 8000230:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000234:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000236:	4b0e      	ldr	r3, [pc, #56]	; (8000270 <MX_USART2_UART_Init+0x4c>)
 8000238:	2200      	movs	r2, #0
 800023a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800023c:	4b0c      	ldr	r3, [pc, #48]	; (8000270 <MX_USART2_UART_Init+0x4c>)
 800023e:	2200      	movs	r2, #0
 8000240:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000242:	4b0b      	ldr	r3, [pc, #44]	; (8000270 <MX_USART2_UART_Init+0x4c>)
 8000244:	2200      	movs	r2, #0
 8000246:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000248:	4b09      	ldr	r3, [pc, #36]	; (8000270 <MX_USART2_UART_Init+0x4c>)
 800024a:	220c      	movs	r2, #12
 800024c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800024e:	4b08      	ldr	r3, [pc, #32]	; (8000270 <MX_USART2_UART_Init+0x4c>)
 8000250:	2200      	movs	r2, #0
 8000252:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000254:	4b06      	ldr	r3, [pc, #24]	; (8000270 <MX_USART2_UART_Init+0x4c>)
 8000256:	2200      	movs	r2, #0
 8000258:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800025a:	4805      	ldr	r0, [pc, #20]	; (8000270 <MX_USART2_UART_Init+0x4c>)
 800025c:	f001 f884 	bl	8001368 <HAL_UART_Init>
 8000260:	4603      	mov	r3, r0
 8000262:	2b00      	cmp	r3, #0
 8000264:	d001      	beq.n	800026a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000266:	f000 f829 	bl	80002bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800026a:	bf00      	nop
 800026c:	bd80      	pop	{r7, pc}
 800026e:	bf00      	nop
 8000270:	20000084 	.word	0x20000084
 8000274:	40004400 	.word	0x40004400

08000278 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000278:	b480      	push	{r7}
 800027a:	b083      	sub	sp, #12
 800027c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800027e:	4b0e      	ldr	r3, [pc, #56]	; (80002b8 <MX_GPIO_Init+0x40>)
 8000280:	699b      	ldr	r3, [r3, #24]
 8000282:	4a0d      	ldr	r2, [pc, #52]	; (80002b8 <MX_GPIO_Init+0x40>)
 8000284:	f043 0310 	orr.w	r3, r3, #16
 8000288:	6193      	str	r3, [r2, #24]
 800028a:	4b0b      	ldr	r3, [pc, #44]	; (80002b8 <MX_GPIO_Init+0x40>)
 800028c:	699b      	ldr	r3, [r3, #24]
 800028e:	f003 0310 	and.w	r3, r3, #16
 8000292:	607b      	str	r3, [r7, #4]
 8000294:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000296:	4b08      	ldr	r3, [pc, #32]	; (80002b8 <MX_GPIO_Init+0x40>)
 8000298:	699b      	ldr	r3, [r3, #24]
 800029a:	4a07      	ldr	r2, [pc, #28]	; (80002b8 <MX_GPIO_Init+0x40>)
 800029c:	f043 0304 	orr.w	r3, r3, #4
 80002a0:	6193      	str	r3, [r2, #24]
 80002a2:	4b05      	ldr	r3, [pc, #20]	; (80002b8 <MX_GPIO_Init+0x40>)
 80002a4:	699b      	ldr	r3, [r3, #24]
 80002a6:	f003 0304 	and.w	r3, r3, #4
 80002aa:	603b      	str	r3, [r7, #0]
 80002ac:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002ae:	bf00      	nop
 80002b0:	370c      	adds	r7, #12
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bc80      	pop	{r7}
 80002b6:	4770      	bx	lr
 80002b8:	40021000 	.word	0x40021000

080002bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002bc:	b480      	push	{r7}
 80002be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002c0:	b672      	cpsid	i
}
 80002c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002c4:	e7fe      	b.n	80002c4 <Error_Handler+0x8>
	...

080002c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b085      	sub	sp, #20
 80002cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80002ce:	4b15      	ldr	r3, [pc, #84]	; (8000324 <HAL_MspInit+0x5c>)
 80002d0:	699b      	ldr	r3, [r3, #24]
 80002d2:	4a14      	ldr	r2, [pc, #80]	; (8000324 <HAL_MspInit+0x5c>)
 80002d4:	f043 0301 	orr.w	r3, r3, #1
 80002d8:	6193      	str	r3, [r2, #24]
 80002da:	4b12      	ldr	r3, [pc, #72]	; (8000324 <HAL_MspInit+0x5c>)
 80002dc:	699b      	ldr	r3, [r3, #24]
 80002de:	f003 0301 	and.w	r3, r3, #1
 80002e2:	60bb      	str	r3, [r7, #8]
 80002e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002e6:	4b0f      	ldr	r3, [pc, #60]	; (8000324 <HAL_MspInit+0x5c>)
 80002e8:	69db      	ldr	r3, [r3, #28]
 80002ea:	4a0e      	ldr	r2, [pc, #56]	; (8000324 <HAL_MspInit+0x5c>)
 80002ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002f0:	61d3      	str	r3, [r2, #28]
 80002f2:	4b0c      	ldr	r3, [pc, #48]	; (8000324 <HAL_MspInit+0x5c>)
 80002f4:	69db      	ldr	r3, [r3, #28]
 80002f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002fa:	607b      	str	r3, [r7, #4]
 80002fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80002fe:	4b0a      	ldr	r3, [pc, #40]	; (8000328 <HAL_MspInit+0x60>)
 8000300:	685b      	ldr	r3, [r3, #4]
 8000302:	60fb      	str	r3, [r7, #12]
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800030a:	60fb      	str	r3, [r7, #12]
 800030c:	68fb      	ldr	r3, [r7, #12]
 800030e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000312:	60fb      	str	r3, [r7, #12]
 8000314:	4a04      	ldr	r2, [pc, #16]	; (8000328 <HAL_MspInit+0x60>)
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800031a:	bf00      	nop
 800031c:	3714      	adds	r7, #20
 800031e:	46bd      	mov	sp, r7
 8000320:	bc80      	pop	{r7}
 8000322:	4770      	bx	lr
 8000324:	40021000 	.word	0x40021000
 8000328:	40010000 	.word	0x40010000

0800032c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b088      	sub	sp, #32
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000334:	f107 0310 	add.w	r3, r7, #16
 8000338:	2200      	movs	r2, #0
 800033a:	601a      	str	r2, [r3, #0]
 800033c:	605a      	str	r2, [r3, #4]
 800033e:	609a      	str	r2, [r3, #8]
 8000340:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	4a1b      	ldr	r2, [pc, #108]	; (80003b4 <HAL_UART_MspInit+0x88>)
 8000348:	4293      	cmp	r3, r2
 800034a:	d12f      	bne.n	80003ac <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800034c:	4b1a      	ldr	r3, [pc, #104]	; (80003b8 <HAL_UART_MspInit+0x8c>)
 800034e:	69db      	ldr	r3, [r3, #28]
 8000350:	4a19      	ldr	r2, [pc, #100]	; (80003b8 <HAL_UART_MspInit+0x8c>)
 8000352:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000356:	61d3      	str	r3, [r2, #28]
 8000358:	4b17      	ldr	r3, [pc, #92]	; (80003b8 <HAL_UART_MspInit+0x8c>)
 800035a:	69db      	ldr	r3, [r3, #28]
 800035c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000360:	60fb      	str	r3, [r7, #12]
 8000362:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000364:	4b14      	ldr	r3, [pc, #80]	; (80003b8 <HAL_UART_MspInit+0x8c>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	4a13      	ldr	r2, [pc, #76]	; (80003b8 <HAL_UART_MspInit+0x8c>)
 800036a:	f043 0304 	orr.w	r3, r3, #4
 800036e:	6193      	str	r3, [r2, #24]
 8000370:	4b11      	ldr	r3, [pc, #68]	; (80003b8 <HAL_UART_MspInit+0x8c>)
 8000372:	699b      	ldr	r3, [r3, #24]
 8000374:	f003 0304 	and.w	r3, r3, #4
 8000378:	60bb      	str	r3, [r7, #8]
 800037a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800037c:	2304      	movs	r3, #4
 800037e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000380:	2302      	movs	r3, #2
 8000382:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000384:	2303      	movs	r3, #3
 8000386:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000388:	f107 0310 	add.w	r3, r7, #16
 800038c:	4619      	mov	r1, r3
 800038e:	480b      	ldr	r0, [pc, #44]	; (80003bc <HAL_UART_MspInit+0x90>)
 8000390:	f000 fa56 	bl	8000840 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000394:	2308      	movs	r3, #8
 8000396:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000398:	2300      	movs	r3, #0
 800039a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800039c:	2300      	movs	r3, #0
 800039e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003a0:	f107 0310 	add.w	r3, r7, #16
 80003a4:	4619      	mov	r1, r3
 80003a6:	4805      	ldr	r0, [pc, #20]	; (80003bc <HAL_UART_MspInit+0x90>)
 80003a8:	f000 fa4a 	bl	8000840 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80003ac:	bf00      	nop
 80003ae:	3720      	adds	r7, #32
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	40004400 	.word	0x40004400
 80003b8:	40021000 	.word	0x40021000
 80003bc:	40010800 	.word	0x40010800

080003c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003c4:	e7fe      	b.n	80003c4 <NMI_Handler+0x4>

080003c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003c6:	b480      	push	{r7}
 80003c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ca:	e7fe      	b.n	80003ca <HardFault_Handler+0x4>

080003cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003d0:	e7fe      	b.n	80003d0 <MemManage_Handler+0x4>

080003d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003d2:	b480      	push	{r7}
 80003d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003d6:	e7fe      	b.n	80003d6 <BusFault_Handler+0x4>

080003d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003dc:	e7fe      	b.n	80003dc <UsageFault_Handler+0x4>

080003de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003de:	b480      	push	{r7}
 80003e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003e2:	bf00      	nop
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bc80      	pop	{r7}
 80003e8:	4770      	bx	lr

080003ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003ea:	b480      	push	{r7}
 80003ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003ee:	bf00      	nop
 80003f0:	46bd      	mov	sp, r7
 80003f2:	bc80      	pop	{r7}
 80003f4:	4770      	bx	lr

080003f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003f6:	b480      	push	{r7}
 80003f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003fa:	bf00      	nop
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bc80      	pop	{r7}
 8000400:	4770      	bx	lr

08000402 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000402:	b580      	push	{r7, lr}
 8000404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000406:	f000 f8f7 	bl	80005f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800040a:	bf00      	nop
 800040c:	bd80      	pop	{r7, pc}

0800040e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800040e:	b580      	push	{r7, lr}
 8000410:	b086      	sub	sp, #24
 8000412:	af00      	add	r7, sp, #0
 8000414:	60f8      	str	r0, [r7, #12]
 8000416:	60b9      	str	r1, [r7, #8]
 8000418:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800041a:	2300      	movs	r3, #0
 800041c:	617b      	str	r3, [r7, #20]
 800041e:	e00a      	b.n	8000436 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000420:	f3af 8000 	nop.w
 8000424:	4601      	mov	r1, r0
 8000426:	68bb      	ldr	r3, [r7, #8]
 8000428:	1c5a      	adds	r2, r3, #1
 800042a:	60ba      	str	r2, [r7, #8]
 800042c:	b2ca      	uxtb	r2, r1
 800042e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000430:	697b      	ldr	r3, [r7, #20]
 8000432:	3301      	adds	r3, #1
 8000434:	617b      	str	r3, [r7, #20]
 8000436:	697a      	ldr	r2, [r7, #20]
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	429a      	cmp	r2, r3
 800043c:	dbf0      	blt.n	8000420 <_read+0x12>
  }

  return len;
 800043e:	687b      	ldr	r3, [r7, #4]
}
 8000440:	4618      	mov	r0, r3
 8000442:	3718      	adds	r7, #24
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}

08000448 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000448:	b480      	push	{r7}
 800044a:	b083      	sub	sp, #12
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000450:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000454:	4618      	mov	r0, r3
 8000456:	370c      	adds	r7, #12
 8000458:	46bd      	mov	sp, r7
 800045a:	bc80      	pop	{r7}
 800045c:	4770      	bx	lr

0800045e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800045e:	b480      	push	{r7}
 8000460:	b083      	sub	sp, #12
 8000462:	af00      	add	r7, sp, #0
 8000464:	6078      	str	r0, [r7, #4]
 8000466:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800046e:	605a      	str	r2, [r3, #4]
  return 0;
 8000470:	2300      	movs	r3, #0
}
 8000472:	4618      	mov	r0, r3
 8000474:	370c      	adds	r7, #12
 8000476:	46bd      	mov	sp, r7
 8000478:	bc80      	pop	{r7}
 800047a:	4770      	bx	lr

0800047c <_isatty>:

int _isatty(int file)
{
 800047c:	b480      	push	{r7}
 800047e:	b083      	sub	sp, #12
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000484:	2301      	movs	r3, #1
}
 8000486:	4618      	mov	r0, r3
 8000488:	370c      	adds	r7, #12
 800048a:	46bd      	mov	sp, r7
 800048c:	bc80      	pop	{r7}
 800048e:	4770      	bx	lr

08000490 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000490:	b480      	push	{r7}
 8000492:	b085      	sub	sp, #20
 8000494:	af00      	add	r7, sp, #0
 8000496:	60f8      	str	r0, [r7, #12]
 8000498:	60b9      	str	r1, [r7, #8]
 800049a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800049c:	2300      	movs	r3, #0
}
 800049e:	4618      	mov	r0, r3
 80004a0:	3714      	adds	r7, #20
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bc80      	pop	{r7}
 80004a6:	4770      	bx	lr

080004a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b086      	sub	sp, #24
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80004b0:	4a14      	ldr	r2, [pc, #80]	; (8000504 <_sbrk+0x5c>)
 80004b2:	4b15      	ldr	r3, [pc, #84]	; (8000508 <_sbrk+0x60>)
 80004b4:	1ad3      	subs	r3, r2, r3
 80004b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80004b8:	697b      	ldr	r3, [r7, #20]
 80004ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80004bc:	4b13      	ldr	r3, [pc, #76]	; (800050c <_sbrk+0x64>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d102      	bne.n	80004ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80004c4:	4b11      	ldr	r3, [pc, #68]	; (800050c <_sbrk+0x64>)
 80004c6:	4a12      	ldr	r2, [pc, #72]	; (8000510 <_sbrk+0x68>)
 80004c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80004ca:	4b10      	ldr	r3, [pc, #64]	; (800050c <_sbrk+0x64>)
 80004cc:	681a      	ldr	r2, [r3, #0]
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	4413      	add	r3, r2
 80004d2:	693a      	ldr	r2, [r7, #16]
 80004d4:	429a      	cmp	r2, r3
 80004d6:	d207      	bcs.n	80004e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80004d8:	f001 fb5a 	bl	8001b90 <__errno>
 80004dc:	4603      	mov	r3, r0
 80004de:	220c      	movs	r2, #12
 80004e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80004e2:	f04f 33ff 	mov.w	r3, #4294967295
 80004e6:	e009      	b.n	80004fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80004e8:	4b08      	ldr	r3, [pc, #32]	; (800050c <_sbrk+0x64>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80004ee:	4b07      	ldr	r3, [pc, #28]	; (800050c <_sbrk+0x64>)
 80004f0:	681a      	ldr	r2, [r3, #0]
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	4413      	add	r3, r2
 80004f6:	4a05      	ldr	r2, [pc, #20]	; (800050c <_sbrk+0x64>)
 80004f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80004fa:	68fb      	ldr	r3, [r7, #12]
}
 80004fc:	4618      	mov	r0, r3
 80004fe:	3718      	adds	r7, #24
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	20005000 	.word	0x20005000
 8000508:	00000400 	.word	0x00000400
 800050c:	200000cc 	.word	0x200000cc
 8000510:	20000220 	.word	0x20000220

08000514 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000518:	bf00      	nop
 800051a:	46bd      	mov	sp, r7
 800051c:	bc80      	pop	{r7}
 800051e:	4770      	bx	lr

08000520 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000520:	f7ff fff8 	bl	8000514 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000524:	480b      	ldr	r0, [pc, #44]	; (8000554 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000526:	490c      	ldr	r1, [pc, #48]	; (8000558 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000528:	4a0c      	ldr	r2, [pc, #48]	; (800055c <LoopFillZerobss+0x16>)
  movs r3, #0
 800052a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800052c:	e002      	b.n	8000534 <LoopCopyDataInit>

0800052e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800052e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000530:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000532:	3304      	adds	r3, #4

08000534 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000534:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000536:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000538:	d3f9      	bcc.n	800052e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800053a:	4a09      	ldr	r2, [pc, #36]	; (8000560 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800053c:	4c09      	ldr	r4, [pc, #36]	; (8000564 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800053e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000540:	e001      	b.n	8000546 <LoopFillZerobss>

08000542 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000542:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000544:	3204      	adds	r2, #4

08000546 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000546:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000548:	d3fb      	bcc.n	8000542 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800054a:	f001 fb27 	bl	8001b9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800054e:	f7ff fe13 	bl	8000178 <main>
  bx lr
 8000552:	4770      	bx	lr
  ldr r0, =_sdata
 8000554:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000558:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800055c:	080020ac 	.word	0x080020ac
  ldr r2, =_sbss
 8000560:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000564:	20000220 	.word	0x20000220

08000568 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000568:	e7fe      	b.n	8000568 <ADC1_2_IRQHandler>
	...

0800056c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <HAL_Init+0x28>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a07      	ldr	r2, [pc, #28]	; (8000594 <HAL_Init+0x28>)
 8000576:	f043 0310 	orr.w	r3, r3, #16
 800057a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800057c:	2003      	movs	r0, #3
 800057e:	f000 f92b 	bl	80007d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000582:	200f      	movs	r0, #15
 8000584:	f000 f808 	bl	8000598 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000588:	f7ff fe9e 	bl	80002c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800058c:	2300      	movs	r3, #0
}
 800058e:	4618      	mov	r0, r3
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	40022000 	.word	0x40022000

08000598 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a0:	4b12      	ldr	r3, [pc, #72]	; (80005ec <HAL_InitTick+0x54>)
 80005a2:	681a      	ldr	r2, [r3, #0]
 80005a4:	4b12      	ldr	r3, [pc, #72]	; (80005f0 <HAL_InitTick+0x58>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	4619      	mov	r1, r3
 80005aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80005b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005b6:	4618      	mov	r0, r3
 80005b8:	f000 f935 	bl	8000826 <HAL_SYSTICK_Config>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005c2:	2301      	movs	r3, #1
 80005c4:	e00e      	b.n	80005e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	2b0f      	cmp	r3, #15
 80005ca:	d80a      	bhi.n	80005e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005cc:	2200      	movs	r2, #0
 80005ce:	6879      	ldr	r1, [r7, #4]
 80005d0:	f04f 30ff 	mov.w	r0, #4294967295
 80005d4:	f000 f90b 	bl	80007ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005d8:	4a06      	ldr	r2, [pc, #24]	; (80005f4 <HAL_InitTick+0x5c>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005de:	2300      	movs	r3, #0
 80005e0:	e000      	b.n	80005e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005e2:	2301      	movs	r3, #1
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000000 	.word	0x20000000
 80005f0:	20000008 	.word	0x20000008
 80005f4:	20000004 	.word	0x20000004

080005f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005fc:	4b05      	ldr	r3, [pc, #20]	; (8000614 <HAL_IncTick+0x1c>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	461a      	mov	r2, r3
 8000602:	4b05      	ldr	r3, [pc, #20]	; (8000618 <HAL_IncTick+0x20>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4413      	add	r3, r2
 8000608:	4a03      	ldr	r2, [pc, #12]	; (8000618 <HAL_IncTick+0x20>)
 800060a:	6013      	str	r3, [r2, #0]
}
 800060c:	bf00      	nop
 800060e:	46bd      	mov	sp, r7
 8000610:	bc80      	pop	{r7}
 8000612:	4770      	bx	lr
 8000614:	20000008 	.word	0x20000008
 8000618:	200000d0 	.word	0x200000d0

0800061c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  return uwTick;
 8000620:	4b02      	ldr	r3, [pc, #8]	; (800062c <HAL_GetTick+0x10>)
 8000622:	681b      	ldr	r3, [r3, #0]
}
 8000624:	4618      	mov	r0, r3
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr
 800062c:	200000d0 	.word	0x200000d0

08000630 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000638:	f7ff fff0 	bl	800061c <HAL_GetTick>
 800063c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000648:	d005      	beq.n	8000656 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800064a:	4b0a      	ldr	r3, [pc, #40]	; (8000674 <HAL_Delay+0x44>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	461a      	mov	r2, r3
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	4413      	add	r3, r2
 8000654:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000656:	bf00      	nop
 8000658:	f7ff ffe0 	bl	800061c <HAL_GetTick>
 800065c:	4602      	mov	r2, r0
 800065e:	68bb      	ldr	r3, [r7, #8]
 8000660:	1ad3      	subs	r3, r2, r3
 8000662:	68fa      	ldr	r2, [r7, #12]
 8000664:	429a      	cmp	r2, r3
 8000666:	d8f7      	bhi.n	8000658 <HAL_Delay+0x28>
  {
  }
}
 8000668:	bf00      	nop
 800066a:	bf00      	nop
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000008 	.word	0x20000008

08000678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000678:	b480      	push	{r7}
 800067a:	b085      	sub	sp, #20
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	f003 0307 	and.w	r3, r3, #7
 8000686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000688:	4b0c      	ldr	r3, [pc, #48]	; (80006bc <__NVIC_SetPriorityGrouping+0x44>)
 800068a:	68db      	ldr	r3, [r3, #12]
 800068c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800068e:	68ba      	ldr	r2, [r7, #8]
 8000690:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000694:	4013      	ands	r3, r2
 8000696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800069c:	68bb      	ldr	r3, [r7, #8]
 800069e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006aa:	4a04      	ldr	r2, [pc, #16]	; (80006bc <__NVIC_SetPriorityGrouping+0x44>)
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	60d3      	str	r3, [r2, #12]
}
 80006b0:	bf00      	nop
 80006b2:	3714      	adds	r7, #20
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bc80      	pop	{r7}
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	e000ed00 	.word	0xe000ed00

080006c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006c4:	4b04      	ldr	r3, [pc, #16]	; (80006d8 <__NVIC_GetPriorityGrouping+0x18>)
 80006c6:	68db      	ldr	r3, [r3, #12]
 80006c8:	0a1b      	lsrs	r3, r3, #8
 80006ca:	f003 0307 	and.w	r3, r3, #7
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bc80      	pop	{r7}
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	e000ed00 	.word	0xe000ed00

080006dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	6039      	str	r1, [r7, #0]
 80006e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	db0a      	blt.n	8000706 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	b2da      	uxtb	r2, r3
 80006f4:	490c      	ldr	r1, [pc, #48]	; (8000728 <__NVIC_SetPriority+0x4c>)
 80006f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fa:	0112      	lsls	r2, r2, #4
 80006fc:	b2d2      	uxtb	r2, r2
 80006fe:	440b      	add	r3, r1
 8000700:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000704:	e00a      	b.n	800071c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000706:	683b      	ldr	r3, [r7, #0]
 8000708:	b2da      	uxtb	r2, r3
 800070a:	4908      	ldr	r1, [pc, #32]	; (800072c <__NVIC_SetPriority+0x50>)
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	f003 030f 	and.w	r3, r3, #15
 8000712:	3b04      	subs	r3, #4
 8000714:	0112      	lsls	r2, r2, #4
 8000716:	b2d2      	uxtb	r2, r2
 8000718:	440b      	add	r3, r1
 800071a:	761a      	strb	r2, [r3, #24]
}
 800071c:	bf00      	nop
 800071e:	370c      	adds	r7, #12
 8000720:	46bd      	mov	sp, r7
 8000722:	bc80      	pop	{r7}
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	e000e100 	.word	0xe000e100
 800072c:	e000ed00 	.word	0xe000ed00

08000730 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000730:	b480      	push	{r7}
 8000732:	b089      	sub	sp, #36	; 0x24
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	f003 0307 	and.w	r3, r3, #7
 8000742:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000744:	69fb      	ldr	r3, [r7, #28]
 8000746:	f1c3 0307 	rsb	r3, r3, #7
 800074a:	2b04      	cmp	r3, #4
 800074c:	bf28      	it	cs
 800074e:	2304      	movcs	r3, #4
 8000750:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	3304      	adds	r3, #4
 8000756:	2b06      	cmp	r3, #6
 8000758:	d902      	bls.n	8000760 <NVIC_EncodePriority+0x30>
 800075a:	69fb      	ldr	r3, [r7, #28]
 800075c:	3b03      	subs	r3, #3
 800075e:	e000      	b.n	8000762 <NVIC_EncodePriority+0x32>
 8000760:	2300      	movs	r3, #0
 8000762:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000764:	f04f 32ff 	mov.w	r2, #4294967295
 8000768:	69bb      	ldr	r3, [r7, #24]
 800076a:	fa02 f303 	lsl.w	r3, r2, r3
 800076e:	43da      	mvns	r2, r3
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	401a      	ands	r2, r3
 8000774:	697b      	ldr	r3, [r7, #20]
 8000776:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000778:	f04f 31ff 	mov.w	r1, #4294967295
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	fa01 f303 	lsl.w	r3, r1, r3
 8000782:	43d9      	mvns	r1, r3
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000788:	4313      	orrs	r3, r2
         );
}
 800078a:	4618      	mov	r0, r3
 800078c:	3724      	adds	r7, #36	; 0x24
 800078e:	46bd      	mov	sp, r7
 8000790:	bc80      	pop	{r7}
 8000792:	4770      	bx	lr

08000794 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	3b01      	subs	r3, #1
 80007a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007a4:	d301      	bcc.n	80007aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007a6:	2301      	movs	r3, #1
 80007a8:	e00f      	b.n	80007ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007aa:	4a0a      	ldr	r2, [pc, #40]	; (80007d4 <SysTick_Config+0x40>)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	3b01      	subs	r3, #1
 80007b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007b2:	210f      	movs	r1, #15
 80007b4:	f04f 30ff 	mov.w	r0, #4294967295
 80007b8:	f7ff ff90 	bl	80006dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007bc:	4b05      	ldr	r3, [pc, #20]	; (80007d4 <SysTick_Config+0x40>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007c2:	4b04      	ldr	r3, [pc, #16]	; (80007d4 <SysTick_Config+0x40>)
 80007c4:	2207      	movs	r2, #7
 80007c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007c8:	2300      	movs	r3, #0
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	e000e010 	.word	0xe000e010

080007d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f7ff ff49 	bl	8000678 <__NVIC_SetPriorityGrouping>
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}

080007ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007ee:	b580      	push	{r7, lr}
 80007f0:	b086      	sub	sp, #24
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	4603      	mov	r3, r0
 80007f6:	60b9      	str	r1, [r7, #8]
 80007f8:	607a      	str	r2, [r7, #4]
 80007fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007fc:	2300      	movs	r3, #0
 80007fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000800:	f7ff ff5e 	bl	80006c0 <__NVIC_GetPriorityGrouping>
 8000804:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000806:	687a      	ldr	r2, [r7, #4]
 8000808:	68b9      	ldr	r1, [r7, #8]
 800080a:	6978      	ldr	r0, [r7, #20]
 800080c:	f7ff ff90 	bl	8000730 <NVIC_EncodePriority>
 8000810:	4602      	mov	r2, r0
 8000812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000816:	4611      	mov	r1, r2
 8000818:	4618      	mov	r0, r3
 800081a:	f7ff ff5f 	bl	80006dc <__NVIC_SetPriority>
}
 800081e:	bf00      	nop
 8000820:	3718      	adds	r7, #24
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}

08000826 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000826:	b580      	push	{r7, lr}
 8000828:	b082      	sub	sp, #8
 800082a:	af00      	add	r7, sp, #0
 800082c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f7ff ffb0 	bl	8000794 <SysTick_Config>
 8000834:	4603      	mov	r3, r0
}
 8000836:	4618      	mov	r0, r3
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
	...

08000840 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000840:	b480      	push	{r7}
 8000842:	b08b      	sub	sp, #44	; 0x2c
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800084a:	2300      	movs	r3, #0
 800084c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800084e:	2300      	movs	r3, #0
 8000850:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000852:	e169      	b.n	8000b28 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000854:	2201      	movs	r2, #1
 8000856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000858:	fa02 f303 	lsl.w	r3, r2, r3
 800085c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	69fa      	ldr	r2, [r7, #28]
 8000864:	4013      	ands	r3, r2
 8000866:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000868:	69ba      	ldr	r2, [r7, #24]
 800086a:	69fb      	ldr	r3, [r7, #28]
 800086c:	429a      	cmp	r2, r3
 800086e:	f040 8158 	bne.w	8000b22 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	4a9a      	ldr	r2, [pc, #616]	; (8000ae0 <HAL_GPIO_Init+0x2a0>)
 8000878:	4293      	cmp	r3, r2
 800087a:	d05e      	beq.n	800093a <HAL_GPIO_Init+0xfa>
 800087c:	4a98      	ldr	r2, [pc, #608]	; (8000ae0 <HAL_GPIO_Init+0x2a0>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d875      	bhi.n	800096e <HAL_GPIO_Init+0x12e>
 8000882:	4a98      	ldr	r2, [pc, #608]	; (8000ae4 <HAL_GPIO_Init+0x2a4>)
 8000884:	4293      	cmp	r3, r2
 8000886:	d058      	beq.n	800093a <HAL_GPIO_Init+0xfa>
 8000888:	4a96      	ldr	r2, [pc, #600]	; (8000ae4 <HAL_GPIO_Init+0x2a4>)
 800088a:	4293      	cmp	r3, r2
 800088c:	d86f      	bhi.n	800096e <HAL_GPIO_Init+0x12e>
 800088e:	4a96      	ldr	r2, [pc, #600]	; (8000ae8 <HAL_GPIO_Init+0x2a8>)
 8000890:	4293      	cmp	r3, r2
 8000892:	d052      	beq.n	800093a <HAL_GPIO_Init+0xfa>
 8000894:	4a94      	ldr	r2, [pc, #592]	; (8000ae8 <HAL_GPIO_Init+0x2a8>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d869      	bhi.n	800096e <HAL_GPIO_Init+0x12e>
 800089a:	4a94      	ldr	r2, [pc, #592]	; (8000aec <HAL_GPIO_Init+0x2ac>)
 800089c:	4293      	cmp	r3, r2
 800089e:	d04c      	beq.n	800093a <HAL_GPIO_Init+0xfa>
 80008a0:	4a92      	ldr	r2, [pc, #584]	; (8000aec <HAL_GPIO_Init+0x2ac>)
 80008a2:	4293      	cmp	r3, r2
 80008a4:	d863      	bhi.n	800096e <HAL_GPIO_Init+0x12e>
 80008a6:	4a92      	ldr	r2, [pc, #584]	; (8000af0 <HAL_GPIO_Init+0x2b0>)
 80008a8:	4293      	cmp	r3, r2
 80008aa:	d046      	beq.n	800093a <HAL_GPIO_Init+0xfa>
 80008ac:	4a90      	ldr	r2, [pc, #576]	; (8000af0 <HAL_GPIO_Init+0x2b0>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d85d      	bhi.n	800096e <HAL_GPIO_Init+0x12e>
 80008b2:	2b12      	cmp	r3, #18
 80008b4:	d82a      	bhi.n	800090c <HAL_GPIO_Init+0xcc>
 80008b6:	2b12      	cmp	r3, #18
 80008b8:	d859      	bhi.n	800096e <HAL_GPIO_Init+0x12e>
 80008ba:	a201      	add	r2, pc, #4	; (adr r2, 80008c0 <HAL_GPIO_Init+0x80>)
 80008bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008c0:	0800093b 	.word	0x0800093b
 80008c4:	08000915 	.word	0x08000915
 80008c8:	08000927 	.word	0x08000927
 80008cc:	08000969 	.word	0x08000969
 80008d0:	0800096f 	.word	0x0800096f
 80008d4:	0800096f 	.word	0x0800096f
 80008d8:	0800096f 	.word	0x0800096f
 80008dc:	0800096f 	.word	0x0800096f
 80008e0:	0800096f 	.word	0x0800096f
 80008e4:	0800096f 	.word	0x0800096f
 80008e8:	0800096f 	.word	0x0800096f
 80008ec:	0800096f 	.word	0x0800096f
 80008f0:	0800096f 	.word	0x0800096f
 80008f4:	0800096f 	.word	0x0800096f
 80008f8:	0800096f 	.word	0x0800096f
 80008fc:	0800096f 	.word	0x0800096f
 8000900:	0800096f 	.word	0x0800096f
 8000904:	0800091d 	.word	0x0800091d
 8000908:	08000931 	.word	0x08000931
 800090c:	4a79      	ldr	r2, [pc, #484]	; (8000af4 <HAL_GPIO_Init+0x2b4>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d013      	beq.n	800093a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000912:	e02c      	b.n	800096e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	623b      	str	r3, [r7, #32]
          break;
 800091a:	e029      	b.n	8000970 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	68db      	ldr	r3, [r3, #12]
 8000920:	3304      	adds	r3, #4
 8000922:	623b      	str	r3, [r7, #32]
          break;
 8000924:	e024      	b.n	8000970 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	68db      	ldr	r3, [r3, #12]
 800092a:	3308      	adds	r3, #8
 800092c:	623b      	str	r3, [r7, #32]
          break;
 800092e:	e01f      	b.n	8000970 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	68db      	ldr	r3, [r3, #12]
 8000934:	330c      	adds	r3, #12
 8000936:	623b      	str	r3, [r7, #32]
          break;
 8000938:	e01a      	b.n	8000970 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	689b      	ldr	r3, [r3, #8]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d102      	bne.n	8000948 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000942:	2304      	movs	r3, #4
 8000944:	623b      	str	r3, [r7, #32]
          break;
 8000946:	e013      	b.n	8000970 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	689b      	ldr	r3, [r3, #8]
 800094c:	2b01      	cmp	r3, #1
 800094e:	d105      	bne.n	800095c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000950:	2308      	movs	r3, #8
 8000952:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	69fa      	ldr	r2, [r7, #28]
 8000958:	611a      	str	r2, [r3, #16]
          break;
 800095a:	e009      	b.n	8000970 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800095c:	2308      	movs	r3, #8
 800095e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	69fa      	ldr	r2, [r7, #28]
 8000964:	615a      	str	r2, [r3, #20]
          break;
 8000966:	e003      	b.n	8000970 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000968:	2300      	movs	r3, #0
 800096a:	623b      	str	r3, [r7, #32]
          break;
 800096c:	e000      	b.n	8000970 <HAL_GPIO_Init+0x130>
          break;
 800096e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000970:	69bb      	ldr	r3, [r7, #24]
 8000972:	2bff      	cmp	r3, #255	; 0xff
 8000974:	d801      	bhi.n	800097a <HAL_GPIO_Init+0x13a>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	e001      	b.n	800097e <HAL_GPIO_Init+0x13e>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	3304      	adds	r3, #4
 800097e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000980:	69bb      	ldr	r3, [r7, #24]
 8000982:	2bff      	cmp	r3, #255	; 0xff
 8000984:	d802      	bhi.n	800098c <HAL_GPIO_Init+0x14c>
 8000986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	e002      	b.n	8000992 <HAL_GPIO_Init+0x152>
 800098c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800098e:	3b08      	subs	r3, #8
 8000990:	009b      	lsls	r3, r3, #2
 8000992:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	210f      	movs	r1, #15
 800099a:	693b      	ldr	r3, [r7, #16]
 800099c:	fa01 f303 	lsl.w	r3, r1, r3
 80009a0:	43db      	mvns	r3, r3
 80009a2:	401a      	ands	r2, r3
 80009a4:	6a39      	ldr	r1, [r7, #32]
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	fa01 f303 	lsl.w	r3, r1, r3
 80009ac:	431a      	orrs	r2, r3
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	f000 80b1 	beq.w	8000b22 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009c0:	4b4d      	ldr	r3, [pc, #308]	; (8000af8 <HAL_GPIO_Init+0x2b8>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	4a4c      	ldr	r2, [pc, #304]	; (8000af8 <HAL_GPIO_Init+0x2b8>)
 80009c6:	f043 0301 	orr.w	r3, r3, #1
 80009ca:	6193      	str	r3, [r2, #24]
 80009cc:	4b4a      	ldr	r3, [pc, #296]	; (8000af8 <HAL_GPIO_Init+0x2b8>)
 80009ce:	699b      	ldr	r3, [r3, #24]
 80009d0:	f003 0301 	and.w	r3, r3, #1
 80009d4:	60bb      	str	r3, [r7, #8]
 80009d6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009d8:	4a48      	ldr	r2, [pc, #288]	; (8000afc <HAL_GPIO_Init+0x2bc>)
 80009da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009dc:	089b      	lsrs	r3, r3, #2
 80009de:	3302      	adds	r3, #2
 80009e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009e4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80009e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e8:	f003 0303 	and.w	r3, r3, #3
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	220f      	movs	r2, #15
 80009f0:	fa02 f303 	lsl.w	r3, r2, r3
 80009f4:	43db      	mvns	r3, r3
 80009f6:	68fa      	ldr	r2, [r7, #12]
 80009f8:	4013      	ands	r3, r2
 80009fa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	4a40      	ldr	r2, [pc, #256]	; (8000b00 <HAL_GPIO_Init+0x2c0>)
 8000a00:	4293      	cmp	r3, r2
 8000a02:	d013      	beq.n	8000a2c <HAL_GPIO_Init+0x1ec>
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	4a3f      	ldr	r2, [pc, #252]	; (8000b04 <HAL_GPIO_Init+0x2c4>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d00d      	beq.n	8000a28 <HAL_GPIO_Init+0x1e8>
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	4a3e      	ldr	r2, [pc, #248]	; (8000b08 <HAL_GPIO_Init+0x2c8>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d007      	beq.n	8000a24 <HAL_GPIO_Init+0x1e4>
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	4a3d      	ldr	r2, [pc, #244]	; (8000b0c <HAL_GPIO_Init+0x2cc>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d101      	bne.n	8000a20 <HAL_GPIO_Init+0x1e0>
 8000a1c:	2303      	movs	r3, #3
 8000a1e:	e006      	b.n	8000a2e <HAL_GPIO_Init+0x1ee>
 8000a20:	2304      	movs	r3, #4
 8000a22:	e004      	b.n	8000a2e <HAL_GPIO_Init+0x1ee>
 8000a24:	2302      	movs	r3, #2
 8000a26:	e002      	b.n	8000a2e <HAL_GPIO_Init+0x1ee>
 8000a28:	2301      	movs	r3, #1
 8000a2a:	e000      	b.n	8000a2e <HAL_GPIO_Init+0x1ee>
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a30:	f002 0203 	and.w	r2, r2, #3
 8000a34:	0092      	lsls	r2, r2, #2
 8000a36:	4093      	lsls	r3, r2
 8000a38:	68fa      	ldr	r2, [r7, #12]
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a3e:	492f      	ldr	r1, [pc, #188]	; (8000afc <HAL_GPIO_Init+0x2bc>)
 8000a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a42:	089b      	lsrs	r3, r3, #2
 8000a44:	3302      	adds	r3, #2
 8000a46:	68fa      	ldr	r2, [r7, #12]
 8000a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d006      	beq.n	8000a66 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a58:	4b2d      	ldr	r3, [pc, #180]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000a5a:	689a      	ldr	r2, [r3, #8]
 8000a5c:	492c      	ldr	r1, [pc, #176]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000a5e:	69bb      	ldr	r3, [r7, #24]
 8000a60:	4313      	orrs	r3, r2
 8000a62:	608b      	str	r3, [r1, #8]
 8000a64:	e006      	b.n	8000a74 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a66:	4b2a      	ldr	r3, [pc, #168]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000a68:	689a      	ldr	r2, [r3, #8]
 8000a6a:	69bb      	ldr	r3, [r7, #24]
 8000a6c:	43db      	mvns	r3, r3
 8000a6e:	4928      	ldr	r1, [pc, #160]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000a70:	4013      	ands	r3, r2
 8000a72:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d006      	beq.n	8000a8e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a80:	4b23      	ldr	r3, [pc, #140]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000a82:	68da      	ldr	r2, [r3, #12]
 8000a84:	4922      	ldr	r1, [pc, #136]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000a86:	69bb      	ldr	r3, [r7, #24]
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	60cb      	str	r3, [r1, #12]
 8000a8c:	e006      	b.n	8000a9c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a8e:	4b20      	ldr	r3, [pc, #128]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000a90:	68da      	ldr	r2, [r3, #12]
 8000a92:	69bb      	ldr	r3, [r7, #24]
 8000a94:	43db      	mvns	r3, r3
 8000a96:	491e      	ldr	r1, [pc, #120]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000a98:	4013      	ands	r3, r2
 8000a9a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d006      	beq.n	8000ab6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000aa8:	4b19      	ldr	r3, [pc, #100]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000aaa:	685a      	ldr	r2, [r3, #4]
 8000aac:	4918      	ldr	r1, [pc, #96]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000aae:	69bb      	ldr	r3, [r7, #24]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	604b      	str	r3, [r1, #4]
 8000ab4:	e006      	b.n	8000ac4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ab6:	4b16      	ldr	r3, [pc, #88]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000ab8:	685a      	ldr	r2, [r3, #4]
 8000aba:	69bb      	ldr	r3, [r7, #24]
 8000abc:	43db      	mvns	r3, r3
 8000abe:	4914      	ldr	r1, [pc, #80]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d021      	beq.n	8000b14 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ad0:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	490e      	ldr	r1, [pc, #56]	; (8000b10 <HAL_GPIO_Init+0x2d0>)
 8000ad6:	69bb      	ldr	r3, [r7, #24]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	600b      	str	r3, [r1, #0]
 8000adc:	e021      	b.n	8000b22 <HAL_GPIO_Init+0x2e2>
 8000ade:	bf00      	nop
 8000ae0:	10320000 	.word	0x10320000
 8000ae4:	10310000 	.word	0x10310000
 8000ae8:	10220000 	.word	0x10220000
 8000aec:	10210000 	.word	0x10210000
 8000af0:	10120000 	.word	0x10120000
 8000af4:	10110000 	.word	0x10110000
 8000af8:	40021000 	.word	0x40021000
 8000afc:	40010000 	.word	0x40010000
 8000b00:	40010800 	.word	0x40010800
 8000b04:	40010c00 	.word	0x40010c00
 8000b08:	40011000 	.word	0x40011000
 8000b0c:	40011400 	.word	0x40011400
 8000b10:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b14:	4b0b      	ldr	r3, [pc, #44]	; (8000b44 <HAL_GPIO_Init+0x304>)
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	69bb      	ldr	r3, [r7, #24]
 8000b1a:	43db      	mvns	r3, r3
 8000b1c:	4909      	ldr	r1, [pc, #36]	; (8000b44 <HAL_GPIO_Init+0x304>)
 8000b1e:	4013      	ands	r3, r2
 8000b20:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b24:	3301      	adds	r3, #1
 8000b26:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b2e:	fa22 f303 	lsr.w	r3, r2, r3
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	f47f ae8e 	bne.w	8000854 <HAL_GPIO_Init+0x14>
  }
}
 8000b38:	bf00      	nop
 8000b3a:	bf00      	nop
 8000b3c:	372c      	adds	r7, #44	; 0x2c
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bc80      	pop	{r7}
 8000b42:	4770      	bx	lr
 8000b44:	40010400 	.word	0x40010400

08000b48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d101      	bne.n	8000b5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
 8000b58:	e272      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f003 0301 	and.w	r3, r3, #1
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	f000 8087 	beq.w	8000c76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b68:	4b92      	ldr	r3, [pc, #584]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f003 030c 	and.w	r3, r3, #12
 8000b70:	2b04      	cmp	r3, #4
 8000b72:	d00c      	beq.n	8000b8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b74:	4b8f      	ldr	r3, [pc, #572]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	f003 030c 	and.w	r3, r3, #12
 8000b7c:	2b08      	cmp	r3, #8
 8000b7e:	d112      	bne.n	8000ba6 <HAL_RCC_OscConfig+0x5e>
 8000b80:	4b8c      	ldr	r3, [pc, #560]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b8c:	d10b      	bne.n	8000ba6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b8e:	4b89      	ldr	r3, [pc, #548]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d06c      	beq.n	8000c74 <HAL_RCC_OscConfig+0x12c>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d168      	bne.n	8000c74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e24c      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	685b      	ldr	r3, [r3, #4]
 8000baa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bae:	d106      	bne.n	8000bbe <HAL_RCC_OscConfig+0x76>
 8000bb0:	4b80      	ldr	r3, [pc, #512]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a7f      	ldr	r2, [pc, #508]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000bb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bba:	6013      	str	r3, [r2, #0]
 8000bbc:	e02e      	b.n	8000c1c <HAL_RCC_OscConfig+0xd4>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d10c      	bne.n	8000be0 <HAL_RCC_OscConfig+0x98>
 8000bc6:	4b7b      	ldr	r3, [pc, #492]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a7a      	ldr	r2, [pc, #488]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000bcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bd0:	6013      	str	r3, [r2, #0]
 8000bd2:	4b78      	ldr	r3, [pc, #480]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4a77      	ldr	r2, [pc, #476]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000bd8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bdc:	6013      	str	r3, [r2, #0]
 8000bde:	e01d      	b.n	8000c1c <HAL_RCC_OscConfig+0xd4>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000be8:	d10c      	bne.n	8000c04 <HAL_RCC_OscConfig+0xbc>
 8000bea:	4b72      	ldr	r3, [pc, #456]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a71      	ldr	r2, [pc, #452]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000bf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bf4:	6013      	str	r3, [r2, #0]
 8000bf6:	4b6f      	ldr	r3, [pc, #444]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a6e      	ldr	r2, [pc, #440]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000bfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c00:	6013      	str	r3, [r2, #0]
 8000c02:	e00b      	b.n	8000c1c <HAL_RCC_OscConfig+0xd4>
 8000c04:	4b6b      	ldr	r3, [pc, #428]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a6a      	ldr	r2, [pc, #424]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000c0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c0e:	6013      	str	r3, [r2, #0]
 8000c10:	4b68      	ldr	r3, [pc, #416]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a67      	ldr	r2, [pc, #412]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000c16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d013      	beq.n	8000c4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c24:	f7ff fcfa 	bl	800061c <HAL_GetTick>
 8000c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c2a:	e008      	b.n	8000c3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c2c:	f7ff fcf6 	bl	800061c <HAL_GetTick>
 8000c30:	4602      	mov	r2, r0
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	1ad3      	subs	r3, r2, r3
 8000c36:	2b64      	cmp	r3, #100	; 0x64
 8000c38:	d901      	bls.n	8000c3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000c3a:	2303      	movs	r3, #3
 8000c3c:	e200      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c3e:	4b5d      	ldr	r3, [pc, #372]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d0f0      	beq.n	8000c2c <HAL_RCC_OscConfig+0xe4>
 8000c4a:	e014      	b.n	8000c76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c4c:	f7ff fce6 	bl	800061c <HAL_GetTick>
 8000c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c52:	e008      	b.n	8000c66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c54:	f7ff fce2 	bl	800061c <HAL_GetTick>
 8000c58:	4602      	mov	r2, r0
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	2b64      	cmp	r3, #100	; 0x64
 8000c60:	d901      	bls.n	8000c66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000c62:	2303      	movs	r3, #3
 8000c64:	e1ec      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c66:	4b53      	ldr	r3, [pc, #332]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d1f0      	bne.n	8000c54 <HAL_RCC_OscConfig+0x10c>
 8000c72:	e000      	b.n	8000c76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f003 0302 	and.w	r3, r3, #2
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d063      	beq.n	8000d4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c82:	4b4c      	ldr	r3, [pc, #304]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	f003 030c 	and.w	r3, r3, #12
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d00b      	beq.n	8000ca6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c8e:	4b49      	ldr	r3, [pc, #292]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f003 030c 	and.w	r3, r3, #12
 8000c96:	2b08      	cmp	r3, #8
 8000c98:	d11c      	bne.n	8000cd4 <HAL_RCC_OscConfig+0x18c>
 8000c9a:	4b46      	ldr	r3, [pc, #280]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d116      	bne.n	8000cd4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ca6:	4b43      	ldr	r3, [pc, #268]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f003 0302 	and.w	r3, r3, #2
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d005      	beq.n	8000cbe <HAL_RCC_OscConfig+0x176>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	691b      	ldr	r3, [r3, #16]
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d001      	beq.n	8000cbe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	e1c0      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cbe:	4b3d      	ldr	r3, [pc, #244]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	695b      	ldr	r3, [r3, #20]
 8000cca:	00db      	lsls	r3, r3, #3
 8000ccc:	4939      	ldr	r1, [pc, #228]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cd2:	e03a      	b.n	8000d4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	691b      	ldr	r3, [r3, #16]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d020      	beq.n	8000d1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000cdc:	4b36      	ldr	r3, [pc, #216]	; (8000db8 <HAL_RCC_OscConfig+0x270>)
 8000cde:	2201      	movs	r2, #1
 8000ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ce2:	f7ff fc9b 	bl	800061c <HAL_GetTick>
 8000ce6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ce8:	e008      	b.n	8000cfc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cea:	f7ff fc97 	bl	800061c <HAL_GetTick>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	693b      	ldr	r3, [r7, #16]
 8000cf2:	1ad3      	subs	r3, r2, r3
 8000cf4:	2b02      	cmp	r3, #2
 8000cf6:	d901      	bls.n	8000cfc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000cf8:	2303      	movs	r3, #3
 8000cfa:	e1a1      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cfc:	4b2d      	ldr	r3, [pc, #180]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f003 0302 	and.w	r3, r3, #2
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d0f0      	beq.n	8000cea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d08:	4b2a      	ldr	r3, [pc, #168]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	695b      	ldr	r3, [r3, #20]
 8000d14:	00db      	lsls	r3, r3, #3
 8000d16:	4927      	ldr	r1, [pc, #156]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	600b      	str	r3, [r1, #0]
 8000d1c:	e015      	b.n	8000d4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d1e:	4b26      	ldr	r3, [pc, #152]	; (8000db8 <HAL_RCC_OscConfig+0x270>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d24:	f7ff fc7a 	bl	800061c <HAL_GetTick>
 8000d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d2a:	e008      	b.n	8000d3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d2c:	f7ff fc76 	bl	800061c <HAL_GetTick>
 8000d30:	4602      	mov	r2, r0
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d901      	bls.n	8000d3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	e180      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d3e:	4b1d      	ldr	r3, [pc, #116]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f003 0302 	and.w	r3, r3, #2
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d1f0      	bne.n	8000d2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f003 0308 	and.w	r3, r3, #8
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d03a      	beq.n	8000dcc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	699b      	ldr	r3, [r3, #24]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d019      	beq.n	8000d92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d5e:	4b17      	ldr	r3, [pc, #92]	; (8000dbc <HAL_RCC_OscConfig+0x274>)
 8000d60:	2201      	movs	r2, #1
 8000d62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d64:	f7ff fc5a 	bl	800061c <HAL_GetTick>
 8000d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d6a:	e008      	b.n	8000d7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d6c:	f7ff fc56 	bl	800061c <HAL_GetTick>
 8000d70:	4602      	mov	r2, r0
 8000d72:	693b      	ldr	r3, [r7, #16]
 8000d74:	1ad3      	subs	r3, r2, r3
 8000d76:	2b02      	cmp	r3, #2
 8000d78:	d901      	bls.n	8000d7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000d7a:	2303      	movs	r3, #3
 8000d7c:	e160      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d7e:	4b0d      	ldr	r3, [pc, #52]	; (8000db4 <HAL_RCC_OscConfig+0x26c>)
 8000d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d82:	f003 0302 	and.w	r3, r3, #2
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d0f0      	beq.n	8000d6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	f000 face 	bl	800132c <RCC_Delay>
 8000d90:	e01c      	b.n	8000dcc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d92:	4b0a      	ldr	r3, [pc, #40]	; (8000dbc <HAL_RCC_OscConfig+0x274>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d98:	f7ff fc40 	bl	800061c <HAL_GetTick>
 8000d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d9e:	e00f      	b.n	8000dc0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000da0:	f7ff fc3c 	bl	800061c <HAL_GetTick>
 8000da4:	4602      	mov	r2, r0
 8000da6:	693b      	ldr	r3, [r7, #16]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	2b02      	cmp	r3, #2
 8000dac:	d908      	bls.n	8000dc0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000dae:	2303      	movs	r3, #3
 8000db0:	e146      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
 8000db2:	bf00      	nop
 8000db4:	40021000 	.word	0x40021000
 8000db8:	42420000 	.word	0x42420000
 8000dbc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dc0:	4b92      	ldr	r3, [pc, #584]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dc4:	f003 0302 	and.w	r3, r3, #2
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d1e9      	bne.n	8000da0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f003 0304 	and.w	r3, r3, #4
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	f000 80a6 	beq.w	8000f26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000dde:	4b8b      	ldr	r3, [pc, #556]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000de0:	69db      	ldr	r3, [r3, #28]
 8000de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d10d      	bne.n	8000e06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000dea:	4b88      	ldr	r3, [pc, #544]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000dec:	69db      	ldr	r3, [r3, #28]
 8000dee:	4a87      	ldr	r2, [pc, #540]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000df0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000df4:	61d3      	str	r3, [r2, #28]
 8000df6:	4b85      	ldr	r3, [pc, #532]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000df8:	69db      	ldr	r3, [r3, #28]
 8000dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e02:	2301      	movs	r3, #1
 8000e04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e06:	4b82      	ldr	r3, [pc, #520]	; (8001010 <HAL_RCC_OscConfig+0x4c8>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d118      	bne.n	8000e44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e12:	4b7f      	ldr	r3, [pc, #508]	; (8001010 <HAL_RCC_OscConfig+0x4c8>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4a7e      	ldr	r2, [pc, #504]	; (8001010 <HAL_RCC_OscConfig+0x4c8>)
 8000e18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e1e:	f7ff fbfd 	bl	800061c <HAL_GetTick>
 8000e22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e24:	e008      	b.n	8000e38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e26:	f7ff fbf9 	bl	800061c <HAL_GetTick>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	693b      	ldr	r3, [r7, #16]
 8000e2e:	1ad3      	subs	r3, r2, r3
 8000e30:	2b64      	cmp	r3, #100	; 0x64
 8000e32:	d901      	bls.n	8000e38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000e34:	2303      	movs	r3, #3
 8000e36:	e103      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e38:	4b75      	ldr	r3, [pc, #468]	; (8001010 <HAL_RCC_OscConfig+0x4c8>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d0f0      	beq.n	8000e26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d106      	bne.n	8000e5a <HAL_RCC_OscConfig+0x312>
 8000e4c:	4b6f      	ldr	r3, [pc, #444]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000e4e:	6a1b      	ldr	r3, [r3, #32]
 8000e50:	4a6e      	ldr	r2, [pc, #440]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000e52:	f043 0301 	orr.w	r3, r3, #1
 8000e56:	6213      	str	r3, [r2, #32]
 8000e58:	e02d      	b.n	8000eb6 <HAL_RCC_OscConfig+0x36e>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	68db      	ldr	r3, [r3, #12]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d10c      	bne.n	8000e7c <HAL_RCC_OscConfig+0x334>
 8000e62:	4b6a      	ldr	r3, [pc, #424]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000e64:	6a1b      	ldr	r3, [r3, #32]
 8000e66:	4a69      	ldr	r2, [pc, #420]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000e68:	f023 0301 	bic.w	r3, r3, #1
 8000e6c:	6213      	str	r3, [r2, #32]
 8000e6e:	4b67      	ldr	r3, [pc, #412]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000e70:	6a1b      	ldr	r3, [r3, #32]
 8000e72:	4a66      	ldr	r2, [pc, #408]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000e74:	f023 0304 	bic.w	r3, r3, #4
 8000e78:	6213      	str	r3, [r2, #32]
 8000e7a:	e01c      	b.n	8000eb6 <HAL_RCC_OscConfig+0x36e>
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	2b05      	cmp	r3, #5
 8000e82:	d10c      	bne.n	8000e9e <HAL_RCC_OscConfig+0x356>
 8000e84:	4b61      	ldr	r3, [pc, #388]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000e86:	6a1b      	ldr	r3, [r3, #32]
 8000e88:	4a60      	ldr	r2, [pc, #384]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000e8a:	f043 0304 	orr.w	r3, r3, #4
 8000e8e:	6213      	str	r3, [r2, #32]
 8000e90:	4b5e      	ldr	r3, [pc, #376]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000e92:	6a1b      	ldr	r3, [r3, #32]
 8000e94:	4a5d      	ldr	r2, [pc, #372]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000e96:	f043 0301 	orr.w	r3, r3, #1
 8000e9a:	6213      	str	r3, [r2, #32]
 8000e9c:	e00b      	b.n	8000eb6 <HAL_RCC_OscConfig+0x36e>
 8000e9e:	4b5b      	ldr	r3, [pc, #364]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000ea0:	6a1b      	ldr	r3, [r3, #32]
 8000ea2:	4a5a      	ldr	r2, [pc, #360]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000ea4:	f023 0301 	bic.w	r3, r3, #1
 8000ea8:	6213      	str	r3, [r2, #32]
 8000eaa:	4b58      	ldr	r3, [pc, #352]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000eac:	6a1b      	ldr	r3, [r3, #32]
 8000eae:	4a57      	ldr	r2, [pc, #348]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000eb0:	f023 0304 	bic.w	r3, r3, #4
 8000eb4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	68db      	ldr	r3, [r3, #12]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d015      	beq.n	8000eea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ebe:	f7ff fbad 	bl	800061c <HAL_GetTick>
 8000ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ec4:	e00a      	b.n	8000edc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ec6:	f7ff fba9 	bl	800061c <HAL_GetTick>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	693b      	ldr	r3, [r7, #16]
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d901      	bls.n	8000edc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ed8:	2303      	movs	r3, #3
 8000eda:	e0b1      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000edc:	4b4b      	ldr	r3, [pc, #300]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000ede:	6a1b      	ldr	r3, [r3, #32]
 8000ee0:	f003 0302 	and.w	r3, r3, #2
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d0ee      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x37e>
 8000ee8:	e014      	b.n	8000f14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eea:	f7ff fb97 	bl	800061c <HAL_GetTick>
 8000eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ef0:	e00a      	b.n	8000f08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ef2:	f7ff fb93 	bl	800061c <HAL_GetTick>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d901      	bls.n	8000f08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f04:	2303      	movs	r3, #3
 8000f06:	e09b      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f08:	4b40      	ldr	r3, [pc, #256]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000f0a:	6a1b      	ldr	r3, [r3, #32]
 8000f0c:	f003 0302 	and.w	r3, r3, #2
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d1ee      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f14:	7dfb      	ldrb	r3, [r7, #23]
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d105      	bne.n	8000f26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f1a:	4b3c      	ldr	r3, [pc, #240]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000f1c:	69db      	ldr	r3, [r3, #28]
 8000f1e:	4a3b      	ldr	r2, [pc, #236]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000f20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	f000 8087 	beq.w	800103e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f30:	4b36      	ldr	r3, [pc, #216]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f003 030c 	and.w	r3, r3, #12
 8000f38:	2b08      	cmp	r3, #8
 8000f3a:	d061      	beq.n	8001000 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	69db      	ldr	r3, [r3, #28]
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d146      	bne.n	8000fd2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f44:	4b33      	ldr	r3, [pc, #204]	; (8001014 <HAL_RCC_OscConfig+0x4cc>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4a:	f7ff fb67 	bl	800061c <HAL_GetTick>
 8000f4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f50:	e008      	b.n	8000f64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f52:	f7ff fb63 	bl	800061c <HAL_GetTick>
 8000f56:	4602      	mov	r2, r0
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	2b02      	cmp	r3, #2
 8000f5e:	d901      	bls.n	8000f64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000f60:	2303      	movs	r3, #3
 8000f62:	e06d      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f64:	4b29      	ldr	r3, [pc, #164]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d1f0      	bne.n	8000f52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6a1b      	ldr	r3, [r3, #32]
 8000f74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f78:	d108      	bne.n	8000f8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f7a:	4b24      	ldr	r3, [pc, #144]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	4921      	ldr	r1, [pc, #132]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f8c:	4b1f      	ldr	r3, [pc, #124]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6a19      	ldr	r1, [r3, #32]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f9c:	430b      	orrs	r3, r1
 8000f9e:	491b      	ldr	r1, [pc, #108]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fa4:	4b1b      	ldr	r3, [pc, #108]	; (8001014 <HAL_RCC_OscConfig+0x4cc>)
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000faa:	f7ff fb37 	bl	800061c <HAL_GetTick>
 8000fae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fb0:	e008      	b.n	8000fc4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fb2:	f7ff fb33 	bl	800061c <HAL_GetTick>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	1ad3      	subs	r3, r2, r3
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d901      	bls.n	8000fc4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	e03d      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fc4:	4b11      	ldr	r3, [pc, #68]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d0f0      	beq.n	8000fb2 <HAL_RCC_OscConfig+0x46a>
 8000fd0:	e035      	b.n	800103e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fd2:	4b10      	ldr	r3, [pc, #64]	; (8001014 <HAL_RCC_OscConfig+0x4cc>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd8:	f7ff fb20 	bl	800061c <HAL_GetTick>
 8000fdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fde:	e008      	b.n	8000ff2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fe0:	f7ff fb1c 	bl	800061c <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d901      	bls.n	8000ff2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e026      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ff2:	4b06      	ldr	r3, [pc, #24]	; (800100c <HAL_RCC_OscConfig+0x4c4>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d1f0      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x498>
 8000ffe:	e01e      	b.n	800103e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	69db      	ldr	r3, [r3, #28]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d107      	bne.n	8001018 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001008:	2301      	movs	r3, #1
 800100a:	e019      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
 800100c:	40021000 	.word	0x40021000
 8001010:	40007000 	.word	0x40007000
 8001014:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001018:	4b0b      	ldr	r3, [pc, #44]	; (8001048 <HAL_RCC_OscConfig+0x500>)
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6a1b      	ldr	r3, [r3, #32]
 8001028:	429a      	cmp	r2, r3
 800102a:	d106      	bne.n	800103a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001036:	429a      	cmp	r2, r3
 8001038:	d001      	beq.n	800103e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	e000      	b.n	8001040 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800103e:	2300      	movs	r3, #0
}
 8001040:	4618      	mov	r0, r3
 8001042:	3718      	adds	r7, #24
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	40021000 	.word	0x40021000

0800104c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d101      	bne.n	8001060 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800105c:	2301      	movs	r3, #1
 800105e:	e0d0      	b.n	8001202 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001060:	4b6a      	ldr	r3, [pc, #424]	; (800120c <HAL_RCC_ClockConfig+0x1c0>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f003 0307 	and.w	r3, r3, #7
 8001068:	683a      	ldr	r2, [r7, #0]
 800106a:	429a      	cmp	r2, r3
 800106c:	d910      	bls.n	8001090 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800106e:	4b67      	ldr	r3, [pc, #412]	; (800120c <HAL_RCC_ClockConfig+0x1c0>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f023 0207 	bic.w	r2, r3, #7
 8001076:	4965      	ldr	r1, [pc, #404]	; (800120c <HAL_RCC_ClockConfig+0x1c0>)
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	4313      	orrs	r3, r2
 800107c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800107e:	4b63      	ldr	r3, [pc, #396]	; (800120c <HAL_RCC_ClockConfig+0x1c0>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f003 0307 	and.w	r3, r3, #7
 8001086:	683a      	ldr	r2, [r7, #0]
 8001088:	429a      	cmp	r2, r3
 800108a:	d001      	beq.n	8001090 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800108c:	2301      	movs	r3, #1
 800108e:	e0b8      	b.n	8001202 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f003 0302 	and.w	r3, r3, #2
 8001098:	2b00      	cmp	r3, #0
 800109a:	d020      	beq.n	80010de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f003 0304 	and.w	r3, r3, #4
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d005      	beq.n	80010b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010a8:	4b59      	ldr	r3, [pc, #356]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	4a58      	ldr	r2, [pc, #352]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 80010ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80010b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f003 0308 	and.w	r3, r3, #8
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d005      	beq.n	80010cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010c0:	4b53      	ldr	r3, [pc, #332]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	4a52      	ldr	r2, [pc, #328]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 80010c6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80010ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010cc:	4b50      	ldr	r3, [pc, #320]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	689b      	ldr	r3, [r3, #8]
 80010d8:	494d      	ldr	r1, [pc, #308]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 80010da:	4313      	orrs	r3, r2
 80010dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d040      	beq.n	800116c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d107      	bne.n	8001102 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010f2:	4b47      	ldr	r3, [pc, #284]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d115      	bne.n	800112a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	e07f      	b.n	8001202 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	2b02      	cmp	r3, #2
 8001108:	d107      	bne.n	800111a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800110a:	4b41      	ldr	r3, [pc, #260]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d109      	bne.n	800112a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e073      	b.n	8001202 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800111a:	4b3d      	ldr	r3, [pc, #244]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f003 0302 	and.w	r3, r3, #2
 8001122:	2b00      	cmp	r3, #0
 8001124:	d101      	bne.n	800112a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
 8001128:	e06b      	b.n	8001202 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800112a:	4b39      	ldr	r3, [pc, #228]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f023 0203 	bic.w	r2, r3, #3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	4936      	ldr	r1, [pc, #216]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 8001138:	4313      	orrs	r3, r2
 800113a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800113c:	f7ff fa6e 	bl	800061c <HAL_GetTick>
 8001140:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001142:	e00a      	b.n	800115a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001144:	f7ff fa6a 	bl	800061c <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001152:	4293      	cmp	r3, r2
 8001154:	d901      	bls.n	800115a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001156:	2303      	movs	r3, #3
 8001158:	e053      	b.n	8001202 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800115a:	4b2d      	ldr	r3, [pc, #180]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f003 020c 	and.w	r2, r3, #12
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	429a      	cmp	r2, r3
 800116a:	d1eb      	bne.n	8001144 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800116c:	4b27      	ldr	r3, [pc, #156]	; (800120c <HAL_RCC_ClockConfig+0x1c0>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f003 0307 	and.w	r3, r3, #7
 8001174:	683a      	ldr	r2, [r7, #0]
 8001176:	429a      	cmp	r2, r3
 8001178:	d210      	bcs.n	800119c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800117a:	4b24      	ldr	r3, [pc, #144]	; (800120c <HAL_RCC_ClockConfig+0x1c0>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f023 0207 	bic.w	r2, r3, #7
 8001182:	4922      	ldr	r1, [pc, #136]	; (800120c <HAL_RCC_ClockConfig+0x1c0>)
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	4313      	orrs	r3, r2
 8001188:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800118a:	4b20      	ldr	r3, [pc, #128]	; (800120c <HAL_RCC_ClockConfig+0x1c0>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 0307 	and.w	r3, r3, #7
 8001192:	683a      	ldr	r2, [r7, #0]
 8001194:	429a      	cmp	r2, r3
 8001196:	d001      	beq.n	800119c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001198:	2301      	movs	r3, #1
 800119a:	e032      	b.n	8001202 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f003 0304 	and.w	r3, r3, #4
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d008      	beq.n	80011ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011a8:	4b19      	ldr	r3, [pc, #100]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	4916      	ldr	r1, [pc, #88]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 80011b6:	4313      	orrs	r3, r2
 80011b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 0308 	and.w	r3, r3, #8
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d009      	beq.n	80011da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80011c6:	4b12      	ldr	r3, [pc, #72]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	691b      	ldr	r3, [r3, #16]
 80011d2:	00db      	lsls	r3, r3, #3
 80011d4:	490e      	ldr	r1, [pc, #56]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 80011d6:	4313      	orrs	r3, r2
 80011d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80011da:	f000 f821 	bl	8001220 <HAL_RCC_GetSysClockFreq>
 80011de:	4602      	mov	r2, r0
 80011e0:	4b0b      	ldr	r3, [pc, #44]	; (8001210 <HAL_RCC_ClockConfig+0x1c4>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	091b      	lsrs	r3, r3, #4
 80011e6:	f003 030f 	and.w	r3, r3, #15
 80011ea:	490a      	ldr	r1, [pc, #40]	; (8001214 <HAL_RCC_ClockConfig+0x1c8>)
 80011ec:	5ccb      	ldrb	r3, [r1, r3]
 80011ee:	fa22 f303 	lsr.w	r3, r2, r3
 80011f2:	4a09      	ldr	r2, [pc, #36]	; (8001218 <HAL_RCC_ClockConfig+0x1cc>)
 80011f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80011f6:	4b09      	ldr	r3, [pc, #36]	; (800121c <HAL_RCC_ClockConfig+0x1d0>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff f9cc 	bl	8000598 <HAL_InitTick>

  return HAL_OK;
 8001200:	2300      	movs	r3, #0
}
 8001202:	4618      	mov	r0, r3
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40022000 	.word	0x40022000
 8001210:	40021000 	.word	0x40021000
 8001214:	08002078 	.word	0x08002078
 8001218:	20000000 	.word	0x20000000
 800121c:	20000004 	.word	0x20000004

08001220 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001220:	b480      	push	{r7}
 8001222:	b087      	sub	sp, #28
 8001224:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001226:	2300      	movs	r3, #0
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	2300      	movs	r3, #0
 800122c:	60bb      	str	r3, [r7, #8]
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
 8001232:	2300      	movs	r3, #0
 8001234:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001236:	2300      	movs	r3, #0
 8001238:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800123a:	4b1e      	ldr	r3, [pc, #120]	; (80012b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f003 030c 	and.w	r3, r3, #12
 8001246:	2b04      	cmp	r3, #4
 8001248:	d002      	beq.n	8001250 <HAL_RCC_GetSysClockFreq+0x30>
 800124a:	2b08      	cmp	r3, #8
 800124c:	d003      	beq.n	8001256 <HAL_RCC_GetSysClockFreq+0x36>
 800124e:	e027      	b.n	80012a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001250:	4b19      	ldr	r3, [pc, #100]	; (80012b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001252:	613b      	str	r3, [r7, #16]
      break;
 8001254:	e027      	b.n	80012a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	0c9b      	lsrs	r3, r3, #18
 800125a:	f003 030f 	and.w	r3, r3, #15
 800125e:	4a17      	ldr	r2, [pc, #92]	; (80012bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001260:	5cd3      	ldrb	r3, [r2, r3]
 8001262:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d010      	beq.n	8001290 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800126e:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	0c5b      	lsrs	r3, r3, #17
 8001274:	f003 0301 	and.w	r3, r3, #1
 8001278:	4a11      	ldr	r2, [pc, #68]	; (80012c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800127a:	5cd3      	ldrb	r3, [r2, r3]
 800127c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a0d      	ldr	r2, [pc, #52]	; (80012b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001282:	fb03 f202 	mul.w	r2, r3, r2
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	fbb2 f3f3 	udiv	r3, r2, r3
 800128c:	617b      	str	r3, [r7, #20]
 800128e:	e004      	b.n	800129a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4a0c      	ldr	r2, [pc, #48]	; (80012c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001294:	fb02 f303 	mul.w	r3, r2, r3
 8001298:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	613b      	str	r3, [r7, #16]
      break;
 800129e:	e002      	b.n	80012a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80012a0:	4b05      	ldr	r3, [pc, #20]	; (80012b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80012a2:	613b      	str	r3, [r7, #16]
      break;
 80012a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80012a6:	693b      	ldr	r3, [r7, #16]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	371c      	adds	r7, #28
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bc80      	pop	{r7}
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000
 80012b8:	007a1200 	.word	0x007a1200
 80012bc:	08002090 	.word	0x08002090
 80012c0:	080020a0 	.word	0x080020a0
 80012c4:	003d0900 	.word	0x003d0900

080012c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012cc:	4b02      	ldr	r3, [pc, #8]	; (80012d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80012ce:	681b      	ldr	r3, [r3, #0]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bc80      	pop	{r7}
 80012d6:	4770      	bx	lr
 80012d8:	20000000 	.word	0x20000000

080012dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80012e0:	f7ff fff2 	bl	80012c8 <HAL_RCC_GetHCLKFreq>
 80012e4:	4602      	mov	r2, r0
 80012e6:	4b05      	ldr	r3, [pc, #20]	; (80012fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	0a1b      	lsrs	r3, r3, #8
 80012ec:	f003 0307 	and.w	r3, r3, #7
 80012f0:	4903      	ldr	r1, [pc, #12]	; (8001300 <HAL_RCC_GetPCLK1Freq+0x24>)
 80012f2:	5ccb      	ldrb	r3, [r1, r3]
 80012f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40021000 	.word	0x40021000
 8001300:	08002088 	.word	0x08002088

08001304 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001308:	f7ff ffde 	bl	80012c8 <HAL_RCC_GetHCLKFreq>
 800130c:	4602      	mov	r2, r0
 800130e:	4b05      	ldr	r3, [pc, #20]	; (8001324 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	0adb      	lsrs	r3, r3, #11
 8001314:	f003 0307 	and.w	r3, r3, #7
 8001318:	4903      	ldr	r1, [pc, #12]	; (8001328 <HAL_RCC_GetPCLK2Freq+0x24>)
 800131a:	5ccb      	ldrb	r3, [r1, r3]
 800131c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001320:	4618      	mov	r0, r3
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40021000 	.word	0x40021000
 8001328:	08002088 	.word	0x08002088

0800132c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001334:	4b0a      	ldr	r3, [pc, #40]	; (8001360 <RCC_Delay+0x34>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a0a      	ldr	r2, [pc, #40]	; (8001364 <RCC_Delay+0x38>)
 800133a:	fba2 2303 	umull	r2, r3, r2, r3
 800133e:	0a5b      	lsrs	r3, r3, #9
 8001340:	687a      	ldr	r2, [r7, #4]
 8001342:	fb02 f303 	mul.w	r3, r2, r3
 8001346:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001348:	bf00      	nop
  }
  while (Delay --);
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	1e5a      	subs	r2, r3, #1
 800134e:	60fa      	str	r2, [r7, #12]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d1f9      	bne.n	8001348 <RCC_Delay+0x1c>
}
 8001354:	bf00      	nop
 8001356:	bf00      	nop
 8001358:	3714      	adds	r7, #20
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr
 8001360:	20000000 	.word	0x20000000
 8001364:	10624dd3 	.word	0x10624dd3

08001368 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d101      	bne.n	800137a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e042      	b.n	8001400 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001380:	b2db      	uxtb	r3, r3
 8001382:	2b00      	cmp	r3, #0
 8001384:	d106      	bne.n	8001394 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2200      	movs	r2, #0
 800138a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f7fe ffcc 	bl	800032c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2224      	movs	r2, #36	; 0x24
 8001398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	68da      	ldr	r2, [r3, #12]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80013aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f000 f91d 	bl	80015ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	691a      	ldr	r2, [r3, #16]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80013c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	695a      	ldr	r2, [r3, #20]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80013d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	68da      	ldr	r2, [r3, #12]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80013e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2220      	movs	r2, #32
 80013ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2220      	movs	r2, #32
 80013f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2200      	movs	r2, #0
 80013fc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80013fe:	2300      	movs	r3, #0
}
 8001400:	4618      	mov	r0, r3
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}

08001408 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08a      	sub	sp, #40	; 0x28
 800140c:	af02      	add	r7, sp, #8
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	60b9      	str	r1, [r7, #8]
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	4613      	mov	r3, r2
 8001416:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001418:	2300      	movs	r3, #0
 800141a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001422:	b2db      	uxtb	r3, r3
 8001424:	2b20      	cmp	r3, #32
 8001426:	d16d      	bne.n	8001504 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d002      	beq.n	8001434 <HAL_UART_Transmit+0x2c>
 800142e:	88fb      	ldrh	r3, [r7, #6]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d101      	bne.n	8001438 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e066      	b.n	8001506 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2200      	movs	r2, #0
 800143c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	2221      	movs	r2, #33	; 0x21
 8001442:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001446:	f7ff f8e9 	bl	800061c <HAL_GetTick>
 800144a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	88fa      	ldrh	r2, [r7, #6]
 8001450:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	88fa      	ldrh	r2, [r7, #6]
 8001456:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001460:	d108      	bne.n	8001474 <HAL_UART_Transmit+0x6c>
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	691b      	ldr	r3, [r3, #16]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d104      	bne.n	8001474 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	61bb      	str	r3, [r7, #24]
 8001472:	e003      	b.n	800147c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001478:	2300      	movs	r3, #0
 800147a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800147c:	e02a      	b.n	80014d4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	2200      	movs	r2, #0
 8001486:	2180      	movs	r1, #128	; 0x80
 8001488:	68f8      	ldr	r0, [r7, #12]
 800148a:	f000 f840 	bl	800150e <UART_WaitOnFlagUntilTimeout>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001494:	2303      	movs	r3, #3
 8001496:	e036      	b.n	8001506 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d10b      	bne.n	80014b6 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800149e:	69bb      	ldr	r3, [r7, #24]
 80014a0:	881b      	ldrh	r3, [r3, #0]
 80014a2:	461a      	mov	r2, r3
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80014ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	3302      	adds	r3, #2
 80014b2:	61bb      	str	r3, [r7, #24]
 80014b4:	e007      	b.n	80014c6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	781a      	ldrb	r2, [r3, #0]
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	3301      	adds	r3, #1
 80014c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	3b01      	subs	r3, #1
 80014ce:	b29a      	uxth	r2, r3
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80014d8:	b29b      	uxth	r3, r3
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d1cf      	bne.n	800147e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	2200      	movs	r2, #0
 80014e6:	2140      	movs	r1, #64	; 0x40
 80014e8:	68f8      	ldr	r0, [r7, #12]
 80014ea:	f000 f810 	bl	800150e <UART_WaitOnFlagUntilTimeout>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80014f4:	2303      	movs	r3, #3
 80014f6:	e006      	b.n	8001506 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	2220      	movs	r2, #32
 80014fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001500:	2300      	movs	r3, #0
 8001502:	e000      	b.n	8001506 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001504:	2302      	movs	r3, #2
  }
}
 8001506:	4618      	mov	r0, r3
 8001508:	3720      	adds	r7, #32
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b090      	sub	sp, #64	; 0x40
 8001512:	af00      	add	r7, sp, #0
 8001514:	60f8      	str	r0, [r7, #12]
 8001516:	60b9      	str	r1, [r7, #8]
 8001518:	603b      	str	r3, [r7, #0]
 800151a:	4613      	mov	r3, r2
 800151c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800151e:	e050      	b.n	80015c2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001520:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001526:	d04c      	beq.n	80015c2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001528:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800152a:	2b00      	cmp	r3, #0
 800152c:	d007      	beq.n	800153e <UART_WaitOnFlagUntilTimeout+0x30>
 800152e:	f7ff f875 	bl	800061c <HAL_GetTick>
 8001532:	4602      	mov	r2, r0
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800153a:	429a      	cmp	r2, r3
 800153c:	d241      	bcs.n	80015c2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	330c      	adds	r3, #12
 8001544:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001548:	e853 3f00 	ldrex	r3, [r3]
 800154c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800154e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001550:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001554:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	330c      	adds	r3, #12
 800155c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800155e:	637a      	str	r2, [r7, #52]	; 0x34
 8001560:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001562:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001564:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001566:	e841 2300 	strex	r3, r2, [r1]
 800156a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800156c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800156e:	2b00      	cmp	r3, #0
 8001570:	d1e5      	bne.n	800153e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	3314      	adds	r3, #20
 8001578:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	e853 3f00 	ldrex	r3, [r3]
 8001580:	613b      	str	r3, [r7, #16]
   return(result);
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	f023 0301 	bic.w	r3, r3, #1
 8001588:	63bb      	str	r3, [r7, #56]	; 0x38
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	3314      	adds	r3, #20
 8001590:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001592:	623a      	str	r2, [r7, #32]
 8001594:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001596:	69f9      	ldr	r1, [r7, #28]
 8001598:	6a3a      	ldr	r2, [r7, #32]
 800159a:	e841 2300 	strex	r3, r2, [r1]
 800159e:	61bb      	str	r3, [r7, #24]
   return(result);
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1e5      	bne.n	8001572 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2220      	movs	r2, #32
 80015aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	2220      	movs	r2, #32
 80015b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	2200      	movs	r2, #0
 80015ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e00f      	b.n	80015e2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	4013      	ands	r3, r2
 80015cc:	68ba      	ldr	r2, [r7, #8]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	bf0c      	ite	eq
 80015d2:	2301      	moveq	r3, #1
 80015d4:	2300      	movne	r3, #0
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	461a      	mov	r2, r3
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d09f      	beq.n	8001520 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3740      	adds	r7, #64	; 0x40
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	691b      	ldr	r3, [r3, #16]
 80015fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	68da      	ldr	r2, [r3, #12]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	430a      	orrs	r2, r1
 8001608:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	689a      	ldr	r2, [r3, #8]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	691b      	ldr	r3, [r3, #16]
 8001612:	431a      	orrs	r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	695b      	ldr	r3, [r3, #20]
 8001618:	4313      	orrs	r3, r2
 800161a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	68db      	ldr	r3, [r3, #12]
 8001622:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001626:	f023 030c 	bic.w	r3, r3, #12
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	6812      	ldr	r2, [r2, #0]
 800162e:	68b9      	ldr	r1, [r7, #8]
 8001630:	430b      	orrs	r3, r1
 8001632:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	695b      	ldr	r3, [r3, #20]
 800163a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	699a      	ldr	r2, [r3, #24]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	430a      	orrs	r2, r1
 8001648:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a2c      	ldr	r2, [pc, #176]	; (8001700 <UART_SetConfig+0x114>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d103      	bne.n	800165c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001654:	f7ff fe56 	bl	8001304 <HAL_RCC_GetPCLK2Freq>
 8001658:	60f8      	str	r0, [r7, #12]
 800165a:	e002      	b.n	8001662 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800165c:	f7ff fe3e 	bl	80012dc <HAL_RCC_GetPCLK1Freq>
 8001660:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	4613      	mov	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	4413      	add	r3, r2
 800166a:	009a      	lsls	r2, r3, #2
 800166c:	441a      	add	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	fbb2 f3f3 	udiv	r3, r2, r3
 8001678:	4a22      	ldr	r2, [pc, #136]	; (8001704 <UART_SetConfig+0x118>)
 800167a:	fba2 2303 	umull	r2, r3, r2, r3
 800167e:	095b      	lsrs	r3, r3, #5
 8001680:	0119      	lsls	r1, r3, #4
 8001682:	68fa      	ldr	r2, [r7, #12]
 8001684:	4613      	mov	r3, r2
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	4413      	add	r3, r2
 800168a:	009a      	lsls	r2, r3, #2
 800168c:	441a      	add	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	fbb2 f2f3 	udiv	r2, r2, r3
 8001698:	4b1a      	ldr	r3, [pc, #104]	; (8001704 <UART_SetConfig+0x118>)
 800169a:	fba3 0302 	umull	r0, r3, r3, r2
 800169e:	095b      	lsrs	r3, r3, #5
 80016a0:	2064      	movs	r0, #100	; 0x64
 80016a2:	fb00 f303 	mul.w	r3, r0, r3
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	011b      	lsls	r3, r3, #4
 80016aa:	3332      	adds	r3, #50	; 0x32
 80016ac:	4a15      	ldr	r2, [pc, #84]	; (8001704 <UART_SetConfig+0x118>)
 80016ae:	fba2 2303 	umull	r2, r3, r2, r3
 80016b2:	095b      	lsrs	r3, r3, #5
 80016b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016b8:	4419      	add	r1, r3
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	4613      	mov	r3, r2
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	4413      	add	r3, r2
 80016c2:	009a      	lsls	r2, r3, #2
 80016c4:	441a      	add	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80016d0:	4b0c      	ldr	r3, [pc, #48]	; (8001704 <UART_SetConfig+0x118>)
 80016d2:	fba3 0302 	umull	r0, r3, r3, r2
 80016d6:	095b      	lsrs	r3, r3, #5
 80016d8:	2064      	movs	r0, #100	; 0x64
 80016da:	fb00 f303 	mul.w	r3, r0, r3
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	011b      	lsls	r3, r3, #4
 80016e2:	3332      	adds	r3, #50	; 0x32
 80016e4:	4a07      	ldr	r2, [pc, #28]	; (8001704 <UART_SetConfig+0x118>)
 80016e6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ea:	095b      	lsrs	r3, r3, #5
 80016ec:	f003 020f 	and.w	r2, r3, #15
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	440a      	add	r2, r1
 80016f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80016f8:	bf00      	nop
 80016fa:	3710      	adds	r7, #16
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	40013800 	.word	0x40013800
 8001704:	51eb851f 	.word	0x51eb851f

08001708 <std>:
 8001708:	2300      	movs	r3, #0
 800170a:	b510      	push	{r4, lr}
 800170c:	4604      	mov	r4, r0
 800170e:	e9c0 3300 	strd	r3, r3, [r0]
 8001712:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001716:	6083      	str	r3, [r0, #8]
 8001718:	8181      	strh	r1, [r0, #12]
 800171a:	6643      	str	r3, [r0, #100]	; 0x64
 800171c:	81c2      	strh	r2, [r0, #14]
 800171e:	6183      	str	r3, [r0, #24]
 8001720:	4619      	mov	r1, r3
 8001722:	2208      	movs	r2, #8
 8001724:	305c      	adds	r0, #92	; 0x5c
 8001726:	f000 f9e5 	bl	8001af4 <memset>
 800172a:	4b0d      	ldr	r3, [pc, #52]	; (8001760 <std+0x58>)
 800172c:	6224      	str	r4, [r4, #32]
 800172e:	6263      	str	r3, [r4, #36]	; 0x24
 8001730:	4b0c      	ldr	r3, [pc, #48]	; (8001764 <std+0x5c>)
 8001732:	62a3      	str	r3, [r4, #40]	; 0x28
 8001734:	4b0c      	ldr	r3, [pc, #48]	; (8001768 <std+0x60>)
 8001736:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001738:	4b0c      	ldr	r3, [pc, #48]	; (800176c <std+0x64>)
 800173a:	6323      	str	r3, [r4, #48]	; 0x30
 800173c:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <std+0x68>)
 800173e:	429c      	cmp	r4, r3
 8001740:	d006      	beq.n	8001750 <std+0x48>
 8001742:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8001746:	4294      	cmp	r4, r2
 8001748:	d002      	beq.n	8001750 <std+0x48>
 800174a:	33d0      	adds	r3, #208	; 0xd0
 800174c:	429c      	cmp	r4, r3
 800174e:	d105      	bne.n	800175c <std+0x54>
 8001750:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001758:	f000 ba44 	b.w	8001be4 <__retarget_lock_init_recursive>
 800175c:	bd10      	pop	{r4, pc}
 800175e:	bf00      	nop
 8001760:	08001945 	.word	0x08001945
 8001764:	08001967 	.word	0x08001967
 8001768:	0800199f 	.word	0x0800199f
 800176c:	080019c3 	.word	0x080019c3
 8001770:	200000d4 	.word	0x200000d4

08001774 <stdio_exit_handler>:
 8001774:	4a02      	ldr	r2, [pc, #8]	; (8001780 <stdio_exit_handler+0xc>)
 8001776:	4903      	ldr	r1, [pc, #12]	; (8001784 <stdio_exit_handler+0x10>)
 8001778:	4803      	ldr	r0, [pc, #12]	; (8001788 <stdio_exit_handler+0x14>)
 800177a:	f000 b869 	b.w	8001850 <_fwalk_sglue>
 800177e:	bf00      	nop
 8001780:	2000000c 	.word	0x2000000c
 8001784:	08001ed9 	.word	0x08001ed9
 8001788:	20000018 	.word	0x20000018

0800178c <cleanup_stdio>:
 800178c:	6841      	ldr	r1, [r0, #4]
 800178e:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <cleanup_stdio+0x34>)
 8001790:	b510      	push	{r4, lr}
 8001792:	4299      	cmp	r1, r3
 8001794:	4604      	mov	r4, r0
 8001796:	d001      	beq.n	800179c <cleanup_stdio+0x10>
 8001798:	f000 fb9e 	bl	8001ed8 <_fflush_r>
 800179c:	68a1      	ldr	r1, [r4, #8]
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <cleanup_stdio+0x38>)
 80017a0:	4299      	cmp	r1, r3
 80017a2:	d002      	beq.n	80017aa <cleanup_stdio+0x1e>
 80017a4:	4620      	mov	r0, r4
 80017a6:	f000 fb97 	bl	8001ed8 <_fflush_r>
 80017aa:	68e1      	ldr	r1, [r4, #12]
 80017ac:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <cleanup_stdio+0x3c>)
 80017ae:	4299      	cmp	r1, r3
 80017b0:	d004      	beq.n	80017bc <cleanup_stdio+0x30>
 80017b2:	4620      	mov	r0, r4
 80017b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017b8:	f000 bb8e 	b.w	8001ed8 <_fflush_r>
 80017bc:	bd10      	pop	{r4, pc}
 80017be:	bf00      	nop
 80017c0:	200000d4 	.word	0x200000d4
 80017c4:	2000013c 	.word	0x2000013c
 80017c8:	200001a4 	.word	0x200001a4

080017cc <global_stdio_init.part.0>:
 80017cc:	b510      	push	{r4, lr}
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <global_stdio_init.part.0+0x30>)
 80017d0:	4c0b      	ldr	r4, [pc, #44]	; (8001800 <global_stdio_init.part.0+0x34>)
 80017d2:	4a0c      	ldr	r2, [pc, #48]	; (8001804 <global_stdio_init.part.0+0x38>)
 80017d4:	4620      	mov	r0, r4
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	2104      	movs	r1, #4
 80017da:	2200      	movs	r2, #0
 80017dc:	f7ff ff94 	bl	8001708 <std>
 80017e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80017e4:	2201      	movs	r2, #1
 80017e6:	2109      	movs	r1, #9
 80017e8:	f7ff ff8e 	bl	8001708 <std>
 80017ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80017f0:	2202      	movs	r2, #2
 80017f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017f6:	2112      	movs	r1, #18
 80017f8:	f7ff bf86 	b.w	8001708 <std>
 80017fc:	2000020c 	.word	0x2000020c
 8001800:	200000d4 	.word	0x200000d4
 8001804:	08001775 	.word	0x08001775

08001808 <__sfp_lock_acquire>:
 8001808:	4801      	ldr	r0, [pc, #4]	; (8001810 <__sfp_lock_acquire+0x8>)
 800180a:	f000 b9ec 	b.w	8001be6 <__retarget_lock_acquire_recursive>
 800180e:	bf00      	nop
 8001810:	20000215 	.word	0x20000215

08001814 <__sfp_lock_release>:
 8001814:	4801      	ldr	r0, [pc, #4]	; (800181c <__sfp_lock_release+0x8>)
 8001816:	f000 b9e7 	b.w	8001be8 <__retarget_lock_release_recursive>
 800181a:	bf00      	nop
 800181c:	20000215 	.word	0x20000215

08001820 <__sinit>:
 8001820:	b510      	push	{r4, lr}
 8001822:	4604      	mov	r4, r0
 8001824:	f7ff fff0 	bl	8001808 <__sfp_lock_acquire>
 8001828:	6a23      	ldr	r3, [r4, #32]
 800182a:	b11b      	cbz	r3, 8001834 <__sinit+0x14>
 800182c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001830:	f7ff bff0 	b.w	8001814 <__sfp_lock_release>
 8001834:	4b04      	ldr	r3, [pc, #16]	; (8001848 <__sinit+0x28>)
 8001836:	6223      	str	r3, [r4, #32]
 8001838:	4b04      	ldr	r3, [pc, #16]	; (800184c <__sinit+0x2c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d1f5      	bne.n	800182c <__sinit+0xc>
 8001840:	f7ff ffc4 	bl	80017cc <global_stdio_init.part.0>
 8001844:	e7f2      	b.n	800182c <__sinit+0xc>
 8001846:	bf00      	nop
 8001848:	0800178d 	.word	0x0800178d
 800184c:	2000020c 	.word	0x2000020c

08001850 <_fwalk_sglue>:
 8001850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001854:	4607      	mov	r7, r0
 8001856:	4688      	mov	r8, r1
 8001858:	4614      	mov	r4, r2
 800185a:	2600      	movs	r6, #0
 800185c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001860:	f1b9 0901 	subs.w	r9, r9, #1
 8001864:	d505      	bpl.n	8001872 <_fwalk_sglue+0x22>
 8001866:	6824      	ldr	r4, [r4, #0]
 8001868:	2c00      	cmp	r4, #0
 800186a:	d1f7      	bne.n	800185c <_fwalk_sglue+0xc>
 800186c:	4630      	mov	r0, r6
 800186e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001872:	89ab      	ldrh	r3, [r5, #12]
 8001874:	2b01      	cmp	r3, #1
 8001876:	d907      	bls.n	8001888 <_fwalk_sglue+0x38>
 8001878:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800187c:	3301      	adds	r3, #1
 800187e:	d003      	beq.n	8001888 <_fwalk_sglue+0x38>
 8001880:	4629      	mov	r1, r5
 8001882:	4638      	mov	r0, r7
 8001884:	47c0      	blx	r8
 8001886:	4306      	orrs	r6, r0
 8001888:	3568      	adds	r5, #104	; 0x68
 800188a:	e7e9      	b.n	8001860 <_fwalk_sglue+0x10>

0800188c <_puts_r>:
 800188c:	6a03      	ldr	r3, [r0, #32]
 800188e:	b570      	push	{r4, r5, r6, lr}
 8001890:	4605      	mov	r5, r0
 8001892:	460e      	mov	r6, r1
 8001894:	6884      	ldr	r4, [r0, #8]
 8001896:	b90b      	cbnz	r3, 800189c <_puts_r+0x10>
 8001898:	f7ff ffc2 	bl	8001820 <__sinit>
 800189c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800189e:	07db      	lsls	r3, r3, #31
 80018a0:	d405      	bmi.n	80018ae <_puts_r+0x22>
 80018a2:	89a3      	ldrh	r3, [r4, #12]
 80018a4:	0598      	lsls	r0, r3, #22
 80018a6:	d402      	bmi.n	80018ae <_puts_r+0x22>
 80018a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80018aa:	f000 f99c 	bl	8001be6 <__retarget_lock_acquire_recursive>
 80018ae:	89a3      	ldrh	r3, [r4, #12]
 80018b0:	0719      	lsls	r1, r3, #28
 80018b2:	d513      	bpl.n	80018dc <_puts_r+0x50>
 80018b4:	6923      	ldr	r3, [r4, #16]
 80018b6:	b18b      	cbz	r3, 80018dc <_puts_r+0x50>
 80018b8:	3e01      	subs	r6, #1
 80018ba:	68a3      	ldr	r3, [r4, #8]
 80018bc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80018c0:	3b01      	subs	r3, #1
 80018c2:	60a3      	str	r3, [r4, #8]
 80018c4:	b9e9      	cbnz	r1, 8001902 <_puts_r+0x76>
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	da2e      	bge.n	8001928 <_puts_r+0x9c>
 80018ca:	4622      	mov	r2, r4
 80018cc:	210a      	movs	r1, #10
 80018ce:	4628      	mov	r0, r5
 80018d0:	f000 f87b 	bl	80019ca <__swbuf_r>
 80018d4:	3001      	adds	r0, #1
 80018d6:	d007      	beq.n	80018e8 <_puts_r+0x5c>
 80018d8:	250a      	movs	r5, #10
 80018da:	e007      	b.n	80018ec <_puts_r+0x60>
 80018dc:	4621      	mov	r1, r4
 80018de:	4628      	mov	r0, r5
 80018e0:	f000 f8b0 	bl	8001a44 <__swsetup_r>
 80018e4:	2800      	cmp	r0, #0
 80018e6:	d0e7      	beq.n	80018b8 <_puts_r+0x2c>
 80018e8:	f04f 35ff 	mov.w	r5, #4294967295
 80018ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80018ee:	07da      	lsls	r2, r3, #31
 80018f0:	d405      	bmi.n	80018fe <_puts_r+0x72>
 80018f2:	89a3      	ldrh	r3, [r4, #12]
 80018f4:	059b      	lsls	r3, r3, #22
 80018f6:	d402      	bmi.n	80018fe <_puts_r+0x72>
 80018f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80018fa:	f000 f975 	bl	8001be8 <__retarget_lock_release_recursive>
 80018fe:	4628      	mov	r0, r5
 8001900:	bd70      	pop	{r4, r5, r6, pc}
 8001902:	2b00      	cmp	r3, #0
 8001904:	da04      	bge.n	8001910 <_puts_r+0x84>
 8001906:	69a2      	ldr	r2, [r4, #24]
 8001908:	429a      	cmp	r2, r3
 800190a:	dc06      	bgt.n	800191a <_puts_r+0x8e>
 800190c:	290a      	cmp	r1, #10
 800190e:	d004      	beq.n	800191a <_puts_r+0x8e>
 8001910:	6823      	ldr	r3, [r4, #0]
 8001912:	1c5a      	adds	r2, r3, #1
 8001914:	6022      	str	r2, [r4, #0]
 8001916:	7019      	strb	r1, [r3, #0]
 8001918:	e7cf      	b.n	80018ba <_puts_r+0x2e>
 800191a:	4622      	mov	r2, r4
 800191c:	4628      	mov	r0, r5
 800191e:	f000 f854 	bl	80019ca <__swbuf_r>
 8001922:	3001      	adds	r0, #1
 8001924:	d1c9      	bne.n	80018ba <_puts_r+0x2e>
 8001926:	e7df      	b.n	80018e8 <_puts_r+0x5c>
 8001928:	250a      	movs	r5, #10
 800192a:	6823      	ldr	r3, [r4, #0]
 800192c:	1c5a      	adds	r2, r3, #1
 800192e:	6022      	str	r2, [r4, #0]
 8001930:	701d      	strb	r5, [r3, #0]
 8001932:	e7db      	b.n	80018ec <_puts_r+0x60>

08001934 <puts>:
 8001934:	4b02      	ldr	r3, [pc, #8]	; (8001940 <puts+0xc>)
 8001936:	4601      	mov	r1, r0
 8001938:	6818      	ldr	r0, [r3, #0]
 800193a:	f7ff bfa7 	b.w	800188c <_puts_r>
 800193e:	bf00      	nop
 8001940:	20000064 	.word	0x20000064

08001944 <__sread>:
 8001944:	b510      	push	{r4, lr}
 8001946:	460c      	mov	r4, r1
 8001948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800194c:	f000 f8fc 	bl	8001b48 <_read_r>
 8001950:	2800      	cmp	r0, #0
 8001952:	bfab      	itete	ge
 8001954:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001956:	89a3      	ldrhlt	r3, [r4, #12]
 8001958:	181b      	addge	r3, r3, r0
 800195a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800195e:	bfac      	ite	ge
 8001960:	6563      	strge	r3, [r4, #84]	; 0x54
 8001962:	81a3      	strhlt	r3, [r4, #12]
 8001964:	bd10      	pop	{r4, pc}

08001966 <__swrite>:
 8001966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800196a:	461f      	mov	r7, r3
 800196c:	898b      	ldrh	r3, [r1, #12]
 800196e:	4605      	mov	r5, r0
 8001970:	05db      	lsls	r3, r3, #23
 8001972:	460c      	mov	r4, r1
 8001974:	4616      	mov	r6, r2
 8001976:	d505      	bpl.n	8001984 <__swrite+0x1e>
 8001978:	2302      	movs	r3, #2
 800197a:	2200      	movs	r2, #0
 800197c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001980:	f000 f8d0 	bl	8001b24 <_lseek_r>
 8001984:	89a3      	ldrh	r3, [r4, #12]
 8001986:	4632      	mov	r2, r6
 8001988:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800198c:	81a3      	strh	r3, [r4, #12]
 800198e:	4628      	mov	r0, r5
 8001990:	463b      	mov	r3, r7
 8001992:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001996:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800199a:	f000 b8e7 	b.w	8001b6c <_write_r>

0800199e <__sseek>:
 800199e:	b510      	push	{r4, lr}
 80019a0:	460c      	mov	r4, r1
 80019a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019a6:	f000 f8bd 	bl	8001b24 <_lseek_r>
 80019aa:	1c43      	adds	r3, r0, #1
 80019ac:	89a3      	ldrh	r3, [r4, #12]
 80019ae:	bf15      	itete	ne
 80019b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80019b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80019b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80019ba:	81a3      	strheq	r3, [r4, #12]
 80019bc:	bf18      	it	ne
 80019be:	81a3      	strhne	r3, [r4, #12]
 80019c0:	bd10      	pop	{r4, pc}

080019c2 <__sclose>:
 80019c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019c6:	f000 b89d 	b.w	8001b04 <_close_r>

080019ca <__swbuf_r>:
 80019ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019cc:	460e      	mov	r6, r1
 80019ce:	4614      	mov	r4, r2
 80019d0:	4605      	mov	r5, r0
 80019d2:	b118      	cbz	r0, 80019dc <__swbuf_r+0x12>
 80019d4:	6a03      	ldr	r3, [r0, #32]
 80019d6:	b90b      	cbnz	r3, 80019dc <__swbuf_r+0x12>
 80019d8:	f7ff ff22 	bl	8001820 <__sinit>
 80019dc:	69a3      	ldr	r3, [r4, #24]
 80019de:	60a3      	str	r3, [r4, #8]
 80019e0:	89a3      	ldrh	r3, [r4, #12]
 80019e2:	071a      	lsls	r2, r3, #28
 80019e4:	d525      	bpl.n	8001a32 <__swbuf_r+0x68>
 80019e6:	6923      	ldr	r3, [r4, #16]
 80019e8:	b31b      	cbz	r3, 8001a32 <__swbuf_r+0x68>
 80019ea:	6823      	ldr	r3, [r4, #0]
 80019ec:	6922      	ldr	r2, [r4, #16]
 80019ee:	b2f6      	uxtb	r6, r6
 80019f0:	1a98      	subs	r0, r3, r2
 80019f2:	6963      	ldr	r3, [r4, #20]
 80019f4:	4637      	mov	r7, r6
 80019f6:	4283      	cmp	r3, r0
 80019f8:	dc04      	bgt.n	8001a04 <__swbuf_r+0x3a>
 80019fa:	4621      	mov	r1, r4
 80019fc:	4628      	mov	r0, r5
 80019fe:	f000 fa6b 	bl	8001ed8 <_fflush_r>
 8001a02:	b9e0      	cbnz	r0, 8001a3e <__swbuf_r+0x74>
 8001a04:	68a3      	ldr	r3, [r4, #8]
 8001a06:	3b01      	subs	r3, #1
 8001a08:	60a3      	str	r3, [r4, #8]
 8001a0a:	6823      	ldr	r3, [r4, #0]
 8001a0c:	1c5a      	adds	r2, r3, #1
 8001a0e:	6022      	str	r2, [r4, #0]
 8001a10:	701e      	strb	r6, [r3, #0]
 8001a12:	6962      	ldr	r2, [r4, #20]
 8001a14:	1c43      	adds	r3, r0, #1
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d004      	beq.n	8001a24 <__swbuf_r+0x5a>
 8001a1a:	89a3      	ldrh	r3, [r4, #12]
 8001a1c:	07db      	lsls	r3, r3, #31
 8001a1e:	d506      	bpl.n	8001a2e <__swbuf_r+0x64>
 8001a20:	2e0a      	cmp	r6, #10
 8001a22:	d104      	bne.n	8001a2e <__swbuf_r+0x64>
 8001a24:	4621      	mov	r1, r4
 8001a26:	4628      	mov	r0, r5
 8001a28:	f000 fa56 	bl	8001ed8 <_fflush_r>
 8001a2c:	b938      	cbnz	r0, 8001a3e <__swbuf_r+0x74>
 8001a2e:	4638      	mov	r0, r7
 8001a30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a32:	4621      	mov	r1, r4
 8001a34:	4628      	mov	r0, r5
 8001a36:	f000 f805 	bl	8001a44 <__swsetup_r>
 8001a3a:	2800      	cmp	r0, #0
 8001a3c:	d0d5      	beq.n	80019ea <__swbuf_r+0x20>
 8001a3e:	f04f 37ff 	mov.w	r7, #4294967295
 8001a42:	e7f4      	b.n	8001a2e <__swbuf_r+0x64>

08001a44 <__swsetup_r>:
 8001a44:	b538      	push	{r3, r4, r5, lr}
 8001a46:	4b2a      	ldr	r3, [pc, #168]	; (8001af0 <__swsetup_r+0xac>)
 8001a48:	4605      	mov	r5, r0
 8001a4a:	6818      	ldr	r0, [r3, #0]
 8001a4c:	460c      	mov	r4, r1
 8001a4e:	b118      	cbz	r0, 8001a58 <__swsetup_r+0x14>
 8001a50:	6a03      	ldr	r3, [r0, #32]
 8001a52:	b90b      	cbnz	r3, 8001a58 <__swsetup_r+0x14>
 8001a54:	f7ff fee4 	bl	8001820 <__sinit>
 8001a58:	89a3      	ldrh	r3, [r4, #12]
 8001a5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001a5e:	0718      	lsls	r0, r3, #28
 8001a60:	d422      	bmi.n	8001aa8 <__swsetup_r+0x64>
 8001a62:	06d9      	lsls	r1, r3, #27
 8001a64:	d407      	bmi.n	8001a76 <__swsetup_r+0x32>
 8001a66:	2309      	movs	r3, #9
 8001a68:	602b      	str	r3, [r5, #0]
 8001a6a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8001a72:	81a3      	strh	r3, [r4, #12]
 8001a74:	e034      	b.n	8001ae0 <__swsetup_r+0x9c>
 8001a76:	0758      	lsls	r0, r3, #29
 8001a78:	d512      	bpl.n	8001aa0 <__swsetup_r+0x5c>
 8001a7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001a7c:	b141      	cbz	r1, 8001a90 <__swsetup_r+0x4c>
 8001a7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001a82:	4299      	cmp	r1, r3
 8001a84:	d002      	beq.n	8001a8c <__swsetup_r+0x48>
 8001a86:	4628      	mov	r0, r5
 8001a88:	f000 f8b0 	bl	8001bec <_free_r>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	6363      	str	r3, [r4, #52]	; 0x34
 8001a90:	89a3      	ldrh	r3, [r4, #12]
 8001a92:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001a96:	81a3      	strh	r3, [r4, #12]
 8001a98:	2300      	movs	r3, #0
 8001a9a:	6063      	str	r3, [r4, #4]
 8001a9c:	6923      	ldr	r3, [r4, #16]
 8001a9e:	6023      	str	r3, [r4, #0]
 8001aa0:	89a3      	ldrh	r3, [r4, #12]
 8001aa2:	f043 0308 	orr.w	r3, r3, #8
 8001aa6:	81a3      	strh	r3, [r4, #12]
 8001aa8:	6923      	ldr	r3, [r4, #16]
 8001aaa:	b94b      	cbnz	r3, 8001ac0 <__swsetup_r+0x7c>
 8001aac:	89a3      	ldrh	r3, [r4, #12]
 8001aae:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001ab2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ab6:	d003      	beq.n	8001ac0 <__swsetup_r+0x7c>
 8001ab8:	4621      	mov	r1, r4
 8001aba:	4628      	mov	r0, r5
 8001abc:	f000 fa59 	bl	8001f72 <__smakebuf_r>
 8001ac0:	89a0      	ldrh	r0, [r4, #12]
 8001ac2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001ac6:	f010 0301 	ands.w	r3, r0, #1
 8001aca:	d00a      	beq.n	8001ae2 <__swsetup_r+0x9e>
 8001acc:	2300      	movs	r3, #0
 8001ace:	60a3      	str	r3, [r4, #8]
 8001ad0:	6963      	ldr	r3, [r4, #20]
 8001ad2:	425b      	negs	r3, r3
 8001ad4:	61a3      	str	r3, [r4, #24]
 8001ad6:	6923      	ldr	r3, [r4, #16]
 8001ad8:	b943      	cbnz	r3, 8001aec <__swsetup_r+0xa8>
 8001ada:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001ade:	d1c4      	bne.n	8001a6a <__swsetup_r+0x26>
 8001ae0:	bd38      	pop	{r3, r4, r5, pc}
 8001ae2:	0781      	lsls	r1, r0, #30
 8001ae4:	bf58      	it	pl
 8001ae6:	6963      	ldrpl	r3, [r4, #20]
 8001ae8:	60a3      	str	r3, [r4, #8]
 8001aea:	e7f4      	b.n	8001ad6 <__swsetup_r+0x92>
 8001aec:	2000      	movs	r0, #0
 8001aee:	e7f7      	b.n	8001ae0 <__swsetup_r+0x9c>
 8001af0:	20000064 	.word	0x20000064

08001af4 <memset>:
 8001af4:	4603      	mov	r3, r0
 8001af6:	4402      	add	r2, r0
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d100      	bne.n	8001afe <memset+0xa>
 8001afc:	4770      	bx	lr
 8001afe:	f803 1b01 	strb.w	r1, [r3], #1
 8001b02:	e7f9      	b.n	8001af8 <memset+0x4>

08001b04 <_close_r>:
 8001b04:	b538      	push	{r3, r4, r5, lr}
 8001b06:	2300      	movs	r3, #0
 8001b08:	4d05      	ldr	r5, [pc, #20]	; (8001b20 <_close_r+0x1c>)
 8001b0a:	4604      	mov	r4, r0
 8001b0c:	4608      	mov	r0, r1
 8001b0e:	602b      	str	r3, [r5, #0]
 8001b10:	f7fe fc9a 	bl	8000448 <_close>
 8001b14:	1c43      	adds	r3, r0, #1
 8001b16:	d102      	bne.n	8001b1e <_close_r+0x1a>
 8001b18:	682b      	ldr	r3, [r5, #0]
 8001b1a:	b103      	cbz	r3, 8001b1e <_close_r+0x1a>
 8001b1c:	6023      	str	r3, [r4, #0]
 8001b1e:	bd38      	pop	{r3, r4, r5, pc}
 8001b20:	20000210 	.word	0x20000210

08001b24 <_lseek_r>:
 8001b24:	b538      	push	{r3, r4, r5, lr}
 8001b26:	4604      	mov	r4, r0
 8001b28:	4608      	mov	r0, r1
 8001b2a:	4611      	mov	r1, r2
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	4d05      	ldr	r5, [pc, #20]	; (8001b44 <_lseek_r+0x20>)
 8001b30:	602a      	str	r2, [r5, #0]
 8001b32:	461a      	mov	r2, r3
 8001b34:	f7fe fcac 	bl	8000490 <_lseek>
 8001b38:	1c43      	adds	r3, r0, #1
 8001b3a:	d102      	bne.n	8001b42 <_lseek_r+0x1e>
 8001b3c:	682b      	ldr	r3, [r5, #0]
 8001b3e:	b103      	cbz	r3, 8001b42 <_lseek_r+0x1e>
 8001b40:	6023      	str	r3, [r4, #0]
 8001b42:	bd38      	pop	{r3, r4, r5, pc}
 8001b44:	20000210 	.word	0x20000210

08001b48 <_read_r>:
 8001b48:	b538      	push	{r3, r4, r5, lr}
 8001b4a:	4604      	mov	r4, r0
 8001b4c:	4608      	mov	r0, r1
 8001b4e:	4611      	mov	r1, r2
 8001b50:	2200      	movs	r2, #0
 8001b52:	4d05      	ldr	r5, [pc, #20]	; (8001b68 <_read_r+0x20>)
 8001b54:	602a      	str	r2, [r5, #0]
 8001b56:	461a      	mov	r2, r3
 8001b58:	f7fe fc59 	bl	800040e <_read>
 8001b5c:	1c43      	adds	r3, r0, #1
 8001b5e:	d102      	bne.n	8001b66 <_read_r+0x1e>
 8001b60:	682b      	ldr	r3, [r5, #0]
 8001b62:	b103      	cbz	r3, 8001b66 <_read_r+0x1e>
 8001b64:	6023      	str	r3, [r4, #0]
 8001b66:	bd38      	pop	{r3, r4, r5, pc}
 8001b68:	20000210 	.word	0x20000210

08001b6c <_write_r>:
 8001b6c:	b538      	push	{r3, r4, r5, lr}
 8001b6e:	4604      	mov	r4, r0
 8001b70:	4608      	mov	r0, r1
 8001b72:	4611      	mov	r1, r2
 8001b74:	2200      	movs	r2, #0
 8001b76:	4d05      	ldr	r5, [pc, #20]	; (8001b8c <_write_r+0x20>)
 8001b78:	602a      	str	r2, [r5, #0]
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	f7fe fae6 	bl	800014c <_write>
 8001b80:	1c43      	adds	r3, r0, #1
 8001b82:	d102      	bne.n	8001b8a <_write_r+0x1e>
 8001b84:	682b      	ldr	r3, [r5, #0]
 8001b86:	b103      	cbz	r3, 8001b8a <_write_r+0x1e>
 8001b88:	6023      	str	r3, [r4, #0]
 8001b8a:	bd38      	pop	{r3, r4, r5, pc}
 8001b8c:	20000210 	.word	0x20000210

08001b90 <__errno>:
 8001b90:	4b01      	ldr	r3, [pc, #4]	; (8001b98 <__errno+0x8>)
 8001b92:	6818      	ldr	r0, [r3, #0]
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	20000064 	.word	0x20000064

08001b9c <__libc_init_array>:
 8001b9c:	b570      	push	{r4, r5, r6, lr}
 8001b9e:	2600      	movs	r6, #0
 8001ba0:	4d0c      	ldr	r5, [pc, #48]	; (8001bd4 <__libc_init_array+0x38>)
 8001ba2:	4c0d      	ldr	r4, [pc, #52]	; (8001bd8 <__libc_init_array+0x3c>)
 8001ba4:	1b64      	subs	r4, r4, r5
 8001ba6:	10a4      	asrs	r4, r4, #2
 8001ba8:	42a6      	cmp	r6, r4
 8001baa:	d109      	bne.n	8001bc0 <__libc_init_array+0x24>
 8001bac:	f000 fa50 	bl	8002050 <_init>
 8001bb0:	2600      	movs	r6, #0
 8001bb2:	4d0a      	ldr	r5, [pc, #40]	; (8001bdc <__libc_init_array+0x40>)
 8001bb4:	4c0a      	ldr	r4, [pc, #40]	; (8001be0 <__libc_init_array+0x44>)
 8001bb6:	1b64      	subs	r4, r4, r5
 8001bb8:	10a4      	asrs	r4, r4, #2
 8001bba:	42a6      	cmp	r6, r4
 8001bbc:	d105      	bne.n	8001bca <__libc_init_array+0x2e>
 8001bbe:	bd70      	pop	{r4, r5, r6, pc}
 8001bc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bc4:	4798      	blx	r3
 8001bc6:	3601      	adds	r6, #1
 8001bc8:	e7ee      	b.n	8001ba8 <__libc_init_array+0xc>
 8001bca:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bce:	4798      	blx	r3
 8001bd0:	3601      	adds	r6, #1
 8001bd2:	e7f2      	b.n	8001bba <__libc_init_array+0x1e>
 8001bd4:	080020a4 	.word	0x080020a4
 8001bd8:	080020a4 	.word	0x080020a4
 8001bdc:	080020a4 	.word	0x080020a4
 8001be0:	080020a8 	.word	0x080020a8

08001be4 <__retarget_lock_init_recursive>:
 8001be4:	4770      	bx	lr

08001be6 <__retarget_lock_acquire_recursive>:
 8001be6:	4770      	bx	lr

08001be8 <__retarget_lock_release_recursive>:
 8001be8:	4770      	bx	lr
	...

08001bec <_free_r>:
 8001bec:	b538      	push	{r3, r4, r5, lr}
 8001bee:	4605      	mov	r5, r0
 8001bf0:	2900      	cmp	r1, #0
 8001bf2:	d040      	beq.n	8001c76 <_free_r+0x8a>
 8001bf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001bf8:	1f0c      	subs	r4, r1, #4
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	bfb8      	it	lt
 8001bfe:	18e4      	addlt	r4, r4, r3
 8001c00:	f000 f8dc 	bl	8001dbc <__malloc_lock>
 8001c04:	4a1c      	ldr	r2, [pc, #112]	; (8001c78 <_free_r+0x8c>)
 8001c06:	6813      	ldr	r3, [r2, #0]
 8001c08:	b933      	cbnz	r3, 8001c18 <_free_r+0x2c>
 8001c0a:	6063      	str	r3, [r4, #4]
 8001c0c:	6014      	str	r4, [r2, #0]
 8001c0e:	4628      	mov	r0, r5
 8001c10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001c14:	f000 b8d8 	b.w	8001dc8 <__malloc_unlock>
 8001c18:	42a3      	cmp	r3, r4
 8001c1a:	d908      	bls.n	8001c2e <_free_r+0x42>
 8001c1c:	6820      	ldr	r0, [r4, #0]
 8001c1e:	1821      	adds	r1, r4, r0
 8001c20:	428b      	cmp	r3, r1
 8001c22:	bf01      	itttt	eq
 8001c24:	6819      	ldreq	r1, [r3, #0]
 8001c26:	685b      	ldreq	r3, [r3, #4]
 8001c28:	1809      	addeq	r1, r1, r0
 8001c2a:	6021      	streq	r1, [r4, #0]
 8001c2c:	e7ed      	b.n	8001c0a <_free_r+0x1e>
 8001c2e:	461a      	mov	r2, r3
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	b10b      	cbz	r3, 8001c38 <_free_r+0x4c>
 8001c34:	42a3      	cmp	r3, r4
 8001c36:	d9fa      	bls.n	8001c2e <_free_r+0x42>
 8001c38:	6811      	ldr	r1, [r2, #0]
 8001c3a:	1850      	adds	r0, r2, r1
 8001c3c:	42a0      	cmp	r0, r4
 8001c3e:	d10b      	bne.n	8001c58 <_free_r+0x6c>
 8001c40:	6820      	ldr	r0, [r4, #0]
 8001c42:	4401      	add	r1, r0
 8001c44:	1850      	adds	r0, r2, r1
 8001c46:	4283      	cmp	r3, r0
 8001c48:	6011      	str	r1, [r2, #0]
 8001c4a:	d1e0      	bne.n	8001c0e <_free_r+0x22>
 8001c4c:	6818      	ldr	r0, [r3, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	4408      	add	r0, r1
 8001c52:	6010      	str	r0, [r2, #0]
 8001c54:	6053      	str	r3, [r2, #4]
 8001c56:	e7da      	b.n	8001c0e <_free_r+0x22>
 8001c58:	d902      	bls.n	8001c60 <_free_r+0x74>
 8001c5a:	230c      	movs	r3, #12
 8001c5c:	602b      	str	r3, [r5, #0]
 8001c5e:	e7d6      	b.n	8001c0e <_free_r+0x22>
 8001c60:	6820      	ldr	r0, [r4, #0]
 8001c62:	1821      	adds	r1, r4, r0
 8001c64:	428b      	cmp	r3, r1
 8001c66:	bf01      	itttt	eq
 8001c68:	6819      	ldreq	r1, [r3, #0]
 8001c6a:	685b      	ldreq	r3, [r3, #4]
 8001c6c:	1809      	addeq	r1, r1, r0
 8001c6e:	6021      	streq	r1, [r4, #0]
 8001c70:	6063      	str	r3, [r4, #4]
 8001c72:	6054      	str	r4, [r2, #4]
 8001c74:	e7cb      	b.n	8001c0e <_free_r+0x22>
 8001c76:	bd38      	pop	{r3, r4, r5, pc}
 8001c78:	20000218 	.word	0x20000218

08001c7c <sbrk_aligned>:
 8001c7c:	b570      	push	{r4, r5, r6, lr}
 8001c7e:	4e0e      	ldr	r6, [pc, #56]	; (8001cb8 <sbrk_aligned+0x3c>)
 8001c80:	460c      	mov	r4, r1
 8001c82:	6831      	ldr	r1, [r6, #0]
 8001c84:	4605      	mov	r5, r0
 8001c86:	b911      	cbnz	r1, 8001c8e <sbrk_aligned+0x12>
 8001c88:	f000 f9d2 	bl	8002030 <_sbrk_r>
 8001c8c:	6030      	str	r0, [r6, #0]
 8001c8e:	4621      	mov	r1, r4
 8001c90:	4628      	mov	r0, r5
 8001c92:	f000 f9cd 	bl	8002030 <_sbrk_r>
 8001c96:	1c43      	adds	r3, r0, #1
 8001c98:	d00a      	beq.n	8001cb0 <sbrk_aligned+0x34>
 8001c9a:	1cc4      	adds	r4, r0, #3
 8001c9c:	f024 0403 	bic.w	r4, r4, #3
 8001ca0:	42a0      	cmp	r0, r4
 8001ca2:	d007      	beq.n	8001cb4 <sbrk_aligned+0x38>
 8001ca4:	1a21      	subs	r1, r4, r0
 8001ca6:	4628      	mov	r0, r5
 8001ca8:	f000 f9c2 	bl	8002030 <_sbrk_r>
 8001cac:	3001      	adds	r0, #1
 8001cae:	d101      	bne.n	8001cb4 <sbrk_aligned+0x38>
 8001cb0:	f04f 34ff 	mov.w	r4, #4294967295
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	bd70      	pop	{r4, r5, r6, pc}
 8001cb8:	2000021c 	.word	0x2000021c

08001cbc <_malloc_r>:
 8001cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001cc0:	1ccd      	adds	r5, r1, #3
 8001cc2:	f025 0503 	bic.w	r5, r5, #3
 8001cc6:	3508      	adds	r5, #8
 8001cc8:	2d0c      	cmp	r5, #12
 8001cca:	bf38      	it	cc
 8001ccc:	250c      	movcc	r5, #12
 8001cce:	2d00      	cmp	r5, #0
 8001cd0:	4607      	mov	r7, r0
 8001cd2:	db01      	blt.n	8001cd8 <_malloc_r+0x1c>
 8001cd4:	42a9      	cmp	r1, r5
 8001cd6:	d905      	bls.n	8001ce4 <_malloc_r+0x28>
 8001cd8:	230c      	movs	r3, #12
 8001cda:	2600      	movs	r6, #0
 8001cdc:	603b      	str	r3, [r7, #0]
 8001cde:	4630      	mov	r0, r6
 8001ce0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001ce4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8001db8 <_malloc_r+0xfc>
 8001ce8:	f000 f868 	bl	8001dbc <__malloc_lock>
 8001cec:	f8d8 3000 	ldr.w	r3, [r8]
 8001cf0:	461c      	mov	r4, r3
 8001cf2:	bb5c      	cbnz	r4, 8001d4c <_malloc_r+0x90>
 8001cf4:	4629      	mov	r1, r5
 8001cf6:	4638      	mov	r0, r7
 8001cf8:	f7ff ffc0 	bl	8001c7c <sbrk_aligned>
 8001cfc:	1c43      	adds	r3, r0, #1
 8001cfe:	4604      	mov	r4, r0
 8001d00:	d155      	bne.n	8001dae <_malloc_r+0xf2>
 8001d02:	f8d8 4000 	ldr.w	r4, [r8]
 8001d06:	4626      	mov	r6, r4
 8001d08:	2e00      	cmp	r6, #0
 8001d0a:	d145      	bne.n	8001d98 <_malloc_r+0xdc>
 8001d0c:	2c00      	cmp	r4, #0
 8001d0e:	d048      	beq.n	8001da2 <_malloc_r+0xe6>
 8001d10:	6823      	ldr	r3, [r4, #0]
 8001d12:	4631      	mov	r1, r6
 8001d14:	4638      	mov	r0, r7
 8001d16:	eb04 0903 	add.w	r9, r4, r3
 8001d1a:	f000 f989 	bl	8002030 <_sbrk_r>
 8001d1e:	4581      	cmp	r9, r0
 8001d20:	d13f      	bne.n	8001da2 <_malloc_r+0xe6>
 8001d22:	6821      	ldr	r1, [r4, #0]
 8001d24:	4638      	mov	r0, r7
 8001d26:	1a6d      	subs	r5, r5, r1
 8001d28:	4629      	mov	r1, r5
 8001d2a:	f7ff ffa7 	bl	8001c7c <sbrk_aligned>
 8001d2e:	3001      	adds	r0, #1
 8001d30:	d037      	beq.n	8001da2 <_malloc_r+0xe6>
 8001d32:	6823      	ldr	r3, [r4, #0]
 8001d34:	442b      	add	r3, r5
 8001d36:	6023      	str	r3, [r4, #0]
 8001d38:	f8d8 3000 	ldr.w	r3, [r8]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d038      	beq.n	8001db2 <_malloc_r+0xf6>
 8001d40:	685a      	ldr	r2, [r3, #4]
 8001d42:	42a2      	cmp	r2, r4
 8001d44:	d12b      	bne.n	8001d9e <_malloc_r+0xe2>
 8001d46:	2200      	movs	r2, #0
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	e00f      	b.n	8001d6c <_malloc_r+0xb0>
 8001d4c:	6822      	ldr	r2, [r4, #0]
 8001d4e:	1b52      	subs	r2, r2, r5
 8001d50:	d41f      	bmi.n	8001d92 <_malloc_r+0xd6>
 8001d52:	2a0b      	cmp	r2, #11
 8001d54:	d917      	bls.n	8001d86 <_malloc_r+0xca>
 8001d56:	1961      	adds	r1, r4, r5
 8001d58:	42a3      	cmp	r3, r4
 8001d5a:	6025      	str	r5, [r4, #0]
 8001d5c:	bf18      	it	ne
 8001d5e:	6059      	strne	r1, [r3, #4]
 8001d60:	6863      	ldr	r3, [r4, #4]
 8001d62:	bf08      	it	eq
 8001d64:	f8c8 1000 	streq.w	r1, [r8]
 8001d68:	5162      	str	r2, [r4, r5]
 8001d6a:	604b      	str	r3, [r1, #4]
 8001d6c:	4638      	mov	r0, r7
 8001d6e:	f104 060b 	add.w	r6, r4, #11
 8001d72:	f000 f829 	bl	8001dc8 <__malloc_unlock>
 8001d76:	f026 0607 	bic.w	r6, r6, #7
 8001d7a:	1d23      	adds	r3, r4, #4
 8001d7c:	1af2      	subs	r2, r6, r3
 8001d7e:	d0ae      	beq.n	8001cde <_malloc_r+0x22>
 8001d80:	1b9b      	subs	r3, r3, r6
 8001d82:	50a3      	str	r3, [r4, r2]
 8001d84:	e7ab      	b.n	8001cde <_malloc_r+0x22>
 8001d86:	42a3      	cmp	r3, r4
 8001d88:	6862      	ldr	r2, [r4, #4]
 8001d8a:	d1dd      	bne.n	8001d48 <_malloc_r+0x8c>
 8001d8c:	f8c8 2000 	str.w	r2, [r8]
 8001d90:	e7ec      	b.n	8001d6c <_malloc_r+0xb0>
 8001d92:	4623      	mov	r3, r4
 8001d94:	6864      	ldr	r4, [r4, #4]
 8001d96:	e7ac      	b.n	8001cf2 <_malloc_r+0x36>
 8001d98:	4634      	mov	r4, r6
 8001d9a:	6876      	ldr	r6, [r6, #4]
 8001d9c:	e7b4      	b.n	8001d08 <_malloc_r+0x4c>
 8001d9e:	4613      	mov	r3, r2
 8001da0:	e7cc      	b.n	8001d3c <_malloc_r+0x80>
 8001da2:	230c      	movs	r3, #12
 8001da4:	4638      	mov	r0, r7
 8001da6:	603b      	str	r3, [r7, #0]
 8001da8:	f000 f80e 	bl	8001dc8 <__malloc_unlock>
 8001dac:	e797      	b.n	8001cde <_malloc_r+0x22>
 8001dae:	6025      	str	r5, [r4, #0]
 8001db0:	e7dc      	b.n	8001d6c <_malloc_r+0xb0>
 8001db2:	605b      	str	r3, [r3, #4]
 8001db4:	deff      	udf	#255	; 0xff
 8001db6:	bf00      	nop
 8001db8:	20000218 	.word	0x20000218

08001dbc <__malloc_lock>:
 8001dbc:	4801      	ldr	r0, [pc, #4]	; (8001dc4 <__malloc_lock+0x8>)
 8001dbe:	f7ff bf12 	b.w	8001be6 <__retarget_lock_acquire_recursive>
 8001dc2:	bf00      	nop
 8001dc4:	20000214 	.word	0x20000214

08001dc8 <__malloc_unlock>:
 8001dc8:	4801      	ldr	r0, [pc, #4]	; (8001dd0 <__malloc_unlock+0x8>)
 8001dca:	f7ff bf0d 	b.w	8001be8 <__retarget_lock_release_recursive>
 8001dce:	bf00      	nop
 8001dd0:	20000214 	.word	0x20000214

08001dd4 <__sflush_r>:
 8001dd4:	898a      	ldrh	r2, [r1, #12]
 8001dd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dd8:	4605      	mov	r5, r0
 8001dda:	0710      	lsls	r0, r2, #28
 8001ddc:	460c      	mov	r4, r1
 8001dde:	d457      	bmi.n	8001e90 <__sflush_r+0xbc>
 8001de0:	684b      	ldr	r3, [r1, #4]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	dc04      	bgt.n	8001df0 <__sflush_r+0x1c>
 8001de6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	dc01      	bgt.n	8001df0 <__sflush_r+0x1c>
 8001dec:	2000      	movs	r0, #0
 8001dee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001df0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001df2:	2e00      	cmp	r6, #0
 8001df4:	d0fa      	beq.n	8001dec <__sflush_r+0x18>
 8001df6:	2300      	movs	r3, #0
 8001df8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001dfc:	682f      	ldr	r7, [r5, #0]
 8001dfe:	6a21      	ldr	r1, [r4, #32]
 8001e00:	602b      	str	r3, [r5, #0]
 8001e02:	d032      	beq.n	8001e6a <__sflush_r+0x96>
 8001e04:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001e06:	89a3      	ldrh	r3, [r4, #12]
 8001e08:	075a      	lsls	r2, r3, #29
 8001e0a:	d505      	bpl.n	8001e18 <__sflush_r+0x44>
 8001e0c:	6863      	ldr	r3, [r4, #4]
 8001e0e:	1ac0      	subs	r0, r0, r3
 8001e10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001e12:	b10b      	cbz	r3, 8001e18 <__sflush_r+0x44>
 8001e14:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e16:	1ac0      	subs	r0, r0, r3
 8001e18:	2300      	movs	r3, #0
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001e1e:	4628      	mov	r0, r5
 8001e20:	6a21      	ldr	r1, [r4, #32]
 8001e22:	47b0      	blx	r6
 8001e24:	1c43      	adds	r3, r0, #1
 8001e26:	89a3      	ldrh	r3, [r4, #12]
 8001e28:	d106      	bne.n	8001e38 <__sflush_r+0x64>
 8001e2a:	6829      	ldr	r1, [r5, #0]
 8001e2c:	291d      	cmp	r1, #29
 8001e2e:	d82b      	bhi.n	8001e88 <__sflush_r+0xb4>
 8001e30:	4a28      	ldr	r2, [pc, #160]	; (8001ed4 <__sflush_r+0x100>)
 8001e32:	410a      	asrs	r2, r1
 8001e34:	07d6      	lsls	r6, r2, #31
 8001e36:	d427      	bmi.n	8001e88 <__sflush_r+0xb4>
 8001e38:	2200      	movs	r2, #0
 8001e3a:	6062      	str	r2, [r4, #4]
 8001e3c:	6922      	ldr	r2, [r4, #16]
 8001e3e:	04d9      	lsls	r1, r3, #19
 8001e40:	6022      	str	r2, [r4, #0]
 8001e42:	d504      	bpl.n	8001e4e <__sflush_r+0x7a>
 8001e44:	1c42      	adds	r2, r0, #1
 8001e46:	d101      	bne.n	8001e4c <__sflush_r+0x78>
 8001e48:	682b      	ldr	r3, [r5, #0]
 8001e4a:	b903      	cbnz	r3, 8001e4e <__sflush_r+0x7a>
 8001e4c:	6560      	str	r0, [r4, #84]	; 0x54
 8001e4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001e50:	602f      	str	r7, [r5, #0]
 8001e52:	2900      	cmp	r1, #0
 8001e54:	d0ca      	beq.n	8001dec <__sflush_r+0x18>
 8001e56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001e5a:	4299      	cmp	r1, r3
 8001e5c:	d002      	beq.n	8001e64 <__sflush_r+0x90>
 8001e5e:	4628      	mov	r0, r5
 8001e60:	f7ff fec4 	bl	8001bec <_free_r>
 8001e64:	2000      	movs	r0, #0
 8001e66:	6360      	str	r0, [r4, #52]	; 0x34
 8001e68:	e7c1      	b.n	8001dee <__sflush_r+0x1a>
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	4628      	mov	r0, r5
 8001e6e:	47b0      	blx	r6
 8001e70:	1c41      	adds	r1, r0, #1
 8001e72:	d1c8      	bne.n	8001e06 <__sflush_r+0x32>
 8001e74:	682b      	ldr	r3, [r5, #0]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d0c5      	beq.n	8001e06 <__sflush_r+0x32>
 8001e7a:	2b1d      	cmp	r3, #29
 8001e7c:	d001      	beq.n	8001e82 <__sflush_r+0xae>
 8001e7e:	2b16      	cmp	r3, #22
 8001e80:	d101      	bne.n	8001e86 <__sflush_r+0xb2>
 8001e82:	602f      	str	r7, [r5, #0]
 8001e84:	e7b2      	b.n	8001dec <__sflush_r+0x18>
 8001e86:	89a3      	ldrh	r3, [r4, #12]
 8001e88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e8c:	81a3      	strh	r3, [r4, #12]
 8001e8e:	e7ae      	b.n	8001dee <__sflush_r+0x1a>
 8001e90:	690f      	ldr	r7, [r1, #16]
 8001e92:	2f00      	cmp	r7, #0
 8001e94:	d0aa      	beq.n	8001dec <__sflush_r+0x18>
 8001e96:	0793      	lsls	r3, r2, #30
 8001e98:	bf18      	it	ne
 8001e9a:	2300      	movne	r3, #0
 8001e9c:	680e      	ldr	r6, [r1, #0]
 8001e9e:	bf08      	it	eq
 8001ea0:	694b      	ldreq	r3, [r1, #20]
 8001ea2:	1bf6      	subs	r6, r6, r7
 8001ea4:	600f      	str	r7, [r1, #0]
 8001ea6:	608b      	str	r3, [r1, #8]
 8001ea8:	2e00      	cmp	r6, #0
 8001eaa:	dd9f      	ble.n	8001dec <__sflush_r+0x18>
 8001eac:	4633      	mov	r3, r6
 8001eae:	463a      	mov	r2, r7
 8001eb0:	4628      	mov	r0, r5
 8001eb2:	6a21      	ldr	r1, [r4, #32]
 8001eb4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8001eb8:	47e0      	blx	ip
 8001eba:	2800      	cmp	r0, #0
 8001ebc:	dc06      	bgt.n	8001ecc <__sflush_r+0xf8>
 8001ebe:	89a3      	ldrh	r3, [r4, #12]
 8001ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ec4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ec8:	81a3      	strh	r3, [r4, #12]
 8001eca:	e790      	b.n	8001dee <__sflush_r+0x1a>
 8001ecc:	4407      	add	r7, r0
 8001ece:	1a36      	subs	r6, r6, r0
 8001ed0:	e7ea      	b.n	8001ea8 <__sflush_r+0xd4>
 8001ed2:	bf00      	nop
 8001ed4:	dfbffffe 	.word	0xdfbffffe

08001ed8 <_fflush_r>:
 8001ed8:	b538      	push	{r3, r4, r5, lr}
 8001eda:	690b      	ldr	r3, [r1, #16]
 8001edc:	4605      	mov	r5, r0
 8001ede:	460c      	mov	r4, r1
 8001ee0:	b913      	cbnz	r3, 8001ee8 <_fflush_r+0x10>
 8001ee2:	2500      	movs	r5, #0
 8001ee4:	4628      	mov	r0, r5
 8001ee6:	bd38      	pop	{r3, r4, r5, pc}
 8001ee8:	b118      	cbz	r0, 8001ef2 <_fflush_r+0x1a>
 8001eea:	6a03      	ldr	r3, [r0, #32]
 8001eec:	b90b      	cbnz	r3, 8001ef2 <_fflush_r+0x1a>
 8001eee:	f7ff fc97 	bl	8001820 <__sinit>
 8001ef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0f3      	beq.n	8001ee2 <_fflush_r+0xa>
 8001efa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001efc:	07d0      	lsls	r0, r2, #31
 8001efe:	d404      	bmi.n	8001f0a <_fflush_r+0x32>
 8001f00:	0599      	lsls	r1, r3, #22
 8001f02:	d402      	bmi.n	8001f0a <_fflush_r+0x32>
 8001f04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001f06:	f7ff fe6e 	bl	8001be6 <__retarget_lock_acquire_recursive>
 8001f0a:	4628      	mov	r0, r5
 8001f0c:	4621      	mov	r1, r4
 8001f0e:	f7ff ff61 	bl	8001dd4 <__sflush_r>
 8001f12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001f14:	4605      	mov	r5, r0
 8001f16:	07da      	lsls	r2, r3, #31
 8001f18:	d4e4      	bmi.n	8001ee4 <_fflush_r+0xc>
 8001f1a:	89a3      	ldrh	r3, [r4, #12]
 8001f1c:	059b      	lsls	r3, r3, #22
 8001f1e:	d4e1      	bmi.n	8001ee4 <_fflush_r+0xc>
 8001f20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001f22:	f7ff fe61 	bl	8001be8 <__retarget_lock_release_recursive>
 8001f26:	e7dd      	b.n	8001ee4 <_fflush_r+0xc>

08001f28 <__swhatbuf_r>:
 8001f28:	b570      	push	{r4, r5, r6, lr}
 8001f2a:	460c      	mov	r4, r1
 8001f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f30:	4615      	mov	r5, r2
 8001f32:	2900      	cmp	r1, #0
 8001f34:	461e      	mov	r6, r3
 8001f36:	b096      	sub	sp, #88	; 0x58
 8001f38:	da0c      	bge.n	8001f54 <__swhatbuf_r+0x2c>
 8001f3a:	89a3      	ldrh	r3, [r4, #12]
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001f42:	bf0c      	ite	eq
 8001f44:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8001f48:	2340      	movne	r3, #64	; 0x40
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	6031      	str	r1, [r6, #0]
 8001f4e:	602b      	str	r3, [r5, #0]
 8001f50:	b016      	add	sp, #88	; 0x58
 8001f52:	bd70      	pop	{r4, r5, r6, pc}
 8001f54:	466a      	mov	r2, sp
 8001f56:	f000 f849 	bl	8001fec <_fstat_r>
 8001f5a:	2800      	cmp	r0, #0
 8001f5c:	dbed      	blt.n	8001f3a <__swhatbuf_r+0x12>
 8001f5e:	9901      	ldr	r1, [sp, #4]
 8001f60:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8001f64:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8001f68:	4259      	negs	r1, r3
 8001f6a:	4159      	adcs	r1, r3
 8001f6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f70:	e7eb      	b.n	8001f4a <__swhatbuf_r+0x22>

08001f72 <__smakebuf_r>:
 8001f72:	898b      	ldrh	r3, [r1, #12]
 8001f74:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001f76:	079d      	lsls	r5, r3, #30
 8001f78:	4606      	mov	r6, r0
 8001f7a:	460c      	mov	r4, r1
 8001f7c:	d507      	bpl.n	8001f8e <__smakebuf_r+0x1c>
 8001f7e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8001f82:	6023      	str	r3, [r4, #0]
 8001f84:	6123      	str	r3, [r4, #16]
 8001f86:	2301      	movs	r3, #1
 8001f88:	6163      	str	r3, [r4, #20]
 8001f8a:	b002      	add	sp, #8
 8001f8c:	bd70      	pop	{r4, r5, r6, pc}
 8001f8e:	466a      	mov	r2, sp
 8001f90:	ab01      	add	r3, sp, #4
 8001f92:	f7ff ffc9 	bl	8001f28 <__swhatbuf_r>
 8001f96:	9900      	ldr	r1, [sp, #0]
 8001f98:	4605      	mov	r5, r0
 8001f9a:	4630      	mov	r0, r6
 8001f9c:	f7ff fe8e 	bl	8001cbc <_malloc_r>
 8001fa0:	b948      	cbnz	r0, 8001fb6 <__smakebuf_r+0x44>
 8001fa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001fa6:	059a      	lsls	r2, r3, #22
 8001fa8:	d4ef      	bmi.n	8001f8a <__smakebuf_r+0x18>
 8001faa:	f023 0303 	bic.w	r3, r3, #3
 8001fae:	f043 0302 	orr.w	r3, r3, #2
 8001fb2:	81a3      	strh	r3, [r4, #12]
 8001fb4:	e7e3      	b.n	8001f7e <__smakebuf_r+0xc>
 8001fb6:	89a3      	ldrh	r3, [r4, #12]
 8001fb8:	6020      	str	r0, [r4, #0]
 8001fba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fbe:	81a3      	strh	r3, [r4, #12]
 8001fc0:	9b00      	ldr	r3, [sp, #0]
 8001fc2:	6120      	str	r0, [r4, #16]
 8001fc4:	6163      	str	r3, [r4, #20]
 8001fc6:	9b01      	ldr	r3, [sp, #4]
 8001fc8:	b15b      	cbz	r3, 8001fe2 <__smakebuf_r+0x70>
 8001fca:	4630      	mov	r0, r6
 8001fcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001fd0:	f000 f81e 	bl	8002010 <_isatty_r>
 8001fd4:	b128      	cbz	r0, 8001fe2 <__smakebuf_r+0x70>
 8001fd6:	89a3      	ldrh	r3, [r4, #12]
 8001fd8:	f023 0303 	bic.w	r3, r3, #3
 8001fdc:	f043 0301 	orr.w	r3, r3, #1
 8001fe0:	81a3      	strh	r3, [r4, #12]
 8001fe2:	89a3      	ldrh	r3, [r4, #12]
 8001fe4:	431d      	orrs	r5, r3
 8001fe6:	81a5      	strh	r5, [r4, #12]
 8001fe8:	e7cf      	b.n	8001f8a <__smakebuf_r+0x18>
	...

08001fec <_fstat_r>:
 8001fec:	b538      	push	{r3, r4, r5, lr}
 8001fee:	2300      	movs	r3, #0
 8001ff0:	4d06      	ldr	r5, [pc, #24]	; (800200c <_fstat_r+0x20>)
 8001ff2:	4604      	mov	r4, r0
 8001ff4:	4608      	mov	r0, r1
 8001ff6:	4611      	mov	r1, r2
 8001ff8:	602b      	str	r3, [r5, #0]
 8001ffa:	f7fe fa30 	bl	800045e <_fstat>
 8001ffe:	1c43      	adds	r3, r0, #1
 8002000:	d102      	bne.n	8002008 <_fstat_r+0x1c>
 8002002:	682b      	ldr	r3, [r5, #0]
 8002004:	b103      	cbz	r3, 8002008 <_fstat_r+0x1c>
 8002006:	6023      	str	r3, [r4, #0]
 8002008:	bd38      	pop	{r3, r4, r5, pc}
 800200a:	bf00      	nop
 800200c:	20000210 	.word	0x20000210

08002010 <_isatty_r>:
 8002010:	b538      	push	{r3, r4, r5, lr}
 8002012:	2300      	movs	r3, #0
 8002014:	4d05      	ldr	r5, [pc, #20]	; (800202c <_isatty_r+0x1c>)
 8002016:	4604      	mov	r4, r0
 8002018:	4608      	mov	r0, r1
 800201a:	602b      	str	r3, [r5, #0]
 800201c:	f7fe fa2e 	bl	800047c <_isatty>
 8002020:	1c43      	adds	r3, r0, #1
 8002022:	d102      	bne.n	800202a <_isatty_r+0x1a>
 8002024:	682b      	ldr	r3, [r5, #0]
 8002026:	b103      	cbz	r3, 800202a <_isatty_r+0x1a>
 8002028:	6023      	str	r3, [r4, #0]
 800202a:	bd38      	pop	{r3, r4, r5, pc}
 800202c:	20000210 	.word	0x20000210

08002030 <_sbrk_r>:
 8002030:	b538      	push	{r3, r4, r5, lr}
 8002032:	2300      	movs	r3, #0
 8002034:	4d05      	ldr	r5, [pc, #20]	; (800204c <_sbrk_r+0x1c>)
 8002036:	4604      	mov	r4, r0
 8002038:	4608      	mov	r0, r1
 800203a:	602b      	str	r3, [r5, #0]
 800203c:	f7fe fa34 	bl	80004a8 <_sbrk>
 8002040:	1c43      	adds	r3, r0, #1
 8002042:	d102      	bne.n	800204a <_sbrk_r+0x1a>
 8002044:	682b      	ldr	r3, [r5, #0]
 8002046:	b103      	cbz	r3, 800204a <_sbrk_r+0x1a>
 8002048:	6023      	str	r3, [r4, #0]
 800204a:	bd38      	pop	{r3, r4, r5, pc}
 800204c:	20000210 	.word	0x20000210

08002050 <_init>:
 8002050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002052:	bf00      	nop
 8002054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002056:	bc08      	pop	{r3}
 8002058:	469e      	mov	lr, r3
 800205a:	4770      	bx	lr

0800205c <_fini>:
 800205c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800205e:	bf00      	nop
 8002060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002062:	bc08      	pop	{r3}
 8002064:	469e      	mov	lr, r3
 8002066:	4770      	bx	lr
