
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035528                       # Number of seconds simulated
sim_ticks                                 35527970073                       # Number of ticks simulated
final_tick                               565092350010                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 282796                       # Simulator instruction rate (inst/s)
host_op_rate                                   363941                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2318815                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923468                       # Number of bytes of host memory used
host_seconds                                 15321.61                       # Real time elapsed on the host
sim_insts                                  4332882590                       # Number of instructions simulated
sim_ops                                    5576156882                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1961472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1921280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       860288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       705152                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5455360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1795968                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1795968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15324                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15010                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6721                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5509                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42620                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14031                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14031                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55209234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54077956                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     24214387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        61248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19847799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               153551131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36028                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54042                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        61248                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             201757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50550819                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50550819                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50550819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55209234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54077956                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     24214387                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        61248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19847799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              204101951                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85198970                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30988472                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25418841                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012283                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13045814                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087499                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162293                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87163                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31995219                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170025604                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30988472                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15249792                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36558846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10786401                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6662156                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15657122                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808685                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83958324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47399478     56.46%     56.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3650682      4.35%     60.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196868      3.81%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3434264      4.09%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3023082      3.60%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575234      1.88%     74.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1023981      1.22%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2698269      3.21%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17956466     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83958324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363719                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.995630                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33662297                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6239729                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34773644                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546997                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8735648                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076853                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6476                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201716994                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51082                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8735648                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35323540                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2731340                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       810541                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33629991                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2727256                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194905365                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10560                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1709199                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748248                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           74                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270639842                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908837052                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908837052                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102380583                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33848                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17826                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7236103                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19249788                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10024212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243117                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3016554                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183825431                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33834                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147739024                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281602                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60943995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186192402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1790                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83958324                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759671                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910964                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29797403     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17879001     21.30%     56.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11867036     14.13%     70.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7610356      9.06%     79.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7586116      9.04%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4426532      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3383556      4.03%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       750169      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       658155      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83958324                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084322     70.04%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203464     13.14%     83.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260410     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121533150     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012512      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15726328     10.64%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8451012      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147739024                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.734047                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548235                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010480                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381266205                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244804304                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143587161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149287259                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262478                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7037659                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          413                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1068                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2282539                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8735648                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1985225                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       163335                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183859265                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       311649                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19249788                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10024212                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17812                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118730                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7851                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1068                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1227102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130182                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2357284                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145155252                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14788607                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583768                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22993853                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20580561                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8205246                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.703721                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143733677                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143587161                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93672049                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261633540                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685316                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358028                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61440756                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2037108                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75222676                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627460                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172962                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29920478     39.78%     39.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20449508     27.19%     66.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8373825     11.13%     78.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4297295      5.71%     83.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3679927      4.89%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1807341      2.40%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1985803      2.64%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006346      1.34%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3702153      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75222676                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3702153                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255383199                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376469127                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1240646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851990                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851990                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.173723                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.173723                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655360620                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196929305                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189150798                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85198970                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31050463                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27152068                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1962222                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15594213                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14943575                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2229862                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61917                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36608066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172790647                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31050463                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17173437                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35576777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9639096                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4170104                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18045483                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       776524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84020651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.366967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48443874     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1762119      2.10%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3235724      3.85%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3022094      3.60%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4990446      5.94%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5181759      6.17%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1226083      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          921225      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15237327     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84020651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364446                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.028084                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37762268                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4029877                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34431100                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137374                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7660031                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3373288                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5653                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193290507                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7660031                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39346803                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1385235                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       459210                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32970059                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2199312                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188222831                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        749956                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       889349                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249827744                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    856723553                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    856723553                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162818767                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87008939                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22197                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10847                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5891183                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28999277                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6292480                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104596                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2178010                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178182325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21673                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150453496                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       198737                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53295756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146458054                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84020651                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790673                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839777                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28979921     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15676282     18.66%     53.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13749402     16.36%     69.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8378646      9.97%     79.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8768851     10.44%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5176517      6.16%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2269255      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605263      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       416514      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84020651                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590379     66.33%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190070     21.35%     87.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109676     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117987609     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1184659      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10828      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25928541     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5341859      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150453496                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765907                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             890125                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005916                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386016502                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231500227                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145571305                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151343621                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368325                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8253216                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          918                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1537199                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7660031                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         744419                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64510                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178204002                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208273                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28999277                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6292480                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10847                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33845                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          238                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1047487                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153237                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2200724                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147659617                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24927258                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2793876                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30140215                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22323975                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5212957                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.733115                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145733396                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145571305                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89440320                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218181648                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.708604                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409935                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109415994                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124271292                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53933421                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1967434                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76360620                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627426                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321729                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35034986     45.88%     45.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16214336     21.23%     67.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9075885     11.89%     79.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3071184      4.02%     83.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2945160      3.86%     86.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1231284      1.61%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3296433      4.32%     92.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954840      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4536512      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76360620                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109415994                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124271292                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25501336                       # Number of memory references committed
system.switch_cpus1.commit.loads             20746055                       # Number of loads committed
system.switch_cpus1.commit.membars              10826                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19462755                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108475081                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1677900                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4536512                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250028821                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364075934                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32260                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1178319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109415994                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124271292                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109415994                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.778670                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.778670                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.284241                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.284241                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       683138468                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190758159                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199318906                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21652                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85198970                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31448827                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25639406                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2101558                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13319084                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12299390                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3394024                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93167                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31466203                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172707716                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31448827                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15693414                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38381032                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11162099                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5288918                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15539205                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1024420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84170826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45789794     54.40%     54.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2538586      3.02%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4752883      5.65%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4728484      5.62%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2932310      3.48%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2339079      2.78%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1462260      1.74%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1366771      1.62%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18260659     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84170826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369122                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.027110                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32815183                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5230205                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36864963                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226057                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9034411                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5319125                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207241109                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9034411                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35202737                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1005142                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       965436                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34658213                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3304881                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199797896                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1372504                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1012753                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280542087                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    932078772                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    932078772                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173543046                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106999037                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35552                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17089                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9205598                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18502109                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9426515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118937                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3455286                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188392906                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34177                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150044719                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       292277                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63705089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194948111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84170826                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.782621                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895817                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28751544     34.16%     34.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18269736     21.71%     55.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12217733     14.52%     70.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7921115      9.41%     79.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8328238      9.89%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4036663      4.80%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3180002      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       726467      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       739328      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84170826                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         934197     72.50%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        178948     13.89%     86.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175388     13.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125519645     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2016313      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17088      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14513466      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7978207      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150044719                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.761110                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1288533                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008588                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385841074                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252132516                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146625903                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151333252                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       470076                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7188718                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2048                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2259516                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9034411                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         523968                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90705                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188427086                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       378325                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18502109                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9426515                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17089                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1314097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1169397                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2483494                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148068696                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13850035                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1976023                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21643899                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20995298                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7793864                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.737917                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146671927                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146625903                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93463765                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268216607                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.720982                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348464                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101071172                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124448288                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63979171                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2126951                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75136414                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.656298                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.148974                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28423184     37.83%     37.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21090045     28.07%     65.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8759565     11.66%     77.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4361671      5.81%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4363785      5.81%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1767031      2.35%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1778438      2.37%     93.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       948383      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3644312      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75136414                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101071172                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124448288                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18480390                       # Number of memory references committed
system.switch_cpus2.commit.loads             11313391                       # Number of loads committed
system.switch_cpus2.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17962788                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112118352                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2566740                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3644312                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259919561                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385895151                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1028144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101071172                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124448288                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101071172                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842960                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842960                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186296                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186296                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665145099                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203696203                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190344838                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85198970                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32077383                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26173403                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2142349                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13609283                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12640310                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3317817                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94056                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33242104                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             174256918                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32077383                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15958127                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37777825                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11174189                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4851987                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16185923                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       828452                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84886057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.538434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.338693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47108232     55.50%     55.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3103552      3.66%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4631002      5.46%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3219172      3.79%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2252992      2.65%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2201948      2.59%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1336419      1.57%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2847537      3.35%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18185203     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84886057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376500                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.045294                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34178044                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5090189                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36076950                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       527020                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9013848                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5402133                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     208726881                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9013848                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36094484                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         512995                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1813433                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34648415                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2802877                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     202522943                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1169176                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       953023                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    284082692                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    942735203                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    942735203                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174856792                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109225900                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36423                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17439                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8315381                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18567198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9505338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       112507                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3181934                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         188722944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34806                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150759658                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       299649                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     62923355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    192566253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84886057                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.776024                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914888                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30276045     35.67%     35.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16887095     19.89%     55.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12481312     14.70%     70.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8168308      9.62%     79.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8166027      9.62%     89.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3952973      4.66%     94.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3502381      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       653572      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       798344      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84886057                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         821251     71.29%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        162726     14.12%     85.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168077     14.59%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126117180     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1902464      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17370      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14822534      9.83%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7900110      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150759658                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.769501                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1152054                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007642                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    387857076                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    251681505                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146586009                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151911712                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       470845                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7205207                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6330                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          402                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2280177                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9013848                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         271386                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50312                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    188757752                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       655353                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18567198                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9505338                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17436                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42320                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          402                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1305911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1164581                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2470492                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147987657                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13849543                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2772001                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21561940                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21030693                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7712397                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.736965                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146648732                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146586009                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94968337                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        269834904                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.720514                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351950                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101666406                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125318215                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63439786                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34740                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2159511                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75872209                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.651701                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174498                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28962635     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21752712     28.67%     66.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8215310     10.83%     77.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4602605      6.07%     83.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3911231      5.16%     88.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1749023      2.31%     91.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1677042      2.21%     93.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1138431      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3863220      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75872209                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101666406                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125318215                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18587152                       # Number of memory references committed
system.switch_cpus3.commit.loads             11361991                       # Number of loads committed
system.switch_cpus3.commit.membars              17370                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18182312                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112818672                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2591935                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3863220                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           260766990                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          386535645                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 312913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101666406                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125318215                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101666406                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.838025                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.838025                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.193282                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.193282                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       664641092                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      203935351                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191818096                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34740                       # number of misc regfile writes
system.l2.replacements                          42621                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1237418                       # Total number of references to valid blocks.
system.l2.sampled_refs                          75389                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.413774                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           427.921597                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.740690                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6376.404128                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.519988                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6029.212966                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.838971                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2734.843967                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.866909                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2223.092127                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5205.778912                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4246.355105                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3125.226554                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2366.198084                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013059                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000175                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.194592                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000291                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.183997                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000270                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.083461                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.067843                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.158868                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.129588                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.095374                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.072211                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        80264                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39064                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        32620                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        28048                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  179996                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            45426                       # number of Writeback hits
system.l2.Writeback_hits::total                 45426                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        80264                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39064                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32620                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        28048                       # number of demand (read+write) hits
system.l2.demand_hits::total                   179996                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        80264                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39064                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32620                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        28048                       # number of overall hits
system.l2.overall_hits::total                  179996                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15324                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15010                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         6721                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         5509                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 42620                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15324                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15010                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         6721                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5509                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42620                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15324                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15010                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         6721                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5509                       # number of overall misses
system.l2.overall_misses::total                 42620                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       476959                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    844324961                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       672559                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    809261679                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       611973                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    382451673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       792507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    307611442                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2346203753                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       476959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    844324961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       672559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    809261679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       611973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    382451673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       792507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    307611442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2346203753                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       476959                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    844324961                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       672559                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    809261679                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       611973                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    382451673                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       792507                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    307611442                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2346203753                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95588                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54074                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39341                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33557                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              222616                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        45426                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             45426                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95588                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54074                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39341                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33557                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               222616                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95588                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54074                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39341                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33557                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              222616                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.160313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.277583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.170840                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.164168                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.191451                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.160313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.277583                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.170840                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.164168                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.191451                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.160313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.277583                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.170840                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.164168                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.191451                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47695.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55098.209410                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44837.266667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53914.835376                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 43712.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56903.983485                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 46618.058824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 55837.981848                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55049.360699                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47695.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55098.209410                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44837.266667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53914.835376                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 43712.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56903.983485                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 46618.058824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 55837.981848                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55049.360699                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47695.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55098.209410                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44837.266667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53914.835376                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 43712.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56903.983485                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 46618.058824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 55837.981848                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55049.360699                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14031                       # number of writebacks
system.l2.writebacks::total                     14031                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15324                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15010                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         6721                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         5509                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            42620                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         6721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         5509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42620                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         6721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         5509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42620                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       419862                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    756311685                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       587105                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    722263908                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       531071                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    343663619                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       694378                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    275787474                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2100259102                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       419862                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    756311685                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       587105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    722263908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       531071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    343663619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       694378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    275787474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2100259102                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       419862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    756311685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       587105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    722263908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       531071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    343663619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       694378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    275787474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2100259102                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.160313                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.277583                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.170840                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.164168                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.191451                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.160313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.277583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.170840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.164168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.191451                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.160313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.277583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.170840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.164168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.191451                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41986.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49354.717110                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39140.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48118.847968                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37933.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 51132.810445                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40845.764706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 50061.258668                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49278.721305                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41986.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49354.717110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39140.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48118.847968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37933.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 51132.810445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 40845.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 50061.258668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49278.721305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41986.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49354.717110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39140.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48118.847968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37933.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 51132.810445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 40845.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 50061.258668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49278.721305                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997543                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015664772                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846663.221818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15657111                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15657111                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15657111                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15657111                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15657111                       # number of overall hits
system.cpu0.icache.overall_hits::total       15657111                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       592495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       592495                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       592495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       592495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       592495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       592495                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15657122                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15657122                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15657122                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15657122                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15657122                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15657122                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53863.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53863.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53863.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53863.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53863.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53863.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       488299                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       488299                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       488299                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       488299                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       488299                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       488299                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48829.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48829.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48829.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48829.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48829.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48829.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95588                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191888821                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95844                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2002.095290                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.491494                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.508506                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915982                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084018                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11624515                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11624515                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709477                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709477                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16985                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16985                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19333992                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19333992                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19333992                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19333992                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357379                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357379                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           48                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357427                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357427                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357427                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357427                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10447845023                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10447845023                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2111112                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2111112                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10449956135                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10449956135                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10449956135                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10449956135                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11981894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11981894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19691419                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19691419                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19691419                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19691419                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029827                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029827                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018151                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018151                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018151                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018151                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29234.636123                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29234.636123                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 43981.500000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43981.500000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29236.616526                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29236.616526                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29236.616526                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29236.616526                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17242                       # number of writebacks
system.cpu0.dcache.writebacks::total            17242                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261791                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261791                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261839                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261839                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261839                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261839                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95588                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95588                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95588                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95588                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95588                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95588                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1631788368                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1631788368                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1631788368                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1631788368                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1631788368                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1631788368                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007978                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007978                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004854                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004854                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004854                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004854                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17071.058794                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17071.058794                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17071.058794                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17071.058794                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17071.058794                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17071.058794                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993924                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929511457                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714965.787823                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993924                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18045467                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18045467                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18045467                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18045467                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18045467                       # number of overall hits
system.cpu1.icache.overall_hits::total       18045467                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       780295                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       780295                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       780295                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       780295                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       780295                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       780295                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18045483                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18045483                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18045483                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18045483                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18045483                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18045483                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48768.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48768.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48768.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48768.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48768.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48768.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       696583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       696583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       696583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       696583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       696583                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       696583                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46438.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46438.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46438.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46438.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46438.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46438.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54074                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232360720                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54330                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4276.840052                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.069090                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.930910                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828395                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171605                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22636235                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22636235                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4733609                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4733609                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10846                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10846                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10826                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10826                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27369844                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27369844                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27369844                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27369844                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       172011                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       172011                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       172011                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        172011                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       172011                       # number of overall misses
system.cpu1.dcache.overall_misses::total       172011                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7053330183                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7053330183                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7053330183                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7053330183                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7053330183                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7053330183                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22808246                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22808246                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4733609                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4733609                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27541855                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27541855                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27541855                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27541855                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007542                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007542                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006245                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006245                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006245                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006245                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41005.111202                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41005.111202                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41005.111202                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41005.111202                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41005.111202                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41005.111202                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11366                       # number of writebacks
system.cpu1.dcache.writebacks::total            11366                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       117937                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       117937                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       117937                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       117937                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       117937                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       117937                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54074                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54074                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54074                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54074                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54074                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54074                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1152332295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1152332295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1152332295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1152332295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1152332295                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1152332295                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21310.283963                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21310.283963                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21310.283963                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21310.283963                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21310.283963                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21310.283963                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997722                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018499062                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199781.991361                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997722                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15539188                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15539188                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15539188                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15539188                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15539188                       # number of overall hits
system.cpu2.icache.overall_hits::total       15539188                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       809721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       809721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       809721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       809721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       809721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       809721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15539205                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15539205                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15539205                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15539205                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15539205                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15539205                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47630.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47630.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47630.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       656757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       656757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       656757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       656757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       656757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       656757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46911.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46911.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46911.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46911.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46911.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46911.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39341                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169832042                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39597                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4289.012855                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.832274                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.167726                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905595                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094405                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10564719                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10564719                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7133382                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7133382                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17089                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17089                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17088                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17698101                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17698101                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17698101                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17698101                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103250                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103250                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103250                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103250                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103250                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103250                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3469936391                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3469936391                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3469936391                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3469936391                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3469936391                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3469936391                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10667969                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10667969                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7133382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7133382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17801351                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17801351                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17801351                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17801351                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009679                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009679                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005800                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005800                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005800                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005800                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33607.132116                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33607.132116                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33607.132116                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33607.132116                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33607.132116                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33607.132116                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8828                       # number of writebacks
system.cpu2.dcache.writebacks::total             8828                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63909                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63909                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63909                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63909                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63909                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63909                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39341                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39341                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39341                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39341                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39341                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39341                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    641431373                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    641431373                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    641431373                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    641431373                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    641431373                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    641431373                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16304.399304                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16304.399304                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16304.399304                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16304.399304                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16304.399304                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16304.399304                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.011616                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022536469                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208502.092873                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.011616                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025660                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740403                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16185904                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16185904                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16185904                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16185904                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16185904                       # number of overall hits
system.cpu3.icache.overall_hits::total       16185904                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       954341                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       954341                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       954341                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       954341                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       954341                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       954341                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16185923                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16185923                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16185923                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16185923                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16185923                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16185923                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 50228.473684                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50228.473684                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 50228.473684                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50228.473684                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 50228.473684                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50228.473684                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       827508                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       827508                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       827508                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       827508                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       827508                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       827508                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 48676.941176                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48676.941176                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 48676.941176                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48676.941176                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 48676.941176                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48676.941176                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33557                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164909592                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33813                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4877.106202                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.011384                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.988616                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902388                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097612                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10543697                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10543697                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7190421                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7190421                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17402                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17402                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17370                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17370                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17734118                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17734118                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17734118                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17734118                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        68900                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        68900                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        68900                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         68900                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        68900                       # number of overall misses
system.cpu3.dcache.overall_misses::total        68900                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1924644033                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1924644033                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1924644033                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1924644033                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1924644033                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1924644033                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10612597                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10612597                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7190421                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7190421                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17370                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17370                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17803018                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17803018                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17803018                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17803018                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006492                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006492                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003870                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003870                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003870                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003870                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 27933.875660                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27933.875660                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 27933.875660                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27933.875660                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 27933.875660                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27933.875660                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7990                       # number of writebacks
system.cpu3.dcache.writebacks::total             7990                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35343                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35343                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35343                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35343                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35343                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35343                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33557                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33557                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33557                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33557                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33557                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33557                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    565408912                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    565408912                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    565408912                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    565408912                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    565408912                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    565408912                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16849.209166                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16849.209166                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16849.209166                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16849.209166                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16849.209166                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16849.209166                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
