0.6
2018.2
Jun 14 2018
20:41:02
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_20_project/Cordic_20_project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_20_project/Cordic_20_project.srcs/sim_1/imports/20_bit/CORDIC_exp_top_tb.sv,1587411552,systemVerilog,,,,CORDIC_exp_top_tb,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_20_project/Cordic_20_project.srcs/sources_1/imports/20_bit/CORDIC_exp_top.sv,1587576549,systemVerilog,,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_20_project/Cordic_20_project.srcs/sources_1/imports/20_bit/lampFPU_COR_addsub.sv,,CORDIC_exp_top,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_20_project/Cordic_20_project.srcs/sources_1/imports/20_bit/lampFPU_COR_addsub.sv,1587378707,systemVerilog,,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_20_project/Cordic_20_project.srcs/sources_1/imports/20_bit/lampFPU_COR_top.sv,,lampFPU_COR_addsub,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_20_project/Cordic_20_project.srcs/sources_1/imports/20_bit/lampFPU_COR_pkg.sv,1587403483,systemVerilog,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_20_project/Cordic_20_project.srcs/sources_1/imports/20_bit/CORDIC_exp_top.sv;C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_20_project/Cordic_20_project.srcs/sources_1/imports/20_bit/lampFPU_COR_addsub.sv;C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_20_project/Cordic_20_project.srcs/sources_1/imports/20_bit/lampFPU_COR_top.sv,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_20_project/Cordic_20_project.srcs/sources_1/imports/20_bit/CORDIC_exp_top.sv,,lampFPU_COR_pkg,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_20_project/Cordic_20_project.srcs/sources_1/imports/20_bit/lampFPU_COR_top.sv,1587403412,systemVerilog,,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_20_project/Cordic_20_project.srcs/sim_1/imports/20_bit/CORDIC_exp_top_tb.sv,,lampFPU_COR_top,,,,,,,,
