#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c8f4d0f840 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
P_000001c8f4d12020 .param/l "N" 0 2 3, +C4<00000000000000000000000000001000>;
v000001c8f4d6f4a0_0 .net "cry", 0 0, L_000001c8f4d76590;  1 drivers
v000001c8f4d70300_0 .net "s", 7 0, L_000001c8f4d75d70;  1 drivers
v000001c8f4d70580_0 .var "x", 7 0;
v000001c8f4d6f540_0 .var "y", 7 0;
v000001c8f4d6fe00_0 .var "z", 0 0;
S_000001c8f4cf6f90 .scope module, "uut" "ripple_carry_adder" 2 11, 3 3 0, S_000001c8f4d0f840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
P_000001c8f4d115e0 .param/l "N" 0 3 5, +C4<00000000000000000000000000001000>;
L_000001c8f4d041e0 .functor BUFZ 1, v000001c8f4d6fe00_0, C4<0>, C4<0>, C4<0>;
v000001c8f4d704e0_0 .net "A", 7 0, v000001c8f4d70580_0;  1 drivers
v000001c8f4d6fcc0_0 .net "B", 7 0, v000001c8f4d6f540_0;  1 drivers
v000001c8f4d701c0_0 .net "Cin", 0 0, v000001c8f4d6fe00_0;  1 drivers
v000001c8f4d6f2c0_0 .net "Cout", 0 0, L_000001c8f4d76590;  alias, 1 drivers
v000001c8f4d70bc0_0 .net "Sum", 7 0, L_000001c8f4d75d70;  alias, 1 drivers
v000001c8f4d6f400_0 .net *"_ivl_61", 0 0, L_000001c8f4d041e0;  1 drivers
v000001c8f4d70260_0 .net "c", 8 0, L_000001c8f4d74bf0;  1 drivers
L_000001c8f4d749e0 .part v000001c8f4d70580_0, 0, 1;
L_000001c8f4d74300 .part v000001c8f4d6f540_0, 0, 1;
L_000001c8f4d73400 .part L_000001c8f4d74bf0, 0, 1;
L_000001c8f4d72be0 .part v000001c8f4d70580_0, 1, 1;
L_000001c8f4d743a0 .part v000001c8f4d6f540_0, 1, 1;
L_000001c8f4d74800 .part L_000001c8f4d74bf0, 1, 1;
L_000001c8f4d739a0 .part v000001c8f4d70580_0, 2, 1;
L_000001c8f4d73360 .part v000001c8f4d6f540_0, 2, 1;
L_000001c8f4d74760 .part L_000001c8f4d74bf0, 2, 1;
L_000001c8f4d72d20 .part v000001c8f4d70580_0, 3, 1;
L_000001c8f4d72e60 .part v000001c8f4d6f540_0, 3, 1;
L_000001c8f4d73040 .part L_000001c8f4d74bf0, 3, 1;
L_000001c8f4d73fe0 .part v000001c8f4d70580_0, 4, 1;
L_000001c8f4d73b80 .part v000001c8f4d6f540_0, 4, 1;
L_000001c8f4d73c20 .part L_000001c8f4d74bf0, 4, 1;
L_000001c8f4d74e70 .part v000001c8f4d70580_0, 5, 1;
L_000001c8f4d74b50 .part v000001c8f4d6f540_0, 5, 1;
L_000001c8f4d75910 .part L_000001c8f4d74bf0, 5, 1;
L_000001c8f4d74c90 .part v000001c8f4d70580_0, 6, 1;
L_000001c8f4d76450 .part v000001c8f4d6f540_0, 6, 1;
L_000001c8f4d750f0 .part L_000001c8f4d74bf0, 6, 1;
L_000001c8f4d75730 .part v000001c8f4d70580_0, 7, 1;
L_000001c8f4d74f10 .part v000001c8f4d6f540_0, 7, 1;
L_000001c8f4d764f0 .part L_000001c8f4d74bf0, 7, 1;
LS_000001c8f4d75d70_0_0 .concat8 [ 1 1 1 1], L_000001c8f4d703a0, L_000001c8f4d73680, L_000001c8f4d744e0, L_000001c8f4d73cc0;
LS_000001c8f4d75d70_0_4 .concat8 [ 1 1 1 1], L_000001c8f4d72fa0, L_000001c8f4d73ea0, L_000001c8f4d75c30, L_000001c8f4d761d0;
L_000001c8f4d75d70 .concat8 [ 4 4 0 0], LS_000001c8f4d75d70_0_0, LS_000001c8f4d75d70_0_4;
LS_000001c8f4d74bf0_0_0 .concat8 [ 1 1 1 1], L_000001c8f4d041e0, L_000001c8f4d6fea0, L_000001c8f4d734a0, L_000001c8f4d73540;
LS_000001c8f4d74bf0_0_4 .concat8 [ 1 1 1 1], L_000001c8f4d74620, L_000001c8f4d72dc0, L_000001c8f4d73e00, L_000001c8f4d76950;
LS_000001c8f4d74bf0_0_8 .concat8 [ 1 0 0 0], L_000001c8f4d75af0;
L_000001c8f4d74bf0 .concat8 [ 4 4 1 0], LS_000001c8f4d74bf0_0_0, LS_000001c8f4d74bf0_0_4, LS_000001c8f4d74bf0_0_8;
L_000001c8f4d76590 .part L_000001c8f4d74bf0, 8, 1;
S_000001c8f4cf7120 .scope generate, "genblk1[0]" "genblk1[0]" 3 17, 3 17 0, S_000001c8f4cf6f90;
 .timescale 0 0;
P_000001c8f4d11ae0 .param/l "i" 0 3 17, +C4<00>;
S_000001c8f4cf72b0 .scope module, "FA" "fulladder" 3 19, 4 1 0, S_000001c8f4cf7120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c8f4db00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d04640_0 .net *"_ivl_10", 0 0, L_000001c8f4db00d0;  1 drivers
v000001c8f4d05720_0 .net *"_ivl_11", 1 0, L_000001c8f4d70a80;  1 drivers
v000001c8f4d04460_0 .net *"_ivl_13", 1 0, L_000001c8f4d70c60;  1 drivers
L_000001c8f4db0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d04a00_0 .net *"_ivl_16", 0 0, L_000001c8f4db0118;  1 drivers
v000001c8f4d04c80_0 .net *"_ivl_17", 1 0, L_000001c8f4d74260;  1 drivers
v000001c8f4d05fe0_0 .net *"_ivl_3", 1 0, L_000001c8f4d70080;  1 drivers
L_000001c8f4db0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d045a0_0 .net *"_ivl_6", 0 0, L_000001c8f4db0088;  1 drivers
v000001c8f4d05cc0_0 .net *"_ivl_7", 1 0, L_000001c8f4d709e0;  1 drivers
v000001c8f4d05ea0_0 .net "a", 0 0, L_000001c8f4d749e0;  1 drivers
v000001c8f4d04dc0_0 .net "b", 0 0, L_000001c8f4d74300;  1 drivers
v000001c8f4d05c20_0 .net "c", 0 0, L_000001c8f4d73400;  1 drivers
v000001c8f4d05a40_0 .net "cout", 0 0, L_000001c8f4d6fea0;  1 drivers
v000001c8f4d05e00_0 .net "sum", 0 0, L_000001c8f4d703a0;  1 drivers
L_000001c8f4d6fea0 .part L_000001c8f4d74260, 1, 1;
L_000001c8f4d703a0 .part L_000001c8f4d74260, 0, 1;
L_000001c8f4d70080 .concat [ 1 1 0 0], L_000001c8f4d749e0, L_000001c8f4db0088;
L_000001c8f4d709e0 .concat [ 1 1 0 0], L_000001c8f4d74300, L_000001c8f4db00d0;
L_000001c8f4d70a80 .arith/sum 2, L_000001c8f4d70080, L_000001c8f4d709e0;
L_000001c8f4d70c60 .concat [ 1 1 0 0], L_000001c8f4d73400, L_000001c8f4db0118;
L_000001c8f4d74260 .arith/sum 2, L_000001c8f4d70a80, L_000001c8f4d70c60;
S_000001c8f4cc28c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 17, 3 17 0, S_000001c8f4cf6f90;
 .timescale 0 0;
P_000001c8f4d11520 .param/l "i" 0 3 17, +C4<01>;
S_000001c8f4cc2a50 .scope module, "FA" "fulladder" 3 19, 4 1 0, S_000001c8f4cc28c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c8f4db01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d052c0_0 .net *"_ivl_10", 0 0, L_000001c8f4db01a8;  1 drivers
v000001c8f4d057c0_0 .net *"_ivl_11", 1 0, L_000001c8f4d746c0;  1 drivers
v000001c8f4d05860_0 .net *"_ivl_13", 1 0, L_000001c8f4d72b40;  1 drivers
L_000001c8f4db01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d04780_0 .net *"_ivl_16", 0 0, L_000001c8f4db01f0;  1 drivers
v000001c8f4cf2f50_0 .net *"_ivl_17", 1 0, L_000001c8f4d72f00;  1 drivers
v000001c8f4cf38b0_0 .net *"_ivl_3", 1 0, L_000001c8f4d732c0;  1 drivers
L_000001c8f4db0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4cf2c30_0 .net *"_ivl_6", 0 0, L_000001c8f4db0160;  1 drivers
v000001c8f4cf2cd0_0 .net *"_ivl_7", 1 0, L_000001c8f4d73900;  1 drivers
v000001c8f4cf2e10_0 .net "a", 0 0, L_000001c8f4d72be0;  1 drivers
v000001c8f4d6da80_0 .net "b", 0 0, L_000001c8f4d743a0;  1 drivers
v000001c8f4d6e0c0_0 .net "c", 0 0, L_000001c8f4d74800;  1 drivers
v000001c8f4d6db20_0 .net "cout", 0 0, L_000001c8f4d734a0;  1 drivers
v000001c8f4d6d3a0_0 .net "sum", 0 0, L_000001c8f4d73680;  1 drivers
L_000001c8f4d734a0 .part L_000001c8f4d72f00, 1, 1;
L_000001c8f4d73680 .part L_000001c8f4d72f00, 0, 1;
L_000001c8f4d732c0 .concat [ 1 1 0 0], L_000001c8f4d72be0, L_000001c8f4db0160;
L_000001c8f4d73900 .concat [ 1 1 0 0], L_000001c8f4d743a0, L_000001c8f4db01a8;
L_000001c8f4d746c0 .arith/sum 2, L_000001c8f4d732c0, L_000001c8f4d73900;
L_000001c8f4d72b40 .concat [ 1 1 0 0], L_000001c8f4d74800, L_000001c8f4db01f0;
L_000001c8f4d72f00 .arith/sum 2, L_000001c8f4d746c0, L_000001c8f4d72b40;
S_000001c8f4cc2be0 .scope generate, "genblk1[2]" "genblk1[2]" 3 17, 3 17 0, S_000001c8f4cf6f90;
 .timescale 0 0;
P_000001c8f4d11da0 .param/l "i" 0 3 17, +C4<010>;
S_000001c8f4d6e320 .scope module, "FA" "fulladder" 3 19, 4 1 0, S_000001c8f4cc2be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c8f4db0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6e020_0 .net *"_ivl_10", 0 0, L_000001c8f4db0280;  1 drivers
v000001c8f4d6c7c0_0 .net *"_ivl_11", 1 0, L_000001c8f4d735e0;  1 drivers
v000001c8f4d6dee0_0 .net *"_ivl_13", 1 0, L_000001c8f4d73720;  1 drivers
L_000001c8f4db02c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6e160_0 .net *"_ivl_16", 0 0, L_000001c8f4db02c8;  1 drivers
v000001c8f4d6d440_0 .net *"_ivl_17", 1 0, L_000001c8f4d737c0;  1 drivers
v000001c8f4d6c680_0 .net *"_ivl_3", 1 0, L_000001c8f4d74440;  1 drivers
L_000001c8f4db0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6e200_0 .net *"_ivl_6", 0 0, L_000001c8f4db0238;  1 drivers
v000001c8f4d6d800_0 .net *"_ivl_7", 1 0, L_000001c8f4d74580;  1 drivers
v000001c8f4d6d4e0_0 .net "a", 0 0, L_000001c8f4d739a0;  1 drivers
v000001c8f4d6d9e0_0 .net "b", 0 0, L_000001c8f4d73360;  1 drivers
v000001c8f4d6d580_0 .net "c", 0 0, L_000001c8f4d74760;  1 drivers
v000001c8f4d6d8a0_0 .net "cout", 0 0, L_000001c8f4d73540;  1 drivers
v000001c8f4d6c720_0 .net "sum", 0 0, L_000001c8f4d744e0;  1 drivers
L_000001c8f4d73540 .part L_000001c8f4d737c0, 1, 1;
L_000001c8f4d744e0 .part L_000001c8f4d737c0, 0, 1;
L_000001c8f4d74440 .concat [ 1 1 0 0], L_000001c8f4d739a0, L_000001c8f4db0238;
L_000001c8f4d74580 .concat [ 1 1 0 0], L_000001c8f4d73360, L_000001c8f4db0280;
L_000001c8f4d735e0 .arith/sum 2, L_000001c8f4d74440, L_000001c8f4d74580;
L_000001c8f4d73720 .concat [ 1 1 0 0], L_000001c8f4d74760, L_000001c8f4db02c8;
L_000001c8f4d737c0 .arith/sum 2, L_000001c8f4d735e0, L_000001c8f4d73720;
S_000001c8f4d6e4b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 17, 3 17 0, S_000001c8f4cf6f90;
 .timescale 0 0;
P_000001c8f4d11ee0 .param/l "i" 0 3 17, +C4<011>;
S_000001c8f4d6e640 .scope module, "FA" "fulladder" 3 19, 4 1 0, S_000001c8f4d6e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c8f4db0358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6c860_0 .net *"_ivl_10", 0 0, L_000001c8f4db0358;  1 drivers
v000001c8f4d6d260_0 .net *"_ivl_11", 1 0, L_000001c8f4d73860;  1 drivers
v000001c8f4d6c360_0 .net *"_ivl_13", 1 0, L_000001c8f4d73d60;  1 drivers
L_000001c8f4db03a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6d620_0 .net *"_ivl_16", 0 0, L_000001c8f4db03a0;  1 drivers
v000001c8f4d6c5e0_0 .net *"_ivl_17", 1 0, L_000001c8f4d74940;  1 drivers
v000001c8f4d6d300_0 .net *"_ivl_3", 1 0, L_000001c8f4d748a0;  1 drivers
L_000001c8f4db0310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6d080_0 .net *"_ivl_6", 0 0, L_000001c8f4db0310;  1 drivers
v000001c8f4d6dbc0_0 .net *"_ivl_7", 1 0, L_000001c8f4d72c80;  1 drivers
v000001c8f4d6dc60_0 .net "a", 0 0, L_000001c8f4d72d20;  1 drivers
v000001c8f4d6c900_0 .net "b", 0 0, L_000001c8f4d72e60;  1 drivers
v000001c8f4d6dd00_0 .net "c", 0 0, L_000001c8f4d73040;  1 drivers
v000001c8f4d6ca40_0 .net "cout", 0 0, L_000001c8f4d74620;  1 drivers
v000001c8f4d6c9a0_0 .net "sum", 0 0, L_000001c8f4d73cc0;  1 drivers
L_000001c8f4d74620 .part L_000001c8f4d74940, 1, 1;
L_000001c8f4d73cc0 .part L_000001c8f4d74940, 0, 1;
L_000001c8f4d748a0 .concat [ 1 1 0 0], L_000001c8f4d72d20, L_000001c8f4db0310;
L_000001c8f4d72c80 .concat [ 1 1 0 0], L_000001c8f4d72e60, L_000001c8f4db0358;
L_000001c8f4d73860 .arith/sum 2, L_000001c8f4d748a0, L_000001c8f4d72c80;
L_000001c8f4d73d60 .concat [ 1 1 0 0], L_000001c8f4d73040, L_000001c8f4db03a0;
L_000001c8f4d74940 .arith/sum 2, L_000001c8f4d73860, L_000001c8f4d73d60;
S_000001c8f4d6e7d0 .scope generate, "genblk1[4]" "genblk1[4]" 3 17, 3 17 0, S_000001c8f4cf6f90;
 .timescale 0 0;
P_000001c8f4d11220 .param/l "i" 0 3 17, +C4<0100>;
S_000001c8f4d6e960 .scope module, "FA" "fulladder" 3 19, 4 1 0, S_000001c8f4d6e7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c8f4db0430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6c540_0 .net *"_ivl_10", 0 0, L_000001c8f4db0430;  1 drivers
v000001c8f4d6dda0_0 .net *"_ivl_11", 1 0, L_000001c8f4d73220;  1 drivers
v000001c8f4d6ccc0_0 .net *"_ivl_13", 1 0, L_000001c8f4d73a40;  1 drivers
L_000001c8f4db0478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6de40_0 .net *"_ivl_16", 0 0, L_000001c8f4db0478;  1 drivers
v000001c8f4d6cae0_0 .net *"_ivl_17", 1 0, L_000001c8f4d73ae0;  1 drivers
v000001c8f4d6d6c0_0 .net *"_ivl_3", 1 0, L_000001c8f4d730e0;  1 drivers
L_000001c8f4db03e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6cd60_0 .net *"_ivl_6", 0 0, L_000001c8f4db03e8;  1 drivers
v000001c8f4d6ce00_0 .net *"_ivl_7", 1 0, L_000001c8f4d73180;  1 drivers
v000001c8f4d6cb80_0 .net "a", 0 0, L_000001c8f4d73fe0;  1 drivers
v000001c8f4d6df80_0 .net "b", 0 0, L_000001c8f4d73b80;  1 drivers
v000001c8f4d6cea0_0 .net "c", 0 0, L_000001c8f4d73c20;  1 drivers
v000001c8f4d6c400_0 .net "cout", 0 0, L_000001c8f4d72dc0;  1 drivers
v000001c8f4d6d1c0_0 .net "sum", 0 0, L_000001c8f4d72fa0;  1 drivers
L_000001c8f4d72dc0 .part L_000001c8f4d73ae0, 1, 1;
L_000001c8f4d72fa0 .part L_000001c8f4d73ae0, 0, 1;
L_000001c8f4d730e0 .concat [ 1 1 0 0], L_000001c8f4d73fe0, L_000001c8f4db03e8;
L_000001c8f4d73180 .concat [ 1 1 0 0], L_000001c8f4d73b80, L_000001c8f4db0430;
L_000001c8f4d73220 .arith/sum 2, L_000001c8f4d730e0, L_000001c8f4d73180;
L_000001c8f4d73a40 .concat [ 1 1 0 0], L_000001c8f4d73c20, L_000001c8f4db0478;
L_000001c8f4d73ae0 .arith/sum 2, L_000001c8f4d73220, L_000001c8f4d73a40;
S_000001c8f4d6eaf0 .scope generate, "genblk1[5]" "genblk1[5]" 3 17, 3 17 0, S_000001c8f4cf6f90;
 .timescale 0 0;
P_000001c8f4d11620 .param/l "i" 0 3 17, +C4<0101>;
S_000001c8f4d6ec80 .scope module, "FA" "fulladder" 3 19, 4 1 0, S_000001c8f4d6eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c8f4db0508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6d760_0 .net *"_ivl_10", 0 0, L_000001c8f4db0508;  1 drivers
v000001c8f4d6c4a0_0 .net *"_ivl_11", 1 0, L_000001c8f4d74120;  1 drivers
v000001c8f4d6d120_0 .net *"_ivl_13", 1 0, L_000001c8f4d741c0;  1 drivers
L_000001c8f4db0550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6d940_0 .net *"_ivl_16", 0 0, L_000001c8f4db0550;  1 drivers
v000001c8f4d6cc20_0 .net *"_ivl_17", 1 0, L_000001c8f4d74dd0;  1 drivers
v000001c8f4d6cf40_0 .net *"_ivl_3", 1 0, L_000001c8f4d74080;  1 drivers
L_000001c8f4db04c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6cfe0_0 .net *"_ivl_6", 0 0, L_000001c8f4db04c0;  1 drivers
v000001c8f4d6ee60_0 .net *"_ivl_7", 1 0, L_000001c8f4d73f40;  1 drivers
v000001c8f4d6ff40_0 .net "a", 0 0, L_000001c8f4d74e70;  1 drivers
v000001c8f4d70620_0 .net "b", 0 0, L_000001c8f4d74b50;  1 drivers
v000001c8f4d6f360_0 .net "c", 0 0, L_000001c8f4d75910;  1 drivers
v000001c8f4d6f680_0 .net "cout", 0 0, L_000001c8f4d73e00;  1 drivers
v000001c8f4d6f900_0 .net "sum", 0 0, L_000001c8f4d73ea0;  1 drivers
L_000001c8f4d73e00 .part L_000001c8f4d74dd0, 1, 1;
L_000001c8f4d73ea0 .part L_000001c8f4d74dd0, 0, 1;
L_000001c8f4d74080 .concat [ 1 1 0 0], L_000001c8f4d74e70, L_000001c8f4db04c0;
L_000001c8f4d73f40 .concat [ 1 1 0 0], L_000001c8f4d74b50, L_000001c8f4db0508;
L_000001c8f4d74120 .arith/sum 2, L_000001c8f4d74080, L_000001c8f4d73f40;
L_000001c8f4d741c0 .concat [ 1 1 0 0], L_000001c8f4d75910, L_000001c8f4db0550;
L_000001c8f4d74dd0 .arith/sum 2, L_000001c8f4d74120, L_000001c8f4d741c0;
S_000001c8f4d70e20 .scope generate, "genblk1[6]" "genblk1[6]" 3 17, 3 17 0, S_000001c8f4cf6f90;
 .timescale 0 0;
P_000001c8f4d112e0 .param/l "i" 0 3 17, +C4<0110>;
S_000001c8f4d70fb0 .scope module, "FA" "fulladder" 3 19, 4 1 0, S_000001c8f4d70e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c8f4db05e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6f7c0_0 .net *"_ivl_10", 0 0, L_000001c8f4db05e0;  1 drivers
v000001c8f4d706c0_0 .net *"_ivl_11", 1 0, L_000001c8f4d763b0;  1 drivers
v000001c8f4d6f220_0 .net *"_ivl_13", 1 0, L_000001c8f4d769f0;  1 drivers
L_000001c8f4db0628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6efa0_0 .net *"_ivl_16", 0 0, L_000001c8f4db0628;  1 drivers
v000001c8f4d6f180_0 .net *"_ivl_17", 1 0, L_000001c8f4d75690;  1 drivers
v000001c8f4d70b20_0 .net *"_ivl_3", 1 0, L_000001c8f4d76310;  1 drivers
L_000001c8f4db0598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d70d00_0 .net *"_ivl_6", 0 0, L_000001c8f4db0598;  1 drivers
v000001c8f4d6f9a0_0 .net *"_ivl_7", 1 0, L_000001c8f4d76270;  1 drivers
v000001c8f4d6f860_0 .net "a", 0 0, L_000001c8f4d74c90;  1 drivers
v000001c8f4d708a0_0 .net "b", 0 0, L_000001c8f4d76450;  1 drivers
v000001c8f4d70440_0 .net "c", 0 0, L_000001c8f4d750f0;  1 drivers
v000001c8f4d6f040_0 .net "cout", 0 0, L_000001c8f4d76950;  1 drivers
v000001c8f4d6f0e0_0 .net "sum", 0 0, L_000001c8f4d75c30;  1 drivers
L_000001c8f4d76950 .part L_000001c8f4d75690, 1, 1;
L_000001c8f4d75c30 .part L_000001c8f4d75690, 0, 1;
L_000001c8f4d76310 .concat [ 1 1 0 0], L_000001c8f4d74c90, L_000001c8f4db0598;
L_000001c8f4d76270 .concat [ 1 1 0 0], L_000001c8f4d76450, L_000001c8f4db05e0;
L_000001c8f4d763b0 .arith/sum 2, L_000001c8f4d76310, L_000001c8f4d76270;
L_000001c8f4d769f0 .concat [ 1 1 0 0], L_000001c8f4d750f0, L_000001c8f4db0628;
L_000001c8f4d75690 .arith/sum 2, L_000001c8f4d763b0, L_000001c8f4d769f0;
S_000001c8f4d71140 .scope generate, "genblk1[7]" "genblk1[7]" 3 17, 3 17 0, S_000001c8f4cf6f90;
 .timescale 0 0;
P_000001c8f4d119a0 .param/l "i" 0 3 17, +C4<0111>;
S_000001c8f4d71c80 .scope module, "FA" "fulladder" 3 19, 4 1 0, S_000001c8f4d71140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c8f4db06b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6fa40_0 .net *"_ivl_10", 0 0, L_000001c8f4db06b8;  1 drivers
v000001c8f4d6f720_0 .net *"_ivl_11", 1 0, L_000001c8f4d76770;  1 drivers
v000001c8f4d70120_0 .net *"_ivl_13", 1 0, L_000001c8f4d75f50;  1 drivers
L_000001c8f4db0700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6ef00_0 .net *"_ivl_16", 0 0, L_000001c8f4db0700;  1 drivers
v000001c8f4d6fae0_0 .net *"_ivl_17", 1 0, L_000001c8f4d754b0;  1 drivers
v000001c8f4d6ffe0_0 .net *"_ivl_3", 1 0, L_000001c8f4d75cd0;  1 drivers
L_000001c8f4db0670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c8f4d6fd60_0 .net *"_ivl_6", 0 0, L_000001c8f4db0670;  1 drivers
v000001c8f4d70760_0 .net *"_ivl_7", 1 0, L_000001c8f4d75370;  1 drivers
v000001c8f4d6fb80_0 .net "a", 0 0, L_000001c8f4d75730;  1 drivers
v000001c8f4d6f5e0_0 .net "b", 0 0, L_000001c8f4d74f10;  1 drivers
v000001c8f4d70800_0 .net "c", 0 0, L_000001c8f4d764f0;  1 drivers
v000001c8f4d70940_0 .net "cout", 0 0, L_000001c8f4d75af0;  1 drivers
v000001c8f4d6fc20_0 .net "sum", 0 0, L_000001c8f4d761d0;  1 drivers
L_000001c8f4d75af0 .part L_000001c8f4d754b0, 1, 1;
L_000001c8f4d761d0 .part L_000001c8f4d754b0, 0, 1;
L_000001c8f4d75cd0 .concat [ 1 1 0 0], L_000001c8f4d75730, L_000001c8f4db0670;
L_000001c8f4d75370 .concat [ 1 1 0 0], L_000001c8f4d74f10, L_000001c8f4db06b8;
L_000001c8f4d76770 .arith/sum 2, L_000001c8f4d75cd0, L_000001c8f4d75370;
L_000001c8f4d75f50 .concat [ 1 1 0 0], L_000001c8f4d764f0, L_000001c8f4db0700;
L_000001c8f4d754b0 .arith/sum 2, L_000001c8f4d76770, L_000001c8f4d75f50;
    .scope S_000001c8f4d0f840;
T_0 ;
    %vpi_call 2 14 "$display", "Time    X    Y    Z  Carry Sum" {0 0 0};
    %vpi_call 2 15 "$monitor", "%4t %4d %4d %4d %4d %4d", $time, v000001c8f4d70580_0, v000001c8f4d6f540_0, v000001c8f4d6fe00_0, v000001c8f4d6f4a0_0, v000001c8f4d70300_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001c8f4d70580_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001c8f4d6f540_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8f4d6fe00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001c8f4d70580_0, 0, 8;
    %pushi/vec4 133, 0, 8;
    %store/vec4 v000001c8f4d6f540_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8f4d6fe00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 141, 0, 8;
    %store/vec4 v000001c8f4d70580_0, 0, 8;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001c8f4d6f540_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001c8f4d70580_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001c8f4d6f540_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8f4d6fe00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 155, 0, 8;
    %store/vec4 v000001c8f4d70580_0, 0, 8;
    %pushi/vec4 125, 0, 8;
    %store/vec4 v000001c8f4d6f540_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8f4d6fe00_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\tb.v";
    ".\RCA_structural.v";
    "./fulladder.v";
