<?xml version="1.0"?>
<cf:model cf:cpu="cortex_a72" cf:partition="0" cf:prefix="p_0_" cf:name="dr" xd:type="design" xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections">
  <cf:block cf:name="hwblk_aieip">
    <cf:port cf:name="in_plio_kmeans" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="out_plio_kmeans" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:block cf:name="swblk_aieip">
    <cf:port cf:name="in_plio_kmeans" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="out_plio_kmeans" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="hwblk_setup_aie">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="num_clusters" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="num_points" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="input" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="s" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:block cf:name="swblk_setup_aie">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="num_clusters" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="num_points" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="input" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="s" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="hwblk_sink_from_aie">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="input_stream" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="output" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="size" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_sink_from_aie">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="input_stream" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="output" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="size" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:comp cf:name="gen4x8_qdma_2" xd:componentRef="gen4x8_qdma_2" xd:clockId="0"/>
  <cf:comp cf:name="ai_engine_0" xd:componentRef="ai_engine" xd:clockId="0">
    <xd:portConfig xd:intfName="S00_AXIS" xd:intfType="intf_pins">
      <cf:parameter cf:name="TDATA_NUM_BYTES" cf:value="4"/>
      <cf:parameter cf:name="IS_REGISTERED" cf:value="true"/>
      <cf:parameter cf:name="ME_ANNOTATION" cf:value="in_plio_kmeans" cf:prefix="HDL_ATTRIBUTE"/>
    </xd:portConfig>
    <xd:portConfig xd:intfName="M00_AXIS" xd:intfType="intf_pins">
      <cf:parameter cf:name="TDATA_NUM_BYTES" cf:value="4"/>
      <cf:parameter cf:name="IS_REGISTERED" cf:value="true"/>
      <cf:parameter cf:name="ME_ANNOTATION" cf:value="out_plio_kmeans" cf:prefix="HDL_ATTRIBUTE"/>
    </xd:portConfig>
    <cf:parameter cf:name="NUM_MI_AXIS" cf:value="1"/>
    <cf:parameter cf:name="NUM_SI_AXIS" cf:value="1"/>
    <cf:parameter cf:name="NUM_MI_AXI" cf:value="0"/>
    <cf:parameter cf:name="NUM_CLKS" cf:value="1"/>
  </cf:comp>
  <cf:comp cf:name="setup_aie_0" xd:componentRef="setup_aie" xd:clockId="0">
    <cf:parameter cf:name="SLR_ASSIGNMENTS" cf:value="SLR0"/>
  </cf:comp>
  <cf:comp cf:name="sink_from_aie_0" xd:componentRef="sink_from_aie" xd:clockId="0">
    <cf:parameter cf:name="SLR_ASSIGNMENTS" cf:value="SLR0"/>
  </cf:comp>
  <cf:instance cf:name="hwinst_ai_engine_0" cf:blockName="hwblk_aieip" cf:compName="ai_engine_0">
    <cf:portMap cf:blockPort="in_plio_kmeans" cf:compPort="S00_AXIS"/>
    <cf:portMap cf:blockPort="out_plio_kmeans" cf:compPort="M00_AXIS"/>
  </cf:instance>
  <cf:instance cf:name="swinst_ai_engine_0" cf:blockName="swblk_aieip" cf:compName="gen4x8_qdma_2"/>
  <cf:instance cf:name="hwinst_setup_aie_0" cf:blockName="hwblk_setup_aie" cf:compName="setup_aie_0">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="num_clusters" cf:compPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="num_points" cf:compPort="s_axi_control" xd:register="0x18"/>
    <cf:portMap cf:blockPort="input" cf:compPort="m_axi_gmem0" cf:ctrlPort="s_axi_control" xd:register="0x20"/>
    <cf:portMap cf:blockPort="s" cf:compPort="s"/>
  </cf:instance>
  <cf:instance cf:name="swinst_setup_aie_0" cf:blockName="swblk_setup_aie" cf:compName="gen4x8_qdma_2">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="axi_ic_user_M01_AXI"/>
    <cf:portMap cf:blockPort="num_clusters" cf:compPort="axi_ic_user_M01_AXI"/>
    <cf:portMap cf:blockPort="num_points" cf:compPort="axi_ic_user_M01_AXI"/>
    <cf:portMap cf:blockPort="input" cf:compPort="axi_noc_kernel0_S00_AXI" cf:ctrlPort="axi_ic_user_M01_AXI" cf:sptag="MC_NOC0"/>
  </cf:instance>
  <cf:instance cf:name="hwinst_sink_from_aie_0" cf:blockName="hwblk_sink_from_aie" cf:compName="sink_from_aie_0">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="input_stream" cf:compPort="input_stream"/>
    <cf:portMap cf:blockPort="output" cf:compPort="m_axi_gmem1" cf:ctrlPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="size" cf:compPort="s_axi_control" xd:register="0x1C"/>
  </cf:instance>
  <cf:instance cf:name="swinst_sink_from_aie_0" cf:blockName="swblk_sink_from_aie" cf:compName="gen4x8_qdma_2">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="axi_ic_user_M01_AXI"/>
    <cf:portMap cf:blockPort="output" cf:compPort="axi_noc_kernel0_S01_AXI" cf:ctrlPort="axi_ic_user_M01_AXI" cf:sptag="MC_NOC0"/>
    <cf:portMap cf:blockPort="size" cf:compPort="axi_ic_user_M01_AXI"/>
  </cf:instance>
  <cf:connection cf:srcInst="hwinst_ai_engine_0" cf:srcPort="out_plio_kmeans" cf:dstInst="hwinst_sink_from_aie_0" cf:dstPort="input_stream"/>
  <cf:connection cf:srcInst="swinst_setup_aie_0" cf:srcPort="s_axi_control" cf:dstInst="hwinst_setup_aie_0" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="gen4x8_qdma_2" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_setup_aie_0" cf:srcPort="num_clusters" cf:dstInst="hwinst_setup_aie_0" cf:dstPort="num_clusters">
    <cf:dataMover cf:compName="gen4x8_qdma_2" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_setup_aie_0" cf:srcPort="num_points" cf:dstInst="hwinst_setup_aie_0" cf:dstPort="num_points">
    <cf:dataMover cf:compName="gen4x8_qdma_2" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_setup_aie_0" cf:srcPort="input" cf:dstInst="hwinst_setup_aie_0" cf:dstPort="input">
    <cf:dataMover cf:compName="setup_aie_0" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="hwinst_setup_aie_0" cf:srcPort="s" cf:dstInst="hwinst_ai_engine_0" cf:dstPort="in_plio_kmeans"/>
  <cf:connection cf:srcInst="swinst_sink_from_aie_0" cf:srcPort="s_axi_control" cf:dstInst="hwinst_sink_from_aie_0" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="gen4x8_qdma_2" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_sink_from_aie_0" cf:srcPort="output" cf:dstInst="hwinst_sink_from_aie_0" cf:dstPort="output">
    <cf:dataMover cf:compName="sink_from_aie_0" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_sink_from_aie_0" cf:srcPort="size" cf:dstInst="hwinst_sink_from_aie_0" cf:dstPort="size">
    <cf:dataMover cf:compName="gen4x8_qdma_2" cf:softwareLib="axi_lite"/>
  </cf:connection>
</cf:model>
