Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Tue Nov 10 09:32:56 2020
| Host         : DESKTOP-PUKS9CF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             697 |          200 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           18 |
| Yes          | No                    | No                     |             947 |          282 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
| Clock Signal |                             Enable Signal                            |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/waddr              |                                                              |                2 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/ar_hs              |                                                              |                2 |              5 |
|  ap_clk      | bd_0_i/hls_inst/inst/Imag_addr_2_reg_5050                            |                                                              |                6 |              8 |
|  ap_clk      |                                                                      | bd_0_i/hls_inst/inst/ap_CS_fsm_state22                       |                4 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/lut_reorder_I_U/Reorder_fft_lut_rbkb_rom_U/E[0] |                                                              |                5 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_phi_mux_c_0_phi_fu_210_p41                   | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/SR[0]      |                3 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/c_reg_5890                                      |                                                              |                2 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/Imag_addr_4_reg_7150                            |                                                              |               12 |             20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0                            |                                                              |               13 |             28 |
|  ap_clk      |                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/ap_rst_n_0 |               14 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_260119_out                                  |                                                              |                9 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_2600                                        |                                                              |               14 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_5_reg_6610                                  |                                                              |               12 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_9_1_reg_6350                                |                                                              |               15 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_253                                         |                                                              |               31 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_2450                                        |                                                              |               17 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_3_reg_6120                                  |                                                              |               20 |             96 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_1_1_reg_6000                                |                                                              |               16 |             96 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_10_2_reg_6760                               |                                                              |               35 |            128 |
|  ap_clk      | bd_0_i/hls_inst/inst/IM_vec_128_a_reg_5370                           |                                                              |               32 |            128 |
|  ap_clk      | bd_0_i/hls_inst/inst/Imag_load_4_reg_5590                            |                                                              |               39 |            128 |
|  ap_clk      |                                                                      |                                                              |              200 |            697 |
+--------------+----------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+


