INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adder_or_Sub_nhi_phan/Adder_or_Sub_nhi_phan.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
