/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_36z;
  wire [19:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_64z;
  reg [23:0] celloutsig_0_65z;
  wire [2:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [22:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(celloutsig_0_0z & celloutsig_0_1z[6]);
  assign celloutsig_1_6z = ~(in_data[150] & celloutsig_1_2z[0]);
  assign celloutsig_0_23z = ~(celloutsig_0_12z & celloutsig_0_10z);
  assign celloutsig_0_10z = ~celloutsig_0_1z[13];
  assign celloutsig_0_36z = ~((celloutsig_0_5z[3] | celloutsig_0_27z[2]) & celloutsig_0_30z[1]);
  assign celloutsig_1_8z = ~((celloutsig_1_5z | in_data[142]) & celloutsig_1_5z);
  assign celloutsig_0_11z = ~((celloutsig_0_0z | celloutsig_0_4z) & celloutsig_0_2z);
  assign celloutsig_0_0z = ~((in_data[15] | in_data[48]) & (in_data[76] | in_data[0]));
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_3z[3]) & (celloutsig_0_1z[10] | celloutsig_0_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_5z | celloutsig_1_9z[2]) & (celloutsig_1_2z[8] | celloutsig_1_6z));
  assign celloutsig_0_12z = ~((celloutsig_0_10z | celloutsig_0_9z) & (celloutsig_0_0z | celloutsig_0_7z[8]));
  assign celloutsig_0_64z = celloutsig_0_30z[2] | ~(celloutsig_0_18z);
  assign celloutsig_1_5z = celloutsig_1_3z[5] | ~(celloutsig_1_3z[4]);
  assign celloutsig_1_7z = in_data[180] | ~(celloutsig_1_6z);
  assign celloutsig_1_13z = celloutsig_1_8z | ~(celloutsig_1_2z[5]);
  assign celloutsig_0_8z = in_data[28] | ~(celloutsig_0_4z);
  assign celloutsig_0_14z = celloutsig_0_11z | ~(celloutsig_0_10z);
  assign celloutsig_0_20z = ~(celloutsig_0_14z ^ celloutsig_0_16z);
  assign celloutsig_1_9z = { in_data[111:109], celloutsig_1_6z, celloutsig_1_4z } & in_data[188:184];
  assign celloutsig_1_19z = { celloutsig_1_2z[7:0], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_13z } & { celloutsig_1_2z[6:1], celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[99:96] / { 1'h1, in_data[142:140] };
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_10z } / { 1'h1, celloutsig_1_1z[2:1] };
  assign celloutsig_1_15z = celloutsig_1_3z[5:1] / { 1'h1, celloutsig_1_11z[3:0] };
  assign celloutsig_0_18z = { celloutsig_0_5z[12:11], celloutsig_0_2z, celloutsig_0_2z } && { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_25z = ! { celloutsig_0_3z[17:8], celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_11z };
  assign celloutsig_0_15z = { celloutsig_0_13z[4:2], celloutsig_0_6z } % { 1'h1, celloutsig_0_5z[5:1] };
  assign celloutsig_0_27z = { in_data[73:71], celloutsig_0_17z } % { 1'h1, celloutsig_0_21z[2], celloutsig_0_9z, celloutsig_0_25z };
  assign celloutsig_0_7z = { celloutsig_0_3z[8], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z } * in_data[54:44];
  assign celloutsig_0_21z = celloutsig_0_13z[7:1] * { celloutsig_0_3z[17:15], celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_1_16z = - in_data[143:139];
  assign celloutsig_1_4z = celloutsig_1_0z[4:0] !== celloutsig_1_2z[5:1];
  assign celloutsig_1_18z = & celloutsig_1_2z;
  assign celloutsig_0_16z = | in_data[18:15];
  assign celloutsig_0_9z = | { celloutsig_0_2z, in_data[44:34], celloutsig_0_0z };
  assign celloutsig_0_17z = ~^ { in_data[38:36], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_5z = celloutsig_0_1z[17:3] - celloutsig_0_3z[17:3];
  assign celloutsig_1_3z = celloutsig_1_2z[6:1] - { celloutsig_1_0z[4:3], celloutsig_1_1z };
  assign celloutsig_1_11z = in_data[144:137] - { celloutsig_1_2z[8:3], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_3z = in_data[61:42] ^ { in_data[40:22], celloutsig_0_0z };
  assign celloutsig_1_2z = { celloutsig_1_0z[4:0], celloutsig_1_1z } ^ in_data[108:100];
  assign celloutsig_0_6z = celloutsig_0_5z[9:7] ^ celloutsig_0_3z[3:1];
  assign celloutsig_0_30z = { celloutsig_0_15z[4:2], celloutsig_0_16z } ^ celloutsig_0_21z[3:0];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_65z = 24'h000000;
    else if (clkin_data[32]) celloutsig_0_65z = { in_data[27:5], celloutsig_0_36z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 6'h00;
    else if (!clkin_data[64]) celloutsig_1_0z = in_data[176:171];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_13z = 8'h00;
    else if (clkin_data[32]) celloutsig_0_13z = { celloutsig_0_7z[9:3], celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[65:48], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[118:96], out_data[32], out_data[23:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
