{"sha": "e2ec05a6c96065358c2afaafd2c62dc1f1a2db4d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTJlYzA1YTZjOTYwNjUzNThjMmFmYWFmZDJjNjJkYzFmMWEyZGI0ZA==", "commit": {"author": {"name": "Torbjorn Granlund", "email": "tege@swox.com", "date": "2002-02-21T19:27:50Z"}, "committer": {"name": "Denis Chertykov", "email": "denisc@gcc.gnu.org", "date": "2002-02-21T19:27:50Z"}, "message": "avr.md: Add more patterns for mized-mode add and subtract (addsi3_zero_extend...\n\n\n\t* config/avr/avr.md: Add more patterns for mized-mode add and subtract\n        (addsi3_zero_extend, subhi3_zero_extend1, subsi3_zero_extend).\n\nFrom-SVN: r49936", "tree": {"sha": "cbc625e552d0052088119a01e97207afa750c210", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cbc625e552d0052088119a01e97207afa750c210"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e2ec05a6c96065358c2afaafd2c62dc1f1a2db4d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e2ec05a6c96065358c2afaafd2c62dc1f1a2db4d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e2ec05a6c96065358c2afaafd2c62dc1f1a2db4d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e2ec05a6c96065358c2afaafd2c62dc1f1a2db4d/comments", "author": null, "committer": null, "parents": [{"sha": "9dd791c86c770caf0b6a12a0dfae7cf0e0469f89", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9dd791c86c770caf0b6a12a0dfae7cf0e0469f89", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9dd791c86c770caf0b6a12a0dfae7cf0e0469f89"}], "stats": {"total": 42, "additions": 42, "deletions": 0}, "files": [{"sha": "e64cbb96a81539cc92aaa8be891e50be831b9650", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e2ec05a6c96065358c2afaafd2c62dc1f1a2db4d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e2ec05a6c96065358c2afaafd2c62dc1f1a2db4d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e2ec05a6c96065358c2afaafd2c62dc1f1a2db4d", "patch": "@@ -1,3 +1,8 @@\n+2002-02-20  Torbjorn Granlund  <tege@swox.com>\n+\n+\t* config/avr/avr.md: Add more patterns for mized-mode add and subtract\n+        (addsi3_zero_extend, subhi3_zero_extend1, subsi3_zero_extend).\n+\n Thu Feb 21 16:20:46 2002  Alexandre Oliva  <aoliva@redhat.com>\n \n \t* rtlanal.c (replace_rtx): Don't make a CONST_INT the operand of"}, {"sha": "f432f0e37786e7d71a87ca512c38ec2ea2256d68", "filename": "gcc/config/avr/avr.md", "status": "modified", "additions": 37, "deletions": 0, "changes": 37, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e2ec05a6c96065358c2afaafd2c62dc1f1a2db4d/gcc%2Fconfig%2Favr%2Favr.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e2ec05a6c96065358c2afaafd2c62dc1f1a2db4d/gcc%2Fconfig%2Favr%2Favr.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Favr%2Favr.md?ref=e2ec05a6c96065358c2afaafd2c62dc1f1a2db4d", "patch": "@@ -605,6 +605,19 @@\n   [(set_attr \"length\" \"4,3,3,4,5,5\")\n    (set_attr \"cc\" \"set_n,set_n,set_czn,set_czn,set_n,set_n\")])\n \n+(define_insn \"*addsi3_zero_extend\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+\t(plus:SI (zero_extend:SI\n+\t\t  (match_operand:QI 1 \"register_operand\" \"r\"))\n+\t\t (match_operand:SI 2 \"register_operand\" \"0\")))]\n+  \"\"\n+  \"add %A0,%1\n+\tadc %B0,__zero_reg__\n+\tadc %C0,__zero_reg__\n+\tadc %D0,__zero_reg__\"\n+  [(set_attr \"length\" \"4\")\n+   (set_attr \"cc\" \"set_n\")])\n+\n ;-----------------------------------------------------------------------------\n ; sub bytes\n (define_insn \"subqi3\"\n@@ -629,6 +642,17 @@\n   [(set_attr \"length\" \"2,2\")\n    (set_attr \"cc\" \"set_czn,set_czn\")])\n \n+(define_insn \"*subhi3_zero_extend1\"\n+  [(set (match_operand:HI 0 \"register_operand\" \"=r\")\n+\t(minus:HI (match_operand:HI 1 \"register_operand\" \"0\")\n+\t\t  (zero_extend:HI\n+\t\t   (match_operand:QI 2 \"register_operand\" \"r\"))))]\n+  \"\"\n+  \"sub %A0,%2\n+\tsbc %B0,__zero_reg__\"\n+  [(set_attr \"length\" \"2\")\n+   (set_attr \"cc\" \"set_n\")])\n+\n (define_insn \"subsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r,d\")\n         (minus:SI (match_operand:SI 1 \"register_operand\" \"0,0\")\n@@ -640,6 +664,19 @@\n   [(set_attr \"length\" \"4,4\")\n    (set_attr \"cc\" \"set_czn,set_czn\")])\n \n+(define_insn \"*subsi3_zero_extend\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+\t(minus:SI (match_operand:SI 1 \"register_operand\" \"0\")\n+\t\t  (zero_extend:SI\n+\t\t   (match_operand:QI 2 \"register_operand\" \"r\"))))]\n+  \"\"\n+  \"sub %A0,%2\n+\tsbc %B0,__zero_reg__\n+\tsbc %C0,__zero_reg__\n+\tsbc %D0,__zero_reg__\"\n+  [(set_attr \"length\" \"4\")\n+   (set_attr \"cc\" \"set_n\")])\n+\n ;******************************************************************************\n ; mul\n "}]}