Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May  1 22:19:43 2025
| Host         : Arnaud-Hugo-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    27 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    30 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1627 |          388 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1586 |          305 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+--------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                                  Enable Signal                                 |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+--------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rRxByte[7]_i_1_n_0                     | design_1_i/Debounce_Switch_0/inst/o_Switch         |                1 |              1 |         1.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/E[0]                                   | design_1_i/Debounce_Switch_0/inst/o_Switch         |                3 |              7 |         2.33 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rRxByte[7]_i_1_n_0                     | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_1  |                1 |              7 |         7.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[2]_rep__2[0]   | design_1_i/Debounce_Switch_0/inst/o_Switch         |                1 |              8 |         8.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_TX_INST/wTxData_Next                           | design_1_i/Debounce_Switch_0/inst/o_Switch         |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCntCurrent[10]_i_1_n_0                | design_1_i/Debounce_Switch_0/inst/o_Switch         |                5 |             11 |         2.20 |
|  iClk_IBUF_BUFG |                                                                                |                                                    |                6 |             13 |         2.17 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2_0[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_7  |                2 |             15 |         7.50 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2[0]   | design_1_i/Debounce_Switch_0/inst/o_Switch         |                3 |             17 |         5.67 |
|  iClk_IBUF_BUFG |                                                                                | design_1_i/Debounce_Switch_0/inst/p_0_in           |                5 |             18 |         3.60 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2_0[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_1  |                5 |             27 |         5.40 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2[0]   | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_5  |                4 |             27 |         6.75 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2[0]   | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_9  |                4 |             28 |         7.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2_0[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_5  |                5 |             32 |         6.40 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2[0]   | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_7  |                6 |             35 |         5.83 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2[0]   | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_1  |                5 |             35 |         7.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2_0[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_9  |                5 |             40 |         8.00 |
|  iClk_IBUF_BUFG |                                                                                | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_7  |               12 |             47 |         3.92 |
|  iClk_IBUF_BUFG |                                                                                | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_2  |               18 |             61 |         3.39 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2_0[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_2  |               12 |             62 |         5.17 |
|  iClk_IBUF_BUFG |                                                                                | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_9  |               18 |             69 |         3.83 |
|  iClk_IBUF_BUFG |                                                                                | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_5  |               18 |             69 |         3.83 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2[0]   | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_6  |               10 |             69 |         6.90 |
|  iClk_IBUF_BUFG |                                                                                | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_1  |               21 |             71 |         3.38 |
|  iClk_IBUF_BUFG |                                                                                | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_4  |               22 |             71 |         3.23 |
|  iClk_IBUF_BUFG |                                                                                | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_6  |               20 |             73 |         3.65 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2[0]   | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_4  |               13 |             73 |         5.62 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2_0[0] | design_1_i/Debounce_Switch_0/inst/o_Switch         |               16 |            106 |         6.62 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2[0]   | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_10 |               17 |            107 |         6.29 |
|  iClk_IBUF_BUFG |                                                                                | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_10 |               30 |            109 |         3.63 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2_0[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN    |               15 |            110 |         7.33 |
|  iClk_IBUF_BUFG |                                                                                | design_1_i/Debounce_Switch_0/inst/o_Switch_repN    |               29 |            111 |         3.83 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2_0[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_3  |               18 |            120 |         6.67 |
|  iClk_IBUF_BUFG |                                                                                | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_8  |               35 |            121 |         3.46 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__2[0]   | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_8  |               18 |            121 |         6.72 |
|  iClk_IBUF_BUFG |                                                                                | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_3  |               35 |            122 |         3.49 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_TX_INST/E[0]                                   | design_1_i/Debounce_Switch_0/inst/o_Switch         |              134 |            520 |         3.88 |
|  iClk_IBUF_BUFG |                                                                                | design_1_i/Debounce_Switch_0/inst/o_Switch         |              125 |            685 |         5.48 |
+-----------------+--------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


