# 74HCPU PCB layers

## Layer 1 (top)

| <img src="regs.png" width="450"/> | <img src="ports.png" width="300"/> |

## Layer 2

| <img src="mux8x1.png" width="450"/> | <img src="sram.png" width="300"/> |

## Layer 3

| <img src="mux8x1.png" width="450"/> | <img src="alu.png" width="300"/> |
| <img src="pwrbus.png" width="450"/> | <img src="pwrbus-short.png" width="300"/> |
| <img src="" width="300"/> | <img src="rom.png" width="450"/> |

## Layer 4 (bottom)

| <img src="mux8x1.png" width="450"/> | <img src="mul.png" width="300"/> |
| <img src="pwrbus.png" width="450"/> | <img src="pwrbus-short.png" width="300"/> |
| <img src="" width="300"/> | <img src="addr_counter.png" width="450"/> |
