Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec 30 12:42:10 2025
| Host         : DESKTOP-GKJKQ5B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file TOP_ASCENSOR_timing_summary_routed.rpt -pb TOP_ASCENSOR_timing_summary_routed.pb -rpx TOP_ASCENSOR_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_ASCENSOR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.206        0.000                      0                  492        0.185        0.000                      0                  492        4.500        0.000                       0                   295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.206        0.000                      0                  492        0.185        0.000                      0                  492        4.500        0.000                       0                   295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 1.611ns (31.296%)  route 3.537ns (68.704%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.629     5.232    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  U_Audio/current_period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.419     5.651 r  U_Audio/current_period_reg[6]/Q
                         net (fo=4, routed)           1.351     7.002    U_Audio/current_period_reg_n_0_[6]
    SLICE_X5Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.301 r  U_Audio/counter_freq0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.301    U_Audio/counter_freq0_carry_i_5_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.702 r  U_Audio/counter_freq0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    U_Audio/counter_freq0_carry_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  U_Audio/counter_freq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    U_Audio/counter_freq0_carry__0_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  U_Audio/counter_freq0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    U_Audio/counter_freq0_carry__1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  U_Audio/counter_freq0_carry__2/CO[3]
                         net (fo=2, routed)           1.121     9.164    U_Audio/counter_freq0_carry__2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I0_O)        0.150     9.314 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.065    10.379    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  U_Audio/counter_freq_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.592    15.015    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  U_Audio/counter_freq_reg[16]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.653    14.585    U_Audio/counter_freq_reg[16]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 1.611ns (31.296%)  route 3.537ns (68.704%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.629     5.232    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  U_Audio/current_period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.419     5.651 r  U_Audio/current_period_reg[6]/Q
                         net (fo=4, routed)           1.351     7.002    U_Audio/current_period_reg_n_0_[6]
    SLICE_X5Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.301 r  U_Audio/counter_freq0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.301    U_Audio/counter_freq0_carry_i_5_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.702 r  U_Audio/counter_freq0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    U_Audio/counter_freq0_carry_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  U_Audio/counter_freq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    U_Audio/counter_freq0_carry__0_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  U_Audio/counter_freq0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    U_Audio/counter_freq0_carry__1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  U_Audio/counter_freq0_carry__2/CO[3]
                         net (fo=2, routed)           1.121     9.164    U_Audio/counter_freq0_carry__2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I0_O)        0.150     9.314 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.065    10.379    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  U_Audio/counter_freq_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.592    15.015    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  U_Audio/counter_freq_reg[17]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.653    14.585    U_Audio/counter_freq_reg[17]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 1.611ns (31.296%)  route 3.537ns (68.704%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.629     5.232    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  U_Audio/current_period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.419     5.651 r  U_Audio/current_period_reg[6]/Q
                         net (fo=4, routed)           1.351     7.002    U_Audio/current_period_reg_n_0_[6]
    SLICE_X5Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.301 r  U_Audio/counter_freq0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.301    U_Audio/counter_freq0_carry_i_5_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.702 r  U_Audio/counter_freq0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    U_Audio/counter_freq0_carry_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  U_Audio/counter_freq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    U_Audio/counter_freq0_carry__0_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  U_Audio/counter_freq0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    U_Audio/counter_freq0_carry__1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  U_Audio/counter_freq0_carry__2/CO[3]
                         net (fo=2, routed)           1.121     9.164    U_Audio/counter_freq0_carry__2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I0_O)        0.150     9.314 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.065    10.379    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  U_Audio/counter_freq_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.592    15.015    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  U_Audio/counter_freq_reg[18]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.653    14.585    U_Audio/counter_freq_reg[18]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 1.611ns (31.296%)  route 3.537ns (68.704%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.629     5.232    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  U_Audio/current_period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.419     5.651 r  U_Audio/current_period_reg[6]/Q
                         net (fo=4, routed)           1.351     7.002    U_Audio/current_period_reg_n_0_[6]
    SLICE_X5Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.301 r  U_Audio/counter_freq0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.301    U_Audio/counter_freq0_carry_i_5_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.702 r  U_Audio/counter_freq0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    U_Audio/counter_freq0_carry_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  U_Audio/counter_freq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    U_Audio/counter_freq0_carry__0_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  U_Audio/counter_freq0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    U_Audio/counter_freq0_carry__1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  U_Audio/counter_freq0_carry__2/CO[3]
                         net (fo=2, routed)           1.121     9.164    U_Audio/counter_freq0_carry__2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I0_O)        0.150     9.314 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.065    10.379    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  U_Audio/counter_freq_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.592    15.015    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  U_Audio/counter_freq_reg[19]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.653    14.585    U_Audio/counter_freq_reg[19]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.611ns (31.328%)  route 3.531ns (68.672%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.629     5.232    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  U_Audio/current_period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.419     5.651 r  U_Audio/current_period_reg[6]/Q
                         net (fo=4, routed)           1.351     7.002    U_Audio/current_period_reg_n_0_[6]
    SLICE_X5Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.301 r  U_Audio/counter_freq0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.301    U_Audio/counter_freq0_carry_i_5_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.702 r  U_Audio/counter_freq0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    U_Audio/counter_freq0_carry_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  U_Audio/counter_freq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    U_Audio/counter_freq0_carry__0_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  U_Audio/counter_freq0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    U_Audio/counter_freq0_carry__1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  U_Audio/counter_freq0_carry__2/CO[3]
                         net (fo=2, routed)           1.121     9.164    U_Audio/counter_freq0_carry__2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I0_O)        0.150     9.314 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.060    10.374    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  U_Audio/counter_freq_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.592    15.015    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  U_Audio/counter_freq_reg[20]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.653    14.585    U_Audio/counter_freq_reg[20]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.611ns (31.328%)  route 3.531ns (68.672%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.629     5.232    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  U_Audio/current_period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.419     5.651 r  U_Audio/current_period_reg[6]/Q
                         net (fo=4, routed)           1.351     7.002    U_Audio/current_period_reg_n_0_[6]
    SLICE_X5Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.301 r  U_Audio/counter_freq0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.301    U_Audio/counter_freq0_carry_i_5_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.702 r  U_Audio/counter_freq0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    U_Audio/counter_freq0_carry_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  U_Audio/counter_freq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    U_Audio/counter_freq0_carry__0_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  U_Audio/counter_freq0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    U_Audio/counter_freq0_carry__1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  U_Audio/counter_freq0_carry__2/CO[3]
                         net (fo=2, routed)           1.121     9.164    U_Audio/counter_freq0_carry__2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I0_O)        0.150     9.314 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.060    10.374    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  U_Audio/counter_freq_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.592    15.015    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  U_Audio/counter_freq_reg[21]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.653    14.585    U_Audio/counter_freq_reg[21]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.611ns (31.328%)  route 3.531ns (68.672%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.629     5.232    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  U_Audio/current_period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.419     5.651 r  U_Audio/current_period_reg[6]/Q
                         net (fo=4, routed)           1.351     7.002    U_Audio/current_period_reg_n_0_[6]
    SLICE_X5Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.301 r  U_Audio/counter_freq0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.301    U_Audio/counter_freq0_carry_i_5_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.702 r  U_Audio/counter_freq0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    U_Audio/counter_freq0_carry_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  U_Audio/counter_freq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    U_Audio/counter_freq0_carry__0_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  U_Audio/counter_freq0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    U_Audio/counter_freq0_carry__1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  U_Audio/counter_freq0_carry__2/CO[3]
                         net (fo=2, routed)           1.121     9.164    U_Audio/counter_freq0_carry__2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I0_O)        0.150     9.314 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.060    10.374    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  U_Audio/counter_freq_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.592    15.015    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  U_Audio/counter_freq_reg[22]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.653    14.585    U_Audio/counter_freq_reg[22]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.611ns (31.328%)  route 3.531ns (68.672%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.629     5.232    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  U_Audio/current_period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.419     5.651 r  U_Audio/current_period_reg[6]/Q
                         net (fo=4, routed)           1.351     7.002    U_Audio/current_period_reg_n_0_[6]
    SLICE_X5Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.301 r  U_Audio/counter_freq0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.301    U_Audio/counter_freq0_carry_i_5_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.702 r  U_Audio/counter_freq0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    U_Audio/counter_freq0_carry_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  U_Audio/counter_freq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    U_Audio/counter_freq0_carry__0_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  U_Audio/counter_freq0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    U_Audio/counter_freq0_carry__1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  U_Audio/counter_freq0_carry__2/CO[3]
                         net (fo=2, routed)           1.121     9.164    U_Audio/counter_freq0_carry__2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I0_O)        0.150     9.314 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.060    10.374    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  U_Audio/counter_freq_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.592    15.015    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  U_Audio/counter_freq_reg[23]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.653    14.585    U_Audio/counter_freq_reg[23]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 U_Audio/tempo_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/current_period_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 1.853ns (34.364%)  route 3.539ns (65.636%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.713     5.316    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  U_Audio/tempo_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  U_Audio/tempo_cnt_reg[13]/Q
                         net (fo=10, routed)          1.266     7.038    U_Audio/tempo_cnt_reg[13]
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.124     7.162 r  U_Audio/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.162    U_Audio/i__carry_i_4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.563 r  U_Audio/current_period1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.563    U_Audio/current_period1_inferred__0/i__carry_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  U_Audio/current_period1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.677    U_Audio/current_period1_inferred__0/i__carry__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  U_Audio/current_period1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.791    U_Audio/current_period1_inferred__0/i__carry__1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.062 r  U_Audio/current_period1_inferred__0/i__carry__2/CO[0]
                         net (fo=7, routed)           1.379     9.441    U_Audio/tempo_cnt_reg[31]_3[0]
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.373     9.814 r  U_Audio/current_period[18]_i_1/O
                         net (fo=15, routed)          0.894    10.708    U_Audio/current_period[18]_i_1_n_0
    SLICE_X9Y77          FDRE                                         r  U_Audio/current_period_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.510    14.933    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  U_Audio/current_period_reg[10]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X9Y77          FDRE (Setup_fdre_C_CE)      -0.205    14.951    U_Audio/current_period_reg[10]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 U_Audio/tempo_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/current_period_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 1.853ns (34.364%)  route 3.539ns (65.636%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.713     5.316    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  U_Audio/tempo_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  U_Audio/tempo_cnt_reg[13]/Q
                         net (fo=10, routed)          1.266     7.038    U_Audio/tempo_cnt_reg[13]
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.124     7.162 r  U_Audio/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.162    U_Audio/i__carry_i_4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.563 r  U_Audio/current_period1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.563    U_Audio/current_period1_inferred__0/i__carry_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  U_Audio/current_period1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.677    U_Audio/current_period1_inferred__0/i__carry__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  U_Audio/current_period1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.791    U_Audio/current_period1_inferred__0/i__carry__1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.062 r  U_Audio/current_period1_inferred__0/i__carry__2/CO[0]
                         net (fo=7, routed)           1.379     9.441    U_Audio/tempo_cnt_reg[31]_3[0]
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.373     9.814 r  U_Audio/current_period[18]_i_1/O
                         net (fo=15, routed)          0.894    10.708    U_Audio/current_period[18]_i_1_n_0
    SLICE_X9Y77          FDRE                                         r  U_Audio/current_period_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.510    14.933    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  U_Audio/current_period_reg[11]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X9Y77          FDRE (Setup_fdre_C_CE)      -0.205    14.951    U_Audio/current_period_reg[11]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  4.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_In/sw_res_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/trigger_emergencia_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.565     1.484    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  U_In/sw_res_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148     1.632 r  U_In/sw_res_prev_reg/Q
                         net (fo=1, routed)           0.059     1.692    U_In/sw_res_prev
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.098     1.790 r  U_In/trigger_emergencia_i_1/O
                         net (fo=1, routed)           0.000     1.790    U_In/trigger_emergencia0
    SLICE_X8Y71          FDRE                                         r  U_In/trigger_emergencia_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.834     1.999    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  U_In/trigger_emergencia_reg/C
                         clock pessimism             -0.514     1.484    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.120     1.604    U_In/trigger_emergencia_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U_FSM/motor_hor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Plant/h_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.538%)  route 0.121ns (39.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.591     1.510    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  U_FSM/motor_hor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  U_FSM/motor_hor_reg[0]/Q
                         net (fo=3, routed)           0.121     1.773    U_Plant/h_reg_reg[2]_2[0]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  U_Plant/h_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    U_Plant/h_reg[0]_i_1_n_0
    SLICE_X3Y73          FDSE                                         r  U_Plant/h_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.862     2.027    U_Plant/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y73          FDSE                                         r  U_Plant/h_reg_reg[0]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X3Y73          FDSE (Hold_fdse_C_D)         0.092     1.616    U_Plant/h_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_In/in_pisos_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/in_pisos_prev_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.273%)  route 0.127ns (43.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.594     1.513    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  U_In/in_pisos_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  U_In/in_pisos_sync_reg[1]/Q
                         net (fo=2, routed)           0.127     1.805    U_In/in_pisos_sync_reg_n_0_[1]
    SLICE_X3Y71          FDRE                                         r  U_In/in_pisos_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.865     2.030    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  U_In/in_pisos_prev_reg[1]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.070     1.596    U_In/in_pisos_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_In/in_pisos_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/in_pisos_prev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.273%)  route 0.127ns (43.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.594     1.513    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  U_In/in_pisos_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  U_In/in_pisos_sync_reg[0]/Q
                         net (fo=2, routed)           0.127     1.805    U_In/in_pisos_sync_reg_n_0_[0]
    SLICE_X3Y71          FDRE                                         r  U_In/in_pisos_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.865     2.030    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  U_In/in_pisos_prev_reg[0]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.066     1.592    U_In/in_pisos_prev_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_Vis/led_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Vis/led_level_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.189ns (48.918%)  route 0.197ns (51.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.596     1.515    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  U_Vis/led_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_Vis/led_level_reg[0]/Q
                         net (fo=14, routed)          0.197     1.854    U_Vis/led_level_reg__0[0]
    SLICE_X2Y69          LUT5 (Prop_lut5_I0_O)        0.048     1.902 r  U_Vis/led_level[3]_i_1/O
                         net (fo=1, routed)           0.000     1.902    U_Vis/led_level[3]_i_1_n_0
    SLICE_X2Y69          FDRE                                         r  U_Vis/led_level_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.867     2.032    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  U_Vis/led_level_reg[3]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.131     1.683    U_Vis/led_level_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U_Vis/led_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Vis/led_level_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.029%)  route 0.193ns (50.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.596     1.515    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  U_Vis/led_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_Vis/led_level_reg[0]/Q
                         net (fo=14, routed)          0.193     1.850    U_Vis/led_level_reg__0[0]
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.045     1.895 r  U_Vis/led_level[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    U_Vis/led_level[1]_i_1_n_0
    SLICE_X2Y69          FDRE                                         r  U_Vis/led_level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.867     2.032    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  U_Vis/led_level_reg[1]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.120     1.672    U_Vis/led_level_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_In/in_hab_prev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/habitacion_detectada_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.640%)  route 0.119ns (36.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.590     1.509    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  U_In/in_hab_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  U_In/in_hab_prev_reg[2]/Q
                         net (fo=4, routed)           0.119     1.793    U_In/in_hab_prev_reg_n_0_[2]
    SLICE_X5Y75          LUT5 (Prop_lut5_I0_O)        0.045     1.838 r  U_In/habitacion_detectada[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    U_In/habitacion_detectada[2]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  U_In/habitacion_detectada_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.858     2.023    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  U_In/habitacion_detectada_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y75          FDRE (Hold_fdre_C_D)         0.091     1.613    U_In/habitacion_detectada_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_Vis/led_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Vis/led_level_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.518%)  route 0.197ns (51.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.596     1.515    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  U_Vis/led_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_Vis/led_level_reg[0]/Q
                         net (fo=14, routed)          0.197     1.854    U_Vis/led_level_reg__0[0]
    SLICE_X2Y69          LUT4 (Prop_lut4_I0_O)        0.045     1.899 r  U_Vis/led_level[2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    U_Vis/led_level[2]_i_1_n_0
    SLICE_X2Y69          FDRE                                         r  U_Vis/led_level_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.867     2.032    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  U_Vis/led_level_reg[2]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121     1.673    U_Vis/led_level_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_FSM/estado_vis_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FSM/estado_vis_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.593     1.512    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  U_FSM/estado_vis_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_FSM/estado_vis_reg[3]/Q
                         net (fo=12, routed)          0.134     1.787    U_FSM/st[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  U_FSM/estado_vis[3]_i_1/O
                         net (fo=1, routed)           0.000     1.832    U_FSM/estado_vis[3]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  U_FSM/estado_vis_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.862     2.027    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  U_FSM/estado_vis_reg[3]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.092     1.604    U_FSM/estado_vis_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_FSM/estado_vis_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FSM/estado_vis_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.724%)  route 0.136ns (42.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.593     1.512    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  U_FSM/estado_vis_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_FSM/estado_vis_reg[2]/Q
                         net (fo=12, routed)          0.136     1.790    U_FSM/st[2]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  U_FSM/estado_vis[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_FSM/estado_vis[2]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  U_FSM/estado_vis_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.862     2.027    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  U_FSM/estado_vis_reg[2]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.091     1.603    U_FSM/estado_vis_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y81     U_Audio/audio_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y81     U_Audio/audio_toggle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     U_Audio/counter_freq_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77     U_Audio/counter_freq_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77     U_Audio/counter_freq_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     U_Audio/counter_freq_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     U_Audio/counter_freq_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     U_Audio/counter_freq_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     U_Audio/counter_freq_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y81     U_Audio/audio_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y81     U_Audio/audio_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     U_Audio/audio_toggle_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     U_Audio/audio_toggle_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     U_Audio/counter_freq_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     U_Audio/counter_freq_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77     U_Audio/counter_freq_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77     U_Audio/counter_freq_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77     U_Audio/counter_freq_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77     U_Audio/counter_freq_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y81     U_Audio/audio_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y81     U_Audio/audio_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     U_Audio/audio_toggle_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     U_Audio/audio_toggle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     U_Audio/counter_freq_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     U_Audio/counter_freq_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77     U_Audio/counter_freq_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77     U_Audio/counter_freq_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77     U_Audio/counter_freq_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77     U_Audio/counter_freq_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Vis/an_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.944ns  (logic 3.974ns (44.428%)  route 4.970ns (55.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.704     5.307    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  U_Vis/an_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  U_Vis/an_s_reg[6]/Q
                         net (fo=1, routed)           4.970    10.733    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.250 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.250    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.851ns  (logic 3.166ns (40.323%)  route 4.686ns (59.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.713     5.316    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  U_Vis/rgb_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  U_Vis/rgb_s_reg[0]/Q
                         net (fo=1, routed)           4.686    10.519    LED17_B_OBUF
    T6                   OBUF (Prop_obuf_I_O)         2.648    13.167 r  LED17_B_OBUF_inst/O
                         net (fo=0)                   0.000    13.167    LED17_B
    T6                                                                r  LED17_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 3.111ns (39.904%)  route 4.686ns (60.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.711     5.314    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  U_Vis/rgb_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  U_Vis/rgb_s_reg[2]/Q
                         net (fo=1, routed)           4.686    10.455    LED17_R_OBUF
    U6                   OBUF (Prop_obuf_I_O)         2.655    13.110 r  LED17_R_OBUF_inst/O
                         net (fo=0)                   0.000    13.110    LED17_R
    U6                                                                r  LED17_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 3.148ns (40.952%)  route 4.539ns (59.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.713     5.316    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  U_Vis/rgb_s_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  U_Vis/rgb_s_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.539    10.372    lopt
    U8                   OBUF (Prop_obuf_I_O)         2.630    13.002 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000    13.002    LED16_B
    U8                                                                r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.631ns  (logic 3.093ns (40.525%)  route 4.539ns (59.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.711     5.314    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  U_Vis/rgb_s_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  U_Vis/rgb_s_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.539    10.308    lopt_4
    R8                   OBUF (Prop_obuf_I_O)         2.637    12.945 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000    12.945    LED16_R
    R8                                                                r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.659ns  (logic 3.163ns (41.297%)  route 4.496ns (58.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.632     5.235    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  U_Vis/rgb_s_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  U_Vis/rgb_s_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.496    10.249    lopt_2
    T8                   OBUF (Prop_obuf_I_O)         2.645    12.894 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000    12.894    LED16_G
    T8                                                                r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.455ns  (logic 3.170ns (42.521%)  route 4.285ns (57.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.632     5.235    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  U_Vis/rgb_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  U_Vis/rgb_s_reg[1]/Q
                         net (fo=1, routed)           4.285    10.038    LED17_G_OBUF
    R7                   OBUF (Prop_obuf_I_O)         2.652    12.689 r  LED17_G_OBUF_inst/O
                         net (fo=0)                   0.000    12.689    LED17_G
    R7                                                                r  LED17_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.260ns  (logic 4.009ns (55.216%)  route 3.251ns (44.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.711     5.314    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  U_Vis/leds_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  U_Vis/leds_s_reg[2]/Q
                         net (fo=1, routed)           3.251     9.021    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.574 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.574    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/seg_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 4.006ns (56.430%)  route 3.093ns (43.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.704     5.307    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  U_Vis/seg_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  U_Vis/seg_s_reg[3]/Q
                         net (fo=1, routed)           3.093     8.856    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.406 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.406    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Audio/audio_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD_PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.987ns  (logic 4.022ns (57.569%)  route 2.965ns (42.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.713     5.316    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  U_Audio/audio_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  U_Audio/audio_out_reg/Q
                         net (fo=1, routed)           2.965     8.736    AUD_PWM_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.566    12.302 r  AUD_PWM_OBUF_inst/O
                         net (fo=0)                   0.000    12.302    AUD_PWM
    A11                                                               r  AUD_PWM (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Vis/leds_s_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.373ns (81.129%)  route 0.319ns (18.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.597     1.516    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y68          FDSE                                         r  U_Vis/leds_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDSE (Prop_fdse_C_Q)         0.141     1.657 r  U_Vis/leds_s_reg[11]/Q
                         net (fo=1, routed)           0.319     1.977    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.209 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.209    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.389ns (80.149%)  route 0.344ns (19.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.597     1.516    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  U_Vis/leds_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_Vis/leds_s_reg[8]/Q
                         net (fo=1, routed)           0.344     2.001    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.250 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.250    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/an_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.416ns (81.254%)  route 0.327ns (18.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.594     1.513    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  U_Vis/an_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  U_Vis/an_s_reg[5]/Q
                         net (fo=1, routed)           0.327     2.004    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.256 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.256    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.393ns (79.849%)  route 0.352ns (20.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.597     1.516    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y68          FDSE                                         r  U_Vis/leds_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDSE (Prop_fdse_C_Q)         0.141     1.657 r  U_Vis/leds_s_reg[12]/Q
                         net (fo=1, routed)           0.352     2.009    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.261 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.261    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.397ns (79.686%)  route 0.356ns (20.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.598     1.517    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  U_Vis/leds_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_Vis/leds_s_reg[7]/Q
                         net (fo=1, routed)           0.356     2.014    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.270 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.270    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/seg_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.375ns (78.097%)  route 0.386ns (21.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.593     1.512    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  U_Vis/seg_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_Vis/seg_s_reg[4]/Q
                         net (fo=1, routed)           0.386     2.039    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.273 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.273    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.410ns (76.817%)  route 0.426ns (23.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.600     1.519    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  U_Vis/leds_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  U_Vis/leds_s_reg[15]/Q
                         net (fo=1, routed)           0.426     2.086    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.355 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.355    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.394ns (75.281%)  route 0.458ns (24.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.597     1.516    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  U_Vis/leds_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_Vis/leds_s_reg[10]/Q
                         net (fo=1, routed)           0.458     2.115    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.368 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.368    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.433ns (77.384%)  route 0.419ns (22.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.597     1.516    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y68          FDSE                                         r  U_Vis/leds_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDSE (Prop_fdse_C_Q)         0.128     1.644 r  U_Vis/leds_s_reg[5]/Q
                         net (fo=1, routed)           0.419     2.063    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.305     3.369 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.369    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.437ns (77.322%)  route 0.421ns (22.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.594     1.513    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  U_Vis/leds_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  U_Vis/leds_s_reg[6]/Q
                         net (fo=1, routed)           0.421     2.063    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.309     3.371 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.371    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/obj_p_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.087ns  (logic 2.236ns (27.649%)  route 5.851ns (72.351%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.142     5.649    U_In/CPU_RESETN_IBUF
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.154     5.803 r  U_In/estado_vis[3]_i_2/O
                         net (fo=7, routed)           0.828     6.630    U_FSM/estado_reg[3]_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I5_O)        0.327     6.957 f  U_FSM/obj_h[2]_i_3/O
                         net (fo=4, routed)           0.472     7.430    U_In/obj_h_reg[0]
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.554 r  U_In/obj_p[1]_i_2/O
                         net (fo=2, routed)           0.409     7.963    U_FSM/obj_p
    SLICE_X3Y71          LUT3 (Prop_lut3_I1_O)        0.124     8.087 r  U_FSM/obj_p[0]_i_1/O
                         net (fo=1, routed)           0.000     8.087    U_FSM/obj_p[0]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  U_FSM/obj_p_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.593     5.016    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  U_FSM/obj_p_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/obj_p_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 2.230ns (27.595%)  route 5.851ns (72.405%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.142     5.649    U_In/CPU_RESETN_IBUF
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.154     5.803 r  U_In/estado_vis[3]_i_2/O
                         net (fo=7, routed)           0.828     6.630    U_FSM/estado_reg[3]_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I5_O)        0.327     6.957 f  U_FSM/obj_h[2]_i_3/O
                         net (fo=4, routed)           0.472     7.430    U_In/obj_h_reg[0]
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.554 r  U_In/obj_p[1]_i_2/O
                         net (fo=2, routed)           0.409     7.963    U_FSM/obj_p
    SLICE_X3Y71          LUT3 (Prop_lut3_I1_O)        0.118     8.081 r  U_FSM/obj_p[1]_i_1/O
                         net (fo=1, routed)           0.000     8.081    U_FSM/obj_p[1]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  U_FSM/obj_p_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.593     5.016    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  U_FSM/obj_p_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/obj_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.685ns  (logic 2.112ns (27.482%)  route 5.573ns (72.518%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.142     5.649    U_In/CPU_RESETN_IBUF
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.154     5.803 f  U_In/estado_vis[3]_i_2/O
                         net (fo=7, routed)           0.828     6.630    U_FSM/estado_reg[3]_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I5_O)        0.327     6.957 r  U_FSM/obj_h[2]_i_3/O
                         net (fo=4, routed)           0.604     7.561    U_In/obj_h_reg[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.685 r  U_In/obj_h[0]_i_1/O
                         net (fo=1, routed)           0.000     7.685    U_FSM/obj_h_reg[0]_1
    SLICE_X4Y73          FDRE                                         r  U_FSM/obj_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.588     5.011    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  U_FSM/obj_h_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/obj_h_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.414ns  (logic 2.112ns (28.488%)  route 5.302ns (71.512%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.142     5.649    U_In/CPU_RESETN_IBUF
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.154     5.803 f  U_In/estado_vis[3]_i_2/O
                         net (fo=7, routed)           0.828     6.630    U_FSM/estado_reg[3]_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I5_O)        0.327     6.957 r  U_FSM/obj_h[2]_i_3/O
                         net (fo=4, routed)           0.332     7.290    U_In/obj_h_reg[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.414 r  U_In/obj_h[2]_i_1/O
                         net (fo=1, routed)           0.000     7.414    U_FSM/obj_h_reg[2]_1
    SLICE_X4Y73          FDRE                                         r  U_FSM/obj_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.588     5.011    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  U_FSM/obj_h_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/obj_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.410ns  (logic 2.112ns (28.500%)  route 5.298ns (71.500%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.142     5.649    U_In/CPU_RESETN_IBUF
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.154     5.803 f  U_In/estado_vis[3]_i_2/O
                         net (fo=7, routed)           0.828     6.630    U_FSM/estado_reg[3]_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I5_O)        0.327     6.957 r  U_FSM/obj_h[2]_i_3/O
                         net (fo=4, routed)           0.329     7.286    U_In/obj_h_reg[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.410 r  U_In/obj_h[1]_i_1/O
                         net (fo=1, routed)           0.000     7.410    U_FSM/obj_h_reg[1]_1
    SLICE_X4Y73          FDRE                                         r  U_FSM/obj_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.588     5.011    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  U_FSM/obj_h_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_anim_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.339ns  (logic 1.659ns (22.606%)  route 5.680ns (77.394%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.665     6.172    U_Div/CPU_RESETN_IBUF
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.152     6.324 r  U_Div/c_anim[0]_i_1/O
                         net (fo=23, routed)          1.015     7.339    U_Div/c_anim[0]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  U_Div/c_anim_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.598     5.021    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  U_Div/c_anim_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_anim_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.339ns  (logic 1.659ns (22.606%)  route 5.680ns (77.394%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.665     6.172    U_Div/CPU_RESETN_IBUF
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.152     6.324 r  U_Div/c_anim[0]_i_1/O
                         net (fo=23, routed)          1.015     7.339    U_Div/c_anim[0]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  U_Div/c_anim_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.598     5.021    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  U_Div/c_anim_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_anim_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.339ns  (logic 1.659ns (22.606%)  route 5.680ns (77.394%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.665     6.172    U_Div/CPU_RESETN_IBUF
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.152     6.324 r  U_Div/c_anim[0]_i_1/O
                         net (fo=23, routed)          1.015     7.339    U_Div/c_anim[0]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  U_Div/c_anim_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.598     5.021    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  U_Div/c_anim_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_anim_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.339ns  (logic 1.659ns (22.606%)  route 5.680ns (77.394%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.665     6.172    U_Div/CPU_RESETN_IBUF
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.152     6.324 r  U_Div/c_anim[0]_i_1/O
                         net (fo=23, routed)          1.015     7.339    U_Div/c_anim[0]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  U_Div/c_anim_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.598     5.021    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  U_Div/c_anim_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_blink_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.330ns  (logic 1.631ns (22.251%)  route 5.699ns (77.749%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.580     6.087    U_Div/CPU_RESETN_IBUF
    SLICE_X8Y73          LUT2 (Prop_lut2_I1_O)        0.124     6.211 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          1.120     7.330    U_Div/c_blink[0]_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  U_Div/c_blink_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.512     4.935    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  U_Div/c_blink_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.256ns (46.537%)  route 0.294ns (53.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.294     0.549    U_In/D[3]
    SLICE_X1Y76          FDRE                                         r  U_In/in_pisos_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.862     2.027    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  U_In/in_pisos_sync_reg[3]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.245ns (36.976%)  route 0.418ns (63.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.418     0.663    U_In/SW_IBUF[3]
    SLICE_X2Y70          FDRE                                         r  U_In/in_pisos_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.866     2.031    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  U_In/in_pisos_sync_reg[7]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.248ns (33.305%)  route 0.496ns (66.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.496     0.744    U_In/D[2]
    SLICE_X2Y71          FDRE                                         r  U_In/in_pisos_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.865     2.030    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  U_In/in_pisos_sync_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.235ns (30.461%)  route 0.537ns (69.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.537     0.773    U_In/D[1]
    SLICE_X2Y71          FDRE                                         r  U_In/in_pisos_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.865     2.030    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  U_In/in_pisos_sync_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            U_In/sw_res_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.292ns (37.127%)  route 0.494ns (62.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           0.494     0.785    U_In/SW_IBUF[8]
    SLICE_X4Y66          FDRE                                         r  U_In/sw_res_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.867     2.032    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  U_In/sw_res_sync_reg/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.253ns (29.604%)  route 0.601ns (70.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.601     0.854    U_In/SW_IBUF[2]
    SLICE_X2Y73          FDRE                                         r  U_In/in_pisos_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.862     2.027    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  U_In/in_pisos_sync_reg[6]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.247ns (27.533%)  route 0.651ns (72.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.651     0.899    U_In/SW_IBUF[1]
    SLICE_X2Y73          FDRE                                         r  U_In/in_pisos_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.862     2.027    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  U_In/in_pisos_sync_reg[5]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.254ns (26.572%)  route 0.701ns (73.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           0.701     0.954    U_In/D[0]
    SLICE_X2Y71          FDRE                                         r  U_In/in_pisos_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.865     2.030    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  U_In/in_pisos_sync_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.245ns (21.926%)  route 0.874ns (78.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.874     1.119    U_In/SW_IBUF[0]
    SLICE_X1Y77          FDRE                                         r  U_In/in_pisos_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.864     2.029    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U_In/in_pisos_sync_reg[4]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            U_In/in_hab_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.223ns (15.310%)  route 1.233ns (84.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    C11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           1.233     1.456    U_In/SW_IBUF[7]
    SLICE_X1Y77          FDRE                                         r  U_In/in_hab_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.864     2.029    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U_In/in_hab_sync_reg[3]/C





