{
  "design": {
    "design_info": {
      "boundary_crc": "0x8F8626E4CF2FF276",
      "design_src": "SBD",
      "device": "xczu3cg-sfvc784-1-e",
      "name": "bd_cef6",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "ila_lib": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "nutshell_coreclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "probe0": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "probe1": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "probe2": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "probe3": {
        "direction": "I",
        "left": "4",
        "right": "0"
      },
      "probe4": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "probe5": {
        "direction": "I",
        "left": "63",
        "right": "0"
      }
    },
    "components": {
      "ila_lib": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "bd_cef6_ila_lib_0",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "TRUE"
          },
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_ADV_TRIGGER": {
            "value": "FALSE"
          },
          "C_DATA_DEPTH": {
            "value": "1024"
          },
          "C_EN_STRG_QUAL": {
            "value": "0"
          },
          "C_EN_TIME_TAG": {
            "value": "0"
          },
          "C_ILA_CLK_FREQ": {
            "value": "100000000"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "0"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "6"
          },
          "C_PROBE0_MU_CNT": {
            "value": "1"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE0_WIDTH": {
            "value": "39"
          },
          "C_PROBE1_MU_CNT": {
            "value": "1"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE1_WIDTH": {
            "value": "1"
          },
          "C_PROBE2_MU_CNT": {
            "value": "1"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_PROBE2_WIDTH": {
            "value": "1"
          },
          "C_PROBE3_MU_CNT": {
            "value": "1"
          },
          "C_PROBE3_TYPE": {
            "value": "0"
          },
          "C_PROBE3_WIDTH": {
            "value": "5"
          },
          "C_PROBE4_MU_CNT": {
            "value": "1"
          },
          "C_PROBE4_TYPE": {
            "value": "0"
          },
          "C_PROBE4_WIDTH": {
            "value": "64"
          },
          "C_PROBE5_MU_CNT": {
            "value": "1"
          },
          "C_PROBE5_TYPE": {
            "value": "0"
          },
          "C_PROBE5_WIDTH": {
            "value": "64"
          },
          "C_TIME_TAG_WIDTH": {
            "value": "32"
          },
          "C_TRIGIN_EN": {
            "value": "false"
          },
          "C_TRIGOUT_EN": {
            "value": "false"
          },
          "C_XLNX_HW_PROBE_INFO": {
            "value": "DEFAULT"
          }
        }
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "ila_lib/clk"
        ]
      },
      "probe0_1": {
        "ports": [
          "probe0",
          "ila_lib/probe0"
        ]
      },
      "probe1_1": {
        "ports": [
          "probe1",
          "ila_lib/probe1"
        ]
      },
      "probe2_1": {
        "ports": [
          "probe2",
          "ila_lib/probe2"
        ]
      },
      "probe3_1": {
        "ports": [
          "probe3",
          "ila_lib/probe3"
        ]
      },
      "probe4_1": {
        "ports": [
          "probe4",
          "ila_lib/probe4"
        ]
      },
      "probe5_1": {
        "ports": [
          "probe5",
          "ila_lib/probe5"
        ]
      }
    }
  }
}