%Warning-EOFNEWLINE: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/defines.v:66:28: Missing newline at end of file (POSIX 3.206).
                                                                                                                             : ... Suggest add newline.
   66 | `endif // __GLOBAL_DEFINE_H
      |                            ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.009
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:38:22: Missing newline at end of file (POSIX 3.206).
                                                                                                                                       : ... Suggest add newline.
   38 | `default_nettype wire
      |                      ^
%Error: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/core_flat_v4.v:24:2: Cannot find file containing module: 'core'
   24 |  core core (
      |  ^~~~
%Error: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/core_flat_v4.v:24:2: This may be because there's no search path specified with -I<dir>.
   24 |  core core (
      |  ^~~~
        ... Looked in:
             core
             core.v
             core.sv
             obj_dir/core
             obj_dir/core.v
             obj_dir/core.sv
%Error: Exiting due to 2 error(s)
