Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Amarjeet Kumar/Desktop/ut/SRflipflop/SRflipflop_isim_beh.exe" -prj "C:/Users/Amarjeet Kumar/Desktop/ut/SRflipflop/SRflipflop_beh.prj" "work.SRflipflop" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Amarjeet Kumar/Desktop/ut/SRflipflop/SRflipflop.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity srflipflop
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/Amarjeet Kumar/Desktop/ut/SRflipflop/SRflipflop_isim_beh.exe
Fuse Memory Usage: 34232 KB
Fuse CPU Usage: 436 ms
