<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="int1" module="int1" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2020 08 14 13:50:50.772" version="6.0" type="Module" synthesis="lse" source_format="Verilog HDL">
  <Package>
		<File name="int1.lpc" type="lpc" modified="2020 08 14 13:50:48.255"/>
		<File name="int1.v" type="top_level_verilog" modified="2020 08 14 13:50:48.383"/>
		<File name="int1_tmpl.v" type="template_verilog" modified="2020 08 14 13:50:48.392"/>
  </Package>
</DiamondModule>
