

================================================================
== Vitis HLS Report for 'max_pooling2d_unsigned_short_58_unsigned_short_58_unsigned_short_32_unsigned_short_29_unsigned_short_29_unsigned_short_32_s'
================================================================
* Date:           Thu Jan 11 18:10:53 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- max_pooling2d1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + max_pooling2d2    |        ?|        ?|        68|          -|          -|     ?|        no|
        |  ++ max_pooling2d3  |       65|       65|         3|          2|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    464|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     53|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    132|    -|
|Register         |        -|    -|     250|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     250|    649|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_6ns_10_1_1_U368  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_6ns_7ns_12_1_1_U369  |mul_6ns_7ns_12_1_1  |        0|   0|  0|  30|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   0|  0|  53|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------+-------------------------+-----------+
    |           Instance           |          Module         | Expression|
    +------------------------------+-------------------------+-----------+
    |mul_mul_16ns_7ns_22_4_1_U370  |mul_mul_16ns_7ns_22_4_1  |    i0 * i1|
    +------------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln103_1_fu_300_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln103_2_fu_318_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln103_3_fu_332_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln103_4_fu_383_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln103_5_fu_393_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln103_fu_295_p2       |         +|   0|  0|  29|          22|          22|
    |add_ln110_1_fu_434_p2     |         +|   0|  0|  22|          15|          15|
    |add_ln110_fu_274_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln94_fu_398_p2        |         +|   0|  0|  13|           6|           1|
    |i_1_fu_345_p2             |         +|   0|  0|  23|          16|           2|
    |ii_1_fu_506_p2            |         +|   0|  0|  23|          16|           2|
    |sub4_fu_192_p2            |         +|   0|  0|  13|           6|           2|
    |sub_fu_182_p2             |         +|   0|  0|  13|           6|           2|
    |icmp_ln1494_1_fu_461_p2   |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln1494_2_fu_479_p2   |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln1494_3_fu_491_p2   |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln1494_fu_443_p2     |      icmp|   0|  0|  15|          21|           1|
    |icmp_ln88_fu_202_p2       |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln91_fu_255_p2       |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln94_fu_351_p2       |      icmp|   0|  0|  10|           6|           7|
    |empty_fu_235_p2           |        or|   0|  0|   6|           6|           1|
    |or_ln103_fu_309_p2        |        or|   0|  0|  12|          12|           1|
    |max_pooling_output_V_d0   |    select|   0|  0|  21|           1|          21|
    |select_ln104_1_fu_467_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln104_2_fu_484_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln104_fu_449_p3    |    select|   0|  0|  20|           1|          20|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 464|         319|         322|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  54|         10|    1|         10|
    |ap_enable_reg_pp0_iter1        |  14|          3|    1|          3|
    |ap_phi_mux_iii_phi_fu_174_p4   |   9|          2|    6|         12|
    |convolution_output_V_address0  |  14|          3|   17|         51|
    |convolution_output_V_address1  |  14|          3|   17|         51|
    |i_reg_146                      |   9|          2|   16|         32|
    |ii_reg_158                     |   9|          2|   16|         32|
    |iii_reg_170                    |   9|          2|    6|         12|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 132|         27|   80|        203|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln103_1_reg_571      |  17|   0|   17|          0|
    |add_ln103_5_reg_605      |  17|   0|   17|          0|
    |add_ln103_reg_566        |  22|   0|   22|          0|
    |add_ln110_1_reg_625      |  15|   0|   15|          0|
    |add_ln94_reg_610         |   6|   0|    6|          0|
    |ap_CS_fsm                |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_146                |  16|   0|   16|          0|
    |icmp_ln94_reg_591        |   1|   0|    1|          0|
    |ii_reg_158               |  16|   0|   16|          0|
    |iii_reg_170              |   6|   0|    6|          0|
    |mul_ln103_1_reg_547      |  12|   0|   12|          0|
    |mul_ln103_reg_541        |  22|   0|   22|          0|
    |mul_ln110_reg_536        |  10|   0|   10|          0|
    |select_ln104_1_reg_630   |  21|   0|   21|          0|
    |sub_cast1_reg_518        |   6|   0|   16|         10|
    |tmp_3_cast_reg_561       |  10|   0|   15|          5|
    |tmp_7_cast_reg_576       |  12|   0|   17|          5|
    |tmp_9_cast_reg_581       |  12|   0|   17|          5|
    |zext_ln88_reg_523        |   6|   0|   16|         10|
    |zext_ln91_reg_552        |  12|   0|   17|          5|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 250|   0|  290|         40|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                                                             Source Object                                                             |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|in_dim1                        |   in|    6|     ap_none|                                                                                                                                in_dim1|        scalar|
|in_dim2                        |   in|    6|     ap_none|                                                                                                                                in_dim2|        scalar|
|convolution_output_V_address0  |  out|   17|   ap_memory|                                                                                                                   convolution_output_V|         array|
|convolution_output_V_ce0       |  out|    1|   ap_memory|                                                                                                                   convolution_output_V|         array|
|convolution_output_V_q0        |   in|   21|   ap_memory|                                                                                                                   convolution_output_V|         array|
|convolution_output_V_address1  |  out|   17|   ap_memory|                                                                                                                   convolution_output_V|         array|
|convolution_output_V_ce1       |  out|    1|   ap_memory|                                                                                                                   convolution_output_V|         array|
|convolution_output_V_q1        |   in|   21|   ap_memory|                                                                                                                   convolution_output_V|         array|
|max_pooling_output_V_address0  |  out|   15|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
|max_pooling_output_V_ce0       |  out|    1|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
|max_pooling_output_V_we0       |  out|    1|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
|max_pooling_output_V_d0        |  out|   21|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
+-------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+

