in_programm: |-
  section .data:
    question: 18, "What is your name?"
    answer1: 7, "Hello, "
    answer2: 1, "!"
    user_input: 40,
    input_end_symbol: 10 ; "\n" ascii code
    input_counter:  0
    input_position: 0
    output_counter: 0
    output_position: 0
    printing_literal_len: 0
    return_address: 0
  section .text:
  _start:
    ld  *return_address; check
    ld  question
    st  output_position
    st  printing_literal_len
    ld  0
    st  output_counter
    ld  prepare_read_input
    st  return_address
  ; set output_position, printing_literal_len and return_address before jmp
  print_literal:
    ld  *output_position
    inc
    st  output_position
    ld  **output_position
    out 3
    ld  *output_counter
    inc
    st  output_counter
    cmp **printing_literal_len
    jnz  print_literal
    jmp  *return_address
    ; finish printing
  prepare_read_input:
    ld  0
    st  output_counter
    ld  user_input
    inc             ; save memory for len
    st  input_position
  read_input:
    in  13
    cmp *input_end_symbol   ;че грузит в буффер при *? Должен значение по адресу
    jz  store_input_len
    st  *input_position
    ld  *input_position
    inc
    st  input_position
    ld  *input_counter
    inc
    st  input_counter
    jmp read_input
  store_input_len: ld  *input_counter st  user_input ; finish input
  prepare_print_answer1: ld  0 st  input_counter ld  answer1 st  output_position st  printing_literal_len
  ld  prepare_print_user_input st  return_address jmp print_literal
  prepare_print_user_input: ld  0 st  output_counter ld  user_input st  output_position
  st  printing_literal_len ld  prepare_print_answer2 st  return_address jmp print_literal
  prepare_print_answer2: ld  0 st  output_counter ld  answer2 st  output_position st  printing_literal_len
  ld  exit st  return_address jmp print_literal
  exit: hlt
in_input: |-
  Alice
out_code: |-
  {'index': 0, 'label': 'int0', 'value': 10}
  {'index': 1, 'label': 'int1', 'value': 10}
  {'index': 2, 'label': 'int2', 'value': 10}
  {'index': 3, 'label': 'int3', 'value': 10}
  {'index': 4, 'label': 'int4', 'value': 10}
  {'index': 5, 'label': 'int5', 'value': 10}
  {'index': 6, 'label': 'int6', 'value': 10}
  {'index': 7, 'label': 'int7', 'value': 10}
  {'index': 8, 'label': 'int_acc', 'value': 0}
  {'index': 9, 'label': 'int_pc', 'value': 0}
  {'index': 10, 'opcode': finish int, 'line': 0}
  {'index': 11, 'label': '_start', 'opcode': load, 'arg': 149, 'mode': direct, 'line': 15}
  {'index': 12, 'opcode': load, 'arg': 73, 'mode': value, 'line': 16}
  {'index': 13, 'opcode': store, 'arg': 147, 'mode': value, 'line': 17}
  {'index': 14, 'opcode': store, 'arg': 148, 'mode': value, 'line': 18}
  {'index': 15, 'opcode': load, 'arg': 0, 'mode': value, 'line': 19}
  {'index': 16, 'opcode': store, 'arg': 146, 'mode': value, 'line': 20}
  {'index': 17, 'opcode': load, 'arg': 30, 'mode': value, 'line': 21}
  {'index': 18, 'opcode': store, 'arg': 149, 'mode': value, 'line': 22}
  {'index': 19, 'label': 'print_literal', 'opcode': load, 'arg': 147, 'mode': direct, 'line': 25}
  {'index': 20, 'opcode': inc, 'line': 26}
  {'index': 21, 'opcode': store, 'arg': 147, 'mode': value, 'line': 27}
  {'index': 22, 'opcode': load, 'arg': 147, 'mode': indirect, 'line': 28}
  {'index': 23, 'opcode': output, 'arg': 3, 'mode': value, 'line': 29}
  {'index': 24, 'opcode': load, 'arg': 146, 'mode': direct, 'line': 30}
  {'index': 25, 'opcode': inc, 'line': 31}
  {'index': 26, 'opcode': store, 'arg': 146, 'mode': value, 'line': 32}
  {'index': 27, 'opcode': compare, 'arg': 148, 'mode': indirect, 'line': 33}
  {'index': 28, 'opcode': jump not zero, 'arg': 19, 'mode': value, 'line': 34}
  {'index': 29, 'opcode': jump, 'arg': 149, 'mode': direct, 'line': 35}
  {'index': 30, 'label': 'prepare_read_input', 'opcode': load, 'arg': 0, 'mode': value, 'line': 38}
  {'index': 31, 'opcode': store, 'arg': 146, 'mode': value, 'line': 39}
  {'index': 32, 'opcode': load, 'arg': 102, 'mode': value, 'line': 40}
  {'index': 33, 'opcode': inc, 'line': 41}
  {'index': 34, 'opcode': store, 'arg': 145, 'mode': value, 'line': 42}
  {'index': 35, 'label': 'read_input', 'opcode': input, 'arg': 13, 'mode': value, 'line': 44}
  {'index': 36, 'opcode': compare, 'arg': 143, 'mode': direct, 'line': 45}
  {'index': 37, 'opcode': jump zero, 'arg': 46, 'mode': value, 'line': 46}
  {'index': 38, 'opcode': store, 'arg': 145, 'mode': direct, 'line': 47}
  {'index': 39, 'opcode': load, 'arg': 145, 'mode': direct, 'line': 48}
  {'index': 40, 'opcode': inc, 'line': 49}
  {'index': 41, 'opcode': store, 'arg': 145, 'mode': value, 'line': 50}
  {'index': 42, 'opcode': load, 'arg': 144, 'mode': direct, 'line': 51}
  {'index': 43, 'opcode': inc, 'line': 52}
  {'index': 44, 'opcode': store, 'arg': 144, 'mode': value, 'line': 53}
  {'index': 45, 'opcode': jump, 'arg': 35, 'mode': value, 'line': 54}
  {'index': 46, 'label': 'store_input_len', 'opcode': load, 'arg': 144, 'mode': direct, 'line': 56}
  {'index': 47, 'opcode': store, 'arg': 102, 'mode': value, 'line': 57}
  {'index': 48, 'label': 'prepare_print_answer1', 'opcode': load, 'arg': 0, 'mode': value, 'line': 60}
  {'index': 49, 'opcode': store, 'arg': 144, 'mode': value, 'line': 61}
  {'index': 50, 'opcode': load, 'arg': 92, 'mode': value, 'line': 62}
  {'index': 51, 'opcode': store, 'arg': 147, 'mode': value, 'line': 63}
  {'index': 52, 'opcode': store, 'arg': 148, 'mode': value, 'line': 64}
  {'index': 53, 'opcode': load, 'arg': 56, 'mode': value, 'line': 65}
  {'index': 54, 'opcode': store, 'arg': 149, 'mode': value, 'line': 66}
  {'index': 55, 'opcode': jump, 'arg': 19, 'mode': value, 'line': 67}
  {'index': 56, 'label': 'prepare_print_user_input', 'opcode': load, 'arg': 0, 'mode': value, 'line': 69}
  {'index': 57, 'opcode': store, 'arg': 146, 'mode': value, 'line': 70}
  {'index': 58, 'opcode': load, 'arg': 102, 'mode': value, 'line': 71}
  {'index': 59, 'opcode': store, 'arg': 147, 'mode': value, 'line': 72}
  {'index': 60, 'opcode': store, 'arg': 148, 'mode': value, 'line': 73}
  {'index': 61, 'opcode': load, 'arg': 64, 'mode': value, 'line': 74}
  {'index': 62, 'opcode': store, 'arg': 149, 'mode': value, 'line': 75}
  {'index': 63, 'opcode': jump, 'arg': 19, 'mode': value, 'line': 76}
  {'index': 64, 'label': 'prepare_print_answer2', 'opcode': load, 'arg': 0, 'mode': value, 'line': 78}
  {'index': 65, 'opcode': store, 'arg': 146, 'mode': value, 'line': 79}
  {'index': 66, 'opcode': load, 'arg': 100, 'mode': value, 'line': 80}
  {'index': 67, 'opcode': store, 'arg': 147, 'mode': value, 'line': 81}
  {'index': 68, 'opcode': store, 'arg': 148, 'mode': value, 'line': 82}
  {'index': 69, 'opcode': load, 'arg': 72, 'mode': value, 'line': 83}
  {'index': 70, 'opcode': store, 'arg': 149, 'mode': value, 'line': 84}
  {'index': 71, 'opcode': jump, 'arg': 19, 'mode': value, 'line': 85}
  {'index': 72, 'label': 'exit', 'opcode': halt, 'line': 87}
  {'index': 73, 'label': 'question', 'value': 18, 'line': 2}
  {'index': 74, 'label': 'question(+ 1)', 'value': 87, 'line': 2}
  {'index': 75, 'label': 'question(+ 2)', 'value': 104, 'line': 2}
  {'index': 76, 'label': 'question(+ 3)', 'value': 97, 'line': 2}
  {'index': 77, 'label': 'question(+ 4)', 'value': 116, 'line': 2}
  {'index': 78, 'label': 'question(+ 5)', 'value': 32, 'line': 2}
  {'index': 79, 'label': 'question(+ 6)', 'value': 105, 'line': 2}
  {'index': 80, 'label': 'question(+ 7)', 'value': 115, 'line': 2}
  {'index': 81, 'label': 'question(+ 8)', 'value': 32, 'line': 2}
  {'index': 82, 'label': 'question(+ 9)', 'value': 121, 'line': 2}
  {'index': 83, 'label': 'question(+ 10)', 'value': 111, 'line': 2}
  {'index': 84, 'label': 'question(+ 11)', 'value': 117, 'line': 2}
  {'index': 85, 'label': 'question(+ 12)', 'value': 114, 'line': 2}
  {'index': 86, 'label': 'question(+ 13)', 'value': 32, 'line': 2}
  {'index': 87, 'label': 'question(+ 14)', 'value': 110, 'line': 2}
  {'index': 88, 'label': 'question(+ 15)', 'value': 97, 'line': 2}
  {'index': 89, 'label': 'question(+ 16)', 'value': 109, 'line': 2}
  {'index': 90, 'label': 'question(+ 17)', 'value': 101, 'line': 2}
  {'index': 91, 'label': 'question(+ 18)', 'value': 63, 'line': 2}
  {'index': 92, 'label': 'answer1', 'value': 7, 'line': 3}
  {'index': 93, 'label': 'answer1(+ 1)', 'value': 72, 'line': 3}
  {'index': 94, 'label': 'answer1(+ 2)', 'value': 101, 'line': 3}
  {'index': 95, 'label': 'answer1(+ 3)', 'value': 108, 'line': 3}
  {'index': 96, 'label': 'answer1(+ 4)', 'value': 108, 'line': 3}
  {'index': 97, 'label': 'answer1(+ 5)', 'value': 111, 'line': 3}
  {'index': 98, 'label': 'answer1(+ 6)', 'value': 32, 'line': 3}
  {'index': 99, 'label': 'answer1(+ 7)', 'value': 44, 'line': 3}
  {'index': 100, 'label': 'answer2', 'value': 1, 'line': 4}
  {'index': 101, 'label': 'answer2(+ 1)', 'value': 33, 'line': 4}
  {'index': 102, 'label': 'user_input', 'value': 40, 'line': 5}
  {'index': 103, 'label': 'user_input(+ 1)', 'value': 0, 'line': 5}
  {'index': 104, 'label': 'user_input(+ 2)', 'value': 0, 'line': 5}
  {'index': 105, 'label': 'user_input(+ 3)', 'value': 0, 'line': 5}
  {'index': 106, 'label': 'user_input(+ 4)', 'value': 0, 'line': 5}
  {'index': 107, 'label': 'user_input(+ 5)', 'value': 0, 'line': 5}
  {'index': 108, 'label': 'user_input(+ 6)', 'value': 0, 'line': 5}
  {'index': 109, 'label': 'user_input(+ 7)', 'value': 0, 'line': 5}
  {'index': 110, 'label': 'user_input(+ 8)', 'value': 0, 'line': 5}
  {'index': 111, 'label': 'user_input(+ 9)', 'value': 0, 'line': 5}
  {'index': 112, 'label': 'user_input(+ 10)', 'value': 0, 'line': 5}
  {'index': 113, 'label': 'user_input(+ 11)', 'value': 0, 'line': 5}
  {'index': 114, 'label': 'user_input(+ 12)', 'value': 0, 'line': 5}
  {'index': 115, 'label': 'user_input(+ 13)', 'value': 0, 'line': 5}
  {'index': 116, 'label': 'user_input(+ 14)', 'value': 0, 'line': 5}
  {'index': 117, 'label': 'user_input(+ 15)', 'value': 0, 'line': 5}
  {'index': 118, 'label': 'user_input(+ 16)', 'value': 0, 'line': 5}
  {'index': 119, 'label': 'user_input(+ 17)', 'value': 0, 'line': 5}
  {'index': 120, 'label': 'user_input(+ 18)', 'value': 0, 'line': 5}
  {'index': 121, 'label': 'user_input(+ 19)', 'value': 0, 'line': 5}
  {'index': 122, 'label': 'user_input(+ 20)', 'value': 0, 'line': 5}
  {'index': 123, 'label': 'user_input(+ 21)', 'value': 0, 'line': 5}
  {'index': 124, 'label': 'user_input(+ 22)', 'value': 0, 'line': 5}
  {'index': 125, 'label': 'user_input(+ 23)', 'value': 0, 'line': 5}
  {'index': 126, 'label': 'user_input(+ 24)', 'value': 0, 'line': 5}
  {'index': 127, 'label': 'user_input(+ 25)', 'value': 0, 'line': 5}
  {'index': 128, 'label': 'user_input(+ 26)', 'value': 0, 'line': 5}
  {'index': 129, 'label': 'user_input(+ 27)', 'value': 0, 'line': 5}
  {'index': 130, 'label': 'user_input(+ 28)', 'value': 0, 'line': 5}
  {'index': 131, 'label': 'user_input(+ 29)', 'value': 0, 'line': 5}
  {'index': 132, 'label': 'user_input(+ 30)', 'value': 0, 'line': 5}
  {'index': 133, 'label': 'user_input(+ 31)', 'value': 0, 'line': 5}
  {'index': 134, 'label': 'user_input(+ 32)', 'value': 0, 'line': 5}
  {'index': 135, 'label': 'user_input(+ 33)', 'value': 0, 'line': 5}
  {'index': 136, 'label': 'user_input(+ 34)', 'value': 0, 'line': 5}
  {'index': 137, 'label': 'user_input(+ 35)', 'value': 0, 'line': 5}
  {'index': 138, 'label': 'user_input(+ 36)', 'value': 0, 'line': 5}
  {'index': 139, 'label': 'user_input(+ 37)', 'value': 0, 'line': 5}
  {'index': 140, 'label': 'user_input(+ 38)', 'value': 0, 'line': 5}
  {'index': 141, 'label': 'user_input(+ 39)', 'value': 0, 'line': 5}
  {'index': 142, 'label': 'user_input(+ 40)', 'value': 0, 'line': 5}
  {'index': 143, 'label': 'input_end_symbol', 'value': 10, 'line': 6}
  {'index': 144, 'label': 'input_counter', 'value': 0, 'line': 7}
  {'index': 145, 'label': 'input_position', 'value': 0, 'line': 8}
  {'index': 146, 'label': 'output_counter', 'value': 0, 'line': 9}
  {'index': 147, 'label': 'output_position', 'value': 0, 'line': 10}
  {'index': 148, 'label': 'printing_literal_len', 'value': 0, 'line': 11}
  {'index': 149, 'label': 'return_address', 'value': 0, 'line': 12}
out_log: |
  ====================
  Execution started...
  Schedule: []
  select arg cycle
  TICK:   1 | PC:  11 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR:   0 | MEM_AR: 10 | N: 0 | Z: 1
  TICK:   2 | PC:  12 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR:   0 | MEM_AR: 10 | N: 0 | Z: 1
  decode cycle
  TICK:   3 | PC:  12 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR:   0 | MEM_AR: 10 | N: 0 | Z: 1
  select arg cycle
  TICK:   4 | PC:  12 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 0 | N: 0 | Z: 1
  TICK:   5 | PC:  12 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 0 | N: 0 | Z: 1
  exec cycle
  TICK:   6 | PC:  12 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 0 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK:   7 | PC:  12 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 0 | N: 0 | Z: 1
  TICK:   8 | PC:  13 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 0 | N: 0 | Z: 1
  decode cycle
  TICK:   9 | PC:  13 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 0 | N: 0 | Z: 1
  select arg cycle
  TICK:  10 | PC:  13 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:  73 | AR: 149 | MEM_AR: 0 | N: 0 | Z: 1
  exec cycle
  TICK:  11 | PC:  13 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR:  73 | AR: 149 | MEM_AR: 0 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK:  12 | PC:  13 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR:  73 | AR: 149 | MEM_AR: 0 | N: 0 | Z: 0
  TICK:  13 | PC:  14 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR:  73 | AR: 149 | MEM_AR: 0 | N: 0 | Z: 0
  decode cycle
  TICK:  14 | PC:  14 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR:  73 | AR: 149 | MEM_AR: 0 | N: 0 | Z: 0
  select arg cycle
  TICK:  15 | PC:  14 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR: 147 | AR: 149 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK:  16 | PC:  14 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR: 147 | AR: 147 | MEM_AR: 0 | N: 0 | Z: 0
  TICK:  17 | PC:  14 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR: 147 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK:  18 | PC:  14 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR: 147 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  TICK:  19 | PC:  15 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR: 147 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  decode cycle
  TICK:  20 | PC:  15 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR: 147 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  select arg cycle
  TICK:  21 | PC:  15 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR: 148 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  exec cycle
  TICK:  22 | PC:  15 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR: 148 | AR: 148 | MEM_AR: 0 | N: 0 | Z: 0
  TICK:  23 | PC:  15 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR: 148 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK:  24 | PC:  15 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR: 148 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK:  25 | PC:  16 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR: 148 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  decode cycle
  TICK:  26 | PC:  16 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR: 148 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  select arg cycle
  TICK:  27 | PC:  16 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR:   0 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  exec cycle
  TICK:  28 | PC:  16 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK:  29 | PC:  16 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 1
  TICK:  30 | PC:  17 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 1
  decode cycle
  TICK:  31 | PC:  17 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 1
  select arg cycle
  TICK:  32 | PC:  17 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 1
  exec cycle
  TICK:  33 | PC:  17 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  TICK:  34 | PC:  17 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK:  35 | PC:  17 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  TICK:  36 | PC:  18 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  decode cycle
  TICK:  37 | PC:  18 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  select arg cycle
  TICK:  38 | PC:  18 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:  30 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  exec cycle
  TICK:  39 | PC:  18 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     30     | BR:  30 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK:  40 | PC:  18 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     30     | BR:  30 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK:  41 | PC:  19 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     30     | BR:  30 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  decode cycle
  TICK:  42 | PC:  19 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     30     | BR:  30 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  select arg cycle
  TICK:  43 | PC:  19 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     30     | BR: 149 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK:  44 | PC:  19 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     30     | BR: 149 | AR: 149 | MEM_AR: 0 | N: 0 | Z: 0
  TICK:  45 | PC:  19 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     30     | BR: 149 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK:  46 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     30     | BR: 149 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 0
  TICK:  47 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     30     | BR: 149 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 0
  decode cycle
  TICK:  48 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     30     | BR: 149 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 0
  select arg cycle
  TICK:  49 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     30     | BR: 149 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  TICK:  50 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     30     | BR:  73 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  exec cycle
  TICK:  51 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR:  73 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK:  52 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR:  73 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  TICK:  53 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR:  73 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  decode cycle
  TICK:  54 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR:  73 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  select arg cycle
  TICK:  55 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     73     | BR:  73 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  exec cycle
  TICK:  56 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR:  73 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK:  57 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR:  73 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  TICK:  58 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR:  73 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  decode cycle
  TICK:  59 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR:  73 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  select arg cycle
  TICK:  60 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR: 147 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  exec cycle
  TICK:  61 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR: 147 | AR: 147 | MEM_AR: 73 | N: 0 | Z: 0
  TICK:  62 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR: 147 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK:  63 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR: 147 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  TICK:  64 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR: 147 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  decode cycle
  TICK:  65 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR: 147 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  select arg cycle
  TICK:  66 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR: 147 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  TICK:  67 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR:  74 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  TICK:  68 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR:  74 | AR:  74 | MEM_AR: 87 | N: 0 | Z: 0
  TICK:  69 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR:  87 | AR:  74 | MEM_AR: 87 | N: 0 | Z: 0
  exec cycle
  TICK:  70 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  87 | AR:  74 | MEM_AR: 87 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK:  71 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  87 | AR:  74 | MEM_AR: 87 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA:  0  | INT: False | NEW: False
  TICK:  72 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  87 | AR:  74 | MEM_AR: 87 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA:  0  | INT: False | NEW: False
  decode cycle
  TICK:  73 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  87 | AR:  74 | MEM_AR: 87 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA:  0  | INT: False | NEW: False
  select arg cycle
  TICK:  74 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:   3 | AR:  74 | MEM_AR: 87 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA:  0  | INT: False | NEW: False
  exec cycle
  TICK:  75 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:   3 | AR:  74 | MEM_AR: 87 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 87  | INT: False | NEW: True
  int cycle
  output: '['W']' << 'W'
  select arg cycle
  TICK:  76 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:   3 | AR:  74 | MEM_AR: 87 | N: 0 | Z: 0
  TICK:  77 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:   3 | AR:  74 | MEM_AR: 87 | N: 0 | Z: 0
  decode cycle
  TICK:  78 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:   3 | AR:  74 | MEM_AR: 87 | N: 0 | Z: 0
  select arg cycle
  TICK:  79 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:   3 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK:  80 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK:  81 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK:  82 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  TICK:  83 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  decode cycle
  TICK:  84 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  select arg cycle
  TICK:  85 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  exec cycle
  TICK:  86 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK:  87 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK:  88 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  decode cycle
  TICK:  89 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  select arg cycle
  TICK:  90 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK:  91 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK:  92 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK:  93 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK:  94 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK:  95 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK:  96 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK:  97 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK:  98 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK:  99 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 100 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 101 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 102 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 103 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 104 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 105 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 106 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 107 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 108 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 109 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 110 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 111 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  TICK: 112 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  74 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  exec cycle
  TICK: 113 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR:  74 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 114 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR:  74 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  TICK: 115 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR:  74 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  decode cycle
  TICK: 116 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR:  74 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  select arg cycle
  TICK: 117 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     74     | BR:  74 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  exec cycle
  TICK: 118 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR:  74 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 119 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR:  74 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  TICK: 120 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR:  74 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  decode cycle
  TICK: 121 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR:  74 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  select arg cycle
  TICK: 122 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR: 147 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  exec cycle
  TICK: 123 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR: 147 | AR: 147 | MEM_AR: 74 | N: 0 | Z: 0
  TICK: 124 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR: 147 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 125 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR: 147 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  TICK: 126 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR: 147 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  decode cycle
  TICK: 127 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR: 147 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  select arg cycle
  TICK: 128 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR: 147 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  TICK: 129 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR:  75 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  TICK: 130 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR:  75 | AR:  75 | MEM_AR: 104 | N: 0 | Z: 0
  TICK: 131 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR: 104 | AR:  75 | MEM_AR: 104 | N: 0 | Z: 0
  exec cycle
  TICK: 132 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR:  75 | MEM_AR: 104 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 133 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR:  75 | MEM_AR: 104 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 87  | INT: False | NEW: False
  TICK: 134 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR:  75 | MEM_AR: 104 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 87  | INT: False | NEW: False
  decode cycle
  TICK: 135 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR:  75 | MEM_AR: 104 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 87  | INT: False | NEW: False
  select arg cycle
  TICK: 136 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR:   3 | AR:  75 | MEM_AR: 104 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 87  | INT: False | NEW: False
  exec cycle
  TICK: 137 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR:   3 | AR:  75 | MEM_AR: 104 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 104 | INT: False | NEW: True
  int cycle
  output: '['W', 'h']' << 'h'
  select arg cycle
  TICK: 138 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR:   3 | AR:  75 | MEM_AR: 104 | N: 0 | Z: 0
  TICK: 139 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR:   3 | AR:  75 | MEM_AR: 104 | N: 0 | Z: 0
  decode cycle
  TICK: 140 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR:   3 | AR:  75 | MEM_AR: 104 | N: 0 | Z: 0
  select arg cycle
  TICK: 141 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR:   3 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 142 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 143 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 144 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 145 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK: 146 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK: 147 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 148 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 149 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 150 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK: 151 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK: 152 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 153 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 154 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 155 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 156 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  decode cycle
  TICK: 157 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  select arg cycle
  TICK: 158 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 159 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 160 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 161 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 162 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 163 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 164 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 165 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 166 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 167 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 168 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 169 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 170 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 171 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 172 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 173 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  TICK: 174 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  75 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  exec cycle
  TICK: 175 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR:  75 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 176 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR:  75 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  TICK: 177 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR:  75 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  decode cycle
  TICK: 178 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR:  75 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  select arg cycle
  TICK: 179 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     75     | BR:  75 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  exec cycle
  TICK: 180 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR:  75 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 181 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR:  75 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  TICK: 182 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR:  75 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  decode cycle
  TICK: 183 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR:  75 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  select arg cycle
  TICK: 184 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR: 147 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  exec cycle
  TICK: 185 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR: 147 | AR: 147 | MEM_AR: 75 | N: 0 | Z: 0
  TICK: 186 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR: 147 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 187 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR: 147 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  TICK: 188 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR: 147 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  decode cycle
  TICK: 189 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR: 147 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  select arg cycle
  TICK: 190 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR: 147 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  TICK: 191 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR:  76 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  TICK: 192 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR:  76 | AR:  76 | MEM_AR: 97 | N: 0 | Z: 0
  TICK: 193 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR:  97 | AR:  76 | MEM_AR: 97 | N: 0 | Z: 0
  exec cycle
  TICK: 194 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR:  76 | MEM_AR: 97 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 195 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR:  76 | MEM_AR: 97 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 104 | INT: False | NEW: False
  TICK: 196 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR:  76 | MEM_AR: 97 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 104 | INT: False | NEW: False
  decode cycle
  TICK: 197 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR:  76 | MEM_AR: 97 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 104 | INT: False | NEW: False
  select arg cycle
  TICK: 198 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:   3 | AR:  76 | MEM_AR: 97 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 104 | INT: False | NEW: False
  exec cycle
  TICK: 199 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:   3 | AR:  76 | MEM_AR: 97 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 97  | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a']' << 'a'
  select arg cycle
  TICK: 200 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:   3 | AR:  76 | MEM_AR: 97 | N: 0 | Z: 0
  TICK: 201 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:   3 | AR:  76 | MEM_AR: 97 | N: 0 | Z: 0
  decode cycle
  TICK: 202 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:   3 | AR:  76 | MEM_AR: 97 | N: 0 | Z: 0
  select arg cycle
  TICK: 203 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:   3 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 204 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  exec cycle
  TICK: 205 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 206 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 207 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  decode cycle
  TICK: 208 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  select arg cycle
  TICK: 209 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  exec cycle
  TICK: 210 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 211 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 212 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  decode cycle
  TICK: 213 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  select arg cycle
  TICK: 214 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  exec cycle
  TICK: 215 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 216 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 217 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 218 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  decode cycle
  TICK: 219 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  select arg cycle
  TICK: 220 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 221 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 222 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 223 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 224 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 225 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 226 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 227 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 228 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 229 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 230 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 231 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 232 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 233 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 234 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 235 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  TICK: 236 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  76 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  exec cycle
  TICK: 237 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR:  76 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 238 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR:  76 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  TICK: 239 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR:  76 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  decode cycle
  TICK: 240 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR:  76 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  select arg cycle
  TICK: 241 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     76     | BR:  76 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  exec cycle
  TICK: 242 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR:  76 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 243 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR:  76 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  TICK: 244 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR:  76 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  decode cycle
  TICK: 245 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR:  76 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  select arg cycle
  TICK: 246 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR: 147 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  exec cycle
  TICK: 247 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR: 147 | AR: 147 | MEM_AR: 76 | N: 0 | Z: 0
  TICK: 248 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR: 147 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 249 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR: 147 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  TICK: 250 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR: 147 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  decode cycle
  TICK: 251 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR: 147 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  select arg cycle
  TICK: 252 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR: 147 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  TICK: 253 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR:  77 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  TICK: 254 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR:  77 | AR:  77 | MEM_AR: 116 | N: 0 | Z: 0
  TICK: 255 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR: 116 | AR:  77 | MEM_AR: 116 | N: 0 | Z: 0
  exec cycle
  TICK: 256 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    116     | BR: 116 | AR:  77 | MEM_AR: 116 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 257 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    116     | BR: 116 | AR:  77 | MEM_AR: 116 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 97  | INT: False | NEW: False
  TICK: 258 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    116     | BR: 116 | AR:  77 | MEM_AR: 116 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 97  | INT: False | NEW: False
  decode cycle
  TICK: 259 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    116     | BR: 116 | AR:  77 | MEM_AR: 116 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 97  | INT: False | NEW: False
  select arg cycle
  TICK: 260 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    116     | BR:   3 | AR:  77 | MEM_AR: 116 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 97  | INT: False | NEW: False
  exec cycle
  TICK: 261 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    116     | BR:   3 | AR:  77 | MEM_AR: 116 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 116 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't']' << 't'
  select arg cycle
  TICK: 262 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    116     | BR:   3 | AR:  77 | MEM_AR: 116 | N: 0 | Z: 0
  TICK: 263 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    116     | BR:   3 | AR:  77 | MEM_AR: 116 | N: 0 | Z: 0
  decode cycle
  TICK: 264 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    116     | BR:   3 | AR:  77 | MEM_AR: 116 | N: 0 | Z: 0
  select arg cycle
  TICK: 265 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    116     | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 266 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    116     | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  exec cycle
  TICK: 267 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 268 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 269 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  decode cycle
  TICK: 270 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  select arg cycle
  TICK: 271 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  exec cycle
  TICK: 272 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 273 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 274 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  decode cycle
  TICK: 275 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  select arg cycle
  TICK: 276 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  exec cycle
  TICK: 277 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 278 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 279 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 280 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  decode cycle
  TICK: 281 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  select arg cycle
  TICK: 282 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 283 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 284 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 285 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 286 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 287 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 288 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 289 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 290 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 291 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 292 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 293 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 294 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 295 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 296 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 297 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  TICK: 298 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  77 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  exec cycle
  TICK: 299 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR:  77 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 300 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR:  77 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  TICK: 301 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR:  77 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  decode cycle
  TICK: 302 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR:  77 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  select arg cycle
  TICK: 303 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     77     | BR:  77 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  exec cycle
  TICK: 304 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR:  77 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 305 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR:  77 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  TICK: 306 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR:  77 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  decode cycle
  TICK: 307 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR:  77 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  select arg cycle
  TICK: 308 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR: 147 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  exec cycle
  TICK: 309 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR: 147 | AR: 147 | MEM_AR: 77 | N: 0 | Z: 0
  TICK: 310 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR: 147 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 311 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR: 147 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  TICK: 312 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR: 147 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  decode cycle
  TICK: 313 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR: 147 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  select arg cycle
  TICK: 314 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR: 147 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  TICK: 315 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR:  78 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  TICK: 316 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR:  78 | AR:  78 | MEM_AR: 32 | N: 0 | Z: 0
  TICK: 317 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR:  32 | AR:  78 | MEM_AR: 32 | N: 0 | Z: 0
  exec cycle
  TICK: 318 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  78 | MEM_AR: 32 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 319 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  78 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 116 | INT: False | NEW: False
  TICK: 320 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  78 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 116 | INT: False | NEW: False
  decode cycle
  TICK: 321 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  78 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 116 | INT: False | NEW: False
  select arg cycle
  TICK: 322 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  78 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 116 | INT: False | NEW: False
  exec cycle
  TICK: 323 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  78 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ']' << ' '
  select arg cycle
  TICK: 324 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  78 | MEM_AR: 32 | N: 0 | Z: 0
  TICK: 325 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  78 | MEM_AR: 32 | N: 0 | Z: 0
  decode cycle
  TICK: 326 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  78 | MEM_AR: 32 | N: 0 | Z: 0
  select arg cycle
  TICK: 327 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 328 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  exec cycle
  TICK: 329 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 330 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 331 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  decode cycle
  TICK: 332 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  select arg cycle
  TICK: 333 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  exec cycle
  TICK: 334 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 335 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 336 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  decode cycle
  TICK: 337 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  select arg cycle
  TICK: 338 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  exec cycle
  TICK: 339 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 340 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 341 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 342 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 343 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 344 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 345 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 346 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 347 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 348 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 349 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 350 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 351 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 352 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 353 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 354 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 355 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 356 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 357 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 358 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 359 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  TICK: 360 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  78 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  exec cycle
  TICK: 361 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR:  78 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 362 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR:  78 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  TICK: 363 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR:  78 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  decode cycle
  TICK: 364 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR:  78 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  select arg cycle
  TICK: 365 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     78     | BR:  78 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  exec cycle
  TICK: 366 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR:  78 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 367 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR:  78 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  TICK: 368 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR:  78 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  decode cycle
  TICK: 369 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR:  78 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  select arg cycle
  TICK: 370 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR: 147 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  exec cycle
  TICK: 371 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR: 147 | AR: 147 | MEM_AR: 78 | N: 0 | Z: 0
  TICK: 372 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR: 147 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 373 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR: 147 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  TICK: 374 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR: 147 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  decode cycle
  TICK: 375 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR: 147 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  select arg cycle
  TICK: 376 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR: 147 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  TICK: 377 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR:  79 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  TICK: 378 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR:  79 | AR:  79 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 379 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR: 105 | AR:  79 | MEM_AR: 105 | N: 0 | Z: 0
  exec cycle
  TICK: 380 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR:  79 | MEM_AR: 105 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 381 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR:  79 | MEM_AR: 105 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  TICK: 382 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR:  79 | MEM_AR: 105 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  decode cycle
  TICK: 383 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR:  79 | MEM_AR: 105 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  select arg cycle
  TICK: 384 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   3 | AR:  79 | MEM_AR: 105 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  exec cycle
  TICK: 385 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   3 | AR:  79 | MEM_AR: 105 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 105 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i']' << 'i'
  select arg cycle
  TICK: 386 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   3 | AR:  79 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 387 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   3 | AR:  79 | MEM_AR: 105 | N: 0 | Z: 0
  decode cycle
  TICK: 388 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   3 | AR:  79 | MEM_AR: 105 | N: 0 | Z: 0
  select arg cycle
  TICK: 389 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   3 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 390 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 391 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 392 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 393 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 394 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 395 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 396 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 397 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 398 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 399 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 400 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 401 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 402 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 403 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  TICK: 404 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  decode cycle
  TICK: 405 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  select arg cycle
  TICK: 406 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 407 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 408 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 409 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 410 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 411 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 412 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 413 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 414 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 415 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 416 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 417 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 418 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 419 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 420 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 421 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  TICK: 422 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  79 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  exec cycle
  TICK: 423 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR:  79 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 424 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR:  79 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  TICK: 425 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR:  79 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  decode cycle
  TICK: 426 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR:  79 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  select arg cycle
  TICK: 427 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     79     | BR:  79 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  exec cycle
  TICK: 428 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR:  79 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 429 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR:  79 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  TICK: 430 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR:  79 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  decode cycle
  TICK: 431 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR:  79 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  select arg cycle
  TICK: 432 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR: 147 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  exec cycle
  TICK: 433 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR: 147 | AR: 147 | MEM_AR: 79 | N: 0 | Z: 0
  TICK: 434 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR: 147 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 435 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR: 147 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  TICK: 436 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR: 147 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  decode cycle
  TICK: 437 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR: 147 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  select arg cycle
  TICK: 438 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR: 147 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  TICK: 439 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR:  80 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  TICK: 440 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR:  80 | AR:  80 | MEM_AR: 115 | N: 0 | Z: 0
  TICK: 441 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR: 115 | AR:  80 | MEM_AR: 115 | N: 0 | Z: 0
  exec cycle
  TICK: 442 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    115     | BR: 115 | AR:  80 | MEM_AR: 115 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 443 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    115     | BR: 115 | AR:  80 | MEM_AR: 115 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 105 | INT: False | NEW: False
  TICK: 444 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    115     | BR: 115 | AR:  80 | MEM_AR: 115 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 105 | INT: False | NEW: False
  decode cycle
  TICK: 445 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    115     | BR: 115 | AR:  80 | MEM_AR: 115 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 105 | INT: False | NEW: False
  select arg cycle
  TICK: 446 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    115     | BR:   3 | AR:  80 | MEM_AR: 115 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 105 | INT: False | NEW: False
  exec cycle
  TICK: 447 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    115     | BR:   3 | AR:  80 | MEM_AR: 115 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 115 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's']' << 's'
  select arg cycle
  TICK: 448 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    115     | BR:   3 | AR:  80 | MEM_AR: 115 | N: 0 | Z: 0
  TICK: 449 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    115     | BR:   3 | AR:  80 | MEM_AR: 115 | N: 0 | Z: 0
  decode cycle
  TICK: 450 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    115     | BR:   3 | AR:  80 | MEM_AR: 115 | N: 0 | Z: 0
  select arg cycle
  TICK: 451 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    115     | BR:   3 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  TICK: 452 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    115     | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  exec cycle
  TICK: 453 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 454 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  TICK: 455 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  decode cycle
  TICK: 456 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  select arg cycle
  TICK: 457 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  exec cycle
  TICK: 458 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 459 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  TICK: 460 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  decode cycle
  TICK: 461 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  select arg cycle
  TICK: 462 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  exec cycle
  TICK: 463 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  TICK: 464 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 465 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 466 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 467 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 468 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 469 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 470 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 471 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 472 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 473 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 474 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 475 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 476 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 477 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 478 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 479 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 480 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 481 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 482 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 483 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  TICK: 484 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  80 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  exec cycle
  TICK: 485 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR:  80 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 486 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR:  80 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  TICK: 487 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR:  80 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  decode cycle
  TICK: 488 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR:  80 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  select arg cycle
  TICK: 489 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     80     | BR:  80 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  exec cycle
  TICK: 490 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR:  80 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 491 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR:  80 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  TICK: 492 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR:  80 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  decode cycle
  TICK: 493 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR:  80 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  select arg cycle
  TICK: 494 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR: 147 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  exec cycle
  TICK: 495 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR: 147 | AR: 147 | MEM_AR: 80 | N: 0 | Z: 0
  TICK: 496 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR: 147 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 497 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR: 147 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  TICK: 498 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR: 147 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  decode cycle
  TICK: 499 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR: 147 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  select arg cycle
  TICK: 500 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR: 147 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  TICK: 501 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR:  81 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  TICK: 502 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR:  81 | AR:  81 | MEM_AR: 32 | N: 0 | Z: 0
  TICK: 503 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR:  32 | AR:  81 | MEM_AR: 32 | N: 0 | Z: 0
  exec cycle
  TICK: 504 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  81 | MEM_AR: 32 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 505 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  81 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 115 | INT: False | NEW: False
  TICK: 506 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  81 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 115 | INT: False | NEW: False
  decode cycle
  TICK: 507 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  81 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 115 | INT: False | NEW: False
  select arg cycle
  TICK: 508 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  81 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 115 | INT: False | NEW: False
  exec cycle
  TICK: 509 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  81 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ']' << ' '
  select arg cycle
  TICK: 510 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  81 | MEM_AR: 32 | N: 0 | Z: 0
  TICK: 511 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  81 | MEM_AR: 32 | N: 0 | Z: 0
  decode cycle
  TICK: 512 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  81 | MEM_AR: 32 | N: 0 | Z: 0
  select arg cycle
  TICK: 513 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 514 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   7 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 515 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   7 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 516 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   7 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 517 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   7 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 518 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   7 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 519 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   7 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 520 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:   7 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 521 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:   7 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 522 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:   7 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 523 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:   7 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 524 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR: 146 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 525 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR: 146 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 526 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR: 146 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 527 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR: 146 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  TICK: 528 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR: 146 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  decode cycle
  TICK: 529 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR: 146 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  select arg cycle
  TICK: 530 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 531 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 532 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 533 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 534 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 535 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 536 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 537 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 538 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 539 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 540 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 541 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 542 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 543 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 544 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 545 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  19 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  TICK: 546 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:  81 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  exec cycle
  TICK: 547 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR:  81 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 548 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR:  81 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  TICK: 549 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR:  81 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  decode cycle
  TICK: 550 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR:  81 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  select arg cycle
  TICK: 551 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     81     | BR:  81 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  exec cycle
  TICK: 552 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR:  81 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 553 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR:  81 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  TICK: 554 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR:  81 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  decode cycle
  TICK: 555 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR:  81 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  select arg cycle
  TICK: 556 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR: 147 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  exec cycle
  TICK: 557 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR: 147 | AR: 147 | MEM_AR: 81 | N: 0 | Z: 0
  TICK: 558 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR: 147 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 559 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR: 147 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  TICK: 560 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR: 147 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  decode cycle
  TICK: 561 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR: 147 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  select arg cycle
  TICK: 562 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR: 147 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  TICK: 563 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR:  82 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  TICK: 564 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR:  82 | AR:  82 | MEM_AR: 121 | N: 0 | Z: 0
  TICK: 565 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR: 121 | AR:  82 | MEM_AR: 121 | N: 0 | Z: 0
  exec cycle
  TICK: 566 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    121     | BR: 121 | AR:  82 | MEM_AR: 121 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 567 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    121     | BR: 121 | AR:  82 | MEM_AR: 121 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  TICK: 568 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    121     | BR: 121 | AR:  82 | MEM_AR: 121 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  decode cycle
  TICK: 569 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    121     | BR: 121 | AR:  82 | MEM_AR: 121 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  select arg cycle
  TICK: 570 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    121     | BR:   3 | AR:  82 | MEM_AR: 121 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  exec cycle
  TICK: 571 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    121     | BR:   3 | AR:  82 | MEM_AR: 121 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 121 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y']' << 'y'
  select arg cycle
  TICK: 572 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    121     | BR:   3 | AR:  82 | MEM_AR: 121 | N: 0 | Z: 0
  TICK: 573 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    121     | BR:   3 | AR:  82 | MEM_AR: 121 | N: 0 | Z: 0
  decode cycle
  TICK: 574 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    121     | BR:   3 | AR:  82 | MEM_AR: 121 | N: 0 | Z: 0
  select arg cycle
  TICK: 575 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    121     | BR:   3 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  TICK: 576 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    121     | BR:   8 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  exec cycle
  TICK: 577 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:   8 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 578 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:   8 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  TICK: 579 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:   8 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  decode cycle
  TICK: 580 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:   8 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  select arg cycle
  TICK: 581 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     8      | BR:   8 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  exec cycle
  TICK: 582 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:   8 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 583 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:   8 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  TICK: 584 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:   8 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  decode cycle
  TICK: 585 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:   8 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  select arg cycle
  TICK: 586 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR: 146 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  exec cycle
  TICK: 587 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR: 146 | AR: 146 | MEM_AR: 8 | N: 0 | Z: 0
  TICK: 588 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR: 146 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 589 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR: 146 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  TICK: 590 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR: 146 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  decode cycle
  TICK: 591 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR: 146 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  select arg cycle
  TICK: 592 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 593 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 594 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 595 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 596 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 597 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 598 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 599 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 600 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 601 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 602 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 603 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 604 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 605 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 606 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 607 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  19 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  TICK: 608 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:  82 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  exec cycle
  TICK: 609 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR:  82 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 610 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR:  82 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  TICK: 611 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR:  82 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  decode cycle
  TICK: 612 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR:  82 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  select arg cycle
  TICK: 613 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     82     | BR:  82 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  exec cycle
  TICK: 614 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR:  82 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 615 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR:  82 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  TICK: 616 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR:  82 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  decode cycle
  TICK: 617 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR:  82 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  select arg cycle
  TICK: 618 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR: 147 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  exec cycle
  TICK: 619 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR: 147 | AR: 147 | MEM_AR: 82 | N: 0 | Z: 0
  TICK: 620 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR: 147 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 621 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR: 147 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  TICK: 622 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR: 147 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  decode cycle
  TICK: 623 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR: 147 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  select arg cycle
  TICK: 624 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR: 147 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  TICK: 625 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR:  83 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  TICK: 626 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR:  83 | AR:  83 | MEM_AR: 111 | N: 0 | Z: 0
  TICK: 627 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR: 111 | AR:  83 | MEM_AR: 111 | N: 0 | Z: 0
  exec cycle
  TICK: 628 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR: 111 | AR:  83 | MEM_AR: 111 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 629 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR: 111 | AR:  83 | MEM_AR: 111 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 121 | INT: False | NEW: False
  TICK: 630 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR: 111 | AR:  83 | MEM_AR: 111 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 121 | INT: False | NEW: False
  decode cycle
  TICK: 631 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR: 111 | AR:  83 | MEM_AR: 111 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 121 | INT: False | NEW: False
  select arg cycle
  TICK: 632 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   3 | AR:  83 | MEM_AR: 111 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 121 | INT: False | NEW: False
  exec cycle
  TICK: 633 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   3 | AR:  83 | MEM_AR: 111 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 111 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o']' << 'o'
  select arg cycle
  TICK: 634 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   3 | AR:  83 | MEM_AR: 111 | N: 0 | Z: 0
  TICK: 635 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   3 | AR:  83 | MEM_AR: 111 | N: 0 | Z: 0
  decode cycle
  TICK: 636 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   3 | AR:  83 | MEM_AR: 111 | N: 0 | Z: 0
  select arg cycle
  TICK: 637 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   3 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  TICK: 638 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   9 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  exec cycle
  TICK: 639 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:   9 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 640 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:   9 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  TICK: 641 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:   9 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  decode cycle
  TICK: 642 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:   9 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  select arg cycle
  TICK: 643 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     9      | BR:   9 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  exec cycle
  TICK: 644 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:   9 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 645 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:   9 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  TICK: 646 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:   9 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  decode cycle
  TICK: 647 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:   9 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  select arg cycle
  TICK: 648 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR: 146 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  exec cycle
  TICK: 649 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR: 146 | AR: 146 | MEM_AR: 9 | N: 0 | Z: 0
  TICK: 650 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR: 146 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 651 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR: 146 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  TICK: 652 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR: 146 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  decode cycle
  TICK: 653 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR: 146 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  select arg cycle
  TICK: 654 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 655 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 656 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 657 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 658 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 659 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 660 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 661 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 662 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 663 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 664 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 665 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 666 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 667 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 668 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 669 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  19 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  TICK: 670 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  83 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  exec cycle
  TICK: 671 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR:  83 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 672 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR:  83 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  TICK: 673 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR:  83 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  decode cycle
  TICK: 674 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR:  83 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  select arg cycle
  TICK: 675 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     83     | BR:  83 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  exec cycle
  TICK: 676 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR:  83 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 677 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR:  83 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  TICK: 678 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR:  83 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  decode cycle
  TICK: 679 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR:  83 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  select arg cycle
  TICK: 680 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR: 147 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  exec cycle
  TICK: 681 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR: 147 | AR: 147 | MEM_AR: 83 | N: 0 | Z: 0
  TICK: 682 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR: 147 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 683 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR: 147 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  TICK: 684 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR: 147 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  decode cycle
  TICK: 685 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR: 147 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  select arg cycle
  TICK: 686 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR: 147 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  TICK: 687 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR:  84 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  TICK: 688 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR:  84 | AR:  84 | MEM_AR: 117 | N: 0 | Z: 0
  TICK: 689 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR: 117 | AR:  84 | MEM_AR: 117 | N: 0 | Z: 0
  exec cycle
  TICK: 690 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    117     | BR: 117 | AR:  84 | MEM_AR: 117 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 691 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    117     | BR: 117 | AR:  84 | MEM_AR: 117 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 111 | INT: False | NEW: False
  TICK: 692 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    117     | BR: 117 | AR:  84 | MEM_AR: 117 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 111 | INT: False | NEW: False
  decode cycle
  TICK: 693 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    117     | BR: 117 | AR:  84 | MEM_AR: 117 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 111 | INT: False | NEW: False
  select arg cycle
  TICK: 694 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    117     | BR:   3 | AR:  84 | MEM_AR: 117 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 111 | INT: False | NEW: False
  exec cycle
  TICK: 695 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    117     | BR:   3 | AR:  84 | MEM_AR: 117 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 117 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u']' << 'u'
  select arg cycle
  TICK: 696 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    117     | BR:   3 | AR:  84 | MEM_AR: 117 | N: 0 | Z: 0
  TICK: 697 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    117     | BR:   3 | AR:  84 | MEM_AR: 117 | N: 0 | Z: 0
  decode cycle
  TICK: 698 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    117     | BR:   3 | AR:  84 | MEM_AR: 117 | N: 0 | Z: 0
  select arg cycle
  TICK: 699 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    117     | BR:   3 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  TICK: 700 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    117     | BR:  10 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  exec cycle
  TICK: 701 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  10 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 702 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  10 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  TICK: 703 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  10 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  decode cycle
  TICK: 704 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  10 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  select arg cycle
  TICK: 705 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  10 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  exec cycle
  TICK: 706 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  10 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 707 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  10 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  TICK: 708 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  10 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  decode cycle
  TICK: 709 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  10 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  select arg cycle
  TICK: 710 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR: 146 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  exec cycle
  TICK: 711 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR: 146 | AR: 146 | MEM_AR: 10 | N: 0 | Z: 0
  TICK: 712 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR: 146 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 713 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR: 146 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  TICK: 714 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR: 146 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  decode cycle
  TICK: 715 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR: 146 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  select arg cycle
  TICK: 716 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 717 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 718 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 719 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 720 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 721 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 722 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 723 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 724 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 725 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 726 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 727 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 728 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 729 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 730 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 731 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  19 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  TICK: 732 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  84 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  exec cycle
  TICK: 733 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR:  84 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 734 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR:  84 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  TICK: 735 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR:  84 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  decode cycle
  TICK: 736 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR:  84 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  select arg cycle
  TICK: 737 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     84     | BR:  84 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  exec cycle
  TICK: 738 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR:  84 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 739 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR:  84 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  TICK: 740 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR:  84 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  decode cycle
  TICK: 741 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR:  84 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  select arg cycle
  TICK: 742 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR: 147 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  exec cycle
  TICK: 743 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR: 147 | AR: 147 | MEM_AR: 84 | N: 0 | Z: 0
  TICK: 744 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR: 147 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 745 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR: 147 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  TICK: 746 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR: 147 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  decode cycle
  TICK: 747 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR: 147 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  select arg cycle
  TICK: 748 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR: 147 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  TICK: 749 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR:  85 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  TICK: 750 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR:  85 | AR:  85 | MEM_AR: 114 | N: 0 | Z: 0
  TICK: 751 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR: 114 | AR:  85 | MEM_AR: 114 | N: 0 | Z: 0
  exec cycle
  TICK: 752 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    114     | BR: 114 | AR:  85 | MEM_AR: 114 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 753 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    114     | BR: 114 | AR:  85 | MEM_AR: 114 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 117 | INT: False | NEW: False
  TICK: 754 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    114     | BR: 114 | AR:  85 | MEM_AR: 114 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 117 | INT: False | NEW: False
  decode cycle
  TICK: 755 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    114     | BR: 114 | AR:  85 | MEM_AR: 114 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 117 | INT: False | NEW: False
  select arg cycle
  TICK: 756 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    114     | BR:   3 | AR:  85 | MEM_AR: 114 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 117 | INT: False | NEW: False
  exec cycle
  TICK: 757 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    114     | BR:   3 | AR:  85 | MEM_AR: 114 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 114 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r']' << 'r'
  select arg cycle
  TICK: 758 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    114     | BR:   3 | AR:  85 | MEM_AR: 114 | N: 0 | Z: 0
  TICK: 759 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    114     | BR:   3 | AR:  85 | MEM_AR: 114 | N: 0 | Z: 0
  decode cycle
  TICK: 760 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    114     | BR:   3 | AR:  85 | MEM_AR: 114 | N: 0 | Z: 0
  select arg cycle
  TICK: 761 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    114     | BR:   3 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  TICK: 762 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    114     | BR:  11 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  exec cycle
  TICK: 763 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  11 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 764 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  11 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  TICK: 765 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  11 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  decode cycle
  TICK: 766 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  11 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  select arg cycle
  TICK: 767 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     11     | BR:  11 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  exec cycle
  TICK: 768 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  11 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 769 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  11 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  TICK: 770 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  11 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  decode cycle
  TICK: 771 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  11 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  select arg cycle
  TICK: 772 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR: 146 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  exec cycle
  TICK: 773 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR: 146 | AR: 146 | MEM_AR: 11 | N: 0 | Z: 0
  TICK: 774 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR: 146 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 775 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR: 146 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  TICK: 776 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR: 146 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  decode cycle
  TICK: 777 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR: 146 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  select arg cycle
  TICK: 778 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 779 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 780 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 781 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 782 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 783 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 784 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 785 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 786 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 787 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 788 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 789 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 790 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 791 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 792 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 793 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  19 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  TICK: 794 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  85 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  exec cycle
  TICK: 795 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR:  85 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 796 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR:  85 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  TICK: 797 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR:  85 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  decode cycle
  TICK: 798 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR:  85 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  select arg cycle
  TICK: 799 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     85     | BR:  85 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  exec cycle
  TICK: 800 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR:  85 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 801 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR:  85 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  TICK: 802 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR:  85 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  decode cycle
  TICK: 803 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR:  85 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  select arg cycle
  TICK: 804 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR: 147 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  exec cycle
  TICK: 805 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR: 147 | AR: 147 | MEM_AR: 85 | N: 0 | Z: 0
  TICK: 806 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR: 147 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 807 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR: 147 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  TICK: 808 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR: 147 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  decode cycle
  TICK: 809 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR: 147 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  select arg cycle
  TICK: 810 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR: 147 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  TICK: 811 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR:  86 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  TICK: 812 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR:  86 | AR:  86 | MEM_AR: 32 | N: 0 | Z: 0
  TICK: 813 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR:  32 | AR:  86 | MEM_AR: 32 | N: 0 | Z: 0
  exec cycle
  TICK: 814 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  86 | MEM_AR: 32 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 815 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  86 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 114 | INT: False | NEW: False
  TICK: 816 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  86 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 114 | INT: False | NEW: False
  decode cycle
  TICK: 817 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  86 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 114 | INT: False | NEW: False
  select arg cycle
  TICK: 818 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  86 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 114 | INT: False | NEW: False
  exec cycle
  TICK: 819 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  86 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ']' << ' '
  select arg cycle
  TICK: 820 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  86 | MEM_AR: 32 | N: 0 | Z: 0
  TICK: 821 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  86 | MEM_AR: 32 | N: 0 | Z: 0
  decode cycle
  TICK: 822 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  86 | MEM_AR: 32 | N: 0 | Z: 0
  select arg cycle
  TICK: 823 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  TICK: 824 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  12 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  exec cycle
  TICK: 825 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  12 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 826 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  12 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  TICK: 827 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  12 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  decode cycle
  TICK: 828 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  12 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  select arg cycle
  TICK: 829 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     12     | BR:  12 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  exec cycle
  TICK: 830 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  12 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 831 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  12 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  TICK: 832 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  12 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  decode cycle
  TICK: 833 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  12 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  select arg cycle
  TICK: 834 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR: 146 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  exec cycle
  TICK: 835 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR: 146 | AR: 146 | MEM_AR: 12 | N: 0 | Z: 0
  TICK: 836 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR: 146 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 837 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR: 146 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  TICK: 838 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR: 146 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  decode cycle
  TICK: 839 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR: 146 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  select arg cycle
  TICK: 840 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 841 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 842 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 843 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 844 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 845 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 846 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 847 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 848 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 849 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 850 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 851 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 852 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 853 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 854 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 855 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  19 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  TICK: 856 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  86 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  exec cycle
  TICK: 857 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR:  86 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 858 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR:  86 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  TICK: 859 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR:  86 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  decode cycle
  TICK: 860 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR:  86 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  select arg cycle
  TICK: 861 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     86     | BR:  86 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  exec cycle
  TICK: 862 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  86 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 863 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  86 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  TICK: 864 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  86 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  decode cycle
  TICK: 865 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  86 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  select arg cycle
  TICK: 866 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR: 147 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  exec cycle
  TICK: 867 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR: 147 | AR: 147 | MEM_AR: 86 | N: 0 | Z: 0
  TICK: 868 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR: 147 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 869 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR: 147 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  TICK: 870 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR: 147 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  decode cycle
  TICK: 871 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR: 147 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  select arg cycle
  TICK: 872 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR: 147 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  TICK: 873 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  87 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  TICK: 874 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  87 | AR:  87 | MEM_AR: 110 | N: 0 | Z: 0
  TICK: 875 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR: 110 | AR:  87 | MEM_AR: 110 | N: 0 | Z: 0
  exec cycle
  TICK: 876 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    110     | BR: 110 | AR:  87 | MEM_AR: 110 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 877 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    110     | BR: 110 | AR:  87 | MEM_AR: 110 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  TICK: 878 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    110     | BR: 110 | AR:  87 | MEM_AR: 110 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  decode cycle
  TICK: 879 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    110     | BR: 110 | AR:  87 | MEM_AR: 110 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  select arg cycle
  TICK: 880 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    110     | BR:   3 | AR:  87 | MEM_AR: 110 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  exec cycle
  TICK: 881 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    110     | BR:   3 | AR:  87 | MEM_AR: 110 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 110 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n']' << 'n'
  select arg cycle
  TICK: 882 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    110     | BR:   3 | AR:  87 | MEM_AR: 110 | N: 0 | Z: 0
  TICK: 883 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    110     | BR:   3 | AR:  87 | MEM_AR: 110 | N: 0 | Z: 0
  decode cycle
  TICK: 884 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    110     | BR:   3 | AR:  87 | MEM_AR: 110 | N: 0 | Z: 0
  select arg cycle
  TICK: 885 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    110     | BR:   3 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  TICK: 886 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    110     | BR:  13 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  exec cycle
  TICK: 887 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  13 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 888 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  13 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  TICK: 889 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  13 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  decode cycle
  TICK: 890 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  13 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  select arg cycle
  TICK: 891 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     13     | BR:  13 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  exec cycle
  TICK: 892 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  13 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 893 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  13 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  TICK: 894 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  13 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  decode cycle
  TICK: 895 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  13 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  select arg cycle
  TICK: 896 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR: 146 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  exec cycle
  TICK: 897 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR: 146 | AR: 146 | MEM_AR: 13 | N: 0 | Z: 0
  TICK: 898 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR: 146 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 899 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR: 146 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  TICK: 900 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR: 146 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  decode cycle
  TICK: 901 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR: 146 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  select arg cycle
  TICK: 902 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 903 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 904 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 905 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 906 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 907 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 908 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 909 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 910 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 911 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 912 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 913 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 914 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 915 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 916 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 917 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  19 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  TICK: 918 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  87 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  exec cycle
  TICK: 919 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  87 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 920 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  87 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  TICK: 921 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  87 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  decode cycle
  TICK: 922 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  87 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  select arg cycle
  TICK: 923 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     87     | BR:  87 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  exec cycle
  TICK: 924 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR:  87 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 925 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR:  87 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  TICK: 926 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR:  87 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  decode cycle
  TICK: 927 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR:  87 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  select arg cycle
  TICK: 928 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR: 147 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  exec cycle
  TICK: 929 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR: 147 | AR: 147 | MEM_AR: 87 | N: 0 | Z: 0
  TICK: 930 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR: 147 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 931 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR: 147 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  TICK: 932 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR: 147 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  decode cycle
  TICK: 933 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR: 147 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  select arg cycle
  TICK: 934 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR: 147 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  TICK: 935 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR:  88 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  TICK: 936 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR:  88 | AR:  88 | MEM_AR: 97 | N: 0 | Z: 0
  TICK: 937 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR:  97 | AR:  88 | MEM_AR: 97 | N: 0 | Z: 0
  exec cycle
  TICK: 938 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR:  88 | MEM_AR: 97 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 939 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR:  88 | MEM_AR: 97 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 110 | INT: False | NEW: False
  TICK: 940 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR:  88 | MEM_AR: 97 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 110 | INT: False | NEW: False
  decode cycle
  TICK: 941 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR:  88 | MEM_AR: 97 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 110 | INT: False | NEW: False
  select arg cycle
  TICK: 942 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:   3 | AR:  88 | MEM_AR: 97 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 110 | INT: False | NEW: False
  exec cycle
  TICK: 943 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:   3 | AR:  88 | MEM_AR: 97 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 97  | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a']' << 'a'
  select arg cycle
  TICK: 944 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:   3 | AR:  88 | MEM_AR: 97 | N: 0 | Z: 0
  TICK: 945 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:   3 | AR:  88 | MEM_AR: 97 | N: 0 | Z: 0
  decode cycle
  TICK: 946 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:   3 | AR:  88 | MEM_AR: 97 | N: 0 | Z: 0
  select arg cycle
  TICK: 947 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:   3 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  TICK: 948 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  14 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  exec cycle
  TICK: 949 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  14 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 950 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  14 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  TICK: 951 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  14 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  decode cycle
  TICK: 952 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  14 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  select arg cycle
  TICK: 953 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     14     | BR:  14 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  exec cycle
  TICK: 954 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  14 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 955 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  14 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  TICK: 956 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  14 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  decode cycle
  TICK: 957 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  14 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  select arg cycle
  TICK: 958 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR: 146 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  exec cycle
  TICK: 959 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR: 146 | AR: 146 | MEM_AR: 14 | N: 0 | Z: 0
  TICK: 960 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR: 146 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 961 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR: 146 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  TICK: 962 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR: 146 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  decode cycle
  TICK: 963 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR: 146 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  select arg cycle
  TICK: 964 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 965 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 966 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 967 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 968 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 969 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 970 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 971 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 972 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 973 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 974 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 975 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 976 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 977 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 978 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 979 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  19 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  TICK: 980 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  88 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  exec cycle
  TICK: 981 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR:  88 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 982 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR:  88 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  TICK: 983 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR:  88 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  decode cycle
  TICK: 984 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR:  88 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  select arg cycle
  TICK: 985 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     88     | BR:  88 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  exec cycle
  TICK: 986 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR:  88 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 987 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR:  88 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  TICK: 988 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR:  88 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  decode cycle
  TICK: 989 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR:  88 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  select arg cycle
  TICK: 990 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR: 147 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  exec cycle
  TICK: 991 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR: 147 | AR: 147 | MEM_AR: 88 | N: 0 | Z: 0
  TICK: 992 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR: 147 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 993 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR: 147 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  TICK: 994 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR: 147 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  decode cycle
  TICK: 995 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR: 147 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  select arg cycle
  TICK: 996 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR: 147 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  TICK: 997 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR:  89 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  TICK: 998 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR:  89 | AR:  89 | MEM_AR: 109 | N: 0 | Z: 0
  TICK: 999 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR: 109 | AR:  89 | MEM_AR: 109 | N: 0 | Z: 0
  exec cycle
  TICK: 1000 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    109     | BR: 109 | AR:  89 | MEM_AR: 109 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1001 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    109     | BR: 109 | AR:  89 | MEM_AR: 109 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 97  | INT: False | NEW: False
  TICK: 1002 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    109     | BR: 109 | AR:  89 | MEM_AR: 109 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 97  | INT: False | NEW: False
  decode cycle
  TICK: 1003 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    109     | BR: 109 | AR:  89 | MEM_AR: 109 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 97  | INT: False | NEW: False
  select arg cycle
  TICK: 1004 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    109     | BR:   3 | AR:  89 | MEM_AR: 109 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 97  | INT: False | NEW: False
  exec cycle
  TICK: 1005 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    109     | BR:   3 | AR:  89 | MEM_AR: 109 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 109 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm']' << 'm'
  select arg cycle
  TICK: 1006 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    109     | BR:   3 | AR:  89 | MEM_AR: 109 | N: 0 | Z: 0
  TICK: 1007 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    109     | BR:   3 | AR:  89 | MEM_AR: 109 | N: 0 | Z: 0
  decode cycle
  TICK: 1008 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    109     | BR:   3 | AR:  89 | MEM_AR: 109 | N: 0 | Z: 0
  select arg cycle
  TICK: 1009 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    109     | BR:   3 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  TICK: 1010 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    109     | BR:  15 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  exec cycle
  TICK: 1011 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  15 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1012 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  15 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  TICK: 1013 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  15 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  decode cycle
  TICK: 1014 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  15 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  select arg cycle
  TICK: 1015 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     15     | BR:  15 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  exec cycle
  TICK: 1016 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  15 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1017 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  15 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  TICK: 1018 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  15 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  decode cycle
  TICK: 1019 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  15 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  select arg cycle
  TICK: 1020 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR: 146 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  exec cycle
  TICK: 1021 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR: 146 | AR: 146 | MEM_AR: 15 | N: 0 | Z: 0
  TICK: 1022 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR: 146 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1023 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR: 146 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  TICK: 1024 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR: 146 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  decode cycle
  TICK: 1025 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR: 146 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  select arg cycle
  TICK: 1026 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 1027 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 1028 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 1029 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 1030 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1031 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 1032 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 1033 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 1034 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 1035 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 1036 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 1037 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1038 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 1039 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 1040 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 1041 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  19 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  TICK: 1042 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  89 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  exec cycle
  TICK: 1043 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR:  89 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1044 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR:  89 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  TICK: 1045 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR:  89 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  decode cycle
  TICK: 1046 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR:  89 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  select arg cycle
  TICK: 1047 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     89     | BR:  89 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  exec cycle
  TICK: 1048 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR:  89 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1049 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR:  89 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  TICK: 1050 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR:  89 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  decode cycle
  TICK: 1051 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR:  89 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  select arg cycle
  TICK: 1052 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR: 147 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  exec cycle
  TICK: 1053 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR: 147 | AR: 147 | MEM_AR: 89 | N: 0 | Z: 0
  TICK: 1054 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR: 147 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1055 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR: 147 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  TICK: 1056 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR: 147 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  decode cycle
  TICK: 1057 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR: 147 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  select arg cycle
  TICK: 1058 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR: 147 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  TICK: 1059 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR:  90 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  TICK: 1060 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR:  90 | AR:  90 | MEM_AR: 101 | N: 0 | Z: 0
  TICK: 1061 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR: 101 | AR:  90 | MEM_AR: 101 | N: 0 | Z: 0
  exec cycle
  TICK: 1062 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR:  90 | MEM_AR: 101 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1063 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR:  90 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 109 | INT: False | NEW: False
  TICK: 1064 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR:  90 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 109 | INT: False | NEW: False
  decode cycle
  TICK: 1065 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR:  90 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 109 | INT: False | NEW: False
  select arg cycle
  TICK: 1066 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR:  90 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 109 | INT: False | NEW: False
  exec cycle
  TICK: 1067 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR:  90 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e']' << 'e'
  select arg cycle
  TICK: 1068 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR:  90 | MEM_AR: 101 | N: 0 | Z: 0
  TICK: 1069 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR:  90 | MEM_AR: 101 | N: 0 | Z: 0
  decode cycle
  TICK: 1070 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR:  90 | MEM_AR: 101 | N: 0 | Z: 0
  select arg cycle
  TICK: 1071 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  TICK: 1072 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  16 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  exec cycle
  TICK: 1073 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  16 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1074 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  16 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  TICK: 1075 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  16 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  decode cycle
  TICK: 1076 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  16 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  select arg cycle
  TICK: 1077 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     16     | BR:  16 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  exec cycle
  TICK: 1078 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  16 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1079 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  16 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  TICK: 1080 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  16 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  decode cycle
  TICK: 1081 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  16 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  select arg cycle
  TICK: 1082 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR: 146 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  exec cycle
  TICK: 1083 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR: 146 | AR: 146 | MEM_AR: 16 | N: 0 | Z: 0
  TICK: 1084 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR: 146 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1085 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR: 146 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  TICK: 1086 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR: 146 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  decode cycle
  TICK: 1087 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR: 146 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  select arg cycle
  TICK: 1088 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 1089 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 1090 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 1091 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 1092 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1093 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 1094 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 1095 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 1096 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 1097 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 1098 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 1099 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1100 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 1101 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 1102 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 1103 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  19 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  TICK: 1104 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  90 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  exec cycle
  TICK: 1105 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR:  90 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1106 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR:  90 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  TICK: 1107 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR:  90 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  decode cycle
  TICK: 1108 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR:  90 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  select arg cycle
  TICK: 1109 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     90     | BR:  90 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  exec cycle
  TICK: 1110 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR:  90 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1111 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR:  90 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  TICK: 1112 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR:  90 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  decode cycle
  TICK: 1113 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR:  90 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  select arg cycle
  TICK: 1114 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR: 147 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  exec cycle
  TICK: 1115 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR: 147 | AR: 147 | MEM_AR: 90 | N: 0 | Z: 0
  TICK: 1116 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR: 147 | AR: 147 | MEM_AR: 91 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1117 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR: 147 | AR: 147 | MEM_AR: 91 | N: 0 | Z: 0
  TICK: 1118 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR: 147 | AR: 147 | MEM_AR: 91 | N: 0 | Z: 0
  decode cycle
  TICK: 1119 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR: 147 | AR: 147 | MEM_AR: 91 | N: 0 | Z: 0
  select arg cycle
  TICK: 1120 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR: 147 | AR: 147 | MEM_AR: 91 | N: 0 | Z: 0
  TICK: 1121 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR:  91 | AR: 147 | MEM_AR: 91 | N: 0 | Z: 0
  TICK: 1122 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR:  91 | AR:  91 | MEM_AR: 63 | N: 0 | Z: 0
  TICK: 1123 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     91     | BR:  63 | AR:  91 | MEM_AR: 63 | N: 0 | Z: 0
  exec cycle
  TICK: 1124 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     63     | BR:  63 | AR:  91 | MEM_AR: 63 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1125 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     63     | BR:  63 | AR:  91 | MEM_AR: 63 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: False
  TICK: 1126 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     63     | BR:  63 | AR:  91 | MEM_AR: 63 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: False
  decode cycle
  TICK: 1127 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     63     | BR:  63 | AR:  91 | MEM_AR: 63 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: False
  select arg cycle
  TICK: 1128 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     63     | BR:   3 | AR:  91 | MEM_AR: 63 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: False
  exec cycle
  TICK: 1129 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     63     | BR:   3 | AR:  91 | MEM_AR: 63 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 63  | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?']' << '?'
  select arg cycle
  TICK: 1130 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     63     | BR:   3 | AR:  91 | MEM_AR: 63 | N: 0 | Z: 0
  TICK: 1131 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     63     | BR:   3 | AR:  91 | MEM_AR: 63 | N: 0 | Z: 0
  decode cycle
  TICK: 1132 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     63     | BR:   3 | AR:  91 | MEM_AR: 63 | N: 0 | Z: 0
  select arg cycle
  TICK: 1133 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     63     | BR:   3 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  TICK: 1134 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     63     | BR:  17 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  exec cycle
  TICK: 1135 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  17 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1136 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  17 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  TICK: 1137 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  17 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  decode cycle
  TICK: 1138 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  17 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  select arg cycle
  TICK: 1139 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     17     | BR:  17 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  exec cycle
  TICK: 1140 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  17 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1141 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  17 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  TICK: 1142 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  17 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  decode cycle
  TICK: 1143 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  17 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  select arg cycle
  TICK: 1144 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR: 146 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  exec cycle
  TICK: 1145 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR: 146 | AR: 146 | MEM_AR: 17 | N: 0 | Z: 0
  TICK: 1146 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR: 146 | AR: 146 | MEM_AR: 18 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1147 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR: 146 | AR: 146 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 1148 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR: 146 | AR: 146 | MEM_AR: 18 | N: 0 | Z: 0
  decode cycle
  TICK: 1149 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR: 146 | AR: 146 | MEM_AR: 18 | N: 0 | Z: 0
  select arg cycle
  TICK: 1150 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR: 146 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 1151 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  73 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 1152 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  73 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  TICK: 1153 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 0
  exec cycle
  TICK: 1154 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 1155 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 1
  TICK: 1156 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 1
  decode cycle
  TICK: 1157 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  18 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 1
  select arg cycle
  TICK: 1158 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 1
  exec cycle
  TICK: 1159 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 1160 | PC:  29 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 1
  TICK: 1161 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 1
  decode cycle
  TICK: 1162 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  19 | AR:  73 | MEM_AR: 18 | N: 0 | Z: 1
  select arg cycle
  TICK: 1163 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  19 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 1
  TICK: 1164 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  30 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 1
  exec cycle
  TICK: 1165 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  30 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 1
  TICK: 1166 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  30 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 1167 | PC:  30 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  30 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 1
  TICK: 1168 | PC:  31 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  30 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 1
  decode cycle
  TICK: 1169 | PC:  31 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:  30 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 1
  select arg cycle
  TICK: 1170 | PC:  31 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     18     | BR:   0 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 1
  exec cycle
  TICK: 1171 | PC:  31 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 1172 | PC:  31 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 1
  TICK: 1173 | PC:  32 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 1
  decode cycle
  TICK: 1174 | PC:  32 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 1
  select arg cycle
  TICK: 1175 | PC:  32 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 1
  exec cycle
  TICK: 1176 | PC:  32 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 18 | N: 0 | Z: 1
  TICK: 1177 | PC:  32 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 1178 | PC:  32 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  TICK: 1179 | PC:  33 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  decode cycle
  TICK: 1180 | PC:  33 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  select arg cycle
  TICK: 1181 | PC:  33 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  exec cycle
  TICK: 1182 | PC:  33 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1183 | PC:  33 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 1184 | PC:  34 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  decode cycle
  TICK: 1185 | PC:  34 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  select arg cycle
  TICK: 1186 | PC:  34 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK: 1187 | PC:  34 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1188 | PC:  34 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 1189 | PC:  35 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  decode cycle
  TICK: 1190 | PC:  35 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  select arg cycle
  TICK: 1191 | PC:  35 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 145 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK: 1192 | PC:  35 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 145 | AR: 145 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 1193 | PC:  35 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 145 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1194 | PC:  35 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 145 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA:  0  | INT: False | NEW: False
  TICK: 1195 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 145 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA:  0  | INT: False | NEW: False
  decode cycle
  TICK: 1196 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 145 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA:  0  | INT: False | NEW: False
  select arg cycle
  TICK: 1197 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR:  13 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA:  0  | INT: False | NEW: False
  exec cycle
  TICK: 1198 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  13 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 65  | INT: False | NEW: False
  int cycle
  select arg cycle
  TICK: 1199 | PC:  36 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  13 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  TICK: 1200 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  13 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  decode cycle
  TICK: 1201 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  13 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  select arg cycle
  TICK: 1202 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  13 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 0
  TICK: 1203 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 0
  exec cycle
  TICK: 1204 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1205 | PC:  37 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  TICK: 1206 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  decode cycle
  TICK: 1207 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  select arg cycle
  TICK: 1208 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  exec cycle
  TICK: 1209 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1210 | PC:  38 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  TICK: 1211 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  decode cycle
  TICK: 1212 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  select arg cycle
  TICK: 1213 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  46 | AR: 145 | MEM_AR: 103 | N: 1 | Z: 0
  TICK: 1214 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR: 103 | AR: 145 | MEM_AR: 103 | N: 1 | Z: 0
  exec cycle
  TICK: 1215 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR: 103 | AR: 103 | MEM_AR: 0 | N: 1 | Z: 0
  TICK: 1216 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR: 103 | AR: 103 | MEM_AR: 65 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1217 | PC:  39 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR: 103 | AR: 103 | MEM_AR: 65 | N: 1 | Z: 0
  TICK: 1218 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR: 103 | AR: 103 | MEM_AR: 65 | N: 1 | Z: 0
  decode cycle
  TICK: 1219 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR: 103 | AR: 103 | MEM_AR: 65 | N: 1 | Z: 0
  select arg cycle
  TICK: 1220 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR: 103 | AR: 145 | MEM_AR: 103 | N: 1 | Z: 0
  TICK: 1221 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR: 103 | AR: 145 | MEM_AR: 103 | N: 1 | Z: 0
  exec cycle
  TICK: 1222 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 103 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1223 | PC:  40 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 103 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  TICK: 1224 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 103 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  decode cycle
  TICK: 1225 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 103 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  select arg cycle
  TICK: 1226 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 103 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  exec cycle
  TICK: 1227 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 103 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1228 | PC:  41 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 103 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  TICK: 1229 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 103 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  decode cycle
  TICK: 1230 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 103 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  select arg cycle
  TICK: 1231 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 145 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  exec cycle
  TICK: 1232 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 145 | AR: 145 | MEM_AR: 103 | N: 0 | Z: 0
  TICK: 1233 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 145 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1234 | PC:  42 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 145 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  TICK: 1235 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 145 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  decode cycle
  TICK: 1236 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 145 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  select arg cycle
  TICK: 1237 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 145 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 1238 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR:   0 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK: 1239 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 1240 | PC:  43 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 1
  TICK: 1241 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 1
  decode cycle
  TICK: 1242 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 1
  select arg cycle
  TICK: 1243 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 1
  exec cycle
  TICK: 1244 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1245 | PC:  44 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 1246 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 0
  decode cycle
  TICK: 1247 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 0
  select arg cycle
  TICK: 1248 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 144 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK: 1249 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 144 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 1250 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 144 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1251 | PC:  45 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 144 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 1252 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 144 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK: 1253 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 144 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK: 1254 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  35 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 1255 | PC:  35 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  35 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 1256 | PC:  35 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  35 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1257 | PC:  35 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  35 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 65  | INT: False | NEW: False
  TICK: 1258 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  35 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 65  | INT: False | NEW: False
  decode cycle
  TICK: 1259 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  35 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 65  | INT: False | NEW: False
  select arg cycle
  TICK: 1260 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  13 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 65  | INT: False | NEW: False
  exec cycle
  TICK: 1261 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  13 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 108 | INT: False | NEW: False
  int cycle
  select arg cycle
  TICK: 1262 | PC:  36 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  13 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 1263 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  13 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK: 1264 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  13 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK: 1265 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  13 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 0
  TICK: 1266 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 0
  exec cycle
  TICK: 1267 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1268 | PC:  37 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  TICK: 1269 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  decode cycle
  TICK: 1270 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  select arg cycle
  TICK: 1271 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  exec cycle
  TICK: 1272 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1273 | PC:  38 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  TICK: 1274 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  decode cycle
  TICK: 1275 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  select arg cycle
  TICK: 1276 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:  46 | AR: 145 | MEM_AR: 104 | N: 1 | Z: 0
  TICK: 1277 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 104 | AR: 145 | MEM_AR: 104 | N: 1 | Z: 0
  exec cycle
  TICK: 1278 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 104 | AR: 104 | MEM_AR: 0 | N: 1 | Z: 0
  TICK: 1279 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 104 | AR: 104 | MEM_AR: 108 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1280 | PC:  39 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 104 | AR: 104 | MEM_AR: 108 | N: 1 | Z: 0
  TICK: 1281 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 104 | AR: 104 | MEM_AR: 108 | N: 1 | Z: 0
  decode cycle
  TICK: 1282 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 104 | AR: 104 | MEM_AR: 108 | N: 1 | Z: 0
  select arg cycle
  TICK: 1283 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 104 | AR: 145 | MEM_AR: 104 | N: 1 | Z: 0
  TICK: 1284 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 104 | AR: 145 | MEM_AR: 104 | N: 1 | Z: 0
  exec cycle
  TICK: 1285 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1286 | PC:  40 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  TICK: 1287 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  decode cycle
  TICK: 1288 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  select arg cycle
  TICK: 1289 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  exec cycle
  TICK: 1290 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 104 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1291 | PC:  41 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 104 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  TICK: 1292 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 104 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  decode cycle
  TICK: 1293 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 104 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  select arg cycle
  TICK: 1294 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 145 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  exec cycle
  TICK: 1295 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 145 | AR: 145 | MEM_AR: 104 | N: 0 | Z: 0
  TICK: 1296 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 145 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1297 | PC:  42 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 145 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 1298 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 145 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  decode cycle
  TICK: 1299 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 145 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  select arg cycle
  TICK: 1300 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 145 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 1301 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   1 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 1302 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1303 | PC:  43 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 1304 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK: 1305 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK: 1306 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 1307 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1308 | PC:  44 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 1309 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK: 1310 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK: 1311 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 144 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 1312 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 144 | AR: 144 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 1313 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 144 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1314 | PC:  45 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 144 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 1315 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 144 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  decode cycle
  TICK: 1316 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 144 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  select arg cycle
  TICK: 1317 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  35 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  exec cycle
  TICK: 1318 | PC:  35 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  35 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 1319 | PC:  35 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  35 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1320 | PC:  35 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  35 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 108 | INT: False | NEW: False
  TICK: 1321 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  35 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 108 | INT: False | NEW: False
  decode cycle
  TICK: 1322 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  35 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 108 | INT: False | NEW: False
  select arg cycle
  TICK: 1323 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  13 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 108 | INT: False | NEW: False
  exec cycle
  TICK: 1324 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  13 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 105 | INT: False | NEW: False
  int cycle
  select arg cycle
  TICK: 1325 | PC:  36 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  13 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 1326 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  13 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  decode cycle
  TICK: 1327 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  13 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  select arg cycle
  TICK: 1328 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  13 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 0
  TICK: 1329 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 0
  exec cycle
  TICK: 1330 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1331 | PC:  37 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  TICK: 1332 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  decode cycle
  TICK: 1333 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  select arg cycle
  TICK: 1334 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  exec cycle
  TICK: 1335 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1336 | PC:  38 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  TICK: 1337 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  decode cycle
  TICK: 1338 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  select arg cycle
  TICK: 1339 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:  46 | AR: 145 | MEM_AR: 105 | N: 1 | Z: 0
  TICK: 1340 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 145 | MEM_AR: 105 | N: 1 | Z: 0
  exec cycle
  TICK: 1341 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 105 | MEM_AR: 0 | N: 1 | Z: 0
  TICK: 1342 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 105 | MEM_AR: 105 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1343 | PC:  39 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 105 | MEM_AR: 105 | N: 1 | Z: 0
  TICK: 1344 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 105 | MEM_AR: 105 | N: 1 | Z: 0
  decode cycle
  TICK: 1345 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 105 | MEM_AR: 105 | N: 1 | Z: 0
  select arg cycle
  TICK: 1346 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 145 | MEM_AR: 105 | N: 1 | Z: 0
  TICK: 1347 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 145 | MEM_AR: 105 | N: 1 | Z: 0
  exec cycle
  TICK: 1348 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1349 | PC:  40 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 1350 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  decode cycle
  TICK: 1351 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  select arg cycle
  TICK: 1352 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  exec cycle
  TICK: 1353 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 105 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1354 | PC:  41 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 105 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 1355 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 105 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  decode cycle
  TICK: 1356 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 105 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  select arg cycle
  TICK: 1357 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 145 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  exec cycle
  TICK: 1358 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 145 | AR: 145 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 1359 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 145 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1360 | PC:  42 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 145 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  TICK: 1361 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 145 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  decode cycle
  TICK: 1362 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 145 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  select arg cycle
  TICK: 1363 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 145 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 1364 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR:   2 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  exec cycle
  TICK: 1365 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1366 | PC:  43 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 1367 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  decode cycle
  TICK: 1368 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  select arg cycle
  TICK: 1369 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  exec cycle
  TICK: 1370 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1371 | PC:  44 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 1372 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  decode cycle
  TICK: 1373 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  select arg cycle
  TICK: 1374 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 144 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  exec cycle
  TICK: 1375 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 144 | AR: 144 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 1376 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 144 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1377 | PC:  45 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 144 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 1378 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 144 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  decode cycle
  TICK: 1379 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 144 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  select arg cycle
  TICK: 1380 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  35 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  exec cycle
  TICK: 1381 | PC:  35 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  35 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 1382 | PC:  35 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  35 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1383 | PC:  35 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  35 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 105 | INT: False | NEW: False
  TICK: 1384 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  35 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 105 | INT: False | NEW: False
  decode cycle
  TICK: 1385 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  35 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 105 | INT: False | NEW: False
  select arg cycle
  TICK: 1386 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  13 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 105 | INT: False | NEW: False
  exec cycle
  TICK: 1387 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  13 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 99  | INT: False | NEW: False
  int cycle
  select arg cycle
  TICK: 1388 | PC:  36 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  13 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 1389 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  13 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  decode cycle
  TICK: 1390 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  13 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  select arg cycle
  TICK: 1391 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  13 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 0
  TICK: 1392 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 0
  exec cycle
  TICK: 1393 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1394 | PC:  37 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  TICK: 1395 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  decode cycle
  TICK: 1396 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  select arg cycle
  TICK: 1397 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  exec cycle
  TICK: 1398 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1399 | PC:  38 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  TICK: 1400 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  decode cycle
  TICK: 1401 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  select arg cycle
  TICK: 1402 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  46 | AR: 145 | MEM_AR: 106 | N: 1 | Z: 0
  TICK: 1403 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 106 | AR: 145 | MEM_AR: 106 | N: 1 | Z: 0
  exec cycle
  TICK: 1404 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 106 | AR: 106 | MEM_AR: 0 | N: 1 | Z: 0
  TICK: 1405 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 106 | AR: 106 | MEM_AR: 99 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1406 | PC:  39 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 106 | AR: 106 | MEM_AR: 99 | N: 1 | Z: 0
  TICK: 1407 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 106 | AR: 106 | MEM_AR: 99 | N: 1 | Z: 0
  decode cycle
  TICK: 1408 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 106 | AR: 106 | MEM_AR: 99 | N: 1 | Z: 0
  select arg cycle
  TICK: 1409 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 106 | AR: 145 | MEM_AR: 106 | N: 1 | Z: 0
  TICK: 1410 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 106 | AR: 145 | MEM_AR: 106 | N: 1 | Z: 0
  exec cycle
  TICK: 1411 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 106 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1412 | PC:  40 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 106 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  TICK: 1413 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 106 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  decode cycle
  TICK: 1414 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 106 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  select arg cycle
  TICK: 1415 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 106 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  exec cycle
  TICK: 1416 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 106 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1417 | PC:  41 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 106 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  TICK: 1418 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 106 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  decode cycle
  TICK: 1419 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 106 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  select arg cycle
  TICK: 1420 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 145 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  exec cycle
  TICK: 1421 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 145 | AR: 145 | MEM_AR: 106 | N: 0 | Z: 0
  TICK: 1422 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 145 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1423 | PC:  42 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 145 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  TICK: 1424 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 145 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  decode cycle
  TICK: 1425 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 145 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  select arg cycle
  TICK: 1426 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 145 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 1427 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR:   3 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  exec cycle
  TICK: 1428 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1429 | PC:  43 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 1430 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  decode cycle
  TICK: 1431 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  select arg cycle
  TICK: 1432 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  exec cycle
  TICK: 1433 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1434 | PC:  44 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 1435 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  decode cycle
  TICK: 1436 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  select arg cycle
  TICK: 1437 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 144 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  exec cycle
  TICK: 1438 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 144 | AR: 144 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 1439 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 144 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1440 | PC:  45 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 144 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 1441 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 144 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  decode cycle
  TICK: 1442 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 144 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  select arg cycle
  TICK: 1443 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  35 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  exec cycle
  TICK: 1444 | PC:  35 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  35 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 1445 | PC:  35 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  35 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1446 | PC:  35 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  35 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 99  | INT: False | NEW: False
  TICK: 1447 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  35 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 99  | INT: False | NEW: False
  decode cycle
  TICK: 1448 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  35 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 99  | INT: False | NEW: False
  select arg cycle
  TICK: 1449 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  13 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 99  | INT: False | NEW: False
  exec cycle
  TICK: 1450 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  13 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 101 | INT: False | NEW: False
  int cycle
  select arg cycle
  TICK: 1451 | PC:  36 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  13 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 1452 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  13 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  decode cycle
  TICK: 1453 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  13 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  select arg cycle
  TICK: 1454 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  13 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 0
  TICK: 1455 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 0
  exec cycle
  TICK: 1456 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1457 | PC:  37 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  TICK: 1458 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  decode cycle
  TICK: 1459 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  select arg cycle
  TICK: 1460 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  exec cycle
  TICK: 1461 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1462 | PC:  38 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  TICK: 1463 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  decode cycle
  TICK: 1464 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 1 | Z: 0
  select arg cycle
  TICK: 1465 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  46 | AR: 145 | MEM_AR: 107 | N: 1 | Z: 0
  TICK: 1466 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 107 | AR: 145 | MEM_AR: 107 | N: 1 | Z: 0
  exec cycle
  TICK: 1467 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 107 | AR: 107 | MEM_AR: 0 | N: 1 | Z: 0
  TICK: 1468 | PC:  39 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 107 | AR: 107 | MEM_AR: 101 | N: 1 | Z: 0
  int cycle
  select arg cycle
  TICK: 1469 | PC:  39 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 107 | AR: 107 | MEM_AR: 101 | N: 1 | Z: 0
  TICK: 1470 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 107 | AR: 107 | MEM_AR: 101 | N: 1 | Z: 0
  decode cycle
  TICK: 1471 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 107 | AR: 107 | MEM_AR: 101 | N: 1 | Z: 0
  select arg cycle
  TICK: 1472 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 107 | AR: 145 | MEM_AR: 107 | N: 1 | Z: 0
  TICK: 1473 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 107 | AR: 145 | MEM_AR: 107 | N: 1 | Z: 0
  exec cycle
  TICK: 1474 | PC:  40 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 107 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1475 | PC:  40 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 107 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  TICK: 1476 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 107 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  decode cycle
  TICK: 1477 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 107 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  select arg cycle
  TICK: 1478 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 107 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  exec cycle
  TICK: 1479 | PC:  41 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 107 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1480 | PC:  41 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 107 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  TICK: 1481 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 107 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  decode cycle
  TICK: 1482 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 107 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  select arg cycle
  TICK: 1483 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 145 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  exec cycle
  TICK: 1484 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 145 | AR: 145 | MEM_AR: 107 | N: 0 | Z: 0
  TICK: 1485 | PC:  42 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 145 | AR: 145 | MEM_AR: 108 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1486 | PC:  42 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 145 | AR: 145 | MEM_AR: 108 | N: 0 | Z: 0
  TICK: 1487 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 145 | AR: 145 | MEM_AR: 108 | N: 0 | Z: 0
  decode cycle
  TICK: 1488 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 145 | AR: 145 | MEM_AR: 108 | N: 0 | Z: 0
  select arg cycle
  TICK: 1489 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 145 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 1490 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   4 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  exec cycle
  TICK: 1491 | PC:  43 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1492 | PC:  43 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 1493 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  decode cycle
  TICK: 1494 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  select arg cycle
  TICK: 1495 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  exec cycle
  TICK: 1496 | PC:  44 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1497 | PC:  44 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 1498 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  decode cycle
  TICK: 1499 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  select arg cycle
  TICK: 1500 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 144 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  exec cycle
  TICK: 1501 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 144 | AR: 144 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 1502 | PC:  45 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 144 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1503 | PC:  45 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 144 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 1504 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 144 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 1505 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 144 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 1506 | PC:  46 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  35 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 1507 | PC:  35 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  35 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 1508 | PC:  35 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  35 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1509 | PC:  35 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  35 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 101 | INT: False | NEW: False
  TICK: 1510 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  35 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 101 | INT: False | NEW: False
  decode cycle
  TICK: 1511 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  35 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 101 | INT: False | NEW: False
  select arg cycle
  TICK: 1512 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  13 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 101 | INT: False | NEW: False
  exec cycle
  TICK: 1513 | PC:  36 | IR: '   input   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  13 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
    Dev: 7 | Port: 13 | DATA: 10  | INT: False | NEW: False
  int cycle
  select arg cycle
  TICK: 1514 | PC:  36 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  13 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 1515 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  13 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 1516 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  13 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 1517 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  13 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 0
  TICK: 1518 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 0
  exec cycle
  TICK: 1519 | PC:  37 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 1520 | PC:  37 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 1
  TICK: 1521 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 1
  decode cycle
  TICK: 1522 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  10 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 1
  select arg cycle
  TICK: 1523 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 1
  exec cycle
  TICK: 1524 | PC:  38 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 1
  TICK: 1525 | PC:  46 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 1
  TICK: 1526 | PC:  46 | IR: ' jump zero ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 1527 | PC:  46 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 1
  TICK: 1528 | PC:  47 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 1
  decode cycle
  TICK: 1529 | PC:  47 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  46 | AR: 143 | MEM_AR: 10 | N: 0 | Z: 1
  select arg cycle
  TICK: 1530 | PC:  47 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:  46 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 1
  TICK: 1531 | PC:  47 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     10     | BR:   5 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 1
  exec cycle
  TICK: 1532 | PC:  47 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1533 | PC:  47 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 1534 | PC:  48 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 1535 | PC:  48 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 1536 | PC:  48 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 102 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 1537 | PC:  48 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 102 | AR: 102 | MEM_AR: 40 | N: 0 | Z: 0
  TICK: 1538 | PC:  48 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 102 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1539 | PC:  48 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 102 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 1540 | PC:  49 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 102 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 1541 | PC:  49 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 102 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 1542 | PC:  49 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   0 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 1543 | PC:  49 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 1544 | PC:  49 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  TICK: 1545 | PC:  50 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  decode cycle
  TICK: 1546 | PC:  50 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  select arg cycle
  TICK: 1547 | PC:  50 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 144 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  exec cycle
  TICK: 1548 | PC:  50 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 144 | AR: 144 | MEM_AR: 5 | N: 0 | Z: 1
  TICK: 1549 | PC:  50 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 144 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 1550 | PC:  50 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 144 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 1
  TICK: 1551 | PC:  51 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 144 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 1
  decode cycle
  TICK: 1552 | PC:  51 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 144 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 1
  select arg cycle
  TICK: 1553 | PC:  51 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:  92 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 1
  exec cycle
  TICK: 1554 | PC:  51 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR:  92 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1555 | PC:  51 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR:  92 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 1556 | PC:  52 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR:  92 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 0
  decode cycle
  TICK: 1557 | PC:  52 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR:  92 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 0
  select arg cycle
  TICK: 1558 | PC:  52 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR: 147 | AR: 144 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK: 1559 | PC:  52 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR: 147 | AR: 147 | MEM_AR: 91 | N: 0 | Z: 0
  TICK: 1560 | PC:  52 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR: 147 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1561 | PC:  52 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR: 147 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1562 | PC:  53 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR: 147 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  decode cycle
  TICK: 1563 | PC:  53 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR: 147 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  select arg cycle
  TICK: 1564 | PC:  53 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR: 148 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  exec cycle
  TICK: 1565 | PC:  53 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR: 148 | AR: 148 | MEM_AR: 73 | N: 0 | Z: 0
  TICK: 1566 | PC:  53 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR: 148 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1567 | PC:  53 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR: 148 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1568 | PC:  54 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR: 148 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  decode cycle
  TICK: 1569 | PC:  54 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR: 148 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  select arg cycle
  TICK: 1570 | PC:  54 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR:  56 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  exec cycle
  TICK: 1571 | PC:  54 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR:  56 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1572 | PC:  54 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR:  56 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1573 | PC:  55 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR:  56 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  decode cycle
  TICK: 1574 | PC:  55 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR:  56 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  select arg cycle
  TICK: 1575 | PC:  55 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR: 149 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  exec cycle
  TICK: 1576 | PC:  55 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR: 149 | AR: 149 | MEM_AR: 30 | N: 0 | Z: 0
  TICK: 1577 | PC:  55 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR: 149 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1578 | PC:  55 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR: 149 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 0
  TICK: 1579 | PC:  56 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR: 149 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 0
  decode cycle
  TICK: 1580 | PC:  56 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR: 149 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 0
  select arg cycle
  TICK: 1581 | PC:  56 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR:  19 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 0
  exec cycle
  TICK: 1582 | PC:  19 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR:  19 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 0
  TICK: 1583 | PC:  19 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR:  19 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1584 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR:  19 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 0
  TICK: 1585 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR:  19 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 0
  decode cycle
  TICK: 1586 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR:  19 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 0
  select arg cycle
  TICK: 1587 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR:  19 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1588 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     56     | BR:  92 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  exec cycle
  TICK: 1589 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR:  92 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1590 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR:  92 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1591 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR:  92 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  decode cycle
  TICK: 1592 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR:  92 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  select arg cycle
  TICK: 1593 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     92     | BR:  92 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  exec cycle
  TICK: 1594 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR:  92 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1595 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR:  92 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1596 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR:  92 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  decode cycle
  TICK: 1597 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR:  92 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  select arg cycle
  TICK: 1598 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR: 147 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  exec cycle
  TICK: 1599 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR: 147 | AR: 147 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1600 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR: 147 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1601 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR: 147 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  TICK: 1602 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR: 147 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  decode cycle
  TICK: 1603 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR: 147 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  select arg cycle
  TICK: 1604 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR: 147 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  TICK: 1605 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR:  93 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  TICK: 1606 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR:  93 | AR:  93 | MEM_AR: 72 | N: 0 | Z: 0
  TICK: 1607 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR:  72 | AR:  93 | MEM_AR: 72 | N: 0 | Z: 0
  exec cycle
  TICK: 1608 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  72 | AR:  93 | MEM_AR: 72 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1609 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  72 | AR:  93 | MEM_AR: 72 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 63  | INT: False | NEW: False
  TICK: 1610 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  72 | AR:  93 | MEM_AR: 72 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 63  | INT: False | NEW: False
  decode cycle
  TICK: 1611 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  72 | AR:  93 | MEM_AR: 72 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 63  | INT: False | NEW: False
  select arg cycle
  TICK: 1612 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:   3 | AR:  93 | MEM_AR: 72 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 63  | INT: False | NEW: False
  exec cycle
  TICK: 1613 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:   3 | AR:  93 | MEM_AR: 72 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 72  | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?', 'H']' << 'H'
  select arg cycle
  TICK: 1614 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:   3 | AR:  93 | MEM_AR: 72 | N: 0 | Z: 0
  TICK: 1615 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:   3 | AR:  93 | MEM_AR: 72 | N: 0 | Z: 0
  decode cycle
  TICK: 1616 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:   3 | AR:  93 | MEM_AR: 72 | N: 0 | Z: 0
  select arg cycle
  TICK: 1617 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:   3 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 1618 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK: 1619 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 1620 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  TICK: 1621 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  decode cycle
  TICK: 1622 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  select arg cycle
  TICK: 1623 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  exec cycle
  TICK: 1624 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1625 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 1626 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  decode cycle
  TICK: 1627 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  select arg cycle
  TICK: 1628 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK: 1629 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 1630 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1631 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 1632 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK: 1633 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK: 1634 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1635 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  92 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1636 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  92 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1637 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 1638 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1639 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1640 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 1641 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 1642 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 1643 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1644 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1645 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1646 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1647 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 1648 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 1649 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  TICK: 1650 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  93 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  exec cycle
  TICK: 1651 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR:  93 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1652 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR:  93 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  TICK: 1653 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR:  93 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  decode cycle
  TICK: 1654 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR:  93 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  select arg cycle
  TICK: 1655 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     93     | BR:  93 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  exec cycle
  TICK: 1656 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR:  93 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1657 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR:  93 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  TICK: 1658 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR:  93 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  decode cycle
  TICK: 1659 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR:  93 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  select arg cycle
  TICK: 1660 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR: 147 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  exec cycle
  TICK: 1661 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR: 147 | AR: 147 | MEM_AR: 93 | N: 0 | Z: 0
  TICK: 1662 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR: 147 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1663 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR: 147 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  TICK: 1664 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR: 147 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  decode cycle
  TICK: 1665 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR: 147 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  select arg cycle
  TICK: 1666 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR: 147 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  TICK: 1667 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR:  94 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  TICK: 1668 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR:  94 | AR:  94 | MEM_AR: 101 | N: 0 | Z: 0
  TICK: 1669 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR: 101 | AR:  94 | MEM_AR: 101 | N: 0 | Z: 0
  exec cycle
  TICK: 1670 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR:  94 | MEM_AR: 101 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1671 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR:  94 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 72  | INT: False | NEW: False
  TICK: 1672 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR:  94 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 72  | INT: False | NEW: False
  decode cycle
  TICK: 1673 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR:  94 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 72  | INT: False | NEW: False
  select arg cycle
  TICK: 1674 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR:  94 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 72  | INT: False | NEW: False
  exec cycle
  TICK: 1675 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR:  94 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?', 'H', 'e']' << 'e'
  select arg cycle
  TICK: 1676 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR:  94 | MEM_AR: 101 | N: 0 | Z: 0
  TICK: 1677 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR:  94 | MEM_AR: 101 | N: 0 | Z: 0
  decode cycle
  TICK: 1678 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR:  94 | MEM_AR: 101 | N: 0 | Z: 0
  select arg cycle
  TICK: 1679 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 1680 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 1681 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1682 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 1683 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK: 1684 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK: 1685 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 1686 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1687 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 1688 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK: 1689 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK: 1690 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 1691 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 1692 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1693 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 1694 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  decode cycle
  TICK: 1695 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  select arg cycle
  TICK: 1696 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1697 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  92 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1698 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  92 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1699 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 1700 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1701 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1702 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 1703 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 1704 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 1705 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1706 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1707 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1708 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1709 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 1710 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 1711 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  TICK: 1712 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  94 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  exec cycle
  TICK: 1713 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR:  94 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1714 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR:  94 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  TICK: 1715 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR:  94 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  decode cycle
  TICK: 1716 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR:  94 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  select arg cycle
  TICK: 1717 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     94     | BR:  94 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  exec cycle
  TICK: 1718 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR:  94 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1719 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR:  94 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  TICK: 1720 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR:  94 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  decode cycle
  TICK: 1721 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR:  94 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  select arg cycle
  TICK: 1722 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR: 147 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  exec cycle
  TICK: 1723 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR: 147 | AR: 147 | MEM_AR: 94 | N: 0 | Z: 0
  TICK: 1724 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR: 147 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1725 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR: 147 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  TICK: 1726 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR: 147 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  decode cycle
  TICK: 1727 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR: 147 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  select arg cycle
  TICK: 1728 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR: 147 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  TICK: 1729 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR:  95 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  TICK: 1730 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR:  95 | AR:  95 | MEM_AR: 108 | N: 0 | Z: 0
  TICK: 1731 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR: 108 | AR:  95 | MEM_AR: 108 | N: 0 | Z: 0
  exec cycle
  TICK: 1732 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 108 | AR:  95 | MEM_AR: 108 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1733 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 108 | AR:  95 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: False
  TICK: 1734 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 108 | AR:  95 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: False
  decode cycle
  TICK: 1735 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 108 | AR:  95 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: False
  select arg cycle
  TICK: 1736 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR:  95 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: False
  exec cycle
  TICK: 1737 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR:  95 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?', 'H', 'e', 'l']' << 'l'
  select arg cycle
  TICK: 1738 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR:  95 | MEM_AR: 108 | N: 0 | Z: 0
  TICK: 1739 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR:  95 | MEM_AR: 108 | N: 0 | Z: 0
  decode cycle
  TICK: 1740 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR:  95 | MEM_AR: 108 | N: 0 | Z: 0
  select arg cycle
  TICK: 1741 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 1742 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  exec cycle
  TICK: 1743 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1744 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 1745 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  decode cycle
  TICK: 1746 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  select arg cycle
  TICK: 1747 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  exec cycle
  TICK: 1748 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1749 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 1750 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  decode cycle
  TICK: 1751 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  select arg cycle
  TICK: 1752 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  exec cycle
  TICK: 1753 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 1754 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1755 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 1756 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  decode cycle
  TICK: 1757 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  select arg cycle
  TICK: 1758 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1759 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  92 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1760 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  92 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1761 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 1762 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1763 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1764 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 1765 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 1766 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 1767 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1768 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1769 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1770 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1771 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 1772 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 1773 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  TICK: 1774 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  95 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  exec cycle
  TICK: 1775 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR:  95 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1776 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR:  95 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  TICK: 1777 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR:  95 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  decode cycle
  TICK: 1778 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR:  95 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  select arg cycle
  TICK: 1779 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     95     | BR:  95 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  exec cycle
  TICK: 1780 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR:  95 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1781 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR:  95 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  TICK: 1782 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR:  95 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  decode cycle
  TICK: 1783 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR:  95 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  select arg cycle
  TICK: 1784 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR: 147 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  exec cycle
  TICK: 1785 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR: 147 | AR: 147 | MEM_AR: 95 | N: 0 | Z: 0
  TICK: 1786 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR: 147 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1787 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR: 147 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  TICK: 1788 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR: 147 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  decode cycle
  TICK: 1789 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR: 147 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  select arg cycle
  TICK: 1790 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR: 147 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  TICK: 1791 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR:  96 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  TICK: 1792 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR:  96 | AR:  96 | MEM_AR: 108 | N: 0 | Z: 0
  TICK: 1793 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR: 108 | AR:  96 | MEM_AR: 108 | N: 0 | Z: 0
  exec cycle
  TICK: 1794 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 108 | AR:  96 | MEM_AR: 108 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1795 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 108 | AR:  96 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: False
  TICK: 1796 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 108 | AR:  96 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: False
  decode cycle
  TICK: 1797 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 108 | AR:  96 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: False
  select arg cycle
  TICK: 1798 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR:  96 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: False
  exec cycle
  TICK: 1799 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR:  96 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?', 'H', 'e', 'l', 'l']' << 'l'
  select arg cycle
  TICK: 1800 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR:  96 | MEM_AR: 108 | N: 0 | Z: 0
  TICK: 1801 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR:  96 | MEM_AR: 108 | N: 0 | Z: 0
  decode cycle
  TICK: 1802 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR:  96 | MEM_AR: 108 | N: 0 | Z: 0
  select arg cycle
  TICK: 1803 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 1804 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  exec cycle
  TICK: 1805 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1806 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 1807 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  decode cycle
  TICK: 1808 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  select arg cycle
  TICK: 1809 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  exec cycle
  TICK: 1810 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1811 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 1812 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  decode cycle
  TICK: 1813 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  select arg cycle
  TICK: 1814 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  exec cycle
  TICK: 1815 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 1816 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1817 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 1818 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  decode cycle
  TICK: 1819 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  select arg cycle
  TICK: 1820 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1821 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  92 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1822 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  92 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1823 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 1824 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1825 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1826 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 1827 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 1828 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 1829 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1830 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1831 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1832 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1833 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 1834 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 1835 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  TICK: 1836 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  96 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  exec cycle
  TICK: 1837 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR:  96 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1838 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR:  96 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  TICK: 1839 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR:  96 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  decode cycle
  TICK: 1840 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR:  96 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  select arg cycle
  TICK: 1841 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     96     | BR:  96 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  exec cycle
  TICK: 1842 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  96 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1843 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  96 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  TICK: 1844 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  96 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  decode cycle
  TICK: 1845 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  96 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  select arg cycle
  TICK: 1846 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR: 147 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  exec cycle
  TICK: 1847 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR: 147 | AR: 147 | MEM_AR: 96 | N: 0 | Z: 0
  TICK: 1848 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR: 147 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1849 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR: 147 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  TICK: 1850 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR: 147 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  decode cycle
  TICK: 1851 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR: 147 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  select arg cycle
  TICK: 1852 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR: 147 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  TICK: 1853 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  TICK: 1854 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR:  97 | MEM_AR: 111 | N: 0 | Z: 0
  TICK: 1855 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR: 111 | AR:  97 | MEM_AR: 111 | N: 0 | Z: 0
  exec cycle
  TICK: 1856 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR: 111 | AR:  97 | MEM_AR: 111 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1857 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR: 111 | AR:  97 | MEM_AR: 111 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: False
  TICK: 1858 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR: 111 | AR:  97 | MEM_AR: 111 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: False
  decode cycle
  TICK: 1859 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR: 111 | AR:  97 | MEM_AR: 111 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: False
  select arg cycle
  TICK: 1860 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   3 | AR:  97 | MEM_AR: 111 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: False
  exec cycle
  TICK: 1861 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   3 | AR:  97 | MEM_AR: 111 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 111 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?', 'H', 'e', 'l', 'l', 'o']' << 'o'
  select arg cycle
  TICK: 1862 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   3 | AR:  97 | MEM_AR: 111 | N: 0 | Z: 0
  TICK: 1863 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   3 | AR:  97 | MEM_AR: 111 | N: 0 | Z: 0
  decode cycle
  TICK: 1864 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   3 | AR:  97 | MEM_AR: 111 | N: 0 | Z: 0
  select arg cycle
  TICK: 1865 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   3 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 1866 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    111     | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  exec cycle
  TICK: 1867 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1868 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 1869 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  decode cycle
  TICK: 1870 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  select arg cycle
  TICK: 1871 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  exec cycle
  TICK: 1872 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1873 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 1874 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  decode cycle
  TICK: 1875 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  select arg cycle
  TICK: 1876 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  exec cycle
  TICK: 1877 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 1878 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1879 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 1880 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 1881 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 1882 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1883 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  92 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1884 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  92 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1885 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 1886 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1887 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1888 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 1889 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 1890 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 1891 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1892 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1893 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1894 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1895 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 1896 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 1897 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  TICK: 1898 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  97 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  exec cycle
  TICK: 1899 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1900 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  TICK: 1901 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  decode cycle
  TICK: 1902 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  select arg cycle
  TICK: 1903 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     97     | BR:  97 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  exec cycle
  TICK: 1904 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR:  97 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1905 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR:  97 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  TICK: 1906 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR:  97 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  decode cycle
  TICK: 1907 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR:  97 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  select arg cycle
  TICK: 1908 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR: 147 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  exec cycle
  TICK: 1909 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR: 147 | AR: 147 | MEM_AR: 97 | N: 0 | Z: 0
  TICK: 1910 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR: 147 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1911 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR: 147 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  TICK: 1912 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR: 147 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  decode cycle
  TICK: 1913 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR: 147 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  select arg cycle
  TICK: 1914 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR: 147 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  TICK: 1915 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR:  98 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  TICK: 1916 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR:  98 | AR:  98 | MEM_AR: 32 | N: 0 | Z: 0
  TICK: 1917 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR:  32 | AR:  98 | MEM_AR: 32 | N: 0 | Z: 0
  exec cycle
  TICK: 1918 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  98 | MEM_AR: 32 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1919 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  98 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 111 | INT: False | NEW: False
  TICK: 1920 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  98 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 111 | INT: False | NEW: False
  decode cycle
  TICK: 1921 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:  32 | AR:  98 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 111 | INT: False | NEW: False
  select arg cycle
  TICK: 1922 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  98 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 111 | INT: False | NEW: False
  exec cycle
  TICK: 1923 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  98 | MEM_AR: 32 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?', 'H', 'e', 'l', 'l', 'o', ' ']' << ' '
  select arg cycle
  TICK: 1924 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  98 | MEM_AR: 32 | N: 0 | Z: 0
  TICK: 1925 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  98 | MEM_AR: 32 | N: 0 | Z: 0
  decode cycle
  TICK: 1926 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR:  98 | MEM_AR: 32 | N: 0 | Z: 0
  select arg cycle
  TICK: 1927 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   3 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 1928 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     32     | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 1929 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1930 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 1931 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 1932 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 1933 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 1934 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1935 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 1936 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 1937 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   5 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 1938 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 1939 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 1940 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1941 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  TICK: 1942 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  decode cycle
  TICK: 1943 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  select arg cycle
  TICK: 1944 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR: 146 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1945 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  92 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 1946 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  92 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1947 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 1948 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1949 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1950 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 1951 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 1952 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 1953 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1954 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1955 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1956 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 1957 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 1958 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 1959 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  19 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  TICK: 1960 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:  98 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  exec cycle
  TICK: 1961 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR:  98 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1962 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR:  98 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  TICK: 1963 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR:  98 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  decode cycle
  TICK: 1964 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR:  98 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  select arg cycle
  TICK: 1965 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     98     | BR:  98 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  exec cycle
  TICK: 1966 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  98 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1967 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  98 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  TICK: 1968 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  98 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  decode cycle
  TICK: 1969 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  98 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  select arg cycle
  TICK: 1970 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 147 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  exec cycle
  TICK: 1971 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 147 | AR: 147 | MEM_AR: 98 | N: 0 | Z: 0
  TICK: 1972 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 147 | AR: 147 | MEM_AR: 99 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1973 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 147 | AR: 147 | MEM_AR: 99 | N: 0 | Z: 0
  TICK: 1974 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 147 | AR: 147 | MEM_AR: 99 | N: 0 | Z: 0
  decode cycle
  TICK: 1975 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 147 | AR: 147 | MEM_AR: 99 | N: 0 | Z: 0
  select arg cycle
  TICK: 1976 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR: 147 | AR: 147 | MEM_AR: 99 | N: 0 | Z: 0
  TICK: 1977 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  99 | AR: 147 | MEM_AR: 99 | N: 0 | Z: 0
  TICK: 1978 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  99 | AR:  99 | MEM_AR: 44 | N: 0 | Z: 0
  TICK: 1979 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  44 | AR:  99 | MEM_AR: 44 | N: 0 | Z: 0
  exec cycle
  TICK: 1980 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     44     | BR:  44 | AR:  99 | MEM_AR: 44 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1981 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     44     | BR:  44 | AR:  99 | MEM_AR: 44 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  TICK: 1982 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     44     | BR:  44 | AR:  99 | MEM_AR: 44 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  decode cycle
  TICK: 1983 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     44     | BR:  44 | AR:  99 | MEM_AR: 44 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  select arg cycle
  TICK: 1984 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     44     | BR:   3 | AR:  99 | MEM_AR: 44 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 32  | INT: False | NEW: False
  exec cycle
  TICK: 1985 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     44     | BR:   3 | AR:  99 | MEM_AR: 44 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 44  | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?', 'H', 'e', 'l', 'l', 'o', ' ', ',']' << ','
  select arg cycle
  TICK: 1986 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     44     | BR:   3 | AR:  99 | MEM_AR: 44 | N: 0 | Z: 0
  TICK: 1987 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     44     | BR:   3 | AR:  99 | MEM_AR: 44 | N: 0 | Z: 0
  decode cycle
  TICK: 1988 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     44     | BR:   3 | AR:  99 | MEM_AR: 44 | N: 0 | Z: 0
  select arg cycle
  TICK: 1989 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     44     | BR:   3 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  TICK: 1990 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     44     | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  exec cycle
  TICK: 1991 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1992 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  TICK: 1993 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  decode cycle
  TICK: 1994 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  select arg cycle
  TICK: 1995 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     6      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  exec cycle
  TICK: 1996 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 1997 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  TICK: 1998 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  decode cycle
  TICK: 1999 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   6 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  select arg cycle
  TICK: 2000 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  exec cycle
  TICK: 2001 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 146 | MEM_AR: 6 | N: 0 | Z: 0
  TICK: 2002 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2003 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 2004 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  decode cycle
  TICK: 2005 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 0
  select arg cycle
  TICK: 2006 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR: 146 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 2007 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  92 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 2008 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  92 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  TICK: 2009 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 0
  exec cycle
  TICK: 2010 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2011 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 1
  TICK: 2012 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 1
  decode cycle
  TICK: 2013 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   7 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 1
  select arg cycle
  TICK: 2014 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 1
  exec cycle
  TICK: 2015 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2016 | PC:  29 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 1
  TICK: 2017 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 1
  decode cycle
  TICK: 2018 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR:  92 | MEM_AR: 7 | N: 0 | Z: 1
  select arg cycle
  TICK: 2019 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  19 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 1
  TICK: 2020 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  56 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 1
  exec cycle
  TICK: 2021 | PC:  56 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  56 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 1
  TICK: 2022 | PC:  56 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  56 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2023 | PC:  56 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  56 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 1
  TICK: 2024 | PC:  57 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  56 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 1
  decode cycle
  TICK: 2025 | PC:  57 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:  56 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 1
  select arg cycle
  TICK: 2026 | PC:  57 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     7      | BR:   0 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 1
  exec cycle
  TICK: 2027 | PC:  57 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2028 | PC:  57 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 1
  TICK: 2029 | PC:  58 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 1
  decode cycle
  TICK: 2030 | PC:  58 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 1
  select arg cycle
  TICK: 2031 | PC:  58 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 1
  exec cycle
  TICK: 2032 | PC:  58 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 7 | N: 0 | Z: 1
  TICK: 2033 | PC:  58 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2034 | PC:  58 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  TICK: 2035 | PC:  59 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  decode cycle
  TICK: 2036 | PC:  59 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  select arg cycle
  TICK: 2037 | PC:  59 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  exec cycle
  TICK: 2038 | PC:  59 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2039 | PC:  59 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 2040 | PC:  60 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  decode cycle
  TICK: 2041 | PC:  60 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  select arg cycle
  TICK: 2042 | PC:  60 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 147 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK: 2043 | PC:  60 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 147 | AR: 147 | MEM_AR: 99 | N: 0 | Z: 0
  TICK: 2044 | PC:  60 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 147 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2045 | PC:  60 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 147 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2046 | PC:  61 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 147 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  decode cycle
  TICK: 2047 | PC:  61 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 147 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  select arg cycle
  TICK: 2048 | PC:  61 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 148 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  exec cycle
  TICK: 2049 | PC:  61 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 148 | AR: 148 | MEM_AR: 92 | N: 0 | Z: 0
  TICK: 2050 | PC:  61 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 148 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2051 | PC:  61 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 148 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2052 | PC:  62 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 148 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  decode cycle
  TICK: 2053 | PC:  62 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 148 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  select arg cycle
  TICK: 2054 | PC:  62 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR:  64 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  exec cycle
  TICK: 2055 | PC:  62 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR:  64 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2056 | PC:  62 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR:  64 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2057 | PC:  63 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR:  64 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  decode cycle
  TICK: 2058 | PC:  63 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR:  64 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  select arg cycle
  TICK: 2059 | PC:  63 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR: 149 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  exec cycle
  TICK: 2060 | PC:  63 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR: 149 | AR: 149 | MEM_AR: 56 | N: 0 | Z: 0
  TICK: 2061 | PC:  63 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR: 149 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2062 | PC:  63 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR: 149 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 0
  TICK: 2063 | PC:  64 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR: 149 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 0
  decode cycle
  TICK: 2064 | PC:  64 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR: 149 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 0
  select arg cycle
  TICK: 2065 | PC:  64 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR:  19 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 0
  exec cycle
  TICK: 2066 | PC:  19 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR:  19 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 0
  TICK: 2067 | PC:  19 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR:  19 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2068 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR:  19 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 0
  TICK: 2069 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR:  19 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 0
  decode cycle
  TICK: 2070 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR:  19 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 0
  select arg cycle
  TICK: 2071 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR:  19 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2072 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     64     | BR: 102 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  exec cycle
  TICK: 2073 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2074 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2075 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  decode cycle
  TICK: 2076 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  select arg cycle
  TICK: 2077 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    102     | BR: 102 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  exec cycle
  TICK: 2078 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 102 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2079 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 102 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2080 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 102 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  decode cycle
  TICK: 2081 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 102 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  select arg cycle
  TICK: 2082 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 147 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  exec cycle
  TICK: 2083 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 147 | AR: 147 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2084 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 147 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2085 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 147 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  TICK: 2086 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 147 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  decode cycle
  TICK: 2087 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 147 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  select arg cycle
  TICK: 2088 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 147 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  TICK: 2089 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 103 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  TICK: 2090 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 103 | AR: 103 | MEM_AR: 65 | N: 0 | Z: 0
  TICK: 2091 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR:  65 | AR: 103 | MEM_AR: 65 | N: 0 | Z: 0
  exec cycle
  TICK: 2092 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  65 | AR: 103 | MEM_AR: 65 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2093 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  65 | AR: 103 | MEM_AR: 65 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 44  | INT: False | NEW: False
  TICK: 2094 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  65 | AR: 103 | MEM_AR: 65 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 44  | INT: False | NEW: False
  decode cycle
  TICK: 2095 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:  65 | AR: 103 | MEM_AR: 65 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 44  | INT: False | NEW: False
  select arg cycle
  TICK: 2096 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:   3 | AR: 103 | MEM_AR: 65 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 44  | INT: False | NEW: False
  exec cycle
  TICK: 2097 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:   3 | AR: 103 | MEM_AR: 65 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 65  | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?', 'H', 'e', 'l', 'l', 'o', ' ', ',', 'A']' << 'A'
  select arg cycle
  TICK: 2098 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:   3 | AR: 103 | MEM_AR: 65 | N: 0 | Z: 0
  TICK: 2099 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:   3 | AR: 103 | MEM_AR: 65 | N: 0 | Z: 0
  decode cycle
  TICK: 2100 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:   3 | AR: 103 | MEM_AR: 65 | N: 0 | Z: 0
  select arg cycle
  TICK: 2101 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:   3 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 2102 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     65     | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK: 2103 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2104 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  TICK: 2105 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  decode cycle
  TICK: 2106 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  select arg cycle
  TICK: 2107 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  exec cycle
  TICK: 2108 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2109 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 2110 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  decode cycle
  TICK: 2111 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  select arg cycle
  TICK: 2112 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK: 2113 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 2114 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2115 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 2116 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK: 2117 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK: 2118 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2119 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 102 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2120 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 102 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2121 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 2122 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2123 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2124 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 2125 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 2126 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 2127 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2128 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2129 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2130 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2131 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 2132 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 2133 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  TICK: 2134 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 103 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  exec cycle
  TICK: 2135 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 103 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2136 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 103 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  TICK: 2137 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 103 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  decode cycle
  TICK: 2138 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 103 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  select arg cycle
  TICK: 2139 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    103     | BR: 103 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  exec cycle
  TICK: 2140 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 103 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2141 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 103 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  TICK: 2142 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 103 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  decode cycle
  TICK: 2143 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 103 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  select arg cycle
  TICK: 2144 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 147 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  exec cycle
  TICK: 2145 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 147 | AR: 147 | MEM_AR: 103 | N: 0 | Z: 0
  TICK: 2146 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 147 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2147 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 147 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  TICK: 2148 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 147 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  decode cycle
  TICK: 2149 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 147 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  select arg cycle
  TICK: 2150 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 147 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  TICK: 2151 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  TICK: 2152 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR: 104 | MEM_AR: 108 | N: 0 | Z: 0
  TICK: 2153 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 108 | AR: 104 | MEM_AR: 108 | N: 0 | Z: 0
  exec cycle
  TICK: 2154 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 108 | AR: 104 | MEM_AR: 108 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2155 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 108 | AR: 104 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 65  | INT: False | NEW: False
  TICK: 2156 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 108 | AR: 104 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 65  | INT: False | NEW: False
  decode cycle
  TICK: 2157 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR: 108 | AR: 104 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 65  | INT: False | NEW: False
  select arg cycle
  TICK: 2158 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR: 104 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 65  | INT: False | NEW: False
  exec cycle
  TICK: 2159 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR: 104 | MEM_AR: 108 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?', 'H', 'e', 'l', 'l', 'o', ' ', ',', 'A', 'l']' << 'l'
  select arg cycle
  TICK: 2160 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR: 104 | MEM_AR: 108 | N: 0 | Z: 0
  TICK: 2161 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR: 104 | MEM_AR: 108 | N: 0 | Z: 0
  decode cycle
  TICK: 2162 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR: 104 | MEM_AR: 108 | N: 0 | Z: 0
  select arg cycle
  TICK: 2163 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   3 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 2164 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    108     | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 2165 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2166 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 2167 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK: 2168 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK: 2169 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 2170 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2171 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 2172 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK: 2173 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   1 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK: 2174 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 2175 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 2176 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2177 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 2178 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  decode cycle
  TICK: 2179 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  select arg cycle
  TICK: 2180 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 146 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2181 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 102 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2182 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 102 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2183 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 2184 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2185 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2186 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 2187 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 2188 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 2189 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2190 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2191 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2192 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2193 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 2194 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 2195 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:  19 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  TICK: 2196 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR: 104 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  exec cycle
  TICK: 2197 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2198 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  TICK: 2199 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  decode cycle
  TICK: 2200 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  select arg cycle
  TICK: 2201 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    104     | BR: 104 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  exec cycle
  TICK: 2202 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 104 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2203 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 104 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  TICK: 2204 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 104 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  decode cycle
  TICK: 2205 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 104 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  select arg cycle
  TICK: 2206 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 147 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  exec cycle
  TICK: 2207 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 147 | AR: 147 | MEM_AR: 104 | N: 0 | Z: 0
  TICK: 2208 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 147 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2209 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 147 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 2210 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 147 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  decode cycle
  TICK: 2211 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 147 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  select arg cycle
  TICK: 2212 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 147 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 2213 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 2214 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 105 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 2215 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 105 | MEM_AR: 105 | N: 0 | Z: 0
  exec cycle
  TICK: 2216 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 105 | MEM_AR: 105 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2217 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 105 | MEM_AR: 105 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: False
  TICK: 2218 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 105 | MEM_AR: 105 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: False
  decode cycle
  TICK: 2219 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 105 | MEM_AR: 105 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: False
  select arg cycle
  TICK: 2220 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   3 | AR: 105 | MEM_AR: 105 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 108 | INT: False | NEW: False
  exec cycle
  TICK: 2221 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   3 | AR: 105 | MEM_AR: 105 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 105 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?', 'H', 'e', 'l', 'l', 'o', ' ', ',', 'A', 'l', 'i']' << 'i'
  select arg cycle
  TICK: 2222 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   3 | AR: 105 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 2223 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   3 | AR: 105 | MEM_AR: 105 | N: 0 | Z: 0
  decode cycle
  TICK: 2224 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   3 | AR: 105 | MEM_AR: 105 | N: 0 | Z: 0
  select arg cycle
  TICK: 2225 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   3 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 2226 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  exec cycle
  TICK: 2227 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2228 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 2229 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  decode cycle
  TICK: 2230 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  select arg cycle
  TICK: 2231 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     2      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  exec cycle
  TICK: 2232 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2233 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 2234 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  decode cycle
  TICK: 2235 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   2 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  select arg cycle
  TICK: 2236 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  exec cycle
  TICK: 2237 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 2 | N: 0 | Z: 0
  TICK: 2238 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2239 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 2240 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  decode cycle
  TICK: 2241 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  select arg cycle
  TICK: 2242 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 146 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2243 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 102 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2244 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 102 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2245 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 2246 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2247 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2248 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 2249 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 2250 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 2251 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2252 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2253 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2254 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2255 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 2256 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 2257 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:  19 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 2258 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR: 105 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  exec cycle
  TICK: 2259 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2260 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 2261 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  decode cycle
  TICK: 2262 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  select arg cycle
  TICK: 2263 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    105     | BR: 105 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  exec cycle
  TICK: 2264 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 105 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2265 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 105 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 2266 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 105 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  decode cycle
  TICK: 2267 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 105 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  select arg cycle
  TICK: 2268 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 147 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  exec cycle
  TICK: 2269 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 147 | AR: 147 | MEM_AR: 105 | N: 0 | Z: 0
  TICK: 2270 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 147 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2271 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 147 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  TICK: 2272 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 147 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  decode cycle
  TICK: 2273 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 147 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  select arg cycle
  TICK: 2274 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 147 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  TICK: 2275 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 106 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  TICK: 2276 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 106 | AR: 106 | MEM_AR: 99 | N: 0 | Z: 0
  TICK: 2277 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR:  99 | AR: 106 | MEM_AR: 99 | N: 0 | Z: 0
  exec cycle
  TICK: 2278 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  99 | AR: 106 | MEM_AR: 99 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2279 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  99 | AR: 106 | MEM_AR: 99 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 105 | INT: False | NEW: False
  TICK: 2280 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  99 | AR: 106 | MEM_AR: 99 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 105 | INT: False | NEW: False
  decode cycle
  TICK: 2281 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:  99 | AR: 106 | MEM_AR: 99 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 105 | INT: False | NEW: False
  select arg cycle
  TICK: 2282 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:   3 | AR: 106 | MEM_AR: 99 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 105 | INT: False | NEW: False
  exec cycle
  TICK: 2283 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:   3 | AR: 106 | MEM_AR: 99 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 99  | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?', 'H', 'e', 'l', 'l', 'o', ' ', ',', 'A', 'l', 'i', 'c']' << 'c'
  select arg cycle
  TICK: 2284 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:   3 | AR: 106 | MEM_AR: 99 | N: 0 | Z: 0
  TICK: 2285 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:   3 | AR: 106 | MEM_AR: 99 | N: 0 | Z: 0
  decode cycle
  TICK: 2286 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:   3 | AR: 106 | MEM_AR: 99 | N: 0 | Z: 0
  select arg cycle
  TICK: 2287 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 2288 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     99     | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  exec cycle
  TICK: 2289 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2290 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 2291 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  decode cycle
  TICK: 2292 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  select arg cycle
  TICK: 2293 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     3      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  exec cycle
  TICK: 2294 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2295 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 2296 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  decode cycle
  TICK: 2297 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   3 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  select arg cycle
  TICK: 2298 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  exec cycle
  TICK: 2299 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 3 | N: 0 | Z: 0
  TICK: 2300 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2301 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 2302 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  decode cycle
  TICK: 2303 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  select arg cycle
  TICK: 2304 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 146 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2305 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 102 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2306 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 102 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2307 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 2308 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2309 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2310 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 2311 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 2312 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 2313 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2314 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2315 | PC:  19 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2316 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2317 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 2318 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 2319 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:  19 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  TICK: 2320 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR: 106 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  exec cycle
  TICK: 2321 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 106 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2322 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 106 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  TICK: 2323 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 106 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  decode cycle
  TICK: 2324 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 106 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  select arg cycle
  TICK: 2325 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    106     | BR: 106 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  exec cycle
  TICK: 2326 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 106 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2327 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 106 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  TICK: 2328 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 106 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  decode cycle
  TICK: 2329 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 106 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  select arg cycle
  TICK: 2330 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 147 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  exec cycle
  TICK: 2331 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 147 | AR: 147 | MEM_AR: 106 | N: 0 | Z: 0
  TICK: 2332 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 147 | AR: 147 | MEM_AR: 107 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2333 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 147 | AR: 147 | MEM_AR: 107 | N: 0 | Z: 0
  TICK: 2334 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 147 | AR: 147 | MEM_AR: 107 | N: 0 | Z: 0
  decode cycle
  TICK: 2335 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 147 | AR: 147 | MEM_AR: 107 | N: 0 | Z: 0
  select arg cycle
  TICK: 2336 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 147 | AR: 147 | MEM_AR: 107 | N: 0 | Z: 0
  TICK: 2337 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 107 | AR: 147 | MEM_AR: 107 | N: 0 | Z: 0
  TICK: 2338 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 107 | AR: 107 | MEM_AR: 101 | N: 0 | Z: 0
  TICK: 2339 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    107     | BR: 101 | AR: 107 | MEM_AR: 101 | N: 0 | Z: 0
  exec cycle
  TICK: 2340 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR: 107 | MEM_AR: 101 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2341 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR: 107 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 99  | INT: False | NEW: False
  TICK: 2342 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR: 107 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 99  | INT: False | NEW: False
  decode cycle
  TICK: 2343 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR: 107 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 99  | INT: False | NEW: False
  select arg cycle
  TICK: 2344 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR: 107 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 99  | INT: False | NEW: False
  exec cycle
  TICK: 2345 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR: 107 | MEM_AR: 101 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?', 'H', 'e', 'l', 'l', 'o', ' ', ',', 'A', 'l', 'i', 'c', 'e']' << 'e'
  select arg cycle
  TICK: 2346 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR: 107 | MEM_AR: 101 | N: 0 | Z: 0
  TICK: 2347 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR: 107 | MEM_AR: 101 | N: 0 | Z: 0
  decode cycle
  TICK: 2348 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR: 107 | MEM_AR: 101 | N: 0 | Z: 0
  select arg cycle
  TICK: 2349 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   3 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 2350 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  exec cycle
  TICK: 2351 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2352 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 2353 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  decode cycle
  TICK: 2354 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  select arg cycle
  TICK: 2355 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     4      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  exec cycle
  TICK: 2356 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2357 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 2358 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  decode cycle
  TICK: 2359 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   4 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  select arg cycle
  TICK: 2360 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  exec cycle
  TICK: 2361 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 4 | N: 0 | Z: 0
  TICK: 2362 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2363 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2364 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  decode cycle
  TICK: 2365 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 0
  select arg cycle
  TICK: 2366 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 146 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2367 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 102 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2368 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR: 102 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  TICK: 2369 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 0
  exec cycle
  TICK: 2370 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2371 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  TICK: 2372 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  decode cycle
  TICK: 2373 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   5 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  select arg cycle
  TICK: 2374 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  exec cycle
  TICK: 2375 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2376 | PC:  29 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  TICK: 2377 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  decode cycle
  TICK: 2378 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR: 102 | MEM_AR: 5 | N: 0 | Z: 1
  select arg cycle
  TICK: 2379 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  19 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 1
  TICK: 2380 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  64 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 1
  exec cycle
  TICK: 2381 | PC:  64 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  64 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 1
  TICK: 2382 | PC:  64 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  64 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2383 | PC:  64 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  64 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 1
  TICK: 2384 | PC:  65 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  64 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 1
  decode cycle
  TICK: 2385 | PC:  65 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:  64 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 1
  select arg cycle
  TICK: 2386 | PC:  65 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     5      | BR:   0 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 1
  exec cycle
  TICK: 2387 | PC:  65 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2388 | PC:  65 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 1
  TICK: 2389 | PC:  66 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 1
  decode cycle
  TICK: 2390 | PC:  66 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 1
  select arg cycle
  TICK: 2391 | PC:  66 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 1
  exec cycle
  TICK: 2392 | PC:  66 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 5 | N: 0 | Z: 1
  TICK: 2393 | PC:  66 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2394 | PC:  66 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  TICK: 2395 | PC:  67 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  decode cycle
  TICK: 2396 | PC:  67 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  select arg cycle
  TICK: 2397 | PC:  67 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR: 100 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  exec cycle
  TICK: 2398 | PC:  67 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 100 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2399 | PC:  67 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 100 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 2400 | PC:  68 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 100 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  decode cycle
  TICK: 2401 | PC:  68 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 100 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  select arg cycle
  TICK: 2402 | PC:  68 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 147 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK: 2403 | PC:  68 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 147 | AR: 147 | MEM_AR: 107 | N: 0 | Z: 0
  TICK: 2404 | PC:  68 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 147 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2405 | PC:  68 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 147 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  TICK: 2406 | PC:  69 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 147 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  decode cycle
  TICK: 2407 | PC:  69 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 147 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  select arg cycle
  TICK: 2408 | PC:  69 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 148 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  exec cycle
  TICK: 2409 | PC:  69 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 148 | AR: 148 | MEM_AR: 102 | N: 0 | Z: 0
  TICK: 2410 | PC:  69 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 148 | AR: 148 | MEM_AR: 100 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2411 | PC:  69 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 148 | AR: 148 | MEM_AR: 100 | N: 0 | Z: 0
  TICK: 2412 | PC:  70 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 148 | AR: 148 | MEM_AR: 100 | N: 0 | Z: 0
  decode cycle
  TICK: 2413 | PC:  70 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 148 | AR: 148 | MEM_AR: 100 | N: 0 | Z: 0
  select arg cycle
  TICK: 2414 | PC:  70 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR:  72 | AR: 148 | MEM_AR: 100 | N: 0 | Z: 0
  exec cycle
  TICK: 2415 | PC:  70 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  72 | AR: 148 | MEM_AR: 100 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2416 | PC:  70 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  72 | AR: 148 | MEM_AR: 100 | N: 0 | Z: 0
  TICK: 2417 | PC:  71 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  72 | AR: 148 | MEM_AR: 100 | N: 0 | Z: 0
  decode cycle
  TICK: 2418 | PC:  71 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  72 | AR: 148 | MEM_AR: 100 | N: 0 | Z: 0
  select arg cycle
  TICK: 2419 | PC:  71 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR: 149 | AR: 148 | MEM_AR: 100 | N: 0 | Z: 0
  exec cycle
  TICK: 2420 | PC:  71 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR: 149 | AR: 149 | MEM_AR: 64 | N: 0 | Z: 0
  TICK: 2421 | PC:  71 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR: 149 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2422 | PC:  71 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR: 149 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 0
  TICK: 2423 | PC:  72 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR: 149 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 0
  decode cycle
  TICK: 2424 | PC:  72 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR: 149 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 0
  select arg cycle
  TICK: 2425 | PC:  72 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  19 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 0
  exec cycle
  TICK: 2426 | PC:  19 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  19 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 0
  TICK: 2427 | PC:  19 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  19 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2428 | PC:  19 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  19 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 0
  TICK: 2429 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  19 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 0
  decode cycle
  TICK: 2430 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  19 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 0
  select arg cycle
  TICK: 2431 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR:  19 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  TICK: 2432 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     72     | BR: 100 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  exec cycle
  TICK: 2433 | PC:  20 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 100 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2434 | PC:  20 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 100 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  TICK: 2435 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 100 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  decode cycle
  TICK: 2436 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 100 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  select arg cycle
  TICK: 2437 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    100     | BR: 100 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  exec cycle
  TICK: 2438 | PC:  21 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 100 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2439 | PC:  21 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 100 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  TICK: 2440 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 100 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  decode cycle
  TICK: 2441 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 100 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  select arg cycle
  TICK: 2442 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 147 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  exec cycle
  TICK: 2443 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 147 | AR: 147 | MEM_AR: 100 | N: 0 | Z: 0
  TICK: 2444 | PC:  22 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 147 | AR: 147 | MEM_AR: 101 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2445 | PC:  22 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 147 | AR: 147 | MEM_AR: 101 | N: 0 | Z: 0
  TICK: 2446 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 147 | AR: 147 | MEM_AR: 101 | N: 0 | Z: 0
  decode cycle
  TICK: 2447 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 147 | AR: 147 | MEM_AR: 101 | N: 0 | Z: 0
  select arg cycle
  TICK: 2448 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 147 | AR: 147 | MEM_AR: 101 | N: 0 | Z: 0
  TICK: 2449 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR: 147 | MEM_AR: 101 | N: 0 | Z: 0
  TICK: 2450 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR: 101 | AR: 101 | MEM_AR: 33 | N: 0 | Z: 0
  TICK: 2451 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:    101     | BR:  33 | AR: 101 | MEM_AR: 33 | N: 0 | Z: 0
  exec cycle
  TICK: 2452 | PC:  23 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     33     | BR:  33 | AR: 101 | MEM_AR: 33 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2453 | PC:  23 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     33     | BR:  33 | AR: 101 | MEM_AR: 33 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: False
  TICK: 2454 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     33     | BR:  33 | AR: 101 | MEM_AR: 33 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: False
  decode cycle
  TICK: 2455 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     33     | BR:  33 | AR: 101 | MEM_AR: 33 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: False
  select arg cycle
  TICK: 2456 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     33     | BR:   3 | AR: 101 | MEM_AR: 33 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 101 | INT: False | NEW: False
  exec cycle
  TICK: 2457 | PC:  24 | IR: '  output   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     33     | BR:   3 | AR: 101 | MEM_AR: 33 | N: 0 | Z: 0
    Dev: 2 | Port: 3 | DATA: 33  | INT: False | NEW: True
  int cycle
  output: '['W', 'h', 'a', 't', ' ', 'i', 's', ' ', 'y', 'o', 'u', 'r', ' ', 'n', 'a', 'm', 'e', '?', 'H', 'e', 'l', 'l', 'o', ' ', ',', 'A', 'l', 'i', 'c', 'e', '!']' << '!'
  select arg cycle
  TICK: 2458 | PC:  24 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     33     | BR:   3 | AR: 101 | MEM_AR: 33 | N: 0 | Z: 0
  TICK: 2459 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     33     | BR:   3 | AR: 101 | MEM_AR: 33 | N: 0 | Z: 0
  decode cycle
  TICK: 2460 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     33     | BR:   3 | AR: 101 | MEM_AR: 33 | N: 0 | Z: 0
  select arg cycle
  TICK: 2461 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     33     | BR:   3 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 2462 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     33     | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK: 2463 | PC:  25 | IR: '   load    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2464 | PC:  25 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  TICK: 2465 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  decode cycle
  TICK: 2466 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  select arg cycle
  TICK: 2467 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     0      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 1
  exec cycle
  TICK: 2468 | PC:  26 | IR: '    inc    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2469 | PC:  26 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 2470 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  decode cycle
  TICK: 2471 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   0 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  select arg cycle
  TICK: 2472 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  exec cycle
  TICK: 2473 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 0 | N: 0 | Z: 0
  TICK: 2474 | PC:  27 | IR: '   store   ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  int cycle
  select arg cycle
  TICK: 2475 | PC:  27 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 2476 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  decode cycle
  TICK: 2477 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 146 | MEM_AR: 1 | N: 0 | Z: 0
  select arg cycle
  TICK: 2478 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 146 | AR: 148 | MEM_AR: 100 | N: 0 | Z: 0
  TICK: 2479 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 100 | AR: 148 | MEM_AR: 100 | N: 0 | Z: 0
  TICK: 2480 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR: 100 | AR: 100 | MEM_AR: 1 | N: 0 | Z: 0
  TICK: 2481 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 100 | MEM_AR: 1 | N: 0 | Z: 0
  exec cycle
  TICK: 2482 | PC:  28 | IR: '  compare  ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 100 | MEM_AR: 1 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2483 | PC:  28 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 100 | MEM_AR: 1 | N: 0 | Z: 1
  TICK: 2484 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 100 | MEM_AR: 1 | N: 0 | Z: 1
  decode cycle
  TICK: 2485 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:   1 | AR: 100 | MEM_AR: 1 | N: 0 | Z: 1
  select arg cycle
  TICK: 2486 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 100 | MEM_AR: 1 | N: 0 | Z: 1
  exec cycle
  TICK: 2487 | PC:  29 | IR: 'jump not zero' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 100 | MEM_AR: 1 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2488 | PC:  29 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 100 | MEM_AR: 1 | N: 0 | Z: 1
  TICK: 2489 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 100 | MEM_AR: 1 | N: 0 | Z: 1
  decode cycle
  TICK: 2490 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 100 | MEM_AR: 1 | N: 0 | Z: 1
  select arg cycle
  TICK: 2491 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  19 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 1
  TICK: 2492 | PC:  30 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  72 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 1
  exec cycle
  TICK: 2493 | PC:  72 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  72 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 1
  TICK: 2494 | PC:  72 | IR: '   jump    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  72 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 1
  int cycle
  select arg cycle
  TICK: 2495 | PC:  72 | IR: '   halt    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  72 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 1
  TICK: 2496 | PC:  73 | IR: '   halt    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  72 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 1
  decode cycle
  TICK: 2497 | PC:  73 | IR: '   halt    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  72 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 1
  select arg cycle
  TICK: 2498 | PC:  73 | IR: '   halt    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  72 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 1
  exec cycle
  TICK: 2498 | PC:  73 | IR: '   halt    ' | IRQ: 0 | IE: 0 | IS: 0 | AC:     1      | BR:  72 | AR: 149 | MEM_AR: 72 | N: 0 | Z: 1
  Output buffer:
  'What is your name?Hello ,Alice!'
  instr_counter: 73 ticks: 2498
  Execution ended.
out_output: |-
  What is your name?Hello ,Alice!
