# Pipelined-RV32I-Processor-Project
This project implements a 5-stage pipelined RISC-V RV32I processor, featuring hazard handling and branch prediction.
