Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jan  5 02:15:29 2025
| Host         : DESKTOP-DRF538C running 64-bit major release  (build 9200)
| Command      : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
| Design       : top_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 5
+-----------+----------+-----------------------------------+--------+
| Rule      | Severity | Description                       | Checks |
+-----------+----------+-----------------------------------+--------+
| BUFC-1    | Warning  | Input Buffer Connections          | 2      |
| REQP-104  | Warning  | enum_DATA_RATE_DDR_connects_Q1_Q6 | 2      |
| RTSTAT-10 | Warning  | No routable loads                 | 1      |
+-----------+----------+-----------------------------------+--------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer spi_rtl_sck_iobuf/IBUF (in spi_rtl_sck_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer spi_rtl_ss_iobuf_0/IBUF (in spi_rtl_ss_iobuf_0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

REQP-104#1 Warning
enum_DATA_RATE_DDR_connects_Q1_Q6  
top_i/selectio_wiz_0/inst/pins[0].iserdese2_master: At least one of the Q1-Q6 output pins is required for DATA_RATE set DDR.
Related violations: <none>

REQP-104#2 Warning
enum_DATA_RATE_DDR_connects_Q1_Q6  
top_i/selectio_wiz_0/inst/pins[1].iserdese2_master: At least one of the Q1-Q6 output pins is required for DATA_RATE set DDR.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
20 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe,
top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe
 (the first 15 of 20 listed nets/buses).
Related violations: <none>


