;redcode
;assert 1
	SPL -6, @-30
	MOV 6, <-30
	SUB @127, @6
	SUB @127, @6
	SUB @127, @6
	MOV -7, <-810
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	SUB @124, 132
	ADD <-4, <-20
	ADD <-4, <-20
	ADD <-4, <-20
	SUB #0, 0
	SUB 0, 100
	SUB @1, @2
	ADD 211, 60
	SUB 0, 100
	SUB 700, 606
	ADD @121, 103
	ADD @121, 103
	SUB #0, 0
	SUB 0, 60
	SUB @124, 132
	SUB <126, 109
	SUB @127, 106
	SUB @127, 106
	SUB @127, @6
	SUB 0, 60
	MOV -3, <-20
	MOV -3, <-20
	SUB @127, @6
	SPL -6, @-30
	SUB <126, 109
	SUB 0, 10
	SUB 0, 10
	MOV -7, <-20
	CMP @1, @2
	SUB 0, 60
	CMP @1, @2
	SUB @117, 6
	MOV 0, -0
	MOV -3, <-20
	SPL -6, @-30
	SPL -6, @-30
	SPL -6, @-30
	SPL -6, @-30
	MOV 6, <-30
	SUB 0, 60
	SUB @127, @6
