<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2141" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2141{left:96px;bottom:48px;letter-spacing:-0.16px;}
#t2_2141{left:404px;bottom:48px;letter-spacing:-0.11px;}
#t3_2141{left:666px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t4_2141{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_2141{left:558px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.42px;}
#t6_2141{left:96px;bottom:953px;letter-spacing:0.12px;}
#t7_2141{left:96px;bottom:934px;letter-spacing:0.13px;word-spacing:0.01px;}
#t8_2141{left:96px;bottom:916px;letter-spacing:0.13px;}
#t9_2141{left:96px;bottom:892px;letter-spacing:0.12px;word-spacing:-0.26px;}
#ta_2141{left:96px;bottom:873px;letter-spacing:0.13px;word-spacing:0.01px;}
#tb_2141{left:96px;bottom:855px;letter-spacing:0.12px;}
#tc_2141{left:96px;bottom:830px;letter-spacing:0.13px;word-spacing:0.01px;}
#td_2141{left:96px;bottom:805px;letter-spacing:-0.13px;}
#te_2141{left:96px;bottom:777px;letter-spacing:0.12px;word-spacing:-0.67px;}
#tf_2141{left:96px;bottom:759px;letter-spacing:0.12px;word-spacing:-0.34px;}
#tg_2141{left:96px;bottom:740px;letter-spacing:0.12px;word-spacing:-0.04px;}
#th_2141{left:96px;bottom:722px;letter-spacing:0.09px;}
#ti_2141{left:96px;bottom:696px;letter-spacing:-0.14px;}
#tj_2141{left:96px;bottom:669px;letter-spacing:0.11px;word-spacing:0.03px;}
#tk_2141{left:96px;bottom:644px;letter-spacing:0.13px;}
#tl_2141{left:96px;bottom:626px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tm_2141{left:96px;bottom:607px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tn_2141{left:96px;bottom:589px;letter-spacing:0.13px;}
#to_2141{left:96px;bottom:552px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tp_2141{left:96px;bottom:439px;letter-spacing:0.13px;word-spacing:-0.3px;}
#tq_2141{left:96px;bottom:421px;letter-spacing:-0.05px;word-spacing:0.1px;}
#tr_2141{left:96px;bottom:384px;letter-spacing:0.16px;word-spacing:-0.05px;}
#ts_2141{left:96px;bottom:195px;letter-spacing:0.15px;word-spacing:-0.04px;}
#tt_2141{left:96px;bottom:167px;letter-spacing:0.17px;word-spacing:0.01px;}
#tu_2141{left:96px;bottom:1016px;letter-spacing:0.27px;}
#tv_2141{left:96px;bottom:987px;letter-spacing:0.28px;}
#tw_2141{left:731px;bottom:1016px;letter-spacing:0.27px;}
#tx_2141{left:396px;bottom:987px;letter-spacing:0.21px;word-spacing:0.03px;}
#ty_2141{left:140px;bottom:519px;letter-spacing:0.16px;}
#tz_2141{left:232px;bottom:519px;letter-spacing:0.16px;}
#t10_2141{left:524px;bottom:519px;letter-spacing:0.12px;word-spacing:0.07px;}
#t11_2141{left:134px;bottom:496px;letter-spacing:0.18px;}
#t12_2141{left:238px;bottom:496px;letter-spacing:0.16px;}
#t13_2141{left:300px;bottom:496px;letter-spacing:0.14px;word-spacing:0.02px;}
#t14_2141{left:129px;bottom:473px;letter-spacing:0.17px;}
#t15_2141{left:243px;bottom:473px;letter-spacing:-0.38px;}
#t16_2141{left:300px;bottom:473px;letter-spacing:0.1px;word-spacing:0.06px;}
#t17_2141{left:99px;bottom:353px;letter-spacing:0.17px;}
#t18_2141{left:359px;bottom:353px;letter-spacing:0.15px;}
#t19_2141{left:598px;bottom:353px;letter-spacing:0.14px;}
#t1a_2141{left:99px;bottom:330px;letter-spacing:0.15px;}
#t1b_2141{left:152px;bottom:330px;letter-spacing:0.2px;}
#t1c_2141{left:193px;bottom:330px;}
#t1d_2141{left:202px;bottom:330px;letter-spacing:0.2px;}
#t1e_2141{left:244px;bottom:330px;}
#t1f_2141{left:248px;bottom:330px;letter-spacing:0.19px;}
#t1g_2141{left:349px;bottom:330px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1h_2141{left:445px;bottom:330px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1i_2141{left:445px;bottom:314px;letter-spacing:0.11px;}
#t1j_2141{left:579px;bottom:314px;letter-spacing:0.19px;}
#t1k_2141{left:625px;bottom:314px;letter-spacing:0.1px;}
#t1l_2141{left:654px;bottom:314px;letter-spacing:0.19px;}
#t1m_2141{left:700px;bottom:314px;letter-spacing:0.1px;}
#t1n_2141{left:718px;bottom:314px;letter-spacing:0.19px;}
#t1o_2141{left:773px;bottom:314px;letter-spacing:0.1px;}
#t1p_2141{left:445px;bottom:299px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1q_2141{left:777px;bottom:299px;letter-spacing:0.15px;}
#t1r_2141{left:818px;bottom:299px;}
#t1s_2141{left:99px;bottom:276px;letter-spacing:0.17px;}
#t1t_2141{left:619px;bottom:276px;letter-spacing:0.17px;}
#t1u_2141{left:476px;bottom:253px;letter-spacing:0.2px;}
#t1v_2141{left:524px;bottom:253px;letter-spacing:0.15px;}
#t1w_2141{left:666px;bottom:253px;letter-spacing:-0.05px;}
#t1x_2141{left:774px;bottom:253px;letter-spacing:0.17px;}
#t1y_2141{left:99px;bottom:230px;letter-spacing:0.16px;}
#t1z_2141{left:162px;bottom:230px;letter-spacing:0.2px;}
#t20_2141{left:204px;bottom:230px;}
#t21_2141{left:212px;bottom:230px;letter-spacing:0.2px;}
#t22_2141{left:254px;bottom:230px;}
#t23_2141{left:262px;bottom:230px;letter-spacing:0.19px;}
#t24_2141{left:304px;bottom:230px;}
#t25_2141{left:308px;bottom:230px;letter-spacing:0.19px;}
#t26_2141{left:481px;bottom:230px;letter-spacing:0.15px;}
#t27_2141{left:545px;bottom:230px;letter-spacing:0.21px;}
#t28_2141{left:576px;bottom:230px;letter-spacing:0.13px;}
#t29_2141{left:674px;bottom:230px;letter-spacing:0.09px;}
#t2a_2141{left:689px;bottom:230px;letter-spacing:0.08px;}
#t2b_2141{left:709px;bottom:230px;letter-spacing:0.11px;}
#t2c_2141{left:786px;bottom:230px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2d_2141{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2141{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2141{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2141{font-size:17px;font-family:Arial-Bold_62f;color:#000;}
.s4_2141{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s5_2141{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s6_2141{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s7_2141{font-size:15px;font-family:Arial_62w;color:#000;}
.s8_2141{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s9_2141{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2141" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2141Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2141" style="-webkit-user-select: none;"><object width="935" height="1210" data="2141/2141.svg" type="image/svg+xml" id="pdf2141" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2141" class="t s1_2141">180 </span><span id="t2_2141" class="t s1_2141">MINSS, VMINSS </span><span id="t3_2141" class="t s1_2141">Instruction Reference </span>
<span id="t4_2141" class="t s1_2141">AMD64 Technology </span><span id="t5_2141" class="t s1_2141">26568—Rev. 3.25—November 2021 </span>
<span id="t6_2141" class="t s2_2141">Compares the scalar single-precision floating-point value in the low-order 32 bits of the first source </span>
<span id="t7_2141" class="t s2_2141">operand to a corresponding value in the second source operand and writes the numerically lesser </span>
<span id="t8_2141" class="t s2_2141">value into the low-order 32 bits of the destination. </span>
<span id="t9_2141" class="t s2_2141">If both source operands are equal to zero, the value of the second source operand is returned. If either </span>
<span id="ta_2141" class="t s2_2141">operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source </span>
<span id="tb_2141" class="t s2_2141">operand is written to the destination. </span>
<span id="tc_2141" class="t s2_2141">There are legacy and extended forms of the instruction: </span>
<span id="td_2141" class="t s3_2141">MINSS </span>
<span id="te_2141" class="t s2_2141">The first source operand is an XMM register. The second source operand is either an XMM register or </span>
<span id="tf_2141" class="t s2_2141">a 32-bit memory location. The first source register is also the destination. Bits [127:32] of the destina- </span>
<span id="tg_2141" class="t s2_2141">tion are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not </span>
<span id="th_2141" class="t s2_2141">affected. </span>
<span id="ti_2141" class="t s3_2141">VMINSS </span>
<span id="tj_2141" class="t s2_2141">The extended form of the instruction has a 128-bit encoding only. </span>
<span id="tk_2141" class="t s2_2141">The first source operand is an XMM register and the second source operand is either an XMM regis- </span>
<span id="tl_2141" class="t s2_2141">ter or a 32-bit memory location. The destination is an XMM register. Bits [127:32] of the destination </span>
<span id="tm_2141" class="t s2_2141">are copied from the first source operand. Bits [255:128] of the YMM register that corresponds to the </span>
<span id="tn_2141" class="t s2_2141">destination are cleared. </span>
<span id="to_2141" class="t s4_2141">Instruction Support </span>
<span id="tp_2141" class="t s2_2141">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="tq_2141" class="t s2_2141">dix E of Volume 3. </span>
<span id="tr_2141" class="t s4_2141">Instruction Encoding </span>
<span id="ts_2141" class="t s4_2141">Related Instructions </span>
<span id="tt_2141" class="t s2_2141">(V)MAXPD, (V)MAXPS, (V)MAXSD, (V)MAXSS, (V)MINPD, (V)MINPS, (V)MINSD </span>
<span id="tu_2141" class="t s5_2141">MINSS </span>
<span id="tv_2141" class="t s5_2141">VMINSS </span>
<span id="tw_2141" class="t s5_2141">Minimum </span>
<span id="tx_2141" class="t s5_2141">Scalar Single-Precision Floating-Point </span>
<span id="ty_2141" class="t s6_2141">Form </span><span id="tz_2141" class="t s6_2141">Subset </span><span id="t10_2141" class="t s6_2141">Feature Flag </span>
<span id="t11_2141" class="t s7_2141">MINSS </span><span id="t12_2141" class="t s7_2141">SSE1 </span><span id="t13_2141" class="t s7_2141">CPUID Fn0000_0001_EDX[SSE] (bit 25) </span>
<span id="t14_2141" class="t s7_2141">VMINSS </span><span id="t15_2141" class="t s7_2141">AVX </span><span id="t16_2141" class="t s7_2141">CPUID Fn0000_0001_ECX[AVX] (bit 28) </span>
<span id="t17_2141" class="t s6_2141">Mnemonic </span><span id="t18_2141" class="t s6_2141">Opcode </span><span id="t19_2141" class="t s6_2141">Description </span>
<span id="t1a_2141" class="t s7_2141">MINSS </span><span id="t1b_2141" class="t s8_2141">xmm1</span><span id="t1c_2141" class="t s7_2141">, </span><span id="t1d_2141" class="t s8_2141">xmm2</span><span id="t1e_2141" class="t s7_2141">/</span><span id="t1f_2141" class="t s8_2141">mem32 </span><span id="t1g_2141" class="t s7_2141">F3 0F 5D /r </span><span id="t1h_2141" class="t s7_2141">Compares a pair of scalar single-precision values in the </span>
<span id="t1i_2141" class="t s7_2141">low-order 32 bits of </span><span id="t1j_2141" class="t s8_2141">xmm1 </span><span id="t1k_2141" class="t s7_2141">and </span><span id="t1l_2141" class="t s8_2141">xmm2 </span><span id="t1m_2141" class="t s7_2141">or </span><span id="t1n_2141" class="t s8_2141">mem32 </span><span id="t1o_2141" class="t s7_2141">and </span>
<span id="t1p_2141" class="t s7_2141">writes the lesser value to the low-order 32 bits of </span><span id="t1q_2141" class="t s8_2141">xmm1</span><span id="t1r_2141" class="t s7_2141">. </span>
<span id="t1s_2141" class="t s6_2141">Mnemonic </span><span id="t1t_2141" class="t s6_2141">Encoding </span>
<span id="t1u_2141" class="t s6_2141">VEX </span><span id="t1v_2141" class="t s6_2141">RXB.map_select </span><span id="t1w_2141" class="t s6_2141">W.vvvv.L.pp </span><span id="t1x_2141" class="t s6_2141">Opcode </span>
<span id="t1y_2141" class="t s7_2141">VMINSS </span><span id="t1z_2141" class="t s8_2141">xmm1</span><span id="t20_2141" class="t s7_2141">, </span><span id="t21_2141" class="t s8_2141">xmm2</span><span id="t22_2141" class="t s7_2141">, </span><span id="t23_2141" class="t s8_2141">xmm3</span><span id="t24_2141" class="t s7_2141">/</span><span id="t25_2141" class="t s8_2141">mem32 </span><span id="t26_2141" class="t s7_2141">C4 </span><span id="t27_2141" class="t s7_2141">RXB </span><span id="t28_2141" class="t s7_2141">.00001 </span><span id="t29_2141" class="t s7_2141">X.</span><span id="t2a_2141" class="t s8_2141">src </span><span id="t2b_2141" class="t s7_2141">.X.10 </span><span id="t2c_2141" class="t s7_2141">5D /r </span>
<span id="t2d_2141" class="t s9_2141">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
