# Reading E:/questasim-64 10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project AND
# Compile of and_gate.v was successful.
# Compile of and_gate_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.and_gate_tb
# vsim work.and_gate_tb 
# Start time: 13:19:43 on Aug 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): D:/VLSI/Verilog/Switch-Level style/AND GATE/and_gate_tb.v(14): (vopt-7063) Failed to find 'l' in hierarchical name 'l'.
#         Region: and_gate_tb
# Optimization failed
# Error loading design
# End time: 13:19:44 on Aug 18,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.and_gate_tb
# vsim -voptargs="+acc" work.and_gate_tb 
# Start time: 13:19:55 on Aug 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): D:/VLSI/Verilog/Switch-Level style/AND GATE/and_gate_tb.v(14): (vopt-7063) Failed to find 'l' in hierarchical name 'l'.
#         Region: and_gate_tb
# Optimization failed
# Error loading design
# End time: 13:19:55 on Aug 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of and_gate.v was successful.
# Compile of and_gate_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.and_gate_tb
# vsim -voptargs="+acc" work.and_gate_tb 
# Start time: 13:22:35 on Aug 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.and_gate_tb(fast)
# Loading work.and_gate(fast)
add wave -position insertpoint  \
sim:/and_gate_tb/tb_a \
sim:/and_gate_tb/tb_b \
sim:/and_gate_tb/tb_y
run -all
# tb_a=0 tb_b=0 tb_y=0 Time=                   0
# tb_a=0 tb_b=1 tb_y=0 Time=                  10
# tb_a=1 tb_b=0 tb_y=0 Time=                  20
# tb_a=1 tb_b=1 tb_y=1 Time=                  30
# Compile of and_gate.v was successful.
# Compile of and_gate_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.and1_tb
# End time: 13:25:32 on Aug 18,2025, Elapsed time: 0:02:57
# Errors: 0, Warnings: 0
# vsim work.and1_tb 
# Start time: 13:25:32 on Aug 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.and1_tb(fast)
vsim work.and1_tb
# End time: 13:26:17 on Aug 18,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
# vsim work.and1_tb 
# Start time: 13:26:17 on Aug 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.and1_tb(fast)
vsim work.and1_tb
# End time: 13:26:47 on Aug 18,2025, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim work.and1_tb 
# Start time: 13:26:47 on Aug 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.and1_tb(fast)
quit-sim
# invalid command name "quit-sim"
quit
# End time: 13:28:18 on Aug 18,2025, Elapsed time: 0:01:31
# Errors: 1, Warnings: 0
