

================================================================
== Vivado HLS Report for 'store_slice_c'
================================================================
* Date:           Tue May 26 00:56:10 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.073|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    2713|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     259|    -|
|Register         |        -|      -|     561|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     561|    2972|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln31_1_fu_381_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln31_fu_376_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln33_fu_526_p2       |     +    |      0|  0|  39|          32|           3|
    |add_ln35_1_fu_615_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln35_2_fu_674_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln35_fu_599_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln36_1_fu_707_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln36_2_fu_766_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln36_fu_691_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln37_1_fu_798_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln37_2_fu_857_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln37_fu_782_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln38_1_fu_889_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln38_2_fu_948_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln38_fu_873_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln39_1_fu_980_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln39_2_fu_1039_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln39_fu_964_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln40_1_fu_1071_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln40_2_fu_1130_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln40_fu_1055_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln41_1_fu_1197_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln41_2_fu_1157_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln41_fu_1146_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln42_1_fu_1265_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln42_2_fu_1180_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln42_fu_1169_p2      |     +    |      0|  0|  39|          32|          32|
    |x_fu_1186_p2             |     +    |      0|  0|  39|           4|          32|
    |y_fu_395_p2              |     +    |      0|  0|  38|          31|           1|
    |sub_ln33_1_fu_554_p2     |     -    |      0|  0|  36|           1|          29|
    |sub_ln33_fu_539_p2       |     -    |      0|  0|  39|           4|          32|
    |icmp_ln31_fu_390_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln33_fu_594_p2      |   icmp   |      0|  0|  18|          32|          32|
    |or_ln36_1_fu_414_p2      |    or    |      0|  0|  34|          34|           1|
    |or_ln36_fu_685_p2        |    or    |      0|  0|  32|          32|           1|
    |or_ln37_1_fu_429_p2      |    or    |      0|  0|  34|          34|           2|
    |or_ln37_fu_776_p2        |    or    |      0|  0|  32|          32|           2|
    |or_ln38_1_fu_444_p2      |    or    |      0|  0|  34|          34|           2|
    |or_ln38_fu_867_p2        |    or    |      0|  0|  32|          32|           2|
    |or_ln39_1_fu_459_p2      |    or    |      0|  0|  34|          34|           3|
    |or_ln39_fu_958_p2        |    or    |      0|  0|  32|          32|           3|
    |or_ln40_1_fu_474_p2      |    or    |      0|  0|  34|          34|           3|
    |or_ln40_fu_1049_p2       |    or    |      0|  0|  32|          32|           3|
    |or_ln41_1_fu_489_p2      |    or    |      0|  0|  34|          34|           3|
    |or_ln41_fu_1140_p2       |    or    |      0|  0|  32|          32|           3|
    |or_ln42_1_fu_504_p2      |    or    |      0|  0|  34|          34|           3|
    |or_ln42_fu_1163_p2       |    or    |      0|  0|  32|          32|           3|
    |select_ln33_1_fu_578_p3  |  select  |      0|  0|  29|           1|           1|
    |select_ln33_fu_570_p3    |  select  |      0|  0|  29|           1|          29|
    |select_ln35_fu_653_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln36_fu_745_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln37_fu_836_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln38_fu_927_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln39_fu_1018_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln40_fu_1109_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln41_fu_1235_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln42_fu_1303_p3   |  select  |      0|  0|   2|           1|           2|
    |temp_11_fu_1117_p3       |  select  |      0|  0|  26|           1|          26|
    |temp_13_fu_1243_p3       |  select  |      0|  0|  26|           1|          26|
    |temp_15_fu_1311_p3       |  select  |      0|  0|  26|           1|          26|
    |temp_1_fu_661_p3         |  select  |      0|  0|  26|           1|          26|
    |temp_3_fu_753_p3         |  select  |      0|  0|  26|           1|          26|
    |temp_5_fu_844_p3         |  select  |      0|  0|  26|           1|          26|
    |temp_7_fu_935_p3         |  select  |      0|  0|  26|           1|          26|
    |temp_9_fu_1026_p3        |  select  |      0|  0|  26|           1|          26|
    |shl_ln35_fu_610_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln36_fu_702_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln37_fu_793_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln38_fu_884_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln39_fu_975_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln40_fu_1066_p2      |    shl   |      0|  0|  85|          32|          32|
    |shl_ln41_fu_1192_p2      |    shl   |      0|  0|  85|          32|          32|
    |shl_ln42_fu_1260_p2      |    shl   |      0|  0|  85|          32|          32|
    |temp_10_fu_1103_p2       |    xor   |      0|  0|   6|           1|           2|
    |temp_12_fu_1229_p2       |    xor   |      0|  0|   6|           1|           2|
    |temp_14_fu_1297_p2       |    xor   |      0|  0|   6|           1|           2|
    |temp_2_fu_739_p2         |    xor   |      0|  0|   6|           1|           2|
    |temp_4_fu_830_p2         |    xor   |      0|  0|   6|           1|           2|
    |temp_6_fu_921_p2         |    xor   |      0|  0|   6|           1|           2|
    |temp_8_fu_1012_p2        |    xor   |      0|  0|   6|           1|           2|
    |temp_fu_647_p2           |    xor   |      0|  0|   6|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|2713|        1712|        1553|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  53|         12|    1|         12|
    |dither_address0   |  41|          8|    6|         48|
    |dst_address0      |  44|          9|    3|         27|
    |dst_d0            |  44|          9|   32|        288|
    |phi_mul1_reg_352  |   9|          2|   32|         64|
    |phi_mul_reg_340   |   9|          2|   32|         64|
    |src_address0      |  41|          8|    3|         24|
    |x_0_reg_364       |   9|          2|   32|         64|
    |y_0_reg_329       |   9|          2|   31|         62|
    +------------------+----+-----------+-----+-----------+
    |Total             | 259|         54|  172|        653|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln31_1_reg_1366     |  32|   0|   32|          0|
    |add_ln31_reg_1361       |  32|   0|   32|          0|
    |add_ln41_2_reg_1487     |  32|   0|   32|          0|
    |add_ln42_2_reg_1497     |  32|   0|   32|          0|
    |ap_CS_fsm               |  11|   0|   11|          0|
    |d_reg_1379              |   3|   0|    6|          3|
    |dither_addr_1_reg_1389  |   3|   0|    6|          3|
    |dither_addr_2_reg_1394  |   3|   0|    6|          3|
    |dither_addr_3_reg_1399  |   3|   0|    6|          3|
    |dither_addr_4_reg_1404  |   3|   0|    6|          3|
    |dither_addr_5_reg_1409  |   3|   0|    6|          3|
    |dither_addr_6_reg_1414  |   3|   0|    6|          3|
    |dither_addr_reg_1384    |   3|   0|    6|          3|
    |or_ln36_reg_1432        |  31|   0|   32|          1|
    |or_ln37_reg_1442        |  31|   0|   32|          1|
    |or_ln38_reg_1452        |  30|   0|   32|          2|
    |or_ln39_reg_1462        |  31|   0|   32|          1|
    |or_ln40_reg_1472        |  30|   0|   32|          2|
    |phi_mul1_reg_352        |  32|   0|   32|          0|
    |phi_mul_reg_340         |  32|   0|   32|          0|
    |temp_15_reg_1507        |  26|   0|   26|          0|
    |tmp_11_reg_1419         |  29|   0|   32|          3|
    |x_0_reg_364             |  32|   0|   32|          0|
    |x_reg_1502              |  32|   0|   32|          0|
    |y_0_reg_329             |  31|   0|   31|          0|
    |y_reg_1374              |  31|   0|   31|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 561|   0|  595|         34|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | store_slice_c | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | store_slice_c | return value |
|ap_start         |  in |    1| ap_ctrl_hs | store_slice_c | return value |
|ap_done          | out |    1| ap_ctrl_hs | store_slice_c | return value |
|ap_idle          | out |    1| ap_ctrl_hs | store_slice_c | return value |
|ap_ready         | out |    1| ap_ctrl_hs | store_slice_c | return value |
|dst_address0     | out |    3|  ap_memory |      dst      |     array    |
|dst_ce0          | out |    1|  ap_memory |      dst      |     array    |
|dst_we0          | out |    1|  ap_memory |      dst      |     array    |
|dst_d0           | out |   32|  ap_memory |      dst      |     array    |
|src_address0     | out |    3|  ap_memory |      src      |     array    |
|src_ce0          | out |    1|  ap_memory |      src      |     array    |
|src_q0           |  in |   32|  ap_memory |      src      |     array    |
|src_address1     | out |    3|  ap_memory |      src      |     array    |
|src_ce1          | out |    1|  ap_memory |      src      |     array    |
|src_q1           |  in |   32|  ap_memory |      src      |     array    |
|dst_linesize     |  in |   32|   ap_none  |  dst_linesize |    scalar    |
|src_linesize     |  in |   32|   ap_none  |  src_linesize |    scalar    |
|width            |  in |   32|   ap_none  |     width     |    scalar    |
|height           |  in |   32|   ap_none  |     height    |    scalar    |
|log2_scale       |  in |   32|   ap_none  |   log2_scale  |    scalar    |
|dither_address0  | out |    6|  ap_memory |     dither    |     array    |
|dither_ce0       | out |    1|  ap_memory |     dither    |     array    |
|dither_q0        |  in |   32|  ap_memory |     dither    |     array    |
|dither_address1  | out |    6|  ap_memory |     dither    |     array    |
|dither_ce1       | out |    1|  ap_memory |     dither    |     array    |
|dither_q1        |  in |   32|  ap_memory |     dither    |     array    |
+-----------------+-----+-----+------------+---------------+--------------+

