-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_mdc is
port (
    width : IN STD_LOGIC_VECTOR (31 downto 0);
    height : IN STD_LOGIC_VECTOR (31 downto 0);
    src_V_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    dst_V_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    src_V_TVALID : IN STD_LOGIC;
    src_V_TREADY : OUT STD_LOGIC;
    dst_V_TVALID : OUT STD_LOGIC;
    dst_V_TREADY : IN STD_LOGIC );
end;


architecture behav of conv_mdc is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "conv_mdc,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2104-2-i,HLS_INPUT_CLOCK=6.660000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=5.728000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=44,HLS_SYN_DSP=48,HLS_SYN_FF=1785,HLS_SYN_LUT=3245,HLS_VERSION=2019_2_1}";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal conv_mdc_entry7_U0_ap_start : STD_LOGIC;
    signal conv_mdc_entry7_U0_ap_done : STD_LOGIC;
    signal conv_mdc_entry7_U0_ap_continue : STD_LOGIC;
    signal conv_mdc_entry7_U0_ap_idle : STD_LOGIC;
    signal conv_mdc_entry7_U0_ap_ready : STD_LOGIC;
    signal conv_mdc_entry7_U0_start_out : STD_LOGIC;
    signal conv_mdc_entry7_U0_start_write : STD_LOGIC;
    signal conv_mdc_entry7_U0_width_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_mdc_entry7_U0_width_out_write : STD_LOGIC;
    signal conv_mdc_entry7_U0_width_out1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_mdc_entry7_U0_width_out1_write : STD_LOGIC;
    signal conv_mdc_entry7_U0_height_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_mdc_entry7_U0_height_out_write : STD_LOGIC;
    signal conv_mdc_entry7_U0_height_out2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_mdc_entry7_U0_height_out2_write : STD_LOGIC;
    signal Block_proc_U0_ap_start : STD_LOGIC;
    signal Block_proc_U0_ap_done : STD_LOGIC;
    signal Block_proc_U0_ap_continue : STD_LOGIC;
    signal Block_proc_U0_ap_idle : STD_LOGIC;
    signal Block_proc_U0_ap_ready : STD_LOGIC;
    signal Block_proc_U0_start_out : STD_LOGIC;
    signal Block_proc_U0_start_write : STD_LOGIC;
    signal Block_proc_U0_width_read : STD_LOGIC;
    signal Block_proc_U0_height_read : STD_LOGIC;
    signal Block_proc_U0_width_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_proc_U0_width_out_write : STD_LOGIC;
    signal Block_proc_U0_height_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_proc_U0_height_out_write : STD_LOGIC;
    signal Block_proc_U0_vconv_xlim_out_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_proc_U0_vconv_xlim_out_out_write : STD_LOGIC;
    signal Loop_HConvH_proc6_U0_ap_start : STD_LOGIC;
    signal Loop_HConvH_proc6_U0_ap_done : STD_LOGIC;
    signal Loop_HConvH_proc6_U0_ap_continue : STD_LOGIC;
    signal Loop_HConvH_proc6_U0_ap_idle : STD_LOGIC;
    signal Loop_HConvH_proc6_U0_ap_ready : STD_LOGIC;
    signal Loop_HConvH_proc6_U0_start_out : STD_LOGIC;
    signal Loop_HConvH_proc6_U0_start_write : STD_LOGIC;
    signal Loop_HConvH_proc6_U0_height_read : STD_LOGIC;
    signal Loop_HConvH_proc6_U0_width_read : STD_LOGIC;
    signal Loop_HConvH_proc6_U0_src_V_TREADY : STD_LOGIC;
    signal Loop_HConvH_proc6_U0_hconv_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_HConvH_proc6_U0_hconv_V_write : STD_LOGIC;
    signal Loop_VConvH_proc_U0_ap_start : STD_LOGIC;
    signal Loop_VConvH_proc_U0_ap_done : STD_LOGIC;
    signal Loop_VConvH_proc_U0_ap_continue : STD_LOGIC;
    signal Loop_VConvH_proc_U0_ap_idle : STD_LOGIC;
    signal Loop_VConvH_proc_U0_ap_ready : STD_LOGIC;
    signal Loop_VConvH_proc_U0_height_read : STD_LOGIC;
    signal Loop_VConvH_proc_U0_vconv_xlim_loc_read : STD_LOGIC;
    signal Loop_VConvH_proc_U0_hconv_V_read : STD_LOGIC;
    signal Loop_VConvH_proc_U0_vconv_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VConvH_proc_U0_vconv_V_write : STD_LOGIC;
    signal Loop_VConvH_proc_U0_height_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VConvH_proc_U0_height_out_write : STD_LOGIC;
    signal Loop_VConvH_proc_U0_vconv_xlim_loc_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VConvH_proc_U0_vconv_xlim_loc_out_write : STD_LOGIC;
    signal Loop_Border_proc_U0_ap_start : STD_LOGIC;
    signal Loop_Border_proc_U0_ap_done : STD_LOGIC;
    signal Loop_Border_proc_U0_ap_continue : STD_LOGIC;
    signal Loop_Border_proc_U0_ap_idle : STD_LOGIC;
    signal Loop_Border_proc_U0_ap_ready : STD_LOGIC;
    signal Loop_Border_proc_U0_width_read : STD_LOGIC;
    signal Loop_Border_proc_U0_height_read : STD_LOGIC;
    signal Loop_Border_proc_U0_dst_V_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_Border_proc_U0_dst_V_TVALID : STD_LOGIC;
    signal Loop_Border_proc_U0_vconv_xlim_loc_read : STD_LOGIC;
    signal Loop_Border_proc_U0_vconv_V_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal width_c_full_n : STD_LOGIC;
    signal width_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal width_c_empty_n : STD_LOGIC;
    signal width_c163_full_n : STD_LOGIC;
    signal width_c163_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal width_c163_empty_n : STD_LOGIC;
    signal height_c_full_n : STD_LOGIC;
    signal height_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal height_c_empty_n : STD_LOGIC;
    signal height_c164_full_n : STD_LOGIC;
    signal height_c164_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal height_c164_empty_n : STD_LOGIC;
    signal width_c165_full_n : STD_LOGIC;
    signal width_c165_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal width_c165_empty_n : STD_LOGIC;
    signal height_c166_full_n : STD_LOGIC;
    signal height_c166_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal height_c166_empty_n : STD_LOGIC;
    signal vconv_xlim_loc_c_full_n : STD_LOGIC;
    signal vconv_xlim_loc_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal vconv_xlim_loc_c_empty_n : STD_LOGIC;
    signal hconv_V_full_n : STD_LOGIC;
    signal hconv_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal hconv_V_empty_n : STD_LOGIC;
    signal vconv_V_full_n : STD_LOGIC;
    signal vconv_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal vconv_V_empty_n : STD_LOGIC;
    signal height_c167_full_n : STD_LOGIC;
    signal height_c167_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal height_c167_empty_n : STD_LOGIC;
    signal vconv_xlim_loc_c168_full_n : STD_LOGIC;
    signal vconv_xlim_loc_c168_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal vconv_xlim_loc_c168_empty_n : STD_LOGIC;
    signal start_for_Block_proc_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Block_proc_U0_full_n : STD_LOGIC;
    signal start_for_Block_proc_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Block_proc_U0_empty_n : STD_LOGIC;
    signal start_for_Loop_Border_proc_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_Border_proc_U0_full_n : STD_LOGIC;
    signal start_for_Loop_Border_proc_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_Border_proc_U0_empty_n : STD_LOGIC;
    signal start_for_Loop_VConvH_proc_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_VConvH_proc_U0_full_n : STD_LOGIC;
    signal start_for_Loop_VConvH_proc_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_VConvH_proc_U0_empty_n : STD_LOGIC;
    signal Loop_VConvH_proc_U0_start_full_n : STD_LOGIC;
    signal Loop_VConvH_proc_U0_start_write : STD_LOGIC;
    signal Loop_Border_proc_U0_start_full_n : STD_LOGIC;
    signal Loop_Border_proc_U0_start_write : STD_LOGIC;

    component conv_mdc_entry7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        width : IN STD_LOGIC_VECTOR (31 downto 0);
        height : IN STD_LOGIC_VECTOR (31 downto 0);
        width_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        width_out_full_n : IN STD_LOGIC;
        width_out_write : OUT STD_LOGIC;
        width_out1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        width_out1_full_n : IN STD_LOGIC;
        width_out1_write : OUT STD_LOGIC;
        height_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        height_out_full_n : IN STD_LOGIC;
        height_out_write : OUT STD_LOGIC;
        height_out2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        height_out2_full_n : IN STD_LOGIC;
        height_out2_write : OUT STD_LOGIC );
    end component;


    component Block_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        width_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        width_empty_n : IN STD_LOGIC;
        width_read : OUT STD_LOGIC;
        height_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        height_empty_n : IN STD_LOGIC;
        height_read : OUT STD_LOGIC;
        width_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        width_out_full_n : IN STD_LOGIC;
        width_out_write : OUT STD_LOGIC;
        height_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        height_out_full_n : IN STD_LOGIC;
        height_out_write : OUT STD_LOGIC;
        vconv_xlim_out_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        vconv_xlim_out_out_full_n : IN STD_LOGIC;
        vconv_xlim_out_out_write : OUT STD_LOGIC );
    end component;


    component Loop_HConvH_proc6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        height_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        height_empty_n : IN STD_LOGIC;
        height_read : OUT STD_LOGIC;
        width_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        width_empty_n : IN STD_LOGIC;
        width_read : OUT STD_LOGIC;
        src_V_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        src_V_TVALID : IN STD_LOGIC;
        src_V_TREADY : OUT STD_LOGIC;
        hconv_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        hconv_V_full_n : IN STD_LOGIC;
        hconv_V_write : OUT STD_LOGIC );
    end component;


    component Loop_VConvH_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        height_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        height_empty_n : IN STD_LOGIC;
        height_read : OUT STD_LOGIC;
        vconv_xlim_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        vconv_xlim_loc_empty_n : IN STD_LOGIC;
        vconv_xlim_loc_read : OUT STD_LOGIC;
        hconv_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        hconv_V_empty_n : IN STD_LOGIC;
        hconv_V_read : OUT STD_LOGIC;
        vconv_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        vconv_V_full_n : IN STD_LOGIC;
        vconv_V_write : OUT STD_LOGIC;
        height_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        height_out_full_n : IN STD_LOGIC;
        height_out_write : OUT STD_LOGIC;
        vconv_xlim_loc_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        vconv_xlim_loc_out_full_n : IN STD_LOGIC;
        vconv_xlim_loc_out_write : OUT STD_LOGIC );
    end component;


    component Loop_Border_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        width_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        width_empty_n : IN STD_LOGIC;
        width_read : OUT STD_LOGIC;
        height_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        height_empty_n : IN STD_LOGIC;
        height_read : OUT STD_LOGIC;
        dst_V_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        dst_V_TVALID : OUT STD_LOGIC;
        dst_V_TREADY : IN STD_LOGIC;
        vconv_xlim_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        vconv_xlim_loc_empty_n : IN STD_LOGIC;
        vconv_xlim_loc_read : OUT STD_LOGIC;
        vconv_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        vconv_V_empty_n : IN STD_LOGIC;
        vconv_V_read : OUT STD_LOGIC );
    end component;


    component fifo_w32_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d3_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Block_pmb6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Loop_Boncg IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Loop_VCocq IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    conv_mdc_entry7_U0 : component conv_mdc_entry7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_mdc_entry7_U0_ap_start,
        start_full_n => start_for_Block_proc_U0_full_n,
        ap_done => conv_mdc_entry7_U0_ap_done,
        ap_continue => conv_mdc_entry7_U0_ap_continue,
        ap_idle => conv_mdc_entry7_U0_ap_idle,
        ap_ready => conv_mdc_entry7_U0_ap_ready,
        start_out => conv_mdc_entry7_U0_start_out,
        start_write => conv_mdc_entry7_U0_start_write,
        width => width,
        height => height,
        width_out_din => conv_mdc_entry7_U0_width_out_din,
        width_out_full_n => width_c_full_n,
        width_out_write => conv_mdc_entry7_U0_width_out_write,
        width_out1_din => conv_mdc_entry7_U0_width_out1_din,
        width_out1_full_n => width_c163_full_n,
        width_out1_write => conv_mdc_entry7_U0_width_out1_write,
        height_out_din => conv_mdc_entry7_U0_height_out_din,
        height_out_full_n => height_c_full_n,
        height_out_write => conv_mdc_entry7_U0_height_out_write,
        height_out2_din => conv_mdc_entry7_U0_height_out2_din,
        height_out2_full_n => height_c164_full_n,
        height_out2_write => conv_mdc_entry7_U0_height_out2_write);

    Block_proc_U0 : component Block_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_proc_U0_ap_start,
        start_full_n => start_for_Loop_Border_proc_U0_full_n,
        ap_done => Block_proc_U0_ap_done,
        ap_continue => Block_proc_U0_ap_continue,
        ap_idle => Block_proc_U0_ap_idle,
        ap_ready => Block_proc_U0_ap_ready,
        start_out => Block_proc_U0_start_out,
        start_write => Block_proc_U0_start_write,
        width_dout => width_c_dout,
        width_empty_n => width_c_empty_n,
        width_read => Block_proc_U0_width_read,
        height_dout => height_c_dout,
        height_empty_n => height_c_empty_n,
        height_read => Block_proc_U0_height_read,
        width_out_din => Block_proc_U0_width_out_din,
        width_out_full_n => width_c165_full_n,
        width_out_write => Block_proc_U0_width_out_write,
        height_out_din => Block_proc_U0_height_out_din,
        height_out_full_n => height_c166_full_n,
        height_out_write => Block_proc_U0_height_out_write,
        vconv_xlim_out_out_din => Block_proc_U0_vconv_xlim_out_out_din,
        vconv_xlim_out_out_full_n => vconv_xlim_loc_c_full_n,
        vconv_xlim_out_out_write => Block_proc_U0_vconv_xlim_out_out_write);

    Loop_HConvH_proc6_U0 : component Loop_HConvH_proc6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_HConvH_proc6_U0_ap_start,
        start_full_n => start_for_Loop_VConvH_proc_U0_full_n,
        ap_done => Loop_HConvH_proc6_U0_ap_done,
        ap_continue => Loop_HConvH_proc6_U0_ap_continue,
        ap_idle => Loop_HConvH_proc6_U0_ap_idle,
        ap_ready => Loop_HConvH_proc6_U0_ap_ready,
        start_out => Loop_HConvH_proc6_U0_start_out,
        start_write => Loop_HConvH_proc6_U0_start_write,
        height_dout => height_c164_dout,
        height_empty_n => height_c164_empty_n,
        height_read => Loop_HConvH_proc6_U0_height_read,
        width_dout => width_c163_dout,
        width_empty_n => width_c163_empty_n,
        width_read => Loop_HConvH_proc6_U0_width_read,
        src_V_TDATA => src_V_TDATA,
        src_V_TVALID => src_V_TVALID,
        src_V_TREADY => Loop_HConvH_proc6_U0_src_V_TREADY,
        hconv_V_din => Loop_HConvH_proc6_U0_hconv_V_din,
        hconv_V_full_n => hconv_V_full_n,
        hconv_V_write => Loop_HConvH_proc6_U0_hconv_V_write);

    Loop_VConvH_proc_U0 : component Loop_VConvH_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_VConvH_proc_U0_ap_start,
        ap_done => Loop_VConvH_proc_U0_ap_done,
        ap_continue => Loop_VConvH_proc_U0_ap_continue,
        ap_idle => Loop_VConvH_proc_U0_ap_idle,
        ap_ready => Loop_VConvH_proc_U0_ap_ready,
        height_dout => height_c166_dout,
        height_empty_n => height_c166_empty_n,
        height_read => Loop_VConvH_proc_U0_height_read,
        vconv_xlim_loc_dout => vconv_xlim_loc_c_dout,
        vconv_xlim_loc_empty_n => vconv_xlim_loc_c_empty_n,
        vconv_xlim_loc_read => Loop_VConvH_proc_U0_vconv_xlim_loc_read,
        hconv_V_dout => hconv_V_dout,
        hconv_V_empty_n => hconv_V_empty_n,
        hconv_V_read => Loop_VConvH_proc_U0_hconv_V_read,
        vconv_V_din => Loop_VConvH_proc_U0_vconv_V_din,
        vconv_V_full_n => vconv_V_full_n,
        vconv_V_write => Loop_VConvH_proc_U0_vconv_V_write,
        height_out_din => Loop_VConvH_proc_U0_height_out_din,
        height_out_full_n => height_c167_full_n,
        height_out_write => Loop_VConvH_proc_U0_height_out_write,
        vconv_xlim_loc_out_din => Loop_VConvH_proc_U0_vconv_xlim_loc_out_din,
        vconv_xlim_loc_out_full_n => vconv_xlim_loc_c168_full_n,
        vconv_xlim_loc_out_write => Loop_VConvH_proc_U0_vconv_xlim_loc_out_write);

    Loop_Border_proc_U0 : component Loop_Border_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_Border_proc_U0_ap_start,
        ap_done => Loop_Border_proc_U0_ap_done,
        ap_continue => Loop_Border_proc_U0_ap_continue,
        ap_idle => Loop_Border_proc_U0_ap_idle,
        ap_ready => Loop_Border_proc_U0_ap_ready,
        width_dout => width_c165_dout,
        width_empty_n => width_c165_empty_n,
        width_read => Loop_Border_proc_U0_width_read,
        height_dout => height_c167_dout,
        height_empty_n => height_c167_empty_n,
        height_read => Loop_Border_proc_U0_height_read,
        dst_V_TDATA => Loop_Border_proc_U0_dst_V_TDATA,
        dst_V_TVALID => Loop_Border_proc_U0_dst_V_TVALID,
        dst_V_TREADY => dst_V_TREADY,
        vconv_xlim_loc_dout => vconv_xlim_loc_c168_dout,
        vconv_xlim_loc_empty_n => vconv_xlim_loc_c168_empty_n,
        vconv_xlim_loc_read => Loop_Border_proc_U0_vconv_xlim_loc_read,
        vconv_V_dout => vconv_V_dout,
        vconv_V_empty_n => vconv_V_empty_n,
        vconv_V_read => Loop_Border_proc_U0_vconv_V_read);

    width_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_mdc_entry7_U0_width_out_din,
        if_full_n => width_c_full_n,
        if_write => conv_mdc_entry7_U0_width_out_write,
        if_dout => width_c_dout,
        if_empty_n => width_c_empty_n,
        if_read => Block_proc_U0_width_read);

    width_c163_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_mdc_entry7_U0_width_out1_din,
        if_full_n => width_c163_full_n,
        if_write => conv_mdc_entry7_U0_width_out1_write,
        if_dout => width_c163_dout,
        if_empty_n => width_c163_empty_n,
        if_read => Loop_HConvH_proc6_U0_width_read);

    height_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_mdc_entry7_U0_height_out_din,
        if_full_n => height_c_full_n,
        if_write => conv_mdc_entry7_U0_height_out_write,
        if_dout => height_c_dout,
        if_empty_n => height_c_empty_n,
        if_read => Block_proc_U0_height_read);

    height_c164_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_mdc_entry7_U0_height_out2_din,
        if_full_n => height_c164_full_n,
        if_write => conv_mdc_entry7_U0_height_out2_write,
        if_dout => height_c164_dout,
        if_empty_n => height_c164_empty_n,
        if_read => Loop_HConvH_proc6_U0_height_read);

    width_c165_U : component fifo_w32_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_proc_U0_width_out_din,
        if_full_n => width_c165_full_n,
        if_write => Block_proc_U0_width_out_write,
        if_dout => width_c165_dout,
        if_empty_n => width_c165_empty_n,
        if_read => Loop_Border_proc_U0_width_read);

    height_c166_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_proc_U0_height_out_din,
        if_full_n => height_c166_full_n,
        if_write => Block_proc_U0_height_out_write,
        if_dout => height_c166_dout,
        if_empty_n => height_c166_empty_n,
        if_read => Loop_VConvH_proc_U0_height_read);

    vconv_xlim_loc_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_proc_U0_vconv_xlim_out_out_din,
        if_full_n => vconv_xlim_loc_c_full_n,
        if_write => Block_proc_U0_vconv_xlim_out_out_write,
        if_dout => vconv_xlim_loc_c_dout,
        if_empty_n => vconv_xlim_loc_c_empty_n,
        if_read => Loop_VConvH_proc_U0_vconv_xlim_loc_read);

    hconv_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_HConvH_proc6_U0_hconv_V_din,
        if_full_n => hconv_V_full_n,
        if_write => Loop_HConvH_proc6_U0_hconv_V_write,
        if_dout => hconv_V_dout,
        if_empty_n => hconv_V_empty_n,
        if_read => Loop_VConvH_proc_U0_hconv_V_read);

    vconv_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_VConvH_proc_U0_vconv_V_din,
        if_full_n => vconv_V_full_n,
        if_write => Loop_VConvH_proc_U0_vconv_V_write,
        if_dout => vconv_V_dout,
        if_empty_n => vconv_V_empty_n,
        if_read => Loop_Border_proc_U0_vconv_V_read);

    height_c167_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_VConvH_proc_U0_height_out_din,
        if_full_n => height_c167_full_n,
        if_write => Loop_VConvH_proc_U0_height_out_write,
        if_dout => height_c167_dout,
        if_empty_n => height_c167_empty_n,
        if_read => Loop_Border_proc_U0_height_read);

    vconv_xlim_loc_c168_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_VConvH_proc_U0_vconv_xlim_loc_out_din,
        if_full_n => vconv_xlim_loc_c168_full_n,
        if_write => Loop_VConvH_proc_U0_vconv_xlim_loc_out_write,
        if_dout => vconv_xlim_loc_c168_dout,
        if_empty_n => vconv_xlim_loc_c168_empty_n,
        if_read => Loop_Border_proc_U0_vconv_xlim_loc_read);

    start_for_Block_pmb6_U : component start_for_Block_pmb6
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Block_proc_U0_din,
        if_full_n => start_for_Block_proc_U0_full_n,
        if_write => conv_mdc_entry7_U0_start_write,
        if_dout => start_for_Block_proc_U0_dout,
        if_empty_n => start_for_Block_proc_U0_empty_n,
        if_read => Block_proc_U0_ap_ready);

    start_for_Loop_Boncg_U : component start_for_Loop_Boncg
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Loop_Border_proc_U0_din,
        if_full_n => start_for_Loop_Border_proc_U0_full_n,
        if_write => Block_proc_U0_start_write,
        if_dout => start_for_Loop_Border_proc_U0_dout,
        if_empty_n => start_for_Loop_Border_proc_U0_empty_n,
        if_read => Loop_Border_proc_U0_ap_ready);

    start_for_Loop_VCocq_U : component start_for_Loop_VCocq
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Loop_VConvH_proc_U0_din,
        if_full_n => start_for_Loop_VConvH_proc_U0_full_n,
        if_write => Loop_HConvH_proc6_U0_start_write,
        if_dout => start_for_Loop_VConvH_proc_U0_dout,
        if_empty_n => start_for_Loop_VConvH_proc_U0_empty_n,
        if_read => Loop_VConvH_proc_U0_ap_ready);




    Block_proc_U0_ap_continue <= ap_const_logic_1;
    Block_proc_U0_ap_start <= start_for_Block_proc_U0_empty_n;
    Loop_Border_proc_U0_ap_continue <= ap_const_logic_1;
    Loop_Border_proc_U0_ap_start <= start_for_Loop_Border_proc_U0_empty_n;
    Loop_Border_proc_U0_start_full_n <= ap_const_logic_1;
    Loop_Border_proc_U0_start_write <= ap_const_logic_0;
    Loop_HConvH_proc6_U0_ap_continue <= ap_const_logic_1;
    Loop_HConvH_proc6_U0_ap_start <= ap_const_logic_1;
    Loop_VConvH_proc_U0_ap_continue <= ap_const_logic_1;
    Loop_VConvH_proc_U0_ap_start <= start_for_Loop_VConvH_proc_U0_empty_n;
    Loop_VConvH_proc_U0_start_full_n <= ap_const_logic_1;
    Loop_VConvH_proc_U0_start_write <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_continue <= ap_const_logic_0;
    conv_mdc_entry7_U0_ap_continue <= ap_const_logic_1;
    conv_mdc_entry7_U0_ap_start <= ap_const_logic_1;
    dst_V_TDATA <= Loop_Border_proc_U0_dst_V_TDATA;
    dst_V_TVALID <= Loop_Border_proc_U0_dst_V_TVALID;
    src_V_TREADY <= Loop_HConvH_proc6_U0_src_V_TREADY;
    start_for_Block_proc_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Loop_Border_proc_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Loop_VConvH_proc_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
