
                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)

        Version G-2012.06-ICC-SP2 for RHEL64 -- Aug 24, 2012

Zroute is the default router for ICC, ICC-PC and ICC-DP in IC Compiler.
         Classic router will continue to be fully supported.

               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
Initializing gui preferences from file  /home/ahesham/.synopsys_icc_prefs.tcl
##############################################
########### 1. DESIGN SETUP ##################
##############################################
set design johnson_counter
johnson_counter
sh rm -rf $design
set sc_dir "/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12
set_app_var search_path "/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM 			 /home/mohamed/Desktop/johnson/rtl"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM     /home/mohamed/Desktop/johnson/rtl
set_app_var link_library "* NangateOpenCellLibrary_ss0p95vn40c.db"
* NangateOpenCellLibrary_ss0p95vn40c.db
set_app_var target_library "NangateOpenCellLibrary_ss0p95vn40c.db"
NangateOpenCellLibrary_ss0p95vn40c.db
create_mw_lib   ./${design}                 -technology $sc_dir/tech/techfile/milkyway/FreePDK45_10m.tf 		-mw_reference_library $sc_dir/lib/Back_End/mdb 		-hier_separator {/} 		-bus_naming_style {[%d]} 		-open
Start to load technology file /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/techfile/milkyway/FreePDK45_10m.tf.
Warning: ContactCode 'VIA45' has undefined or zero enclosures. (line 1102). (TFCHK-073)
Warning: ContactCode 'VIA56' has undefined or zero enclosures. (line 1119). (TFCHK-073)
Warning: ContactCode 'VIA78' has undefined or zero enclosures. (line 1153). (TFCHK-073)
Warning: ContactCode 'VIA89' has undefined or zero enclosures. (line 1170). (TFCHK-073)
Warning: ContactCode 'VIA910' has undefined or zero enclosures. (line 1187). (TFCHK-073)
Warning: Layer 'metal1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.13 or 0.165. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 0.19 that does not match the recommended wire-to-via pitch 0.175 or 0.14. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.38 that does not match the recommended wire-to-via pitch 0.14 or 0.175. (TFCHK-049)
Warning: Layer 'metal4' has a pitch 0.38 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal5' has a pitch 0.76 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal6' has a pitch 0.76 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal7' has a pitch 1.52 that does not match the recommended wire-to-via pitch 0.8. (TFCHK-049)
Warning: Layer 'metal8' has a pitch 1.52 that does not match the recommended wire-to-via pitch 0.8. (TFCHK-049)
Warning: Layer 'metal9' has a pitch 3.04 that does not match the recommended wire-to-via pitch 1.6. (TFCHK-049)
Warning: Layer 'metal10' has a pitch 3.04 that does not match the recommended wire-to-via pitch 1.6. (TFCHK-049)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/techfile/milkyway/FreePDK45_10m.tf has been loaded successfully.
{johnson_counter}
set tlupmax "$sc_dir/tech/rcxt/FreePDK45_10m_Cmax.tlup"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmax.tlup
set tlupmin "$sc_dir/tech/rcxt/FreePDK45_10m_Cmin.tlup"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmin.tlup
set tech2itf "$sc_dir/tech/rcxt/FreePDK45_10m.map"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m.map
set_tlu_plus_files -max_tluplus $tlupmax                    -min_tluplus $tlupmin      		   -tech2itf_map $tech2itf
1
import_designs  ../syn/output/${design}.v                 -format verilog 		-top ${design} 		-cel ${design}
Loading db file '/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db'
Warning: Conflict unit found: MW tech file resistance unit is kOhm; Main Library resistance unit is MOhm. (IFS-007)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Compiling source file /home/ahesham/Desktop/PnR and synthesis/syn/output/johnson_counter.v

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****
Compiling source file /home/ahesham/Desktop/PnR and synthesis/syn/output/johnson_counter.v

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'johnson_counter.CEL' now...
Total number of cell instances: 4
Total number of nets: 7
Total number of ports: 6 (include 0 PG ports)
Total number of hierarchical cell instances: 1

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
source  ../syn/cons/cons.tcl
Loading db file '/usr/synopsys/IC_Compiler/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/IC_Compiler/libraries/syn/standard.sldb'
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)

  Linking design 'johnson_counter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  johnson_counter             johnson_counter.CEL
  NangateOpenCellLibrary_ss0p95vn40c (library) /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 150ms
Error: Required argument 'object_list' was not found (CMD-007)
Error: Required argument 'object_list' was not found (CMD-007)
1
set_propagated_clock [get_clocks clk]
Warning: Converting ideal clock at 'clk' to propagated clock.  (UID-477)
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
save_mw_cel -as ${design}_1_imported
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named johnson_counter_1_imported. (UIG-5)
1
##############################################
########### 2. Floorplan #####################
##############################################
## Create Starting Floorplan
############################
create_floorplan -core_utilization 0.25 	-start_first_row -flip_first_row 	-left_io2core 12.4 -bottom_io2core 12.4 -right_io2core 12.4 -top_io2core 12.4
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
Warning: Pin constraints not found for top block.  Default pin constraints are saved. (FPHSM-0010)
Warning: Cell instance Count_temp_reg_3_ is not completely placed inside top block johnson_counter (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Number of terminals created: 6.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name              Original Ports
johnson_counter                6
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
	Row Direction = HORIZONTAL
	Control Parameter =  Aspect Ratio
	Core Utilization = 0.278
	Number Of Rows = 6
	Core Width = 9.12
	Core Height = 8.4
	Aspect Ratio = 0.921
	Double Back ON
	Flip First Row = YES
	Start From First Row = YES
Planner run through successfully.
1
## CONSTRAINTS
##############
## Here, We define more constraints on your design that are related to floorplan stage.
report_ignored_layers
No ignored layers specified.
1
remove_ignored_layers -all
1
set_ignored_layers -max_routing_layer metal6
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
1
## Initial Virtual Flat Placement
#################################
## Use the following command with any of its options to meet a specific target
create_fp_placement -timing -no_hierarchy_gravity -congestion 
Reference Point: Lower Left-hand corner of Core Base Array
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
  0 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 4 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 7
Num     zero wt nets = 0
A net with highest fanout (5) is Reset
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 50% done.
coarse place 100% done.
Transferring Data to Milkyway ...
Calculating timing weight ...
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)

  Linking design 'johnson_counter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  johnson_counter             johnson_counter.CEL
  NangateOpenCellLibrary_ss0p95vn40c (library) /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 34ms
(Running rc extraction with virtual route...)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

  Loading design 'johnson_counter'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmax.tlup
TLU+ File = /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmin.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.097 0.089 (RCEX-011)
Information: Library Derived Horizontal Res : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.084 0.078 (RCEX-011)
Information: Library Derived Vertical Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)

7 nets processed. 
Router succeeded.
rc extraction finished.
CPU time for rc extraction =    0:00:00
Elapsed time for rc extraction =    0:00:01
Warning: High fanout net synthesis has not performed on the design yet. (VFP-432)
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.09
  Critical Path Slack:           0.51
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.05
  Total Hold Violation:         -0.12
  No. of Hold Violations:        4.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                  4
  Buf/Inv Cell Count:               0
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:         0
  Sequential Cell Count:            4
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:            0.00
  Noncombinational Area:        21.28
  Buf/Inv Area:                  0.00
  Net Area:                      0.00
  Net XLength        :         106.90
  Net YLength        :          91.82
  -----------------------------------
  Cell Area:                    21.28
  Design Area:                  21.28
  Net Length        :          198.72


  Design Rules
  -----------------------------------
  Total Number of Nets:             7
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------

CPU time for timing report =    0:00:00
Elapsed time for timing report =    0:00:00
Info: worst slack in the design is 0.507567
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
No timing violation found. Will not run timing-driven placement.
APL: calculating instance padding ...

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
    Speed = medium
    Flow Control = 1stCut(auto)
    Flow Control = 2ndCut(auto)
    Location Constraint = seePGrPGsPGpCKrCKsPHx
  Reading netlist information from DB ...
    4 placeable cells
    0 cover cells
    6 IO cells/pins
    10 cell instances
    7 nets
  Sorting cells, nets, pins ...
    net pin threshold = 17
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
    0 net(s) treated as CLOCK for clustering
    0 clock nets, 0 clocked instances (0.00%)
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
        Unit Tile        Demand      Available
             unit      80       288
    calculating design statistics ...
    Auto Set : first cut = vertical
    split into 6 row segments
    RowArea1 = total row area = 76.61 micron^2
    RowArea2 = RowArea1 - macros = 76.61 micron^2
    RowArea3 = RowArea2 - fixed standard cells = 76.61 micron^2
    RowArea4 = RowArea3 - hard blockages and preroutes = 76.61 micron^2
    RowArea5 = RowArea4 - IO pads and FC drivers = 76.61 micron^2
    RowArea6 = RowArea5 - soft blockages = 76.61 micron^2
    RowArea7 = RowArea6 - misc unusable area = 76.61 micron^2
    4 placeable standard cells in 21.28 micron^2
    6 IO pads cells/pins in 0.00 micron^2
    cell/row utilization of array <unit> = 27.78%
    max local area utilization set to be 85.56%
    Calculating track supply in GRCs ...
    Calculating routing demand in GRCs ...
        [0%] [10%] [20%] [30%] [40%] [50%] [100%]
    0 nets may need more recursive calls in pseudo route.
    Final cleanup processing ...
    Reporting placement congestion ...
      @@@ Total Overflow = 0  Max = 0  DSR = 0.59%  GRCs = 0(0.00%)
      @@@ Horz  Overflow = 0  Max = 0(0 GRCs)  DSR = 0.62%  GRCs = 0(0.00 %)
      @@@ Vert  Overflow = 0  Max = 0(0 GRCs)  DSR = 0.56%  GRCs = 0(0.00 %)
      padding porosity reached
      Inst padding 0 units
APL: instance padding calculated (cpuTime = 0 second).
overflow 0.000000 numPaddedCell 0 numChangedCell 0
Dumping placement blockages into file design_planning_blockages.tcl
Reference Point: Lower Left-hand corner of Core Base Array
Number of plan group pins = 0
  0 blocks freed
  0 bytes freed
*********************************************
Report     : Virtual Flat Placement
Design     : johnson_counter
Version    : G-2012.06-ICC-SP2
Date       : Thu Nov 29 11:11:25 2018
*********************************************

Total wirelength: 190.30
Number of 100x100 tracks cell density regions: 1
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 27.78% (at 16 16 21 20)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
*** global placement done.
Begin Overlap Removal...
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:25 2018
****************************************
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed + Fixed)
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed only)
Chip area:            288      sites, bbox (12.40 12.40 21.52 20.80) um
Std cell area:        80       sites, (non-fixed:80     fixed:0)
                      4        cells, (non-fixed:4      fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       1 
Avg. std cell width:  3.80 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 6)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:25 2018
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 4 illegal cells...
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 48 sites
	and the median cell width is 20 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes. (PSYN-1012)
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Initial legalization:  10% 20% 30% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:25 2018
****************************************

avg cell displacement:    0.073 um ( 0.05 row height)
max cell displacement:    0.089 um ( 0.06 row height)
std deviation:            0.011 um ( 0.01 row height)
number of cell moved:         4 cells (out of 4 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
create_fp_placement
Reference Point: Lower Left-hand corner of Core Base Array
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Deleted attached file -> /home/ahesham/Desktop/PnR and synthesis/pnr/johnson_counter/CEL/johnson_counter:1_8
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
Warning: No hierarchy information in design. Hierarchy gravity turned off. (VFP-415)
  0 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 4 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 7
Num     zero wt nets = 0
A net with highest fanout (5) is Reset
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 50% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : johnson_counter
Version    : G-2012.06-ICC-SP2
Date       : Thu Nov 29 11:11:25 2018
*********************************************

Total wirelength: 190.30
Number of 100x100 tracks cell density regions: 1
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 27.78% (at 16 16 21 20)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:25 2018
****************************************
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed + Fixed)
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed only)
Chip area:            288      sites, bbox (12.40 12.40 21.52 20.80) um
Std cell area:        80       sites, (non-fixed:80     fixed:0)
                      4        cells, (non-fixed:4      fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       1 
Avg. std cell width:  3.80 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 6)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:25 2018
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 4 illegal cells...
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 48 sites
	and the median cell width is 20 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes. (PSYN-1012)
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Initial legalization:  10% 20% 30% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:25 2018
****************************************

avg cell displacement:    0.073 um ( 0.05 row height)
max cell displacement:    0.089 um ( 0.06 row height)
std deviation:            0.011 um ( 0.01 row height)
number of cell moved:         4 cells (out of 4 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
##AH## ## To show design-specific blocks
gui_set_highlight_options -current_color yellow
change_selection [get_cells   johnson_counter/*]
Warning: No cell objects matched 'johnson_counter/*' (SEL-004)
##AH## gui_set_highlight_options -current_color blue
##AH## change_selection [get_cells   ALU_Control_unit/*]
##AH## gui_set_highlight_options -current_color green
##AH## change_selection [get_cells   datamem/*]
##AH## gui_set_highlight_options -current_color orange
##AH## change_selection [get_cells   reg_file/*]
## ASSESSMENT
#############
## Analyze Congestion
route_fp_proto -congestion_map_only -effort medium    
Begin global routing.
Reading database ... 
Select via(VIA910) as the default for layer(via9)

Select via(VIA89) as the default for layer(via8)

Select via(VIA78) as the default for layer(via7)

Select via(VIA67) as the default for layer(via6)

Select via(VIA56) as the default for layer(via5)

Select via(VIA45) as the default for layer(via4)

Select via(VIA34) as the default for layer(via3)

Select via(VIA23) as the default for layer(via2)

Select via(VIA12) as the default for layer(via1)

[VIA45] and [VIA34] stacking is allowed

[VIA34] and [VIA45] stacking is allowed

[VIA34] and [VIA23] stacking is allowed

[VIA23] and [VIA34] stacking is allowed

[VIA23] and [VIA12] stacking is allowed

[VIA12] and [VIA23] stacking is allowed

# Masters = 3 , # Instances = 5 , # Nets = 7

[VIA910] and [VIA89] stacking is allowed

[VIA89] and [VIA78] stacking is allowed

[VIA78] and [VIA67] stacking is allowed

[VIA67] and [VIA56] stacking is allowed

[VIA56] and [VIA45] stacking is allowed

**** WARNING:Layer (metal1) pitch (0.140) may be TOO SMALL.
	minimum required value: wire/via-down(0.130) wire/via-up(0.165)


Constructing data structure ... 

Number of plan groups = 0
Number of voltage areas = 0
user unit = 10000 db unit.
db min Grid = 5 db unit.
Design Bounding Box (0.00 0.00) (33.92 33.20)
Number of routing layers = 10.
Max routing layer = metal6
track info for layer(metal1):
Number of X routing tracks = 179.
X Track min 0.10 max 33.82, Ave. track dist = 0.19
Number of Y routing tracks = 237.
Y Track min 0.08 max 33.12, Ave. track dist = 0.14
track info for layer(metal2):
Number of X routing tracks = 179.
X Track min 0.10 max 33.82, Ave. track dist = 0.19
Number of Y routing tracks = 312.
Y Track min 0.08 max 33.12, Ave. track dist = 0.11
track info for layer(metal3):
Number of X routing tracks = 179.
X Track min 0.10 max 33.82, Ave. track dist = 0.19
Number of Y routing tracks = 87.
Y Track min 0.24 max 32.92, Ave. track dist = 0.38
track info for layer(metal4):
Number of X routing tracks = 90.
X Track min 0.10 max 33.82, Ave. track dist = 0.38
Number of Y routing tracks = 87.
Y Track min 0.24 max 32.92, Ave. track dist = 0.38
track info for layer(metal5):
Number of X routing tracks = 134.
X Track min 0.10 max 33.82, Ave. track dist = 0.25
Number of Y routing tracks = 42.
Y Track min 1.00 max 32.16, Ave. track dist = 0.76
track info for layer(metal6):
Number of X routing tracks = 46.
X Track min 0.10 max 33.82, Ave. track dist = 0.75
Number of Y routing tracks = 42.
Y Track min 1.00 max 32.16, Ave. track dist = 0.76
track info for layer(metal7):
Number of X routing tracks = 68.
X Track min 0.10 max 33.82, Ave. track dist = 0.50
Number of Y routing tracks = 21.
Y Track min 1.76 max 32.16, Ave. track dist = 1.52
track info for layer(metal8):
Number of X routing tracks = 24.
X Track min 0.10 max 33.82, Ave. track dist = 1.47
Number of Y routing tracks = 21.
Y Track min 1.76 max 32.16, Ave. track dist = 1.52
track info for layer(metal9):
Number of X routing tracks = 35.
X Track min 0.10 max 33.82, Ave. track dist = 0.99
Number of Y routing tracks = 10.
Y Track min 3.28 max 30.64, Ave. track dist = 3.04
track info for layer(metal10):
Number of X routing tracks = 13.
X Track min 0.10 max 33.82, Ave. track dist = 2.81
Number of Y routing tracks = 10.
Y Track min 3.28 max 30.64, Ave. track dist = 3.04
Creating uniform X GGrids ...
Creating uniform Y GGrids ...
Number of X global grids = 13.
Number of Y global grids = 13.
X global grid min 0.00 max 34.92, Ave. ggrid dist = 2.91
Y global grid min 0.00 max 34.20, Ave. ggrid dist = 2.85
Number of instances = 5.
Number of signal/clock nets = 7.
Number of net ports = 23.
Average number of ports per net = 3.29
Largest net Reset has 5 ports.
Number of GCells = 1440.
VR: Init Virtual Routing - Level 1

VR: ignore voltage areas

VR: Virtual Routing Completed

Number of nets to route = 7.
Begin Initial routing ...
Initial routing completed.
Initial. Routing result:
Initial. Both Dirs: Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. H routing: Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. V routing: Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal1   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal2   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal3   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal4   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal5   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal6   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal7   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal8   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal9   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. metal10  : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
Initial. Total wire length = 181.83
Initial. Layer metal1 wire length = 0.00
Initial. Layer metal2 wire length = 77.86
Initial. Layer metal3 wire length = 103.97
Initial. Layer metal4 wire length = 0.00
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Via VIA12 count = 17
Initial. Via VIA23 count = 18
Initial. Via VIA34 count = 0
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Begin Rerouting ... 
Congestion is minimized. Quit rerouting.
Begin Phase 1 ...
phase1. Routing result:
phase1. Both Dirs: Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. H routing: Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. V routing: Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal1   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal2   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal3   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal4   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal5   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal6   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal7   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal8   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal9   : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. metal10  : Overflow = 0 Max = 0 GRCs = 0 (0.00%)
phase1. Total wire length = 181.83
phase1. Layer metal1 wire length = 0.00
phase1. Layer metal2 wire length = 77.86
phase1. Layer metal3 wire length = 103.97
phase1. Layer metal4 wire length = 0.00
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Via VIA12 count = 17
phase1. Via VIA23 count = 18
phase1. Via VIA34 count = 0
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
Phase 1 completed.
Rerouting completed.
Writing results to database ...

Deleting previous global routing.
[  End of Global Routing] CPU =    0:00:00, gr_data VM =        4 M
                   Elapsed =    0:00:00, total   VM =      232 M
Global routing completed.
1
# View Congestion map : In GUI, Route > Global Route Congestion Map.
## Analyze Timing
#extract_rc; # Improves accuracy of timing after updated GR.
report_timing -nosplit; # For Worst Setup violation report
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)
Information: Loading local_link_library attribute {NangateOpenCellLibrary_ss0p95vn40c.db}. (MWDC-290)

  Linking design 'johnson_counter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  johnson_counter             johnson_counter.CEL
  NangateOpenCellLibrary_ss0p95vn40c (library) /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 30ms
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:25 2018
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c

  Startpoint: Count_temp_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Count_out[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.00       0.00
  Count_temp_reg_0_/CK (DFFR_X1)           0.00       0.00 r
  Count_temp_reg_0_/Q (DFFR_X1)            0.09       0.09 r
  Count_out[0] (out)                       0.00 *     0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (propagated)         0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.30       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.51


1
report_timing -nosplit -delay_type min; # For Worst Hold violation report
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:25 2018
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c

  Startpoint: Count_temp_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Count_temp_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.00       0.00
  Count_temp_reg_3_/CK (DFFR_X1)           0.00       0.00 r
  Count_temp_reg_3_/QN (DFFR_X1)           0.06       0.06 f
  Count_temp_reg_0_/D (DFFR_X1)            0.00 *     0.06 f
  data arrival time                                   0.06

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.00       0.00
  clock uncertainty                        0.10       0.10
  Count_temp_reg_0_/CK (DFFR_X1)           0.00       0.10 r
  library hold time                        0.01       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


1
report_constraint -all_violators -nosplit -max_delay; # For all Setup violation report
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
 
****************************************
Report : constraint
        -all_violators
        -max_delay
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:25 2018
****************************************

This design has no violated constraints.

1
report_constraint -all_violators -nosplit -min_delay; # For all Hold violations report
 
****************************************
Report : constraint
        -all_violators
        -min_delay
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:25 2018
****************************************


   min_delay/hold ('clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   Count_temp_reg_0_/D          0.11           0.06 f        -0.05  (VIOLATED)
   Count_temp_reg_3_/D          0.11           0.08 f        -0.02  (VIOLATED)
   Count_temp_reg_2_/D          0.11           0.08 f        -0.02  (VIOLATED)
   Count_temp_reg_1_/D          0.11           0.08 f        -0.02  (VIOLATED)


1
##Based on your assessment, you may need to do any of the following fixes
## FIXES
########
## You can use one or all of the follwoing based on your need.
#   set_fp_placement_strategy -virtual_IPO on 
#
#   create_bounds -name "temp" -coordinate {55 0 270 270} datamem
#   create_bounds -name "temp1" -coordinate {0 0 104 270} reg_file
#
set_congestion_options -max_util 0.4 -coordinate {x1 y1 x2 y2}; # if cell density is causing congestion.
Error: Error in argument 'coord_list'. 'Value x1 is not a real number'. (PSYN-052)
Error: Error in argument 'coord_list'. 'Value y1 is not a real number'. (PSYN-052)
Error: Error in argument 'coord_list'. 'Value x2 is not a real number'. (PSYN-052)
Error: Error in argument 'coord_list'. 'Value y2 is not a real number'. (PSYN-052)
Warning: Given coordinates are out of the core area. (PSYN-111)
0
#
create_placement_blockage -name PB -type hard -bbox {x1 y1 x2 y2}
Error: Invalid rect option value specified ('x1 y1 x2 y2') (HDUEDIT-011)
#
#   set_fp_placement_strategy -congestion_effort high
#
## Then you need to re-run create_fp_placement
#   create_fp_placement -incremental; 
## Note:  use -incremental option if you want to refine the current virtual placement. Don't use it if you want to re-place the design from scratch 
## If there still congestion, change ignored layers, if it is still there, increase floorplan area.
save_mw_cel -as ${design}_2_fp
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named johnson_counter_2_fp. (UIG-5)
1
##################################################
########### 3. POWER NETWORK #####################
##################################################
## Defining Logical POWER/GROUND Connections
############################################
derive_pg_connection 	 -power_net VDD					 -ground_net VSS				 -power_pin VDD					 -ground_pin VSS	
Information: connected 4 power ports and 4 ground ports
1
## Define Power Ring 
####################
set_fp_rail_constraints  -set_ring -nets  {VDD VSS}                           -horizontal_ring_layer { metal7 metal9 }                          -vertical_ring_layer { metal8 metal10 } 			 -ring_spacing 0.8 			 -ring_width 5 			 -ring_offset 0.8 			 -extend_strap core_ring
1
## Define Power Mesh 
####################
set_fp_rail_constraints -add_layer  -layer metal10 -direction vertical   -max_strap 128 -min_strap 20 -min_width 2.5 -spacing minimum
1
set_fp_rail_constraints -add_layer  -layer metal9  -direction horizontal -max_strap 128 -min_strap 20 -min_width 2.5 -spacing minimum
1
set_fp_rail_constraints -add_layer  -layer metal8  -direction vertical   -max_strap 128 -min_strap 20 -min_width 2.5 -spacing minimum
1
set_fp_rail_constraints -add_layer  -layer metal7  -direction horizontal -max_strap 128 -min_strap 20 -min_width 2.5 -spacing minimum
1
set_fp_rail_constraints -add_layer  -layer metal6  -direction vertical   -max_strap 128 -min_strap 20 -min_width 2.5 -spacing minimum
1
#set_fp_rail_constraints -add_layer  -layer metal10 -direction vertical   -max_pitch 12 -min_pitch 12 -min_width 5 -spacing minimum
#set_fp_rail_constraints -add_layer  -layer metal9  -direction horizontal -max_pitch 12 -min_pitch 12 -min_width 5 -spacing minimum
#set_fp_rail_constraints -add_layer  -layer metal8  -direction vertical   -max_pitch 12 -min_pitch 12 -min_width 5 -spacing minimum
#set_fp_rail_constraints -add_layer  -layer metal7  -direction horizontal -max_pitch 12 -min_pitch 12 -min_width 5 -spacing minimum
#set_fp_rail_constraints -add_layer  -layer metal6  -direction vertical   -max_pitch 12 -min_pitch 12 -min_width 5 -spacing minimum
set_fp_rail_constraints -set_global
1
## Creating virtual PG pads
###########################
# you can create them with gui. Preroute > Create Virtual Power Pad
create_fp_virtual_pad -net VSS -point {77.1665 387.6000}
1
create_fp_virtual_pad -net VSS -point {0.6745 376.4420}
1
create_fp_virtual_pad -net VSS -point {408.1495 371.0450}
1
create_fp_virtual_pad -net VSS -point {407.4745 259.0565}
1
create_fp_virtual_pad -net VSS -point {-0.6745 263.1045}
1
create_fp_virtual_pad -net VSS -point {0.0000 146.3940}
1
create_fp_virtual_pad -net VSS -point {406.8000 138.9730}
1
create_fp_virtual_pad -net VSS -point {408.1495 30.3580}
1
create_fp_virtual_pad -net VSS -point {0.0000 30.3580}
1
create_fp_virtual_pad -net VSS -point {325.1700 0.0000}
1
create_fp_virtual_pad -net VSS -point {232.7465 -1.3490}
1
create_fp_virtual_pad -net VSS -point {124.1315 -1.3490}
1
create_fp_virtual_pad -net VSS -point {120.0835 403.4270}
1
create_fp_virtual_pad -net VSS -point {222.6270 406.8000}
1
create_fp_virtual_pad -net VSS -point {323.1465 406.8000}
1
create_fp_virtual_pad -net VDD -point {0.0000 321.1225}
1
create_fp_virtual_pad -net VDD -point {0.6745 204.4120}
1
create_fp_virtual_pad -net VDD -point {0.0000 87.7015}
1
create_fp_virtual_pad -net VDD -point {407.4745 87.0270}
1
create_fp_virtual_pad -net VDD -point {408.1495 204.4120}
1
create_fp_virtual_pad -net VDD -point {407.4745 319.7730}
1
create_fp_virtual_pad -net VDD -point {380.4895 -1.3490}
1
create_fp_virtual_pad -net VDD -point {278.6210 0.0000}
1
create_fp_virtual_pad -net VDD -point {174.0540 -0.6745}
1
create_fp_virtual_pad -net VDD -point {60.7165 -2.0240}
1
create_fp_virtual_pad -net VDD -point {62.7405 405.4505}
1
create_fp_virtual_pad -net VDD -point {175.4030 406.1255}
1
create_fp_virtual_pad -net VDD -point {278.6210 407.4745}
1
create_fp_virtual_pad -net VDD -point {377.1165 407.4745}
1
synthesize_fp_rail  -nets {VDD VSS} -synthesize_power_plan -target_voltage_drop 22 -voltage_supply 1.1 -power_budget 500
Geometry mapping begins.
Removing all the files with the prefix johnson_counter in the directory ./pna_output
Parasitics Operating Condition is max
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of 125.00 degree Celsius.
EKL: layer 1, width 0.650 > max tlu+ tab range
EKL: layer 1, width 0.650 > max tlu+ tab range
EKL: layer 2, width 0.700 > max tlu+ tab range
EKL: layer 2, width 0.700 > max tlu+ tab range
EKL: layer 3, width 0.700 > max tlu+ tab range
Getting the info of via resistance from TLU+ model
via resistance of default area is used for layer 20
via resistance of default area is used for layer 20
lower mask id 1, upper mask id 2, via layer 12, resistivity 6.000000
via resistance of default area is used for layer 21
lower mask id 2, upper mask id 3, via layer 14, resistivity 5.000000
lower mask id 3, upper mask id 4, via layer 16, resistivity 5.000000
lower mask id 4, upper mask id 5, via layer 18, resistivity 3.000000
lower mask id 5, upper mask id 6, via layer 20, resistivity 3.000000
lower mask id 6, upper mask id 7, via layer 22, resistivity 3.000000
lower mask id 7, upper mask id 8, via layer 24, resistivity 1.000000
lower mask id 8, upper mask id 9, via layer 26, resistivity 1.000000
lower mask id 9, upper mask id 10, via layer 28, resistivity 0.500000
EKL: max metal layer: 10  max back metal layer: 0
Ignoring all CONN views
Number of pad instances: 0
Geometry mapping took     0.02 seconds
Error: The die size is too small to synthesize any power plan
 (PNA-099)
Please specify smaller ring width
Creating PNS Replay file ./pna_output/pns_replay.tcl
Power network synthesis failed.
0
## Analyze IR-drop; Modify power network constraints and re-synthesize, as needed.
## Max IR is 2% of Nominal Supply. In our case, 0.02 x 1.1v= 22mv
commit_fp_rail
Error: No synthesized power network. (PNA-067)
1
set_preroute_drc_strategy -max_layer metal6
1
preroute_standard_cells -fill_empty_rows -remove_floating_pieces
Prerouting standard cells horizontally: 
 [16.67%]  
 [50.00%]  
 [66.67%]  
 [100.00%]  
 [done] 
WARNING: 7 floating rail segments removed 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      232M Data =        0M
1
## If you want to remove power and recreate it
#remove_net_shape  [get_net_shapes -of_objects [get_nets -all "VSS VDD"]]
#remove_via  [get_vias -of_objects [get_nets -all "VSS VDD"]]
## MAy need => remove_fp_virtual_pad -all
## Analyze IR-drop; Modify power network constraints and re-synthesize, as needed.
analyze_fp_rail  -nets {VDD VSS} -power_budget 500 -voltage_supply 1.1
Geometry mapping begins.
Removing all the files with the prefix johnson_counter in the directory ./pna_output
Parasitics Operating Condition is max
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of 125.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 1, upper mask id 2, via layer 12, resistivity 6.000000
lower mask id 2, upper mask id 3, via layer 14, resistivity 5.000000
lower mask id 3, upper mask id 4, via layer 16, resistivity 5.000000
lower mask id 4, upper mask id 5, via layer 18, resistivity 3.000000
lower mask id 5, upper mask id 6, via layer 20, resistivity 3.000000
lower mask id 6, upper mask id 7, via layer 22, resistivity 3.000000
lower mask id 7, upper mask id 8, via layer 24, resistivity 1.000000
lower mask id 8, upper mask id 9, via layer 26, resistivity 1.000000
lower mask id 9, upper mask id 10, via layer 28, resistivity 0.500000
EKL: max metal layer: 10  max back metal layer: 0
Number of pad instances: 0
Geometry mapping took     0.02 seconds

Name of design : johnson_counter
Number of cell instances in the design : 4
Number of cell instance masters in the library : 2
Warning: There are no wires in net VSS. (PNA-111)
The net VSS is skipped
Warning: There are no wires in net VDD. (PNA-111)
The net VDD is skipped
Generating instance power and IR drop file ./pna_output/johnson_counter.inst_hl.pna
Overall takes     0.00 seconds
Please read ./pna_output/johnson_counter.VPNA.log for detail information

Summary of the Power Network Analysis Results
Total Run Time:     0.02 seconds
Output directory used: ./pna_output
Average power dissipation in johnson_counter:    0.00 mW
Power Supply Voltage:    0.00 Volt
Number of the Analyzed Power/Ground Nets: 2

Net Name: VDD
Power Network Analysis fails to analyze this net because no power pad connect to the net, no power net wires, or not enough memory

Net Name: 
Power Network Analysis fails to analyze this net because no power pad connect to the net, no power net wires, or not enough memory
PNA is done successfully.
Error: Cannot open file ./pna_output/johnson_counter.VDD.pw_hl.pna. (PNA-019)
Error: Cannot load power network analysis results for net VDD. (PNA-017)
Error: Fail to load display map data.
 (PNA-099)
Report display map data ...
1
## Final Floorplan Assessment
create_fp_placement -incremental all; # Updates fp placement after PG mesh creation.
Reference Point: Lower Left-hand corner of Core Base Array
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
Warning: No hierarchy information in design. Hierarchy gravity turned off. (VFP-415)
  0 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 4 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 7
Num     zero wt nets = 0
A net with highest fanout (5) is Reset
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 50% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : johnson_counter
Version    : G-2012.06-ICC-SP2
Date       : Thu Nov 29 11:11:25 2018
*********************************************

Total wirelength: 189.91
Number of 100x100 tracks cell density regions: 1
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 27.78% (at 16 16 21 20)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:25 2018
****************************************
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed + Fixed)
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed only)
Chip area:            288      sites, bbox (12.40 12.40 21.52 20.80) um
Std cell area:        80       sites, (non-fixed:80     fixed:0)
                      4        cells, (non-fixed:4      fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       1 
Avg. std cell width:  3.80 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 6)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:25 2018
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 4 illegal cells...
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 48 sites
	and the median cell width is 20 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes. (PSYN-1012)
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Initial legalization:  10% 20% 30% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:25 2018
****************************************

avg cell displacement:    0.008 um ( 0.01 row height)
max cell displacement:    0.009 um ( 0.01 row height)
std deviation:            0.001 um ( 0.00 row height)
number of cell moved:         4 cells (out of 4 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
#### Analyze Congestion
#### Analyze Timing
## Add Well Tie Cells
#####################
add_tap_cell_array -master   TAP      		   -distance 30      		   -pattern  stagger_every_other_row
-fill boundary row-
-fill macro blockage row-
-stagger-
-boundary row double density-
-macro blockage row double density-
-skip fixed cells as macros-
... Rectilinear Array Tap Insertion...
Hierarchical update for new tap cells

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    4 placeable cells
    0 cover cells
    6 IO cells/pins
    10 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
use base array...
    Auto Set : first cut = vertical
Total 4 array taps inserted successfully
1
save_mw_cel -as ${design}_3_power
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named johnson_counter_3_power. (UIG-5)
1
##############################################
########### 4. Placement #####################
##############################################
puts "start_place"
start_place
## CHECKS
#########
report_ignored_layers ; # To Make sure they are as wanted.
Ignored layers in congestion analysis and RC estimation: metal7 metal8 metal9 metal10 

Min_routing_layer: metal1
Max_routing_layer: metal6
1
check_physical_design -stage pre_place_opt
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)
Information: Loading local_link_library attribute {NangateOpenCellLibrary_ss0p95vn40c.db}. (MWDC-290)

  Linking design 'johnson_counter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  johnson_counter             johnson_counter.CEL
  NangateOpenCellLibrary_ss0p95vn40c (library) /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 31ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
CPD_Runtime: ::check_tlu_plus_files CPU:          0 s (  0.00 hr) MEM 233 Mb
checking physical objects...
CPD_Runtime: ::get_placement_area CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: report_routing_metal_info CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: check_track_and_unit CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: check_layer_direction CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: check_physical_only_ports CPU:          0 s (  0.00 hr) MEM 233 Mb
checking database...
CPD_Runtime: ::check_database CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: report_taint -dump_errors CPU:          0 s (  0.00 hr) MEM 233 Mb
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
CPD_Runtime: check_for_HFN_dont_touch_nets CPU:          0 s (  0.00 hr) MEM 233 Mb
Information: Disabling timing checks inside check_ilm
CPD_Runtime: check_ilm -stage pre_place_opt CPU:          0 s (  0.00 hr) MEM 233 Mb
Information: Disabling timing checks inside check_block_abstraction
CPD_Runtime: check_block_abstraction -stage pre_place_opt CPU:          0 s (  0.00 hr) MEM 233 Mb
checking placement constraints...
CPD_Runtime: check_placement_utilization_violation CPU:          0 s (  0.00 hr) MEM 233 Mb
checking for unconnected tie pins...
CPD_Runtime: cpd_check_tie_connection CPU:          0 s (  0.00 hr) MEM 233 Mb
checking for too many Restricted cells...
CPD_Runtime: cpd_check_cells_restrictions CPU:          0 s (  0.00 hr) MEM 233 Mb
check bounds...
CPD_Runtime: check_bound_utilization CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: check_bounds CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: placement_check CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: report_fp_placement CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: ::check_physical_constraints CPU:          0 s (  0.00 hr) MEM 233 Mb
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_place_opt
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:25 2018
**************************************************
Total messages: 0 errors, 11 warnings

-----------------------------------------------
Other Warning Summary for check_physical_design
-----------------------------------------------

  ---------------------------------------------------------------------------
  ID		Occurrences	Title
  ---------------------------------------------------------------------------
  PSYN-260	6		Resistance of layer %s varies more than the spe...
  PSYN-261	3		Capacitance of layer %s varies more than the sp...
  PSYN-266	2		Missing %s nets in the floorplan.
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_place_opt_2018Nov29111125_7138/index.html
1
check_physical_constraints

  Loading design 'johnson_counter'


Total Physical Cells: 4 Fixed: 4 Not fixed :0

Total Area : 2.13 Fixed Area: 2.13 Unfixed Area:0.00

 Physical Library: /home/ahesham/Desktop/PnR and synthesis/pnr/johnson_counter

 Routing layer : metal1    width: 650    pitch: 1400   space: 650

 Routing Layer : metal1 Resistance : 0.000399 Capacitance : 0.00232656

 Routing layer : metal2    width: 700    pitch: 1900   space: 700

 Routing Layer : metal2 Resistance : 0.0002625 Capacitance : 0.00139136

 Routing layer : metal3    width: 700    pitch: 3800   space: 700

 Routing Layer : metal3 Resistance : 0.0002625 Capacitance : 0.000970554

 Routing layer : metal4    width: 1400    pitch: 3800   space: 1400

 Routing Layer : metal4 Resistance : 0.0002205 Capacitance : 0.000600602

 Routing layer : metal5    width: 1400    pitch: 7600   space: 1400

 Routing Layer : metal5 Resistance : 0.0002205 Capacitance : 0.000514265

 Routing layer : metal6    width: 1400    pitch: 7600   space: 1400

 Routing Layer : metal6 Resistance : 0.0002205 Capacitance : 0.000514261

 Routing layer : metal7    width: 4000    pitch: 15200   space: 4000

 Routing Layer : metal7 Resistance : 7.875e-05 Capacitance : 0.000259262

 Routing layer : metal8    width: 4000    pitch: 15200   space: 4000

 Routing Layer : metal8 Resistance : 7.875e-05 Capacitance : 0.000259262

 Routing layer : metal9    width: 8000    pitch: 30400   space: 8000

 Routing Layer : metal9 Resistance : 3.15e-05 Capacitance : 0.000232307

 Routing layer : metal10    width: 8000    pitch: 30400   space: 8000

 Routing Layer : metal10 Resistance : 3.15e-05 Capacitance : 0.000138511

Warning: Resistance of layer metal1 varies more than the specified factor (5.00) from layer metal9. (PSYN-260)
Warning: Capacitance of layer metal1 varies more than the specified factor (5.00) from layer metal10. (PSYN-261)
Warning: Resistance of layer metal2 varies more than the specified factor (5.00) from layer metal9. (PSYN-260)
Warning: Capacitance of layer metal2 varies more than the specified factor (5.00) from layer metal10. (PSYN-261)
Warning: Resistance of layer metal3 varies more than the specified factor (5.00) from layer metal9. (PSYN-260)
Warning: Capacitance of layer metal3 varies more than the specified factor (5.00) from layer metal10. (PSYN-261)
Warning: Resistance of layer metal4 varies more than the specified factor (5.00) from layer metal9. (PSYN-260)
Warning: Resistance of layer metal5 varies more than the specified factor (5.00) from layer metal9. (PSYN-260)
Warning: Resistance of layer metal6 varies more than the specified factor (5.00) from layer metal9. (PSYN-260)

 Physical Library: /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb

Warning: Missing Power nets in the floorplan. (PSYN-266)
Warning: Missing Ground nets in the floorplan. (PSYN-266)

Total Bounds:0 Group Bounds:0 Move Bounds:0
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

The maximum cell width in library is 3.800 um (e.g. 20 sites)
Warning: Placement area is less than specified site width of 20. (PNR-148)
Narrow Placement Area : (20.19,18.00) (21.52,20.80)
Narrow Placement Area : (19.81,16.60) (20.19,18.00)
Narrow Placement Area : (20.19,15.20) (21.52,16.60)
Narrow Placement Area : (19.81,13.80) (20.19,15.20)
Narrow Placement Area : (20.19,12.40) (21.52,13.80)
1
## CONSTRAINTS 
##############
## Here, We define more constraints on your design that are related to placement stage.
#### Scenario Creation ####create_scenario pw
#### Scenario Creation ####set_operating_conditions worst_low
#### Scenario Creation ####set_tlu_plus_files -max_tluplus $tlupmax #### Scenario Creation ####                   -min_tluplus $tlupmin #### Scenario Creation ####     		   -tech2itf_map $tech2itf
#### Scenario Creation ####
#### Scenario Creation ####set_scenario_options -leakage_power true; #If we need to optimize leakage power, more effective for multi-Vth designs.
#### Scenario Creation ####set power_default_toggle_rate 0.003
#### Scenario Creation ####set_scenario_options -dynamic_power true
#### Scenario Creation ####
#### Scenario Creation ####source  ../syn/cons/cons.tcl
#### Scenario Creation ####set_propagated_clock [get_clocks clk]
#### Scenario Creation ####
#### Scenario Creation ####set_optimize_pre_cts_power_options -low_power_placement true
#### Scenario Creation ####
#### Scenario Creation ####report_scenario_options
## INITIAL PLACEMENT
####################
## Initial Placement can be done using the following command using any of its target options 
#place_opt -area_recovery |-power |-congestion|
place_opt

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'johnson_counter'




Information: The design has 4 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.097 0.089 (RCEX-011)
Information: Library Derived Horizontal Res : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.084 0.078 (RCEX-011)
Information: Library Derived Vertical Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
...50%...100% done.
Memory usage for placement task 28 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Skipped NV clk driver clk
Found 0

 Processing Buffer Trees ... 

    [0] 100% Done ...


Information: Automatic high-fanout synthesis deletes 0 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 0 new cells. (PSYN-864)





Information: The design has 4 physical cells. (PSYN-105)

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      21.3      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      21.3      0.00       0.0       0.0                          
    0:00:02      21.3      0.00       0.0       0.0                          
    0:00:02      21.3      0.00       0.0       0.0                          
    0:00:02      21.3      0.00       0.0       0.0                          
    0:00:02      21.3      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)





Information: The design has 4 physical cells. (PSYN-105)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
50%...100% done.
Memory usage for placement task 29 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:28 2018
****************************************
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed + Fixed)
Std cell utilization: 31.75%  (80/(288-36))
(Non-fixed only)
Chip area:            288      sites, bbox (12.40 12.40 21.52 20.80) um
Std cell area:        80       sites, (non-fixed:80     fixed:0)
                      4        cells, (non-fixed:4      fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       1 
Avg. std cell width:  3.80 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 6)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:28 2018
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 4 illegal cells...
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
	The median subrow width (space between blockages) is 39 sites
	and the median cell width is 20 sites. This makes it difficult for
	the legalizer to pack in the cells and can result in high
	displacements and long runtimes. (PSYN-1012)
Please look for the GIF files that are written out at the end of
	legalization to see the impact of the fragmentation.
Initial legalization:  10% 20% 30% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:28 2018
****************************************

avg cell displacement:    0.363 um ( 0.26 row height)
max cell displacement:    1.363 um ( 0.97 row height)
std deviation:            0.581 um ( 0.41 row height)
number of cell moved:         4 cells (out of 4 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%




Information: The design has 4 physical cells. (PSYN-105)

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03      21.3      0.00       0.0       0.0                          
    0:00:03      21.3      0.00       0.0       0.0                          
    0:00:03      21.3      0.00       0.0       0.0                          
    0:00:03      21.3      0.00       0.0       0.0                          
    0:00:03      21.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:28 2018
****************************************
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed + Fixed)
Std cell utilization: 31.75%  (80/(288-36))
(Non-fixed only)
Chip area:            288      sites, bbox (12.40 12.40 21.52 20.80) um
Std cell area:        80       sites, (non-fixed:80     fixed:0)
                      4        cells, (non-fixed:4      fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       1 
Avg. std cell width:  3.80 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 6)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:28 2018
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:28 2018
****************************************

No cell displacement.

...100%

  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03      21.3      0.00       0.0       0.0                          
    0:00:03      21.3      0.00       0.0       0.0                          
    0:00:03      21.3      0.00       0.0       0.0                          
    0:00:03      21.3      0.00       0.0       0.0                          
    0:00:03      21.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:28 2018
****************************************
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed + Fixed)
Std cell utilization: 31.75%  (80/(288-36))
(Non-fixed only)
Chip area:            288      sites, bbox (12.40 12.40 21.52 20.80) um
Std cell area:        80       sites, (non-fixed:80     fixed:0)
                      4        cells, (non-fixed:4      fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       1 
Avg. std cell width:  3.80 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 6)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:28 2018
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:28 2018
****************************************

No cell displacement.

...100%

  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(339200,332000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(339200,332000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 7, MEM: 244588544


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.09
  Critical Path Slack:           0.51
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                  4
  Buf/Inv Cell Count:               0
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:         0
  Sequential Cell Count:            4
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:            0.00
  Noncombinational Area:        21.28
  Buf/Inv Area:                  0.00
  Net Area:                      0.00
  Net XLength        :         109.43
  Net YLength        :          84.31
  -----------------------------------
  Cell Area:                    21.28
  Design Area:                  21.28
  Net Length        :          193.74


  Design Rules
  -----------------------------------
  Total Number of Nets:             7
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.05
  -----------------------------------------
  Overall Compile Time:                0.08
  Overall Compile Wall Clock Time:     0.10



Information: Updating database...
1
## ASSESSMENT
#############
## Open Congestion Map. == > If congested, improve congestion similar to floorplanning.
## Report Timing 
## FIXES
########
# For seriuos congestion issue use the following commands:
#   set placer_enable_enhanced_router TRUE; # enabling the actual GR instead of GR estimator. Increased run time!
#   refine_placement ==> Optimizes congestion only
# If there are violating timing paths, apply optimization -focus- as needed: 
#   report_path_group
#   group_path -name clk -critical_range 1 -weight 5
## OPTIMIZATION
###############
# psynopt -area_recovery |-power| |-congestion| 
psynopt

  Loading design 'johnson_counter'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: The design has 4 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.097 0.089 (RCEX-011)
Information: Library Derived Horizontal Res : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.084 0.078 (RCEX-011)
Information: Library Derived Vertical Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)


                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      21.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:29 2018
****************************************
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed + Fixed)
Std cell utilization: 31.75%  (80/(288-36))
(Non-fixed only)
Chip area:            288      sites, bbox (12.40 12.40 21.52 20.80) um
Std cell area:        80       sites, (non-fixed:80     fixed:0)
                      4        cells, (non-fixed:4      fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       1 
Avg. std cell width:  3.80 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 6)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:29 2018
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:29 2018
****************************************

No cell displacement.

...100%

  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      21.3      0.00       0.0       0.0                          
    0:00:01      21.3      0.00       0.0       0.0                          
    0:00:01      21.3      0.00       0.0       0.0                          
    0:00:01      21.3      0.00       0.0       0.0                          
    0:00:01      21.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:29 2018
****************************************
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed + Fixed)
Std cell utilization: 31.75%  (80/(288-36))
(Non-fixed only)
Chip area:            288      sites, bbox (12.40 12.40 21.52 20.80) um
Std cell area:        80       sites, (non-fixed:80     fixed:0)
                      4        cells, (non-fixed:4      fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       1 
Avg. std cell width:  3.80 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 6)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:29 2018
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:29 2018
****************************************

No cell displacement.

...100%

  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)


  Timing and DRC Optimization (Stage 3)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      21.3      0.00       0.0       0.0                          
    0:00:01      21.3      0.00       0.0       0.0                          
    0:00:01      21.3      0.00       0.0       0.0                          
    0:00:01      21.3      0.00       0.0       0.0                          
    0:00:01      21.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:29 2018
****************************************
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed + Fixed)
Std cell utilization: 31.75%  (80/(288-36))
(Non-fixed only)
Chip area:            288      sites, bbox (12.40 12.40 21.52 20.80) um
Std cell area:        80       sites, (non-fixed:80     fixed:0)
                      4        cells, (non-fixed:4      fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       1 
Avg. std cell width:  3.80 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 6)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:29 2018
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:29 2018
****************************************

No cell displacement.

...100%

  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(339200,332000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(339200,332000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 7, MEM: 244588544


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.09
  Critical Path Slack:           0.51
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                  4
  Buf/Inv Cell Count:               0
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:         0
  Sequential Cell Count:            4
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:            0.00
  Noncombinational Area:        21.28
  Buf/Inv Area:                  0.00
  Net Area:                      0.00
  Net XLength        :         109.43
  Net YLength        :          84.31
  -----------------------------------
  Cell Area:                    21.28
  Design Area:                  21.28
  Net Length        :          193.74


  Design Rules
  -----------------------------------
  Total Number of Nets:             7
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.10
  -----------------------------------------
  Overall Compile Time:                0.17
  Overall Compile Wall Clock Time:     0.23



Information: Updating database...
1
#The  psynopt  command  performs incremental preroute or postroute opti-
#mization on the current design. Performs incremental timing-driven  (setup timing, by default) logic optimization with placement legalization.
# It considers other targets using different options
# ex : psynopt -no_design_rule | -only_design_rule | -size_only ==> Used for Focused placment optimization
## FINAL ASSESSMENT
###################
check_legality

  Loading design 'johnson_counter'


Information: The design has 4 physical cells. (PSYN-105)
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(339200,332000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(339200,332000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 

  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)
1
## If no legalized cells => legalize_placement -effort high -incremental 
# Check Congestion
# Check Timing 
# report_design_physical -utilization
# DEFINING POWER/GROUND NETS AND PINS			 
derive_pg_connection     -power_net VDD					 -ground_net VSS				 -power_pin VDD					 -ground_pin VSS	
Information: connected 4 power ports and 4 ground ports
1
## Tie fixed values
set tie_pins [get_pins -all -filter "constant_value == 0 || constant_value == 0 && name !~ V* && is_hierarchical == false "]
Reading reference libraries ...
Warning: No pin objects matched '*' (SEL-004)
derive_pg_connection 	 -power_net VDD					 -ground_net VSS				 -tie
reconnected total 0 tie highs and 0 tie lows
1
if {[sizeof_collection $tie_pins] > 0 } {
	connect_tie_cells -objects $tie_pins                   -obj_type port_inst 		  -tie_low_lib_cell  */LOGIC0_X1 		  -tie_high_lib_cell */LOGIC1_X1
}
puts "finish_place"
finish_place
save_mw_cel -as ${design}_4_placed
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named johnson_counter_4_placed. (UIG-5)
1
##############################################
########### 5. CTS       #####################
##############################################
puts "start_cts"
start_cts
## CHECKS
#########
check_physical_design -stage pre_clock_opt 
Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
CPD_Runtime: ::check_tlu_plus_files CPU:          0 s (  0.00 hr) MEM 233 Mb
checking physical objects...
CPD_Runtime: ::get_placement_area CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: report_routing_metal_info CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: check_track_and_unit CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: check_layer_direction CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: check_physical_only_ports CPU:          0 s (  0.00 hr) MEM 233 Mb
checking database...
CPD_Runtime: ::check_database CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: report_taint -dump_errors CPU:          0 s (  0.00 hr) MEM 233 Mb
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
CPD_Runtime: check_for_HFN_ideal CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: check_for_dont_touch_net_with_drc_violation CPU:          0 s (  0.00 hr) MEM 233 Mb
Information: Disabling timing checks inside check_ilm
CPD_Runtime: check_ilm -stage pre_clock_opt CPU:          0 s (  0.00 hr) MEM 233 Mb
Information: Disabling timing checks inside check_block_abstraction
CPD_Runtime: check_block_abstraction -stage pre_clock_opt CPU:          0 s (  0.00 hr) MEM 233 Mb
Information: Enabling timing checks inside check_ilm
Information: Enabling timing checks inside check_block_abstraction
checking placement constraints...
CPD_Runtime: check_placement_utilization_violation CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: check_legality_violation CPU:          0 s (  0.00 hr) MEM 233 Mb
checking for unconnected tie pins...
CPD_Runtime: cpd_check_tie_connection CPU:          0 s (  0.00 hr) MEM 233 Mb
checking for too many Restricted cells...
CPD_Runtime: cpd_check_cells_restrictions CPU:          0 s (  0.00 hr) MEM 233 Mb
CPD_Runtime: check_unplaced_cells CPU:          0 s (  0.00 hr) MEM 233 Mb
checking clock trees...
CPD_Runtime: check_clock_tree CPU:          0 s (  0.00 hr) MEM 233 Mb
checking clock routing rules...
CPD_Runtime: check_net_routing_rules CPU:          0 s (  0.00 hr) MEM 233 Mb
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_clock_opt
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:29 2018
**************************************************
Total messages: 0 errors, 2 warnings

-----------------------------------------
Warning Summary for check_physical_design
-----------------------------------------

  ---------------------------------------------------------------------------
  ID		Occurrences	Title
  ---------------------------------------------------------------------------
  PSYN-523	2		Geometries are not integer multiple of width or...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_clock_opt_2018Nov29111129_7138/index.html
1
check_clock_tree 

1
report_clock_tree
 
****************************************
Report : clock tree
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:29 2018
****************************************


============ Global Skew Report ================

Clock Tree Name                : "clk"
Clock Period                   : 1.00000        
Clock Tree root pin            : "clk"
Number of Levels               : 1
Number of Sinks                : 4
Number of CT Buffers           : 0
Number of CTS added gates      : 0
Number of Preexisting Gates    : 0
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 0
Total Area of CT Buffers       : 0.00000        
Total Area of CT cells         : 0.00000        
Max Global Skew                : 0.00008   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.000
Longest path delay                0.001
Shortest path delay               0.000

The longest path delay end pin: Count_temp_reg_3_/CK
The shortest path delay end pin: Count_temp_reg_2_/CK

The longest Path:
Pin           Cap                 Fanout    Trans     Incr      Arri
--------------------------------------------------------------------------------
clk           0.000                      1  0.000     0.000     0.000     r
clk           6.012                      4  0.000     0.000     0.000     r
Count_temp_reg_3_/CK
              6.012                      0  0.000     0.001     0.001     r
[clock delay]                                                   0.001
--------------------------------------------------------------------------------

The Shortest Path:
Pin           Cap                 Fanout    Trans     Incr      Arri
--------------------------------------------------------------------------------
clk           0.000                      1  0.000     0.000     0.000     r
clk           6.012                      4  0.000     0.000     0.000     r
Count_temp_reg_2_/CK
              6.012                      0  0.000     0.000     0.000     r
[clock delay]                                                   0.000
--------------------------------------------------------------------------------

1
## CONSTRAINTS 
##############
## Here, We define more constraints on your design that are related to CTS stage.
set_driving_cell -lib_cell BUF_X16 -pin Z [get_ports clk]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
###OR
# set_input_transition -rise 0.3 [get_ports clk]
# set_input_transition -fall 0.2 [get_ports clk]
#### Set Clock Exceptions
### Set Clock Control/Targets
set_clock_tree_options                 -clock_trees clk 		-target_early_delay 0.1 		-target_skew 0.5 		-max_capacitance 300 		-max_fanout 10 		-max_transition 0.3
clock: clk
Setting CTS options for clock tree 'clk' rooted from pin clk (net clk)...
1
set_clock_tree_options -clock_trees clk 		-buffer_relocation true 		-buffer_sizing true 		-gate_relocation true 		-gate_sizing true 
clock: clk
Setting CTS options for clock tree 'clk' rooted from pin clk (net clk)...
1
## Selection of CTS cells
set_clock_tree_references -references [get_lib_cells */CLKBUF*] 
1
#set_clock_tree_references -references [get_lib_cells */BUF*] 
#set_clock_tree_references -references [get_lib_cells */INV*] 
## Selection of CTO cells
#set_clock_tree_references -sizing_only -references "BEST_PRACTICE_buffers_for_CTS_CTO_sizing"
#set_clock_tree_references -delay_insertion_only -references "BEST_PRACTICE_cels_for_CTS_CTO_delay_insertion" 
### Set Clock Physical Constraints
## Clock Non-Default Ruls (NDR) - Set it to be double width and double spacing 
define_routing_rule my_route_rule    -widths   {metal3 0.14 metal4 0.28 metal5 0.28}   -spacings {metal3 0.14 metal4 0.28 metal5 0.28} 
Information: creating wire rule 'my_route_rule'...
1
set_clock_tree_options -clock_trees clk                        -routing_rule my_route_rule  		       -layer_list "metal3 metal4 metal5"
clock: clk
Setting CTS options for clock tree 'clk' rooted from pin clk (net clk)...
1
## To avoid NDR at clock sinks
set_clock_tree_options -use_default_routing_for_sinks 1
Setting global CTS options...
1
report_clock_tree -settings
 
****************************************
Report : clock tree
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:29 2018
****************************************

Global Settings for clock trees
-------------------------------
Top Mode: False
Logic Level Balance: False
OCV Aware Clustering: False
OCV Path Sharing: False
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 200.000000
Max transition: 0.500000
Max capacitance: 600.000000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: No
Config file read: None
Config file write: None
Use default routing rule for sinks: Yes, for bottom level
 ---------- All nets use DEFAULT routing rule ----------
 -------------------------------------------------------

Clock Tree Settings for clock clk at root pin clk
Target skew: 0.500000
Target early delay: 0.100000
Max buffer levels: 200
Max transition: 0.300000
Max capacitance: 300.000000
Max fanout: 10
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: Yes

Nets with nondefault routing rules for clock clk at root pin clk:
clk :   my_route_rule
 ---------- All other nets use DEFAULT routing rule -----------

Layers Available for Clock Routing {
    "metal3"
    "metal4"
    "metal5"
     and all layers in between min and max layers if applicable.
}
Buffers Available for Clock Tree Synthesis {
    "NangateOpenCellLibrary_ss0p95vn40c/CLKBUF_X1"  ( maxTrans: 0.179     , maxLoad: 60.730    , maxFanout: N/A )
    "NangateOpenCellLibrary_ss0p95vn40c/CLKBUF_X2"  ( maxTrans: 0.179     , maxLoad: 121.460   , maxFanout: N/A )
    "NangateOpenCellLibrary_ss0p95vn40c/CLKBUF_X3"  ( maxTrans: 0.179     , maxLoad: 181.885   , maxFanout: N/A )
}
Inverters Available for Clock Tree Synthesis {
}
1
## Clock Tree : Synhtesis, Optimization, and Routing
####################################################
## The 3 steps can be done with the combo command clock_opt. But below, we do them individually.
## 1- CTS 
clock_opt -only_cts -no_clock_route

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'johnson_counter'




Information: The design has 4 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Setting the GR Options
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.14 0.13 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.6e-06 5.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.093 0.085 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.065 0.06 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.08 0.075 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.069 0.064 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.069 0.064 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.099 0.092 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.099 0.092 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.092 0.085 (RCEX-011)
Information: Library Derived Horizontal Res : 3.5e-06 3.5e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.08 0.074 (RCEX-011)
Information: Library Derived Vertical Res : 2.1e-06 2.1e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
LR: Layer 3 utilization is 0.00
LR: Layer 3 gcell size is 4
LR: Layer 4 utilization is 0.00
LR: Layer 4 gcell size is 4
LR: Layer 5 utilization is 0.00
LR: Layer 5 gcell size is 2
LR: Layer 6 utilization is 0.00
LR: Layer 6 gcell size is 2
LR: Layer 7 utilization is 1.00
LR: Layer 7 gcell size is 1
LR: Layer 8 utilization is 1.00
LR: Layer 8 gcell size is 1
LR: Layer 9 utilization is 1.00
LR: Layer 9 gcell size is 1
LR: Layer 10 utilization is 1.00
LR: Layer 10 gcell size is 0
LR: Clock routing service standing by
Using cts integrated global router
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer CLKBUF_X3: rise/fall delay skew = 0.294851 (> 0.200000) 
CTS: all buffers have too large rise/fall delay skew
CTS: buffer CLKBUF_X3: rise/fall delay skew = 0.294851 (> 0.200000) 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.159947.
    Final pruned buffer set (3 buffers):
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3

Pruning library cells (r/f, pwr)
    Min drive = 0.159947.
    Final pruned buffer set (6 buffers):
	INV_X1
	INV_X2
	INV_X4
	INV_X8
	INV_X16
	INV_X32
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 4
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   CLKBUF_X3
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
CTS:   CLKBUF_X3
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.300 0.300]
CTS:   max capacitance  = worst[300.000 300.000]
CTS:   max fanout       = 10
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.500]
CTS:   insertion delay  = worst[0.100]
CTS:   levels per net   = 200
CTS: Inserting delay cells for clock tree clk ...

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       4 buffers used (total size = 4.256)
CTS:       5 clock nets total capacitance = worst[11.222 11.222]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       4 buffers used (total size = 4.256)
CTS:       5 clock nets total capacitance = worst[11.222 11.222]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on localhost.localdomain
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer CLKBUF_X3: rise/fall delay skew = 0.294851 (> 0.200000) 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.159947.
    Final pruned buffer set (3 buffers):
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3

Pruning library cells (r/f, pwr)
    Min drive = 0.159947.
    Final pruned buffer set (6 buffers):
	INV_X1
	INV_X2
	INV_X4
	INV_X8
	INV_X16
	INV_X32
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on localhost.localdomain
CTS: ==================================================
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.097 0.089 (RCEX-011)
Information: Library Derived Horizontal Res : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.084 0.078 (RCEX-011)
Information: Library Derived Vertical Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
Load global CTS reference options from NID to stack
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer CLKBUF_X3: rise/fall delay skew = 0.294851 (> 0.200000) 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.167945.
    Final pruned buffer set (3 buffers):
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3

Pruning library cells (r/f, pwr)
    Min drive = 0.167945.
    Final pruned buffer set (6 buffers):
	INV_X1
	INV_X2
	INV_X4
	INV_X8
	INV_X16
	INV_X32
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUF_X1, 
CTO-  :     BUF_X2, 
CTO-  :     BUF_X4, 
CTO-  :     BUF_X8, 
CTO-  :     BUF_X16, 
CTO-  :     BUF_X32, 
CTO-  :     CLKBUF_X1, 
CTO-  :     CLKBUF_X2, 
CTO-  :     CLKBUF_X3, 
CTO-  :     INV_X1, 
CTO-  :     INV_X2, 
CTO-  :     INV_X4, 
CTO-  :     INV_X8, 
CTO-  :     INV_X16, 
CTO-  :     INV_X32, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'BUF_X1'.
Using primary inverters equivalent to 'INV_X1'.
Warning: set_delay_calculation is currently set to 'elmore'.  'clock_arnoldi' is suggested. (CTS-352)
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'default:max##ELMORE': 1.000
Worst clock corner:  default:max##ELMORE
Worst RC delay corner:  default:max##ELMORE
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.025905
Using the CTS integrated router

Selecting library cells for optimization
    Final pruned buffer set (3 buffers):
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3

    Final pruned inverter set (6 inverters):
	INV_X1
	INV_X2
	INV_X4
	INV_X8
	INV_X16
	INV_X32


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 0.300 ns
Using max_capacitance: 0.300 pf
Using the following target skews for global optimization:
  Corner 'default:max##ELMORE': 0.500 ns
Using the following target skews for incremental optimization:
  Corner 'default:max##ELMORE': 0.500 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.300 ns
Using max_capacitance: 0.300 pf
Warning: Incorrect routing rule specified for clock nets. (CTS-202)


Starting optimization for clock clk.
Using max_transition 0.300 ns
Using max_capacitance: 0.300 pf

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.097  -inf 0.097)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.000  -inf 0.000)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.007 ns
  Cells = 5 (area=4.256000)
  Buffers = 4 (area=4.256000)
  Buffer Types
  ============
    CLKBUF_X2: 4

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
Deleting cell CLKBUF_X2_G1B4I1 and output net clk_G1B1I1.
 iteration 1: (0.000041, 0.073965) 
Deleting cell CLKBUF_X2_G1B3I1 and output net clk_G1B2I1.
 iteration 2: (0.000041, 0.050607) 
Deleting cell CLKBUF_X2_G1B2I1 and output net clk_G1B3I1.
 iteration 3: (0.000041, 0.027343) 
Deleting cell CLKBUF_X2_G1B1I1 and output net clk_G1B4I1.
 iteration 4: (0.000026, 0.001112) 
 Total 4 buffers removed on clock clk
 Start (0.097, 0.097), End (0.001, 0.001) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'default:max##ELMORE': +0.000
100%   
100%   
Coarse optimization for clock 'clk'
100%   
100%   
100%   
100%   
 Start (0.001, 0.001), End (0.001, 0.001) 

Detailed optimization for clock 'clk'
100%   
Using max_transition 0.300 ns
Using max_capacitance: 0.300 pf
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.001, 0.001), End (0.001, 0.001) 

 Start (0.001, 0.001), End (0.001, 0.001) 

100%   
 Start (0.001, 0.001), End (0.001, 0.001) 

 Start (0.001, 0.001), End (0.001, 0.001) 

 Start (0.001, 0.001), End (0.001, 0.001) 

 Start (0.001, 0.001), End (0.001, 0.001) 

 Start (0.001, 0.001), End (0.001, 0.001) 

 Start (0.001, 0.001), End (0.001, 0.001) 

 Total 3 delay buffers added on clock clk for target early delay
 Start (0.001, 0.001), End (0.088, 0.088) 

Using max_transition 0.300 ns
Using max_capacitance: 0.300 pf
Switch to low metal layer for clock 'clk':

 Total 0 out of 4 nets switched to low metal layer for clock 'clk' with largest cap change 0.00 percent
Area recovery optimization for clock 'clk':
25%   50%   75%   100%   
Deleting cell CTS_clk_CTO_delay1 and output net CTS_clk_CTO_delay11.
Deleting cell CTS_clk_CTO_delay2 and output net CTS_clk_CTO_delay21.
Deleting cell CTS_clk_CTO_delay3 and output net CTS_clk_CTO_delay31.

 Total 3 buffers removed (all paths) for clock 'clk'

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.001  -inf 0.001)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.000  -inf 0.000)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.003 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (  11  331) 
 clk (port)                                      3   1    1 r (  11  331) 
 clk (net)                              4   6                 
 Count_temp_reg_3_/CK (DFFR_X1)                  3   0    1 r ( 208  142) 


++ Shortest path for clock clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (  11  331) 
 clk (port)                                      3   1    1 r (  11  331) 
 clk (net)                              4   6                 
 Count_temp_reg_0_/CK (DFFR_X1)                  3   0    1 r ( 130  142) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (  11  331) 
 clk (port)                                      0   0    0 r (  11  331) 
 clk (net)                              4   6                 
 Count_temp_reg_3_/CK (DFFR_X1)                  0   0    0 r ( 208  142) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (  11  331) 
 clk (port)                                      0   0    0 r (  11  331) 
 clk (net)                              4   6                 
 Count_temp_reg_0_/CK (DFFR_X1)                  0   0    0 r ( 130  142) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:30 2018
****************************************
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed + Fixed)
Std cell utilization: 31.75%  (80/(288-36))
(Non-fixed only)
Chip area:            288      sites, bbox (12.40 12.40 21.52 20.80) um
Std cell area:        80       sites, (non-fixed:80     fixed:0)
                      4        cells, (non-fixed:4      fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       1 
Avg. std cell width:  3.80 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 6)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:30 2018
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:30 2018
****************************************

No cell displacement.

...100%

  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 1 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
clock_opt completed Successfully
1
## analyze
report_design_physical -utilization
----------------------------------------
Report  : report_design_physical
          -utilization
Date    : Thu Nov 29 11:11:30 2018
Version : G-2012.06-ICC-SP2
--------------------------------------------------------------------------------
                            UTILIZATION INFORMATION
--------------------------------------------------------------------------------
BLOCKAGES SECTION
-----------------
BLK Type           Count  Area(um^2)   AreaOutsideCore(um^2)
                                                           BlockedSites(unit)
Hard Placement Blockage
                       0        0.00        0.00           0
Soft Placement Blockage
                       0        0.00        0.00           ---
Partial Placement Blockage
                       0        0.00        0.00           ---
Macro Cell             0        0.00        0.00           0
Pad Cell               0        0.00        0.00           0
Fixed Standard Cell
                       4        2.13        0.00           8
Hard Keepout Margin Derived
                       0        0.00        0.00           0
Soft Keepout Margin Derived
                       0        0.00        0.00           ---
Complete PNet        ---        0.00        0.00           0
Partial PNet         ---        0.00        0.00           ---
Voltage Area Guardband
                       0        0.00        0.00           0
Exclusive Movebound Guardband
                       0        0.00        0.00           ---
Hard Keepout Distance Blockage
                       0        0.00        0.00           0
Chimney Area         ---        0.00        0.00           28

CELL INSTANCE SECTION
---------------------

 Cell Instance Type       Count           Area
  Placed Cells                8          23.41
    Fixed Cells               4           2.13
    Soft Fixed Cells          0           0.00
  Unplaced Cells              0           0.00

UTILIZATION RATIOS
------------------
Chip area           : 1126.14
Core area           : 76.61
  SiteRow area      : 76.61
Cell/Core Ratio     : 27.7778%
Cell/Chip Ratio     : 1.88963%
(A) Logical cell sites (non-fixed) :           80
(B) Logical cell sites (fixed) :            0
(C) All blocked sites :           36
(D) Total core sites :          288
Cell Utilization(non-fixed) = 31.75% (A) / (D - C)
                                              (80) / (288 - 36)
Cell Utilization(non-fixed + fixed) = 31.75% (A + B) / (D - (C - B))
                                              (80 + 0) / (288 - (36 - 0))
Blockage Percentage = 12.50% (C) / (D)
                                              (36) / (288)

PNET OPTIONS INFORMATION
------------------------
Layer     Blockage MinWidth  MinHeight Via_additive    Density   DER minWidth
                                                                            DER minHeight
metal1    none        ---       ---    Via additive     ---         ---        ---
metal2    none        ---       ---    Via additive     ---         ---        ---
metal3    none        ---       ---    Via additive     ---         ---        ---
metal4    none        ---       ---    Via additive     ---         ---        ---
metal5    none        ---       ---    Via additive     ---         ---        ---
metal6    none        ---       ---    Via additive     ---         ---        ---
metal7    none        ---       ---    Via additive     ---         ---        ---
metal8    none        ---       ---    Via additive     ---         ---        ---
metal9    none        ---       ---    Via additive     ---         ---        ---
metal10   none        ---       ---    Via additive     ---         ---        ---
report_clock_tree -summary ; # reports for the clock tree, regardless of relation between FFs

  Loading design 'johnson_counter'




Information: The design has 4 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
1/7 nets are routed
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/7 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Memory usage for extraction task 102 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.097 0.089 (RCEX-011)
Information: Library Derived Horizontal Res : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.084 0.078 (RCEX-011)
Information: Library Derived Vertical Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:31 2018
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============= Clock Tree Summary ==============
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  4         0         0         0.0001    0.0015      0              0.0000
1
report_clock_tree
 
****************************************
Report : clock tree
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:31 2018
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk"
Clock Period                   : 1.00000        
Clock Tree root pin            : "clk"
Number of Levels               : 1
Number of Sinks                : 4
Number of CT Buffers           : 0
Number of CTS added gates      : 0
Number of Preexisting Gates    : 0
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 0
Total Area of CT Buffers       : 0.00000        
Total Area of CT cells         : 0.00000        
Max Global Skew                : 0.00010   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.000
Longest path delay                0.001
Shortest path delay               0.001

The longest path delay end pin: Count_temp_reg_3_/CK
The shortest path delay end pin: Count_temp_reg_0_/CK

The longest Path:
Pin           Cap                 Fanout    Trans     Incr      Arri
--------------------------------------------------------------------------------
clk           0.000                      1  0.000     0.000     0.000     r
clk           6.244                      4  0.003     0.001     0.001     r
Count_temp_reg_3_/CK
              6.244                      0  0.003     0.001     0.001     r
[clock delay]                                                   0.001
--------------------------------------------------------------------------------

The Shortest Path:
Pin           Cap                 Fanout    Trans     Incr      Arri
--------------------------------------------------------------------------------
clk           0.000                      1  0.000     0.000     0.000     r
clk           6.244                      4  0.003     0.001     0.001     r
Count_temp_reg_0_/CK
              6.244                      0  0.003     0.000     0.001     r
[clock delay]                                                   0.001
--------------------------------------------------------------------------------

1
report_clock_timing -type summary ; # reports for the clock tree, considering relation between FFs
 
****************************************
Report : clock timing
        -type summary
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:31 2018
****************************************

  Clock: clk
----------------------------------------------------------------------------
  Maximum setup launch latency:
      Count_temp_reg_3_/CK                                   0.00      wrp-+

  Minimum setup capture latency:
      Count_temp_reg_0_/CK                                   0.00      wrp-+

  Minimum hold launch latency:
      Count_temp_reg_0_/CK                                   0.00      brp-+

  Maximum hold capture latency:
      Count_temp_reg_3_/CK                                   0.00      brp-+

  Maximum active transition:
      Count_temp_reg_0_/CK                                   0.00      wrp-+

  Minimum active transition:
      Count_temp_reg_0_/CK                                   0.00      brp-+

  Maximum setup skew:
      Count_temp_reg_3_/CK                                             wrp-+
      Count_temp_reg_0_/CK                                   0.00      wrp-+

  Maximum hold skew:
      Count_temp_reg_0_/CK                                             brp-+
      Count_temp_reg_1_/CK                                   0.00      brp-+
----------------------------------------------------------------------------

1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:31 2018
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-40/-40

  Startpoint: Count_temp_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Count_out[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.00       0.00
  Count_temp_reg_1_/CK (DFFR_X1)           0.00       0.00 r
  Count_temp_reg_1_/Q (DFFR_X1)            0.09       0.09 r
  Count_out[1] (out)                       0.00 *     0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (propagated)         0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.30       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.51


1
report_timing -delay_type min
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:31 2018
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-40/-40

  Startpoint: Count_temp_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Count_temp_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.00       0.00
  Count_temp_reg_3_/CK (DFFR_X1)           0.00       0.00 r
  Count_temp_reg_3_/QN (DFFR_X1)           0.06       0.06 f
  Count_temp_reg_0_/D (DFFR_X1)            0.00 *     0.06 f
  data arrival time                                   0.06

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.00       0.00
  clock uncertainty                        0.10       0.10
  Count_temp_reg_0_/CK (DFFR_X1)           0.00       0.10 r
  library hold time                        0.01       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


1
report_constraints -all_violators -max_delay -min_delay
 
****************************************
Report : constraint
        -all_violators
        -max_delay
        -min_delay
Design : johnson_counter
Version: G-2012.06-ICC-SP2
Date   : Thu Nov 29 11:11:31 2018
****************************************

	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-40/-40

   min_delay/hold ('clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   Count_temp_reg_0_/D          0.11           0.06 f        -0.05  (VIOLATED)
   Count_temp_reg_3_/D          0.11           0.08 f        -0.02  (VIOLATED)
   Count_temp_reg_1_/D          0.11           0.09 f        -0.02  (VIOLATED)
   Count_temp_reg_2_/D          0.11           0.09 f        -0.02  (VIOLATED)


1
# Check Congestion
# Check Timing
## 2- CTO
## To Consider Hold Fix -- Design Dependent
#   set_fix_hold [all_clocks]
#   set_fix_hold_options -prioritize_tns
clock_opt -only_psyn -no_clock_route
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : No
COPT:  Post CTS Optimization                : Yes
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Performing optimization...

  Loading design 'johnson_counter'




Information: The design has 4 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.097 0.089 (RCEX-011)
Information: Library Derived Horizontal Res : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.084 0.078 (RCEX-011)
Information: Library Derived Vertical Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)


                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      21.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:31 2018
****************************************
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed + Fixed)
Std cell utilization: 31.75%  (80/(288-36))
(Non-fixed only)
Chip area:            288      sites, bbox (12.40 12.40 21.52 20.80) um
Std cell area:        80       sites, (non-fixed:80     fixed:0)
                      4        cells, (non-fixed:4      fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       1 
Avg. std cell width:  3.80 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 6)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:31 2018
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:31 2018
****************************************

No cell displacement.

...100%

  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
    0:00:00      21.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:31 2018
****************************************
Std cell utilization: 27.78%  (80/(288-0))
(Non-fixed + Fixed)
Std cell utilization: 31.75%  (80/(288-36))
(Non-fixed only)
Chip area:            288      sites, bbox (12.40 12.40 21.52 20.80) um
Std cell area:        80       sites, (non-fixed:80     fixed:0)
                      4        cells, (non-fixed:4      fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       1 
Avg. std cell width:  3.80 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 6)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:31 2018
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : johnson_counter
  Version: G-2012.06-ICC-SP2
  Date   : Thu Nov 29 11:11:31 2018
****************************************

No cell displacement.

...100%

  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 21.3
  Total fixed cell area: 0.0
  Total physical cell area: 21.3
  Core area: (124000 124000 215200 208000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 6 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(339200,332000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(339200,332000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 9, MEM: 244588544


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.09
  Critical Path Slack:           0.51
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                  4
  Buf/Inv Cell Count:               0
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:         0
  Sequential Cell Count:            4
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:            0.00
  Noncombinational Area:        21.28
  Buf/Inv Area:                  0.00
  Net Area:                      0.00
  Net XLength        :          86.38
  Net YLength        :          65.47
  -----------------------------------
  Cell Area:                    21.28
  Design Area:                  21.28
  Net Length        :          151.85


  Design Rules
  -----------------------------------
  Total Number of Nets:             7
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.15
  -----------------------------------------
  Overall Compile Time:                0.25
  Overall Compile Wall Clock Time:     0.34



Information: Updating database...
clock_opt completed Successfully
1
#analyze
## 3- Clock Tree Routing
route_group -all_clock_nets
INFO: CapModel (/home/ahesham/Desktop/PnR and synthesis/pnr/johnson_counter/lib_2) is attached
INFO: ResModel2.2 (/home/ahesham/Desktop/PnR and synthesis/pnr/johnson_counter/lib_2) is attached
INFO: ITF_Combo (/home/ahesham/Desktop/PnR and synthesis/pnr/johnson_counter/lib_3) is attached
ITF to TLU+ conversion successful !
Running router in separate process ...
Error: extra positional option 'and' (CMD-012)
Error: extra positional option 'synthesis/pnr/route_route_group_7138.tcl' (CMD-012)
