
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,43}                          Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)
	S5= GPR[rT]=b                                               Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= A_EX.Out=>ALU.A                                         Premise(F6)
	S9= B_EX.Out=>ALU.B                                         Premise(F7)
	S10= ALUOut_MEM.Out=>ALUOut_DMMU1.In                        Premise(F8)
	S11= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                      Premise(F9)
	S12= ALU.Out=>ALUOut_MEM.In                                 Premise(F10)
	S13= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F11)
	S14= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F12)
	S15= FU.OutID1=>A_EX.In                                     Premise(F13)
	S16= A_MEM.Out=>A_WB.In                                     Premise(F14)
	S17= FU.OutID2=>B_EX.In                                     Premise(F15)
	S18= B_MEM.Out=>B_WB.In                                     Premise(F16)
	S19= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F17)
	S20= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F18)
	S21= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F19)
	S22= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F20)
	S23= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F21)
	S24= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F22)
	S25= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F23)
	S26= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F24)
	S27= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F25)
	S28= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F26)
	S29= FU.Bub_ID=>CU_ID.Bub                                   Premise(F27)
	S30= FU.Halt_ID=>CU_ID.Halt                                 Premise(F28)
	S31= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F29)
	S32= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F30)
	S33= FU.Bub_IF=>CU_IF.Bub                                   Premise(F31)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F32)
	S35= ICache.Hit=>CU_IF.ICacheHit                            Premise(F33)
	S36= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F34)
	S37= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F35)
	S38= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F36)
	S39= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F37)
	S40= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F38)
	S41= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F39)
	S42= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F40)
	S43= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F41)
	S44= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F42)
	S45= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F43)
	S46= ICache.Hit=>FU.ICacheHit                               Premise(F44)
	S47= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F45)
	S48= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F46)
	S49= IR_EX.Out=>FU.IR_EX                                    Premise(F47)
	S50= IR_ID.Out=>FU.IR_ID                                    Premise(F48)
	S51= IR_MEM.Out=>FU.IR_MEM                                  Premise(F49)
	S52= IR_WB.Out=>FU.IR_WB                                    Premise(F50)
	S53= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F51)
	S54= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F52)
	S55= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F53)
	S56= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F54)
	S57= ALU.Out=>FU.InEX                                       Premise(F55)
	S58= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F56)
	S59= GPR.Rdata1=>FU.InID1                                   Premise(F57)
	S60= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F58)
	S61= GPR.Rdata2=>FU.InID2                                   Premise(F59)
	S62= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F60)
	S63= ALUOut_MEM.Out=>FU.InMEM                               Premise(F61)
	S64= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F62)
	S65= ALUOut_WB.Out=>FU.InWB                                 Premise(F63)
	S66= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F64)
	S67= IR_ID.Out25_21=>GPR.RReg1                              Premise(F65)
	S68= IR_ID.Out20_16=>GPR.RReg2                              Premise(F66)
	S69= ALUOut_WB.Out=>GPR.WData                               Premise(F67)
	S70= IR_WB.Out15_11=>GPR.WReg                               Premise(F68)
	S71= IMMU.Addr=>IAddrReg.In                                 Premise(F69)
	S72= PC.Out=>ICache.IEA                                     Premise(F70)
	S73= ICache.IEA=addr                                        Path(S7,S72)
	S74= ICache.Hit=ICacheHit(addr)                             ICache-Search(S73)
	S75= ICache.Out={0,rS,rT,rD,0,43}                           ICache-Search(S73,S3)
	S76= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S74,S35)
	S77= FU.ICacheHit=ICacheHit(addr)                           Path(S74,S46)
	S78= ICache.Out=>ICacheReg.In                               Premise(F71)
	S79= ICacheReg.In={0,rS,rT,rD,0,43}                         Path(S75,S78)
	S80= PC.Out=>IMMU.IEA                                       Premise(F72)
	S81= IMMU.IEA=addr                                          Path(S7,S80)
	S82= CP0.ASID=>IMMU.PID                                     Premise(F73)
	S83= IMMU.PID=pid                                           Path(S6,S82)
	S84= IMMU.Addr={pid,addr}                                   IMMU-Search(S83,S81)
	S85= IAddrReg.In={pid,addr}                                 Path(S84,S71)
	S86= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S83,S81)
	S87= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S86,S36)
	S88= IR_MEM.Out=>IR_DMMU1.In                                Premise(F74)
	S89= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F75)
	S90= IR_ID.Out=>IR_EX.In                                    Premise(F76)
	S91= ICache.Out=>IR_ID.In                                   Premise(F77)
	S92= IR_ID.In={0,rS,rT,rD,0,43}                             Path(S75,S91)
	S93= ICache.Out=>IR_IMMU.In                                 Premise(F78)
	S94= IR_IMMU.In={0,rS,rT,rD,0,43}                           Path(S75,S93)
	S95= IR_EX.Out=>IR_MEM.In                                   Premise(F79)
	S96= IR_DMMU2.Out=>IR_WB.In                                 Premise(F80)
	S97= IR_MEM.Out=>IR_WB.In                                   Premise(F81)
	S98= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F82)
	S99= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F83)
	S100= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F84)
	S101= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F85)
	S102= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F86)
	S103= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F87)
	S104= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F88)
	S105= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F89)
	S106= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F90)
	S107= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F91)
	S108= IR_EX.Out31_26=>CU_EX.Op                              Premise(F92)
	S109= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F93)
	S110= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F94)
	S111= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F95)
	S112= IR_ID.Out31_26=>CU_ID.Op                              Premise(F96)
	S113= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F97)
	S114= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F98)
	S115= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F99)
	S116= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F100)
	S117= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F101)
	S118= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F102)
	S119= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F103)
	S120= IR_WB.Out31_26=>CU_WB.Op                              Premise(F104)
	S121= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F105)
	S122= CtrlA_EX=0                                            Premise(F106)
	S123= CtrlB_EX=0                                            Premise(F107)
	S124= CtrlALUOut_MEM=0                                      Premise(F108)
	S125= CtrlALUOut_DMMU1=0                                    Premise(F109)
	S126= CtrlALUOut_DMMU2=0                                    Premise(F110)
	S127= CtrlALUOut_WB=0                                       Premise(F111)
	S128= CtrlA_MEM=0                                           Premise(F112)
	S129= CtrlA_WB=0                                            Premise(F113)
	S130= CtrlB_MEM=0                                           Premise(F114)
	S131= CtrlB_WB=0                                            Premise(F115)
	S132= CtrlICache=0                                          Premise(F116)
	S133= ICache[addr]={0,rS,rT,rD,0,43}                        ICache-Hold(S3,S132)
	S134= CtrlIMMU=0                                            Premise(F117)
	S135= CtrlIR_DMMU1=0                                        Premise(F118)
	S136= CtrlIR_DMMU2=0                                        Premise(F119)
	S137= CtrlIR_EX=0                                           Premise(F120)
	S138= CtrlIR_ID=1                                           Premise(F121)
	S139= [IR_ID]={0,rS,rT,rD,0,43}                             IR_ID-Write(S92,S138)
	S140= CtrlIR_IMMU=0                                         Premise(F122)
	S141= CtrlIR_MEM=0                                          Premise(F123)
	S142= CtrlIR_WB=0                                           Premise(F124)
	S143= CtrlGPR=0                                             Premise(F125)
	S144= GPR[rS]=a                                             GPR-Hold(S4,S143)
	S145= GPR[rT]=b                                             GPR-Hold(S5,S143)
	S146= CtrlIAddrReg=0                                        Premise(F126)
	S147= CtrlPC=0                                              Premise(F127)
	S148= CtrlPCInc=1                                           Premise(F128)
	S149= PC[Out]=addr+4                                        PC-Inc(S1,S147,S148)
	S150= PC[CIA]=addr                                          PC-Inc(S1,S147,S148)
	S151= CtrlIMem=0                                            Premise(F129)
	S152= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                    IMem-Hold(S2,S151)
	S153= CtrlICacheReg=0                                       Premise(F130)
	S154= CtrlASIDIn=0                                          Premise(F131)
	S155= CtrlCP0=0                                             Premise(F132)
	S156= CP0[ASID]=pid                                         CP0-Hold(S0,S155)
	S157= CtrlEPCIn=0                                           Premise(F133)
	S158= CtrlExCodeIn=0                                        Premise(F134)
	S159= CtrlIRMux=0                                           Premise(F135)

ID	S160= IR_ID.Out={0,rS,rT,rD,0,43}                           IR-Out(S139)
	S161= IR_ID.Out31_26=0                                      IR-Out(S139)
	S162= IR_ID.Out25_21=rS                                     IR-Out(S139)
	S163= IR_ID.Out20_16=rT                                     IR-Out(S139)
	S164= IR_ID.Out15_11=rD                                     IR-Out(S139)
	S165= IR_ID.Out10_6=0                                       IR-Out(S139)
	S166= IR_ID.Out5_0=43                                       IR-Out(S139)
	S167= PC.Out=addr+4                                         PC-Out(S149)
	S168= PC.CIA=addr                                           PC-Out(S150)
	S169= PC.CIA31_28=addr[31:28]                               PC-Out(S150)
	S170= CP0.ASID=pid                                          CP0-Read-ASID(S156)
	S171= A_EX.Out=>ALU.A                                       Premise(F266)
	S172= B_EX.Out=>ALU.B                                       Premise(F267)
	S173= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F268)
	S174= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F269)
	S175= ALU.Out=>ALUOut_MEM.In                                Premise(F270)
	S176= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F271)
	S177= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F272)
	S178= FU.OutID1=>A_EX.In                                    Premise(F273)
	S179= A_MEM.Out=>A_WB.In                                    Premise(F274)
	S180= FU.OutID2=>B_EX.In                                    Premise(F275)
	S181= B_MEM.Out=>B_WB.In                                    Premise(F276)
	S182= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F277)
	S183= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F278)
	S184= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F279)
	S185= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F280)
	S186= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F281)
	S187= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F282)
	S188= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F283)
	S189= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F284)
	S190= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F285)
	S191= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F286)
	S192= FU.Bub_ID=>CU_ID.Bub                                  Premise(F287)
	S193= FU.Halt_ID=>CU_ID.Halt                                Premise(F288)
	S194= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F289)
	S195= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F290)
	S196= FU.Bub_IF=>CU_IF.Bub                                  Premise(F291)
	S197= FU.Halt_IF=>CU_IF.Halt                                Premise(F292)
	S198= ICache.Hit=>CU_IF.ICacheHit                           Premise(F293)
	S199= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F294)
	S200= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F295)
	S201= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F296)
	S202= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F297)
	S203= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F298)
	S204= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F299)
	S205= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F300)
	S206= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F301)
	S207= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F302)
	S208= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F303)
	S209= ICache.Hit=>FU.ICacheHit                              Premise(F304)
	S210= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F305)
	S211= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F306)
	S212= IR_EX.Out=>FU.IR_EX                                   Premise(F307)
	S213= IR_ID.Out=>FU.IR_ID                                   Premise(F308)
	S214= FU.IR_ID={0,rS,rT,rD,0,43}                            Path(S160,S213)
	S215= IR_MEM.Out=>FU.IR_MEM                                 Premise(F309)
	S216= IR_WB.Out=>FU.IR_WB                                   Premise(F310)
	S217= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F311)
	S218= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F312)
	S219= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F313)
	S220= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F314)
	S221= ALU.Out=>FU.InEX                                      Premise(F315)
	S222= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F316)
	S223= GPR.Rdata1=>FU.InID1                                  Premise(F317)
	S224= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F318)
	S225= FU.InID1_RReg=rS                                      Path(S162,S224)
	S226= GPR.Rdata2=>FU.InID2                                  Premise(F319)
	S227= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F320)
	S228= FU.InID2_RReg=rT                                      Path(S163,S227)
	S229= ALUOut_MEM.Out=>FU.InMEM                              Premise(F321)
	S230= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F322)
	S231= ALUOut_WB.Out=>FU.InWB                                Premise(F323)
	S232= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F324)
	S233= IR_ID.Out25_21=>GPR.RReg1                             Premise(F325)
	S234= GPR.RReg1=rS                                          Path(S162,S233)
	S235= GPR.Rdata1=a                                          GPR-Read(S234,S144)
	S236= FU.InID1=a                                            Path(S235,S223)
	S237= FU.OutID1=FU(a)                                       FU-Forward(S236)
	S238= A_EX.In=FU(a)                                         Path(S237,S178)
	S239= IR_ID.Out20_16=>GPR.RReg2                             Premise(F326)
	S240= GPR.RReg2=rT                                          Path(S163,S239)
	S241= GPR.Rdata2=b                                          GPR-Read(S240,S145)
	S242= FU.InID2=b                                            Path(S241,S226)
	S243= FU.OutID2=FU(b)                                       FU-Forward(S242)
	S244= B_EX.In=FU(b)                                         Path(S243,S180)
	S245= ALUOut_WB.Out=>GPR.WData                              Premise(F327)
	S246= IR_WB.Out15_11=>GPR.WReg                              Premise(F328)
	S247= IMMU.Addr=>IAddrReg.In                                Premise(F329)
	S248= PC.Out=>ICache.IEA                                    Premise(F330)
	S249= ICache.IEA=addr+4                                     Path(S167,S248)
	S250= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S249)
	S251= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S250,S198)
	S252= FU.ICacheHit=ICacheHit(addr+4)                        Path(S250,S209)
	S253= ICache.Out=>ICacheReg.In                              Premise(F331)
	S254= PC.Out=>IMMU.IEA                                      Premise(F332)
	S255= IMMU.IEA=addr+4                                       Path(S167,S254)
	S256= CP0.ASID=>IMMU.PID                                    Premise(F333)
	S257= IMMU.PID=pid                                          Path(S170,S256)
	S258= IMMU.Addr={pid,addr+4}                                IMMU-Search(S257,S255)
	S259= IAddrReg.In={pid,addr+4}                              Path(S258,S247)
	S260= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S257,S255)
	S261= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S260,S199)
	S262= IR_MEM.Out=>IR_DMMU1.In                               Premise(F334)
	S263= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F335)
	S264= IR_ID.Out=>IR_EX.In                                   Premise(F336)
	S265= IR_EX.In={0,rS,rT,rD,0,43}                            Path(S160,S264)
	S266= ICache.Out=>IR_ID.In                                  Premise(F337)
	S267= ICache.Out=>IR_IMMU.In                                Premise(F338)
	S268= IR_EX.Out=>IR_MEM.In                                  Premise(F339)
	S269= IR_DMMU2.Out=>IR_WB.In                                Premise(F340)
	S270= IR_MEM.Out=>IR_WB.In                                  Premise(F341)
	S271= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F342)
	S272= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F343)
	S273= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F344)
	S274= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F345)
	S275= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F346)
	S276= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F347)
	S277= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F348)
	S278= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F349)
	S279= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F350)
	S280= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F351)
	S281= IR_EX.Out31_26=>CU_EX.Op                              Premise(F352)
	S282= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F353)
	S283= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F354)
	S284= CU_ID.IRFunc1=rT                                      Path(S163,S283)
	S285= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F355)
	S286= CU_ID.IRFunc2=rS                                      Path(S162,S285)
	S287= IR_ID.Out31_26=>CU_ID.Op                              Premise(F356)
	S288= CU_ID.Op=0                                            Path(S161,S287)
	S289= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F357)
	S290= CU_ID.IRFunc=43                                       Path(S166,S289)
	S291= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F358)
	S292= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F359)
	S293= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F360)
	S294= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F361)
	S295= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F362)
	S296= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F363)
	S297= IR_WB.Out31_26=>CU_WB.Op                              Premise(F364)
	S298= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F365)
	S299= CtrlA_EX=1                                            Premise(F366)
	S300= [A_EX]=FU(a)                                          A_EX-Write(S238,S299)
	S301= CtrlB_EX=1                                            Premise(F367)
	S302= [B_EX]=FU(b)                                          B_EX-Write(S244,S301)
	S303= CtrlALUOut_MEM=0                                      Premise(F368)
	S304= CtrlALUOut_DMMU1=0                                    Premise(F369)
	S305= CtrlALUOut_DMMU2=0                                    Premise(F370)
	S306= CtrlALUOut_WB=0                                       Premise(F371)
	S307= CtrlA_MEM=0                                           Premise(F372)
	S308= CtrlA_WB=0                                            Premise(F373)
	S309= CtrlB_MEM=0                                           Premise(F374)
	S310= CtrlB_WB=0                                            Premise(F375)
	S311= CtrlICache=0                                          Premise(F376)
	S312= ICache[addr]={0,rS,rT,rD,0,43}                        ICache-Hold(S133,S311)
	S313= CtrlIMMU=0                                            Premise(F377)
	S314= CtrlIR_DMMU1=0                                        Premise(F378)
	S315= CtrlIR_DMMU2=0                                        Premise(F379)
	S316= CtrlIR_EX=1                                           Premise(F380)
	S317= [IR_EX]={0,rS,rT,rD,0,43}                             IR_EX-Write(S265,S316)
	S318= CtrlIR_ID=0                                           Premise(F381)
	S319= [IR_ID]={0,rS,rT,rD,0,43}                             IR_ID-Hold(S139,S318)
	S320= CtrlIR_IMMU=0                                         Premise(F382)
	S321= CtrlIR_MEM=0                                          Premise(F383)
	S322= CtrlIR_WB=0                                           Premise(F384)
	S323= CtrlGPR=0                                             Premise(F385)
	S324= GPR[rS]=a                                             GPR-Hold(S144,S323)
	S325= GPR[rT]=b                                             GPR-Hold(S145,S323)
	S326= CtrlIAddrReg=0                                        Premise(F386)
	S327= CtrlPC=0                                              Premise(F387)
	S328= CtrlPCInc=0                                           Premise(F388)
	S329= PC[CIA]=addr                                          PC-Hold(S150,S328)
	S330= PC[Out]=addr+4                                        PC-Hold(S149,S327,S328)
	S331= CtrlIMem=0                                            Premise(F389)
	S332= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                    IMem-Hold(S152,S331)
	S333= CtrlICacheReg=0                                       Premise(F390)
	S334= CtrlASIDIn=0                                          Premise(F391)
	S335= CtrlCP0=0                                             Premise(F392)
	S336= CP0[ASID]=pid                                         CP0-Hold(S156,S335)
	S337= CtrlEPCIn=0                                           Premise(F393)
	S338= CtrlExCodeIn=0                                        Premise(F394)
	S339= CtrlIRMux=0                                           Premise(F395)

EX	S340= A_EX.Out=FU(a)                                        A_EX-Out(S300)
	S341= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S300)
	S342= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S300)
	S343= B_EX.Out=FU(b)                                        B_EX-Out(S302)
	S344= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S302)
	S345= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S302)
	S346= IR_EX.Out={0,rS,rT,rD,0,43}                           IR_EX-Out(S317)
	S347= IR_EX.Out31_26=0                                      IR_EX-Out(S317)
	S348= IR_EX.Out25_21=rS                                     IR_EX-Out(S317)
	S349= IR_EX.Out20_16=rT                                     IR_EX-Out(S317)
	S350= IR_EX.Out15_11=rD                                     IR_EX-Out(S317)
	S351= IR_EX.Out10_6=0                                       IR_EX-Out(S317)
	S352= IR_EX.Out5_0=43                                       IR_EX-Out(S317)
	S353= IR_ID.Out={0,rS,rT,rD,0,43}                           IR-Out(S319)
	S354= IR_ID.Out31_26=0                                      IR-Out(S319)
	S355= IR_ID.Out25_21=rS                                     IR-Out(S319)
	S356= IR_ID.Out20_16=rT                                     IR-Out(S319)
	S357= IR_ID.Out15_11=rD                                     IR-Out(S319)
	S358= IR_ID.Out10_6=0                                       IR-Out(S319)
	S359= IR_ID.Out5_0=43                                       IR-Out(S319)
	S360= PC.CIA=addr                                           PC-Out(S329)
	S361= PC.CIA31_28=addr[31:28]                               PC-Out(S329)
	S362= PC.Out=addr+4                                         PC-Out(S330)
	S363= CP0.ASID=pid                                          CP0-Read-ASID(S336)
	S364= A_EX.Out=>ALU.A                                       Premise(F396)
	S365= ALU.A=FU(a)                                           Path(S340,S364)
	S366= B_EX.Out=>ALU.B                                       Premise(F397)
	S367= ALU.B=FU(b)                                           Path(S343,S366)
	S368= ALU.Func=6'b000111                                    Premise(F398)
	S369= ALU.Out={31{0},(FU(a)<uFU(b))}                        ALU(S365,S367)
	S370= ALU.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]              ALU(S365,S367)
	S371= ALU.CMP=Compare0({31{0},(FU(a)<uFU(b))})              ALU(S365,S367)
	S372= ALU.OV=OverFlow({31{0},(FU(a)<uFU(b))})               ALU(S365,S367)
	S373= ALU.CA=Carry({31{0},(FU(a)<uFU(b))})                  ALU(S365,S367)
	S374= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F399)
	S375= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F400)
	S376= ALU.Out=>ALUOut_MEM.In                                Premise(F401)
	S377= ALUOut_MEM.In={31{0},(FU(a)<uFU(b))}                  Path(S369,S376)
	S378= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F402)
	S379= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F403)
	S380= FU.OutID1=>A_EX.In                                    Premise(F404)
	S381= A_MEM.Out=>A_WB.In                                    Premise(F405)
	S382= FU.OutID2=>B_EX.In                                    Premise(F406)
	S383= B_MEM.Out=>B_WB.In                                    Premise(F407)
	S384= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F408)
	S385= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F409)
	S386= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F410)
	S387= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F411)
	S388= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F412)
	S389= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F413)
	S390= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F414)
	S391= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F415)
	S392= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F416)
	S393= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F417)
	S394= FU.Bub_ID=>CU_ID.Bub                                  Premise(F418)
	S395= FU.Halt_ID=>CU_ID.Halt                                Premise(F419)
	S396= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F420)
	S397= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F421)
	S398= FU.Bub_IF=>CU_IF.Bub                                  Premise(F422)
	S399= FU.Halt_IF=>CU_IF.Halt                                Premise(F423)
	S400= ICache.Hit=>CU_IF.ICacheHit                           Premise(F424)
	S401= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F425)
	S402= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F426)
	S403= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F427)
	S404= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F428)
	S405= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F429)
	S406= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F430)
	S407= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F431)
	S408= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F432)
	S409= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F433)
	S410= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F434)
	S411= ICache.Hit=>FU.ICacheHit                              Premise(F435)
	S412= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F436)
	S413= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F437)
	S414= IR_EX.Out=>FU.IR_EX                                   Premise(F438)
	S415= FU.IR_EX={0,rS,rT,rD,0,43}                            Path(S346,S414)
	S416= IR_ID.Out=>FU.IR_ID                                   Premise(F439)
	S417= FU.IR_ID={0,rS,rT,rD,0,43}                            Path(S353,S416)
	S418= IR_MEM.Out=>FU.IR_MEM                                 Premise(F440)
	S419= IR_WB.Out=>FU.IR_WB                                   Premise(F441)
	S420= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F442)
	S421= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F443)
	S422= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F444)
	S423= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F445)
	S424= ALU.Out=>FU.InEX                                      Premise(F446)
	S425= FU.InEX={31{0},(FU(a)<uFU(b))}                        Path(S369,S424)
	S426= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F447)
	S427= FU.InEX_WReg=rD                                       Path(S350,S426)
	S428= GPR.Rdata1=>FU.InID1                                  Premise(F448)
	S429= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F449)
	S430= FU.InID1_RReg=rS                                      Path(S355,S429)
	S431= GPR.Rdata2=>FU.InID2                                  Premise(F450)
	S432= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F451)
	S433= FU.InID2_RReg=rT                                      Path(S356,S432)
	S434= ALUOut_MEM.Out=>FU.InMEM                              Premise(F452)
	S435= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F453)
	S436= ALUOut_WB.Out=>FU.InWB                                Premise(F454)
	S437= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F455)
	S438= IR_ID.Out25_21=>GPR.RReg1                             Premise(F456)
	S439= GPR.RReg1=rS                                          Path(S355,S438)
	S440= GPR.Rdata1=a                                          GPR-Read(S439,S324)
	S441= FU.InID1=a                                            Path(S440,S428)
	S442= FU.OutID1=FU(a)                                       FU-Forward(S441)
	S443= A_EX.In=FU(a)                                         Path(S442,S380)
	S444= IR_ID.Out20_16=>GPR.RReg2                             Premise(F457)
	S445= GPR.RReg2=rT                                          Path(S356,S444)
	S446= GPR.Rdata2=b                                          GPR-Read(S445,S325)
	S447= FU.InID2=b                                            Path(S446,S431)
	S448= FU.OutID2=FU(b)                                       FU-Forward(S447)
	S449= B_EX.In=FU(b)                                         Path(S448,S382)
	S450= ALUOut_WB.Out=>GPR.WData                              Premise(F458)
	S451= IR_WB.Out15_11=>GPR.WReg                              Premise(F459)
	S452= IMMU.Addr=>IAddrReg.In                                Premise(F460)
	S453= PC.Out=>ICache.IEA                                    Premise(F461)
	S454= ICache.IEA=addr+4                                     Path(S362,S453)
	S455= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S454)
	S456= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S455,S400)
	S457= FU.ICacheHit=ICacheHit(addr+4)                        Path(S455,S411)
	S458= ICache.Out=>ICacheReg.In                              Premise(F462)
	S459= PC.Out=>IMMU.IEA                                      Premise(F463)
	S460= IMMU.IEA=addr+4                                       Path(S362,S459)
	S461= CP0.ASID=>IMMU.PID                                    Premise(F464)
	S462= IMMU.PID=pid                                          Path(S363,S461)
	S463= IMMU.Addr={pid,addr+4}                                IMMU-Search(S462,S460)
	S464= IAddrReg.In={pid,addr+4}                              Path(S463,S452)
	S465= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S462,S460)
	S466= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S465,S401)
	S467= IR_MEM.Out=>IR_DMMU1.In                               Premise(F465)
	S468= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F466)
	S469= IR_ID.Out=>IR_EX.In                                   Premise(F467)
	S470= IR_EX.In={0,rS,rT,rD,0,43}                            Path(S353,S469)
	S471= ICache.Out=>IR_ID.In                                  Premise(F468)
	S472= ICache.Out=>IR_IMMU.In                                Premise(F469)
	S473= IR_EX.Out=>IR_MEM.In                                  Premise(F470)
	S474= IR_MEM.In={0,rS,rT,rD,0,43}                           Path(S346,S473)
	S475= IR_DMMU2.Out=>IR_WB.In                                Premise(F471)
	S476= IR_MEM.Out=>IR_WB.In                                  Premise(F472)
	S477= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F473)
	S478= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F474)
	S479= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F475)
	S480= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F476)
	S481= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F477)
	S482= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F478)
	S483= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F479)
	S484= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F480)
	S485= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F481)
	S486= CU_EX.IRFunc1=rT                                      Path(S349,S485)
	S487= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F482)
	S488= CU_EX.IRFunc2=rS                                      Path(S348,S487)
	S489= IR_EX.Out31_26=>CU_EX.Op                              Premise(F483)
	S490= CU_EX.Op=0                                            Path(S347,S489)
	S491= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F484)
	S492= CU_EX.IRFunc=43                                       Path(S352,S491)
	S493= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F485)
	S494= CU_ID.IRFunc1=rT                                      Path(S356,S493)
	S495= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F486)
	S496= CU_ID.IRFunc2=rS                                      Path(S355,S495)
	S497= IR_ID.Out31_26=>CU_ID.Op                              Premise(F487)
	S498= CU_ID.Op=0                                            Path(S354,S497)
	S499= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F488)
	S500= CU_ID.IRFunc=43                                       Path(S359,S499)
	S501= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F489)
	S502= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F490)
	S503= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F491)
	S504= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F492)
	S505= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F493)
	S506= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F494)
	S507= IR_WB.Out31_26=>CU_WB.Op                              Premise(F495)
	S508= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F496)
	S509= CtrlA_EX=0                                            Premise(F497)
	S510= [A_EX]=FU(a)                                          A_EX-Hold(S300,S509)
	S511= CtrlB_EX=0                                            Premise(F498)
	S512= [B_EX]=FU(b)                                          B_EX-Hold(S302,S511)
	S513= CtrlALUOut_MEM=1                                      Premise(F499)
	S514= [ALUOut_MEM]={31{0},(FU(a)<uFU(b))}                   ALUOut_MEM-Write(S377,S513)
	S515= CtrlALUOut_DMMU1=0                                    Premise(F500)
	S516= CtrlALUOut_DMMU2=0                                    Premise(F501)
	S517= CtrlALUOut_WB=0                                       Premise(F502)
	S518= CtrlA_MEM=0                                           Premise(F503)
	S519= CtrlA_WB=0                                            Premise(F504)
	S520= CtrlB_MEM=0                                           Premise(F505)
	S521= CtrlB_WB=0                                            Premise(F506)
	S522= CtrlICache=0                                          Premise(F507)
	S523= ICache[addr]={0,rS,rT,rD,0,43}                        ICache-Hold(S312,S522)
	S524= CtrlIMMU=0                                            Premise(F508)
	S525= CtrlIR_DMMU1=0                                        Premise(F509)
	S526= CtrlIR_DMMU2=0                                        Premise(F510)
	S527= CtrlIR_EX=0                                           Premise(F511)
	S528= [IR_EX]={0,rS,rT,rD,0,43}                             IR_EX-Hold(S317,S527)
	S529= CtrlIR_ID=0                                           Premise(F512)
	S530= [IR_ID]={0,rS,rT,rD,0,43}                             IR_ID-Hold(S319,S529)
	S531= CtrlIR_IMMU=0                                         Premise(F513)
	S532= CtrlIR_MEM=1                                          Premise(F514)
	S533= [IR_MEM]={0,rS,rT,rD,0,43}                            IR_MEM-Write(S474,S532)
	S534= CtrlIR_WB=0                                           Premise(F515)
	S535= CtrlGPR=0                                             Premise(F516)
	S536= GPR[rS]=a                                             GPR-Hold(S324,S535)
	S537= GPR[rT]=b                                             GPR-Hold(S325,S535)
	S538= CtrlIAddrReg=0                                        Premise(F517)
	S539= CtrlPC=0                                              Premise(F518)
	S540= CtrlPCInc=0                                           Premise(F519)
	S541= PC[CIA]=addr                                          PC-Hold(S329,S540)
	S542= PC[Out]=addr+4                                        PC-Hold(S330,S539,S540)
	S543= CtrlIMem=0                                            Premise(F520)
	S544= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                    IMem-Hold(S332,S543)
	S545= CtrlICacheReg=0                                       Premise(F521)
	S546= CtrlASIDIn=0                                          Premise(F522)
	S547= CtrlCP0=0                                             Premise(F523)
	S548= CP0[ASID]=pid                                         CP0-Hold(S336,S547)
	S549= CtrlEPCIn=0                                           Premise(F524)
	S550= CtrlExCodeIn=0                                        Premise(F525)
	S551= CtrlIRMux=0                                           Premise(F526)

MEM	S552= A_EX.Out=FU(a)                                        A_EX-Out(S510)
	S553= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S510)
	S554= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S510)
	S555= B_EX.Out=FU(b)                                        B_EX-Out(S512)
	S556= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S512)
	S557= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S512)
	S558= ALUOut_MEM.Out={31{0},(FU(a)<uFU(b))}                 ALUOut_MEM-Out(S514)
	S559= ALUOut_MEM.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]       ALUOut_MEM-Out(S514)
	S560= ALUOut_MEM.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]       ALUOut_MEM-Out(S514)
	S561= IR_EX.Out={0,rS,rT,rD,0,43}                           IR_EX-Out(S528)
	S562= IR_EX.Out31_26=0                                      IR_EX-Out(S528)
	S563= IR_EX.Out25_21=rS                                     IR_EX-Out(S528)
	S564= IR_EX.Out20_16=rT                                     IR_EX-Out(S528)
	S565= IR_EX.Out15_11=rD                                     IR_EX-Out(S528)
	S566= IR_EX.Out10_6=0                                       IR_EX-Out(S528)
	S567= IR_EX.Out5_0=43                                       IR_EX-Out(S528)
	S568= IR_ID.Out={0,rS,rT,rD,0,43}                           IR-Out(S530)
	S569= IR_ID.Out31_26=0                                      IR-Out(S530)
	S570= IR_ID.Out25_21=rS                                     IR-Out(S530)
	S571= IR_ID.Out20_16=rT                                     IR-Out(S530)
	S572= IR_ID.Out15_11=rD                                     IR-Out(S530)
	S573= IR_ID.Out10_6=0                                       IR-Out(S530)
	S574= IR_ID.Out5_0=43                                       IR-Out(S530)
	S575= IR_MEM.Out={0,rS,rT,rD,0,43}                          IR_MEM-Out(S533)
	S576= IR_MEM.Out31_26=0                                     IR_MEM-Out(S533)
	S577= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S533)
	S578= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S533)
	S579= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S533)
	S580= IR_MEM.Out10_6=0                                      IR_MEM-Out(S533)
	S581= IR_MEM.Out5_0=43                                      IR_MEM-Out(S533)
	S582= PC.CIA=addr                                           PC-Out(S541)
	S583= PC.CIA31_28=addr[31:28]                               PC-Out(S541)
	S584= PC.Out=addr+4                                         PC-Out(S542)
	S585= CP0.ASID=pid                                          CP0-Read-ASID(S548)
	S586= A_EX.Out=>ALU.A                                       Premise(F527)
	S587= ALU.A=FU(a)                                           Path(S552,S586)
	S588= B_EX.Out=>ALU.B                                       Premise(F528)
	S589= ALU.B=FU(b)                                           Path(S555,S588)
	S590= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F529)
	S591= ALUOut_DMMU1.In={31{0},(FU(a)<uFU(b))}                Path(S558,S590)
	S592= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F530)
	S593= ALU.Out=>ALUOut_MEM.In                                Premise(F531)
	S594= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F532)
	S595= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F533)
	S596= ALUOut_WB.In={31{0},(FU(a)<uFU(b))}                   Path(S558,S595)
	S597= FU.OutID1=>A_EX.In                                    Premise(F534)
	S598= A_MEM.Out=>A_WB.In                                    Premise(F535)
	S599= FU.OutID2=>B_EX.In                                    Premise(F536)
	S600= B_MEM.Out=>B_WB.In                                    Premise(F537)
	S601= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F538)
	S602= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F539)
	S603= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F540)
	S604= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F541)
	S605= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F542)
	S606= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F543)
	S607= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F544)
	S608= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F545)
	S609= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F546)
	S610= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F547)
	S611= FU.Bub_ID=>CU_ID.Bub                                  Premise(F548)
	S612= FU.Halt_ID=>CU_ID.Halt                                Premise(F549)
	S613= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F550)
	S614= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F551)
	S615= FU.Bub_IF=>CU_IF.Bub                                  Premise(F552)
	S616= FU.Halt_IF=>CU_IF.Halt                                Premise(F553)
	S617= ICache.Hit=>CU_IF.ICacheHit                           Premise(F554)
	S618= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F555)
	S619= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F556)
	S620= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F557)
	S621= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F558)
	S622= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F559)
	S623= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F560)
	S624= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F561)
	S625= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F562)
	S626= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F563)
	S627= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F564)
	S628= ICache.Hit=>FU.ICacheHit                              Premise(F565)
	S629= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F566)
	S630= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F567)
	S631= IR_EX.Out=>FU.IR_EX                                   Premise(F568)
	S632= FU.IR_EX={0,rS,rT,rD,0,43}                            Path(S561,S631)
	S633= IR_ID.Out=>FU.IR_ID                                   Premise(F569)
	S634= FU.IR_ID={0,rS,rT,rD,0,43}                            Path(S568,S633)
	S635= IR_MEM.Out=>FU.IR_MEM                                 Premise(F570)
	S636= FU.IR_MEM={0,rS,rT,rD,0,43}                           Path(S575,S635)
	S637= IR_WB.Out=>FU.IR_WB                                   Premise(F571)
	S638= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F572)
	S639= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F573)
	S640= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F574)
	S641= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F575)
	S642= ALU.Out=>FU.InEX                                      Premise(F576)
	S643= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F577)
	S644= FU.InEX_WReg=rD                                       Path(S565,S643)
	S645= GPR.Rdata1=>FU.InID1                                  Premise(F578)
	S646= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F579)
	S647= FU.InID1_RReg=rS                                      Path(S570,S646)
	S648= GPR.Rdata2=>FU.InID2                                  Premise(F580)
	S649= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F581)
	S650= FU.InID2_RReg=rT                                      Path(S571,S649)
	S651= ALUOut_MEM.Out=>FU.InMEM                              Premise(F582)
	S652= FU.InMEM={31{0},(FU(a)<uFU(b))}                       Path(S558,S651)
	S653= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F583)
	S654= FU.InMEM_WReg=rD                                      Path(S579,S653)
	S655= ALUOut_WB.Out=>FU.InWB                                Premise(F584)
	S656= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F585)
	S657= IR_ID.Out25_21=>GPR.RReg1                             Premise(F586)
	S658= GPR.RReg1=rS                                          Path(S570,S657)
	S659= GPR.Rdata1=a                                          GPR-Read(S658,S536)
	S660= FU.InID1=a                                            Path(S659,S645)
	S661= FU.OutID1=FU(a)                                       FU-Forward(S660)
	S662= A_EX.In=FU(a)                                         Path(S661,S597)
	S663= IR_ID.Out20_16=>GPR.RReg2                             Premise(F587)
	S664= GPR.RReg2=rT                                          Path(S571,S663)
	S665= GPR.Rdata2=b                                          GPR-Read(S664,S537)
	S666= FU.InID2=b                                            Path(S665,S648)
	S667= FU.OutID2=FU(b)                                       FU-Forward(S666)
	S668= B_EX.In=FU(b)                                         Path(S667,S599)
	S669= ALUOut_WB.Out=>GPR.WData                              Premise(F588)
	S670= IR_WB.Out15_11=>GPR.WReg                              Premise(F589)
	S671= IMMU.Addr=>IAddrReg.In                                Premise(F590)
	S672= PC.Out=>ICache.IEA                                    Premise(F591)
	S673= ICache.IEA=addr+4                                     Path(S584,S672)
	S674= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S673)
	S675= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S674,S617)
	S676= FU.ICacheHit=ICacheHit(addr+4)                        Path(S674,S628)
	S677= ICache.Out=>ICacheReg.In                              Premise(F592)
	S678= PC.Out=>IMMU.IEA                                      Premise(F593)
	S679= IMMU.IEA=addr+4                                       Path(S584,S678)
	S680= CP0.ASID=>IMMU.PID                                    Premise(F594)
	S681= IMMU.PID=pid                                          Path(S585,S680)
	S682= IMMU.Addr={pid,addr+4}                                IMMU-Search(S681,S679)
	S683= IAddrReg.In={pid,addr+4}                              Path(S682,S671)
	S684= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S681,S679)
	S685= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S684,S618)
	S686= IR_MEM.Out=>IR_DMMU1.In                               Premise(F595)
	S687= IR_DMMU1.In={0,rS,rT,rD,0,43}                         Path(S575,S686)
	S688= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F596)
	S689= IR_ID.Out=>IR_EX.In                                   Premise(F597)
	S690= IR_EX.In={0,rS,rT,rD,0,43}                            Path(S568,S689)
	S691= ICache.Out=>IR_ID.In                                  Premise(F598)
	S692= ICache.Out=>IR_IMMU.In                                Premise(F599)
	S693= IR_EX.Out=>IR_MEM.In                                  Premise(F600)
	S694= IR_MEM.In={0,rS,rT,rD,0,43}                           Path(S561,S693)
	S695= IR_DMMU2.Out=>IR_WB.In                                Premise(F601)
	S696= IR_MEM.Out=>IR_WB.In                                  Premise(F602)
	S697= IR_WB.In={0,rS,rT,rD,0,43}                            Path(S575,S696)
	S698= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F603)
	S699= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F604)
	S700= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F605)
	S701= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F606)
	S702= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F607)
	S703= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F608)
	S704= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F609)
	S705= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F610)
	S706= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F611)
	S707= CU_EX.IRFunc1=rT                                      Path(S564,S706)
	S708= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F612)
	S709= CU_EX.IRFunc2=rS                                      Path(S563,S708)
	S710= IR_EX.Out31_26=>CU_EX.Op                              Premise(F613)
	S711= CU_EX.Op=0                                            Path(S562,S710)
	S712= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F614)
	S713= CU_EX.IRFunc=43                                       Path(S567,S712)
	S714= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F615)
	S715= CU_ID.IRFunc1=rT                                      Path(S571,S714)
	S716= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F616)
	S717= CU_ID.IRFunc2=rS                                      Path(S570,S716)
	S718= IR_ID.Out31_26=>CU_ID.Op                              Premise(F617)
	S719= CU_ID.Op=0                                            Path(S569,S718)
	S720= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F618)
	S721= CU_ID.IRFunc=43                                       Path(S574,S720)
	S722= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F619)
	S723= CU_MEM.IRFunc1=rT                                     Path(S578,S722)
	S724= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F620)
	S725= CU_MEM.IRFunc2=rS                                     Path(S577,S724)
	S726= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F621)
	S727= CU_MEM.Op=0                                           Path(S576,S726)
	S728= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F622)
	S729= CU_MEM.IRFunc=43                                      Path(S581,S728)
	S730= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F623)
	S731= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F624)
	S732= IR_WB.Out31_26=>CU_WB.Op                              Premise(F625)
	S733= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F626)
	S734= CtrlA_EX=0                                            Premise(F627)
	S735= [A_EX]=FU(a)                                          A_EX-Hold(S510,S734)
	S736= CtrlB_EX=0                                            Premise(F628)
	S737= [B_EX]=FU(b)                                          B_EX-Hold(S512,S736)
	S738= CtrlALUOut_MEM=0                                      Premise(F629)
	S739= [ALUOut_MEM]={31{0},(FU(a)<uFU(b))}                   ALUOut_MEM-Hold(S514,S738)
	S740= CtrlALUOut_DMMU1=1                                    Premise(F630)
	S741= [ALUOut_DMMU1]={31{0},(FU(a)<uFU(b))}                 ALUOut_DMMU1-Write(S591,S740)
	S742= CtrlALUOut_DMMU2=0                                    Premise(F631)
	S743= CtrlALUOut_WB=1                                       Premise(F632)
	S744= [ALUOut_WB]={31{0},(FU(a)<uFU(b))}                    ALUOut_WB-Write(S596,S743)
	S745= CtrlA_MEM=0                                           Premise(F633)
	S746= CtrlA_WB=1                                            Premise(F634)
	S747= CtrlB_MEM=0                                           Premise(F635)
	S748= CtrlB_WB=1                                            Premise(F636)
	S749= CtrlICache=0                                          Premise(F637)
	S750= ICache[addr]={0,rS,rT,rD,0,43}                        ICache-Hold(S523,S749)
	S751= CtrlIMMU=0                                            Premise(F638)
	S752= CtrlIR_DMMU1=1                                        Premise(F639)
	S753= [IR_DMMU1]={0,rS,rT,rD,0,43}                          IR_DMMU1-Write(S687,S752)
	S754= CtrlIR_DMMU2=0                                        Premise(F640)
	S755= CtrlIR_EX=0                                           Premise(F641)
	S756= [IR_EX]={0,rS,rT,rD,0,43}                             IR_EX-Hold(S528,S755)
	S757= CtrlIR_ID=0                                           Premise(F642)
	S758= [IR_ID]={0,rS,rT,rD,0,43}                             IR_ID-Hold(S530,S757)
	S759= CtrlIR_IMMU=0                                         Premise(F643)
	S760= CtrlIR_MEM=0                                          Premise(F644)
	S761= [IR_MEM]={0,rS,rT,rD,0,43}                            IR_MEM-Hold(S533,S760)
	S762= CtrlIR_WB=1                                           Premise(F645)
	S763= [IR_WB]={0,rS,rT,rD,0,43}                             IR_WB-Write(S697,S762)
	S764= CtrlGPR=0                                             Premise(F646)
	S765= GPR[rS]=a                                             GPR-Hold(S536,S764)
	S766= GPR[rT]=b                                             GPR-Hold(S537,S764)
	S767= CtrlIAddrReg=0                                        Premise(F647)
	S768= CtrlPC=0                                              Premise(F648)
	S769= CtrlPCInc=0                                           Premise(F649)
	S770= PC[CIA]=addr                                          PC-Hold(S541,S769)
	S771= PC[Out]=addr+4                                        PC-Hold(S542,S768,S769)
	S772= CtrlIMem=0                                            Premise(F650)
	S773= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                    IMem-Hold(S544,S772)
	S774= CtrlICacheReg=0                                       Premise(F651)
	S775= CtrlASIDIn=0                                          Premise(F652)
	S776= CtrlCP0=0                                             Premise(F653)
	S777= CP0[ASID]=pid                                         CP0-Hold(S548,S776)
	S778= CtrlEPCIn=0                                           Premise(F654)
	S779= CtrlExCodeIn=0                                        Premise(F655)
	S780= CtrlIRMux=0                                           Premise(F656)

DMMU1	S781= A_EX.Out=FU(a)                                        A_EX-Out(S735)
	S782= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S735)
	S783= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S735)
	S784= B_EX.Out=FU(b)                                        B_EX-Out(S737)
	S785= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S737)
	S786= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S737)
	S787= ALUOut_MEM.Out={31{0},(FU(a)<uFU(b))}                 ALUOut_MEM-Out(S739)
	S788= ALUOut_MEM.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]       ALUOut_MEM-Out(S739)
	S789= ALUOut_MEM.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]       ALUOut_MEM-Out(S739)
	S790= ALUOut_DMMU1.Out={31{0},(FU(a)<uFU(b))}               ALUOut_DMMU1-Out(S741)
	S791= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]     ALUOut_DMMU1-Out(S741)
	S792= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]     ALUOut_DMMU1-Out(S741)
	S793= ALUOut_WB.Out={31{0},(FU(a)<uFU(b))}                  ALUOut_WB-Out(S744)
	S794= ALUOut_WB.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]        ALUOut_WB-Out(S744)
	S795= ALUOut_WB.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]        ALUOut_WB-Out(S744)
	S796= IR_DMMU1.Out={0,rS,rT,rD,0,43}                        IR_DMMU1-Out(S753)
	S797= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S753)
	S798= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S753)
	S799= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S753)
	S800= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S753)
	S801= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S753)
	S802= IR_DMMU1.Out5_0=43                                    IR_DMMU1-Out(S753)
	S803= IR_EX.Out={0,rS,rT,rD,0,43}                           IR_EX-Out(S756)
	S804= IR_EX.Out31_26=0                                      IR_EX-Out(S756)
	S805= IR_EX.Out25_21=rS                                     IR_EX-Out(S756)
	S806= IR_EX.Out20_16=rT                                     IR_EX-Out(S756)
	S807= IR_EX.Out15_11=rD                                     IR_EX-Out(S756)
	S808= IR_EX.Out10_6=0                                       IR_EX-Out(S756)
	S809= IR_EX.Out5_0=43                                       IR_EX-Out(S756)
	S810= IR_ID.Out={0,rS,rT,rD,0,43}                           IR-Out(S758)
	S811= IR_ID.Out31_26=0                                      IR-Out(S758)
	S812= IR_ID.Out25_21=rS                                     IR-Out(S758)
	S813= IR_ID.Out20_16=rT                                     IR-Out(S758)
	S814= IR_ID.Out15_11=rD                                     IR-Out(S758)
	S815= IR_ID.Out10_6=0                                       IR-Out(S758)
	S816= IR_ID.Out5_0=43                                       IR-Out(S758)
	S817= IR_MEM.Out={0,rS,rT,rD,0,43}                          IR_MEM-Out(S761)
	S818= IR_MEM.Out31_26=0                                     IR_MEM-Out(S761)
	S819= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S761)
	S820= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S761)
	S821= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S761)
	S822= IR_MEM.Out10_6=0                                      IR_MEM-Out(S761)
	S823= IR_MEM.Out5_0=43                                      IR_MEM-Out(S761)
	S824= IR_WB.Out={0,rS,rT,rD,0,43}                           IR-Out(S763)
	S825= IR_WB.Out31_26=0                                      IR-Out(S763)
	S826= IR_WB.Out25_21=rS                                     IR-Out(S763)
	S827= IR_WB.Out20_16=rT                                     IR-Out(S763)
	S828= IR_WB.Out15_11=rD                                     IR-Out(S763)
	S829= IR_WB.Out10_6=0                                       IR-Out(S763)
	S830= IR_WB.Out5_0=43                                       IR-Out(S763)
	S831= PC.CIA=addr                                           PC-Out(S770)
	S832= PC.CIA31_28=addr[31:28]                               PC-Out(S770)
	S833= PC.Out=addr+4                                         PC-Out(S771)
	S834= CP0.ASID=pid                                          CP0-Read-ASID(S777)
	S835= A_EX.Out=>ALU.A                                       Premise(F657)
	S836= ALU.A=FU(a)                                           Path(S781,S835)
	S837= B_EX.Out=>ALU.B                                       Premise(F658)
	S838= ALU.B=FU(b)                                           Path(S784,S837)
	S839= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F659)
	S840= ALUOut_DMMU1.In={31{0},(FU(a)<uFU(b))}                Path(S787,S839)
	S841= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F660)
	S842= ALUOut_DMMU2.In={31{0},(FU(a)<uFU(b))}                Path(S790,S841)
	S843= ALU.Out=>ALUOut_MEM.In                                Premise(F661)
	S844= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F662)
	S845= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F663)
	S846= ALUOut_WB.In={31{0},(FU(a)<uFU(b))}                   Path(S787,S845)
	S847= FU.OutID1=>A_EX.In                                    Premise(F664)
	S848= A_MEM.Out=>A_WB.In                                    Premise(F665)
	S849= FU.OutID2=>B_EX.In                                    Premise(F666)
	S850= B_MEM.Out=>B_WB.In                                    Premise(F667)
	S851= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F668)
	S852= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F669)
	S853= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F670)
	S854= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F671)
	S855= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F672)
	S856= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F673)
	S857= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F674)
	S858= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F675)
	S859= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F676)
	S860= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F677)
	S861= FU.Bub_ID=>CU_ID.Bub                                  Premise(F678)
	S862= FU.Halt_ID=>CU_ID.Halt                                Premise(F679)
	S863= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F680)
	S864= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F681)
	S865= FU.Bub_IF=>CU_IF.Bub                                  Premise(F682)
	S866= FU.Halt_IF=>CU_IF.Halt                                Premise(F683)
	S867= ICache.Hit=>CU_IF.ICacheHit                           Premise(F684)
	S868= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F685)
	S869= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F686)
	S870= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F687)
	S871= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F688)
	S872= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F689)
	S873= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F690)
	S874= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F691)
	S875= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F692)
	S876= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F693)
	S877= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F694)
	S878= ICache.Hit=>FU.ICacheHit                              Premise(F695)
	S879= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F696)
	S880= FU.IR_DMMU1={0,rS,rT,rD,0,43}                         Path(S796,S879)
	S881= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F697)
	S882= IR_EX.Out=>FU.IR_EX                                   Premise(F698)
	S883= FU.IR_EX={0,rS,rT,rD,0,43}                            Path(S803,S882)
	S884= IR_ID.Out=>FU.IR_ID                                   Premise(F699)
	S885= FU.IR_ID={0,rS,rT,rD,0,43}                            Path(S810,S884)
	S886= IR_MEM.Out=>FU.IR_MEM                                 Premise(F700)
	S887= FU.IR_MEM={0,rS,rT,rD,0,43}                           Path(S817,S886)
	S888= IR_WB.Out=>FU.IR_WB                                   Premise(F701)
	S889= FU.IR_WB={0,rS,rT,rD,0,43}                            Path(S824,S888)
	S890= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F702)
	S891= FU.InDMMU1={31{0},(FU(a)<uFU(b))}                     Path(S790,S890)
	S892= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F703)
	S893= FU.InDMMU1_WReg=rD                                    Path(S800,S892)
	S894= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F704)
	S895= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F705)
	S896= ALU.Out=>FU.InEX                                      Premise(F706)
	S897= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F707)
	S898= FU.InEX_WReg=rD                                       Path(S807,S897)
	S899= GPR.Rdata1=>FU.InID1                                  Premise(F708)
	S900= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F709)
	S901= FU.InID1_RReg=rS                                      Path(S812,S900)
	S902= GPR.Rdata2=>FU.InID2                                  Premise(F710)
	S903= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F711)
	S904= FU.InID2_RReg=rT                                      Path(S813,S903)
	S905= ALUOut_MEM.Out=>FU.InMEM                              Premise(F712)
	S906= FU.InMEM={31{0},(FU(a)<uFU(b))}                       Path(S787,S905)
	S907= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F713)
	S908= FU.InMEM_WReg=rD                                      Path(S821,S907)
	S909= ALUOut_WB.Out=>FU.InWB                                Premise(F714)
	S910= FU.InWB={31{0},(FU(a)<uFU(b))}                        Path(S793,S909)
	S911= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F715)
	S912= FU.InWB_WReg=rD                                       Path(S828,S911)
	S913= IR_ID.Out25_21=>GPR.RReg1                             Premise(F716)
	S914= GPR.RReg1=rS                                          Path(S812,S913)
	S915= GPR.Rdata1=a                                          GPR-Read(S914,S765)
	S916= FU.InID1=a                                            Path(S915,S899)
	S917= FU.OutID1=FU(a)                                       FU-Forward(S916)
	S918= A_EX.In=FU(a)                                         Path(S917,S847)
	S919= IR_ID.Out20_16=>GPR.RReg2                             Premise(F717)
	S920= GPR.RReg2=rT                                          Path(S813,S919)
	S921= GPR.Rdata2=b                                          GPR-Read(S920,S766)
	S922= FU.InID2=b                                            Path(S921,S902)
	S923= FU.OutID2=FU(b)                                       FU-Forward(S922)
	S924= B_EX.In=FU(b)                                         Path(S923,S849)
	S925= ALUOut_WB.Out=>GPR.WData                              Premise(F718)
	S926= GPR.WData={31{0},(FU(a)<uFU(b))}                      Path(S793,S925)
	S927= IR_WB.Out15_11=>GPR.WReg                              Premise(F719)
	S928= GPR.WReg=rD                                           Path(S828,S927)
	S929= IMMU.Addr=>IAddrReg.In                                Premise(F720)
	S930= PC.Out=>ICache.IEA                                    Premise(F721)
	S931= ICache.IEA=addr+4                                     Path(S833,S930)
	S932= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S931)
	S933= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S932,S867)
	S934= FU.ICacheHit=ICacheHit(addr+4)                        Path(S932,S878)
	S935= ICache.Out=>ICacheReg.In                              Premise(F722)
	S936= PC.Out=>IMMU.IEA                                      Premise(F723)
	S937= IMMU.IEA=addr+4                                       Path(S833,S936)
	S938= CP0.ASID=>IMMU.PID                                    Premise(F724)
	S939= IMMU.PID=pid                                          Path(S834,S938)
	S940= IMMU.Addr={pid,addr+4}                                IMMU-Search(S939,S937)
	S941= IAddrReg.In={pid,addr+4}                              Path(S940,S929)
	S942= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S939,S937)
	S943= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S942,S868)
	S944= IR_MEM.Out=>IR_DMMU1.In                               Premise(F725)
	S945= IR_DMMU1.In={0,rS,rT,rD,0,43}                         Path(S817,S944)
	S946= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F726)
	S947= IR_DMMU2.In={0,rS,rT,rD,0,43}                         Path(S796,S946)
	S948= IR_ID.Out=>IR_EX.In                                   Premise(F727)
	S949= IR_EX.In={0,rS,rT,rD,0,43}                            Path(S810,S948)
	S950= ICache.Out=>IR_ID.In                                  Premise(F728)
	S951= ICache.Out=>IR_IMMU.In                                Premise(F729)
	S952= IR_EX.Out=>IR_MEM.In                                  Premise(F730)
	S953= IR_MEM.In={0,rS,rT,rD,0,43}                           Path(S803,S952)
	S954= IR_DMMU2.Out=>IR_WB.In                                Premise(F731)
	S955= IR_MEM.Out=>IR_WB.In                                  Premise(F732)
	S956= IR_WB.In={0,rS,rT,rD,0,43}                            Path(S817,S955)
	S957= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F733)
	S958= CU_DMMU1.IRFunc1=rT                                   Path(S799,S957)
	S959= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F734)
	S960= CU_DMMU1.IRFunc2=rS                                   Path(S798,S959)
	S961= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F735)
	S962= CU_DMMU1.Op=0                                         Path(S797,S961)
	S963= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F736)
	S964= CU_DMMU1.IRFunc=43                                    Path(S802,S963)
	S965= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F737)
	S966= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F738)
	S967= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F739)
	S968= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F740)
	S969= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F741)
	S970= CU_EX.IRFunc1=rT                                      Path(S806,S969)
	S971= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F742)
	S972= CU_EX.IRFunc2=rS                                      Path(S805,S971)
	S973= IR_EX.Out31_26=>CU_EX.Op                              Premise(F743)
	S974= CU_EX.Op=0                                            Path(S804,S973)
	S975= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F744)
	S976= CU_EX.IRFunc=43                                       Path(S809,S975)
	S977= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F745)
	S978= CU_ID.IRFunc1=rT                                      Path(S813,S977)
	S979= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F746)
	S980= CU_ID.IRFunc2=rS                                      Path(S812,S979)
	S981= IR_ID.Out31_26=>CU_ID.Op                              Premise(F747)
	S982= CU_ID.Op=0                                            Path(S811,S981)
	S983= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F748)
	S984= CU_ID.IRFunc=43                                       Path(S816,S983)
	S985= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F749)
	S986= CU_MEM.IRFunc1=rT                                     Path(S820,S985)
	S987= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F750)
	S988= CU_MEM.IRFunc2=rS                                     Path(S819,S987)
	S989= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F751)
	S990= CU_MEM.Op=0                                           Path(S818,S989)
	S991= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F752)
	S992= CU_MEM.IRFunc=43                                      Path(S823,S991)
	S993= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F753)
	S994= CU_WB.IRFunc1=rT                                      Path(S827,S993)
	S995= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F754)
	S996= CU_WB.IRFunc2=rS                                      Path(S826,S995)
	S997= IR_WB.Out31_26=>CU_WB.Op                              Premise(F755)
	S998= CU_WB.Op=0                                            Path(S825,S997)
	S999= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F756)
	S1000= CU_WB.IRFunc=43                                      Path(S830,S999)
	S1001= CtrlA_EX=0                                           Premise(F757)
	S1002= [A_EX]=FU(a)                                         A_EX-Hold(S735,S1001)
	S1003= CtrlB_EX=0                                           Premise(F758)
	S1004= [B_EX]=FU(b)                                         B_EX-Hold(S737,S1003)
	S1005= CtrlALUOut_MEM=0                                     Premise(F759)
	S1006= [ALUOut_MEM]={31{0},(FU(a)<uFU(b))}                  ALUOut_MEM-Hold(S739,S1005)
	S1007= CtrlALUOut_DMMU1=0                                   Premise(F760)
	S1008= [ALUOut_DMMU1]={31{0},(FU(a)<uFU(b))}                ALUOut_DMMU1-Hold(S741,S1007)
	S1009= CtrlALUOut_DMMU2=1                                   Premise(F761)
	S1010= [ALUOut_DMMU2]={31{0},(FU(a)<uFU(b))}                ALUOut_DMMU2-Write(S842,S1009)
	S1011= CtrlALUOut_WB=0                                      Premise(F762)
	S1012= [ALUOut_WB]={31{0},(FU(a)<uFU(b))}                   ALUOut_WB-Hold(S744,S1011)
	S1013= CtrlA_MEM=0                                          Premise(F763)
	S1014= CtrlA_WB=0                                           Premise(F764)
	S1015= CtrlB_MEM=0                                          Premise(F765)
	S1016= CtrlB_WB=0                                           Premise(F766)
	S1017= CtrlICache=0                                         Premise(F767)
	S1018= ICache[addr]={0,rS,rT,rD,0,43}                       ICache-Hold(S750,S1017)
	S1019= CtrlIMMU=0                                           Premise(F768)
	S1020= CtrlIR_DMMU1=0                                       Premise(F769)
	S1021= [IR_DMMU1]={0,rS,rT,rD,0,43}                         IR_DMMU1-Hold(S753,S1020)
	S1022= CtrlIR_DMMU2=1                                       Premise(F770)
	S1023= [IR_DMMU2]={0,rS,rT,rD,0,43}                         IR_DMMU2-Write(S947,S1022)
	S1024= CtrlIR_EX=0                                          Premise(F771)
	S1025= [IR_EX]={0,rS,rT,rD,0,43}                            IR_EX-Hold(S756,S1024)
	S1026= CtrlIR_ID=0                                          Premise(F772)
	S1027= [IR_ID]={0,rS,rT,rD,0,43}                            IR_ID-Hold(S758,S1026)
	S1028= CtrlIR_IMMU=0                                        Premise(F773)
	S1029= CtrlIR_MEM=0                                         Premise(F774)
	S1030= [IR_MEM]={0,rS,rT,rD,0,43}                           IR_MEM-Hold(S761,S1029)
	S1031= CtrlIR_WB=0                                          Premise(F775)
	S1032= [IR_WB]={0,rS,rT,rD,0,43}                            IR_WB-Hold(S763,S1031)
	S1033= CtrlGPR=0                                            Premise(F776)
	S1034= GPR[rS]=a                                            GPR-Hold(S765,S1033)
	S1035= GPR[rT]=b                                            GPR-Hold(S766,S1033)
	S1036= CtrlIAddrReg=0                                       Premise(F777)
	S1037= CtrlPC=0                                             Premise(F778)
	S1038= CtrlPCInc=0                                          Premise(F779)
	S1039= PC[CIA]=addr                                         PC-Hold(S770,S1038)
	S1040= PC[Out]=addr+4                                       PC-Hold(S771,S1037,S1038)
	S1041= CtrlIMem=0                                           Premise(F780)
	S1042= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                   IMem-Hold(S773,S1041)
	S1043= CtrlICacheReg=0                                      Premise(F781)
	S1044= CtrlASIDIn=0                                         Premise(F782)
	S1045= CtrlCP0=0                                            Premise(F783)
	S1046= CP0[ASID]=pid                                        CP0-Hold(S777,S1045)
	S1047= CtrlEPCIn=0                                          Premise(F784)
	S1048= CtrlExCodeIn=0                                       Premise(F785)
	S1049= CtrlIRMux=0                                          Premise(F786)

DMMU2	S1050= A_EX.Out=FU(a)                                       A_EX-Out(S1002)
	S1051= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1002)
	S1052= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1002)
	S1053= B_EX.Out=FU(b)                                       B_EX-Out(S1004)
	S1054= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1004)
	S1055= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1004)
	S1056= ALUOut_MEM.Out={31{0},(FU(a)<uFU(b))}                ALUOut_MEM-Out(S1006)
	S1057= ALUOut_MEM.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]      ALUOut_MEM-Out(S1006)
	S1058= ALUOut_MEM.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]      ALUOut_MEM-Out(S1006)
	S1059= ALUOut_DMMU1.Out={31{0},(FU(a)<uFU(b))}              ALUOut_DMMU1-Out(S1008)
	S1060= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]    ALUOut_DMMU1-Out(S1008)
	S1061= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]    ALUOut_DMMU1-Out(S1008)
	S1062= ALUOut_DMMU2.Out={31{0},(FU(a)<uFU(b))}              ALUOut_DMMU2-Out(S1010)
	S1063= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]    ALUOut_DMMU2-Out(S1010)
	S1064= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]    ALUOut_DMMU2-Out(S1010)
	S1065= ALUOut_WB.Out={31{0},(FU(a)<uFU(b))}                 ALUOut_WB-Out(S1012)
	S1066= ALUOut_WB.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]       ALUOut_WB-Out(S1012)
	S1067= ALUOut_WB.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]       ALUOut_WB-Out(S1012)
	S1068= IR_DMMU1.Out={0,rS,rT,rD,0,43}                       IR_DMMU1-Out(S1021)
	S1069= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1021)
	S1070= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1021)
	S1071= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1021)
	S1072= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1021)
	S1073= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1021)
	S1074= IR_DMMU1.Out5_0=43                                   IR_DMMU1-Out(S1021)
	S1075= IR_DMMU2.Out={0,rS,rT,rD,0,43}                       IR_DMMU2-Out(S1023)
	S1076= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1023)
	S1077= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1023)
	S1078= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1023)
	S1079= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1023)
	S1080= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1023)
	S1081= IR_DMMU2.Out5_0=43                                   IR_DMMU2-Out(S1023)
	S1082= IR_EX.Out={0,rS,rT,rD,0,43}                          IR_EX-Out(S1025)
	S1083= IR_EX.Out31_26=0                                     IR_EX-Out(S1025)
	S1084= IR_EX.Out25_21=rS                                    IR_EX-Out(S1025)
	S1085= IR_EX.Out20_16=rT                                    IR_EX-Out(S1025)
	S1086= IR_EX.Out15_11=rD                                    IR_EX-Out(S1025)
	S1087= IR_EX.Out10_6=0                                      IR_EX-Out(S1025)
	S1088= IR_EX.Out5_0=43                                      IR_EX-Out(S1025)
	S1089= IR_ID.Out={0,rS,rT,rD,0,43}                          IR-Out(S1027)
	S1090= IR_ID.Out31_26=0                                     IR-Out(S1027)
	S1091= IR_ID.Out25_21=rS                                    IR-Out(S1027)
	S1092= IR_ID.Out20_16=rT                                    IR-Out(S1027)
	S1093= IR_ID.Out15_11=rD                                    IR-Out(S1027)
	S1094= IR_ID.Out10_6=0                                      IR-Out(S1027)
	S1095= IR_ID.Out5_0=43                                      IR-Out(S1027)
	S1096= IR_MEM.Out={0,rS,rT,rD,0,43}                         IR_MEM-Out(S1030)
	S1097= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1030)
	S1098= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1030)
	S1099= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1030)
	S1100= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1030)
	S1101= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1030)
	S1102= IR_MEM.Out5_0=43                                     IR_MEM-Out(S1030)
	S1103= IR_WB.Out={0,rS,rT,rD,0,43}                          IR-Out(S1032)
	S1104= IR_WB.Out31_26=0                                     IR-Out(S1032)
	S1105= IR_WB.Out25_21=rS                                    IR-Out(S1032)
	S1106= IR_WB.Out20_16=rT                                    IR-Out(S1032)
	S1107= IR_WB.Out15_11=rD                                    IR-Out(S1032)
	S1108= IR_WB.Out10_6=0                                      IR-Out(S1032)
	S1109= IR_WB.Out5_0=43                                      IR-Out(S1032)
	S1110= PC.CIA=addr                                          PC-Out(S1039)
	S1111= PC.CIA31_28=addr[31:28]                              PC-Out(S1039)
	S1112= PC.Out=addr+4                                        PC-Out(S1040)
	S1113= CP0.ASID=pid                                         CP0-Read-ASID(S1046)
	S1114= A_EX.Out=>ALU.A                                      Premise(F787)
	S1115= ALU.A=FU(a)                                          Path(S1050,S1114)
	S1116= B_EX.Out=>ALU.B                                      Premise(F788)
	S1117= ALU.B=FU(b)                                          Path(S1053,S1116)
	S1118= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F789)
	S1119= ALUOut_DMMU1.In={31{0},(FU(a)<uFU(b))}               Path(S1056,S1118)
	S1120= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F790)
	S1121= ALUOut_DMMU2.In={31{0},(FU(a)<uFU(b))}               Path(S1059,S1120)
	S1122= ALU.Out=>ALUOut_MEM.In                               Premise(F791)
	S1123= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F792)
	S1124= ALUOut_WB.In={31{0},(FU(a)<uFU(b))}                  Path(S1062,S1123)
	S1125= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F793)
	S1126= FU.OutID1=>A_EX.In                                   Premise(F794)
	S1127= A_MEM.Out=>A_WB.In                                   Premise(F795)
	S1128= FU.OutID2=>B_EX.In                                   Premise(F796)
	S1129= B_MEM.Out=>B_WB.In                                   Premise(F797)
	S1130= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F798)
	S1131= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F799)
	S1132= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F800)
	S1133= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F801)
	S1134= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F802)
	S1135= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F803)
	S1136= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F804)
	S1137= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F805)
	S1138= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F806)
	S1139= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F807)
	S1140= FU.Bub_ID=>CU_ID.Bub                                 Premise(F808)
	S1141= FU.Halt_ID=>CU_ID.Halt                               Premise(F809)
	S1142= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F810)
	S1143= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F811)
	S1144= FU.Bub_IF=>CU_IF.Bub                                 Premise(F812)
	S1145= FU.Halt_IF=>CU_IF.Halt                               Premise(F813)
	S1146= ICache.Hit=>CU_IF.ICacheHit                          Premise(F814)
	S1147= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F815)
	S1148= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F816)
	S1149= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F817)
	S1150= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F818)
	S1151= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F819)
	S1152= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F820)
	S1153= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F821)
	S1154= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F822)
	S1155= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F823)
	S1156= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F824)
	S1157= ICache.Hit=>FU.ICacheHit                             Premise(F825)
	S1158= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F826)
	S1159= FU.IR_DMMU1={0,rS,rT,rD,0,43}                        Path(S1068,S1158)
	S1160= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F827)
	S1161= FU.IR_DMMU2={0,rS,rT,rD,0,43}                        Path(S1075,S1160)
	S1162= IR_EX.Out=>FU.IR_EX                                  Premise(F828)
	S1163= FU.IR_EX={0,rS,rT,rD,0,43}                           Path(S1082,S1162)
	S1164= IR_ID.Out=>FU.IR_ID                                  Premise(F829)
	S1165= FU.IR_ID={0,rS,rT,rD,0,43}                           Path(S1089,S1164)
	S1166= IR_MEM.Out=>FU.IR_MEM                                Premise(F830)
	S1167= FU.IR_MEM={0,rS,rT,rD,0,43}                          Path(S1096,S1166)
	S1168= IR_WB.Out=>FU.IR_WB                                  Premise(F831)
	S1169= FU.IR_WB={0,rS,rT,rD,0,43}                           Path(S1103,S1168)
	S1170= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F832)
	S1171= FU.InDMMU1={31{0},(FU(a)<uFU(b))}                    Path(S1059,S1170)
	S1172= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F833)
	S1173= FU.InDMMU1_WReg=rD                                   Path(S1072,S1172)
	S1174= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F834)
	S1175= FU.InDMMU2={31{0},(FU(a)<uFU(b))}                    Path(S1062,S1174)
	S1176= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F835)
	S1177= FU.InDMMU2_WReg=rD                                   Path(S1079,S1176)
	S1178= ALU.Out=>FU.InEX                                     Premise(F836)
	S1179= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F837)
	S1180= FU.InEX_WReg=rD                                      Path(S1086,S1179)
	S1181= GPR.Rdata1=>FU.InID1                                 Premise(F838)
	S1182= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F839)
	S1183= FU.InID1_RReg=rS                                     Path(S1091,S1182)
	S1184= GPR.Rdata2=>FU.InID2                                 Premise(F840)
	S1185= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F841)
	S1186= FU.InID2_RReg=rT                                     Path(S1092,S1185)
	S1187= ALUOut_MEM.Out=>FU.InMEM                             Premise(F842)
	S1188= FU.InMEM={31{0},(FU(a)<uFU(b))}                      Path(S1056,S1187)
	S1189= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F843)
	S1190= FU.InMEM_WReg=rD                                     Path(S1100,S1189)
	S1191= ALUOut_WB.Out=>FU.InWB                               Premise(F844)
	S1192= FU.InWB={31{0},(FU(a)<uFU(b))}                       Path(S1065,S1191)
	S1193= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F845)
	S1194= FU.InWB_WReg=rD                                      Path(S1107,S1193)
	S1195= IR_ID.Out25_21=>GPR.RReg1                            Premise(F846)
	S1196= GPR.RReg1=rS                                         Path(S1091,S1195)
	S1197= GPR.Rdata1=a                                         GPR-Read(S1196,S1034)
	S1198= FU.InID1=a                                           Path(S1197,S1181)
	S1199= FU.OutID1=FU(a)                                      FU-Forward(S1198)
	S1200= A_EX.In=FU(a)                                        Path(S1199,S1126)
	S1201= IR_ID.Out20_16=>GPR.RReg2                            Premise(F847)
	S1202= GPR.RReg2=rT                                         Path(S1092,S1201)
	S1203= GPR.Rdata2=b                                         GPR-Read(S1202,S1035)
	S1204= FU.InID2=b                                           Path(S1203,S1184)
	S1205= FU.OutID2=FU(b)                                      FU-Forward(S1204)
	S1206= B_EX.In=FU(b)                                        Path(S1205,S1128)
	S1207= ALUOut_WB.Out=>GPR.WData                             Premise(F848)
	S1208= GPR.WData={31{0},(FU(a)<uFU(b))}                     Path(S1065,S1207)
	S1209= IR_WB.Out15_11=>GPR.WReg                             Premise(F849)
	S1210= GPR.WReg=rD                                          Path(S1107,S1209)
	S1211= IMMU.Addr=>IAddrReg.In                               Premise(F850)
	S1212= PC.Out=>ICache.IEA                                   Premise(F851)
	S1213= ICache.IEA=addr+4                                    Path(S1112,S1212)
	S1214= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1213)
	S1215= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1214,S1146)
	S1216= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1214,S1157)
	S1217= ICache.Out=>ICacheReg.In                             Premise(F852)
	S1218= PC.Out=>IMMU.IEA                                     Premise(F853)
	S1219= IMMU.IEA=addr+4                                      Path(S1112,S1218)
	S1220= CP0.ASID=>IMMU.PID                                   Premise(F854)
	S1221= IMMU.PID=pid                                         Path(S1113,S1220)
	S1222= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1221,S1219)
	S1223= IAddrReg.In={pid,addr+4}                             Path(S1222,S1211)
	S1224= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1221,S1219)
	S1225= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1224,S1147)
	S1226= IR_MEM.Out=>IR_DMMU1.In                              Premise(F855)
	S1227= IR_DMMU1.In={0,rS,rT,rD,0,43}                        Path(S1096,S1226)
	S1228= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F856)
	S1229= IR_DMMU2.In={0,rS,rT,rD,0,43}                        Path(S1068,S1228)
	S1230= IR_ID.Out=>IR_EX.In                                  Premise(F857)
	S1231= IR_EX.In={0,rS,rT,rD,0,43}                           Path(S1089,S1230)
	S1232= ICache.Out=>IR_ID.In                                 Premise(F858)
	S1233= ICache.Out=>IR_IMMU.In                               Premise(F859)
	S1234= IR_EX.Out=>IR_MEM.In                                 Premise(F860)
	S1235= IR_MEM.In={0,rS,rT,rD,0,43}                          Path(S1082,S1234)
	S1236= IR_DMMU2.Out=>IR_WB.In                               Premise(F861)
	S1237= IR_WB.In={0,rS,rT,rD,0,43}                           Path(S1075,S1236)
	S1238= IR_MEM.Out=>IR_WB.In                                 Premise(F862)
	S1239= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F863)
	S1240= CU_DMMU1.IRFunc1=rT                                  Path(S1071,S1239)
	S1241= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F864)
	S1242= CU_DMMU1.IRFunc2=rS                                  Path(S1070,S1241)
	S1243= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F865)
	S1244= CU_DMMU1.Op=0                                        Path(S1069,S1243)
	S1245= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F866)
	S1246= CU_DMMU1.IRFunc=43                                   Path(S1074,S1245)
	S1247= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F867)
	S1248= CU_DMMU2.IRFunc1=rT                                  Path(S1078,S1247)
	S1249= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F868)
	S1250= CU_DMMU2.IRFunc2=rS                                  Path(S1077,S1249)
	S1251= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F869)
	S1252= CU_DMMU2.Op=0                                        Path(S1076,S1251)
	S1253= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F870)
	S1254= CU_DMMU2.IRFunc=43                                   Path(S1081,S1253)
	S1255= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F871)
	S1256= CU_EX.IRFunc1=rT                                     Path(S1085,S1255)
	S1257= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F872)
	S1258= CU_EX.IRFunc2=rS                                     Path(S1084,S1257)
	S1259= IR_EX.Out31_26=>CU_EX.Op                             Premise(F873)
	S1260= CU_EX.Op=0                                           Path(S1083,S1259)
	S1261= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F874)
	S1262= CU_EX.IRFunc=43                                      Path(S1088,S1261)
	S1263= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F875)
	S1264= CU_ID.IRFunc1=rT                                     Path(S1092,S1263)
	S1265= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F876)
	S1266= CU_ID.IRFunc2=rS                                     Path(S1091,S1265)
	S1267= IR_ID.Out31_26=>CU_ID.Op                             Premise(F877)
	S1268= CU_ID.Op=0                                           Path(S1090,S1267)
	S1269= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F878)
	S1270= CU_ID.IRFunc=43                                      Path(S1095,S1269)
	S1271= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F879)
	S1272= CU_MEM.IRFunc1=rT                                    Path(S1099,S1271)
	S1273= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F880)
	S1274= CU_MEM.IRFunc2=rS                                    Path(S1098,S1273)
	S1275= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F881)
	S1276= CU_MEM.Op=0                                          Path(S1097,S1275)
	S1277= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F882)
	S1278= CU_MEM.IRFunc=43                                     Path(S1102,S1277)
	S1279= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F883)
	S1280= CU_WB.IRFunc1=rT                                     Path(S1106,S1279)
	S1281= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F884)
	S1282= CU_WB.IRFunc2=rS                                     Path(S1105,S1281)
	S1283= IR_WB.Out31_26=>CU_WB.Op                             Premise(F885)
	S1284= CU_WB.Op=0                                           Path(S1104,S1283)
	S1285= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F886)
	S1286= CU_WB.IRFunc=43                                      Path(S1109,S1285)
	S1287= CtrlA_EX=0                                           Premise(F887)
	S1288= [A_EX]=FU(a)                                         A_EX-Hold(S1002,S1287)
	S1289= CtrlB_EX=0                                           Premise(F888)
	S1290= [B_EX]=FU(b)                                         B_EX-Hold(S1004,S1289)
	S1291= CtrlALUOut_MEM=0                                     Premise(F889)
	S1292= [ALUOut_MEM]={31{0},(FU(a)<uFU(b))}                  ALUOut_MEM-Hold(S1006,S1291)
	S1293= CtrlALUOut_DMMU1=0                                   Premise(F890)
	S1294= [ALUOut_DMMU1]={31{0},(FU(a)<uFU(b))}                ALUOut_DMMU1-Hold(S1008,S1293)
	S1295= CtrlALUOut_DMMU2=0                                   Premise(F891)
	S1296= [ALUOut_DMMU2]={31{0},(FU(a)<uFU(b))}                ALUOut_DMMU2-Hold(S1010,S1295)
	S1297= CtrlALUOut_WB=1                                      Premise(F892)
	S1298= [ALUOut_WB]={31{0},(FU(a)<uFU(b))}                   ALUOut_WB-Write(S1124,S1297)
	S1299= CtrlA_MEM=0                                          Premise(F893)
	S1300= CtrlA_WB=0                                           Premise(F894)
	S1301= CtrlB_MEM=0                                          Premise(F895)
	S1302= CtrlB_WB=0                                           Premise(F896)
	S1303= CtrlICache=0                                         Premise(F897)
	S1304= ICache[addr]={0,rS,rT,rD,0,43}                       ICache-Hold(S1018,S1303)
	S1305= CtrlIMMU=0                                           Premise(F898)
	S1306= CtrlIR_DMMU1=0                                       Premise(F899)
	S1307= [IR_DMMU1]={0,rS,rT,rD,0,43}                         IR_DMMU1-Hold(S1021,S1306)
	S1308= CtrlIR_DMMU2=0                                       Premise(F900)
	S1309= [IR_DMMU2]={0,rS,rT,rD,0,43}                         IR_DMMU2-Hold(S1023,S1308)
	S1310= CtrlIR_EX=0                                          Premise(F901)
	S1311= [IR_EX]={0,rS,rT,rD,0,43}                            IR_EX-Hold(S1025,S1310)
	S1312= CtrlIR_ID=0                                          Premise(F902)
	S1313= [IR_ID]={0,rS,rT,rD,0,43}                            IR_ID-Hold(S1027,S1312)
	S1314= CtrlIR_IMMU=0                                        Premise(F903)
	S1315= CtrlIR_MEM=0                                         Premise(F904)
	S1316= [IR_MEM]={0,rS,rT,rD,0,43}                           IR_MEM-Hold(S1030,S1315)
	S1317= CtrlIR_WB=1                                          Premise(F905)
	S1318= [IR_WB]={0,rS,rT,rD,0,43}                            IR_WB-Write(S1237,S1317)
	S1319= CtrlGPR=0                                            Premise(F906)
	S1320= GPR[rS]=a                                            GPR-Hold(S1034,S1319)
	S1321= GPR[rT]=b                                            GPR-Hold(S1035,S1319)
	S1322= CtrlIAddrReg=0                                       Premise(F907)
	S1323= CtrlPC=0                                             Premise(F908)
	S1324= CtrlPCInc=0                                          Premise(F909)
	S1325= PC[CIA]=addr                                         PC-Hold(S1039,S1324)
	S1326= PC[Out]=addr+4                                       PC-Hold(S1040,S1323,S1324)
	S1327= CtrlIMem=0                                           Premise(F910)
	S1328= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                   IMem-Hold(S1042,S1327)
	S1329= CtrlICacheReg=0                                      Premise(F911)
	S1330= CtrlASIDIn=0                                         Premise(F912)
	S1331= CtrlCP0=0                                            Premise(F913)
	S1332= CP0[ASID]=pid                                        CP0-Hold(S1046,S1331)
	S1333= CtrlEPCIn=0                                          Premise(F914)
	S1334= CtrlExCodeIn=0                                       Premise(F915)
	S1335= CtrlIRMux=0                                          Premise(F916)

WB	S1336= A_EX.Out=FU(a)                                       A_EX-Out(S1288)
	S1337= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1288)
	S1338= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1288)
	S1339= B_EX.Out=FU(b)                                       B_EX-Out(S1290)
	S1340= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1290)
	S1341= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1290)
	S1342= ALUOut_MEM.Out={31{0},(FU(a)<uFU(b))}                ALUOut_MEM-Out(S1292)
	S1343= ALUOut_MEM.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]      ALUOut_MEM-Out(S1292)
	S1344= ALUOut_MEM.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]      ALUOut_MEM-Out(S1292)
	S1345= ALUOut_DMMU1.Out={31{0},(FU(a)<uFU(b))}              ALUOut_DMMU1-Out(S1294)
	S1346= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]    ALUOut_DMMU1-Out(S1294)
	S1347= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]    ALUOut_DMMU1-Out(S1294)
	S1348= ALUOut_DMMU2.Out={31{0},(FU(a)<uFU(b))}              ALUOut_DMMU2-Out(S1296)
	S1349= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]    ALUOut_DMMU2-Out(S1296)
	S1350= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]    ALUOut_DMMU2-Out(S1296)
	S1351= ALUOut_WB.Out={31{0},(FU(a)<uFU(b))}                 ALUOut_WB-Out(S1298)
	S1352= ALUOut_WB.Out1_0={{31{0},(FU(a)<uFU(b))}}[1:0]       ALUOut_WB-Out(S1298)
	S1353= ALUOut_WB.Out4_0={{31{0},(FU(a)<uFU(b))}}[4:0]       ALUOut_WB-Out(S1298)
	S1354= IR_DMMU1.Out={0,rS,rT,rD,0,43}                       IR_DMMU1-Out(S1307)
	S1355= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1307)
	S1356= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1307)
	S1357= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1307)
	S1358= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1307)
	S1359= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1307)
	S1360= IR_DMMU1.Out5_0=43                                   IR_DMMU1-Out(S1307)
	S1361= IR_DMMU2.Out={0,rS,rT,rD,0,43}                       IR_DMMU2-Out(S1309)
	S1362= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1309)
	S1363= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1309)
	S1364= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1309)
	S1365= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1309)
	S1366= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1309)
	S1367= IR_DMMU2.Out5_0=43                                   IR_DMMU2-Out(S1309)
	S1368= IR_EX.Out={0,rS,rT,rD,0,43}                          IR_EX-Out(S1311)
	S1369= IR_EX.Out31_26=0                                     IR_EX-Out(S1311)
	S1370= IR_EX.Out25_21=rS                                    IR_EX-Out(S1311)
	S1371= IR_EX.Out20_16=rT                                    IR_EX-Out(S1311)
	S1372= IR_EX.Out15_11=rD                                    IR_EX-Out(S1311)
	S1373= IR_EX.Out10_6=0                                      IR_EX-Out(S1311)
	S1374= IR_EX.Out5_0=43                                      IR_EX-Out(S1311)
	S1375= IR_ID.Out={0,rS,rT,rD,0,43}                          IR-Out(S1313)
	S1376= IR_ID.Out31_26=0                                     IR-Out(S1313)
	S1377= IR_ID.Out25_21=rS                                    IR-Out(S1313)
	S1378= IR_ID.Out20_16=rT                                    IR-Out(S1313)
	S1379= IR_ID.Out15_11=rD                                    IR-Out(S1313)
	S1380= IR_ID.Out10_6=0                                      IR-Out(S1313)
	S1381= IR_ID.Out5_0=43                                      IR-Out(S1313)
	S1382= IR_MEM.Out={0,rS,rT,rD,0,43}                         IR_MEM-Out(S1316)
	S1383= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1316)
	S1384= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1316)
	S1385= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1316)
	S1386= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1316)
	S1387= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1316)
	S1388= IR_MEM.Out5_0=43                                     IR_MEM-Out(S1316)
	S1389= IR_WB.Out={0,rS,rT,rD,0,43}                          IR-Out(S1318)
	S1390= IR_WB.Out31_26=0                                     IR-Out(S1318)
	S1391= IR_WB.Out25_21=rS                                    IR-Out(S1318)
	S1392= IR_WB.Out20_16=rT                                    IR-Out(S1318)
	S1393= IR_WB.Out15_11=rD                                    IR-Out(S1318)
	S1394= IR_WB.Out10_6=0                                      IR-Out(S1318)
	S1395= IR_WB.Out5_0=43                                      IR-Out(S1318)
	S1396= PC.CIA=addr                                          PC-Out(S1325)
	S1397= PC.CIA31_28=addr[31:28]                              PC-Out(S1325)
	S1398= PC.Out=addr+4                                        PC-Out(S1326)
	S1399= CP0.ASID=pid                                         CP0-Read-ASID(S1332)
	S1400= A_EX.Out=>ALU.A                                      Premise(F917)
	S1401= ALU.A=FU(a)                                          Path(S1336,S1400)
	S1402= B_EX.Out=>ALU.B                                      Premise(F918)
	S1403= ALU.B=FU(b)                                          Path(S1339,S1402)
	S1404= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F919)
	S1405= ALUOut_DMMU1.In={31{0},(FU(a)<uFU(b))}               Path(S1342,S1404)
	S1406= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F920)
	S1407= ALUOut_DMMU2.In={31{0},(FU(a)<uFU(b))}               Path(S1345,S1406)
	S1408= ALU.Out=>ALUOut_MEM.In                               Premise(F921)
	S1409= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F922)
	S1410= ALUOut_WB.In={31{0},(FU(a)<uFU(b))}                  Path(S1348,S1409)
	S1411= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F923)
	S1412= FU.OutID1=>A_EX.In                                   Premise(F924)
	S1413= A_MEM.Out=>A_WB.In                                   Premise(F925)
	S1414= FU.OutID2=>B_EX.In                                   Premise(F926)
	S1415= B_MEM.Out=>B_WB.In                                   Premise(F927)
	S1416= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F928)
	S1417= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F929)
	S1418= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F930)
	S1419= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F931)
	S1420= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F932)
	S1421= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F933)
	S1422= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F934)
	S1423= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F935)
	S1424= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F936)
	S1425= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F937)
	S1426= FU.Bub_ID=>CU_ID.Bub                                 Premise(F938)
	S1427= FU.Halt_ID=>CU_ID.Halt                               Premise(F939)
	S1428= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F940)
	S1429= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F941)
	S1430= FU.Bub_IF=>CU_IF.Bub                                 Premise(F942)
	S1431= FU.Halt_IF=>CU_IF.Halt                               Premise(F943)
	S1432= ICache.Hit=>CU_IF.ICacheHit                          Premise(F944)
	S1433= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F945)
	S1434= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F946)
	S1435= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F947)
	S1436= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F948)
	S1437= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F949)
	S1438= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F950)
	S1439= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F951)
	S1440= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F952)
	S1441= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F953)
	S1442= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F954)
	S1443= ICache.Hit=>FU.ICacheHit                             Premise(F955)
	S1444= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F956)
	S1445= FU.IR_DMMU1={0,rS,rT,rD,0,43}                        Path(S1354,S1444)
	S1446= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F957)
	S1447= FU.IR_DMMU2={0,rS,rT,rD,0,43}                        Path(S1361,S1446)
	S1448= IR_EX.Out=>FU.IR_EX                                  Premise(F958)
	S1449= FU.IR_EX={0,rS,rT,rD,0,43}                           Path(S1368,S1448)
	S1450= IR_ID.Out=>FU.IR_ID                                  Premise(F959)
	S1451= FU.IR_ID={0,rS,rT,rD,0,43}                           Path(S1375,S1450)
	S1452= IR_MEM.Out=>FU.IR_MEM                                Premise(F960)
	S1453= FU.IR_MEM={0,rS,rT,rD,0,43}                          Path(S1382,S1452)
	S1454= IR_WB.Out=>FU.IR_WB                                  Premise(F961)
	S1455= FU.IR_WB={0,rS,rT,rD,0,43}                           Path(S1389,S1454)
	S1456= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F962)
	S1457= FU.InDMMU1={31{0},(FU(a)<uFU(b))}                    Path(S1345,S1456)
	S1458= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F963)
	S1459= FU.InDMMU1_WReg=rD                                   Path(S1358,S1458)
	S1460= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F964)
	S1461= FU.InDMMU2={31{0},(FU(a)<uFU(b))}                    Path(S1348,S1460)
	S1462= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F965)
	S1463= FU.InDMMU2_WReg=rD                                   Path(S1365,S1462)
	S1464= ALU.Out=>FU.InEX                                     Premise(F966)
	S1465= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F967)
	S1466= FU.InEX_WReg=rD                                      Path(S1372,S1465)
	S1467= GPR.Rdata1=>FU.InID1                                 Premise(F968)
	S1468= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F969)
	S1469= FU.InID1_RReg=rS                                     Path(S1377,S1468)
	S1470= GPR.Rdata2=>FU.InID2                                 Premise(F970)
	S1471= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F971)
	S1472= FU.InID2_RReg=rT                                     Path(S1378,S1471)
	S1473= ALUOut_MEM.Out=>FU.InMEM                             Premise(F972)
	S1474= FU.InMEM={31{0},(FU(a)<uFU(b))}                      Path(S1342,S1473)
	S1475= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F973)
	S1476= FU.InMEM_WReg=rD                                     Path(S1386,S1475)
	S1477= ALUOut_WB.Out=>FU.InWB                               Premise(F974)
	S1478= FU.InWB={31{0},(FU(a)<uFU(b))}                       Path(S1351,S1477)
	S1479= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F975)
	S1480= FU.InWB_WReg=rD                                      Path(S1393,S1479)
	S1481= IR_ID.Out25_21=>GPR.RReg1                            Premise(F976)
	S1482= GPR.RReg1=rS                                         Path(S1377,S1481)
	S1483= GPR.Rdata1=a                                         GPR-Read(S1482,S1320)
	S1484= FU.InID1=a                                           Path(S1483,S1467)
	S1485= FU.OutID1=FU(a)                                      FU-Forward(S1484)
	S1486= A_EX.In=FU(a)                                        Path(S1485,S1412)
	S1487= IR_ID.Out20_16=>GPR.RReg2                            Premise(F977)
	S1488= GPR.RReg2=rT                                         Path(S1378,S1487)
	S1489= GPR.Rdata2=b                                         GPR-Read(S1488,S1321)
	S1490= FU.InID2=b                                           Path(S1489,S1470)
	S1491= FU.OutID2=FU(b)                                      FU-Forward(S1490)
	S1492= B_EX.In=FU(b)                                        Path(S1491,S1414)
	S1493= ALUOut_WB.Out=>GPR.WData                             Premise(F978)
	S1494= GPR.WData={31{0},(FU(a)<uFU(b))}                     Path(S1351,S1493)
	S1495= IR_WB.Out15_11=>GPR.WReg                             Premise(F979)
	S1496= GPR.WReg=rD                                          Path(S1393,S1495)
	S1497= IMMU.Addr=>IAddrReg.In                               Premise(F980)
	S1498= PC.Out=>ICache.IEA                                   Premise(F981)
	S1499= ICache.IEA=addr+4                                    Path(S1398,S1498)
	S1500= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1499)
	S1501= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1500,S1432)
	S1502= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1500,S1443)
	S1503= ICache.Out=>ICacheReg.In                             Premise(F982)
	S1504= PC.Out=>IMMU.IEA                                     Premise(F983)
	S1505= IMMU.IEA=addr+4                                      Path(S1398,S1504)
	S1506= CP0.ASID=>IMMU.PID                                   Premise(F984)
	S1507= IMMU.PID=pid                                         Path(S1399,S1506)
	S1508= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1507,S1505)
	S1509= IAddrReg.In={pid,addr+4}                             Path(S1508,S1497)
	S1510= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1507,S1505)
	S1511= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1510,S1433)
	S1512= IR_MEM.Out=>IR_DMMU1.In                              Premise(F985)
	S1513= IR_DMMU1.In={0,rS,rT,rD,0,43}                        Path(S1382,S1512)
	S1514= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F986)
	S1515= IR_DMMU2.In={0,rS,rT,rD,0,43}                        Path(S1354,S1514)
	S1516= IR_ID.Out=>IR_EX.In                                  Premise(F987)
	S1517= IR_EX.In={0,rS,rT,rD,0,43}                           Path(S1375,S1516)
	S1518= ICache.Out=>IR_ID.In                                 Premise(F988)
	S1519= ICache.Out=>IR_IMMU.In                               Premise(F989)
	S1520= IR_EX.Out=>IR_MEM.In                                 Premise(F990)
	S1521= IR_MEM.In={0,rS,rT,rD,0,43}                          Path(S1368,S1520)
	S1522= IR_DMMU2.Out=>IR_WB.In                               Premise(F991)
	S1523= IR_WB.In={0,rS,rT,rD,0,43}                           Path(S1361,S1522)
	S1524= IR_MEM.Out=>IR_WB.In                                 Premise(F992)
	S1525= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F993)
	S1526= CU_DMMU1.IRFunc1=rT                                  Path(S1357,S1525)
	S1527= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F994)
	S1528= CU_DMMU1.IRFunc2=rS                                  Path(S1356,S1527)
	S1529= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F995)
	S1530= CU_DMMU1.Op=0                                        Path(S1355,S1529)
	S1531= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F996)
	S1532= CU_DMMU1.IRFunc=43                                   Path(S1360,S1531)
	S1533= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F997)
	S1534= CU_DMMU2.IRFunc1=rT                                  Path(S1364,S1533)
	S1535= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F998)
	S1536= CU_DMMU2.IRFunc2=rS                                  Path(S1363,S1535)
	S1537= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F999)
	S1538= CU_DMMU2.Op=0                                        Path(S1362,S1537)
	S1539= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1000)
	S1540= CU_DMMU2.IRFunc=43                                   Path(S1367,S1539)
	S1541= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1001)
	S1542= CU_EX.IRFunc1=rT                                     Path(S1371,S1541)
	S1543= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1002)
	S1544= CU_EX.IRFunc2=rS                                     Path(S1370,S1543)
	S1545= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1003)
	S1546= CU_EX.Op=0                                           Path(S1369,S1545)
	S1547= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1004)
	S1548= CU_EX.IRFunc=43                                      Path(S1374,S1547)
	S1549= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1005)
	S1550= CU_ID.IRFunc1=rT                                     Path(S1378,S1549)
	S1551= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1006)
	S1552= CU_ID.IRFunc2=rS                                     Path(S1377,S1551)
	S1553= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1007)
	S1554= CU_ID.Op=0                                           Path(S1376,S1553)
	S1555= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1008)
	S1556= CU_ID.IRFunc=43                                      Path(S1381,S1555)
	S1557= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1009)
	S1558= CU_MEM.IRFunc1=rT                                    Path(S1385,S1557)
	S1559= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1010)
	S1560= CU_MEM.IRFunc2=rS                                    Path(S1384,S1559)
	S1561= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1011)
	S1562= CU_MEM.Op=0                                          Path(S1383,S1561)
	S1563= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1012)
	S1564= CU_MEM.IRFunc=43                                     Path(S1388,S1563)
	S1565= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1013)
	S1566= CU_WB.IRFunc1=rT                                     Path(S1392,S1565)
	S1567= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1014)
	S1568= CU_WB.IRFunc2=rS                                     Path(S1391,S1567)
	S1569= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1015)
	S1570= CU_WB.Op=0                                           Path(S1390,S1569)
	S1571= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1016)
	S1572= CU_WB.IRFunc=43                                      Path(S1395,S1571)
	S1573= CtrlA_EX=0                                           Premise(F1017)
	S1574= [A_EX]=FU(a)                                         A_EX-Hold(S1288,S1573)
	S1575= CtrlB_EX=0                                           Premise(F1018)
	S1576= [B_EX]=FU(b)                                         B_EX-Hold(S1290,S1575)
	S1577= CtrlALUOut_MEM=0                                     Premise(F1019)
	S1578= [ALUOut_MEM]={31{0},(FU(a)<uFU(b))}                  ALUOut_MEM-Hold(S1292,S1577)
	S1579= CtrlALUOut_DMMU1=0                                   Premise(F1020)
	S1580= [ALUOut_DMMU1]={31{0},(FU(a)<uFU(b))}                ALUOut_DMMU1-Hold(S1294,S1579)
	S1581= CtrlALUOut_DMMU2=0                                   Premise(F1021)
	S1582= [ALUOut_DMMU2]={31{0},(FU(a)<uFU(b))}                ALUOut_DMMU2-Hold(S1296,S1581)
	S1583= CtrlALUOut_WB=0                                      Premise(F1022)
	S1584= [ALUOut_WB]={31{0},(FU(a)<uFU(b))}                   ALUOut_WB-Hold(S1298,S1583)
	S1585= CtrlA_MEM=0                                          Premise(F1023)
	S1586= CtrlA_WB=0                                           Premise(F1024)
	S1587= CtrlB_MEM=0                                          Premise(F1025)
	S1588= CtrlB_WB=0                                           Premise(F1026)
	S1589= CtrlICache=0                                         Premise(F1027)
	S1590= ICache[addr]={0,rS,rT,rD,0,43}                       ICache-Hold(S1304,S1589)
	S1591= CtrlIMMU=0                                           Premise(F1028)
	S1592= CtrlIR_DMMU1=0                                       Premise(F1029)
	S1593= [IR_DMMU1]={0,rS,rT,rD,0,43}                         IR_DMMU1-Hold(S1307,S1592)
	S1594= CtrlIR_DMMU2=0                                       Premise(F1030)
	S1595= [IR_DMMU2]={0,rS,rT,rD,0,43}                         IR_DMMU2-Hold(S1309,S1594)
	S1596= CtrlIR_EX=0                                          Premise(F1031)
	S1597= [IR_EX]={0,rS,rT,rD,0,43}                            IR_EX-Hold(S1311,S1596)
	S1598= CtrlIR_ID=0                                          Premise(F1032)
	S1599= [IR_ID]={0,rS,rT,rD,0,43}                            IR_ID-Hold(S1313,S1598)
	S1600= CtrlIR_IMMU=0                                        Premise(F1033)
	S1601= CtrlIR_MEM=0                                         Premise(F1034)
	S1602= [IR_MEM]={0,rS,rT,rD,0,43}                           IR_MEM-Hold(S1316,S1601)
	S1603= CtrlIR_WB=0                                          Premise(F1035)
	S1604= [IR_WB]={0,rS,rT,rD,0,43}                            IR_WB-Hold(S1318,S1603)
	S1605= CtrlGPR=1                                            Premise(F1036)
	S1606= GPR[rD]={31{0},(FU(a)<uFU(b))}                       GPR-Write(S1496,S1494,S1605)
	S1607= CtrlIAddrReg=0                                       Premise(F1037)
	S1608= CtrlPC=0                                             Premise(F1038)
	S1609= CtrlPCInc=0                                          Premise(F1039)
	S1610= PC[CIA]=addr                                         PC-Hold(S1325,S1609)
	S1611= PC[Out]=addr+4                                       PC-Hold(S1326,S1608,S1609)
	S1612= CtrlIMem=0                                           Premise(F1040)
	S1613= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                   IMem-Hold(S1328,S1612)
	S1614= CtrlICacheReg=0                                      Premise(F1041)
	S1615= CtrlASIDIn=0                                         Premise(F1042)
	S1616= CtrlCP0=0                                            Premise(F1043)
	S1617= CP0[ASID]=pid                                        CP0-Hold(S1332,S1616)
	S1618= CtrlEPCIn=0                                          Premise(F1044)
	S1619= CtrlExCodeIn=0                                       Premise(F1045)
	S1620= CtrlIRMux=0                                          Premise(F1046)

POST	S1574= [A_EX]=FU(a)                                         A_EX-Hold(S1288,S1573)
	S1576= [B_EX]=FU(b)                                         B_EX-Hold(S1290,S1575)
	S1578= [ALUOut_MEM]={31{0},(FU(a)<uFU(b))}                  ALUOut_MEM-Hold(S1292,S1577)
	S1580= [ALUOut_DMMU1]={31{0},(FU(a)<uFU(b))}                ALUOut_DMMU1-Hold(S1294,S1579)
	S1582= [ALUOut_DMMU2]={31{0},(FU(a)<uFU(b))}                ALUOut_DMMU2-Hold(S1296,S1581)
	S1584= [ALUOut_WB]={31{0},(FU(a)<uFU(b))}                   ALUOut_WB-Hold(S1298,S1583)
	S1590= ICache[addr]={0,rS,rT,rD,0,43}                       ICache-Hold(S1304,S1589)
	S1593= [IR_DMMU1]={0,rS,rT,rD,0,43}                         IR_DMMU1-Hold(S1307,S1592)
	S1595= [IR_DMMU2]={0,rS,rT,rD,0,43}                         IR_DMMU2-Hold(S1309,S1594)
	S1597= [IR_EX]={0,rS,rT,rD,0,43}                            IR_EX-Hold(S1311,S1596)
	S1599= [IR_ID]={0,rS,rT,rD,0,43}                            IR_ID-Hold(S1313,S1598)
	S1602= [IR_MEM]={0,rS,rT,rD,0,43}                           IR_MEM-Hold(S1316,S1601)
	S1604= [IR_WB]={0,rS,rT,rD,0,43}                            IR_WB-Hold(S1318,S1603)
	S1606= GPR[rD]={31{0},(FU(a)<uFU(b))}                       GPR-Write(S1496,S1494,S1605)
	S1610= PC[CIA]=addr                                         PC-Hold(S1325,S1609)
	S1611= PC[Out]=addr+4                                       PC-Hold(S1326,S1608,S1609)
	S1613= IMem[{pid,addr}]={0,rS,rT,rD,0,43}                   IMem-Hold(S1328,S1612)
	S1617= CP0[ASID]=pid                                        CP0-Hold(S1332,S1616)

