<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\impl\gwsynthesis\hdmi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\hdmi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\nano_20k_video.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jul 10 21:50:10 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>598</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>453</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>I_clk</td>
<td>Base</td>
<td>37.040</td>
<td>26.998
<td>0.000</td>
<td>18.520</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>pix_latch</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/O_phase_4_s0/Q </td>
</tr>
<tr>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.220
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.220
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.388</td>
<td>185.610
<td>0.000</td>
<td>2.694</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.740
<td>0.000</td>
<td>4.041</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.469</td>
<td>74.244
<td>0.000</td>
<td>6.735</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pix_latch</td>
<td>100.000(MHz)</td>
<td>236.488(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>371.220(MHz)</td>
<td>1238.658(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.244(MHz)</td>
<td>120.964(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I_clk!</h4>
<h4>No timing paths to get frequency of clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pix_latch</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pix_latch</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.886</td>
<td>clockGenerator_inst/O_phase_3_s0/Q</td>
<td>clockGenerator_inst/O_phase_4_s0/D</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>0.000</td>
<td>0.772</td>
</tr>
<tr>
<td>2</td>
<td>1.886</td>
<td>clockGenerator_inst/O_phase_0_s0/Q</td>
<td>clockGenerator_inst/O_phase_1_s0/D</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>0.000</td>
<td>0.772</td>
</tr>
<tr>
<td>3</td>
<td>1.903</td>
<td>clockGenerator_inst/O_phase_2_s0/Q</td>
<td>clockGenerator_inst/O_phase_3_s0/D</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>0.000</td>
<td>0.756</td>
</tr>
<tr>
<td>4</td>
<td>1.903</td>
<td>clockGenerator_inst/O_phase_1_s0/Q</td>
<td>clockGenerator_inst/O_phase_2_s0/D</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>0.000</td>
<td>0.756</td>
</tr>
<tr>
<td>5</td>
<td>5.202</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>8.232</td>
</tr>
<tr>
<td>6</td>
<td>5.771</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/H_cnt_6_s0/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.194</td>
</tr>
<tr>
<td>7</td>
<td>5.806</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/V_cnt_5_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.159</td>
</tr>
<tr>
<td>8</td>
<td>5.806</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/V_cnt_7_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.159</td>
</tr>
<tr>
<td>9</td>
<td>5.855</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/V_cnt_6_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.110</td>
</tr>
<tr>
<td>10</td>
<td>5.855</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/V_cnt_10_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.110</td>
</tr>
<tr>
<td>11</td>
<td>5.876</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/V_cnt_8_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.089</td>
</tr>
<tr>
<td>12</td>
<td>5.912</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/V_cnt_11_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.053</td>
</tr>
<tr>
<td>13</td>
<td>5.941</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/H_cnt_10_s0/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.024</td>
</tr>
<tr>
<td>14</td>
<td>6.003</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/H_cnt_3_s0/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.962</td>
</tr>
<tr>
<td>15</td>
<td>6.034</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>7.400</td>
</tr>
<tr>
<td>16</td>
<td>6.062</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/V_cnt_4_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.903</td>
</tr>
<tr>
<td>17</td>
<td>6.094</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/H_cnt_5_s0/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.871</td>
</tr>
<tr>
<td>18</td>
<td>6.102</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/H_cnt_7_s0/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.863</td>
</tr>
<tr>
<td>19</td>
<td>6.125</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/V_cnt_3_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.840</td>
</tr>
<tr>
<td>20</td>
<td>6.125</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/V_cnt_9_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.840</td>
</tr>
<tr>
<td>21</td>
<td>6.143</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/H_cnt_8_s0/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.822</td>
</tr>
<tr>
<td>22</td>
<td>6.151</td>
<td>videoPlanes_inst/De_hcnt_1_s3/Q</td>
<td>videoPlanes_inst/Net_h_trig_s0/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.814</td>
</tr>
<tr>
<td>23</td>
<td>6.202</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/H_cnt_9_s0/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.763</td>
</tr>
<tr>
<td>24</td>
<td>6.249</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/H_cnt_1_s0/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.716</td>
</tr>
<tr>
<td>25</td>
<td>6.249</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/H_cnt_2_s0/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.716</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.424</td>
<td>cnt_vs_3_s0/Q</td>
<td>cnt_vs_3_s0/D</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>2</td>
<td>0.424</td>
<td>cnt_vs_7_s0/Q</td>
<td>cnt_vs_7_s0/D</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>videoPlanes_inst/De_hcnt_3_s3/Q</td>
<td>videoPlanes_inst/De_hcnt_3_s3/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>videoPlanes_inst/De_vcnt_1_s1/Q</td>
<td>videoPlanes_inst/De_vcnt_1_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.427</td>
<td>videoPlanes_inst/V_cnt_11_s1/Q</td>
<td>videoPlanes_inst/V_cnt_11_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>videoPlanes_inst/Color_cnt_2_s1/Q</td>
<td>videoPlanes_inst/Color_cnt_2_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>videoPlanes_inst/Color_cnt_3_s1/Q</td>
<td>videoPlanes_inst/Color_cnt_3_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>videoPlanes_inst/De_vcnt_6_s1/Q</td>
<td>videoPlanes_inst/De_vcnt_6_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>videoPlanes_inst/De_hcnt_7_s1/Q</td>
<td>videoPlanes_inst/De_hcnt_7_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.427</td>
<td>videoPlanes_inst/De_hcnt_11_s1/Q</td>
<td>videoPlanes_inst/De_hcnt_11_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>videoPlanes_inst/V_cnt_5_s1/Q</td>
<td>videoPlanes_inst/V_cnt_5_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>videoPlanes_inst/H_cnt_3_s0/Q</td>
<td>videoPlanes_inst/H_cnt_3_s0/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>videoPlanes_inst/H_cnt_4_s0/Q</td>
<td>videoPlanes_inst/H_cnt_4_s0/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.428</td>
<td>videoPlanes_inst/Color_cnt_0_s3/Q</td>
<td>videoPlanes_inst/Color_cnt_0_s3/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>15</td>
<td>0.428</td>
<td>videoPlanes_inst/Color_trig_num_6_s3/Q</td>
<td>videoPlanes_inst/Color_trig_num_6_s3/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>16</td>
<td>0.428</td>
<td>videoPlanes_inst/Color_trig_num_9_s3/Q</td>
<td>videoPlanes_inst/Color_trig_num_9_s3/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>videoPlanes_inst/De_hcnt_0_s3/Q</td>
<td>videoPlanes_inst/De_hcnt_0_s3/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>videoPlanes_inst/De_hcnt_5_s3/Q</td>
<td>videoPlanes_inst/De_hcnt_5_s3/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.428</td>
<td>videoPlanes_inst/De_vcnt_8_s1/Q</td>
<td>videoPlanes_inst/De_vcnt_8_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>20</td>
<td>0.428</td>
<td>videoPlanes_inst/De_hcnt_9_s1/Q</td>
<td>videoPlanes_inst/De_hcnt_9_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>21</td>
<td>0.428</td>
<td>videoPlanes_inst/V_cnt_4_s1/Q</td>
<td>videoPlanes_inst/V_cnt_4_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>22</td>
<td>0.428</td>
<td>videoPlanes_inst/H_cnt_8_s0/Q</td>
<td>videoPlanes_inst/H_cnt_8_s0/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>23</td>
<td>0.429</td>
<td>videoPlanes_inst/De_hcnt_10_s3/Q</td>
<td>videoPlanes_inst/De_hcnt_10_s3/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>24</td>
<td>0.429</td>
<td>videoPlanes_inst/Color_trig_num_7_s1/Q</td>
<td>videoPlanes_inst/Color_trig_num_7_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>25</td>
<td>0.429</td>
<td>videoPlanes_inst/De_vcnt_4_s1/Q</td>
<td>videoPlanes_inst/De_vcnt_4_s1/D</td>
<td>pix_latch:[R]</td>
<td>pix_latch:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.270</td>
<td>1.270</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clockGenerator_inst/O_phase_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.270</td>
<td>1.270</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clockGenerator_inst/O_phase_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.270</td>
<td>1.270</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clockGenerator_inst/O_phase_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.270</td>
<td>1.270</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clockGenerator_inst/O_phase_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.270</td>
<td>1.270</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clockGenerator_inst/O_phase_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.298</td>
<td>1.298</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clockGenerator_inst/O_phase_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>0.298</td>
<td>1.298</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clockGenerator_inst/O_phase_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.298</td>
<td>1.298</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clockGenerator_inst/O_phase_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.298</td>
<td>1.298</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clockGenerator_inst/O_phase_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>0.298</td>
<td>1.298</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clockGenerator_inst/O_phase_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockGenerator_inst/O_phase_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockGenerator_inst/O_phase_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.928</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_L[1]</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.172</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>clockGenerator_inst/O_phase_3_s0/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">clockGenerator_inst/O_phase_3_s0/Q</td>
</tr>
<tr>
<td>2.944</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" font-weight:bold;">clockGenerator_inst/O_phase_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.622</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_L[1]</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.865</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/CLK</td>
</tr>
<tr>
<td>4.830</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 69.961%; tC2Q: 0.232, 30.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockGenerator_inst/O_phase_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockGenerator_inst/O_phase_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.928</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_L[1]</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.172</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>clockGenerator_inst/O_phase_0_s0/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td style=" font-weight:bold;">clockGenerator_inst/O_phase_0_s0/Q</td>
</tr>
<tr>
<td>2.944</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" font-weight:bold;">clockGenerator_inst/O_phase_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.622</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_L[1]</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.865</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>clockGenerator_inst/O_phase_1_s0/CLK</td>
</tr>
<tr>
<td>4.830</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>clockGenerator_inst/O_phase_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 69.961%; tC2Q: 0.232, 30.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockGenerator_inst/O_phase_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockGenerator_inst/O_phase_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.928</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_L[1]</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.172</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>clockGenerator_inst/O_phase_2_s0/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">clockGenerator_inst/O_phase_2_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">clockGenerator_inst/O_phase_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.622</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_L[1]</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.865</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>clockGenerator_inst/O_phase_3_s0/CLK</td>
</tr>
<tr>
<td>4.830</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>clockGenerator_inst/O_phase_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 69.317%; tC2Q: 0.232, 30.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockGenerator_inst/O_phase_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockGenerator_inst/O_phase_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.928</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_L[1]</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.172</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>clockGenerator_inst/O_phase_1_s0/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" font-weight:bold;">clockGenerator_inst/O_phase_1_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">clockGenerator_inst/O_phase_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.622</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_L[1]</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.865</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>clockGenerator_inst/O_phase_2_s0/CLK</td>
</tr>
<tr>
<td>4.830</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>clockGenerator_inst/O_phase_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 69.317%; tC2Q: 0.232, 30.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>BOTTOMSIDE[0]</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R36C25[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>0.993</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n663_s1/I1</td>
</tr>
<tr>
<td>1.542</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n663_s1/F</td>
</tr>
<tr>
<td>1.716</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n661_s1/I3</td>
</tr>
<tr>
<td>2.271</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C25[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n661_s1/F</td>
</tr>
<tr>
<td>2.518</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s16/I2</td>
</tr>
<tr>
<td>2.971</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>3.168</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/I1</td>
</tr>
<tr>
<td>3.717</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R35C24[0][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/F</td>
</tr>
<tr>
<td>3.894</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_3_s11/I1</td>
</tr>
<tr>
<td>4.449</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R35C25[0][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_3_s11/F</td>
</tr>
<tr>
<td>4.865</td>
<td>0.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[3][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>5.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C23[3][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>5.658</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C24[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n365_s3/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n365_s3/COUT</td>
</tr>
<tr>
<td>6.669</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s8/I2</td>
</tr>
<tr>
<td>7.131</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s8/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s2/F</td>
</tr>
<tr>
<td>8.256</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/I0</td>
</tr>
<tr>
<td>8.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/F</td>
</tr>
<tr>
<td>8.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>BOTTOMSIDE[0]</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.042</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>14.007</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.969, 60.363%; route: 3.031, 36.819%; tC2Q: 0.232, 2.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/H_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>videoPlanes_inst/V_cnt_10_s9/I0</td>
</tr>
<tr>
<td>3.775</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s9/F</td>
</tr>
<tr>
<td>4.458</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>videoPlanes_inst/n134_s1/I2</td>
</tr>
<tr>
<td>5.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n134_s1/F</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>videoPlanes_inst/H_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>videoPlanes_inst/H_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.025, 48.289%; route: 1.937, 46.179%; tC2Q: 0.232, 5.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/V_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>videoPlanes_inst/n74_s5/I0</td>
</tr>
<tr>
<td>3.839</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n74_s5/F</td>
</tr>
<tr>
<td>4.511</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>videoPlanes_inst/n69_s1/I0</td>
</tr>
<tr>
<td>4.973</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n69_s1/F</td>
</tr>
<tr>
<td>4.973</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>videoPlanes_inst/V_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>videoPlanes_inst/V_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.002, 48.131%; route: 1.925, 46.292%; tC2Q: 0.232, 5.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/V_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>videoPlanes_inst/n74_s5/I0</td>
</tr>
<tr>
<td>3.839</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n74_s5/F</td>
</tr>
<tr>
<td>4.511</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>videoPlanes_inst/n67_s1/I2</td>
</tr>
<tr>
<td>4.973</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n67_s1/F</td>
</tr>
<tr>
<td>4.973</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>videoPlanes_inst/V_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>videoPlanes_inst/V_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.002, 48.131%; route: 1.925, 46.292%; tC2Q: 0.232, 5.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/V_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>videoPlanes_inst/n74_s5/I0</td>
</tr>
<tr>
<td>3.839</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n74_s5/F</td>
</tr>
<tr>
<td>4.354</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>videoPlanes_inst/n68_s1/I2</td>
</tr>
<tr>
<td>4.924</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n68_s1/F</td>
</tr>
<tr>
<td>4.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>videoPlanes_inst/V_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>videoPlanes_inst/V_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.110, 51.341%; route: 1.768, 43.014%; tC2Q: 0.232, 5.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/V_cnt_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>videoPlanes_inst/n74_s5/I0</td>
</tr>
<tr>
<td>3.839</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n74_s5/F</td>
</tr>
<tr>
<td>4.354</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>videoPlanes_inst/n64_s1/I0</td>
</tr>
<tr>
<td>4.924</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n64_s1/F</td>
</tr>
<tr>
<td>4.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>videoPlanes_inst/V_cnt_10_s1/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>videoPlanes_inst/V_cnt_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.110, 51.341%; route: 1.768, 43.014%; tC2Q: 0.232, 5.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/V_cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>videoPlanes_inst/n74_s5/I0</td>
</tr>
<tr>
<td>3.839</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n74_s5/F</td>
</tr>
<tr>
<td>4.354</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>videoPlanes_inst/n66_s1/I2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n66_s1/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>videoPlanes_inst/V_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>videoPlanes_inst/V_cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.089, 51.091%; route: 1.768, 43.235%; tC2Q: 0.232, 5.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/V_cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>videoPlanes_inst/V_cnt_10_s9/I0</td>
</tr>
<tr>
<td>3.775</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s9/F</td>
</tr>
<tr>
<td>4.297</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>videoPlanes_inst/n63_s1/I2</td>
</tr>
<tr>
<td>4.867</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n63_s1/F</td>
</tr>
<tr>
<td>4.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>videoPlanes_inst/V_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>videoPlanes_inst/V_cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.046, 50.478%; route: 1.775, 43.798%; tC2Q: 0.232, 5.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/H_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>videoPlanes_inst/V_cnt_10_s9/I0</td>
</tr>
<tr>
<td>3.775</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s9/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>videoPlanes_inst/n130_s1/I3</td>
</tr>
<tr>
<td>4.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n130_s1/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>videoPlanes_inst/H_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>videoPlanes_inst/H_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.847, 45.904%; route: 1.945, 48.330%; tC2Q: 0.232, 5.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>videoPlanes_inst/V_cnt_10_s9/I0</td>
</tr>
<tr>
<td>3.775</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s9/F</td>
</tr>
<tr>
<td>4.314</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/n137_s1/I2</td>
</tr>
<tr>
<td>4.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n137_s1/F</td>
</tr>
<tr>
<td>4.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.938, 48.909%; route: 1.792, 45.236%; tC2Q: 0.232, 5.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>BOTTOMSIDE[0]</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R35C20[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/Q</td>
</tr>
<tr>
<td>1.481</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n663_s1/I1</td>
</tr>
<tr>
<td>2.030</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R38C19[0][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n663_s1/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[3][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n661_s2/I3</td>
</tr>
<tr>
<td>2.405</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R38C19[3][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n661_s2/F</td>
</tr>
<tr>
<td>3.074</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s15/I1</td>
</tr>
<tr>
<td>3.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C20[0][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/I0</td>
</tr>
<tr>
<td>4.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C19[0][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>5.238</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C20[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/I1</td>
</tr>
<tr>
<td>5.609</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/COUT</td>
</tr>
<tr>
<td>5.609</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C20[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/CIN</td>
</tr>
<tr>
<td>6.079</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/SUM</td>
</tr>
<tr>
<td>6.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C18[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s5/I3</td>
</tr>
<tr>
<td>6.938</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C18[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s5/F</td>
</tr>
<tr>
<td>6.940</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s3/I0</td>
</tr>
<tr>
<td>7.510</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C18[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s3/F</td>
</tr>
<tr>
<td>7.511</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s1/I1</td>
</tr>
<tr>
<td>7.973</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s1/F</td>
</tr>
<tr>
<td>7.973</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>BOTTOMSIDE[0]</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.042</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>14.007</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C18[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.289, 57.956%; route: 2.879, 38.909%; tC2Q: 0.232, 3.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/V_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>videoPlanes_inst/n74_s5/I0</td>
</tr>
<tr>
<td>3.839</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n74_s5/F</td>
</tr>
<tr>
<td>4.255</td>
<td>0.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>videoPlanes_inst/n70_s1/I2</td>
</tr>
<tr>
<td>4.717</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n70_s1/F</td>
</tr>
<tr>
<td>4.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.002, 51.291%; route: 1.669, 42.765%; tC2Q: 0.232, 5.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/H_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>videoPlanes_inst/V_cnt_10_s9/I0</td>
</tr>
<tr>
<td>3.775</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s9/F</td>
</tr>
<tr>
<td>4.314</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td>videoPlanes_inst/n135_s1/I2</td>
</tr>
<tr>
<td>4.685</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n135_s1/F</td>
</tr>
<tr>
<td>4.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td>videoPlanes_inst/H_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20[2][A]</td>
<td>videoPlanes_inst/H_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.847, 47.709%; route: 1.792, 46.299%; tC2Q: 0.232, 5.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/H_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>videoPlanes_inst/V_cnt_10_s9/I0</td>
</tr>
<tr>
<td>3.775</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s9/F</td>
</tr>
<tr>
<td>4.215</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[1][B]</td>
<td>videoPlanes_inst/n133_s1/I0</td>
</tr>
<tr>
<td>4.677</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C19[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n133_s1/F</td>
</tr>
<tr>
<td>4.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][B]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][B]</td>
<td>videoPlanes_inst/H_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19[1][B]</td>
<td>videoPlanes_inst/H_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.938, 50.171%; route: 1.693, 43.823%; tC2Q: 0.232, 6.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/V_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>videoPlanes_inst/n74_s5/I0</td>
</tr>
<tr>
<td>3.839</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n74_s5/F</td>
</tr>
<tr>
<td>4.105</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td>videoPlanes_inst/n71_s1/I2</td>
</tr>
<tr>
<td>4.654</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n71_s1/F</td>
</tr>
<tr>
<td>4.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td>videoPlanes_inst/V_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20[1][B]</td>
<td>videoPlanes_inst/V_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.089, 54.396%; route: 1.519, 39.563%; tC2Q: 0.232, 6.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/V_cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>videoPlanes_inst/n74_s5/I0</td>
</tr>
<tr>
<td>3.839</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n74_s5/F</td>
</tr>
<tr>
<td>4.105</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>videoPlanes_inst/n65_s1/I0</td>
</tr>
<tr>
<td>4.654</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n65_s1/F</td>
</tr>
<tr>
<td>4.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>videoPlanes_inst/V_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>videoPlanes_inst/V_cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.089, 54.396%; route: 1.519, 39.563%; tC2Q: 0.232, 6.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/H_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>videoPlanes_inst/V_cnt_10_s9/I0</td>
</tr>
<tr>
<td>3.775</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s9/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>videoPlanes_inst/n132_s1/I2</td>
</tr>
<tr>
<td>4.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n132_s1/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>videoPlanes_inst/H_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>videoPlanes_inst/H_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.046, 53.533%; route: 1.544, 40.397%; tC2Q: 0.232, 6.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/De_hcnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/Net_h_trig_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][B]</td>
<td>videoPlanes_inst/De_hcnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C19[2][B]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_1_s3/Q</td>
</tr>
<tr>
<td>1.577</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>videoPlanes_inst/n354_s2/I1</td>
</tr>
<tr>
<td>2.147</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n354_s2/F</td>
</tr>
<tr>
<td>2.151</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td>videoPlanes_inst/n352_s2/I2</td>
</tr>
<tr>
<td>2.668</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R26C23[2][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n352_s2/F</td>
</tr>
<tr>
<td>2.936</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>videoPlanes_inst/n701_s1/I3</td>
</tr>
<tr>
<td>3.491</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n701_s1/F</td>
</tr>
<tr>
<td>4.058</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>videoPlanes_inst/n701_s0/I0</td>
</tr>
<tr>
<td>4.628</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n701_s0/F</td>
</tr>
<tr>
<td>4.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/Net_h_trig_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>videoPlanes_inst/Net_h_trig_s0/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>videoPlanes_inst/Net_h_trig_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.212, 57.991%; route: 1.370, 35.927%; tC2Q: 0.232, 6.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/H_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>videoPlanes_inst/V_cnt_10_s9/I0</td>
</tr>
<tr>
<td>3.775</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s9/F</td>
</tr>
<tr>
<td>4.206</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][B]</td>
<td>videoPlanes_inst/n131_s1/I0</td>
</tr>
<tr>
<td>4.577</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n131_s1/F</td>
</tr>
<tr>
<td>4.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][B]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[0][B]</td>
<td>videoPlanes_inst/H_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C20[0][B]</td>
<td>videoPlanes_inst/H_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.847, 49.077%; route: 1.684, 44.758%; tC2Q: 0.232, 6.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/H_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>videoPlanes_inst/V_cnt_10_s9/I0</td>
</tr>
<tr>
<td>3.775</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s9/F</td>
</tr>
<tr>
<td>3.981</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][B]</td>
<td>videoPlanes_inst/n139_s1/I0</td>
</tr>
<tr>
<td>4.530</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n139_s1/F</td>
</tr>
<tr>
<td>4.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][B]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][B]</td>
<td>videoPlanes_inst/H_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C19[1][B]</td>
<td>videoPlanes_inst/H_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.025, 54.492%; route: 1.459, 39.265%; tC2Q: 0.232, 6.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/H_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td>videoPlanes_inst/V_cnt_10_s7/I3</td>
</tr>
<tr>
<td>1.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s7/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_10_s4/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s4/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>videoPlanes_inst/V_cnt_10_s9/I0</td>
</tr>
<tr>
<td>3.775</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/V_cnt_10_s9/F</td>
</tr>
<tr>
<td>3.981</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td>videoPlanes_inst/n138_s3/I0</td>
</tr>
<tr>
<td>4.530</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n138_s3/F</td>
</tr>
<tr>
<td>4.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td>videoPlanes_inst/H_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C19[0][B]</td>
<td>videoPlanes_inst/H_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.025, 54.492%; route: 1.459, 39.265%; tC2Q: 0.232, 6.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_vs_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_vs_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>BOTTOMSIDE[0]</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td>cnt_vs_3_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td style=" font-weight:bold;">cnt_vs_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C21[1][A]</td>
<td>n180_s/I1</td>
</tr>
<tr>
<td>0.949</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td style=" background: #97FFFF;">n180_s/SUM</td>
</tr>
<tr>
<td>0.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td style=" font-weight:bold;">cnt_vs_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>BOTTOMSIDE[0]</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td>cnt_vs_3_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C21[1][A]</td>
<td>cnt_vs_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_vs_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_vs_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>BOTTOMSIDE[0]</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>cnt_vs_7_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">cnt_vs_7_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>n176_s/I1</td>
</tr>
<tr>
<td>0.949</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">n176_s/SUM</td>
</tr>
<tr>
<td>0.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">cnt_vs_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>BOTTOMSIDE[0]</td>
<td>clockGenerator_inst/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>cnt_vs_7_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>cnt_vs_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/De_hcnt_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/De_hcnt_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>videoPlanes_inst/De_hcnt_3_s3/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_3_s3/Q</td>
</tr>
<tr>
<td>0.797</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>videoPlanes_inst/n354_s5/I2</td>
</tr>
<tr>
<td>1.029</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n354_s5/F</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>videoPlanes_inst/De_hcnt_3_s3/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>videoPlanes_inst/De_hcnt_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/De_vcnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/De_vcnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[1][A]</td>
<td>videoPlanes_inst/De_vcnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C19[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_vcnt_1_s1/Q</td>
</tr>
<tr>
<td>0.797</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[1][A]</td>
<td>videoPlanes_inst/n410_s2/I3</td>
</tr>
<tr>
<td>1.029</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C19[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n410_s2/F</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_vcnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[1][A]</td>
<td>videoPlanes_inst/De_vcnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C19[1][A]</td>
<td>videoPlanes_inst/De_vcnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/V_cnt_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/V_cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>videoPlanes_inst/V_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_11_s1/Q</td>
</tr>
<tr>
<td>0.798</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>videoPlanes_inst/n63_s1/I3</td>
</tr>
<tr>
<td>1.030</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n63_s1/F</td>
</tr>
<tr>
<td>1.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>videoPlanes_inst/V_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>videoPlanes_inst/V_cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/Color_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/Color_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>videoPlanes_inst/Color_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/Color_cnt_2_s1/Q</td>
</tr>
<tr>
<td>0.798</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>videoPlanes_inst/n536_s3/I0</td>
</tr>
<tr>
<td>1.030</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n536_s3/F</td>
</tr>
<tr>
<td>1.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/Color_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>videoPlanes_inst/Color_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>videoPlanes_inst/Color_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/Color_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/Color_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>videoPlanes_inst/Color_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/Color_cnt_3_s1/Q</td>
</tr>
<tr>
<td>0.798</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>videoPlanes_inst/n535_s1/I2</td>
</tr>
<tr>
<td>1.030</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n535_s1/F</td>
</tr>
<tr>
<td>1.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/Color_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>videoPlanes_inst/Color_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>videoPlanes_inst/Color_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/De_vcnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/De_vcnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>videoPlanes_inst/De_vcnt_6_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_vcnt_6_s1/Q</td>
</tr>
<tr>
<td>0.798</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>videoPlanes_inst/n405_s1/I3</td>
</tr>
<tr>
<td>1.030</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n405_s1/F</td>
</tr>
<tr>
<td>1.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_vcnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>videoPlanes_inst/De_vcnt_6_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>videoPlanes_inst/De_vcnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/De_hcnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/De_hcnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>videoPlanes_inst/De_hcnt_7_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C23[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_7_s1/Q</td>
</tr>
<tr>
<td>0.798</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>videoPlanes_inst/n350_s1/I3</td>
</tr>
<tr>
<td>1.030</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n350_s1/F</td>
</tr>
<tr>
<td>1.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>videoPlanes_inst/De_hcnt_7_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>videoPlanes_inst/De_hcnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/De_hcnt_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/De_hcnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>videoPlanes_inst/De_hcnt_11_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C23[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_11_s1/Q</td>
</tr>
<tr>
<td>0.798</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>videoPlanes_inst/n346_s1/I3</td>
</tr>
<tr>
<td>1.030</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n346_s1/F</td>
</tr>
<tr>
<td>1.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>videoPlanes_inst/De_hcnt_11_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>videoPlanes_inst/De_hcnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/V_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/V_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>videoPlanes_inst/V_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R24C22[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_5_s1/Q</td>
</tr>
<tr>
<td>0.798</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>videoPlanes_inst/n69_s1/I1</td>
</tr>
<tr>
<td>1.030</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n69_s1/F</td>
</tr>
<tr>
<td>1.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>videoPlanes_inst/V_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>videoPlanes_inst/V_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/Q</td>
</tr>
<tr>
<td>0.798</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/n137_s1/I3</td>
</tr>
<tr>
<td>1.030</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n137_s1/F</td>
</tr>
<tr>
<td>1.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>videoPlanes_inst/H_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/H_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>videoPlanes_inst/H_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_4_s0/Q</td>
</tr>
<tr>
<td>0.798</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>videoPlanes_inst/n136_s1/I1</td>
</tr>
<tr>
<td>1.030</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n136_s1/F</td>
</tr>
<tr>
<td>1.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>videoPlanes_inst/H_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>videoPlanes_inst/H_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/Color_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/Color_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>videoPlanes_inst/Color_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/Color_cnt_0_s3/Q</td>
</tr>
<tr>
<td>0.800</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>videoPlanes_inst/n538_s3/I2</td>
</tr>
<tr>
<td>1.032</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n538_s3/F</td>
</tr>
<tr>
<td>1.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/Color_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>videoPlanes_inst/Color_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>videoPlanes_inst/Color_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/Color_trig_num_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/Color_trig_num_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>videoPlanes_inst/Color_trig_num_6_s3/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/Color_trig_num_6_s3/Q</td>
</tr>
<tr>
<td>0.800</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>videoPlanes_inst/n461_s3/I2</td>
</tr>
<tr>
<td>1.032</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n461_s3/F</td>
</tr>
<tr>
<td>1.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/Color_trig_num_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>videoPlanes_inst/Color_trig_num_6_s3/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>videoPlanes_inst/Color_trig_num_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/Color_trig_num_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/Color_trig_num_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>videoPlanes_inst/Color_trig_num_9_s3/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/Color_trig_num_9_s3/Q</td>
</tr>
<tr>
<td>0.800</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>videoPlanes_inst/n458_s5/I1</td>
</tr>
<tr>
<td>1.032</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n458_s5/F</td>
</tr>
<tr>
<td>1.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/Color_trig_num_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>videoPlanes_inst/Color_trig_num_9_s3/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>videoPlanes_inst/Color_trig_num_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/De_hcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/De_hcnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>videoPlanes_inst/De_hcnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C19[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_0_s3/Q</td>
</tr>
<tr>
<td>0.800</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>videoPlanes_inst/n357_s5/I2</td>
</tr>
<tr>
<td>1.032</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n357_s5/F</td>
</tr>
<tr>
<td>1.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>videoPlanes_inst/De_hcnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>videoPlanes_inst/De_hcnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/De_hcnt_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/De_hcnt_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>videoPlanes_inst/De_hcnt_5_s3/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R23C23[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_5_s3/Q</td>
</tr>
<tr>
<td>0.800</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>videoPlanes_inst/n352_s5/I2</td>
</tr>
<tr>
<td>1.032</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n352_s5/F</td>
</tr>
<tr>
<td>1.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>videoPlanes_inst/De_hcnt_5_s3/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>videoPlanes_inst/De_hcnt_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/De_vcnt_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/De_vcnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[1][A]</td>
<td>videoPlanes_inst/De_vcnt_8_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C18[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_vcnt_8_s1/Q</td>
</tr>
<tr>
<td>0.800</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[1][A]</td>
<td>videoPlanes_inst/n403_s3/I2</td>
</tr>
<tr>
<td>1.032</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n403_s3/F</td>
</tr>
<tr>
<td>1.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_vcnt_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[1][A]</td>
<td>videoPlanes_inst/De_vcnt_8_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C18[1][A]</td>
<td>videoPlanes_inst/De_vcnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/De_hcnt_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/De_hcnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>videoPlanes_inst/De_hcnt_9_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_9_s1/Q</td>
</tr>
<tr>
<td>0.800</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>videoPlanes_inst/n348_s1/I3</td>
</tr>
<tr>
<td>1.032</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n348_s1/F</td>
</tr>
<tr>
<td>1.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>videoPlanes_inst/De_hcnt_9_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>videoPlanes_inst/De_hcnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/V_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/V_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R24C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_4_s1/Q</td>
</tr>
<tr>
<td>0.800</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>videoPlanes_inst/n70_s1/I3</td>
</tr>
<tr>
<td>1.032</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n70_s1/F</td>
</tr>
<tr>
<td>1.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/V_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>videoPlanes_inst/V_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/H_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/H_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>videoPlanes_inst/H_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_8_s0/Q</td>
</tr>
<tr>
<td>0.800</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>videoPlanes_inst/n132_s1/I3</td>
</tr>
<tr>
<td>1.032</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n132_s1/F</td>
</tr>
<tr>
<td>1.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/H_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>videoPlanes_inst/H_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>videoPlanes_inst/H_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/De_hcnt_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/De_hcnt_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>videoPlanes_inst/De_hcnt_10_s3/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_10_s3/Q</td>
</tr>
<tr>
<td>0.801</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>videoPlanes_inst/n347_s5/I0</td>
</tr>
<tr>
<td>1.033</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n347_s5/F</td>
</tr>
<tr>
<td>1.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_hcnt_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>videoPlanes_inst/De_hcnt_10_s3/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>videoPlanes_inst/De_hcnt_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/Color_trig_num_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/Color_trig_num_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>videoPlanes_inst/Color_trig_num_7_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/Color_trig_num_7_s1/Q</td>
</tr>
<tr>
<td>0.801</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>videoPlanes_inst/n460_s2/I0</td>
</tr>
<tr>
<td>1.033</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n460_s2/F</td>
</tr>
<tr>
<td>1.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/Color_trig_num_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>videoPlanes_inst/Color_trig_num_7_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>videoPlanes_inst/Color_trig_num_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>videoPlanes_inst/De_vcnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>videoPlanes_inst/De_vcnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_latch:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>videoPlanes_inst/De_vcnt_4_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_vcnt_4_s1/Q</td>
</tr>
<tr>
<td>0.801</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>videoPlanes_inst/n407_s4/I2</td>
</tr>
<tr>
<td>1.033</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">videoPlanes_inst/n407_s4/F</td>
</tr>
<tr>
<td>1.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">videoPlanes_inst/De_vcnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>R27C22[0][B]</td>
<td>clockGenerator_inst/O_phase_4_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>videoPlanes_inst/De_vcnt_4_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>videoPlanes_inst/De_vcnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.270</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clockGenerator_inst/O_phase_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.275</td>
<td>1.928</td>
<td>tCL</td>
<td>FF</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.537</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>clockGenerator_inst/O_phase_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.622</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.806</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>clockGenerator_inst/O_phase_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.270</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clockGenerator_inst/O_phase_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.275</td>
<td>1.928</td>
<td>tCL</td>
<td>FF</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.537</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>clockGenerator_inst/O_phase_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.622</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.806</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>clockGenerator_inst/O_phase_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.270</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clockGenerator_inst/O_phase_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.275</td>
<td>1.928</td>
<td>tCL</td>
<td>FF</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.537</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>clockGenerator_inst/O_phase_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.622</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.806</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>clockGenerator_inst/O_phase_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.270</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clockGenerator_inst/O_phase_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.275</td>
<td>1.928</td>
<td>tCL</td>
<td>FF</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.537</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>clockGenerator_inst/O_phase_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.622</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.806</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>clockGenerator_inst/O_phase_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.270</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clockGenerator_inst/O_phase_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.275</td>
<td>1.928</td>
<td>tCL</td>
<td>FF</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.537</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>clockGenerator_inst/O_phase_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.622</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.806</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>clockGenerator_inst/O_phase_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.298</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.298</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clockGenerator_inst/O_phase_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.928</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.172</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>clockGenerator_inst/O_phase_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.275</td>
<td>1.928</td>
<td>tCL</td>
<td>FF</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.470</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clockGenerator_inst/O_phase_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.298</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.298</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clockGenerator_inst/O_phase_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.928</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.172</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>clockGenerator_inst/O_phase_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.275</td>
<td>1.928</td>
<td>tCL</td>
<td>FF</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.470</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clockGenerator_inst/O_phase_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.298</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.298</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clockGenerator_inst/O_phase_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.928</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.172</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>clockGenerator_inst/O_phase_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.275</td>
<td>1.928</td>
<td>tCL</td>
<td>FF</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.470</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clockGenerator_inst/O_phase_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.298</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.298</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clockGenerator_inst/O_phase_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.928</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.172</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>clockGenerator_inst/O_phase_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.275</td>
<td>1.928</td>
<td>tCL</td>
<td>FF</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.470</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clockGenerator_inst/O_phase_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.298</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.298</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clockGenerator_inst/O_phase_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.928</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.172</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>clockGenerator_inst/O_phase_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.275</td>
<td>1.928</td>
<td>tCL</td>
<td>FF</td>
<td>clockGenerator_inst/u_tmds_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.470</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clockGenerator_inst/O_phase_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>91</td>
<td>pix_latch</td>
<td>5.771</td>
<td>1.477</td>
</tr>
<tr>
<td>87</td>
<td>pix_clk</td>
<td>5.202</td>
<td>0.261</td>
</tr>
<tr>
<td>42</td>
<td>de_d</td>
<td>10.951</td>
<td>1.880</td>
</tr>
<tr>
<td>24</td>
<td>Pout_de_dn[1]</td>
<td>7.961</td>
<td>0.967</td>
</tr>
<tr>
<td>23</td>
<td>V_cnt_10_16</td>
<td>5.771</td>
<td>0.849</td>
</tr>
<tr>
<td>18</td>
<td>sel_xnor</td>
<td>5.781</td>
<td>0.904</td>
</tr>
<tr>
<td>18</td>
<td>c1_d</td>
<td>11.731</td>
<td>0.902</td>
</tr>
<tr>
<td>17</td>
<td>sel_xnor</td>
<td>7.052</td>
<td>0.796</td>
</tr>
<tr>
<td>15</td>
<td>sel_xnor</td>
<td>6.648</td>
<td>0.947</td>
</tr>
<tr>
<td>12</td>
<td>De_vcnt_11_11</td>
<td>8.146</td>
<td>0.576</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C22</td>
<td>81.94%</td>
</tr>
<tr>
<td>R23C24</td>
<td>80.56%</td>
</tr>
<tr>
<td>R38C21</td>
<td>80.56%</td>
</tr>
<tr>
<td>R26C21</td>
<td>77.78%</td>
</tr>
<tr>
<td>R25C18</td>
<td>76.39%</td>
</tr>
<tr>
<td>R29C23</td>
<td>76.39%</td>
</tr>
<tr>
<td>R23C23</td>
<td>73.61%</td>
</tr>
<tr>
<td>R24C24</td>
<td>73.61%</td>
</tr>
<tr>
<td>R30C22</td>
<td>73.61%</td>
</tr>
<tr>
<td>R27C22</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 37.04  [get_ports {I_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
