
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009508  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  080096e8  080096e8  0000a6e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ae4  08009ae4  0000b05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009ae4  08009ae4  0000aae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009aec  08009aec  0000b05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009aec  08009aec  0000aaec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009af0  08009af0  0000aaf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08009af4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f0  2000005c  08009b50  0000b05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000084c  08009b50  0000b84c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ba58  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cca  00000000  00000000  00026ae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001680  00000000  00000000  0002a7b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001159  00000000  00000000  0002be30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a2c0  00000000  00000000  0002cf89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cd79  00000000  00000000  00057249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00113210  00000000  00000000  00073fc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001871d2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006400  00000000  00000000  00187218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0018d618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	080096d0 	.word	0x080096d0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	080096d0 	.word	0x080096d0

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <start_adc>:


uint32_t data_adc;

uint32_t start_adc()
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000610:	217f      	movs	r1, #127	@ 0x7f
 8000612:	4806      	ldr	r0, [pc, #24]	@ (800062c <start_adc+0x20>)
 8000614:	f002 ff38 	bl	8003488 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 8000618:	4804      	ldr	r0, [pc, #16]	@ (800062c <start_adc+0x20>)
 800061a:	f002 f8bb 	bl	8002794 <HAL_ADC_Start>


	//data_adc = HAL_ADC_GetValue(&hadc1);
	return HAL_ADC_GetValue(&hadc1);
 800061e:	4803      	ldr	r0, [pc, #12]	@ (800062c <start_adc+0x20>)
 8000620:	f002 f99c 	bl	800295c <HAL_ADC_GetValue>
 8000624:	4603      	mov	r3, r0

}
 8000626:	4618      	mov	r0, r3
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000078 	.word	0x20000078

08000630 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b08c      	sub	sp, #48	@ 0x30
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000636:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000642:	1d3b      	adds	r3, r7, #4
 8000644:	2220      	movs	r2, #32
 8000646:	2100      	movs	r1, #0
 8000648:	4618      	mov	r0, r3
 800064a:	f008 fbc3 	bl	8008dd4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800064e:	4b32      	ldr	r3, [pc, #200]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000650:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000654:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000656:	4b30      	ldr	r3, [pc, #192]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000658:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800065c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800065e:	4b2e      	ldr	r3, [pc, #184]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000664:	4b2c      	ldr	r3, [pc, #176]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000666:	2200      	movs	r2, #0
 8000668:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800066a:	4b2b      	ldr	r3, [pc, #172]	@ (8000718 <MX_ADC1_Init+0xe8>)
 800066c:	2200      	movs	r2, #0
 800066e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000670:	4b29      	ldr	r3, [pc, #164]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000672:	2200      	movs	r2, #0
 8000674:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000676:	4b28      	ldr	r3, [pc, #160]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000678:	2204      	movs	r2, #4
 800067a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800067c:	4b26      	ldr	r3, [pc, #152]	@ (8000718 <MX_ADC1_Init+0xe8>)
 800067e:	2200      	movs	r2, #0
 8000680:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000682:	4b25      	ldr	r3, [pc, #148]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000684:	2200      	movs	r2, #0
 8000686:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000688:	4b23      	ldr	r3, [pc, #140]	@ (8000718 <MX_ADC1_Init+0xe8>)
 800068a:	2201      	movs	r2, #1
 800068c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800068e:	4b22      	ldr	r3, [pc, #136]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000690:	2200      	movs	r2, #0
 8000692:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000696:	4b20      	ldr	r3, [pc, #128]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000698:	2200      	movs	r2, #0
 800069a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800069c:	4b1e      	ldr	r3, [pc, #120]	@ (8000718 <MX_ADC1_Init+0xe8>)
 800069e:	2200      	movs	r2, #0
 80006a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000718 <MX_ADC1_Init+0xe8>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000718 <MX_ADC1_Init+0xe8>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80006b0:	4b19      	ldr	r3, [pc, #100]	@ (8000718 <MX_ADC1_Init+0xe8>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006b8:	4817      	ldr	r0, [pc, #92]	@ (8000718 <MX_ADC1_Init+0xe8>)
 80006ba:	f001 feaf 	bl	800241c <HAL_ADC_Init>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80006c4:	f000 fb02 	bl	8000ccc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006c8:	2300      	movs	r3, #0
 80006ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006d0:	4619      	mov	r1, r3
 80006d2:	4811      	ldr	r0, [pc, #68]	@ (8000718 <MX_ADC1_Init+0xe8>)
 80006d4:	f002 ff3a 	bl	800354c <HAL_ADCEx_MultiModeConfigChannel>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80006de:	f000 faf5 	bl	8000ccc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80006e2:	4b0e      	ldr	r3, [pc, #56]	@ (800071c <MX_ADC1_Init+0xec>)
 80006e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006e6:	2306      	movs	r3, #6
 80006e8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006ea:	2300      	movs	r3, #0
 80006ec:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006ee:	237f      	movs	r3, #127	@ 0x7f
 80006f0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006f2:	2304      	movs	r3, #4
 80006f4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	4619      	mov	r1, r3
 80006fe:	4806      	ldr	r0, [pc, #24]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000700:	f002 f93a 	bl	8002978 <HAL_ADC_ConfigChannel>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800070a:	f000 fadf 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800070e:	bf00      	nop
 8000710:	3730      	adds	r7, #48	@ 0x30
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000078 	.word	0x20000078
 800071c:	21800100 	.word	0x21800100

08000720 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b088      	sub	sp, #32
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000726:	463b      	mov	r3, r7
 8000728:	2220      	movs	r2, #32
 800072a:	2100      	movs	r1, #0
 800072c:	4618      	mov	r0, r3
 800072e:	f008 fb51 	bl	8008dd4 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000732:	4b2b      	ldr	r3, [pc, #172]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000734:	4a2b      	ldr	r2, [pc, #172]	@ (80007e4 <MX_ADC2_Init+0xc4>)
 8000736:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000738:	4b29      	ldr	r3, [pc, #164]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800073a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800073e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000740:	4b27      	ldr	r3, [pc, #156]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000746:	4b26      	ldr	r3, [pc, #152]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000748:	2200      	movs	r2, #0
 800074a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800074c:	4b24      	ldr	r3, [pc, #144]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800074e:	2200      	movs	r2, #0
 8000750:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000752:	4b23      	ldr	r3, [pc, #140]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000754:	2200      	movs	r2, #0
 8000756:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000758:	4b21      	ldr	r3, [pc, #132]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800075a:	2204      	movs	r2, #4
 800075c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800075e:	4b20      	ldr	r3, [pc, #128]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000760:	2200      	movs	r2, #0
 8000762:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000764:	4b1e      	ldr	r3, [pc, #120]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000766:	2200      	movs	r2, #0
 8000768:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800076a:	4b1d      	ldr	r3, [pc, #116]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800076c:	2201      	movs	r2, #1
 800076e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000770:	4b1b      	ldr	r3, [pc, #108]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000772:	2200      	movs	r2, #0
 8000774:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000778:	4b19      	ldr	r3, [pc, #100]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800077a:	2200      	movs	r2, #0
 800077c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800077e:	4b18      	ldr	r3, [pc, #96]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000780:	2200      	movs	r2, #0
 8000782:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000784:	4b16      	ldr	r3, [pc, #88]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000786:	2200      	movs	r2, #0
 8000788:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800078c:	4b14      	ldr	r3, [pc, #80]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800078e:	2200      	movs	r2, #0
 8000790:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000792:	4b13      	ldr	r3, [pc, #76]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000794:	2200      	movs	r2, #0
 8000796:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800079a:	4811      	ldr	r0, [pc, #68]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800079c:	f001 fe3e 	bl	800241c <HAL_ADC_Init>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80007a6:	f000 fa91 	bl	8000ccc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80007aa:	4b0f      	ldr	r3, [pc, #60]	@ (80007e8 <MX_ADC2_Init+0xc8>)
 80007ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ae:	2306      	movs	r3, #6
 80007b0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007b2:	2300      	movs	r3, #0
 80007b4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007b6:	237f      	movs	r3, #127	@ 0x7f
 80007b8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007ba:	2304      	movs	r3, #4
 80007bc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007be:	2300      	movs	r3, #0
 80007c0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007c2:	463b      	mov	r3, r7
 80007c4:	4619      	mov	r1, r3
 80007c6:	4806      	ldr	r0, [pc, #24]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 80007c8:	f002 f8d6 	bl	8002978 <HAL_ADC_ConfigChannel>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80007d2:	f000 fa7b 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007d6:	bf00      	nop
 80007d8:	3720      	adds	r7, #32
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	200000e4 	.word	0x200000e4
 80007e4:	50000100 	.word	0x50000100
 80007e8:	19200040 	.word	0x19200040

080007ec <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b0a4      	sub	sp, #144	@ 0x90
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	60da      	str	r2, [r3, #12]
 8000802:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000804:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000808:	2254      	movs	r2, #84	@ 0x54
 800080a:	2100      	movs	r1, #0
 800080c:	4618      	mov	r0, r3
 800080e:	f008 fae1 	bl	8008dd4 <memset>
  if(adcHandle->Instance==ADC1)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800081a:	d174      	bne.n	8000906 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800081c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000820:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000822:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000826:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000828:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800082c:	4618      	mov	r0, r3
 800082e:	f004 f921 	bl	8004a74 <HAL_RCCEx_PeriphCLKConfig>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000838:	f000 fa48 	bl	8000ccc <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800083c:	4b63      	ldr	r3, [pc, #396]	@ (80009cc <HAL_ADC_MspInit+0x1e0>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	3301      	adds	r3, #1
 8000842:	4a62      	ldr	r2, [pc, #392]	@ (80009cc <HAL_ADC_MspInit+0x1e0>)
 8000844:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000846:	4b61      	ldr	r3, [pc, #388]	@ (80009cc <HAL_ADC_MspInit+0x1e0>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	2b01      	cmp	r3, #1
 800084c:	d10b      	bne.n	8000866 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800084e:	4b60      	ldr	r3, [pc, #384]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000852:	4a5f      	ldr	r2, [pc, #380]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000854:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000858:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800085a:	4b5d      	ldr	r3, [pc, #372]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000862:	627b      	str	r3, [r7, #36]	@ 0x24
 8000864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000866:	4b5a      	ldr	r3, [pc, #360]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086a:	4a59      	ldr	r2, [pc, #356]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 800086c:	f043 0304 	orr.w	r3, r3, #4
 8000870:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000872:	4b57      	ldr	r3, [pc, #348]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000876:	f003 0304 	and.w	r3, r3, #4
 800087a:	623b      	str	r3, [r7, #32]
 800087c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800087e:	4b54      	ldr	r3, [pc, #336]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000882:	4a53      	ldr	r2, [pc, #332]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000884:	f043 0301 	orr.w	r3, r3, #1
 8000888:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800088a:	4b51      	ldr	r3, [pc, #324]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 800088c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	61fb      	str	r3, [r7, #28]
 8000894:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000896:	4b4e      	ldr	r3, [pc, #312]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089a:	4a4d      	ldr	r2, [pc, #308]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 800089c:	f043 0302 	orr.w	r3, r3, #2
 80008a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a2:	4b4b      	ldr	r3, [pc, #300]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a6:	f003 0302 	and.w	r3, r3, #2
 80008aa:	61bb      	str	r3, [r7, #24]
 80008ac:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 80008ae:	2304      	movs	r3, #4
 80008b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008b2:	2303      	movs	r3, #3
 80008b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 80008be:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008c2:	4619      	mov	r1, r3
 80008c4:	4843      	ldr	r0, [pc, #268]	@ (80009d4 <HAL_ADC_MspInit+0x1e8>)
 80008c6:	f003 f8e9 	bl	8003a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80008ca:	2302      	movs	r3, #2
 80008cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008ce:	2303      	movs	r3, #3
 80008d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80008da:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008de:	4619      	mov	r1, r3
 80008e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e4:	f003 f8da 	bl	8003a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008e8:	2303      	movs	r3, #3
 80008ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008ec:	2303      	movs	r3, #3
 80008ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008fc:	4619      	mov	r1, r3
 80008fe:	4836      	ldr	r0, [pc, #216]	@ (80009d8 <HAL_ADC_MspInit+0x1ec>)
 8000900:	f003 f8cc 	bl	8003a9c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000904:	e05e      	b.n	80009c4 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a34      	ldr	r2, [pc, #208]	@ (80009dc <HAL_ADC_MspInit+0x1f0>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d159      	bne.n	80009c4 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000910:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000914:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000916:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800091a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800091c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000920:	4618      	mov	r0, r3
 8000922:	f004 f8a7 	bl	8004a74 <HAL_RCCEx_PeriphCLKConfig>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <HAL_ADC_MspInit+0x144>
      Error_Handler();
 800092c:	f000 f9ce 	bl	8000ccc <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000930:	4b26      	ldr	r3, [pc, #152]	@ (80009cc <HAL_ADC_MspInit+0x1e0>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	3301      	adds	r3, #1
 8000936:	4a25      	ldr	r2, [pc, #148]	@ (80009cc <HAL_ADC_MspInit+0x1e0>)
 8000938:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800093a:	4b24      	ldr	r3, [pc, #144]	@ (80009cc <HAL_ADC_MspInit+0x1e0>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b01      	cmp	r3, #1
 8000940:	d10b      	bne.n	800095a <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000942:	4b23      	ldr	r3, [pc, #140]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	4a22      	ldr	r2, [pc, #136]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000948:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800094c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800094e:	4b20      	ldr	r3, [pc, #128]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000952:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000956:	617b      	str	r3, [r7, #20]
 8000958:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800095a:	4b1d      	ldr	r3, [pc, #116]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095e:	4a1c      	ldr	r2, [pc, #112]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000960:	f043 0304 	orr.w	r3, r3, #4
 8000964:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000966:	4b1a      	ldr	r3, [pc, #104]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800096a:	f003 0304 	and.w	r3, r3, #4
 800096e:	613b      	str	r3, [r7, #16]
 8000970:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000972:	4b17      	ldr	r3, [pc, #92]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000976:	4a16      	ldr	r2, [pc, #88]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000978:	f043 0301 	orr.w	r3, r3, #1
 800097c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800097e:	4b14      	ldr	r3, [pc, #80]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000982:	f003 0301 	and.w	r3, r3, #1
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 800098a:	230b      	movs	r3, #11
 800098c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800098e:	2303      	movs	r3, #3
 8000990:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800099a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800099e:	4619      	mov	r1, r3
 80009a0:	480c      	ldr	r0, [pc, #48]	@ (80009d4 <HAL_ADC_MspInit+0x1e8>)
 80009a2:	f003 f87b 	bl	8003a9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 80009a6:	2301      	movs	r3, #1
 80009a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009aa:	2303      	movs	r3, #3
 80009ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80009ba:	4619      	mov	r1, r3
 80009bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009c0:	f003 f86c 	bl	8003a9c <HAL_GPIO_Init>
}
 80009c4:	bf00      	nop
 80009c6:	3790      	adds	r7, #144	@ 0x90
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20000150 	.word	0x20000150
 80009d0:	40021000 	.word	0x40021000
 80009d4:	48000800 	.word	0x48000800
 80009d8:	48000400 	.word	0x48000400
 80009dc:	50000100 	.word	0x50000100

080009e0 <init_device>:


extern h_shell_t hshell1;


void init_device(void){
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
// Initialisation user interface
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 80009e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <init_device+0x30>)
 80009e6:	4a0b      	ldr	r2, [pc, #44]	@ (8000a14 <init_device+0x34>)
 80009e8:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 80009ec:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <init_device+0x30>)
 80009ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000a18 <init_device+0x38>)
 80009f0:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 80009f4:	4806      	ldr	r0, [pc, #24]	@ (8000a10 <init_device+0x30>)
 80009f6:	f001 f8db 	bl	8001bb0 <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 80009fa:	2201      	movs	r2, #1
 80009fc:	4907      	ldr	r1, [pc, #28]	@ (8000a1c <init_device+0x3c>)
 80009fe:	4808      	ldr	r0, [pc, #32]	@ (8000a20 <init_device+0x40>)
 8000a00:	f006 f8be 	bl	8006b80 <HAL_UART_Receive_IT>


	// LED
	led_init();
 8000a04:	f000 fe3e 	bl	8001684 <led_init>
	// BUTTON
//	button_init();
//
// Initialisation motor control
	// MOTOR
	motor_init();
 8000a08:	f000 fda6 	bl	8001558 <motor_init>
// Initialisation data acquistion
	// ANALOG INPUT
//	input_analog_init();
	// ENCODER INPUT
//	input_encoder_init();
}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20000370 	.word	0x20000370
 8000a14:	08000a25 	.word	0x08000a25
 8000a18:	08000a51 	.word	0x08000a51
 8000a1c:	20000154 	.word	0x20000154
 8000a20:	20000240 	.word	0x20000240

08000a24 <shell_uart2_transmit>:

uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	460b      	mov	r3, r1
 8000a2e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 8000a30:	887a      	ldrh	r2, [r7, #2]
 8000a32:	f04f 33ff 	mov.w	r3, #4294967295
 8000a36:	6879      	ldr	r1, [r7, #4]
 8000a38:	4804      	ldr	r0, [pc, #16]	@ (8000a4c <shell_uart2_transmit+0x28>)
 8000a3a:	f006 f813 	bl	8006a64 <HAL_UART_Transmit>
	return size;
 8000a3e:	887b      	ldrh	r3, [r7, #2]
 8000a40:	b2db      	uxtb	r3, r3
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000240 	.word	0x20000240

08000a50 <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
 8000a58:	460b      	mov	r3, r1
 8000a5a:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 8000a5c:	4b05      	ldr	r3, [pc, #20]	@ (8000a74 <shell_uart2_receive+0x24>)
 8000a5e:	781a      	ldrb	r2, [r3, #0]
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	701a      	strb	r2, [r3, #0]
	return 1;
 8000a64:	2301      	movs	r3, #1
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	20000154 	.word	0x20000154

08000a78 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a07      	ldr	r2, [pc, #28]	@ (8000aa4 <HAL_UART_RxCpltCallback+0x2c>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d107      	bne.n	8000a9a <HAL_UART_RxCpltCallback+0x22>
		//		HAL_UART_Transmit(&huart2, (uint8_t *)&shell_uart2_received_char, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	4906      	ldr	r1, [pc, #24]	@ (8000aa8 <HAL_UART_RxCpltCallback+0x30>)
 8000a8e:	4807      	ldr	r0, [pc, #28]	@ (8000aac <HAL_UART_RxCpltCallback+0x34>)
 8000a90:	f006 f876 	bl	8006b80 <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 8000a94:	4806      	ldr	r0, [pc, #24]	@ (8000ab0 <HAL_UART_RxCpltCallback+0x38>)
 8000a96:	f001 f9ab 	bl	8001df0 <shell_run>
	}
}
 8000a9a:	bf00      	nop
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40004400 	.word	0x40004400
 8000aa8:	20000154 	.word	0x20000154
 8000aac:	20000240 	.word	0x20000240
 8000ab0:	20000370 	.word	0x20000370

08000ab4 <loop>:

void loop(){
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0


}
 8000ab8:	bf00      	nop
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
	...

08000ac4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08a      	sub	sp, #40	@ 0x28
 8000ac8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aca:	f107 0314 	add.w	r3, r7, #20
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]
 8000ad4:	609a      	str	r2, [r3, #8]
 8000ad6:	60da      	str	r2, [r3, #12]
 8000ad8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ada:	4b3f      	ldr	r3, [pc, #252]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ade:	4a3e      	ldr	r2, [pc, #248]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000ae0:	f043 0304 	orr.w	r3, r3, #4
 8000ae4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ae6:	4b3c      	ldr	r3, [pc, #240]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aea:	f003 0304 	and.w	r3, r3, #4
 8000aee:	613b      	str	r3, [r7, #16]
 8000af0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000af2:	4b39      	ldr	r3, [pc, #228]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af6:	4a38      	ldr	r2, [pc, #224]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000af8:	f043 0320 	orr.w	r3, r3, #32
 8000afc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000afe:	4b36      	ldr	r3, [pc, #216]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b02:	f003 0320 	and.w	r3, r3, #32
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0a:	4b33      	ldr	r3, [pc, #204]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0e:	4a32      	ldr	r2, [pc, #200]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000b10:	f043 0301 	orr.w	r3, r3, #1
 8000b14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b16:	4b30      	ldr	r3, [pc, #192]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1a:	f003 0301 	and.w	r3, r3, #1
 8000b1e:	60bb      	str	r3, [r7, #8]
 8000b20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b22:	4b2d      	ldr	r3, [pc, #180]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b26:	4a2c      	ldr	r2, [pc, #176]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000b28:	f043 0302 	orr.w	r3, r3, #2
 8000b2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b2e:	4b2a      	ldr	r3, [pc, #168]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b32:	f003 0302 	and.w	r3, r3, #2
 8000b36:	607b      	str	r3, [r7, #4]
 8000b38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b3a:	4b27      	ldr	r3, [pc, #156]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3e:	4a26      	ldr	r2, [pc, #152]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000b40:	f043 0308 	orr.w	r3, r3, #8
 8000b44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b46:	4b24      	ldr	r3, [pc, #144]	@ (8000bd8 <MX_GPIO_Init+0x114>)
 8000b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4a:	f003 0308 	and.w	r3, r3, #8
 8000b4e:	603b      	str	r3, [r7, #0]
 8000b50:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000b52:	2200      	movs	r2, #0
 8000b54:	2120      	movs	r1, #32
 8000b56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b5a:	f003 f921 	bl	8003da0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	2104      	movs	r1, #4
 8000b62:	481e      	ldr	r0, [pc, #120]	@ (8000bdc <MX_GPIO_Init+0x118>)
 8000b64:	f003 f91c 	bl	8003da0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000b68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b6e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b74:	2300      	movs	r3, #0
 8000b76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000b78:	f107 0314 	add.w	r3, r7, #20
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	4818      	ldr	r0, [pc, #96]	@ (8000be0 <MX_GPIO_Init+0x11c>)
 8000b80:	f002 ff8c 	bl	8003a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000b84:	2320      	movs	r3, #32
 8000b86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b90:	2300      	movs	r3, #0
 8000b92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000b94:	f107 0314 	add.w	r3, r7, #20
 8000b98:	4619      	mov	r1, r3
 8000b9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b9e:	f002 ff7d 	bl	8003a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000ba2:	2304      	movs	r3, #4
 8000ba4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000bb2:	f107 0314 	add.w	r3, r7, #20
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4808      	ldr	r0, [pc, #32]	@ (8000bdc <MX_GPIO_Init+0x118>)
 8000bba:	f002 ff6f 	bl	8003a9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	2028      	movs	r0, #40	@ 0x28
 8000bc4:	f002 fe82 	bl	80038cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000bc8:	2028      	movs	r0, #40	@ 0x28
 8000bca:	f002 fe99 	bl	8003900 <HAL_NVIC_EnableIRQ>

}
 8000bce:	bf00      	nop
 8000bd0:	3728      	adds	r7, #40	@ 0x28
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	48000c00 	.word	0x48000c00
 8000be0:	48000800 	.word	0x48000800

08000be4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000be8:	f001 f9af 	bl	8001f4a <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000bec:	f000 f813 	bl	8000c16 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000bf0:	f7ff ff68 	bl	8000ac4 <MX_GPIO_Init>
	MX_ADC2_Init();
 8000bf4:	f7ff fd94 	bl	8000720 <MX_ADC2_Init>
	MX_ADC1_Init();
 8000bf8:	f7ff fd1a 	bl	8000630 <MX_ADC1_Init>
	MX_TIM1_Init();
 8000bfc:	f000 f990 	bl	8000f20 <MX_TIM1_Init>
	MX_TIM3_Init();
 8000c00:	f000 fa3c 	bl	800107c <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8000c04:	f000 fb70 	bl	80012e8 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8000c08:	f000 fbba 	bl	8001380 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	init_device();
 8000c0c:	f7ff fee8 	bl	80009e0 <init_device>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{

		loop();
 8000c10:	f7ff ff50 	bl	8000ab4 <loop>
 8000c14:	e7fc      	b.n	8000c10 <main+0x2c>

08000c16 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c16:	b580      	push	{r7, lr}
 8000c18:	b094      	sub	sp, #80	@ 0x50
 8000c1a:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c1c:	f107 0318 	add.w	r3, r7, #24
 8000c20:	2238      	movs	r2, #56	@ 0x38
 8000c22:	2100      	movs	r1, #0
 8000c24:	4618      	mov	r0, r3
 8000c26:	f008 f8d5 	bl	8008dd4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c2a:	1d3b      	adds	r3, r7, #4
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]
 8000c30:	605a      	str	r2, [r3, #4]
 8000c32:	609a      	str	r2, [r3, #8]
 8000c34:	60da      	str	r2, [r3, #12]
 8000c36:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c38:	2000      	movs	r0, #0
 8000c3a:	f003 f907 	bl	8003e4c <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c42:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c46:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c48:	2302      	movs	r3, #2
 8000c4a:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c4c:	2303      	movs	r3, #3
 8000c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000c50:	2306      	movs	r3, #6
 8000c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000c54:	2355      	movs	r3, #85	@ 0x55
 8000c56:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c60:	2302      	movs	r3, #2
 8000c62:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c64:	f107 0318 	add.w	r3, r7, #24
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f003 f9a3 	bl	8003fb4 <HAL_RCC_OscConfig>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <SystemClock_Config+0x62>
	{
		Error_Handler();
 8000c74:	f000 f82a 	bl	8000ccc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c78:	230f      	movs	r3, #15
 8000c7a:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c80:	2300      	movs	r3, #0
 8000c82:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c84:	2300      	movs	r3, #0
 8000c86:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c8c:	1d3b      	adds	r3, r7, #4
 8000c8e:	2104      	movs	r1, #4
 8000c90:	4618      	mov	r0, r3
 8000c92:	f003 fca1 	bl	80045d8 <HAL_RCC_ClockConfig>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <SystemClock_Config+0x8a>
	{
		Error_Handler();
 8000c9c:	f000 f816 	bl	8000ccc <Error_Handler>
	}
}
 8000ca0:	bf00      	nop
 8000ca2:	3750      	adds	r7, #80	@ 0x50
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a04      	ldr	r2, [pc, #16]	@ (8000cc8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d101      	bne.n	8000cbe <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000cba:	f001 f95f 	bl	8001f7c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000cbe:	bf00      	nop
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	40001000 	.word	0x40001000

08000ccc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cd0:	b672      	cpsid	i
}
 8000cd2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000cd4:	bf00      	nop
 8000cd6:	e7fd      	b.n	8000cd4 <Error_Handler+0x8>

08000cd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cde:	4b0f      	ldr	r3, [pc, #60]	@ (8000d1c <HAL_MspInit+0x44>)
 8000ce0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ce2:	4a0e      	ldr	r2, [pc, #56]	@ (8000d1c <HAL_MspInit+0x44>)
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <HAL_MspInit+0x44>)
 8000cec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	607b      	str	r3, [r7, #4]
 8000cf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cf6:	4b09      	ldr	r3, [pc, #36]	@ (8000d1c <HAL_MspInit+0x44>)
 8000cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cfa:	4a08      	ldr	r2, [pc, #32]	@ (8000d1c <HAL_MspInit+0x44>)
 8000cfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d00:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d02:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <HAL_MspInit+0x44>)
 8000d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d0a:	603b      	str	r3, [r7, #0]
 8000d0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d0e:	f003 f941 	bl	8003f94 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40021000 	.word	0x40021000

08000d20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b08c      	sub	sp, #48	@ 0x30
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d30:	4b2c      	ldr	r3, [pc, #176]	@ (8000de4 <HAL_InitTick+0xc4>)
 8000d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d34:	4a2b      	ldr	r2, [pc, #172]	@ (8000de4 <HAL_InitTick+0xc4>)
 8000d36:	f043 0310 	orr.w	r3, r3, #16
 8000d3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d3c:	4b29      	ldr	r3, [pc, #164]	@ (8000de4 <HAL_InitTick+0xc4>)
 8000d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d40:	f003 0310 	and.w	r3, r3, #16
 8000d44:	60bb      	str	r3, [r7, #8]
 8000d46:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d48:	f107 020c 	add.w	r2, r7, #12
 8000d4c:	f107 0310 	add.w	r3, r7, #16
 8000d50:	4611      	mov	r1, r2
 8000d52:	4618      	mov	r0, r3
 8000d54:	f003 fe16 	bl	8004984 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d58:	f003 fde8 	bl	800492c <HAL_RCC_GetPCLK1Freq>
 8000d5c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d60:	4a21      	ldr	r2, [pc, #132]	@ (8000de8 <HAL_InitTick+0xc8>)
 8000d62:	fba2 2303 	umull	r2, r3, r2, r3
 8000d66:	0c9b      	lsrs	r3, r3, #18
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dec <HAL_InitTick+0xcc>)
 8000d6e:	4a20      	ldr	r2, [pc, #128]	@ (8000df0 <HAL_InitTick+0xd0>)
 8000d70:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d72:	4b1e      	ldr	r3, [pc, #120]	@ (8000dec <HAL_InitTick+0xcc>)
 8000d74:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d78:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d7a:	4a1c      	ldr	r2, [pc, #112]	@ (8000dec <HAL_InitTick+0xcc>)
 8000d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d7e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d80:	4b1a      	ldr	r3, [pc, #104]	@ (8000dec <HAL_InitTick+0xcc>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d86:	4b19      	ldr	r3, [pc, #100]	@ (8000dec <HAL_InitTick+0xcc>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000d8c:	4817      	ldr	r0, [pc, #92]	@ (8000dec <HAL_InitTick+0xcc>)
 8000d8e:	f004 f8bf 	bl	8004f10 <HAL_TIM_Base_Init>
 8000d92:	4603      	mov	r3, r0
 8000d94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000d98:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d11b      	bne.n	8000dd8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000da0:	4812      	ldr	r0, [pc, #72]	@ (8000dec <HAL_InitTick+0xcc>)
 8000da2:	f004 f917 	bl	8004fd4 <HAL_TIM_Base_Start_IT>
 8000da6:	4603      	mov	r3, r0
 8000da8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000dac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d111      	bne.n	8000dd8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000db4:	2036      	movs	r0, #54	@ 0x36
 8000db6:	f002 fda3 	bl	8003900 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2b0f      	cmp	r3, #15
 8000dbe:	d808      	bhi.n	8000dd2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	6879      	ldr	r1, [r7, #4]
 8000dc4:	2036      	movs	r0, #54	@ 0x36
 8000dc6:	f002 fd81 	bl	80038cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dca:	4a0a      	ldr	r2, [pc, #40]	@ (8000df4 <HAL_InitTick+0xd4>)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6013      	str	r3, [r2, #0]
 8000dd0:	e002      	b.n	8000dd8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000dd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3730      	adds	r7, #48	@ 0x30
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	40021000 	.word	0x40021000
 8000de8:	431bde83 	.word	0x431bde83
 8000dec:	20000158 	.word	0x20000158
 8000df0:	40001000 	.word	0x40001000
 8000df4:	20000004 	.word	0x20000004

08000df8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dfc:	bf00      	nop
 8000dfe:	e7fd      	b.n	8000dfc <NMI_Handler+0x4>

08000e00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e04:	bf00      	nop
 8000e06:	e7fd      	b.n	8000e04 <HardFault_Handler+0x4>

08000e08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <MemManage_Handler+0x4>

08000e10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e14:	bf00      	nop
 8000e16:	e7fd      	b.n	8000e14 <BusFault_Handler+0x4>

08000e18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <UsageFault_Handler+0x4>

08000e20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr

08000e2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e4e:	bf00      	nop
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e5c:	4802      	ldr	r0, [pc, #8]	@ (8000e68 <USART2_IRQHandler+0x10>)
 8000e5e:	f005 fedb 	bl	8006c18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	20000240 	.word	0x20000240

08000e6c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8000e70:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e74:	f002 ffc6 	bl	8003e04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e78:	bf00      	nop
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e80:	4802      	ldr	r0, [pc, #8]	@ (8000e8c <TIM6_DAC_IRQHandler+0x10>)
 8000e82:	f004 fb25 	bl	80054d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000158 	.word	0x20000158

08000e90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b086      	sub	sp, #24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e98:	4a14      	ldr	r2, [pc, #80]	@ (8000eec <_sbrk+0x5c>)
 8000e9a:	4b15      	ldr	r3, [pc, #84]	@ (8000ef0 <_sbrk+0x60>)
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ea4:	4b13      	ldr	r3, [pc, #76]	@ (8000ef4 <_sbrk+0x64>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d102      	bne.n	8000eb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000eac:	4b11      	ldr	r3, [pc, #68]	@ (8000ef4 <_sbrk+0x64>)
 8000eae:	4a12      	ldr	r2, [pc, #72]	@ (8000ef8 <_sbrk+0x68>)
 8000eb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eb2:	4b10      	ldr	r3, [pc, #64]	@ (8000ef4 <_sbrk+0x64>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4413      	add	r3, r2
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	d207      	bcs.n	8000ed0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ec0:	f007 ff90 	bl	8008de4 <__errno>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	220c      	movs	r2, #12
 8000ec8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eca:	f04f 33ff 	mov.w	r3, #4294967295
 8000ece:	e009      	b.n	8000ee4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ed0:	4b08      	ldr	r3, [pc, #32]	@ (8000ef4 <_sbrk+0x64>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ed6:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <_sbrk+0x64>)
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4413      	add	r3, r2
 8000ede:	4a05      	ldr	r2, [pc, #20]	@ (8000ef4 <_sbrk+0x64>)
 8000ee0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3718      	adds	r7, #24
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	20020000 	.word	0x20020000
 8000ef0:	00000400 	.word	0x00000400
 8000ef4:	200001a4 	.word	0x200001a4
 8000ef8:	20000850 	.word	0x20000850

08000efc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f00:	4b06      	ldr	r3, [pc, #24]	@ (8000f1c <SystemInit+0x20>)
 8000f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f06:	4a05      	ldr	r2, [pc, #20]	@ (8000f1c <SystemInit+0x20>)
 8000f08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f10:	bf00      	nop
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	e000ed00 	.word	0xe000ed00

08000f20 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b098      	sub	sp, #96	@ 0x60
 8000f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f26:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f32:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
 8000f3e:	60da      	str	r2, [r3, #12]
 8000f40:	611a      	str	r2, [r3, #16]
 8000f42:	615a      	str	r2, [r3, #20]
 8000f44:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	2234      	movs	r2, #52	@ 0x34
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f007 ff41 	bl	8008dd4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f52:	4b48      	ldr	r3, [pc, #288]	@ (8001074 <MX_TIM1_Init+0x154>)
 8000f54:	4a48      	ldr	r2, [pc, #288]	@ (8001078 <MX_TIM1_Init+0x158>)
 8000f56:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4-1;
 8000f58:	4b46      	ldr	r3, [pc, #280]	@ (8001074 <MX_TIM1_Init+0x154>)
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000f5e:	4b45      	ldr	r3, [pc, #276]	@ (8001074 <MX_TIM1_Init+0x154>)
 8000f60:	2220      	movs	r2, #32
 8000f62:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1061;
 8000f64:	4b43      	ldr	r3, [pc, #268]	@ (8001074 <MX_TIM1_Init+0x154>)
 8000f66:	f240 4225 	movw	r2, #1061	@ 0x425
 8000f6a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f6c:	4b41      	ldr	r3, [pc, #260]	@ (8001074 <MX_TIM1_Init+0x154>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f72:	4b40      	ldr	r3, [pc, #256]	@ (8001074 <MX_TIM1_Init+0x154>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f78:	4b3e      	ldr	r3, [pc, #248]	@ (8001074 <MX_TIM1_Init+0x154>)
 8000f7a:	2280      	movs	r2, #128	@ 0x80
 8000f7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000f7e:	483d      	ldr	r0, [pc, #244]	@ (8001074 <MX_TIM1_Init+0x154>)
 8000f80:	f004 f8a0 	bl	80050c4 <HAL_TIM_PWM_Init>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000f8a:	f7ff fe9f 	bl	8000ccc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f92:	2300      	movs	r3, #0
 8000f94:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f96:	2300      	movs	r3, #0
 8000f98:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f9a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4834      	ldr	r0, [pc, #208]	@ (8001074 <MX_TIM1_Init+0x154>)
 8000fa2:	f005 fb67 	bl	8006674 <HAL_TIMEx_MasterConfigSynchronization>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000fac:	f7ff fe8e 	bl	8000ccc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fb0:	2360      	movs	r3, #96	@ 0x60
 8000fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fcc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4827      	ldr	r0, [pc, #156]	@ (8001074 <MX_TIM1_Init+0x154>)
 8000fd6:	f004 fbcb 	bl	8005770 <HAL_TIM_PWM_ConfigChannel>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000fe0:	f7ff fe74 	bl	8000ccc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fe4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fe8:	2204      	movs	r2, #4
 8000fea:	4619      	mov	r1, r3
 8000fec:	4821      	ldr	r0, [pc, #132]	@ (8001074 <MX_TIM1_Init+0x154>)
 8000fee:	f004 fbbf 	bl	8005770 <HAL_TIM_PWM_ConfigChannel>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8000ff8:	f7ff fe68 	bl	8000ccc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ffc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001000:	2208      	movs	r2, #8
 8001002:	4619      	mov	r1, r3
 8001004:	481b      	ldr	r0, [pc, #108]	@ (8001074 <MX_TIM1_Init+0x154>)
 8001006:	f004 fbb3 	bl	8005770 <HAL_TIM_PWM_ConfigChannel>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001010:	f7ff fe5c 	bl	8000ccc <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim1);
 8001014:	4817      	ldr	r0, [pc, #92]	@ (8001074 <MX_TIM1_Init+0x154>)
 8001016:	f005 fc57 	bl	80068c8 <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800101a:	2300      	movs	r3, #0
 800101c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800101e:	2300      	movs	r3, #0
 8001020:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001022:	2300      	movs	r3, #0
 8001024:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 24;
 8001026:	2318      	movs	r3, #24
 8001028:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800102a:	2300      	movs	r3, #0
 800102c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800102e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001032:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001034:	2300      	movs	r3, #0
 8001036:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001038:	2300      	movs	r3, #0
 800103a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800103c:	2300      	movs	r3, #0
 800103e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001040:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001044:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800104a:	2300      	movs	r3, #0
 800104c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800104e:	2300      	movs	r3, #0
 8001050:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	4619      	mov	r1, r3
 8001056:	4807      	ldr	r0, [pc, #28]	@ (8001074 <MX_TIM1_Init+0x154>)
 8001058:	f005 fba2 	bl	80067a0 <HAL_TIMEx_ConfigBreakDeadTime>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8001062:	f7ff fe33 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001066:	4803      	ldr	r0, [pc, #12]	@ (8001074 <MX_TIM1_Init+0x154>)
 8001068:	f000 f8d6 	bl	8001218 <HAL_TIM_MspPostInit>

}
 800106c:	bf00      	nop
 800106e:	3760      	adds	r7, #96	@ 0x60
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	200001a8 	.word	0x200001a8
 8001078:	40012c00 	.word	0x40012c00

0800107c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b088      	sub	sp, #32
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001082:	f107 0310 	add.w	r3, r7, #16
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
 800108e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001090:	1d3b      	adds	r3, r7, #4
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800109a:	4b1c      	ldr	r3, [pc, #112]	@ (800110c <MX_TIM3_Init+0x90>)
 800109c:	4a1c      	ldr	r2, [pc, #112]	@ (8001110 <MX_TIM3_Init+0x94>)
 800109e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80010a0:	4b1a      	ldr	r3, [pc, #104]	@ (800110c <MX_TIM3_Init+0x90>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010a6:	4b19      	ldr	r3, [pc, #100]	@ (800110c <MX_TIM3_Init+0x90>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80010ac:	4b17      	ldr	r3, [pc, #92]	@ (800110c <MX_TIM3_Init+0x90>)
 80010ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010b2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010b4:	4b15      	ldr	r3, [pc, #84]	@ (800110c <MX_TIM3_Init+0x90>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ba:	4b14      	ldr	r3, [pc, #80]	@ (800110c <MX_TIM3_Init+0x90>)
 80010bc:	2200      	movs	r2, #0
 80010be:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80010c0:	2300      	movs	r3, #0
 80010c2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80010c4:	2300      	movs	r3, #0
 80010c6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 80010d0:	f107 0310 	add.w	r3, r7, #16
 80010d4:	4619      	mov	r1, r3
 80010d6:	480d      	ldr	r0, [pc, #52]	@ (800110c <MX_TIM3_Init+0x90>)
 80010d8:	f005 f8fd 	bl	80062d6 <HAL_TIMEx_HallSensor_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80010e2:	f7ff fdf3 	bl	8000ccc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80010e6:	2350      	movs	r3, #80	@ 0x50
 80010e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	4619      	mov	r1, r3
 80010f2:	4806      	ldr	r0, [pc, #24]	@ (800110c <MX_TIM3_Init+0x90>)
 80010f4:	f005 fabe 	bl	8006674 <HAL_TIMEx_MasterConfigSynchronization>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80010fe:	f7ff fde5 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001102:	bf00      	nop
 8001104:	3720      	adds	r7, #32
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200001f4 	.word	0x200001f4
 8001110:	40000400 	.word	0x40000400

08001114 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001114:	b480      	push	{r7}
 8001116:	b085      	sub	sp, #20
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a0a      	ldr	r2, [pc, #40]	@ (800114c <HAL_TIM_PWM_MspInit+0x38>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d10b      	bne.n	800113e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001126:	4b0a      	ldr	r3, [pc, #40]	@ (8001150 <HAL_TIM_PWM_MspInit+0x3c>)
 8001128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800112a:	4a09      	ldr	r2, [pc, #36]	@ (8001150 <HAL_TIM_PWM_MspInit+0x3c>)
 800112c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001130:	6613      	str	r3, [r2, #96]	@ 0x60
 8001132:	4b07      	ldr	r3, [pc, #28]	@ (8001150 <HAL_TIM_PWM_MspInit+0x3c>)
 8001134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001136:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800113e:	bf00      	nop
 8001140:	3714      	adds	r7, #20
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	40012c00 	.word	0x40012c00
 8001150:	40021000 	.word	0x40021000

08001154 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b08a      	sub	sp, #40	@ 0x28
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a26      	ldr	r2, [pc, #152]	@ (800120c <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d145      	bne.n	8001202 <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001176:	4b26      	ldr	r3, [pc, #152]	@ (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800117a:	4a25      	ldr	r2, [pc, #148]	@ (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800117c:	f043 0302 	orr.w	r3, r3, #2
 8001180:	6593      	str	r3, [r2, #88]	@ 0x58
 8001182:	4b23      	ldr	r3, [pc, #140]	@ (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	613b      	str	r3, [r7, #16]
 800118c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118e:	4b20      	ldr	r3, [pc, #128]	@ (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001192:	4a1f      	ldr	r2, [pc, #124]	@ (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001194:	f043 0301 	orr.w	r3, r3, #1
 8001198:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800119a:	4b1d      	ldr	r3, [pc, #116]	@ (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011aa:	4a19      	ldr	r2, [pc, #100]	@ (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011ac:	f043 0304 	orr.w	r3, r3, #4
 80011b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b2:	4b17      	ldr	r3, [pc, #92]	@ (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b6:	f003 0304 	and.w	r3, r3, #4
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80011be:	2350      	movs	r3, #80	@ 0x50
 80011c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c2:	2302      	movs	r3, #2
 80011c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ca:	2300      	movs	r3, #0
 80011cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011ce:	2302      	movs	r3, #2
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	4619      	mov	r1, r3
 80011d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011dc:	f002 fc5e 	bl	8003a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e6:	2302      	movs	r3, #2
 80011e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ee:	2300      	movs	r3, #0
 80011f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011f2:	2302      	movs	r3, #2
 80011f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f6:	f107 0314 	add.w	r3, r7, #20
 80011fa:	4619      	mov	r1, r3
 80011fc:	4805      	ldr	r0, [pc, #20]	@ (8001214 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 80011fe:	f002 fc4d 	bl	8003a9c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001202:	bf00      	nop
 8001204:	3728      	adds	r7, #40	@ 0x28
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40000400 	.word	0x40000400
 8001210:	40021000 	.word	0x40021000
 8001214:	48000800 	.word	0x48000800

08001218 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08a      	sub	sp, #40	@ 0x28
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001220:	f107 0314 	add.w	r3, r7, #20
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	60da      	str	r2, [r3, #12]
 800122e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a29      	ldr	r2, [pc, #164]	@ (80012dc <HAL_TIM_MspPostInit+0xc4>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d14b      	bne.n	80012d2 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	4b29      	ldr	r3, [pc, #164]	@ (80012e0 <HAL_TIM_MspPostInit+0xc8>)
 800123c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123e:	4a28      	ldr	r2, [pc, #160]	@ (80012e0 <HAL_TIM_MspPostInit+0xc8>)
 8001240:	f043 0302 	orr.w	r3, r3, #2
 8001244:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001246:	4b26      	ldr	r3, [pc, #152]	@ (80012e0 <HAL_TIM_MspPostInit+0xc8>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001252:	4b23      	ldr	r3, [pc, #140]	@ (80012e0 <HAL_TIM_MspPostInit+0xc8>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001256:	4a22      	ldr	r2, [pc, #136]	@ (80012e0 <HAL_TIM_MspPostInit+0xc8>)
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800125e:	4b20      	ldr	r3, [pc, #128]	@ (80012e0 <HAL_TIM_MspPostInit+0xc8>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 800126a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800126e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001270:	2302      	movs	r3, #2
 8001272:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001278:	2300      	movs	r3, #0
 800127a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800127c:	2306      	movs	r3, #6
 800127e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	4817      	ldr	r0, [pc, #92]	@ (80012e4 <HAL_TIM_MspPostInit+0xcc>)
 8001288:	f002 fc08 	bl	8003a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 800128c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001292:	2302      	movs	r3, #2
 8001294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129a:	2300      	movs	r3, #0
 800129c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800129e:	2304      	movs	r3, #4
 80012a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 80012a2:	f107 0314 	add.w	r3, r7, #20
 80012a6:	4619      	mov	r1, r3
 80012a8:	480e      	ldr	r0, [pc, #56]	@ (80012e4 <HAL_TIM_MspPostInit+0xcc>)
 80012aa:	f002 fbf7 	bl	8003a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 80012ae:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80012b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b4:	2302      	movs	r3, #2
 80012b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012bc:	2300      	movs	r3, #0
 80012be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80012c0:	2306      	movs	r3, #6
 80012c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c4:	f107 0314 	add.w	r3, r7, #20
 80012c8:	4619      	mov	r1, r3
 80012ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ce:	f002 fbe5 	bl	8003a9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80012d2:	bf00      	nop
 80012d4:	3728      	adds	r7, #40	@ 0x28
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40012c00 	.word	0x40012c00
 80012e0:	40021000 	.word	0x40021000
 80012e4:	48000400 	.word	0x48000400

080012e8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012ec:	4b22      	ldr	r3, [pc, #136]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 80012ee:	4a23      	ldr	r2, [pc, #140]	@ (800137c <MX_USART2_UART_Init+0x94>)
 80012f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012f2:	4b21      	ldr	r3, [pc, #132]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 80012f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001300:	4b1d      	ldr	r3, [pc, #116]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001306:	4b1c      	ldr	r3, [pc, #112]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800130c:	4b1a      	ldr	r3, [pc, #104]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 800130e:	220c      	movs	r2, #12
 8001310:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001312:	4b19      	ldr	r3, [pc, #100]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001318:	4b17      	ldr	r3, [pc, #92]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800131e:	4b16      	ldr	r3, [pc, #88]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 8001320:	2200      	movs	r2, #0
 8001322:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001324:	4b14      	ldr	r3, [pc, #80]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 8001326:	2200      	movs	r2, #0
 8001328:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800132a:	4b13      	ldr	r3, [pc, #76]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 800132c:	2200      	movs	r2, #0
 800132e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001330:	4811      	ldr	r0, [pc, #68]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 8001332:	f005 fb47 	bl	80069c4 <HAL_UART_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800133c:	f7ff fcc6 	bl	8000ccc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001340:	2100      	movs	r1, #0
 8001342:	480d      	ldr	r0, [pc, #52]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 8001344:	f007 fbbd 	bl	8008ac2 <HAL_UARTEx_SetTxFifoThreshold>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800134e:	f7ff fcbd 	bl	8000ccc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001352:	2100      	movs	r1, #0
 8001354:	4808      	ldr	r0, [pc, #32]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 8001356:	f007 fbf2 	bl	8008b3e <HAL_UARTEx_SetRxFifoThreshold>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001360:	f7ff fcb4 	bl	8000ccc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001364:	4804      	ldr	r0, [pc, #16]	@ (8001378 <MX_USART2_UART_Init+0x90>)
 8001366:	f007 fb73 	bl	8008a50 <HAL_UARTEx_DisableFifoMode>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001370:	f7ff fcac 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000240 	.word	0x20000240
 800137c:	40004400 	.word	0x40004400

08001380 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001384:	4b22      	ldr	r3, [pc, #136]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 8001386:	4a23      	ldr	r2, [pc, #140]	@ (8001414 <MX_USART3_UART_Init+0x94>)
 8001388:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800138a:	4b21      	ldr	r3, [pc, #132]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 800138c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001390:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001392:	4b1f      	ldr	r3, [pc, #124]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001398:	4b1d      	ldr	r3, [pc, #116]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800139e:	4b1c      	ldr	r3, [pc, #112]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 80013a6:	220c      	movs	r2, #12
 80013a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013aa:	4b19      	ldr	r3, [pc, #100]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013b0:	4b17      	ldr	r3, [pc, #92]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013b6:	4b16      	ldr	r3, [pc, #88]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013bc:	4b14      	ldr	r3, [pc, #80]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 80013be:	2200      	movs	r2, #0
 80013c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013c2:	4b13      	ldr	r3, [pc, #76]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013c8:	4811      	ldr	r0, [pc, #68]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 80013ca:	f005 fafb 	bl	80069c4 <HAL_UART_Init>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80013d4:	f7ff fc7a 	bl	8000ccc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013d8:	2100      	movs	r1, #0
 80013da:	480d      	ldr	r0, [pc, #52]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 80013dc:	f007 fb71 	bl	8008ac2 <HAL_UARTEx_SetTxFifoThreshold>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80013e6:	f7ff fc71 	bl	8000ccc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013ea:	2100      	movs	r1, #0
 80013ec:	4808      	ldr	r0, [pc, #32]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 80013ee:	f007 fba6 	bl	8008b3e <HAL_UARTEx_SetRxFifoThreshold>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80013f8:	f7ff fc68 	bl	8000ccc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80013fc:	4804      	ldr	r0, [pc, #16]	@ (8001410 <MX_USART3_UART_Init+0x90>)
 80013fe:	f007 fb27 	bl	8008a50 <HAL_UARTEx_DisableFifoMode>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001408:	f7ff fc60 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800140c:	bf00      	nop
 800140e:	bd80      	pop	{r7, pc}
 8001410:	200002d4 	.word	0x200002d4
 8001414:	40004800 	.word	0x40004800

08001418 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b0a0      	sub	sp, #128	@ 0x80
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001420:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
 800142e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001430:	f107 0318 	add.w	r3, r7, #24
 8001434:	2254      	movs	r2, #84	@ 0x54
 8001436:	2100      	movs	r1, #0
 8001438:	4618      	mov	r0, r3
 800143a:	f007 fccb 	bl	8008dd4 <memset>
  if(uartHandle->Instance==USART2)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a41      	ldr	r2, [pc, #260]	@ (8001548 <HAL_UART_MspInit+0x130>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d13f      	bne.n	80014c8 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001448:	2302      	movs	r3, #2
 800144a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800144c:	2300      	movs	r3, #0
 800144e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001450:	f107 0318 	add.w	r3, r7, #24
 8001454:	4618      	mov	r0, r3
 8001456:	f003 fb0d 	bl	8004a74 <HAL_RCCEx_PeriphCLKConfig>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001460:	f7ff fc34 	bl	8000ccc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001464:	4b39      	ldr	r3, [pc, #228]	@ (800154c <HAL_UART_MspInit+0x134>)
 8001466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001468:	4a38      	ldr	r2, [pc, #224]	@ (800154c <HAL_UART_MspInit+0x134>)
 800146a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800146e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001470:	4b36      	ldr	r3, [pc, #216]	@ (800154c <HAL_UART_MspInit+0x134>)
 8001472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001478:	617b      	str	r3, [r7, #20]
 800147a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800147c:	4b33      	ldr	r3, [pc, #204]	@ (800154c <HAL_UART_MspInit+0x134>)
 800147e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001480:	4a32      	ldr	r2, [pc, #200]	@ (800154c <HAL_UART_MspInit+0x134>)
 8001482:	f043 0301 	orr.w	r3, r3, #1
 8001486:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001488:	4b30      	ldr	r3, [pc, #192]	@ (800154c <HAL_UART_MspInit+0x134>)
 800148a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148c:	f003 0301 	and.w	r3, r3, #1
 8001490:	613b      	str	r3, [r7, #16]
 8001492:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001494:	230c      	movs	r3, #12
 8001496:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001498:	2302      	movs	r3, #2
 800149a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a0:	2300      	movs	r3, #0
 80014a2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014a4:	2307      	movs	r3, #7
 80014a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80014ac:	4619      	mov	r1, r3
 80014ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014b2:	f002 faf3 	bl	8003a9c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	2100      	movs	r1, #0
 80014ba:	2026      	movs	r0, #38	@ 0x26
 80014bc:	f002 fa06 	bl	80038cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014c0:	2026      	movs	r0, #38	@ 0x26
 80014c2:	f002 fa1d 	bl	8003900 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80014c6:	e03b      	b.n	8001540 <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a20      	ldr	r2, [pc, #128]	@ (8001550 <HAL_UART_MspInit+0x138>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d136      	bne.n	8001540 <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014d2:	2304      	movs	r3, #4
 80014d4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80014d6:	2300      	movs	r3, #0
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014da:	f107 0318 	add.w	r3, r7, #24
 80014de:	4618      	mov	r0, r3
 80014e0:	f003 fac8 	bl	8004a74 <HAL_RCCEx_PeriphCLKConfig>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80014ea:	f7ff fbef 	bl	8000ccc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80014ee:	4b17      	ldr	r3, [pc, #92]	@ (800154c <HAL_UART_MspInit+0x134>)
 80014f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014f2:	4a16      	ldr	r2, [pc, #88]	@ (800154c <HAL_UART_MspInit+0x134>)
 80014f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80014fa:	4b14      	ldr	r3, [pc, #80]	@ (800154c <HAL_UART_MspInit+0x134>)
 80014fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001506:	4b11      	ldr	r3, [pc, #68]	@ (800154c <HAL_UART_MspInit+0x134>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150a:	4a10      	ldr	r2, [pc, #64]	@ (800154c <HAL_UART_MspInit+0x134>)
 800150c:	f043 0304 	orr.w	r3, r3, #4
 8001510:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001512:	4b0e      	ldr	r3, [pc, #56]	@ (800154c <HAL_UART_MspInit+0x134>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001516:	f003 0304 	and.w	r3, r3, #4
 800151a:	60bb      	str	r3, [r7, #8]
 800151c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800151e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001522:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001524:	2302      	movs	r3, #2
 8001526:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152c:	2300      	movs	r3, #0
 800152e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001530:	2307      	movs	r3, #7
 8001532:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001534:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001538:	4619      	mov	r1, r3
 800153a:	4806      	ldr	r0, [pc, #24]	@ (8001554 <HAL_UART_MspInit+0x13c>)
 800153c:	f002 faae 	bl	8003a9c <HAL_GPIO_Init>
}
 8001540:	bf00      	nop
 8001542:	3780      	adds	r7, #128	@ 0x80
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40004400 	.word	0x40004400
 800154c:	40021000 	.word	0x40021000
 8001550:	40004800 	.word	0x40004800
 8001554:	48000800 	.word	0x48000800

08001558 <motor_init>:
static int CCR1;
static int CCR2;


void motor_init()
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800155c:	2100      	movs	r1, #0
 800155e:	4808      	ldr	r0, [pc, #32]	@ (8001580 <motor_init+0x28>)
 8001560:	f003 fe08 	bl	8005174 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001564:	2104      	movs	r1, #4
 8001566:	4806      	ldr	r0, [pc, #24]	@ (8001580 <motor_init+0x28>)
 8001568:	f003 fe04 	bl	8005174 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800156c:	2100      	movs	r1, #0
 800156e:	4804      	ldr	r0, [pc, #16]	@ (8001580 <motor_init+0x28>)
 8001570:	f004 ff60 	bl	8006434 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001574:	2104      	movs	r1, #4
 8001576:	4802      	ldr	r0, [pc, #8]	@ (8001580 <motor_init+0x28>)
 8001578:	f004 ff5c 	bl	8006434 <HAL_TIMEx_PWMN_Start>
}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	200001a8 	.word	0x200001a8

08001584 <motor_set_ccr>:

void motor_set_ccr(int duty_cycle)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
	CCR1 = (htim1.Init.Period * duty_cycle)/PERCENTAGE_DIVIDER;
 800158c:	4b11      	ldr	r3, [pc, #68]	@ (80015d4 <motor_set_ccr+0x50>)
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	fb02 f303 	mul.w	r3, r2, r3
 8001596:	4a10      	ldr	r2, [pc, #64]	@ (80015d8 <motor_set_ccr+0x54>)
 8001598:	fba2 2303 	umull	r2, r3, r2, r3
 800159c:	095b      	lsrs	r3, r3, #5
 800159e:	461a      	mov	r2, r3
 80015a0:	4b0e      	ldr	r3, [pc, #56]	@ (80015dc <motor_set_ccr+0x58>)
 80015a2:	601a      	str	r2, [r3, #0]
	CCR2 = htim1.Init.Period - CCR1;
 80015a4:	4b0b      	ldr	r3, [pc, #44]	@ (80015d4 <motor_set_ccr+0x50>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	4a0c      	ldr	r2, [pc, #48]	@ (80015dc <motor_set_ccr+0x58>)
 80015aa:	6812      	ldr	r2, [r2, #0]
 80015ac:	1a9b      	subs	r3, r3, r2
 80015ae:	461a      	mov	r2, r3
 80015b0:	4b0b      	ldr	r3, [pc, #44]	@ (80015e0 <motor_set_ccr+0x5c>)
 80015b2:	601a      	str	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, CCR1);
 80015b4:	4b09      	ldr	r3, [pc, #36]	@ (80015dc <motor_set_ccr+0x58>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	4b06      	ldr	r3, [pc, #24]	@ (80015d4 <motor_set_ccr+0x50>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, CCR2);
 80015be:	4b08      	ldr	r3, [pc, #32]	@ (80015e0 <motor_set_ccr+0x5c>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	4b04      	ldr	r3, [pc, #16]	@ (80015d4 <motor_set_ccr+0x50>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	200001a8 	.word	0x200001a8
 80015d8:	51eb851f 	.word	0x51eb851f
 80015dc:	20000368 	.word	0x20000368
 80015e0:	2000036c 	.word	0x2000036c

080015e4 <motor_start>:


void motor_start()
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0

	CCR1 = (htim1.Init.Period * CCR_SPEED_ZERO)/PERCENTAGE_DIVIDER;
 80015e8:	4b17      	ldr	r3, [pc, #92]	@ (8001648 <motor_start+0x64>)
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	2232      	movs	r2, #50	@ 0x32
 80015ee:	fb02 f303 	mul.w	r3, r2, r3
 80015f2:	4a16      	ldr	r2, [pc, #88]	@ (800164c <motor_start+0x68>)
 80015f4:	fba2 2303 	umull	r2, r3, r2, r3
 80015f8:	095b      	lsrs	r3, r3, #5
 80015fa:	461a      	mov	r2, r3
 80015fc:	4b14      	ldr	r3, [pc, #80]	@ (8001650 <motor_start+0x6c>)
 80015fe:	601a      	str	r2, [r3, #0]
	CCR2 = htim1.Init.Period - CCR1;
 8001600:	4b11      	ldr	r3, [pc, #68]	@ (8001648 <motor_start+0x64>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	4a12      	ldr	r2, [pc, #72]	@ (8001650 <motor_start+0x6c>)
 8001606:	6812      	ldr	r2, [r2, #0]
 8001608:	1a9b      	subs	r3, r3, r2
 800160a:	461a      	mov	r2, r3
 800160c:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <motor_start+0x70>)
 800160e:	601a      	str	r2, [r3, #0]

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001610:	2100      	movs	r1, #0
 8001612:	480d      	ldr	r0, [pc, #52]	@ (8001648 <motor_start+0x64>)
 8001614:	f003 fdae 	bl	8005174 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001618:	2104      	movs	r1, #4
 800161a:	480b      	ldr	r0, [pc, #44]	@ (8001648 <motor_start+0x64>)
 800161c:	f003 fdaa 	bl	8005174 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001620:	2100      	movs	r1, #0
 8001622:	4809      	ldr	r0, [pc, #36]	@ (8001648 <motor_start+0x64>)
 8001624:	f004 ff06 	bl	8006434 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001628:	2104      	movs	r1, #4
 800162a:	4807      	ldr	r0, [pc, #28]	@ (8001648 <motor_start+0x64>)
 800162c:	f004 ff02 	bl	8006434 <HAL_TIMEx_PWMN_Start>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, CCR1);
 8001630:	4b07      	ldr	r3, [pc, #28]	@ (8001650 <motor_start+0x6c>)
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	4b04      	ldr	r3, [pc, #16]	@ (8001648 <motor_start+0x64>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, CCR2);
 800163a:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <motor_start+0x70>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	4b02      	ldr	r3, [pc, #8]	@ (8001648 <motor_start+0x64>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001644:	bf00      	nop
 8001646:	bd80      	pop	{r7, pc}
 8001648:	200001a8 	.word	0x200001a8
 800164c:	51eb851f 	.word	0x51eb851f
 8001650:	20000368 	.word	0x20000368
 8001654:	2000036c 	.word	0x2000036c

08001658 <motor_stop>:

void motor_stop()
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800165c:	2100      	movs	r1, #0
 800165e:	4808      	ldr	r0, [pc, #32]	@ (8001680 <motor_stop+0x28>)
 8001660:	f003 fe9a 	bl	8005398 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8001664:	2104      	movs	r1, #4
 8001666:	4806      	ldr	r0, [pc, #24]	@ (8001680 <motor_stop+0x28>)
 8001668:	f003 fe96 	bl	8005398 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 800166c:	2100      	movs	r1, #0
 800166e:	4804      	ldr	r0, [pc, #16]	@ (8001680 <motor_stop+0x28>)
 8001670:	f004 ffa2 	bl	80065b8 <HAL_TIMEx_PWMN_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8001674:	2104      	movs	r1, #4
 8001676:	4802      	ldr	r0, [pc, #8]	@ (8001680 <motor_stop+0x28>)
 8001678:	f004 ff9e 	bl	80065b8 <HAL_TIMEx_PWMN_Stop>
}
 800167c:	bf00      	nop
 800167e:	bd80      	pop	{r7, pc}
 8001680:	200001a8 	.word	0x200001a8

08001684 <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 8001688:	4b04      	ldr	r3, [pc, #16]	@ (800169c <led_init+0x18>)
 800168a:	4a05      	ldr	r2, [pc, #20]	@ (80016a0 <led_init+0x1c>)
 800168c:	4905      	ldr	r1, [pc, #20]	@ (80016a4 <led_init+0x20>)
 800168e:	4806      	ldr	r0, [pc, #24]	@ (80016a8 <led_init+0x24>)
 8001690:	f000 fb00 	bl	8001c94 <shell_add>
 8001694:	4603      	mov	r3, r0
}
 8001696:	4618      	mov	r0, r3
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	080096e8 	.word	0x080096e8
 80016a0:	080016ad 	.word	0x080016ad
 80016a4:	080096f4 	.word	0x080096f4
 80016a8:	20000370 	.word	0x20000370

080016ac <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d014      	beq.n	80016e8 <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80016c4:	4a4b      	ldr	r2, [pc, #300]	@ (80017f4 <led_control+0x148>)
 80016c6:	2140      	movs	r1, #64	@ 0x40
 80016c8:	4618      	mov	r0, r3
 80016ca:	f007 fb4d 	bl	8008d68 <sniprintf>
 80016ce:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80016d6:	68fa      	ldr	r2, [r7, #12]
 80016d8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80016dc:	6979      	ldr	r1, [r7, #20]
 80016de:	b289      	uxth	r1, r1
 80016e0:	4610      	mov	r0, r2
 80016e2:	4798      	blx	r3
		return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e081      	b.n	80017ec <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3304      	adds	r3, #4
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4942      	ldr	r1, [pc, #264]	@ (80017f8 <led_control+0x14c>)
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7fe fd95 	bl	8000220 <strcmp>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d11a      	bne.n	8001732 <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 80016fc:	2201      	movs	r2, #1
 80016fe:	2120      	movs	r1, #32
 8001700:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001704:	f002 fb4c 	bl	8003da0 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800170e:	4a3b      	ldr	r2, [pc, #236]	@ (80017fc <led_control+0x150>)
 8001710:	2140      	movs	r1, #64	@ 0x40
 8001712:	4618      	mov	r0, r3
 8001714:	f007 fb28 	bl	8008d68 <sniprintf>
 8001718:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001720:	68fa      	ldr	r2, [r7, #12]
 8001722:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001726:	6979      	ldr	r1, [r7, #20]
 8001728:	b289      	uxth	r1, r1
 800172a:	4610      	mov	r0, r2
 800172c:	4798      	blx	r3
		return HAL_OK;
 800172e:	2300      	movs	r3, #0
 8001730:	e05c      	b.n	80017ec <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	3304      	adds	r3, #4
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4931      	ldr	r1, [pc, #196]	@ (8001800 <led_control+0x154>)
 800173a:	4618      	mov	r0, r3
 800173c:	f7fe fd70 	bl	8000220 <strcmp>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d11a      	bne.n	800177c <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 8001746:	2200      	movs	r2, #0
 8001748:	2120      	movs	r1, #32
 800174a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800174e:	f002 fb27 	bl	8003da0 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001758:	4a2a      	ldr	r2, [pc, #168]	@ (8001804 <led_control+0x158>)
 800175a:	2140      	movs	r1, #64	@ 0x40
 800175c:	4618      	mov	r0, r3
 800175e:	f007 fb03 	bl	8008d68 <sniprintf>
 8001762:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800176a:	68fa      	ldr	r2, [r7, #12]
 800176c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001770:	6979      	ldr	r1, [r7, #20]
 8001772:	b289      	uxth	r1, r1
 8001774:	4610      	mov	r0, r2
 8001776:	4798      	blx	r3
		return HAL_OK;
 8001778:	2300      	movs	r3, #0
 800177a:	e037      	b.n	80017ec <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	3304      	adds	r3, #4
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4921      	ldr	r1, [pc, #132]	@ (8001808 <led_control+0x15c>)
 8001784:	4618      	mov	r0, r3
 8001786:	f7fe fd4b 	bl	8000220 <strcmp>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d119      	bne.n	80017c4 <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 8001790:	2120      	movs	r1, #32
 8001792:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001796:	f002 fb1b 	bl	8003dd0 <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80017a0:	4a1a      	ldr	r2, [pc, #104]	@ (800180c <led_control+0x160>)
 80017a2:	2140      	movs	r1, #64	@ 0x40
 80017a4:	4618      	mov	r0, r3
 80017a6:	f007 fadf 	bl	8008d68 <sniprintf>
 80017aa:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80017b8:	6979      	ldr	r1, [r7, #20]
 80017ba:	b289      	uxth	r1, r1
 80017bc:	4610      	mov	r0, r2
 80017be:	4798      	blx	r3
		return HAL_OK;
 80017c0:	2300      	movs	r3, #0
 80017c2:	e013      	b.n	80017ec <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80017ca:	4a0a      	ldr	r2, [pc, #40]	@ (80017f4 <led_control+0x148>)
 80017cc:	2140      	movs	r1, #64	@ 0x40
 80017ce:	4618      	mov	r0, r3
 80017d0:	f007 faca 	bl	8008d68 <sniprintf>
 80017d4:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80017dc:	68fa      	ldr	r2, [r7, #12]
 80017de:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80017e2:	6979      	ldr	r1, [r7, #20]
 80017e4:	b289      	uxth	r1, r1
 80017e6:	4610      	mov	r0, r2
 80017e8:	4798      	blx	r3
	return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3718      	adds	r7, #24
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	080096f8 	.word	0x080096f8
 80017f8:	08009720 	.word	0x08009720
 80017fc:	08009724 	.word	0x08009724
 8001800:	08009730 	.word	0x08009730
 8001804:	08009734 	.word	0x08009734
 8001808:	08009740 	.word	0x08009740
 800180c:	08009748 	.word	0x08009748

08001810 <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=') || (c == '_');
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	2b60      	cmp	r3, #96	@ 0x60
 800181e:	d902      	bls.n	8001826 <is_character_valid+0x16>
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	2b7a      	cmp	r3, #122	@ 0x7a
 8001824:	d914      	bls.n	8001850 <is_character_valid+0x40>
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	2b40      	cmp	r3, #64	@ 0x40
 800182a:	d902      	bls.n	8001832 <is_character_valid+0x22>
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	2b5a      	cmp	r3, #90	@ 0x5a
 8001830:	d90e      	bls.n	8001850 <is_character_valid+0x40>
 8001832:	79fb      	ldrb	r3, [r7, #7]
 8001834:	2b2f      	cmp	r3, #47	@ 0x2f
 8001836:	d902      	bls.n	800183e <is_character_valid+0x2e>
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	2b39      	cmp	r3, #57	@ 0x39
 800183c:	d908      	bls.n	8001850 <is_character_valid+0x40>
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	2b20      	cmp	r3, #32
 8001842:	d005      	beq.n	8001850 <is_character_valid+0x40>
 8001844:	79fb      	ldrb	r3, [r7, #7]
 8001846:	2b3d      	cmp	r3, #61	@ 0x3d
 8001848:	d002      	beq.n	8001850 <is_character_valid+0x40>
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	2b5f      	cmp	r3, #95	@ 0x5f
 800184e:	d101      	bne.n	8001854 <is_character_valid+0x44>
 8001850:	2301      	movs	r3, #1
 8001852:	e000      	b.n	8001856 <is_character_valid+0x46>
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <is_string_valid>:

static int is_string_valid(char* str)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b084      	sub	sp, #16
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 800186e:	e018      	b.n	80018a2 <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff ffc9 	bl	8001810 <is_character_valid>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d10b      	bne.n	800189c <is_string_valid+0x3a>
			if(reading_head == 0){
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d101      	bne.n	800188e <is_string_valid+0x2c>
				return 0;
 800188a:	2300      	movs	r3, #0
 800188c:	e010      	b.n	80018b0 <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	4413      	add	r3, r2
 8001894:	2200      	movs	r2, #0
 8001896:	701a      	strb	r2, [r3, #0]
				return 1;
 8001898:	2301      	movs	r3, #1
 800189a:	e009      	b.n	80018b0 <is_string_valid+0x4e>
			}
		}
		reading_head++;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	3301      	adds	r3, #1
 80018a0:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	4413      	add	r3, r2
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1e0      	bne.n	8001870 <is_string_valid+0xe>
	}
	return 1;
 80018ae:	2301      	movs	r3, #1
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 80018b8:	b590      	push	{r4, r7, lr}
 80018ba:	b089      	sub	sp, #36	@ 0x24
 80018bc:	af02      	add	r7, sp, #8
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80018ca:	4a2c      	ldr	r2, [pc, #176]	@ (800197c <sh_help+0xc4>)
 80018cc:	2140      	movs	r1, #64	@ 0x40
 80018ce:	4618      	mov	r0, r3
 80018d0:	f007 fa4a 	bl	8008d68 <sniprintf>
 80018d4:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80018dc:	68fa      	ldr	r2, [r7, #12]
 80018de:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80018e2:	6939      	ldr	r1, [r7, #16]
 80018e4:	b289      	uxth	r1, r1
 80018e6:	4610      	mov	r0, r2
 80018e8:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80018f0:	4a23      	ldr	r2, [pc, #140]	@ (8001980 <sh_help+0xc8>)
 80018f2:	2140      	movs	r1, #64	@ 0x40
 80018f4:	4618      	mov	r0, r3
 80018f6:	f007 fa37 	bl	8008d68 <sniprintf>
 80018fa:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001902:	68fa      	ldr	r2, [r7, #12]
 8001904:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001908:	6939      	ldr	r1, [r7, #16]
 800190a:	b289      	uxth	r1, r1
 800190c:	4610      	mov	r0, r2
 800190e:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 8001910:	2300      	movs	r3, #0
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	e028      	b.n	8001968 <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800191c:	68f9      	ldr	r1, [r7, #12]
 800191e:	697a      	ldr	r2, [r7, #20]
 8001920:	4613      	mov	r3, r2
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4413      	add	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	440b      	add	r3, r1
 800192a:	3304      	adds	r3, #4
 800192c:	681c      	ldr	r4, [r3, #0]
 800192e:	68f9      	ldr	r1, [r7, #12]
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	4613      	mov	r3, r2
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	4413      	add	r3, r2
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	440b      	add	r3, r1
 800193c:	330c      	adds	r3, #12
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	4623      	mov	r3, r4
 8001944:	4a0f      	ldr	r2, [pc, #60]	@ (8001984 <sh_help+0xcc>)
 8001946:	2140      	movs	r1, #64	@ 0x40
 8001948:	f007 fa0e 	bl	8008d68 <sniprintf>
 800194c:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001954:	68fa      	ldr	r2, [r7, #12]
 8001956:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800195a:	6939      	ldr	r1, [r7, #16]
 800195c:	b289      	uxth	r1, r1
 800195e:	4610      	mov	r0, r2
 8001960:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	3301      	adds	r3, #1
 8001966:	617b      	str	r3, [r7, #20]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	429a      	cmp	r2, r3
 8001970:	dbd1      	blt.n	8001916 <sh_help+0x5e>
	}
	return 0;
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	371c      	adds	r7, #28
 8001978:	46bd      	mov	sp, r7
 800197a:	bd90      	pop	{r4, r7, pc}
 800197c:	08009758 	.word	0x08009758
 8001980:	08009770 	.word	0x08009770
 8001984:	0800978c 	.word	0x0800978c

08001988 <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b088      	sub	sp, #32
 800198c:	af02      	add	r7, sp, #8
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]
 8001998:	e01b      	b.n	80019d2 <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	4413      	add	r3, r2
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	4a0d      	ldr	r2, [pc, #52]	@ (80019e4 <sh_test_list+0x5c>)
 80019b0:	2140      	movs	r1, #64	@ 0x40
 80019b2:	f007 f9d9 	bl	8008d68 <sniprintf>
 80019b6:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80019be:	68fa      	ldr	r2, [r7, #12]
 80019c0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80019c4:	6939      	ldr	r1, [r7, #16]
 80019c6:	b289      	uxth	r1, r1
 80019c8:	4610      	mov	r0, r2
 80019ca:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	3301      	adds	r3, #1
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	697a      	ldr	r2, [r7, #20]
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	dbdf      	blt.n	800199a <sh_test_list+0x12>
	}
	return 0;
 80019da:	2300      	movs	r3, #0
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3718      	adds	r7, #24
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	08009798 	.word	0x08009798

080019e8 <sh_set_ccr>:




static int sh_set_ccr(h_shell_t* h_shell, int argc, char** argv)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b088      	sub	sp, #32
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
    // Check if there is an argument passed after "SET_CCR"
    if (argc != 2)
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d015      	beq.n	8001a26 <sh_set_ccr+0x3e>
    {
        int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Two arguments are needed!\r\n");
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001a00:	4a33      	ldr	r2, [pc, #204]	@ (8001ad0 <sh_set_ccr+0xe8>)
 8001a02:	2140      	movs	r1, #64	@ 0x40
 8001a04:	4618      	mov	r0, r3
 8001a06:	f007 f9af 	bl	8008d68 <sniprintf>
 8001a0a:	6138      	str	r0, [r7, #16]
        h_shell->drv.transmit(h_shell->print_buffer, size);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001a12:	68fa      	ldr	r2, [r7, #12]
 8001a14:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001a18:	6939      	ldr	r1, [r7, #16]
 8001a1a:	b289      	uxth	r1, r1
 8001a1c:	4610      	mov	r0, r2
 8001a1e:	4798      	blx	r3
        return -1;
 8001a20:	f04f 33ff 	mov.w	r3, #4294967295
 8001a24:	e04f      	b.n	8001ac6 <sh_set_ccr+0xde>
    }

    // Parse the argument as an integer (alpha)
    int alpha = atoi(argv[1]);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	3304      	adds	r3, #4
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f007 f913 	bl	8008c58 <atoi>
 8001a32:	61f8      	str	r0, [r7, #28]

    if( (alpha >= 0) && (alpha <= 100))
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	db06      	blt.n	8001a48 <sh_set_ccr+0x60>
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	2b64      	cmp	r3, #100	@ 0x64
 8001a3e:	dc03      	bgt.n	8001a48 <sh_set_ccr+0x60>
    {
    	// Call the function with the selected alpha
		motor_set_ccr(alpha);
 8001a40:	69f8      	ldr	r0, [r7, #28]
 8001a42:	f7ff fd9f 	bl	8001584 <motor_set_ccr>
 8001a46:	e02a      	b.n	8001a9e <sh_set_ccr+0xb6>
    }
    else
    {
    	int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Alpha value greater than 100\r\n");
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001a4e:	4a21      	ldr	r2, [pc, #132]	@ (8001ad4 <sh_set_ccr+0xec>)
 8001a50:	2140      	movs	r1, #64	@ 0x40
 8001a52:	4618      	mov	r0, r3
 8001a54:	f007 f988 	bl	8008d68 <sniprintf>
 8001a58:	61b8      	str	r0, [r7, #24]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001a60:	68fa      	ldr	r2, [r7, #12]
 8001a62:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001a66:	69b9      	ldr	r1, [r7, #24]
 8001a68:	b289      	uxth	r1, r1
 8001a6a:	4610      	mov	r0, r2
 8001a6c:	4798      	blx	r3
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Alpha value set to 100.\r\n");
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001a74:	4a18      	ldr	r2, [pc, #96]	@ (8001ad8 <sh_set_ccr+0xf0>)
 8001a76:	2140      	movs	r1, #64	@ 0x40
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f007 f975 	bl	8008d68 <sniprintf>
 8001a7e:	61b8      	str	r0, [r7, #24]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001a86:	68fa      	ldr	r2, [r7, #12]
 8001a88:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001a8c:	69b9      	ldr	r1, [r7, #24]
 8001a8e:	b289      	uxth	r1, r1
 8001a90:	4610      	mov	r0, r2
 8001a92:	4798      	blx	r3
		alpha = MAX_ALPHA_VALUE;
 8001a94:	2364      	movs	r3, #100	@ 0x64
 8001a96:	61fb      	str	r3, [r7, #28]
		motor_set_ccr(alpha);
 8001a98:	69f8      	ldr	r0, [r7, #28]
 8001a9a:	f7ff fd73 	bl	8001584 <motor_set_ccr>
    }

    // Respond with a confirmation
    int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "CCR Motor initialized with alpha: %d\r\n", alpha);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	4a0d      	ldr	r2, [pc, #52]	@ (8001adc <sh_set_ccr+0xf4>)
 8001aa8:	2140      	movs	r1, #64	@ 0x40
 8001aaa:	f007 f95d 	bl	8008d68 <sniprintf>
 8001aae:	6178      	str	r0, [r7, #20]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001ab6:	68fa      	ldr	r2, [r7, #12]
 8001ab8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001abc:	6979      	ldr	r1, [r7, #20]
 8001abe:	b289      	uxth	r1, r1
 8001ac0:	4610      	mov	r0, r2
 8001ac2:	4798      	blx	r3

    return 0;
 8001ac4:	2300      	movs	r3, #0
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3720      	adds	r7, #32
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	080097a8 	.word	0x080097a8
 8001ad4:	080097c4 	.word	0x080097c4
 8001ad8:	080097e4 	.word	0x080097e4
 8001adc:	08009800 	.word	0x08009800

08001ae0 <sh_start>:



static int sh_start(h_shell_t* h_shell, int argc, char** argv)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
    motor_start();
 8001aec:	f7ff fd7a 	bl	80015e4 <motor_start>

    // Respond with a confirmation
    int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Motor start command executed!\r\n");
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001af6:	4a0a      	ldr	r2, [pc, #40]	@ (8001b20 <sh_start+0x40>)
 8001af8:	2140      	movs	r1, #64	@ 0x40
 8001afa:	4618      	mov	r0, r3
 8001afc:	f007 f934 	bl	8008d68 <sniprintf>
 8001b00:	6178      	str	r0, [r7, #20]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001b08:	68fa      	ldr	r2, [r7, #12]
 8001b0a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001b0e:	6979      	ldr	r1, [r7, #20]
 8001b10:	b289      	uxth	r1, r1
 8001b12:	4610      	mov	r0, r2
 8001b14:	4798      	blx	r3

    return 0;
 8001b16:	2300      	movs	r3, #0
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	08009828 	.word	0x08009828

08001b24 <sh_stop>:


static int sh_stop(h_shell_t* h_shell, int argc, char** argv)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]

    motor_stop();
 8001b30:	f7ff fd92 	bl	8001658 <motor_stop>

    // Respond with a confirmation
    int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Motor stop command executed!\r\n");
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b64 <sh_stop+0x40>)
 8001b3c:	2140      	movs	r1, #64	@ 0x40
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f007 f912 	bl	8008d68 <sniprintf>
 8001b44:	6178      	str	r0, [r7, #20]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001b52:	6979      	ldr	r1, [r7, #20]
 8001b54:	b289      	uxth	r1, r1
 8001b56:	4610      	mov	r0, r2
 8001b58:	4798      	blx	r3

    return 0;
 8001b5a:	2300      	movs	r3, #0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3718      	adds	r7, #24
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	08009848 	.word	0x08009848

08001b68 <sh_start_adc>:


static int sh_start_adc(h_shell_t* h_shell, int argc, char** argv)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
    uint32_t data = start_adc();
 8001b74:	f7fe fd4a 	bl	800060c <start_adc>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	617b      	str	r3, [r7, #20]

    // Respond with a confirmation
    int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "ADC Value: %u\r\n", data);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	4a09      	ldr	r2, [pc, #36]	@ (8001bac <sh_start_adc+0x44>)
 8001b86:	2140      	movs	r1, #64	@ 0x40
 8001b88:	f007 f8ee 	bl	8008d68 <sniprintf>
 8001b8c:	6138      	str	r0, [r7, #16]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001b94:	68fa      	ldr	r2, [r7, #12]
 8001b96:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001b9a:	6939      	ldr	r1, [r7, #16]
 8001b9c:	b289      	uxth	r1, r1
 8001b9e:	4610      	mov	r0, r2
 8001ba0:	4798      	blx	r3

    return 0;
 8001ba2:	2300      	movs	r3, #0
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	08009868 	.word	0x08009868

08001bb0 <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
	int size = 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001bc8:	4a1e      	ldr	r2, [pc, #120]	@ (8001c44 <shell_init+0x94>)
 8001bca:	2140      	movs	r1, #64	@ 0x40
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f007 f8cb 	bl	8008d68 <sniprintf>
 8001bd2:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001be0:	68f9      	ldr	r1, [r7, #12]
 8001be2:	b289      	uxth	r1, r1
 8001be4:	4610      	mov	r0, r2
 8001be6:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001bee:	210d      	movs	r1, #13
 8001bf0:	4815      	ldr	r0, [pc, #84]	@ (8001c48 <shell_init+0x98>)
 8001bf2:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 8001bf4:	4b15      	ldr	r3, [pc, #84]	@ (8001c4c <shell_init+0x9c>)
 8001bf6:	4a16      	ldr	r2, [pc, #88]	@ (8001c50 <shell_init+0xa0>)
 8001bf8:	4916      	ldr	r1, [pc, #88]	@ (8001c54 <shell_init+0xa4>)
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f000 f84a 	bl	8001c94 <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 8001c00:	4b15      	ldr	r3, [pc, #84]	@ (8001c58 <shell_init+0xa8>)
 8001c02:	4a16      	ldr	r2, [pc, #88]	@ (8001c5c <shell_init+0xac>)
 8001c04:	4916      	ldr	r1, [pc, #88]	@ (8001c60 <shell_init+0xb0>)
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f000 f844 	bl	8001c94 <shell_add>
	shell_add(h_shell, "SET_CCR", sh_set_ccr, "Set CCR motor. Value between 0 and 100.");
 8001c0c:	4b15      	ldr	r3, [pc, #84]	@ (8001c64 <shell_init+0xb4>)
 8001c0e:	4a16      	ldr	r2, [pc, #88]	@ (8001c68 <shell_init+0xb8>)
 8001c10:	4916      	ldr	r1, [pc, #88]	@ (8001c6c <shell_init+0xbc>)
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f000 f83e 	bl	8001c94 <shell_add>
	shell_add(h_shell, "start", sh_start, "Start motor");
 8001c18:	4b15      	ldr	r3, [pc, #84]	@ (8001c70 <shell_init+0xc0>)
 8001c1a:	4a16      	ldr	r2, [pc, #88]	@ (8001c74 <shell_init+0xc4>)
 8001c1c:	4916      	ldr	r1, [pc, #88]	@ (8001c78 <shell_init+0xc8>)
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f000 f838 	bl	8001c94 <shell_add>
	shell_add(h_shell, "stop", sh_stop, "Stop motor");
 8001c24:	4b15      	ldr	r3, [pc, #84]	@ (8001c7c <shell_init+0xcc>)
 8001c26:	4a16      	ldr	r2, [pc, #88]	@ (8001c80 <shell_init+0xd0>)
 8001c28:	4916      	ldr	r1, [pc, #88]	@ (8001c84 <shell_init+0xd4>)
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f000 f832 	bl	8001c94 <shell_add>
	shell_add(h_shell, "adcValue", sh_start_adc, "ADC Value:");
 8001c30:	4b15      	ldr	r3, [pc, #84]	@ (8001c88 <shell_init+0xd8>)
 8001c32:	4a16      	ldr	r2, [pc, #88]	@ (8001c8c <shell_init+0xdc>)
 8001c34:	4916      	ldr	r1, [pc, #88]	@ (8001c90 <shell_init+0xe0>)
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f82c 	bl	8001c94 <shell_add>
}
 8001c3c:	bf00      	nop
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	08009878 	.word	0x08009878
 8001c48:	080098ac 	.word	0x080098ac
 8001c4c:	080098bc 	.word	0x080098bc
 8001c50:	080018b9 	.word	0x080018b9
 8001c54:	080098c4 	.word	0x080098c4
 8001c58:	080098cc 	.word	0x080098cc
 8001c5c:	08001989 	.word	0x08001989
 8001c60:	080098d8 	.word	0x080098d8
 8001c64:	080098e0 	.word	0x080098e0
 8001c68:	080019e9 	.word	0x080019e9
 8001c6c:	08009908 	.word	0x08009908
 8001c70:	08009910 	.word	0x08009910
 8001c74:	08001ae1 	.word	0x08001ae1
 8001c78:	0800991c 	.word	0x0800991c
 8001c7c:	08009924 	.word	0x08009924
 8001c80:	08001b25 	.word	0x08001b25
 8001c84:	08009930 	.word	0x08009930
 8001c88:	08009938 	.word	0x08009938
 8001c8c:	08001b69 	.word	0x08001b69
 8001c90:	08009944 	.word	0x08009944

08001c94 <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	607a      	str	r2, [r7, #4]
 8001ca0:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 8001ca2:	68b8      	ldr	r0, [r7, #8]
 8001ca4:	f7ff fddd 	bl	8001862 <is_string_valid>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d02b      	beq.n	8001d06 <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cb4:	dc27      	bgt.n	8001d06 <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	68f9      	ldr	r1, [r7, #12]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	4413      	add	r3, r2
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	440b      	add	r3, r1
 8001cc6:	3304      	adds	r3, #4
 8001cc8:	68ba      	ldr	r2, [r7, #8]
 8001cca:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	68f9      	ldr	r1, [r7, #12]
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	4413      	add	r3, r2
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	440b      	add	r3, r1
 8001cdc:	3308      	adds	r3, #8
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	68f9      	ldr	r1, [r7, #12]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	4413      	add	r3, r2
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	440b      	add	r3, r1
 8001cf2:	330c      	adds	r3, #12
 8001cf4:	683a      	ldr	r2, [r7, #0]
 8001cf6:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	1c5a      	adds	r2, r3, #1
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	601a      	str	r2, [r3, #0]
			return 0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	e001      	b.n	8001d0a <shell_add+0x76>
		}
	}
	return -1;
 8001d06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
	...

08001d14 <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08e      	sub	sp, #56	@ 0x38
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d2a:	e013      	b.n	8001d54 <shell_exec+0x40>
	{
		if (*p == ' ')
 8001d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	2b20      	cmp	r3, #32
 8001d32:	d10c      	bne.n	8001d4e <shell_exec+0x3a>
		{
			*p = '\0';
 8001d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d36:	2200      	movs	r2, #0
 8001d38:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 8001d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d3c:	1c5a      	adds	r2, r3, #1
 8001d3e:	633a      	str	r2, [r7, #48]	@ 0x30
 8001d40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d42:	3201      	adds	r2, #1
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	3338      	adds	r3, #56	@ 0x38
 8001d48:	443b      	add	r3, r7
 8001d4a:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8001d4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d50:	3301      	adds	r3, #1
 8001d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d002      	beq.n	8001d62 <shell_exec+0x4e>
 8001d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d5e:	2b07      	cmp	r3, #7
 8001d60:	dde4      	ble.n	8001d2c <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 8001d62:	2300      	movs	r3, #0
 8001d64:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d66:	e023      	b.n	8001db0 <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 8001d68:	6879      	ldr	r1, [r7, #4]
 8001d6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	4413      	add	r3, r2
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	440b      	add	r3, r1
 8001d76:	3304      	adds	r3, #4
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68ba      	ldr	r2, [r7, #8]
 8001d7c:	4611      	mov	r1, r2
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7fe fa4e 	bl	8000220 <strcmp>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d10f      	bne.n	8001daa <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d8e:	4613      	mov	r3, r2
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	4413      	add	r3, r2
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	440b      	add	r3, r1
 8001d98:	3308      	adds	r3, #8
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f107 0208 	add.w	r2, r7, #8
 8001da0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	4798      	blx	r3
 8001da6:	4603      	mov	r3, r0
 8001da8:	e01c      	b.n	8001de4 <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 8001daa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dac:	3301      	adds	r3, #1
 8001dae:	637b      	str	r3, [r7, #52]	@ 0x34
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001db6:	429a      	cmp	r2, r3
 8001db8:	dbd6      	blt.n	8001d68 <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8001dec <shell_exec+0xd8>)
 8001dc4:	2140      	movs	r1, #64	@ 0x40
 8001dc6:	f006 ffcf 	bl	8008d68 <sniprintf>
 8001dca:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001dd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001dda:	b289      	uxth	r1, r1
 8001ddc:	4610      	mov	r0, r2
 8001dde:	4798      	blx	r3
	return -1;
 8001de0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3738      	adds	r7, #56	@ 0x38
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	08009950 	.word	0x08009950

08001df0 <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8001dfe:	f107 020b 	add.w	r2, r7, #11
 8001e02:	2101      	movs	r1, #1
 8001e04:	4610      	mov	r0, r2
 8001e06:	4798      	blx	r3

	switch(c)
 8001e08:	7afb      	ldrb	r3, [r7, #11]
 8001e0a:	2b08      	cmp	r3, #8
 8001e0c:	d02f      	beq.n	8001e6e <shell_run+0x7e>
 8001e0e:	2b0d      	cmp	r3, #13
 8001e10:	d144      	bne.n	8001e9c <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001e18:	4a33      	ldr	r2, [pc, #204]	@ (8001ee8 <shell_run+0xf8>)
 8001e1a:	2140      	movs	r1, #64	@ 0x40
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f006 ffa3 	bl	8008d68 <sniprintf>
 8001e22:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001e30:	68f9      	ldr	r1, [r7, #12]
 8001e32:	b289      	uxth	r1, r1
 8001e34:	4610      	mov	r0, r2
 8001e36:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 8001e38:	4b2c      	ldr	r3, [pc, #176]	@ (8001eec <shell_run+0xfc>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	1c5a      	adds	r2, r3, #1
 8001e3e:	492b      	ldr	r1, [pc, #172]	@ (8001eec <shell_run+0xfc>)
 8001e40:	600a      	str	r2, [r1, #0]
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	4413      	add	r3, r2
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 8001e4c:	4b27      	ldr	r3, [pc, #156]	@ (8001eec <shell_run+0xfc>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8001e58:	4619      	mov	r1, r3
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff ff5a 	bl	8001d14 <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001e66:	210d      	movs	r1, #13
 8001e68:	4821      	ldr	r0, [pc, #132]	@ (8001ef0 <shell_run+0x100>)
 8001e6a:	4798      	blx	r3
		break;
 8001e6c:	e036      	b.n	8001edc <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 8001e6e:	4b1f      	ldr	r3, [pc, #124]	@ (8001eec <shell_run+0xfc>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	dd31      	ble.n	8001eda <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 8001e76:	4b1d      	ldr	r3, [pc, #116]	@ (8001eec <shell_run+0xfc>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 8001e84:	4b19      	ldr	r3, [pc, #100]	@ (8001eec <shell_run+0xfc>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	3b01      	subs	r3, #1
 8001e8a:	4a18      	ldr	r2, [pc, #96]	@ (8001eec <shell_run+0xfc>)
 8001e8c:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001e94:	2103      	movs	r1, #3
 8001e96:	4817      	ldr	r0, [pc, #92]	@ (8001ef4 <shell_run+0x104>)
 8001e98:	4798      	blx	r3
		}
		break;
 8001e9a:	e01e      	b.n	8001eda <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 8001e9c:	4b13      	ldr	r3, [pc, #76]	@ (8001eec <shell_run+0xfc>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ea2:	dc1b      	bgt.n	8001edc <shell_run+0xec>
		{
			if (is_character_valid(c))
 8001ea4:	7afb      	ldrb	r3, [r7, #11]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff fcb2 	bl	8001810 <is_character_valid>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d014      	beq.n	8001edc <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001eb8:	f107 020b 	add.w	r2, r7, #11
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	4610      	mov	r0, r2
 8001ec0:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 8001ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8001eec <shell_run+0xfc>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	1c5a      	adds	r2, r3, #1
 8001ec8:	4908      	ldr	r1, [pc, #32]	@ (8001eec <shell_run+0xfc>)
 8001eca:	600a      	str	r2, [r1, #0]
 8001ecc:	7af9      	ldrb	r1, [r7, #11]
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	460a      	mov	r2, r1
 8001ed4:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8001ed8:	e000      	b.n	8001edc <shell_run+0xec>
		break;
 8001eda:	bf00      	nop
			}
		}
	}
	return 0;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	08009968 	.word	0x08009968
 8001eec:	200006fc 	.word	0x200006fc
 8001ef0:	080098ac 	.word	0x080098ac
 8001ef4:	0800996c 	.word	0x0800996c

08001ef8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ef8:	480d      	ldr	r0, [pc, #52]	@ (8001f30 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001efa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001efc:	f7fe fffe 	bl	8000efc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f00:	480c      	ldr	r0, [pc, #48]	@ (8001f34 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f02:	490d      	ldr	r1, [pc, #52]	@ (8001f38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f04:	4a0d      	ldr	r2, [pc, #52]	@ (8001f3c <LoopForever+0xe>)
  movs r3, #0
 8001f06:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001f08:	e002      	b.n	8001f10 <LoopCopyDataInit>

08001f0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f0e:	3304      	adds	r3, #4

08001f10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f14:	d3f9      	bcc.n	8001f0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f16:	4a0a      	ldr	r2, [pc, #40]	@ (8001f40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f18:	4c0a      	ldr	r4, [pc, #40]	@ (8001f44 <LoopForever+0x16>)
  movs r3, #0
 8001f1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f1c:	e001      	b.n	8001f22 <LoopFillZerobss>

08001f1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f20:	3204      	adds	r2, #4

08001f22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f24:	d3fb      	bcc.n	8001f1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f26:	f006 ff63 	bl	8008df0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f2a:	f7fe fe5b 	bl	8000be4 <main>

08001f2e <LoopForever>:

LoopForever:
    b LoopForever
 8001f2e:	e7fe      	b.n	8001f2e <LoopForever>
  ldr   r0, =_estack
 8001f30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f38:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001f3c:	08009af4 	.word	0x08009af4
  ldr r2, =_sbss
 8001f40:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001f44:	2000084c 	.word	0x2000084c

08001f48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f48:	e7fe      	b.n	8001f48 <ADC1_2_IRQHandler>

08001f4a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b082      	sub	sp, #8
 8001f4e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f50:	2300      	movs	r3, #0
 8001f52:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f54:	2003      	movs	r0, #3
 8001f56:	f001 fcae 	bl	80038b6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f5a:	200f      	movs	r0, #15
 8001f5c:	f7fe fee0 	bl	8000d20 <HAL_InitTick>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d002      	beq.n	8001f6c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	71fb      	strb	r3, [r7, #7]
 8001f6a:	e001      	b.n	8001f70 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f6c:	f7fe feb4 	bl	8000cd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f70:	79fb      	ldrb	r3, [r7, #7]

}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
	...

08001f7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f80:	4b05      	ldr	r3, [pc, #20]	@ (8001f98 <HAL_IncTick+0x1c>)
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	4b05      	ldr	r3, [pc, #20]	@ (8001f9c <HAL_IncTick+0x20>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4413      	add	r3, r2
 8001f8a:	4a03      	ldr	r2, [pc, #12]	@ (8001f98 <HAL_IncTick+0x1c>)
 8001f8c:	6013      	str	r3, [r2, #0]
}
 8001f8e:	bf00      	nop
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	20000700 	.word	0x20000700
 8001f9c:	20000008 	.word	0x20000008

08001fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa4:	4b03      	ldr	r3, [pc, #12]	@ (8001fb4 <HAL_GetTick+0x14>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	20000700 	.word	0x20000700

08001fb8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	431a      	orrs	r2, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b083      	sub	sp, #12
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
 8001fe6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	609a      	str	r2, [r3, #8]
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002020:	b480      	push	{r7}
 8002022:	b087      	sub	sp, #28
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
 800202c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	3360      	adds	r3, #96	@ 0x60
 8002032:	461a      	mov	r2, r3
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	4b08      	ldr	r3, [pc, #32]	@ (8002064 <LL_ADC_SetOffset+0x44>)
 8002042:	4013      	ands	r3, r2
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	4313      	orrs	r3, r2
 8002050:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002058:	bf00      	nop
 800205a:	371c      	adds	r7, #28
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	03fff000 	.word	0x03fff000

08002068 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	3360      	adds	r3, #96	@ 0x60
 8002076:	461a      	mov	r2, r3
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4413      	add	r3, r2
 800207e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002088:	4618      	mov	r0, r3
 800208a:	3714      	adds	r7, #20
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002094:	b480      	push	{r7}
 8002096:	b087      	sub	sp, #28
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	3360      	adds	r3, #96	@ 0x60
 80020a4:	461a      	mov	r2, r3
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	431a      	orrs	r2, r3
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80020be:	bf00      	nop
 80020c0:	371c      	adds	r7, #28
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b087      	sub	sp, #28
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	60f8      	str	r0, [r7, #12]
 80020d2:	60b9      	str	r1, [r7, #8]
 80020d4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	3360      	adds	r3, #96	@ 0x60
 80020da:	461a      	mov	r2, r3
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	431a      	orrs	r2, r3
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80020f4:	bf00      	nop
 80020f6:	371c      	adds	r7, #28
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002100:	b480      	push	{r7}
 8002102:	b087      	sub	sp, #28
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	3360      	adds	r3, #96	@ 0x60
 8002110:	461a      	mov	r2, r3
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4413      	add	r3, r2
 8002118:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	431a      	orrs	r2, r3
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800212a:	bf00      	nop
 800212c:	371c      	adds	r7, #28
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
 800213e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	695b      	ldr	r3, [r3, #20]
 8002144:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	431a      	orrs	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	615a      	str	r2, [r3, #20]
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800215c:	b480      	push	{r7}
 800215e:	b087      	sub	sp, #28
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	3330      	adds	r3, #48	@ 0x30
 800216c:	461a      	mov	r2, r3
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	0a1b      	lsrs	r3, r3, #8
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	f003 030c 	and.w	r3, r3, #12
 8002178:	4413      	add	r3, r2
 800217a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	f003 031f 	and.w	r3, r3, #31
 8002186:	211f      	movs	r1, #31
 8002188:	fa01 f303 	lsl.w	r3, r1, r3
 800218c:	43db      	mvns	r3, r3
 800218e:	401a      	ands	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	0e9b      	lsrs	r3, r3, #26
 8002194:	f003 011f 	and.w	r1, r3, #31
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	f003 031f 	and.w	r3, r3, #31
 800219e:	fa01 f303 	lsl.w	r3, r1, r3
 80021a2:	431a      	orrs	r2, r3
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021a8:	bf00      	nop
 80021aa:	371c      	adds	r7, #28
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b087      	sub	sp, #28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	3314      	adds	r3, #20
 80021c4:	461a      	mov	r2, r3
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	0e5b      	lsrs	r3, r3, #25
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	f003 0304 	and.w	r3, r3, #4
 80021d0:	4413      	add	r3, r2
 80021d2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	0d1b      	lsrs	r3, r3, #20
 80021dc:	f003 031f 	and.w	r3, r3, #31
 80021e0:	2107      	movs	r1, #7
 80021e2:	fa01 f303 	lsl.w	r3, r1, r3
 80021e6:	43db      	mvns	r3, r3
 80021e8:	401a      	ands	r2, r3
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	0d1b      	lsrs	r3, r3, #20
 80021ee:	f003 031f 	and.w	r3, r3, #31
 80021f2:	6879      	ldr	r1, [r7, #4]
 80021f4:	fa01 f303 	lsl.w	r3, r1, r3
 80021f8:	431a      	orrs	r2, r3
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021fe:	bf00      	nop
 8002200:	371c      	adds	r7, #28
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
	...

0800220c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002224:	43db      	mvns	r3, r3
 8002226:	401a      	ands	r2, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f003 0318 	and.w	r3, r3, #24
 800222e:	4908      	ldr	r1, [pc, #32]	@ (8002250 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002230:	40d9      	lsrs	r1, r3
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	400b      	ands	r3, r1
 8002236:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800223a:	431a      	orrs	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002242:	bf00      	nop
 8002244:	3714      	adds	r7, #20
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	0007ffff 	.word	0x0007ffff

08002254 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 031f 	and.w	r3, r3, #31
}
 8002264:	4618      	mov	r0, r3
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002280:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	6093      	str	r3, [r2, #8]
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80022a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80022a8:	d101      	bne.n	80022ae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80022aa:	2301      	movs	r3, #1
 80022ac:	e000      	b.n	80022b0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80022ae:	2300      	movs	r3, #0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80022cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022d0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80022d8:	bf00      	nop
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80022f8:	d101      	bne.n	80022fe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80022fa:	2301      	movs	r3, #1
 80022fc:	e000      	b.n	8002300 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80022fe:	2300      	movs	r3, #0
}
 8002300:	4618      	mov	r0, r3
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800231c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002320:	f043 0201 	orr.w	r2, r3, #1
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002344:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002348:	f043 0202 	orr.w	r2, r3, #2
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002350:	bf00      	nop
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	2b01      	cmp	r3, #1
 800236e:	d101      	bne.n	8002374 <LL_ADC_IsEnabled+0x18>
 8002370:	2301      	movs	r3, #1
 8002372:	e000      	b.n	8002376 <LL_ADC_IsEnabled+0x1a>
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002382:	b480      	push	{r7}
 8002384:	b083      	sub	sp, #12
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b02      	cmp	r3, #2
 8002394:	d101      	bne.n	800239a <LL_ADC_IsDisableOngoing+0x18>
 8002396:	2301      	movs	r3, #1
 8002398:	e000      	b.n	800239c <LL_ADC_IsDisableOngoing+0x1a>
 800239a:	2300      	movs	r3, #0
}
 800239c:	4618      	mov	r0, r3
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023bc:	f043 0204 	orr.w	r2, r3, #4
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80023c4:	bf00      	nop
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr

080023d0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	2b04      	cmp	r3, #4
 80023e2:	d101      	bne.n	80023e8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80023e4:	2301      	movs	r3, #1
 80023e6:	e000      	b.n	80023ea <LL_ADC_REG_IsConversionOngoing+0x1a>
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023f6:	b480      	push	{r7}
 80023f8:	b083      	sub	sp, #12
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f003 0308 	and.w	r3, r3, #8
 8002406:	2b08      	cmp	r3, #8
 8002408:	d101      	bne.n	800240e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800240a:	2301      	movs	r3, #1
 800240c:	e000      	b.n	8002410 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800241c:	b590      	push	{r4, r7, lr}
 800241e:	b089      	sub	sp, #36	@ 0x24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002424:	2300      	movs	r3, #0
 8002426:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002428:	2300      	movs	r3, #0
 800242a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e1a9      	b.n	800278a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	695b      	ldr	r3, [r3, #20]
 800243a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002440:	2b00      	cmp	r3, #0
 8002442:	d109      	bne.n	8002458 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f7fe f9d1 	bl	80007ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff ff19 	bl	8002294 <LL_ADC_IsDeepPowerDownEnabled>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d004      	beq.n	8002472 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff feff 	bl	8002270 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff ff34 	bl	80022e4 <LL_ADC_IsInternalRegulatorEnabled>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d115      	bne.n	80024ae <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff ff18 	bl	80022bc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800248c:	4b9c      	ldr	r3, [pc, #624]	@ (8002700 <HAL_ADC_Init+0x2e4>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	099b      	lsrs	r3, r3, #6
 8002492:	4a9c      	ldr	r2, [pc, #624]	@ (8002704 <HAL_ADC_Init+0x2e8>)
 8002494:	fba2 2303 	umull	r2, r3, r2, r3
 8002498:	099b      	lsrs	r3, r3, #6
 800249a:	3301      	adds	r3, #1
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80024a0:	e002      	b.n	80024a8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	3b01      	subs	r3, #1
 80024a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f9      	bne.n	80024a2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f7ff ff16 	bl	80022e4 <LL_ADC_IsInternalRegulatorEnabled>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d10d      	bne.n	80024da <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024c2:	f043 0210 	orr.w	r2, r3, #16
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024ce:	f043 0201 	orr.w	r2, r3, #1
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff ff76 	bl	80023d0 <LL_ADC_REG_IsConversionOngoing>
 80024e4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ea:	f003 0310 	and.w	r3, r3, #16
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f040 8142 	bne.w	8002778 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f040 813e 	bne.w	8002778 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002500:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002504:	f043 0202 	orr.w	r2, r3, #2
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff ff23 	bl	800235c <LL_ADC_IsEnabled>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d141      	bne.n	80025a0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002524:	d004      	beq.n	8002530 <HAL_ADC_Init+0x114>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a77      	ldr	r2, [pc, #476]	@ (8002708 <HAL_ADC_Init+0x2ec>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d10f      	bne.n	8002550 <HAL_ADC_Init+0x134>
 8002530:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002534:	f7ff ff12 	bl	800235c <LL_ADC_IsEnabled>
 8002538:	4604      	mov	r4, r0
 800253a:	4873      	ldr	r0, [pc, #460]	@ (8002708 <HAL_ADC_Init+0x2ec>)
 800253c:	f7ff ff0e 	bl	800235c <LL_ADC_IsEnabled>
 8002540:	4603      	mov	r3, r0
 8002542:	4323      	orrs	r3, r4
 8002544:	2b00      	cmp	r3, #0
 8002546:	bf0c      	ite	eq
 8002548:	2301      	moveq	r3, #1
 800254a:	2300      	movne	r3, #0
 800254c:	b2db      	uxtb	r3, r3
 800254e:	e012      	b.n	8002576 <HAL_ADC_Init+0x15a>
 8002550:	486e      	ldr	r0, [pc, #440]	@ (800270c <HAL_ADC_Init+0x2f0>)
 8002552:	f7ff ff03 	bl	800235c <LL_ADC_IsEnabled>
 8002556:	4604      	mov	r4, r0
 8002558:	486d      	ldr	r0, [pc, #436]	@ (8002710 <HAL_ADC_Init+0x2f4>)
 800255a:	f7ff feff 	bl	800235c <LL_ADC_IsEnabled>
 800255e:	4603      	mov	r3, r0
 8002560:	431c      	orrs	r4, r3
 8002562:	486c      	ldr	r0, [pc, #432]	@ (8002714 <HAL_ADC_Init+0x2f8>)
 8002564:	f7ff fefa 	bl	800235c <LL_ADC_IsEnabled>
 8002568:	4603      	mov	r3, r0
 800256a:	4323      	orrs	r3, r4
 800256c:	2b00      	cmp	r3, #0
 800256e:	bf0c      	ite	eq
 8002570:	2301      	moveq	r3, #1
 8002572:	2300      	movne	r3, #0
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d012      	beq.n	80025a0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002582:	d004      	beq.n	800258e <HAL_ADC_Init+0x172>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a5f      	ldr	r2, [pc, #380]	@ (8002708 <HAL_ADC_Init+0x2ec>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d101      	bne.n	8002592 <HAL_ADC_Init+0x176>
 800258e:	4a62      	ldr	r2, [pc, #392]	@ (8002718 <HAL_ADC_Init+0x2fc>)
 8002590:	e000      	b.n	8002594 <HAL_ADC_Init+0x178>
 8002592:	4a62      	ldr	r2, [pc, #392]	@ (800271c <HAL_ADC_Init+0x300>)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	4619      	mov	r1, r3
 800259a:	4610      	mov	r0, r2
 800259c:	f7ff fd0c 	bl	8001fb8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	7f5b      	ldrb	r3, [r3, #29]
 80025a4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025aa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80025b0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80025b6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80025be:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025c0:	4313      	orrs	r3, r2
 80025c2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d106      	bne.n	80025dc <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d2:	3b01      	subs	r3, #1
 80025d4:	045b      	lsls	r3, r3, #17
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	4313      	orrs	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d009      	beq.n	80025f8 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80025f2:	69ba      	ldr	r2, [r7, #24]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	68da      	ldr	r2, [r3, #12]
 80025fe:	4b48      	ldr	r3, [pc, #288]	@ (8002720 <HAL_ADC_Init+0x304>)
 8002600:	4013      	ands	r3, r2
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	6812      	ldr	r2, [r2, #0]
 8002606:	69b9      	ldr	r1, [r7, #24]
 8002608:	430b      	orrs	r3, r1
 800260a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff fee5 	bl	80023f6 <LL_ADC_INJ_IsConversionOngoing>
 800262c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d17f      	bne.n	8002734 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d17c      	bne.n	8002734 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800263e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002646:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002648:	4313      	orrs	r3, r2
 800264a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002656:	f023 0302 	bic.w	r3, r3, #2
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	6812      	ldr	r2, [r2, #0]
 800265e:	69b9      	ldr	r1, [r7, #24]
 8002660:	430b      	orrs	r3, r1
 8002662:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	691b      	ldr	r3, [r3, #16]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d017      	beq.n	800269c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	691a      	ldr	r2, [r3, #16]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800267a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002684:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002688:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	6911      	ldr	r1, [r2, #16]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	430b      	orrs	r3, r1
 8002696:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800269a:	e013      	b.n	80026c4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	691a      	ldr	r2, [r3, #16]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80026aa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	6812      	ldr	r2, [r2, #0]
 80026b8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80026bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026c0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d12a      	bne.n	8002724 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80026d8:	f023 0304 	bic.w	r3, r3, #4
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80026e4:	4311      	orrs	r1, r2
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80026ea:	4311      	orrs	r1, r2
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80026f0:	430a      	orrs	r2, r1
 80026f2:	431a      	orrs	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f042 0201 	orr.w	r2, r2, #1
 80026fc:	611a      	str	r2, [r3, #16]
 80026fe:	e019      	b.n	8002734 <HAL_ADC_Init+0x318>
 8002700:	20000000 	.word	0x20000000
 8002704:	053e2d63 	.word	0x053e2d63
 8002708:	50000100 	.word	0x50000100
 800270c:	50000400 	.word	0x50000400
 8002710:	50000500 	.word	0x50000500
 8002714:	50000600 	.word	0x50000600
 8002718:	50000300 	.word	0x50000300
 800271c:	50000700 	.word	0x50000700
 8002720:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	691a      	ldr	r2, [r3, #16]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f022 0201 	bic.w	r2, r2, #1
 8002732:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d10c      	bne.n	8002756 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002742:	f023 010f 	bic.w	r1, r3, #15
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a1b      	ldr	r3, [r3, #32]
 800274a:	1e5a      	subs	r2, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	430a      	orrs	r2, r1
 8002752:	631a      	str	r2, [r3, #48]	@ 0x30
 8002754:	e007      	b.n	8002766 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 020f 	bic.w	r2, r2, #15
 8002764:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800276a:	f023 0303 	bic.w	r3, r3, #3
 800276e:	f043 0201 	orr.w	r2, r3, #1
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002776:	e007      	b.n	8002788 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800277c:	f043 0210 	orr.w	r2, r3, #16
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002788:	7ffb      	ldrb	r3, [r7, #31]
}
 800278a:	4618      	mov	r0, r3
 800278c:	3724      	adds	r7, #36	@ 0x24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd90      	pop	{r4, r7, pc}
 8002792:	bf00      	nop

08002794 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027a4:	d004      	beq.n	80027b0 <HAL_ADC_Start+0x1c>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a67      	ldr	r2, [pc, #412]	@ (8002948 <HAL_ADC_Start+0x1b4>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d101      	bne.n	80027b4 <HAL_ADC_Start+0x20>
 80027b0:	4b66      	ldr	r3, [pc, #408]	@ (800294c <HAL_ADC_Start+0x1b8>)
 80027b2:	e000      	b.n	80027b6 <HAL_ADC_Start+0x22>
 80027b4:	4b66      	ldr	r3, [pc, #408]	@ (8002950 <HAL_ADC_Start+0x1bc>)
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7ff fd4c 	bl	8002254 <LL_ADC_GetMultimode>
 80027bc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff fe04 	bl	80023d0 <LL_ADC_REG_IsConversionOngoing>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f040 80b4 	bne.w	8002938 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d101      	bne.n	80027de <HAL_ADC_Start+0x4a>
 80027da:	2302      	movs	r3, #2
 80027dc:	e0af      	b.n	800293e <HAL_ADC_Start+0x1aa>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2201      	movs	r2, #1
 80027e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 fd06 	bl	80031f8 <ADC_Enable>
 80027ec:	4603      	mov	r3, r0
 80027ee:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80027f0:	7dfb      	ldrb	r3, [r7, #23]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f040 809b 	bne.w	800292e <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002800:	f023 0301 	bic.w	r3, r3, #1
 8002804:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a4d      	ldr	r2, [pc, #308]	@ (8002948 <HAL_ADC_Start+0x1b4>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d009      	beq.n	800282a <HAL_ADC_Start+0x96>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a4e      	ldr	r2, [pc, #312]	@ (8002954 <HAL_ADC_Start+0x1c0>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d002      	beq.n	8002826 <HAL_ADC_Start+0x92>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	e003      	b.n	800282e <HAL_ADC_Start+0x9a>
 8002826:	4b4c      	ldr	r3, [pc, #304]	@ (8002958 <HAL_ADC_Start+0x1c4>)
 8002828:	e001      	b.n	800282e <HAL_ADC_Start+0x9a>
 800282a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6812      	ldr	r2, [r2, #0]
 8002832:	4293      	cmp	r3, r2
 8002834:	d002      	beq.n	800283c <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d105      	bne.n	8002848 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002840:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800284c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002850:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002854:	d106      	bne.n	8002864 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800285a:	f023 0206 	bic.w	r2, r3, #6
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	661a      	str	r2, [r3, #96]	@ 0x60
 8002862:	e002      	b.n	800286a <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	221c      	movs	r2, #28
 8002870:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a32      	ldr	r2, [pc, #200]	@ (8002948 <HAL_ADC_Start+0x1b4>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d009      	beq.n	8002898 <HAL_ADC_Start+0x104>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a32      	ldr	r2, [pc, #200]	@ (8002954 <HAL_ADC_Start+0x1c0>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d002      	beq.n	8002894 <HAL_ADC_Start+0x100>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	e003      	b.n	800289c <HAL_ADC_Start+0x108>
 8002894:	4b30      	ldr	r3, [pc, #192]	@ (8002958 <HAL_ADC_Start+0x1c4>)
 8002896:	e001      	b.n	800289c <HAL_ADC_Start+0x108>
 8002898:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	6812      	ldr	r2, [r2, #0]
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d008      	beq.n	80028b6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d005      	beq.n	80028b6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	2b05      	cmp	r3, #5
 80028ae:	d002      	beq.n	80028b6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	2b09      	cmp	r3, #9
 80028b4:	d114      	bne.n	80028e0 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d007      	beq.n	80028d4 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028c8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80028cc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff fd65 	bl	80023a8 <LL_ADC_REG_StartConversion>
 80028de:	e02d      	b.n	800293c <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028e4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a15      	ldr	r2, [pc, #84]	@ (8002948 <HAL_ADC_Start+0x1b4>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d009      	beq.n	800290a <HAL_ADC_Start+0x176>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a16      	ldr	r2, [pc, #88]	@ (8002954 <HAL_ADC_Start+0x1c0>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d002      	beq.n	8002906 <HAL_ADC_Start+0x172>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	e003      	b.n	800290e <HAL_ADC_Start+0x17a>
 8002906:	4b14      	ldr	r3, [pc, #80]	@ (8002958 <HAL_ADC_Start+0x1c4>)
 8002908:	e001      	b.n	800290e <HAL_ADC_Start+0x17a>
 800290a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800290e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d00f      	beq.n	800293c <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002920:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002924:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800292c:	e006      	b.n	800293c <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002936:	e001      	b.n	800293c <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002938:	2302      	movs	r3, #2
 800293a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800293c:	7dfb      	ldrb	r3, [r7, #23]
}
 800293e:	4618      	mov	r0, r3
 8002940:	3718      	adds	r7, #24
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	50000100 	.word	0x50000100
 800294c:	50000300 	.word	0x50000300
 8002950:	50000700 	.word	0x50000700
 8002954:	50000500 	.word	0x50000500
 8002958:	50000400 	.word	0x50000400

0800295c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800296a:	4618      	mov	r0, r3
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
	...

08002978 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b0b6      	sub	sp, #216	@ 0xd8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002982:	2300      	movs	r3, #0
 8002984:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002988:	2300      	movs	r3, #0
 800298a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002992:	2b01      	cmp	r3, #1
 8002994:	d102      	bne.n	800299c <HAL_ADC_ConfigChannel+0x24>
 8002996:	2302      	movs	r3, #2
 8002998:	f000 bc13 	b.w	80031c2 <HAL_ADC_ConfigChannel+0x84a>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff fd11 	bl	80023d0 <LL_ADC_REG_IsConversionOngoing>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	f040 83f3 	bne.w	800319c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6818      	ldr	r0, [r3, #0]
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	6859      	ldr	r1, [r3, #4]
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	461a      	mov	r2, r3
 80029c4:	f7ff fbca 	bl	800215c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff fcff 	bl	80023d0 <LL_ADC_REG_IsConversionOngoing>
 80029d2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff fd0b 	bl	80023f6 <LL_ADC_INJ_IsConversionOngoing>
 80029e0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	f040 81d9 	bne.w	8002da0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029ee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f040 81d4 	bne.w	8002da0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002a00:	d10f      	bne.n	8002a22 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6818      	ldr	r0, [r3, #0]
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	f7ff fbd1 	bl	80021b4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7ff fb8b 	bl	8002136 <LL_ADC_SetSamplingTimeCommonConfig>
 8002a20:	e00e      	b.n	8002a40 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6818      	ldr	r0, [r3, #0]
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	6819      	ldr	r1, [r3, #0]
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	461a      	mov	r2, r3
 8002a30:	f7ff fbc0 	bl	80021b4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2100      	movs	r1, #0
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff fb7b 	bl	8002136 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	695a      	ldr	r2, [r3, #20]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	08db      	lsrs	r3, r3, #3
 8002a4c:	f003 0303 	and.w	r3, r3, #3
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	fa02 f303 	lsl.w	r3, r2, r3
 8002a56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	2b04      	cmp	r3, #4
 8002a60:	d022      	beq.n	8002aa8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6818      	ldr	r0, [r3, #0]
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	6919      	ldr	r1, [r3, #16]
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002a72:	f7ff fad5 	bl	8002020 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6818      	ldr	r0, [r3, #0]
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	6919      	ldr	r1, [r3, #16]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	461a      	mov	r2, r3
 8002a84:	f7ff fb21 	bl	80020ca <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6818      	ldr	r0, [r3, #0]
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d102      	bne.n	8002a9e <HAL_ADC_ConfigChannel+0x126>
 8002a98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a9c:	e000      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x128>
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	f7ff fb2d 	bl	8002100 <LL_ADC_SetOffsetSaturation>
 8002aa6:	e17b      	b.n	8002da0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2100      	movs	r1, #0
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff fada 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10a      	bne.n	8002ad4 <HAL_ADC_ConfigChannel+0x15c>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff facf 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002aca:	4603      	mov	r3, r0
 8002acc:	0e9b      	lsrs	r3, r3, #26
 8002ace:	f003 021f 	and.w	r2, r3, #31
 8002ad2:	e01e      	b.n	8002b12 <HAL_ADC_ConfigChannel+0x19a>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2100      	movs	r1, #0
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff fac4 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002aea:	fa93 f3a3 	rbit	r3, r3
 8002aee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002af2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002af6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002afa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002b02:	2320      	movs	r3, #32
 8002b04:	e004      	b.n	8002b10 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002b06:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002b0a:	fab3 f383 	clz	r3, r3
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d105      	bne.n	8002b2a <HAL_ADC_ConfigChannel+0x1b2>
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	0e9b      	lsrs	r3, r3, #26
 8002b24:	f003 031f 	and.w	r3, r3, #31
 8002b28:	e018      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x1e4>
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b32:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b36:	fa93 f3a3 	rbit	r3, r3
 8002b3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002b3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002b46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002b4e:	2320      	movs	r3, #32
 8002b50:	e004      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002b52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b56:	fab3 f383 	clz	r3, r3
 8002b5a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d106      	bne.n	8002b6e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2200      	movs	r2, #0
 8002b66:	2100      	movs	r1, #0
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff fa93 	bl	8002094 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2101      	movs	r1, #1
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff fa77 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d10a      	bne.n	8002b9a <HAL_ADC_ConfigChannel+0x222>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2101      	movs	r1, #1
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff fa6c 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002b90:	4603      	mov	r3, r0
 8002b92:	0e9b      	lsrs	r3, r3, #26
 8002b94:	f003 021f 	and.w	r2, r3, #31
 8002b98:	e01e      	b.n	8002bd8 <HAL_ADC_ConfigChannel+0x260>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff fa61 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002bb0:	fa93 f3a3 	rbit	r3, r3
 8002bb4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002bb8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002bbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002bc0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d101      	bne.n	8002bcc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002bc8:	2320      	movs	r3, #32
 8002bca:	e004      	b.n	8002bd6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002bcc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002bd0:	fab3 f383 	clz	r3, r3
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d105      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x278>
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	0e9b      	lsrs	r3, r3, #26
 8002bea:	f003 031f 	and.w	r3, r3, #31
 8002bee:	e018      	b.n	8002c22 <HAL_ADC_ConfigChannel+0x2aa>
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002bfc:	fa93 f3a3 	rbit	r3, r3
 8002c00:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002c04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002c0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d101      	bne.n	8002c18 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002c14:	2320      	movs	r3, #32
 8002c16:	e004      	b.n	8002c22 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002c18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c1c:	fab3 f383 	clz	r3, r3
 8002c20:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d106      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff fa30 	bl	8002094 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2102      	movs	r1, #2
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff fa14 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002c40:	4603      	mov	r3, r0
 8002c42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10a      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x2e8>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2102      	movs	r1, #2
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff fa09 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002c56:	4603      	mov	r3, r0
 8002c58:	0e9b      	lsrs	r3, r3, #26
 8002c5a:	f003 021f 	and.w	r2, r3, #31
 8002c5e:	e01e      	b.n	8002c9e <HAL_ADC_ConfigChannel+0x326>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2102      	movs	r1, #2
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7ff f9fe 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c76:	fa93 f3a3 	rbit	r3, r3
 8002c7a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002c7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002c86:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002c8e:	2320      	movs	r3, #32
 8002c90:	e004      	b.n	8002c9c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002c92:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c96:	fab3 f383 	clz	r3, r3
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d105      	bne.n	8002cb6 <HAL_ADC_ConfigChannel+0x33e>
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	0e9b      	lsrs	r3, r3, #26
 8002cb0:	f003 031f 	and.w	r3, r3, #31
 8002cb4:	e016      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0x36c>
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cbe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002cc2:	fa93 f3a3 	rbit	r3, r3
 8002cc6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002cc8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002cca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002cce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002cd6:	2320      	movs	r3, #32
 8002cd8:	e004      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002cda:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002cde:	fab3 f383 	clz	r3, r3
 8002ce2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d106      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2200      	movs	r2, #0
 8002cee:	2102      	movs	r1, #2
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff f9cf 	bl	8002094 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2103      	movs	r1, #3
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff f9b3 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002d02:	4603      	mov	r3, r0
 8002d04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d10a      	bne.n	8002d22 <HAL_ADC_ConfigChannel+0x3aa>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2103      	movs	r1, #3
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7ff f9a8 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	0e9b      	lsrs	r3, r3, #26
 8002d1c:	f003 021f 	and.w	r2, r3, #31
 8002d20:	e017      	b.n	8002d52 <HAL_ADC_ConfigChannel+0x3da>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2103      	movs	r1, #3
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff f99d 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d34:	fa93 f3a3 	rbit	r3, r3
 8002d38:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002d3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d3c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002d3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d101      	bne.n	8002d48 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002d44:	2320      	movs	r3, #32
 8002d46:	e003      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002d48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d4a:	fab3 f383 	clz	r3, r3
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d105      	bne.n	8002d6a <HAL_ADC_ConfigChannel+0x3f2>
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	0e9b      	lsrs	r3, r3, #26
 8002d64:	f003 031f 	and.w	r3, r3, #31
 8002d68:	e011      	b.n	8002d8e <HAL_ADC_ConfigChannel+0x416>
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d70:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d72:	fa93 f3a3 	rbit	r3, r3
 8002d76:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002d78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002d7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002d82:	2320      	movs	r3, #32
 8002d84:	e003      	b.n	8002d8e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002d86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d88:	fab3 f383 	clz	r3, r3
 8002d8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d106      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2200      	movs	r2, #0
 8002d98:	2103      	movs	r1, #3
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff f97a 	bl	8002094 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff fad9 	bl	800235c <LL_ADC_IsEnabled>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f040 813d 	bne.w	800302c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6818      	ldr	r0, [r3, #0]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	6819      	ldr	r1, [r3, #0]
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	f7ff fa24 	bl	800220c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	4aa2      	ldr	r2, [pc, #648]	@ (8003054 <HAL_ADC_ConfigChannel+0x6dc>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	f040 812e 	bne.w	800302c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10b      	bne.n	8002df8 <HAL_ADC_ConfigChannel+0x480>
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	0e9b      	lsrs	r3, r3, #26
 8002de6:	3301      	adds	r3, #1
 8002de8:	f003 031f 	and.w	r3, r3, #31
 8002dec:	2b09      	cmp	r3, #9
 8002dee:	bf94      	ite	ls
 8002df0:	2301      	movls	r3, #1
 8002df2:	2300      	movhi	r3, #0
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	e019      	b.n	8002e2c <HAL_ADC_ConfigChannel+0x4b4>
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e00:	fa93 f3a3 	rbit	r3, r3
 8002e04:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002e06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e08:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002e0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002e10:	2320      	movs	r3, #32
 8002e12:	e003      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002e14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002e16:	fab3 f383 	clz	r3, r3
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	f003 031f 	and.w	r3, r3, #31
 8002e22:	2b09      	cmp	r3, #9
 8002e24:	bf94      	ite	ls
 8002e26:	2301      	movls	r3, #1
 8002e28:	2300      	movhi	r3, #0
 8002e2a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d079      	beq.n	8002f24 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d107      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x4d4>
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	0e9b      	lsrs	r3, r3, #26
 8002e42:	3301      	adds	r3, #1
 8002e44:	069b      	lsls	r3, r3, #26
 8002e46:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e4a:	e015      	b.n	8002e78 <HAL_ADC_ConfigChannel+0x500>
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e54:	fa93 f3a3 	rbit	r3, r3
 8002e58:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002e5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e5c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002e5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002e64:	2320      	movs	r3, #32
 8002e66:	e003      	b.n	8002e70 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002e68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e6a:	fab3 f383 	clz	r3, r3
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	3301      	adds	r3, #1
 8002e72:	069b      	lsls	r3, r3, #26
 8002e74:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d109      	bne.n	8002e98 <HAL_ADC_ConfigChannel+0x520>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	0e9b      	lsrs	r3, r3, #26
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	f003 031f 	and.w	r3, r3, #31
 8002e90:	2101      	movs	r1, #1
 8002e92:	fa01 f303 	lsl.w	r3, r1, r3
 8002e96:	e017      	b.n	8002ec8 <HAL_ADC_ConfigChannel+0x550>
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ea0:	fa93 f3a3 	rbit	r3, r3
 8002ea4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002ea6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ea8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002eaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d101      	bne.n	8002eb4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002eb0:	2320      	movs	r3, #32
 8002eb2:	e003      	b.n	8002ebc <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002eb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002eb6:	fab3 f383 	clz	r3, r3
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	f003 031f 	and.w	r3, r3, #31
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec8:	ea42 0103 	orr.w	r1, r2, r3
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d10a      	bne.n	8002eee <HAL_ADC_ConfigChannel+0x576>
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	0e9b      	lsrs	r3, r3, #26
 8002ede:	3301      	adds	r3, #1
 8002ee0:	f003 021f 	and.w	r2, r3, #31
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	4413      	add	r3, r2
 8002eea:	051b      	lsls	r3, r3, #20
 8002eec:	e018      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x5a8>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ef6:	fa93 f3a3 	rbit	r3, r3
 8002efa:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002efc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002f00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002f06:	2320      	movs	r3, #32
 8002f08:	e003      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002f0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f0c:	fab3 f383 	clz	r3, r3
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	3301      	adds	r3, #1
 8002f14:	f003 021f 	and.w	r2, r3, #31
 8002f18:	4613      	mov	r3, r2
 8002f1a:	005b      	lsls	r3, r3, #1
 8002f1c:	4413      	add	r3, r2
 8002f1e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f20:	430b      	orrs	r3, r1
 8002f22:	e07e      	b.n	8003022 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d107      	bne.n	8002f40 <HAL_ADC_ConfigChannel+0x5c8>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	0e9b      	lsrs	r3, r3, #26
 8002f36:	3301      	adds	r3, #1
 8002f38:	069b      	lsls	r3, r3, #26
 8002f3a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f3e:	e015      	b.n	8002f6c <HAL_ADC_ConfigChannel+0x5f4>
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f48:	fa93 f3a3 	rbit	r3, r3
 8002f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f50:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002f58:	2320      	movs	r3, #32
 8002f5a:	e003      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f5e:	fab3 f383 	clz	r3, r3
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	3301      	adds	r3, #1
 8002f66:	069b      	lsls	r3, r3, #26
 8002f68:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d109      	bne.n	8002f8c <HAL_ADC_ConfigChannel+0x614>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	0e9b      	lsrs	r3, r3, #26
 8002f7e:	3301      	adds	r3, #1
 8002f80:	f003 031f 	and.w	r3, r3, #31
 8002f84:	2101      	movs	r1, #1
 8002f86:	fa01 f303 	lsl.w	r3, r1, r3
 8002f8a:	e017      	b.n	8002fbc <HAL_ADC_ConfigChannel+0x644>
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f92:	6a3b      	ldr	r3, [r7, #32]
 8002f94:	fa93 f3a3 	rbit	r3, r3
 8002f98:	61fb      	str	r3, [r7, #28]
  return result;
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002fa4:	2320      	movs	r3, #32
 8002fa6:	e003      	b.n	8002fb0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002faa:	fab3 f383 	clz	r3, r3
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	f003 031f 	and.w	r3, r3, #31
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fbc:	ea42 0103 	orr.w	r1, r2, r3
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d10d      	bne.n	8002fe8 <HAL_ADC_ConfigChannel+0x670>
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	0e9b      	lsrs	r3, r3, #26
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	f003 021f 	and.w	r2, r3, #31
 8002fd8:	4613      	mov	r3, r2
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	4413      	add	r3, r2
 8002fde:	3b1e      	subs	r3, #30
 8002fe0:	051b      	lsls	r3, r3, #20
 8002fe2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002fe6:	e01b      	b.n	8003020 <HAL_ADC_ConfigChannel+0x6a8>
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	fa93 f3a3 	rbit	r3, r3
 8002ff4:	613b      	str	r3, [r7, #16]
  return result;
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003000:	2320      	movs	r3, #32
 8003002:	e003      	b.n	800300c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	fab3 f383 	clz	r3, r3
 800300a:	b2db      	uxtb	r3, r3
 800300c:	3301      	adds	r3, #1
 800300e:	f003 021f 	and.w	r2, r3, #31
 8003012:	4613      	mov	r3, r2
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	4413      	add	r3, r2
 8003018:	3b1e      	subs	r3, #30
 800301a:	051b      	lsls	r3, r3, #20
 800301c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003020:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003026:	4619      	mov	r1, r3
 8003028:	f7ff f8c4 	bl	80021b4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	4b09      	ldr	r3, [pc, #36]	@ (8003058 <HAL_ADC_ConfigChannel+0x6e0>)
 8003032:	4013      	ands	r3, r2
 8003034:	2b00      	cmp	r3, #0
 8003036:	f000 80be 	beq.w	80031b6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003042:	d004      	beq.n	800304e <HAL_ADC_ConfigChannel+0x6d6>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a04      	ldr	r2, [pc, #16]	@ (800305c <HAL_ADC_ConfigChannel+0x6e4>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d10a      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x6ec>
 800304e:	4b04      	ldr	r3, [pc, #16]	@ (8003060 <HAL_ADC_ConfigChannel+0x6e8>)
 8003050:	e009      	b.n	8003066 <HAL_ADC_ConfigChannel+0x6ee>
 8003052:	bf00      	nop
 8003054:	407f0000 	.word	0x407f0000
 8003058:	80080000 	.word	0x80080000
 800305c:	50000100 	.word	0x50000100
 8003060:	50000300 	.word	0x50000300
 8003064:	4b59      	ldr	r3, [pc, #356]	@ (80031cc <HAL_ADC_ConfigChannel+0x854>)
 8003066:	4618      	mov	r0, r3
 8003068:	f7fe ffcc 	bl	8002004 <LL_ADC_GetCommonPathInternalCh>
 800306c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a56      	ldr	r2, [pc, #344]	@ (80031d0 <HAL_ADC_ConfigChannel+0x858>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d004      	beq.n	8003084 <HAL_ADC_ConfigChannel+0x70c>
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a55      	ldr	r2, [pc, #340]	@ (80031d4 <HAL_ADC_ConfigChannel+0x85c>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d13a      	bne.n	80030fa <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003084:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003088:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d134      	bne.n	80030fa <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003098:	d005      	beq.n	80030a6 <HAL_ADC_ConfigChannel+0x72e>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a4e      	ldr	r2, [pc, #312]	@ (80031d8 <HAL_ADC_ConfigChannel+0x860>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	f040 8085 	bne.w	80031b0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030ae:	d004      	beq.n	80030ba <HAL_ADC_ConfigChannel+0x742>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a49      	ldr	r2, [pc, #292]	@ (80031dc <HAL_ADC_ConfigChannel+0x864>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d101      	bne.n	80030be <HAL_ADC_ConfigChannel+0x746>
 80030ba:	4a49      	ldr	r2, [pc, #292]	@ (80031e0 <HAL_ADC_ConfigChannel+0x868>)
 80030bc:	e000      	b.n	80030c0 <HAL_ADC_ConfigChannel+0x748>
 80030be:	4a43      	ldr	r2, [pc, #268]	@ (80031cc <HAL_ADC_ConfigChannel+0x854>)
 80030c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030c8:	4619      	mov	r1, r3
 80030ca:	4610      	mov	r0, r2
 80030cc:	f7fe ff87 	bl	8001fde <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030d0:	4b44      	ldr	r3, [pc, #272]	@ (80031e4 <HAL_ADC_ConfigChannel+0x86c>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	099b      	lsrs	r3, r3, #6
 80030d6:	4a44      	ldr	r2, [pc, #272]	@ (80031e8 <HAL_ADC_ConfigChannel+0x870>)
 80030d8:	fba2 2303 	umull	r2, r3, r2, r3
 80030dc:	099b      	lsrs	r3, r3, #6
 80030de:	1c5a      	adds	r2, r3, #1
 80030e0:	4613      	mov	r3, r2
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	4413      	add	r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80030ea:	e002      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	3b01      	subs	r3, #1
 80030f0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d1f9      	bne.n	80030ec <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030f8:	e05a      	b.n	80031b0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a3b      	ldr	r2, [pc, #236]	@ (80031ec <HAL_ADC_ConfigChannel+0x874>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d125      	bne.n	8003150 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003104:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003108:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d11f      	bne.n	8003150 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a31      	ldr	r2, [pc, #196]	@ (80031dc <HAL_ADC_ConfigChannel+0x864>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d104      	bne.n	8003124 <HAL_ADC_ConfigChannel+0x7ac>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a34      	ldr	r2, [pc, #208]	@ (80031f0 <HAL_ADC_ConfigChannel+0x878>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d047      	beq.n	80031b4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800312c:	d004      	beq.n	8003138 <HAL_ADC_ConfigChannel+0x7c0>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a2a      	ldr	r2, [pc, #168]	@ (80031dc <HAL_ADC_ConfigChannel+0x864>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d101      	bne.n	800313c <HAL_ADC_ConfigChannel+0x7c4>
 8003138:	4a29      	ldr	r2, [pc, #164]	@ (80031e0 <HAL_ADC_ConfigChannel+0x868>)
 800313a:	e000      	b.n	800313e <HAL_ADC_ConfigChannel+0x7c6>
 800313c:	4a23      	ldr	r2, [pc, #140]	@ (80031cc <HAL_ADC_ConfigChannel+0x854>)
 800313e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003142:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003146:	4619      	mov	r1, r3
 8003148:	4610      	mov	r0, r2
 800314a:	f7fe ff48 	bl	8001fde <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800314e:	e031      	b.n	80031b4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a27      	ldr	r2, [pc, #156]	@ (80031f4 <HAL_ADC_ConfigChannel+0x87c>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d12d      	bne.n	80031b6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800315a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800315e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d127      	bne.n	80031b6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a1c      	ldr	r2, [pc, #112]	@ (80031dc <HAL_ADC_ConfigChannel+0x864>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d022      	beq.n	80031b6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003178:	d004      	beq.n	8003184 <HAL_ADC_ConfigChannel+0x80c>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a17      	ldr	r2, [pc, #92]	@ (80031dc <HAL_ADC_ConfigChannel+0x864>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d101      	bne.n	8003188 <HAL_ADC_ConfigChannel+0x810>
 8003184:	4a16      	ldr	r2, [pc, #88]	@ (80031e0 <HAL_ADC_ConfigChannel+0x868>)
 8003186:	e000      	b.n	800318a <HAL_ADC_ConfigChannel+0x812>
 8003188:	4a10      	ldr	r2, [pc, #64]	@ (80031cc <HAL_ADC_ConfigChannel+0x854>)
 800318a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800318e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003192:	4619      	mov	r1, r3
 8003194:	4610      	mov	r0, r2
 8003196:	f7fe ff22 	bl	8001fde <LL_ADC_SetCommonPathInternalCh>
 800319a:	e00c      	b.n	80031b6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a0:	f043 0220 	orr.w	r2, r3, #32
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80031ae:	e002      	b.n	80031b6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031b0:	bf00      	nop
 80031b2:	e000      	b.n	80031b6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80031b4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80031be:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	37d8      	adds	r7, #216	@ 0xd8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	50000700 	.word	0x50000700
 80031d0:	c3210000 	.word	0xc3210000
 80031d4:	90c00010 	.word	0x90c00010
 80031d8:	50000600 	.word	0x50000600
 80031dc:	50000100 	.word	0x50000100
 80031e0:	50000300 	.word	0x50000300
 80031e4:	20000000 	.word	0x20000000
 80031e8:	053e2d63 	.word	0x053e2d63
 80031ec:	c7520000 	.word	0xc7520000
 80031f0:	50000500 	.word	0x50000500
 80031f4:	cb840000 	.word	0xcb840000

080031f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003200:	2300      	movs	r3, #0
 8003202:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4618      	mov	r0, r3
 800320a:	f7ff f8a7 	bl	800235c <LL_ADC_IsEnabled>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d176      	bne.n	8003302 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689a      	ldr	r2, [r3, #8]
 800321a:	4b3c      	ldr	r3, [pc, #240]	@ (800330c <ADC_Enable+0x114>)
 800321c:	4013      	ands	r3, r2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00d      	beq.n	800323e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003226:	f043 0210 	orr.w	r2, r3, #16
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003232:	f043 0201 	orr.w	r2, r3, #1
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e062      	b.n	8003304 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4618      	mov	r0, r3
 8003244:	f7ff f862 	bl	800230c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003250:	d004      	beq.n	800325c <ADC_Enable+0x64>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a2e      	ldr	r2, [pc, #184]	@ (8003310 <ADC_Enable+0x118>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d101      	bne.n	8003260 <ADC_Enable+0x68>
 800325c:	4b2d      	ldr	r3, [pc, #180]	@ (8003314 <ADC_Enable+0x11c>)
 800325e:	e000      	b.n	8003262 <ADC_Enable+0x6a>
 8003260:	4b2d      	ldr	r3, [pc, #180]	@ (8003318 <ADC_Enable+0x120>)
 8003262:	4618      	mov	r0, r3
 8003264:	f7fe fece 	bl	8002004 <LL_ADC_GetCommonPathInternalCh>
 8003268:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800326a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800326e:	2b00      	cmp	r3, #0
 8003270:	d013      	beq.n	800329a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003272:	4b2a      	ldr	r3, [pc, #168]	@ (800331c <ADC_Enable+0x124>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	099b      	lsrs	r3, r3, #6
 8003278:	4a29      	ldr	r2, [pc, #164]	@ (8003320 <ADC_Enable+0x128>)
 800327a:	fba2 2303 	umull	r2, r3, r2, r3
 800327e:	099b      	lsrs	r3, r3, #6
 8003280:	1c5a      	adds	r2, r3, #1
 8003282:	4613      	mov	r3, r2
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	4413      	add	r3, r2
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800328c:	e002      	b.n	8003294 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	3b01      	subs	r3, #1
 8003292:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d1f9      	bne.n	800328e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800329a:	f7fe fe81 	bl	8001fa0 <HAL_GetTick>
 800329e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032a0:	e028      	b.n	80032f4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7ff f858 	bl	800235c <LL_ADC_IsEnabled>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d104      	bne.n	80032bc <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7ff f828 	bl	800230c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80032bc:	f7fe fe70 	bl	8001fa0 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d914      	bls.n	80032f4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 0301 	and.w	r3, r3, #1
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d00d      	beq.n	80032f4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032dc:	f043 0210 	orr.w	r2, r3, #16
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032e8:	f043 0201 	orr.w	r2, r3, #1
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e007      	b.n	8003304 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d1cf      	bne.n	80032a2 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}
 800330c:	8000003f 	.word	0x8000003f
 8003310:	50000100 	.word	0x50000100
 8003314:	50000300 	.word	0x50000300
 8003318:	50000700 	.word	0x50000700
 800331c:	20000000 	.word	0x20000000
 8003320:	053e2d63 	.word	0x053e2d63

08003324 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff f826 	bl	8002382 <LL_ADC_IsDisableOngoing>
 8003336:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4618      	mov	r0, r3
 800333e:	f7ff f80d 	bl	800235c <LL_ADC_IsEnabled>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d047      	beq.n	80033d8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d144      	bne.n	80033d8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	f003 030d 	and.w	r3, r3, #13
 8003358:	2b01      	cmp	r3, #1
 800335a:	d10c      	bne.n	8003376 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4618      	mov	r0, r3
 8003362:	f7fe ffe7 	bl	8002334 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2203      	movs	r2, #3
 800336c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800336e:	f7fe fe17 	bl	8001fa0 <HAL_GetTick>
 8003372:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003374:	e029      	b.n	80033ca <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800337a:	f043 0210 	orr.w	r2, r3, #16
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003386:	f043 0201 	orr.w	r2, r3, #1
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e023      	b.n	80033da <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003392:	f7fe fe05 	bl	8001fa0 <HAL_GetTick>
 8003396:	4602      	mov	r2, r0
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	2b02      	cmp	r3, #2
 800339e:	d914      	bls.n	80033ca <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d00d      	beq.n	80033ca <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b2:	f043 0210 	orr.w	r2, r3, #16
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033be:	f043 0201 	orr.w	r2, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e007      	b.n	80033da <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f003 0301 	and.w	r3, r3, #1
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d1dc      	bne.n	8003392 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <LL_ADC_IsEnabled>:
{
 80033e2:	b480      	push	{r7}
 80033e4:	b083      	sub	sp, #12
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d101      	bne.n	80033fa <LL_ADC_IsEnabled+0x18>
 80033f6:	2301      	movs	r3, #1
 80033f8:	e000      	b.n	80033fc <LL_ADC_IsEnabled+0x1a>
 80033fa:	2300      	movs	r3, #0
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr

08003408 <LL_ADC_StartCalibration>:
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800341a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800341e:	683a      	ldr	r2, [r7, #0]
 8003420:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003424:	4313      	orrs	r3, r2
 8003426:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	609a      	str	r2, [r3, #8]
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr

0800343a <LL_ADC_IsCalibrationOnGoing>:
{
 800343a:	b480      	push	{r7}
 800343c:	b083      	sub	sp, #12
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800344a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800344e:	d101      	bne.n	8003454 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003450:	2301      	movs	r3, #1
 8003452:	e000      	b.n	8003456 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr

08003462 <LL_ADC_REG_IsConversionOngoing>:
{
 8003462:	b480      	push	{r7}
 8003464:	b083      	sub	sp, #12
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f003 0304 	and.w	r3, r3, #4
 8003472:	2b04      	cmp	r3, #4
 8003474:	d101      	bne.n	800347a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003476:	2301      	movs	r3, #1
 8003478:	e000      	b.n	800347c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800347a:	2300      	movs	r3, #0
}
 800347c:	4618      	mov	r0, r3
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003492:	2300      	movs	r3, #0
 8003494:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800349c:	2b01      	cmp	r3, #1
 800349e:	d101      	bne.n	80034a4 <HAL_ADCEx_Calibration_Start+0x1c>
 80034a0:	2302      	movs	r3, #2
 80034a2:	e04d      	b.n	8003540 <HAL_ADCEx_Calibration_Start+0xb8>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f7ff ff39 	bl	8003324 <ADC_Disable>
 80034b2:	4603      	mov	r3, r0
 80034b4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80034b6:	7bfb      	ldrb	r3, [r7, #15]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d136      	bne.n	800352a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80034c4:	f023 0302 	bic.w	r3, r3, #2
 80034c8:	f043 0202 	orr.w	r2, r3, #2
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6839      	ldr	r1, [r7, #0]
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7ff ff96 	bl	8003408 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80034dc:	e014      	b.n	8003508 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	3301      	adds	r3, #1
 80034e2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	4a18      	ldr	r2, [pc, #96]	@ (8003548 <HAL_ADCEx_Calibration_Start+0xc0>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d90d      	bls.n	8003508 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034f0:	f023 0312 	bic.w	r3, r3, #18
 80034f4:	f043 0210 	orr.w	r2, r3, #16
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e01b      	b.n	8003540 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4618      	mov	r0, r3
 800350e:	f7ff ff94 	bl	800343a <LL_ADC_IsCalibrationOnGoing>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d1e2      	bne.n	80034de <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800351c:	f023 0303 	bic.w	r3, r3, #3
 8003520:	f043 0201 	orr.w	r2, r3, #1
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003528:	e005      	b.n	8003536 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352e:	f043 0210 	orr.w	r2, r3, #16
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800353e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003540:	4618      	mov	r0, r3
 8003542:	3710      	adds	r7, #16
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	0004de01 	.word	0x0004de01

0800354c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800354c:	b590      	push	{r4, r7, lr}
 800354e:	b0a1      	sub	sp, #132	@ 0x84
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003556:	2300      	movs	r3, #0
 8003558:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003562:	2b01      	cmp	r3, #1
 8003564:	d101      	bne.n	800356a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003566:	2302      	movs	r3, #2
 8003568:	e0e7      	b.n	800373a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003572:	2300      	movs	r3, #0
 8003574:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003576:	2300      	movs	r3, #0
 8003578:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003582:	d102      	bne.n	800358a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003584:	4b6f      	ldr	r3, [pc, #444]	@ (8003744 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003586:	60bb      	str	r3, [r7, #8]
 8003588:	e009      	b.n	800359e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a6e      	ldr	r2, [pc, #440]	@ (8003748 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d102      	bne.n	800359a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003594:	4b6d      	ldr	r3, [pc, #436]	@ (800374c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003596:	60bb      	str	r3, [r7, #8]
 8003598:	e001      	b.n	800359e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800359a:	2300      	movs	r3, #0
 800359c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d10b      	bne.n	80035bc <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a8:	f043 0220 	orr.w	r2, r3, #32
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e0be      	b.n	800373a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	4618      	mov	r0, r3
 80035c0:	f7ff ff4f 	bl	8003462 <LL_ADC_REG_IsConversionOngoing>
 80035c4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7ff ff49 	bl	8003462 <LL_ADC_REG_IsConversionOngoing>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	f040 80a0 	bne.w	8003718 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80035d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035da:	2b00      	cmp	r3, #0
 80035dc:	f040 809c 	bne.w	8003718 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035e8:	d004      	beq.n	80035f4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a55      	ldr	r2, [pc, #340]	@ (8003744 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d101      	bne.n	80035f8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80035f4:	4b56      	ldr	r3, [pc, #344]	@ (8003750 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80035f6:	e000      	b.n	80035fa <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80035f8:	4b56      	ldr	r3, [pc, #344]	@ (8003754 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80035fa:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d04b      	beq.n	800369c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003604:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	6859      	ldr	r1, [r3, #4]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003616:	035b      	lsls	r3, r3, #13
 8003618:	430b      	orrs	r3, r1
 800361a:	431a      	orrs	r2, r3
 800361c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800361e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003628:	d004      	beq.n	8003634 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a45      	ldr	r2, [pc, #276]	@ (8003744 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d10f      	bne.n	8003654 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003634:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003638:	f7ff fed3 	bl	80033e2 <LL_ADC_IsEnabled>
 800363c:	4604      	mov	r4, r0
 800363e:	4841      	ldr	r0, [pc, #260]	@ (8003744 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003640:	f7ff fecf 	bl	80033e2 <LL_ADC_IsEnabled>
 8003644:	4603      	mov	r3, r0
 8003646:	4323      	orrs	r3, r4
 8003648:	2b00      	cmp	r3, #0
 800364a:	bf0c      	ite	eq
 800364c:	2301      	moveq	r3, #1
 800364e:	2300      	movne	r3, #0
 8003650:	b2db      	uxtb	r3, r3
 8003652:	e012      	b.n	800367a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003654:	483c      	ldr	r0, [pc, #240]	@ (8003748 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003656:	f7ff fec4 	bl	80033e2 <LL_ADC_IsEnabled>
 800365a:	4604      	mov	r4, r0
 800365c:	483b      	ldr	r0, [pc, #236]	@ (800374c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800365e:	f7ff fec0 	bl	80033e2 <LL_ADC_IsEnabled>
 8003662:	4603      	mov	r3, r0
 8003664:	431c      	orrs	r4, r3
 8003666:	483c      	ldr	r0, [pc, #240]	@ (8003758 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003668:	f7ff febb 	bl	80033e2 <LL_ADC_IsEnabled>
 800366c:	4603      	mov	r3, r0
 800366e:	4323      	orrs	r3, r4
 8003670:	2b00      	cmp	r3, #0
 8003672:	bf0c      	ite	eq
 8003674:	2301      	moveq	r3, #1
 8003676:	2300      	movne	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d056      	beq.n	800372c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800367e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003686:	f023 030f 	bic.w	r3, r3, #15
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	6811      	ldr	r1, [r2, #0]
 800368e:	683a      	ldr	r2, [r7, #0]
 8003690:	6892      	ldr	r2, [r2, #8]
 8003692:	430a      	orrs	r2, r1
 8003694:	431a      	orrs	r2, r3
 8003696:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003698:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800369a:	e047      	b.n	800372c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800369c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80036a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036a6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036b0:	d004      	beq.n	80036bc <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a23      	ldr	r2, [pc, #140]	@ (8003744 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d10f      	bne.n	80036dc <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80036bc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80036c0:	f7ff fe8f 	bl	80033e2 <LL_ADC_IsEnabled>
 80036c4:	4604      	mov	r4, r0
 80036c6:	481f      	ldr	r0, [pc, #124]	@ (8003744 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80036c8:	f7ff fe8b 	bl	80033e2 <LL_ADC_IsEnabled>
 80036cc:	4603      	mov	r3, r0
 80036ce:	4323      	orrs	r3, r4
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	bf0c      	ite	eq
 80036d4:	2301      	moveq	r3, #1
 80036d6:	2300      	movne	r3, #0
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	e012      	b.n	8003702 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80036dc:	481a      	ldr	r0, [pc, #104]	@ (8003748 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80036de:	f7ff fe80 	bl	80033e2 <LL_ADC_IsEnabled>
 80036e2:	4604      	mov	r4, r0
 80036e4:	4819      	ldr	r0, [pc, #100]	@ (800374c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80036e6:	f7ff fe7c 	bl	80033e2 <LL_ADC_IsEnabled>
 80036ea:	4603      	mov	r3, r0
 80036ec:	431c      	orrs	r4, r3
 80036ee:	481a      	ldr	r0, [pc, #104]	@ (8003758 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80036f0:	f7ff fe77 	bl	80033e2 <LL_ADC_IsEnabled>
 80036f4:	4603      	mov	r3, r0
 80036f6:	4323      	orrs	r3, r4
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	bf0c      	ite	eq
 80036fc:	2301      	moveq	r3, #1
 80036fe:	2300      	movne	r3, #0
 8003700:	b2db      	uxtb	r3, r3
 8003702:	2b00      	cmp	r3, #0
 8003704:	d012      	beq.n	800372c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003706:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800370e:	f023 030f 	bic.w	r3, r3, #15
 8003712:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003714:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003716:	e009      	b.n	800372c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800371c:	f043 0220 	orr.w	r2, r3, #32
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800372a:	e000      	b.n	800372e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800372c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003736:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800373a:	4618      	mov	r0, r3
 800373c:	3784      	adds	r7, #132	@ 0x84
 800373e:	46bd      	mov	sp, r7
 8003740:	bd90      	pop	{r4, r7, pc}
 8003742:	bf00      	nop
 8003744:	50000100 	.word	0x50000100
 8003748:	50000400 	.word	0x50000400
 800374c:	50000500 	.word	0x50000500
 8003750:	50000300 	.word	0x50000300
 8003754:	50000700 	.word	0x50000700
 8003758:	50000600 	.word	0x50000600

0800375c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800375c:	b480      	push	{r7}
 800375e:	b085      	sub	sp, #20
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f003 0307 	and.w	r3, r3, #7
 800376a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800376c:	4b0c      	ldr	r3, [pc, #48]	@ (80037a0 <__NVIC_SetPriorityGrouping+0x44>)
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003772:	68ba      	ldr	r2, [r7, #8]
 8003774:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003778:	4013      	ands	r3, r2
 800377a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003784:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003788:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800378c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800378e:	4a04      	ldr	r2, [pc, #16]	@ (80037a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	60d3      	str	r3, [r2, #12]
}
 8003794:	bf00      	nop
 8003796:	3714      	adds	r7, #20
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr
 80037a0:	e000ed00 	.word	0xe000ed00

080037a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037a4:	b480      	push	{r7}
 80037a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037a8:	4b04      	ldr	r3, [pc, #16]	@ (80037bc <__NVIC_GetPriorityGrouping+0x18>)
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	0a1b      	lsrs	r3, r3, #8
 80037ae:	f003 0307 	and.w	r3, r3, #7
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	e000ed00 	.word	0xe000ed00

080037c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	4603      	mov	r3, r0
 80037c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	db0b      	blt.n	80037ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037d2:	79fb      	ldrb	r3, [r7, #7]
 80037d4:	f003 021f 	and.w	r2, r3, #31
 80037d8:	4907      	ldr	r1, [pc, #28]	@ (80037f8 <__NVIC_EnableIRQ+0x38>)
 80037da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037de:	095b      	lsrs	r3, r3, #5
 80037e0:	2001      	movs	r0, #1
 80037e2:	fa00 f202 	lsl.w	r2, r0, r2
 80037e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80037ea:	bf00      	nop
 80037ec:	370c      	adds	r7, #12
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	e000e100 	.word	0xe000e100

080037fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	4603      	mov	r3, r0
 8003804:	6039      	str	r1, [r7, #0]
 8003806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380c:	2b00      	cmp	r3, #0
 800380e:	db0a      	blt.n	8003826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	b2da      	uxtb	r2, r3
 8003814:	490c      	ldr	r1, [pc, #48]	@ (8003848 <__NVIC_SetPriority+0x4c>)
 8003816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800381a:	0112      	lsls	r2, r2, #4
 800381c:	b2d2      	uxtb	r2, r2
 800381e:	440b      	add	r3, r1
 8003820:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003824:	e00a      	b.n	800383c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	b2da      	uxtb	r2, r3
 800382a:	4908      	ldr	r1, [pc, #32]	@ (800384c <__NVIC_SetPriority+0x50>)
 800382c:	79fb      	ldrb	r3, [r7, #7]
 800382e:	f003 030f 	and.w	r3, r3, #15
 8003832:	3b04      	subs	r3, #4
 8003834:	0112      	lsls	r2, r2, #4
 8003836:	b2d2      	uxtb	r2, r2
 8003838:	440b      	add	r3, r1
 800383a:	761a      	strb	r2, [r3, #24]
}
 800383c:	bf00      	nop
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr
 8003848:	e000e100 	.word	0xe000e100
 800384c:	e000ed00 	.word	0xe000ed00

08003850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003850:	b480      	push	{r7}
 8003852:	b089      	sub	sp, #36	@ 0x24
 8003854:	af00      	add	r7, sp, #0
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f003 0307 	and.w	r3, r3, #7
 8003862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	f1c3 0307 	rsb	r3, r3, #7
 800386a:	2b04      	cmp	r3, #4
 800386c:	bf28      	it	cs
 800386e:	2304      	movcs	r3, #4
 8003870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	3304      	adds	r3, #4
 8003876:	2b06      	cmp	r3, #6
 8003878:	d902      	bls.n	8003880 <NVIC_EncodePriority+0x30>
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	3b03      	subs	r3, #3
 800387e:	e000      	b.n	8003882 <NVIC_EncodePriority+0x32>
 8003880:	2300      	movs	r3, #0
 8003882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003884:	f04f 32ff 	mov.w	r2, #4294967295
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	fa02 f303 	lsl.w	r3, r2, r3
 800388e:	43da      	mvns	r2, r3
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	401a      	ands	r2, r3
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003898:	f04f 31ff 	mov.w	r1, #4294967295
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	fa01 f303 	lsl.w	r3, r1, r3
 80038a2:	43d9      	mvns	r1, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038a8:	4313      	orrs	r3, r2
         );
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3724      	adds	r7, #36	@ 0x24
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr

080038b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038b6:	b580      	push	{r7, lr}
 80038b8:	b082      	sub	sp, #8
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f7ff ff4c 	bl	800375c <__NVIC_SetPriorityGrouping>
}
 80038c4:	bf00      	nop
 80038c6:	3708      	adds	r7, #8
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}

080038cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b086      	sub	sp, #24
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	4603      	mov	r3, r0
 80038d4:	60b9      	str	r1, [r7, #8]
 80038d6:	607a      	str	r2, [r7, #4]
 80038d8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80038da:	f7ff ff63 	bl	80037a4 <__NVIC_GetPriorityGrouping>
 80038de:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	68b9      	ldr	r1, [r7, #8]
 80038e4:	6978      	ldr	r0, [r7, #20]
 80038e6:	f7ff ffb3 	bl	8003850 <NVIC_EncodePriority>
 80038ea:	4602      	mov	r2, r0
 80038ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038f0:	4611      	mov	r1, r2
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7ff ff82 	bl	80037fc <__NVIC_SetPriority>
}
 80038f8:	bf00      	nop
 80038fa:	3718      	adds	r7, #24
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	4603      	mov	r3, r0
 8003908:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800390a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800390e:	4618      	mov	r0, r3
 8003910:	f7ff ff56 	bl	80037c0 <__NVIC_EnableIRQ>
}
 8003914:	bf00      	nop
 8003916:	3708      	adds	r7, #8
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003924:	2300      	movs	r3, #0
 8003926:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800392e:	b2db      	uxtb	r3, r3
 8003930:	2b02      	cmp	r3, #2
 8003932:	d005      	beq.n	8003940 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2204      	movs	r2, #4
 8003938:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	73fb      	strb	r3, [r7, #15]
 800393e:	e037      	b.n	80039b0 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 020e 	bic.w	r2, r2, #14
 800394e:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800395a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800395e:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f022 0201 	bic.w	r2, r2, #1
 800396e:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003974:	f003 021f 	and.w	r2, r3, #31
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397c:	2101      	movs	r1, #1
 800397e:	fa01 f202 	lsl.w	r2, r1, r2
 8003982:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003988:	687a      	ldr	r2, [r7, #4]
 800398a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800398c:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00c      	beq.n	80039b0 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039a4:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80039ae:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3714      	adds	r7, #20
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr

080039ce <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b084      	sub	sp, #16
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039d6:	2300      	movs	r3, #0
 80039d8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d00d      	beq.n	8003a02 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2204      	movs	r2, #4
 80039ea:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	73fb      	strb	r3, [r7, #15]
 8003a00:	e047      	b.n	8003a92 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 020e 	bic.w	r2, r2, #14
 8003a10:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 0201 	bic.w	r2, r2, #1
 8003a20:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a30:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a36:	f003 021f 	and.w	r2, r3, #31
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3e:	2101      	movs	r1, #1
 8003a40:	fa01 f202 	lsl.w	r2, r1, r2
 8003a44:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003a4e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d00c      	beq.n	8003a72 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a62:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a66:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003a70:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2201      	movs	r2, #1
 8003a76:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d003      	beq.n	8003a92 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	4798      	blx	r3
    }
  }
  return status;
 8003a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b087      	sub	sp, #28
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003aaa:	e15a      	b.n	8003d62 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	2101      	movs	r1, #1
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ab8:	4013      	ands	r3, r2
 8003aba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	f000 814c 	beq.w	8003d5c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f003 0303 	and.w	r3, r3, #3
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d005      	beq.n	8003adc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d130      	bne.n	8003b3e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	2203      	movs	r2, #3
 8003ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aec:	43db      	mvns	r3, r3
 8003aee:	693a      	ldr	r2, [r7, #16]
 8003af0:	4013      	ands	r3, r2
 8003af2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	68da      	ldr	r2, [r3, #12]
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b12:	2201      	movs	r2, #1
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1a:	43db      	mvns	r3, r3
 8003b1c:	693a      	ldr	r2, [r7, #16]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	091b      	lsrs	r3, r3, #4
 8003b28:	f003 0201 	and.w	r2, r3, #1
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b32:	693a      	ldr	r2, [r7, #16]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f003 0303 	and.w	r3, r3, #3
 8003b46:	2b03      	cmp	r3, #3
 8003b48:	d017      	beq.n	8003b7a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	005b      	lsls	r3, r3, #1
 8003b54:	2203      	movs	r2, #3
 8003b56:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5a:	43db      	mvns	r3, r3
 8003b5c:	693a      	ldr	r2, [r7, #16]
 8003b5e:	4013      	ands	r3, r2
 8003b60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	689a      	ldr	r2, [r3, #8]
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	005b      	lsls	r3, r3, #1
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	693a      	ldr	r2, [r7, #16]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f003 0303 	and.w	r3, r3, #3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d123      	bne.n	8003bce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	08da      	lsrs	r2, r3, #3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	3208      	adds	r2, #8
 8003b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	f003 0307 	and.w	r3, r3, #7
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	220f      	movs	r2, #15
 8003b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba2:	43db      	mvns	r3, r3
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	691a      	ldr	r2, [r3, #16]
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f003 0307 	and.w	r3, r3, #7
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	08da      	lsrs	r2, r3, #3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	3208      	adds	r2, #8
 8003bc8:	6939      	ldr	r1, [r7, #16]
 8003bca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	005b      	lsls	r3, r3, #1
 8003bd8:	2203      	movs	r2, #3
 8003bda:	fa02 f303 	lsl.w	r3, r2, r3
 8003bde:	43db      	mvns	r3, r3
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	4013      	ands	r3, r2
 8003be4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f003 0203 	and.w	r2, r3, #3
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	005b      	lsls	r3, r3, #1
 8003bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f000 80a6 	beq.w	8003d5c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c10:	4b5b      	ldr	r3, [pc, #364]	@ (8003d80 <HAL_GPIO_Init+0x2e4>)
 8003c12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c14:	4a5a      	ldr	r2, [pc, #360]	@ (8003d80 <HAL_GPIO_Init+0x2e4>)
 8003c16:	f043 0301 	orr.w	r3, r3, #1
 8003c1a:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c1c:	4b58      	ldr	r3, [pc, #352]	@ (8003d80 <HAL_GPIO_Init+0x2e4>)
 8003c1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c20:	f003 0301 	and.w	r3, r3, #1
 8003c24:	60bb      	str	r3, [r7, #8]
 8003c26:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c28:	4a56      	ldr	r2, [pc, #344]	@ (8003d84 <HAL_GPIO_Init+0x2e8>)
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	089b      	lsrs	r3, r3, #2
 8003c2e:	3302      	adds	r3, #2
 8003c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	f003 0303 	and.w	r3, r3, #3
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	220f      	movs	r2, #15
 8003c40:	fa02 f303 	lsl.w	r3, r2, r3
 8003c44:	43db      	mvns	r3, r3
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	4013      	ands	r3, r2
 8003c4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003c52:	d01f      	beq.n	8003c94 <HAL_GPIO_Init+0x1f8>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a4c      	ldr	r2, [pc, #304]	@ (8003d88 <HAL_GPIO_Init+0x2ec>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d019      	beq.n	8003c90 <HAL_GPIO_Init+0x1f4>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	4a4b      	ldr	r2, [pc, #300]	@ (8003d8c <HAL_GPIO_Init+0x2f0>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d013      	beq.n	8003c8c <HAL_GPIO_Init+0x1f0>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a4a      	ldr	r2, [pc, #296]	@ (8003d90 <HAL_GPIO_Init+0x2f4>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d00d      	beq.n	8003c88 <HAL_GPIO_Init+0x1ec>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	4a49      	ldr	r2, [pc, #292]	@ (8003d94 <HAL_GPIO_Init+0x2f8>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d007      	beq.n	8003c84 <HAL_GPIO_Init+0x1e8>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a48      	ldr	r2, [pc, #288]	@ (8003d98 <HAL_GPIO_Init+0x2fc>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d101      	bne.n	8003c80 <HAL_GPIO_Init+0x1e4>
 8003c7c:	2305      	movs	r3, #5
 8003c7e:	e00a      	b.n	8003c96 <HAL_GPIO_Init+0x1fa>
 8003c80:	2306      	movs	r3, #6
 8003c82:	e008      	b.n	8003c96 <HAL_GPIO_Init+0x1fa>
 8003c84:	2304      	movs	r3, #4
 8003c86:	e006      	b.n	8003c96 <HAL_GPIO_Init+0x1fa>
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e004      	b.n	8003c96 <HAL_GPIO_Init+0x1fa>
 8003c8c:	2302      	movs	r3, #2
 8003c8e:	e002      	b.n	8003c96 <HAL_GPIO_Init+0x1fa>
 8003c90:	2301      	movs	r3, #1
 8003c92:	e000      	b.n	8003c96 <HAL_GPIO_Init+0x1fa>
 8003c94:	2300      	movs	r3, #0
 8003c96:	697a      	ldr	r2, [r7, #20]
 8003c98:	f002 0203 	and.w	r2, r2, #3
 8003c9c:	0092      	lsls	r2, r2, #2
 8003c9e:	4093      	lsls	r3, r2
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ca6:	4937      	ldr	r1, [pc, #220]	@ (8003d84 <HAL_GPIO_Init+0x2e8>)
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	089b      	lsrs	r3, r3, #2
 8003cac:	3302      	adds	r3, #2
 8003cae:	693a      	ldr	r2, [r7, #16]
 8003cb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003cb4:	4b39      	ldr	r3, [pc, #228]	@ (8003d9c <HAL_GPIO_Init+0x300>)
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	43db      	mvns	r3, r3
 8003cbe:	693a      	ldr	r2, [r7, #16]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d003      	beq.n	8003cd8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003cd8:	4a30      	ldr	r2, [pc, #192]	@ (8003d9c <HAL_GPIO_Init+0x300>)
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003cde:	4b2f      	ldr	r3, [pc, #188]	@ (8003d9c <HAL_GPIO_Init+0x300>)
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	43db      	mvns	r3, r3
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	4013      	ands	r3, r2
 8003cec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003cfa:	693a      	ldr	r2, [r7, #16]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003d02:	4a26      	ldr	r2, [pc, #152]	@ (8003d9c <HAL_GPIO_Init+0x300>)
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003d08:	4b24      	ldr	r3, [pc, #144]	@ (8003d9c <HAL_GPIO_Init+0x300>)
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	43db      	mvns	r3, r3
 8003d12:	693a      	ldr	r2, [r7, #16]
 8003d14:	4013      	ands	r3, r2
 8003d16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d003      	beq.n	8003d2c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003d24:	693a      	ldr	r2, [r7, #16]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003d2c:	4a1b      	ldr	r2, [pc, #108]	@ (8003d9c <HAL_GPIO_Init+0x300>)
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003d32:	4b1a      	ldr	r3, [pc, #104]	@ (8003d9c <HAL_GPIO_Init+0x300>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	43db      	mvns	r3, r3
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	4013      	ands	r3, r2
 8003d40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	4313      	orrs	r3, r2
 8003d54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d56:	4a11      	ldr	r2, [pc, #68]	@ (8003d9c <HAL_GPIO_Init+0x300>)
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	3301      	adds	r3, #1
 8003d60:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	fa22 f303 	lsr.w	r3, r2, r3
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f47f ae9d 	bne.w	8003aac <HAL_GPIO_Init+0x10>
  }
}
 8003d72:	bf00      	nop
 8003d74:	bf00      	nop
 8003d76:	371c      	adds	r7, #28
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	40021000 	.word	0x40021000
 8003d84:	40010000 	.word	0x40010000
 8003d88:	48000400 	.word	0x48000400
 8003d8c:	48000800 	.word	0x48000800
 8003d90:	48000c00 	.word	0x48000c00
 8003d94:	48001000 	.word	0x48001000
 8003d98:	48001400 	.word	0x48001400
 8003d9c:	40010400 	.word	0x40010400

08003da0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	460b      	mov	r3, r1
 8003daa:	807b      	strh	r3, [r7, #2]
 8003dac:	4613      	mov	r3, r2
 8003dae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003db0:	787b      	ldrb	r3, [r7, #1]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d003      	beq.n	8003dbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003db6:	887a      	ldrh	r2, [r7, #2]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003dbc:	e002      	b.n	8003dc4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003dbe:	887a      	ldrh	r2, [r7, #2]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003dc4:	bf00      	nop
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	460b      	mov	r3, r1
 8003dda:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	695b      	ldr	r3, [r3, #20]
 8003de0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003de2:	887a      	ldrh	r2, [r7, #2]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	4013      	ands	r3, r2
 8003de8:	041a      	lsls	r2, r3, #16
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	43d9      	mvns	r1, r3
 8003dee:	887b      	ldrh	r3, [r7, #2]
 8003df0:	400b      	ands	r3, r1
 8003df2:	431a      	orrs	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	619a      	str	r2, [r3, #24]
}
 8003df8:	bf00      	nop
 8003dfa:	3714      	adds	r7, #20
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003e0e:	4b08      	ldr	r3, [pc, #32]	@ (8003e30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e10:	695a      	ldr	r2, [r3, #20]
 8003e12:	88fb      	ldrh	r3, [r7, #6]
 8003e14:	4013      	ands	r3, r2
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d006      	beq.n	8003e28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e1a:	4a05      	ldr	r2, [pc, #20]	@ (8003e30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e1c:	88fb      	ldrh	r3, [r7, #6]
 8003e1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e20:	88fb      	ldrh	r3, [r7, #6]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f000 f806 	bl	8003e34 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e28:	bf00      	nop
 8003e2a:	3708      	adds	r7, #8
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	40010400 	.word	0x40010400

08003e34 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003e3e:	bf00      	nop
 8003e40:	370c      	adds	r7, #12
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
	...

08003e4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b085      	sub	sp, #20
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d141      	bne.n	8003ede <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e5a:	4b4b      	ldr	r3, [pc, #300]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e66:	d131      	bne.n	8003ecc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e68:	4b47      	ldr	r3, [pc, #284]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e6e:	4a46      	ldr	r2, [pc, #280]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e78:	4b43      	ldr	r3, [pc, #268]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e80:	4a41      	ldr	r2, [pc, #260]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e86:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003e88:	4b40      	ldr	r3, [pc, #256]	@ (8003f8c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2232      	movs	r2, #50	@ 0x32
 8003e8e:	fb02 f303 	mul.w	r3, r2, r3
 8003e92:	4a3f      	ldr	r2, [pc, #252]	@ (8003f90 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003e94:	fba2 2303 	umull	r2, r3, r2, r3
 8003e98:	0c9b      	lsrs	r3, r3, #18
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e9e:	e002      	b.n	8003ea6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	3b01      	subs	r3, #1
 8003ea4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ea6:	4b38      	ldr	r3, [pc, #224]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ea8:	695b      	ldr	r3, [r3, #20]
 8003eaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eb2:	d102      	bne.n	8003eba <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1f2      	bne.n	8003ea0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003eba:	4b33      	ldr	r3, [pc, #204]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ec2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ec6:	d158      	bne.n	8003f7a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e057      	b.n	8003f7c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ecc:	4b2e      	ldr	r3, [pc, #184]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ece:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ed2:	4a2d      	ldr	r2, [pc, #180]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ed4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ed8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003edc:	e04d      	b.n	8003f7a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ee4:	d141      	bne.n	8003f6a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003ee6:	4b28      	ldr	r3, [pc, #160]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003eee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ef2:	d131      	bne.n	8003f58 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ef4:	4b24      	ldr	r3, [pc, #144]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003efa:	4a23      	ldr	r2, [pc, #140]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003efc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f00:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f04:	4b20      	ldr	r3, [pc, #128]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f0c:	4a1e      	ldr	r2, [pc, #120]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f12:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f14:	4b1d      	ldr	r3, [pc, #116]	@ (8003f8c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2232      	movs	r2, #50	@ 0x32
 8003f1a:	fb02 f303 	mul.w	r3, r2, r3
 8003f1e:	4a1c      	ldr	r2, [pc, #112]	@ (8003f90 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003f20:	fba2 2303 	umull	r2, r3, r2, r3
 8003f24:	0c9b      	lsrs	r3, r3, #18
 8003f26:	3301      	adds	r3, #1
 8003f28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f2a:	e002      	b.n	8003f32 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f32:	4b15      	ldr	r3, [pc, #84]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f3e:	d102      	bne.n	8003f46 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1f2      	bne.n	8003f2c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f46:	4b10      	ldr	r3, [pc, #64]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f52:	d112      	bne.n	8003f7a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e011      	b.n	8003f7c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f58:	4b0b      	ldr	r3, [pc, #44]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f64:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003f68:	e007      	b.n	8003f7a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f6a:	4b07      	ldr	r3, [pc, #28]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f72:	4a05      	ldr	r2, [pc, #20]	@ (8003f88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f74:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f78:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003f7a:	2300      	movs	r3, #0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3714      	adds	r7, #20
 8003f80:	46bd      	mov	sp, r7
 8003f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f86:	4770      	bx	lr
 8003f88:	40007000 	.word	0x40007000
 8003f8c:	20000000 	.word	0x20000000
 8003f90:	431bde83 	.word	0x431bde83

08003f94 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003f94:	b480      	push	{r7}
 8003f96:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003f98:	4b05      	ldr	r3, [pc, #20]	@ (8003fb0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	4a04      	ldr	r2, [pc, #16]	@ (8003fb0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003f9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003fa2:	6093      	str	r3, [r2, #8]
}
 8003fa4:	bf00      	nop
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	40007000 	.word	0x40007000

08003fb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b088      	sub	sp, #32
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e2fe      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d075      	beq.n	80040be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fd2:	4b97      	ldr	r3, [pc, #604]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f003 030c 	and.w	r3, r3, #12
 8003fda:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003fdc:	4b94      	ldr	r3, [pc, #592]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	f003 0303 	and.w	r3, r3, #3
 8003fe4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	2b0c      	cmp	r3, #12
 8003fea:	d102      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x3e>
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	2b03      	cmp	r3, #3
 8003ff0:	d002      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x44>
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	2b08      	cmp	r3, #8
 8003ff6:	d10b      	bne.n	8004010 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ff8:	4b8d      	ldr	r3, [pc, #564]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004000:	2b00      	cmp	r3, #0
 8004002:	d05b      	beq.n	80040bc <HAL_RCC_OscConfig+0x108>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d157      	bne.n	80040bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e2d9      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004018:	d106      	bne.n	8004028 <HAL_RCC_OscConfig+0x74>
 800401a:	4b85      	ldr	r3, [pc, #532]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a84      	ldr	r2, [pc, #528]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8004020:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004024:	6013      	str	r3, [r2, #0]
 8004026:	e01d      	b.n	8004064 <HAL_RCC_OscConfig+0xb0>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004030:	d10c      	bne.n	800404c <HAL_RCC_OscConfig+0x98>
 8004032:	4b7f      	ldr	r3, [pc, #508]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a7e      	ldr	r2, [pc, #504]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8004038:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800403c:	6013      	str	r3, [r2, #0]
 800403e:	4b7c      	ldr	r3, [pc, #496]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a7b      	ldr	r2, [pc, #492]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8004044:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004048:	6013      	str	r3, [r2, #0]
 800404a:	e00b      	b.n	8004064 <HAL_RCC_OscConfig+0xb0>
 800404c:	4b78      	ldr	r3, [pc, #480]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a77      	ldr	r2, [pc, #476]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8004052:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004056:	6013      	str	r3, [r2, #0]
 8004058:	4b75      	ldr	r3, [pc, #468]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a74      	ldr	r2, [pc, #464]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 800405e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004062:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d013      	beq.n	8004094 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800406c:	f7fd ff98 	bl	8001fa0 <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004072:	e008      	b.n	8004086 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004074:	f7fd ff94 	bl	8001fa0 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	2b64      	cmp	r3, #100	@ 0x64
 8004080:	d901      	bls.n	8004086 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e29e      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004086:	4b6a      	ldr	r3, [pc, #424]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d0f0      	beq.n	8004074 <HAL_RCC_OscConfig+0xc0>
 8004092:	e014      	b.n	80040be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004094:	f7fd ff84 	bl	8001fa0 <HAL_GetTick>
 8004098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800409a:	e008      	b.n	80040ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800409c:	f7fd ff80 	bl	8001fa0 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	2b64      	cmp	r3, #100	@ 0x64
 80040a8:	d901      	bls.n	80040ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e28a      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040ae:	4b60      	ldr	r3, [pc, #384]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d1f0      	bne.n	800409c <HAL_RCC_OscConfig+0xe8>
 80040ba:	e000      	b.n	80040be <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0302 	and.w	r3, r3, #2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d075      	beq.n	80041b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040ca:	4b59      	ldr	r3, [pc, #356]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f003 030c 	and.w	r3, r3, #12
 80040d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040d4:	4b56      	ldr	r3, [pc, #344]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	f003 0303 	and.w	r3, r3, #3
 80040dc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	2b0c      	cmp	r3, #12
 80040e2:	d102      	bne.n	80040ea <HAL_RCC_OscConfig+0x136>
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d002      	beq.n	80040f0 <HAL_RCC_OscConfig+0x13c>
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	2b04      	cmp	r3, #4
 80040ee:	d11f      	bne.n	8004130 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040f0:	4b4f      	ldr	r3, [pc, #316]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d005      	beq.n	8004108 <HAL_RCC_OscConfig+0x154>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d101      	bne.n	8004108 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e25d      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004108:	4b49      	ldr	r3, [pc, #292]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	061b      	lsls	r3, r3, #24
 8004116:	4946      	ldr	r1, [pc, #280]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8004118:	4313      	orrs	r3, r2
 800411a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800411c:	4b45      	ldr	r3, [pc, #276]	@ (8004234 <HAL_RCC_OscConfig+0x280>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4618      	mov	r0, r3
 8004122:	f7fc fdfd 	bl	8000d20 <HAL_InitTick>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d043      	beq.n	80041b4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e249      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d023      	beq.n	8004180 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004138:	4b3d      	ldr	r3, [pc, #244]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a3c      	ldr	r2, [pc, #240]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 800413e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004142:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004144:	f7fd ff2c 	bl	8001fa0 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800414c:	f7fd ff28 	bl	8001fa0 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e232      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800415e:	4b34      	ldr	r3, [pc, #208]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004166:	2b00      	cmp	r3, #0
 8004168:	d0f0      	beq.n	800414c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800416a:	4b31      	ldr	r3, [pc, #196]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	061b      	lsls	r3, r3, #24
 8004178:	492d      	ldr	r1, [pc, #180]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 800417a:	4313      	orrs	r3, r2
 800417c:	604b      	str	r3, [r1, #4]
 800417e:	e01a      	b.n	80041b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004180:	4b2b      	ldr	r3, [pc, #172]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a2a      	ldr	r2, [pc, #168]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8004186:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800418a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800418c:	f7fd ff08 	bl	8001fa0 <HAL_GetTick>
 8004190:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004192:	e008      	b.n	80041a6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004194:	f7fd ff04 	bl	8001fa0 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e20e      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041a6:	4b22      	ldr	r3, [pc, #136]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1f0      	bne.n	8004194 <HAL_RCC_OscConfig+0x1e0>
 80041b2:	e000      	b.n	80041b6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041b4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0308 	and.w	r3, r3, #8
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d041      	beq.n	8004246 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d01c      	beq.n	8004204 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041ca:	4b19      	ldr	r3, [pc, #100]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 80041cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041d0:	4a17      	ldr	r2, [pc, #92]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 80041d2:	f043 0301 	orr.w	r3, r3, #1
 80041d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041da:	f7fd fee1 	bl	8001fa0 <HAL_GetTick>
 80041de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041e0:	e008      	b.n	80041f4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041e2:	f7fd fedd 	bl	8001fa0 <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d901      	bls.n	80041f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e1e7      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041f4:	4b0e      	ldr	r3, [pc, #56]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 80041f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d0ef      	beq.n	80041e2 <HAL_RCC_OscConfig+0x22e>
 8004202:	e020      	b.n	8004246 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004204:	4b0a      	ldr	r3, [pc, #40]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 8004206:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800420a:	4a09      	ldr	r2, [pc, #36]	@ (8004230 <HAL_RCC_OscConfig+0x27c>)
 800420c:	f023 0301 	bic.w	r3, r3, #1
 8004210:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004214:	f7fd fec4 	bl	8001fa0 <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800421a:	e00d      	b.n	8004238 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800421c:	f7fd fec0 	bl	8001fa0 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d906      	bls.n	8004238 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e1ca      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
 800422e:	bf00      	nop
 8004230:	40021000 	.word	0x40021000
 8004234:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004238:	4b8c      	ldr	r3, [pc, #560]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 800423a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1ea      	bne.n	800421c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 0304 	and.w	r3, r3, #4
 800424e:	2b00      	cmp	r3, #0
 8004250:	f000 80a6 	beq.w	80043a0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004254:	2300      	movs	r3, #0
 8004256:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004258:	4b84      	ldr	r3, [pc, #528]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 800425a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800425c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d101      	bne.n	8004268 <HAL_RCC_OscConfig+0x2b4>
 8004264:	2301      	movs	r3, #1
 8004266:	e000      	b.n	800426a <HAL_RCC_OscConfig+0x2b6>
 8004268:	2300      	movs	r3, #0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d00d      	beq.n	800428a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800426e:	4b7f      	ldr	r3, [pc, #508]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 8004270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004272:	4a7e      	ldr	r2, [pc, #504]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 8004274:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004278:	6593      	str	r3, [r2, #88]	@ 0x58
 800427a:	4b7c      	ldr	r3, [pc, #496]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 800427c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800427e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004282:	60fb      	str	r3, [r7, #12]
 8004284:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004286:	2301      	movs	r3, #1
 8004288:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800428a:	4b79      	ldr	r3, [pc, #484]	@ (8004470 <HAL_RCC_OscConfig+0x4bc>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004292:	2b00      	cmp	r3, #0
 8004294:	d118      	bne.n	80042c8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004296:	4b76      	ldr	r3, [pc, #472]	@ (8004470 <HAL_RCC_OscConfig+0x4bc>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a75      	ldr	r2, [pc, #468]	@ (8004470 <HAL_RCC_OscConfig+0x4bc>)
 800429c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042a2:	f7fd fe7d 	bl	8001fa0 <HAL_GetTick>
 80042a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042a8:	e008      	b.n	80042bc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042aa:	f7fd fe79 	bl	8001fa0 <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	d901      	bls.n	80042bc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e183      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042bc:	4b6c      	ldr	r3, [pc, #432]	@ (8004470 <HAL_RCC_OscConfig+0x4bc>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d0f0      	beq.n	80042aa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d108      	bne.n	80042e2 <HAL_RCC_OscConfig+0x32e>
 80042d0:	4b66      	ldr	r3, [pc, #408]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 80042d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042d6:	4a65      	ldr	r2, [pc, #404]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 80042d8:	f043 0301 	orr.w	r3, r3, #1
 80042dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042e0:	e024      	b.n	800432c <HAL_RCC_OscConfig+0x378>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	2b05      	cmp	r3, #5
 80042e8:	d110      	bne.n	800430c <HAL_RCC_OscConfig+0x358>
 80042ea:	4b60      	ldr	r3, [pc, #384]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 80042ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042f0:	4a5e      	ldr	r2, [pc, #376]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 80042f2:	f043 0304 	orr.w	r3, r3, #4
 80042f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042fa:	4b5c      	ldr	r3, [pc, #368]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 80042fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004300:	4a5a      	ldr	r2, [pc, #360]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 8004302:	f043 0301 	orr.w	r3, r3, #1
 8004306:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800430a:	e00f      	b.n	800432c <HAL_RCC_OscConfig+0x378>
 800430c:	4b57      	ldr	r3, [pc, #348]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 800430e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004312:	4a56      	ldr	r2, [pc, #344]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 8004314:	f023 0301 	bic.w	r3, r3, #1
 8004318:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800431c:	4b53      	ldr	r3, [pc, #332]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 800431e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004322:	4a52      	ldr	r2, [pc, #328]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 8004324:	f023 0304 	bic.w	r3, r3, #4
 8004328:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d016      	beq.n	8004362 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004334:	f7fd fe34 	bl	8001fa0 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800433a:	e00a      	b.n	8004352 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800433c:	f7fd fe30 	bl	8001fa0 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800434a:	4293      	cmp	r3, r2
 800434c:	d901      	bls.n	8004352 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e138      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004352:	4b46      	ldr	r3, [pc, #280]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 8004354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004358:	f003 0302 	and.w	r3, r3, #2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0ed      	beq.n	800433c <HAL_RCC_OscConfig+0x388>
 8004360:	e015      	b.n	800438e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004362:	f7fd fe1d 	bl	8001fa0 <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004368:	e00a      	b.n	8004380 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800436a:	f7fd fe19 	bl	8001fa0 <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004378:	4293      	cmp	r3, r2
 800437a:	d901      	bls.n	8004380 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e121      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004380:	4b3a      	ldr	r3, [pc, #232]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 8004382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004386:	f003 0302 	and.w	r3, r3, #2
 800438a:	2b00      	cmp	r3, #0
 800438c:	d1ed      	bne.n	800436a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800438e:	7ffb      	ldrb	r3, [r7, #31]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d105      	bne.n	80043a0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004394:	4b35      	ldr	r3, [pc, #212]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 8004396:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004398:	4a34      	ldr	r2, [pc, #208]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 800439a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800439e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0320 	and.w	r3, r3, #32
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d03c      	beq.n	8004426 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d01c      	beq.n	80043ee <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80043b4:	4b2d      	ldr	r3, [pc, #180]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 80043b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043ba:	4a2c      	ldr	r2, [pc, #176]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 80043bc:	f043 0301 	orr.w	r3, r3, #1
 80043c0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043c4:	f7fd fdec 	bl	8001fa0 <HAL_GetTick>
 80043c8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80043ca:	e008      	b.n	80043de <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80043cc:	f7fd fde8 	bl	8001fa0 <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d901      	bls.n	80043de <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e0f2      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80043de:	4b23      	ldr	r3, [pc, #140]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 80043e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d0ef      	beq.n	80043cc <HAL_RCC_OscConfig+0x418>
 80043ec:	e01b      	b.n	8004426 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80043ee:	4b1f      	ldr	r3, [pc, #124]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 80043f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043f4:	4a1d      	ldr	r2, [pc, #116]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 80043f6:	f023 0301 	bic.w	r3, r3, #1
 80043fa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043fe:	f7fd fdcf 	bl	8001fa0 <HAL_GetTick>
 8004402:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004404:	e008      	b.n	8004418 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004406:	f7fd fdcb 	bl	8001fa0 <HAL_GetTick>
 800440a:	4602      	mov	r2, r0
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	2b02      	cmp	r3, #2
 8004412:	d901      	bls.n	8004418 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	e0d5      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004418:	4b14      	ldr	r3, [pc, #80]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 800441a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1ef      	bne.n	8004406 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	69db      	ldr	r3, [r3, #28]
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 80c9 	beq.w	80045c2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004430:	4b0e      	ldr	r3, [pc, #56]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	f003 030c 	and.w	r3, r3, #12
 8004438:	2b0c      	cmp	r3, #12
 800443a:	f000 8083 	beq.w	8004544 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	69db      	ldr	r3, [r3, #28]
 8004442:	2b02      	cmp	r3, #2
 8004444:	d15e      	bne.n	8004504 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004446:	4b09      	ldr	r3, [pc, #36]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a08      	ldr	r2, [pc, #32]	@ (800446c <HAL_RCC_OscConfig+0x4b8>)
 800444c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004450:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004452:	f7fd fda5 	bl	8001fa0 <HAL_GetTick>
 8004456:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004458:	e00c      	b.n	8004474 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800445a:	f7fd fda1 	bl	8001fa0 <HAL_GetTick>
 800445e:	4602      	mov	r2, r0
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	2b02      	cmp	r3, #2
 8004466:	d905      	bls.n	8004474 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004468:	2303      	movs	r3, #3
 800446a:	e0ab      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
 800446c:	40021000 	.word	0x40021000
 8004470:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004474:	4b55      	ldr	r3, [pc, #340]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1ec      	bne.n	800445a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004480:	4b52      	ldr	r3, [pc, #328]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 8004482:	68da      	ldr	r2, [r3, #12]
 8004484:	4b52      	ldr	r3, [pc, #328]	@ (80045d0 <HAL_RCC_OscConfig+0x61c>)
 8004486:	4013      	ands	r3, r2
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	6a11      	ldr	r1, [r2, #32]
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004490:	3a01      	subs	r2, #1
 8004492:	0112      	lsls	r2, r2, #4
 8004494:	4311      	orrs	r1, r2
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800449a:	0212      	lsls	r2, r2, #8
 800449c:	4311      	orrs	r1, r2
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80044a2:	0852      	lsrs	r2, r2, #1
 80044a4:	3a01      	subs	r2, #1
 80044a6:	0552      	lsls	r2, r2, #21
 80044a8:	4311      	orrs	r1, r2
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80044ae:	0852      	lsrs	r2, r2, #1
 80044b0:	3a01      	subs	r2, #1
 80044b2:	0652      	lsls	r2, r2, #25
 80044b4:	4311      	orrs	r1, r2
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80044ba:	06d2      	lsls	r2, r2, #27
 80044bc:	430a      	orrs	r2, r1
 80044be:	4943      	ldr	r1, [pc, #268]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044c4:	4b41      	ldr	r3, [pc, #260]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a40      	ldr	r2, [pc, #256]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 80044ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044ce:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044d0:	4b3e      	ldr	r3, [pc, #248]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	4a3d      	ldr	r2, [pc, #244]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 80044d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044da:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044dc:	f7fd fd60 	bl	8001fa0 <HAL_GetTick>
 80044e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044e2:	e008      	b.n	80044f6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044e4:	f7fd fd5c 	bl	8001fa0 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e066      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044f6:	4b35      	ldr	r3, [pc, #212]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0f0      	beq.n	80044e4 <HAL_RCC_OscConfig+0x530>
 8004502:	e05e      	b.n	80045c2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004504:	4b31      	ldr	r3, [pc, #196]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a30      	ldr	r2, [pc, #192]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 800450a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800450e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004510:	f7fd fd46 	bl	8001fa0 <HAL_GetTick>
 8004514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004516:	e008      	b.n	800452a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004518:	f7fd fd42 	bl	8001fa0 <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	2b02      	cmp	r3, #2
 8004524:	d901      	bls.n	800452a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e04c      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800452a:	4b28      	ldr	r3, [pc, #160]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d1f0      	bne.n	8004518 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004536:	4b25      	ldr	r3, [pc, #148]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 8004538:	68da      	ldr	r2, [r3, #12]
 800453a:	4924      	ldr	r1, [pc, #144]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 800453c:	4b25      	ldr	r3, [pc, #148]	@ (80045d4 <HAL_RCC_OscConfig+0x620>)
 800453e:	4013      	ands	r3, r2
 8004540:	60cb      	str	r3, [r1, #12]
 8004542:	e03e      	b.n	80045c2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d101      	bne.n	8004550 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e039      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004550:	4b1e      	ldr	r3, [pc, #120]	@ (80045cc <HAL_RCC_OscConfig+0x618>)
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	f003 0203 	and.w	r2, r3, #3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	429a      	cmp	r2, r3
 8004562:	d12c      	bne.n	80045be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456e:	3b01      	subs	r3, #1
 8004570:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004572:	429a      	cmp	r2, r3
 8004574:	d123      	bne.n	80045be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004580:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004582:	429a      	cmp	r2, r3
 8004584:	d11b      	bne.n	80045be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004590:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004592:	429a      	cmp	r2, r3
 8004594:	d113      	bne.n	80045be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a0:	085b      	lsrs	r3, r3, #1
 80045a2:	3b01      	subs	r3, #1
 80045a4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d109      	bne.n	80045be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045b4:	085b      	lsrs	r3, r3, #1
 80045b6:	3b01      	subs	r3, #1
 80045b8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d001      	beq.n	80045c2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e000      	b.n	80045c4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3720      	adds	r7, #32
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	40021000 	.word	0x40021000
 80045d0:	019f800c 	.word	0x019f800c
 80045d4:	feeefffc 	.word	0xfeeefffc

080045d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b086      	sub	sp, #24
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80045e2:	2300      	movs	r3, #0
 80045e4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d101      	bne.n	80045f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e11e      	b.n	800482e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045f0:	4b91      	ldr	r3, [pc, #580]	@ (8004838 <HAL_RCC_ClockConfig+0x260>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 030f 	and.w	r3, r3, #15
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d910      	bls.n	8004620 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045fe:	4b8e      	ldr	r3, [pc, #568]	@ (8004838 <HAL_RCC_ClockConfig+0x260>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f023 020f 	bic.w	r2, r3, #15
 8004606:	498c      	ldr	r1, [pc, #560]	@ (8004838 <HAL_RCC_ClockConfig+0x260>)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	4313      	orrs	r3, r2
 800460c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800460e:	4b8a      	ldr	r3, [pc, #552]	@ (8004838 <HAL_RCC_ClockConfig+0x260>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 030f 	and.w	r3, r3, #15
 8004616:	683a      	ldr	r2, [r7, #0]
 8004618:	429a      	cmp	r2, r3
 800461a:	d001      	beq.n	8004620 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e106      	b.n	800482e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0301 	and.w	r3, r3, #1
 8004628:	2b00      	cmp	r3, #0
 800462a:	d073      	beq.n	8004714 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	2b03      	cmp	r3, #3
 8004632:	d129      	bne.n	8004688 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004634:	4b81      	ldr	r3, [pc, #516]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d101      	bne.n	8004644 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e0f4      	b.n	800482e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004644:	f000 f9d0 	bl	80049e8 <RCC_GetSysClockFreqFromPLLSource>
 8004648:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	4a7c      	ldr	r2, [pc, #496]	@ (8004840 <HAL_RCC_ClockConfig+0x268>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d93f      	bls.n	80046d2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004652:	4b7a      	ldr	r3, [pc, #488]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d009      	beq.n	8004672 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004666:	2b00      	cmp	r3, #0
 8004668:	d033      	beq.n	80046d2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800466e:	2b00      	cmp	r3, #0
 8004670:	d12f      	bne.n	80046d2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004672:	4b72      	ldr	r3, [pc, #456]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800467a:	4a70      	ldr	r2, [pc, #448]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 800467c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004680:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004682:	2380      	movs	r3, #128	@ 0x80
 8004684:	617b      	str	r3, [r7, #20]
 8004686:	e024      	b.n	80046d2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	2b02      	cmp	r3, #2
 800468e:	d107      	bne.n	80046a0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004690:	4b6a      	ldr	r3, [pc, #424]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d109      	bne.n	80046b0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e0c6      	b.n	800482e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046a0:	4b66      	ldr	r3, [pc, #408]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d101      	bne.n	80046b0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e0be      	b.n	800482e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80046b0:	f000 f8ce 	bl	8004850 <HAL_RCC_GetSysClockFreq>
 80046b4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	4a61      	ldr	r2, [pc, #388]	@ (8004840 <HAL_RCC_ClockConfig+0x268>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d909      	bls.n	80046d2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80046be:	4b5f      	ldr	r3, [pc, #380]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80046c6:	4a5d      	ldr	r2, [pc, #372]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 80046c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046cc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80046ce:	2380      	movs	r3, #128	@ 0x80
 80046d0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80046d2:	4b5a      	ldr	r3, [pc, #360]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f023 0203 	bic.w	r2, r3, #3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	4957      	ldr	r1, [pc, #348]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046e4:	f7fd fc5c 	bl	8001fa0 <HAL_GetTick>
 80046e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ea:	e00a      	b.n	8004702 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046ec:	f7fd fc58 	bl	8001fa0 <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d901      	bls.n	8004702 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e095      	b.n	800482e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004702:	4b4e      	ldr	r3, [pc, #312]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	f003 020c 	and.w	r2, r3, #12
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	429a      	cmp	r2, r3
 8004712:	d1eb      	bne.n	80046ec <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d023      	beq.n	8004768 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0304 	and.w	r3, r3, #4
 8004728:	2b00      	cmp	r3, #0
 800472a:	d005      	beq.n	8004738 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800472c:	4b43      	ldr	r3, [pc, #268]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	4a42      	ldr	r2, [pc, #264]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 8004732:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004736:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0308 	and.w	r3, r3, #8
 8004740:	2b00      	cmp	r3, #0
 8004742:	d007      	beq.n	8004754 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004744:	4b3d      	ldr	r3, [pc, #244]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800474c:	4a3b      	ldr	r2, [pc, #236]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 800474e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004752:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004754:	4b39      	ldr	r3, [pc, #228]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	4936      	ldr	r1, [pc, #216]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 8004762:	4313      	orrs	r3, r2
 8004764:	608b      	str	r3, [r1, #8]
 8004766:	e008      	b.n	800477a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	2b80      	cmp	r3, #128	@ 0x80
 800476c:	d105      	bne.n	800477a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800476e:	4b33      	ldr	r3, [pc, #204]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	4a32      	ldr	r2, [pc, #200]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 8004774:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004778:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800477a:	4b2f      	ldr	r3, [pc, #188]	@ (8004838 <HAL_RCC_ClockConfig+0x260>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 030f 	and.w	r3, r3, #15
 8004782:	683a      	ldr	r2, [r7, #0]
 8004784:	429a      	cmp	r2, r3
 8004786:	d21d      	bcs.n	80047c4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004788:	4b2b      	ldr	r3, [pc, #172]	@ (8004838 <HAL_RCC_ClockConfig+0x260>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f023 020f 	bic.w	r2, r3, #15
 8004790:	4929      	ldr	r1, [pc, #164]	@ (8004838 <HAL_RCC_ClockConfig+0x260>)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	4313      	orrs	r3, r2
 8004796:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004798:	f7fd fc02 	bl	8001fa0 <HAL_GetTick>
 800479c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800479e:	e00a      	b.n	80047b6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047a0:	f7fd fbfe 	bl	8001fa0 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e03b      	b.n	800482e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047b6:	4b20      	ldr	r3, [pc, #128]	@ (8004838 <HAL_RCC_ClockConfig+0x260>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 030f 	and.w	r3, r3, #15
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d1ed      	bne.n	80047a0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0304 	and.w	r3, r3, #4
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d008      	beq.n	80047e2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047d0:	4b1a      	ldr	r3, [pc, #104]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	4917      	ldr	r1, [pc, #92]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 80047de:	4313      	orrs	r3, r2
 80047e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 0308 	and.w	r3, r3, #8
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d009      	beq.n	8004802 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047ee:	4b13      	ldr	r3, [pc, #76]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	00db      	lsls	r3, r3, #3
 80047fc:	490f      	ldr	r1, [pc, #60]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004802:	f000 f825 	bl	8004850 <HAL_RCC_GetSysClockFreq>
 8004806:	4602      	mov	r2, r0
 8004808:	4b0c      	ldr	r3, [pc, #48]	@ (800483c <HAL_RCC_ClockConfig+0x264>)
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	091b      	lsrs	r3, r3, #4
 800480e:	f003 030f 	and.w	r3, r3, #15
 8004812:	490c      	ldr	r1, [pc, #48]	@ (8004844 <HAL_RCC_ClockConfig+0x26c>)
 8004814:	5ccb      	ldrb	r3, [r1, r3]
 8004816:	f003 031f 	and.w	r3, r3, #31
 800481a:	fa22 f303 	lsr.w	r3, r2, r3
 800481e:	4a0a      	ldr	r2, [pc, #40]	@ (8004848 <HAL_RCC_ClockConfig+0x270>)
 8004820:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004822:	4b0a      	ldr	r3, [pc, #40]	@ (800484c <HAL_RCC_ClockConfig+0x274>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4618      	mov	r0, r3
 8004828:	f7fc fa7a 	bl	8000d20 <HAL_InitTick>
 800482c:	4603      	mov	r3, r0
}
 800482e:	4618      	mov	r0, r3
 8004830:	3718      	adds	r7, #24
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	40022000 	.word	0x40022000
 800483c:	40021000 	.word	0x40021000
 8004840:	04c4b400 	.word	0x04c4b400
 8004844:	08009970 	.word	0x08009970
 8004848:	20000000 	.word	0x20000000
 800484c:	20000004 	.word	0x20000004

08004850 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004850:	b480      	push	{r7}
 8004852:	b087      	sub	sp, #28
 8004854:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004856:	4b2c      	ldr	r3, [pc, #176]	@ (8004908 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f003 030c 	and.w	r3, r3, #12
 800485e:	2b04      	cmp	r3, #4
 8004860:	d102      	bne.n	8004868 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004862:	4b2a      	ldr	r3, [pc, #168]	@ (800490c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004864:	613b      	str	r3, [r7, #16]
 8004866:	e047      	b.n	80048f8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004868:	4b27      	ldr	r3, [pc, #156]	@ (8004908 <HAL_RCC_GetSysClockFreq+0xb8>)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f003 030c 	and.w	r3, r3, #12
 8004870:	2b08      	cmp	r3, #8
 8004872:	d102      	bne.n	800487a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004874:	4b26      	ldr	r3, [pc, #152]	@ (8004910 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004876:	613b      	str	r3, [r7, #16]
 8004878:	e03e      	b.n	80048f8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800487a:	4b23      	ldr	r3, [pc, #140]	@ (8004908 <HAL_RCC_GetSysClockFreq+0xb8>)
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f003 030c 	and.w	r3, r3, #12
 8004882:	2b0c      	cmp	r3, #12
 8004884:	d136      	bne.n	80048f4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004886:	4b20      	ldr	r3, [pc, #128]	@ (8004908 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	f003 0303 	and.w	r3, r3, #3
 800488e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004890:	4b1d      	ldr	r3, [pc, #116]	@ (8004908 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	091b      	lsrs	r3, r3, #4
 8004896:	f003 030f 	and.w	r3, r3, #15
 800489a:	3301      	adds	r3, #1
 800489c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2b03      	cmp	r3, #3
 80048a2:	d10c      	bne.n	80048be <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80048a4:	4a1a      	ldr	r2, [pc, #104]	@ (8004910 <HAL_RCC_GetSysClockFreq+0xc0>)
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048ac:	4a16      	ldr	r2, [pc, #88]	@ (8004908 <HAL_RCC_GetSysClockFreq+0xb8>)
 80048ae:	68d2      	ldr	r2, [r2, #12]
 80048b0:	0a12      	lsrs	r2, r2, #8
 80048b2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80048b6:	fb02 f303 	mul.w	r3, r2, r3
 80048ba:	617b      	str	r3, [r7, #20]
      break;
 80048bc:	e00c      	b.n	80048d8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80048be:	4a13      	ldr	r2, [pc, #76]	@ (800490c <HAL_RCC_GetSysClockFreq+0xbc>)
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80048c6:	4a10      	ldr	r2, [pc, #64]	@ (8004908 <HAL_RCC_GetSysClockFreq+0xb8>)
 80048c8:	68d2      	ldr	r2, [r2, #12]
 80048ca:	0a12      	lsrs	r2, r2, #8
 80048cc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80048d0:	fb02 f303 	mul.w	r3, r2, r3
 80048d4:	617b      	str	r3, [r7, #20]
      break;
 80048d6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80048d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004908 <HAL_RCC_GetSysClockFreq+0xb8>)
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	0e5b      	lsrs	r3, r3, #25
 80048de:	f003 0303 	and.w	r3, r3, #3
 80048e2:	3301      	adds	r3, #1
 80048e4:	005b      	lsls	r3, r3, #1
 80048e6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f0:	613b      	str	r3, [r7, #16]
 80048f2:	e001      	b.n	80048f8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80048f4:	2300      	movs	r3, #0
 80048f6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80048f8:	693b      	ldr	r3, [r7, #16]
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	371c      	adds	r7, #28
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	40021000 	.word	0x40021000
 800490c:	00f42400 	.word	0x00f42400
 8004910:	016e3600 	.word	0x016e3600

08004914 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004914:	b480      	push	{r7}
 8004916:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004918:	4b03      	ldr	r3, [pc, #12]	@ (8004928 <HAL_RCC_GetHCLKFreq+0x14>)
 800491a:	681b      	ldr	r3, [r3, #0]
}
 800491c:	4618      	mov	r0, r3
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	20000000 	.word	0x20000000

0800492c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004930:	f7ff fff0 	bl	8004914 <HAL_RCC_GetHCLKFreq>
 8004934:	4602      	mov	r2, r0
 8004936:	4b06      	ldr	r3, [pc, #24]	@ (8004950 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	0a1b      	lsrs	r3, r3, #8
 800493c:	f003 0307 	and.w	r3, r3, #7
 8004940:	4904      	ldr	r1, [pc, #16]	@ (8004954 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004942:	5ccb      	ldrb	r3, [r1, r3]
 8004944:	f003 031f 	and.w	r3, r3, #31
 8004948:	fa22 f303 	lsr.w	r3, r2, r3
}
 800494c:	4618      	mov	r0, r3
 800494e:	bd80      	pop	{r7, pc}
 8004950:	40021000 	.word	0x40021000
 8004954:	08009980 	.word	0x08009980

08004958 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800495c:	f7ff ffda 	bl	8004914 <HAL_RCC_GetHCLKFreq>
 8004960:	4602      	mov	r2, r0
 8004962:	4b06      	ldr	r3, [pc, #24]	@ (800497c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	0adb      	lsrs	r3, r3, #11
 8004968:	f003 0307 	and.w	r3, r3, #7
 800496c:	4904      	ldr	r1, [pc, #16]	@ (8004980 <HAL_RCC_GetPCLK2Freq+0x28>)
 800496e:	5ccb      	ldrb	r3, [r1, r3]
 8004970:	f003 031f 	and.w	r3, r3, #31
 8004974:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004978:	4618      	mov	r0, r3
 800497a:	bd80      	pop	{r7, pc}
 800497c:	40021000 	.word	0x40021000
 8004980:	08009980 	.word	0x08009980

08004984 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	220f      	movs	r2, #15
 8004992:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004994:	4b12      	ldr	r3, [pc, #72]	@ (80049e0 <HAL_RCC_GetClockConfig+0x5c>)
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f003 0203 	and.w	r2, r3, #3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80049a0:	4b0f      	ldr	r3, [pc, #60]	@ (80049e0 <HAL_RCC_GetClockConfig+0x5c>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80049ac:	4b0c      	ldr	r3, [pc, #48]	@ (80049e0 <HAL_RCC_GetClockConfig+0x5c>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80049b8:	4b09      	ldr	r3, [pc, #36]	@ (80049e0 <HAL_RCC_GetClockConfig+0x5c>)
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	08db      	lsrs	r3, r3, #3
 80049be:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80049c6:	4b07      	ldr	r3, [pc, #28]	@ (80049e4 <HAL_RCC_GetClockConfig+0x60>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 020f 	and.w	r2, r3, #15
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	601a      	str	r2, [r3, #0]
}
 80049d2:	bf00      	nop
 80049d4:	370c      	adds	r7, #12
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	40021000 	.word	0x40021000
 80049e4:	40022000 	.word	0x40022000

080049e8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b087      	sub	sp, #28
 80049ec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80049ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004a68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	f003 0303 	and.w	r3, r3, #3
 80049f6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80049f8:	4b1b      	ldr	r3, [pc, #108]	@ (8004a68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	091b      	lsrs	r3, r3, #4
 80049fe:	f003 030f 	and.w	r3, r3, #15
 8004a02:	3301      	adds	r3, #1
 8004a04:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	2b03      	cmp	r3, #3
 8004a0a:	d10c      	bne.n	8004a26 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a0c:	4a17      	ldr	r2, [pc, #92]	@ (8004a6c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a14:	4a14      	ldr	r2, [pc, #80]	@ (8004a68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a16:	68d2      	ldr	r2, [r2, #12]
 8004a18:	0a12      	lsrs	r2, r2, #8
 8004a1a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004a1e:	fb02 f303 	mul.w	r3, r2, r3
 8004a22:	617b      	str	r3, [r7, #20]
    break;
 8004a24:	e00c      	b.n	8004a40 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a26:	4a12      	ldr	r2, [pc, #72]	@ (8004a70 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a2e:	4a0e      	ldr	r2, [pc, #56]	@ (8004a68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a30:	68d2      	ldr	r2, [r2, #12]
 8004a32:	0a12      	lsrs	r2, r2, #8
 8004a34:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004a38:	fb02 f303 	mul.w	r3, r2, r3
 8004a3c:	617b      	str	r3, [r7, #20]
    break;
 8004a3e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a40:	4b09      	ldr	r3, [pc, #36]	@ (8004a68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	0e5b      	lsrs	r3, r3, #25
 8004a46:	f003 0303 	and.w	r3, r3, #3
 8004a4a:	3301      	adds	r3, #1
 8004a4c:	005b      	lsls	r3, r3, #1
 8004a4e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004a50:	697a      	ldr	r2, [r7, #20]
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a58:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004a5a:	687b      	ldr	r3, [r7, #4]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	371c      	adds	r7, #28
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr
 8004a68:	40021000 	.word	0x40021000
 8004a6c:	016e3600 	.word	0x016e3600
 8004a70:	00f42400 	.word	0x00f42400

08004a74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b086      	sub	sp, #24
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a80:	2300      	movs	r3, #0
 8004a82:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	f000 8098 	beq.w	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a92:	2300      	movs	r3, #0
 8004a94:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a96:	4b43      	ldr	r3, [pc, #268]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10d      	bne.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aa2:	4b40      	ldr	r3, [pc, #256]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aa6:	4a3f      	ldr	r2, [pc, #252]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004aa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aac:	6593      	str	r3, [r2, #88]	@ 0x58
 8004aae:	4b3d      	ldr	r3, [pc, #244]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ab6:	60bb      	str	r3, [r7, #8]
 8004ab8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004aba:	2301      	movs	r3, #1
 8004abc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004abe:	4b3a      	ldr	r3, [pc, #232]	@ (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a39      	ldr	r2, [pc, #228]	@ (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ac4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ac8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004aca:	f7fd fa69 	bl	8001fa0 <HAL_GetTick>
 8004ace:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ad0:	e009      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ad2:	f7fd fa65 	bl	8001fa0 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d902      	bls.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	74fb      	strb	r3, [r7, #19]
        break;
 8004ae4:	e005      	b.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ae6:	4b30      	ldr	r3, [pc, #192]	@ (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d0ef      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004af2:	7cfb      	ldrb	r3, [r7, #19]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d159      	bne.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004af8:	4b2a      	ldr	r3, [pc, #168]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004afe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b02:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d01e      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d019      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004b14:	4b23      	ldr	r3, [pc, #140]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b1e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b20:	4b20      	ldr	r3, [pc, #128]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b26:	4a1f      	ldr	r2, [pc, #124]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b30:	4b1c      	ldr	r3, [pc, #112]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b36:	4a1b      	ldr	r2, [pc, #108]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004b40:	4a18      	ldr	r2, [pc, #96]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d016      	beq.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b52:	f7fd fa25 	bl	8001fa0 <HAL_GetTick>
 8004b56:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b58:	e00b      	b.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b5a:	f7fd fa21 	bl	8001fa0 <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d902      	bls.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	74fb      	strb	r3, [r7, #19]
            break;
 8004b70:	e006      	b.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b72:	4b0c      	ldr	r3, [pc, #48]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b78:	f003 0302 	and.w	r3, r3, #2
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d0ec      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004b80:	7cfb      	ldrb	r3, [r7, #19]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d10b      	bne.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b86:	4b07      	ldr	r3, [pc, #28]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b94:	4903      	ldr	r1, [pc, #12]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b96:	4313      	orrs	r3, r2
 8004b98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004b9c:	e008      	b.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b9e:	7cfb      	ldrb	r3, [r7, #19]
 8004ba0:	74bb      	strb	r3, [r7, #18]
 8004ba2:	e005      	b.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004ba4:	40021000 	.word	0x40021000
 8004ba8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bac:	7cfb      	ldrb	r3, [r7, #19]
 8004bae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bb0:	7c7b      	ldrb	r3, [r7, #17]
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d105      	bne.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bb6:	4ba7      	ldr	r3, [pc, #668]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bba:	4aa6      	ldr	r2, [pc, #664]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bc0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d00a      	beq.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004bce:	4ba1      	ldr	r3, [pc, #644]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd4:	f023 0203 	bic.w	r2, r3, #3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	499d      	ldr	r1, [pc, #628]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bde:	4313      	orrs	r3, r2
 8004be0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0302 	and.w	r3, r3, #2
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00a      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004bf0:	4b98      	ldr	r3, [pc, #608]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf6:	f023 020c 	bic.w	r2, r3, #12
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	4995      	ldr	r1, [pc, #596]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0304 	and.w	r3, r3, #4
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d00a      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004c12:	4b90      	ldr	r3, [pc, #576]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c18:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	498c      	ldr	r1, [pc, #560]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c22:	4313      	orrs	r3, r2
 8004c24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 0308 	and.w	r3, r3, #8
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00a      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c34:	4b87      	ldr	r3, [pc, #540]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c3a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	4984      	ldr	r1, [pc, #528]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c44:	4313      	orrs	r3, r2
 8004c46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0310 	and.w	r3, r3, #16
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d00a      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c56:	4b7f      	ldr	r3, [pc, #508]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	497b      	ldr	r1, [pc, #492]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c66:	4313      	orrs	r3, r2
 8004c68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0320 	and.w	r3, r3, #32
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d00a      	beq.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004c78:	4b76      	ldr	r3, [pc, #472]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c7e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	4973      	ldr	r1, [pc, #460]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d00a      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c9a:	4b6e      	ldr	r3, [pc, #440]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ca0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	69db      	ldr	r3, [r3, #28]
 8004ca8:	496a      	ldr	r1, [pc, #424]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004caa:	4313      	orrs	r3, r2
 8004cac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d00a      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004cbc:	4b65      	ldr	r3, [pc, #404]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cc2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a1b      	ldr	r3, [r3, #32]
 8004cca:	4962      	ldr	r1, [pc, #392]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00a      	beq.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004cde:	4b5d      	ldr	r3, [pc, #372]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ce4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cec:	4959      	ldr	r1, [pc, #356]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d00a      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004d00:	4b54      	ldr	r3, [pc, #336]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d06:	f023 0203 	bic.w	r2, r3, #3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d0e:	4951      	ldr	r1, [pc, #324]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d10:	4313      	orrs	r3, r2
 8004d12:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d00a      	beq.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d22:	4b4c      	ldr	r3, [pc, #304]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d28:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d30:	4948      	ldr	r1, [pc, #288]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d32:	4313      	orrs	r3, r2
 8004d34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d015      	beq.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d44:	4b43      	ldr	r3, [pc, #268]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d52:	4940      	ldr	r1, [pc, #256]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d62:	d105      	bne.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d64:	4b3b      	ldr	r3, [pc, #236]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	4a3a      	ldr	r2, [pc, #232]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d6e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d015      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004d7c:	4b35      	ldr	r3, [pc, #212]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d82:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d8a:	4932      	ldr	r1, [pc, #200]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d9a:	d105      	bne.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d9c:	4b2d      	ldr	r3, [pc, #180]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	4a2c      	ldr	r2, [pc, #176]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004da2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004da6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d015      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004db4:	4b27      	ldr	r3, [pc, #156]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dba:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc2:	4924      	ldr	r1, [pc, #144]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004dd2:	d105      	bne.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dd4:	4b1f      	ldr	r3, [pc, #124]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dd6:	68db      	ldr	r3, [r3, #12]
 8004dd8:	4a1e      	ldr	r2, [pc, #120]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dde:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d015      	beq.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004dec:	4b19      	ldr	r3, [pc, #100]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004df2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dfa:	4916      	ldr	r1, [pc, #88]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e0a:	d105      	bne.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e0c:	4b11      	ldr	r3, [pc, #68]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	4a10      	ldr	r2, [pc, #64]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e16:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d019      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e24:	4b0b      	ldr	r3, [pc, #44]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e2a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e32:	4908      	ldr	r1, [pc, #32]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e34:	4313      	orrs	r3, r2
 8004e36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e42:	d109      	bne.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e44:	4b03      	ldr	r3, [pc, #12]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	4a02      	ldr	r2, [pc, #8]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e4e:	60d3      	str	r3, [r2, #12]
 8004e50:	e002      	b.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004e52:	bf00      	nop
 8004e54:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d015      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004e64:	4b29      	ldr	r3, [pc, #164]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e6a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e72:	4926      	ldr	r1, [pc, #152]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e82:	d105      	bne.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004e84:	4b21      	ldr	r3, [pc, #132]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	4a20      	ldr	r2, [pc, #128]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e8e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d015      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ea2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eaa:	4918      	ldr	r1, [pc, #96]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eba:	d105      	bne.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004ebc:	4b13      	ldr	r3, [pc, #76]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	4a12      	ldr	r2, [pc, #72]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ec6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d015      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004ed4:	4b0d      	ldr	r3, [pc, #52]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ed6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004eda:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ee2:	490a      	ldr	r1, [pc, #40]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ef2:	d105      	bne.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ef4:	4b05      	ldr	r3, [pc, #20]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	4a04      	ldr	r2, [pc, #16]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004efa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004efe:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004f00:	7cbb      	ldrb	r3, [r7, #18]
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3718      	adds	r7, #24
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	40021000 	.word	0x40021000

08004f10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d101      	bne.n	8004f22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e049      	b.n	8004fb6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d106      	bne.n	8004f3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 f841 	bl	8004fbe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2202      	movs	r2, #2
 8004f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	3304      	adds	r3, #4
 8004f4c:	4619      	mov	r1, r3
 8004f4e:	4610      	mov	r0, r2
 8004f50:	f000 fd4a 	bl	80059e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3708      	adds	r7, #8
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}

08004fbe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b083      	sub	sp, #12
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004fc6:	bf00      	nop
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
	...

08004fd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d001      	beq.n	8004fec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e054      	b.n	8005096 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2202      	movs	r2, #2
 8004ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68da      	ldr	r2, [r3, #12]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 0201 	orr.w	r2, r2, #1
 8005002:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a26      	ldr	r2, [pc, #152]	@ (80050a4 <HAL_TIM_Base_Start_IT+0xd0>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d022      	beq.n	8005054 <HAL_TIM_Base_Start_IT+0x80>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005016:	d01d      	beq.n	8005054 <HAL_TIM_Base_Start_IT+0x80>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a22      	ldr	r2, [pc, #136]	@ (80050a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d018      	beq.n	8005054 <HAL_TIM_Base_Start_IT+0x80>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a21      	ldr	r2, [pc, #132]	@ (80050ac <HAL_TIM_Base_Start_IT+0xd8>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d013      	beq.n	8005054 <HAL_TIM_Base_Start_IT+0x80>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a1f      	ldr	r2, [pc, #124]	@ (80050b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d00e      	beq.n	8005054 <HAL_TIM_Base_Start_IT+0x80>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a1e      	ldr	r2, [pc, #120]	@ (80050b4 <HAL_TIM_Base_Start_IT+0xe0>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d009      	beq.n	8005054 <HAL_TIM_Base_Start_IT+0x80>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a1c      	ldr	r2, [pc, #112]	@ (80050b8 <HAL_TIM_Base_Start_IT+0xe4>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d004      	beq.n	8005054 <HAL_TIM_Base_Start_IT+0x80>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a1b      	ldr	r2, [pc, #108]	@ (80050bc <HAL_TIM_Base_Start_IT+0xe8>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d115      	bne.n	8005080 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689a      	ldr	r2, [r3, #8]
 800505a:	4b19      	ldr	r3, [pc, #100]	@ (80050c0 <HAL_TIM_Base_Start_IT+0xec>)
 800505c:	4013      	ands	r3, r2
 800505e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2b06      	cmp	r3, #6
 8005064:	d015      	beq.n	8005092 <HAL_TIM_Base_Start_IT+0xbe>
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800506c:	d011      	beq.n	8005092 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f042 0201 	orr.w	r2, r2, #1
 800507c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800507e:	e008      	b.n	8005092 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f042 0201 	orr.w	r2, r2, #1
 800508e:	601a      	str	r2, [r3, #0]
 8005090:	e000      	b.n	8005094 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005092:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	3714      	adds	r7, #20
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	40012c00 	.word	0x40012c00
 80050a8:	40000400 	.word	0x40000400
 80050ac:	40000800 	.word	0x40000800
 80050b0:	40000c00 	.word	0x40000c00
 80050b4:	40013400 	.word	0x40013400
 80050b8:	40014000 	.word	0x40014000
 80050bc:	40015000 	.word	0x40015000
 80050c0:	00010007 	.word	0x00010007

080050c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b082      	sub	sp, #8
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d101      	bne.n	80050d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e049      	b.n	800516a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d106      	bne.n	80050f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f7fc f812 	bl	8001114 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2202      	movs	r2, #2
 80050f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	3304      	adds	r3, #4
 8005100:	4619      	mov	r1, r3
 8005102:	4610      	mov	r0, r2
 8005104:	f000 fc70 	bl	80059e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3708      	adds	r7, #8
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
	...

08005174 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
 800517c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d109      	bne.n	8005198 <HAL_TIM_PWM_Start+0x24>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800518a:	b2db      	uxtb	r3, r3
 800518c:	2b01      	cmp	r3, #1
 800518e:	bf14      	ite	ne
 8005190:	2301      	movne	r3, #1
 8005192:	2300      	moveq	r3, #0
 8005194:	b2db      	uxtb	r3, r3
 8005196:	e03c      	b.n	8005212 <HAL_TIM_PWM_Start+0x9e>
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	2b04      	cmp	r3, #4
 800519c:	d109      	bne.n	80051b2 <HAL_TIM_PWM_Start+0x3e>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	bf14      	ite	ne
 80051aa:	2301      	movne	r3, #1
 80051ac:	2300      	moveq	r3, #0
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	e02f      	b.n	8005212 <HAL_TIM_PWM_Start+0x9e>
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	2b08      	cmp	r3, #8
 80051b6:	d109      	bne.n	80051cc <HAL_TIM_PWM_Start+0x58>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	bf14      	ite	ne
 80051c4:	2301      	movne	r3, #1
 80051c6:	2300      	moveq	r3, #0
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	e022      	b.n	8005212 <HAL_TIM_PWM_Start+0x9e>
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	2b0c      	cmp	r3, #12
 80051d0:	d109      	bne.n	80051e6 <HAL_TIM_PWM_Start+0x72>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	2b01      	cmp	r3, #1
 80051dc:	bf14      	ite	ne
 80051de:	2301      	movne	r3, #1
 80051e0:	2300      	moveq	r3, #0
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	e015      	b.n	8005212 <HAL_TIM_PWM_Start+0x9e>
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	2b10      	cmp	r3, #16
 80051ea:	d109      	bne.n	8005200 <HAL_TIM_PWM_Start+0x8c>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	bf14      	ite	ne
 80051f8:	2301      	movne	r3, #1
 80051fa:	2300      	moveq	r3, #0
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	e008      	b.n	8005212 <HAL_TIM_PWM_Start+0x9e>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b01      	cmp	r3, #1
 800520a:	bf14      	ite	ne
 800520c:	2301      	movne	r3, #1
 800520e:	2300      	moveq	r3, #0
 8005210:	b2db      	uxtb	r3, r3
 8005212:	2b00      	cmp	r3, #0
 8005214:	d001      	beq.n	800521a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e0a6      	b.n	8005368 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d104      	bne.n	800522a <HAL_TIM_PWM_Start+0xb6>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2202      	movs	r2, #2
 8005224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005228:	e023      	b.n	8005272 <HAL_TIM_PWM_Start+0xfe>
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	2b04      	cmp	r3, #4
 800522e:	d104      	bne.n	800523a <HAL_TIM_PWM_Start+0xc6>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2202      	movs	r2, #2
 8005234:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005238:	e01b      	b.n	8005272 <HAL_TIM_PWM_Start+0xfe>
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	2b08      	cmp	r3, #8
 800523e:	d104      	bne.n	800524a <HAL_TIM_PWM_Start+0xd6>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2202      	movs	r2, #2
 8005244:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005248:	e013      	b.n	8005272 <HAL_TIM_PWM_Start+0xfe>
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	2b0c      	cmp	r3, #12
 800524e:	d104      	bne.n	800525a <HAL_TIM_PWM_Start+0xe6>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2202      	movs	r2, #2
 8005254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005258:	e00b      	b.n	8005272 <HAL_TIM_PWM_Start+0xfe>
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	2b10      	cmp	r3, #16
 800525e:	d104      	bne.n	800526a <HAL_TIM_PWM_Start+0xf6>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005268:	e003      	b.n	8005272 <HAL_TIM_PWM_Start+0xfe>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2202      	movs	r2, #2
 800526e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2201      	movs	r2, #1
 8005278:	6839      	ldr	r1, [r7, #0]
 800527a:	4618      	mov	r0, r3
 800527c:	f001 f806 	bl	800628c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a3a      	ldr	r2, [pc, #232]	@ (8005370 <HAL_TIM_PWM_Start+0x1fc>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d018      	beq.n	80052bc <HAL_TIM_PWM_Start+0x148>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a39      	ldr	r2, [pc, #228]	@ (8005374 <HAL_TIM_PWM_Start+0x200>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d013      	beq.n	80052bc <HAL_TIM_PWM_Start+0x148>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a37      	ldr	r2, [pc, #220]	@ (8005378 <HAL_TIM_PWM_Start+0x204>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d00e      	beq.n	80052bc <HAL_TIM_PWM_Start+0x148>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a36      	ldr	r2, [pc, #216]	@ (800537c <HAL_TIM_PWM_Start+0x208>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d009      	beq.n	80052bc <HAL_TIM_PWM_Start+0x148>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a34      	ldr	r2, [pc, #208]	@ (8005380 <HAL_TIM_PWM_Start+0x20c>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d004      	beq.n	80052bc <HAL_TIM_PWM_Start+0x148>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a33      	ldr	r2, [pc, #204]	@ (8005384 <HAL_TIM_PWM_Start+0x210>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d101      	bne.n	80052c0 <HAL_TIM_PWM_Start+0x14c>
 80052bc:	2301      	movs	r3, #1
 80052be:	e000      	b.n	80052c2 <HAL_TIM_PWM_Start+0x14e>
 80052c0:	2300      	movs	r3, #0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d007      	beq.n	80052d6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80052d4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a25      	ldr	r2, [pc, #148]	@ (8005370 <HAL_TIM_PWM_Start+0x1fc>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d022      	beq.n	8005326 <HAL_TIM_PWM_Start+0x1b2>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052e8:	d01d      	beq.n	8005326 <HAL_TIM_PWM_Start+0x1b2>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a26      	ldr	r2, [pc, #152]	@ (8005388 <HAL_TIM_PWM_Start+0x214>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d018      	beq.n	8005326 <HAL_TIM_PWM_Start+0x1b2>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a24      	ldr	r2, [pc, #144]	@ (800538c <HAL_TIM_PWM_Start+0x218>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d013      	beq.n	8005326 <HAL_TIM_PWM_Start+0x1b2>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a23      	ldr	r2, [pc, #140]	@ (8005390 <HAL_TIM_PWM_Start+0x21c>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d00e      	beq.n	8005326 <HAL_TIM_PWM_Start+0x1b2>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a19      	ldr	r2, [pc, #100]	@ (8005374 <HAL_TIM_PWM_Start+0x200>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d009      	beq.n	8005326 <HAL_TIM_PWM_Start+0x1b2>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a18      	ldr	r2, [pc, #96]	@ (8005378 <HAL_TIM_PWM_Start+0x204>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d004      	beq.n	8005326 <HAL_TIM_PWM_Start+0x1b2>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a18      	ldr	r2, [pc, #96]	@ (8005384 <HAL_TIM_PWM_Start+0x210>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d115      	bne.n	8005352 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	689a      	ldr	r2, [r3, #8]
 800532c:	4b19      	ldr	r3, [pc, #100]	@ (8005394 <HAL_TIM_PWM_Start+0x220>)
 800532e:	4013      	ands	r3, r2
 8005330:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2b06      	cmp	r3, #6
 8005336:	d015      	beq.n	8005364 <HAL_TIM_PWM_Start+0x1f0>
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800533e:	d011      	beq.n	8005364 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f042 0201 	orr.w	r2, r2, #1
 800534e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005350:	e008      	b.n	8005364 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f042 0201 	orr.w	r2, r2, #1
 8005360:	601a      	str	r2, [r3, #0]
 8005362:	e000      	b.n	8005366 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005364:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	40012c00 	.word	0x40012c00
 8005374:	40013400 	.word	0x40013400
 8005378:	40014000 	.word	0x40014000
 800537c:	40014400 	.word	0x40014400
 8005380:	40014800 	.word	0x40014800
 8005384:	40015000 	.word	0x40015000
 8005388:	40000400 	.word	0x40000400
 800538c:	40000800 	.word	0x40000800
 8005390:	40000c00 	.word	0x40000c00
 8005394:	00010007 	.word	0x00010007

08005398 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2200      	movs	r2, #0
 80053a8:	6839      	ldr	r1, [r7, #0]
 80053aa:	4618      	mov	r0, r3
 80053ac:	f000 ff6e 	bl	800628c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a40      	ldr	r2, [pc, #256]	@ (80054b8 <HAL_TIM_PWM_Stop+0x120>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d018      	beq.n	80053ec <HAL_TIM_PWM_Stop+0x54>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a3f      	ldr	r2, [pc, #252]	@ (80054bc <HAL_TIM_PWM_Stop+0x124>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d013      	beq.n	80053ec <HAL_TIM_PWM_Stop+0x54>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a3d      	ldr	r2, [pc, #244]	@ (80054c0 <HAL_TIM_PWM_Stop+0x128>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d00e      	beq.n	80053ec <HAL_TIM_PWM_Stop+0x54>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a3c      	ldr	r2, [pc, #240]	@ (80054c4 <HAL_TIM_PWM_Stop+0x12c>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d009      	beq.n	80053ec <HAL_TIM_PWM_Stop+0x54>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a3a      	ldr	r2, [pc, #232]	@ (80054c8 <HAL_TIM_PWM_Stop+0x130>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d004      	beq.n	80053ec <HAL_TIM_PWM_Stop+0x54>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a39      	ldr	r2, [pc, #228]	@ (80054cc <HAL_TIM_PWM_Stop+0x134>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d101      	bne.n	80053f0 <HAL_TIM_PWM_Stop+0x58>
 80053ec:	2301      	movs	r3, #1
 80053ee:	e000      	b.n	80053f2 <HAL_TIM_PWM_Stop+0x5a>
 80053f0:	2300      	movs	r3, #0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d017      	beq.n	8005426 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	6a1a      	ldr	r2, [r3, #32]
 80053fc:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005400:	4013      	ands	r3, r2
 8005402:	2b00      	cmp	r3, #0
 8005404:	d10f      	bne.n	8005426 <HAL_TIM_PWM_Stop+0x8e>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	6a1a      	ldr	r2, [r3, #32]
 800540c:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005410:	4013      	ands	r3, r2
 8005412:	2b00      	cmp	r3, #0
 8005414:	d107      	bne.n	8005426 <HAL_TIM_PWM_Stop+0x8e>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005424:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	6a1a      	ldr	r2, [r3, #32]
 800542c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005430:	4013      	ands	r3, r2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d10f      	bne.n	8005456 <HAL_TIM_PWM_Stop+0xbe>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	6a1a      	ldr	r2, [r3, #32]
 800543c:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005440:	4013      	ands	r3, r2
 8005442:	2b00      	cmp	r3, #0
 8005444:	d107      	bne.n	8005456 <HAL_TIM_PWM_Stop+0xbe>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f022 0201 	bic.w	r2, r2, #1
 8005454:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d104      	bne.n	8005466 <HAL_TIM_PWM_Stop+0xce>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005464:	e023      	b.n	80054ae <HAL_TIM_PWM_Stop+0x116>
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	2b04      	cmp	r3, #4
 800546a:	d104      	bne.n	8005476 <HAL_TIM_PWM_Stop+0xde>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005474:	e01b      	b.n	80054ae <HAL_TIM_PWM_Stop+0x116>
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	2b08      	cmp	r3, #8
 800547a:	d104      	bne.n	8005486 <HAL_TIM_PWM_Stop+0xee>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005484:	e013      	b.n	80054ae <HAL_TIM_PWM_Stop+0x116>
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b0c      	cmp	r3, #12
 800548a:	d104      	bne.n	8005496 <HAL_TIM_PWM_Stop+0xfe>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005494:	e00b      	b.n	80054ae <HAL_TIM_PWM_Stop+0x116>
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	2b10      	cmp	r3, #16
 800549a:	d104      	bne.n	80054a6 <HAL_TIM_PWM_Stop+0x10e>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054a4:	e003      	b.n	80054ae <HAL_TIM_PWM_Stop+0x116>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2201      	movs	r2, #1
 80054aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3708      	adds	r7, #8
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	40012c00 	.word	0x40012c00
 80054bc:	40013400 	.word	0x40013400
 80054c0:	40014000 	.word	0x40014000
 80054c4:	40014400 	.word	0x40014400
 80054c8:	40014800 	.word	0x40014800
 80054cc:	40015000 	.word	0x40015000

080054d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b084      	sub	sp, #16
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	691b      	ldr	r3, [r3, #16]
 80054e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d020      	beq.n	8005534 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f003 0302 	and.w	r3, r3, #2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d01b      	beq.n	8005534 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f06f 0202 	mvn.w	r2, #2
 8005504:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2201      	movs	r2, #1
 800550a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	f003 0303 	and.w	r3, r3, #3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d003      	beq.n	8005522 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f000 fa46 	bl	80059ac <HAL_TIM_IC_CaptureCallback>
 8005520:	e005      	b.n	800552e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 fa38 	bl	8005998 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f000 fa49 	bl	80059c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	f003 0304 	and.w	r3, r3, #4
 800553a:	2b00      	cmp	r3, #0
 800553c:	d020      	beq.n	8005580 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f003 0304 	and.w	r3, r3, #4
 8005544:	2b00      	cmp	r3, #0
 8005546:	d01b      	beq.n	8005580 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f06f 0204 	mvn.w	r2, #4
 8005550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2202      	movs	r2, #2
 8005556:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	699b      	ldr	r3, [r3, #24]
 800555e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005562:	2b00      	cmp	r3, #0
 8005564:	d003      	beq.n	800556e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 fa20 	bl	80059ac <HAL_TIM_IC_CaptureCallback>
 800556c:	e005      	b.n	800557a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f000 fa12 	bl	8005998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f000 fa23 	bl	80059c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	f003 0308 	and.w	r3, r3, #8
 8005586:	2b00      	cmp	r3, #0
 8005588:	d020      	beq.n	80055cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f003 0308 	and.w	r3, r3, #8
 8005590:	2b00      	cmp	r3, #0
 8005592:	d01b      	beq.n	80055cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f06f 0208 	mvn.w	r2, #8
 800559c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2204      	movs	r2, #4
 80055a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	69db      	ldr	r3, [r3, #28]
 80055aa:	f003 0303 	and.w	r3, r3, #3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d003      	beq.n	80055ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f9fa 	bl	80059ac <HAL_TIM_IC_CaptureCallback>
 80055b8:	e005      	b.n	80055c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 f9ec 	bl	8005998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f000 f9fd 	bl	80059c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	f003 0310 	and.w	r3, r3, #16
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d020      	beq.n	8005618 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f003 0310 	and.w	r3, r3, #16
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d01b      	beq.n	8005618 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f06f 0210 	mvn.w	r2, #16
 80055e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2208      	movs	r2, #8
 80055ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	69db      	ldr	r3, [r3, #28]
 80055f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 f9d4 	bl	80059ac <HAL_TIM_IC_CaptureCallback>
 8005604:	e005      	b.n	8005612 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 f9c6 	bl	8005998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 f9d7 	bl	80059c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	f003 0301 	and.w	r3, r3, #1
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00c      	beq.n	800563c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	f003 0301 	and.w	r3, r3, #1
 8005628:	2b00      	cmp	r3, #0
 800562a:	d007      	beq.n	800563c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f06f 0201 	mvn.w	r2, #1
 8005634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f7fb fb36 	bl	8000ca8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005642:	2b00      	cmp	r3, #0
 8005644:	d104      	bne.n	8005650 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00c      	beq.n	800566a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005656:	2b00      	cmp	r3, #0
 8005658:	d007      	beq.n	800566a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005662:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f001 f94c 	bl	8006902 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00c      	beq.n	800568e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800567a:	2b00      	cmp	r3, #0
 800567c:	d007      	beq.n	800568e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005686:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f001 f944 	bl	8006916 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005694:	2b00      	cmp	r3, #0
 8005696:	d00c      	beq.n	80056b2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d007      	beq.n	80056b2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80056aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f000 f991 	bl	80059d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	f003 0320 	and.w	r3, r3, #32
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d00c      	beq.n	80056d6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f003 0320 	and.w	r3, r3, #32
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d007      	beq.n	80056d6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f06f 0220 	mvn.w	r2, #32
 80056ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f001 f90c 	bl	80068ee <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00c      	beq.n	80056fa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d007      	beq.n	80056fa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80056f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f001 f918 	bl	800692a <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00c      	beq.n	800571e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d007      	beq.n	800571e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005716:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f001 f910 	bl	800693e <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005724:	2b00      	cmp	r3, #0
 8005726:	d00c      	beq.n	8005742 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800572e:	2b00      	cmp	r3, #0
 8005730:	d007      	beq.n	8005742 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800573a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f001 f908 	bl	8006952 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005748:	2b00      	cmp	r3, #0
 800574a:	d00c      	beq.n	8005766 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d007      	beq.n	8005766 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800575e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f001 f900 	bl	8006966 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005766:	bf00      	nop
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
	...

08005770 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b086      	sub	sp, #24
 8005774:	af00      	add	r7, sp, #0
 8005776:	60f8      	str	r0, [r7, #12]
 8005778:	60b9      	str	r1, [r7, #8]
 800577a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800577c:	2300      	movs	r3, #0
 800577e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005786:	2b01      	cmp	r3, #1
 8005788:	d101      	bne.n	800578e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800578a:	2302      	movs	r3, #2
 800578c:	e0ff      	b.n	800598e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2201      	movs	r2, #1
 8005792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2b14      	cmp	r3, #20
 800579a:	f200 80f0 	bhi.w	800597e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800579e:	a201      	add	r2, pc, #4	@ (adr r2, 80057a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80057a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057a4:	080057f9 	.word	0x080057f9
 80057a8:	0800597f 	.word	0x0800597f
 80057ac:	0800597f 	.word	0x0800597f
 80057b0:	0800597f 	.word	0x0800597f
 80057b4:	08005839 	.word	0x08005839
 80057b8:	0800597f 	.word	0x0800597f
 80057bc:	0800597f 	.word	0x0800597f
 80057c0:	0800597f 	.word	0x0800597f
 80057c4:	0800587b 	.word	0x0800587b
 80057c8:	0800597f 	.word	0x0800597f
 80057cc:	0800597f 	.word	0x0800597f
 80057d0:	0800597f 	.word	0x0800597f
 80057d4:	080058bb 	.word	0x080058bb
 80057d8:	0800597f 	.word	0x0800597f
 80057dc:	0800597f 	.word	0x0800597f
 80057e0:	0800597f 	.word	0x0800597f
 80057e4:	080058fd 	.word	0x080058fd
 80057e8:	0800597f 	.word	0x0800597f
 80057ec:	0800597f 	.word	0x0800597f
 80057f0:	0800597f 	.word	0x0800597f
 80057f4:	0800593d 	.word	0x0800593d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68b9      	ldr	r1, [r7, #8]
 80057fe:	4618      	mov	r0, r3
 8005800:	f000 f9a6 	bl	8005b50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	699a      	ldr	r2, [r3, #24]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f042 0208 	orr.w	r2, r2, #8
 8005812:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	699a      	ldr	r2, [r3, #24]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f022 0204 	bic.w	r2, r2, #4
 8005822:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	6999      	ldr	r1, [r3, #24]
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	691a      	ldr	r2, [r3, #16]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	430a      	orrs	r2, r1
 8005834:	619a      	str	r2, [r3, #24]
      break;
 8005836:	e0a5      	b.n	8005984 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	68b9      	ldr	r1, [r7, #8]
 800583e:	4618      	mov	r0, r3
 8005840:	f000 fa20 	bl	8005c84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	699a      	ldr	r2, [r3, #24]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005852:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	699a      	ldr	r2, [r3, #24]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005862:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	6999      	ldr	r1, [r3, #24]
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	021a      	lsls	r2, r3, #8
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	430a      	orrs	r2, r1
 8005876:	619a      	str	r2, [r3, #24]
      break;
 8005878:	e084      	b.n	8005984 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68b9      	ldr	r1, [r7, #8]
 8005880:	4618      	mov	r0, r3
 8005882:	f000 fa93 	bl	8005dac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	69da      	ldr	r2, [r3, #28]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f042 0208 	orr.w	r2, r2, #8
 8005894:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	69da      	ldr	r2, [r3, #28]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f022 0204 	bic.w	r2, r2, #4
 80058a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	69d9      	ldr	r1, [r3, #28]
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	691a      	ldr	r2, [r3, #16]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	430a      	orrs	r2, r1
 80058b6:	61da      	str	r2, [r3, #28]
      break;
 80058b8:	e064      	b.n	8005984 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	68b9      	ldr	r1, [r7, #8]
 80058c0:	4618      	mov	r0, r3
 80058c2:	f000 fb05 	bl	8005ed0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	69da      	ldr	r2, [r3, #28]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	69da      	ldr	r2, [r3, #28]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	69d9      	ldr	r1, [r3, #28]
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	691b      	ldr	r3, [r3, #16]
 80058f0:	021a      	lsls	r2, r3, #8
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	430a      	orrs	r2, r1
 80058f8:	61da      	str	r2, [r3, #28]
      break;
 80058fa:	e043      	b.n	8005984 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68b9      	ldr	r1, [r7, #8]
 8005902:	4618      	mov	r0, r3
 8005904:	f000 fb78 	bl	8005ff8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f042 0208 	orr.w	r2, r2, #8
 8005916:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 0204 	bic.w	r2, r2, #4
 8005926:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	691a      	ldr	r2, [r3, #16]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	430a      	orrs	r2, r1
 8005938:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800593a:	e023      	b.n	8005984 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68b9      	ldr	r1, [r7, #8]
 8005942:	4618      	mov	r0, r3
 8005944:	f000 fbc2 	bl	80060cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005956:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005966:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	021a      	lsls	r2, r3, #8
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	430a      	orrs	r2, r1
 800597a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800597c:	e002      	b.n	8005984 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	75fb      	strb	r3, [r7, #23]
      break;
 8005982:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800598c:	7dfb      	ldrb	r3, [r7, #23]
}
 800598e:	4618      	mov	r0, r3
 8005990:	3718      	adds	r7, #24
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop

08005998 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005998:	b480      	push	{r7}
 800599a:	b083      	sub	sp, #12
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059a0:	bf00      	nop
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059b4:	bf00      	nop
 80059b6:	370c      	adds	r7, #12
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059c8:	bf00      	nop
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059dc:	bf00      	nop
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b085      	sub	sp, #20
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a4c      	ldr	r2, [pc, #304]	@ (8005b2c <TIM_Base_SetConfig+0x144>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d017      	beq.n	8005a30 <TIM_Base_SetConfig+0x48>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a06:	d013      	beq.n	8005a30 <TIM_Base_SetConfig+0x48>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a49      	ldr	r2, [pc, #292]	@ (8005b30 <TIM_Base_SetConfig+0x148>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d00f      	beq.n	8005a30 <TIM_Base_SetConfig+0x48>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a48      	ldr	r2, [pc, #288]	@ (8005b34 <TIM_Base_SetConfig+0x14c>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d00b      	beq.n	8005a30 <TIM_Base_SetConfig+0x48>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a47      	ldr	r2, [pc, #284]	@ (8005b38 <TIM_Base_SetConfig+0x150>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d007      	beq.n	8005a30 <TIM_Base_SetConfig+0x48>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a46      	ldr	r2, [pc, #280]	@ (8005b3c <TIM_Base_SetConfig+0x154>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d003      	beq.n	8005a30 <TIM_Base_SetConfig+0x48>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a45      	ldr	r2, [pc, #276]	@ (8005b40 <TIM_Base_SetConfig+0x158>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d108      	bne.n	8005a42 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a39      	ldr	r2, [pc, #228]	@ (8005b2c <TIM_Base_SetConfig+0x144>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d023      	beq.n	8005a92 <TIM_Base_SetConfig+0xaa>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a50:	d01f      	beq.n	8005a92 <TIM_Base_SetConfig+0xaa>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a36      	ldr	r2, [pc, #216]	@ (8005b30 <TIM_Base_SetConfig+0x148>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d01b      	beq.n	8005a92 <TIM_Base_SetConfig+0xaa>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a35      	ldr	r2, [pc, #212]	@ (8005b34 <TIM_Base_SetConfig+0x14c>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d017      	beq.n	8005a92 <TIM_Base_SetConfig+0xaa>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a34      	ldr	r2, [pc, #208]	@ (8005b38 <TIM_Base_SetConfig+0x150>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d013      	beq.n	8005a92 <TIM_Base_SetConfig+0xaa>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a33      	ldr	r2, [pc, #204]	@ (8005b3c <TIM_Base_SetConfig+0x154>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d00f      	beq.n	8005a92 <TIM_Base_SetConfig+0xaa>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a33      	ldr	r2, [pc, #204]	@ (8005b44 <TIM_Base_SetConfig+0x15c>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d00b      	beq.n	8005a92 <TIM_Base_SetConfig+0xaa>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a32      	ldr	r2, [pc, #200]	@ (8005b48 <TIM_Base_SetConfig+0x160>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d007      	beq.n	8005a92 <TIM_Base_SetConfig+0xaa>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a31      	ldr	r2, [pc, #196]	@ (8005b4c <TIM_Base_SetConfig+0x164>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d003      	beq.n	8005a92 <TIM_Base_SetConfig+0xaa>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a2c      	ldr	r2, [pc, #176]	@ (8005b40 <TIM_Base_SetConfig+0x158>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d108      	bne.n	8005aa4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	695b      	ldr	r3, [r3, #20]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	689a      	ldr	r2, [r3, #8]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a18      	ldr	r2, [pc, #96]	@ (8005b2c <TIM_Base_SetConfig+0x144>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d013      	beq.n	8005af8 <TIM_Base_SetConfig+0x110>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a1a      	ldr	r2, [pc, #104]	@ (8005b3c <TIM_Base_SetConfig+0x154>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d00f      	beq.n	8005af8 <TIM_Base_SetConfig+0x110>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a1a      	ldr	r2, [pc, #104]	@ (8005b44 <TIM_Base_SetConfig+0x15c>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d00b      	beq.n	8005af8 <TIM_Base_SetConfig+0x110>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4a19      	ldr	r2, [pc, #100]	@ (8005b48 <TIM_Base_SetConfig+0x160>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d007      	beq.n	8005af8 <TIM_Base_SetConfig+0x110>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4a18      	ldr	r2, [pc, #96]	@ (8005b4c <TIM_Base_SetConfig+0x164>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d003      	beq.n	8005af8 <TIM_Base_SetConfig+0x110>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a13      	ldr	r2, [pc, #76]	@ (8005b40 <TIM_Base_SetConfig+0x158>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d103      	bne.n	8005b00 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	691a      	ldr	r2, [r3, #16]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d105      	bne.n	8005b1e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	f023 0201 	bic.w	r2, r3, #1
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	611a      	str	r2, [r3, #16]
  }
}
 8005b1e:	bf00      	nop
 8005b20:	3714      	adds	r7, #20
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	40012c00 	.word	0x40012c00
 8005b30:	40000400 	.word	0x40000400
 8005b34:	40000800 	.word	0x40000800
 8005b38:	40000c00 	.word	0x40000c00
 8005b3c:	40013400 	.word	0x40013400
 8005b40:	40015000 	.word	0x40015000
 8005b44:	40014000 	.word	0x40014000
 8005b48:	40014400 	.word	0x40014400
 8005b4c:	40014800 	.word	0x40014800

08005b50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b087      	sub	sp, #28
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6a1b      	ldr	r3, [r3, #32]
 8005b64:	f023 0201 	bic.w	r2, r3, #1
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	699b      	ldr	r3, [r3, #24]
 8005b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f023 0303 	bic.w	r3, r3, #3
 8005b8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	f023 0302 	bic.w	r3, r3, #2
 8005b9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	697a      	ldr	r2, [r7, #20]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a30      	ldr	r2, [pc, #192]	@ (8005c6c <TIM_OC1_SetConfig+0x11c>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d013      	beq.n	8005bd8 <TIM_OC1_SetConfig+0x88>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a2f      	ldr	r2, [pc, #188]	@ (8005c70 <TIM_OC1_SetConfig+0x120>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d00f      	beq.n	8005bd8 <TIM_OC1_SetConfig+0x88>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a2e      	ldr	r2, [pc, #184]	@ (8005c74 <TIM_OC1_SetConfig+0x124>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d00b      	beq.n	8005bd8 <TIM_OC1_SetConfig+0x88>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a2d      	ldr	r2, [pc, #180]	@ (8005c78 <TIM_OC1_SetConfig+0x128>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d007      	beq.n	8005bd8 <TIM_OC1_SetConfig+0x88>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a2c      	ldr	r2, [pc, #176]	@ (8005c7c <TIM_OC1_SetConfig+0x12c>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d003      	beq.n	8005bd8 <TIM_OC1_SetConfig+0x88>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a2b      	ldr	r2, [pc, #172]	@ (8005c80 <TIM_OC1_SetConfig+0x130>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d10c      	bne.n	8005bf2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	f023 0308 	bic.w	r3, r3, #8
 8005bde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	f023 0304 	bic.w	r3, r3, #4
 8005bf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a1d      	ldr	r2, [pc, #116]	@ (8005c6c <TIM_OC1_SetConfig+0x11c>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d013      	beq.n	8005c22 <TIM_OC1_SetConfig+0xd2>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a1c      	ldr	r2, [pc, #112]	@ (8005c70 <TIM_OC1_SetConfig+0x120>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d00f      	beq.n	8005c22 <TIM_OC1_SetConfig+0xd2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a1b      	ldr	r2, [pc, #108]	@ (8005c74 <TIM_OC1_SetConfig+0x124>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d00b      	beq.n	8005c22 <TIM_OC1_SetConfig+0xd2>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a1a      	ldr	r2, [pc, #104]	@ (8005c78 <TIM_OC1_SetConfig+0x128>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d007      	beq.n	8005c22 <TIM_OC1_SetConfig+0xd2>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a19      	ldr	r2, [pc, #100]	@ (8005c7c <TIM_OC1_SetConfig+0x12c>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d003      	beq.n	8005c22 <TIM_OC1_SetConfig+0xd2>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a18      	ldr	r2, [pc, #96]	@ (8005c80 <TIM_OC1_SetConfig+0x130>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d111      	bne.n	8005c46 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	695b      	ldr	r3, [r3, #20]
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	699b      	ldr	r3, [r3, #24]
 8005c40:	693a      	ldr	r2, [r7, #16]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	693a      	ldr	r2, [r7, #16]
 8005c4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	685a      	ldr	r2, [r3, #4]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	697a      	ldr	r2, [r7, #20]
 8005c5e:	621a      	str	r2, [r3, #32]
}
 8005c60:	bf00      	nop
 8005c62:	371c      	adds	r7, #28
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr
 8005c6c:	40012c00 	.word	0x40012c00
 8005c70:	40013400 	.word	0x40013400
 8005c74:	40014000 	.word	0x40014000
 8005c78:	40014400 	.word	0x40014400
 8005c7c:	40014800 	.word	0x40014800
 8005c80:	40015000 	.word	0x40015000

08005c84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b087      	sub	sp, #28
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a1b      	ldr	r3, [r3, #32]
 8005c92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a1b      	ldr	r3, [r3, #32]
 8005c98:	f023 0210 	bic.w	r2, r3, #16
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	699b      	ldr	r3, [r3, #24]
 8005caa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	021b      	lsls	r3, r3, #8
 8005cc6:	68fa      	ldr	r2, [r7, #12]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	f023 0320 	bic.w	r3, r3, #32
 8005cd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	011b      	lsls	r3, r3, #4
 8005cda:	697a      	ldr	r2, [r7, #20]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a2c      	ldr	r2, [pc, #176]	@ (8005d94 <TIM_OC2_SetConfig+0x110>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d007      	beq.n	8005cf8 <TIM_OC2_SetConfig+0x74>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a2b      	ldr	r2, [pc, #172]	@ (8005d98 <TIM_OC2_SetConfig+0x114>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d003      	beq.n	8005cf8 <TIM_OC2_SetConfig+0x74>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a2a      	ldr	r2, [pc, #168]	@ (8005d9c <TIM_OC2_SetConfig+0x118>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d10d      	bne.n	8005d14 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	011b      	lsls	r3, r3, #4
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	4a1f      	ldr	r2, [pc, #124]	@ (8005d94 <TIM_OC2_SetConfig+0x110>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d013      	beq.n	8005d44 <TIM_OC2_SetConfig+0xc0>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4a1e      	ldr	r2, [pc, #120]	@ (8005d98 <TIM_OC2_SetConfig+0x114>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d00f      	beq.n	8005d44 <TIM_OC2_SetConfig+0xc0>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a1e      	ldr	r2, [pc, #120]	@ (8005da0 <TIM_OC2_SetConfig+0x11c>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d00b      	beq.n	8005d44 <TIM_OC2_SetConfig+0xc0>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a1d      	ldr	r2, [pc, #116]	@ (8005da4 <TIM_OC2_SetConfig+0x120>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d007      	beq.n	8005d44 <TIM_OC2_SetConfig+0xc0>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	4a1c      	ldr	r2, [pc, #112]	@ (8005da8 <TIM_OC2_SetConfig+0x124>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d003      	beq.n	8005d44 <TIM_OC2_SetConfig+0xc0>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	4a17      	ldr	r2, [pc, #92]	@ (8005d9c <TIM_OC2_SetConfig+0x118>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d113      	bne.n	8005d6c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	695b      	ldr	r3, [r3, #20]
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	693a      	ldr	r2, [r7, #16]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	699b      	ldr	r3, [r3, #24]
 8005d64:	009b      	lsls	r3, r3, #2
 8005d66:	693a      	ldr	r2, [r7, #16]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	68fa      	ldr	r2, [r7, #12]
 8005d76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	685a      	ldr	r2, [r3, #4]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	697a      	ldr	r2, [r7, #20]
 8005d84:	621a      	str	r2, [r3, #32]
}
 8005d86:	bf00      	nop
 8005d88:	371c      	adds	r7, #28
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop
 8005d94:	40012c00 	.word	0x40012c00
 8005d98:	40013400 	.word	0x40013400
 8005d9c:	40015000 	.word	0x40015000
 8005da0:	40014000 	.word	0x40014000
 8005da4:	40014400 	.word	0x40014400
 8005da8:	40014800 	.word	0x40014800

08005dac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b087      	sub	sp, #28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6a1b      	ldr	r3, [r3, #32]
 8005dc0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f023 0303 	bic.w	r3, r3, #3
 8005de6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005df8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	021b      	lsls	r3, r3, #8
 8005e00:	697a      	ldr	r2, [r7, #20]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a2b      	ldr	r2, [pc, #172]	@ (8005eb8 <TIM_OC3_SetConfig+0x10c>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d007      	beq.n	8005e1e <TIM_OC3_SetConfig+0x72>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a2a      	ldr	r2, [pc, #168]	@ (8005ebc <TIM_OC3_SetConfig+0x110>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d003      	beq.n	8005e1e <TIM_OC3_SetConfig+0x72>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a29      	ldr	r2, [pc, #164]	@ (8005ec0 <TIM_OC3_SetConfig+0x114>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d10d      	bne.n	8005e3a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	021b      	lsls	r3, r3, #8
 8005e2c:	697a      	ldr	r2, [r7, #20]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	4a1e      	ldr	r2, [pc, #120]	@ (8005eb8 <TIM_OC3_SetConfig+0x10c>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d013      	beq.n	8005e6a <TIM_OC3_SetConfig+0xbe>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a1d      	ldr	r2, [pc, #116]	@ (8005ebc <TIM_OC3_SetConfig+0x110>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d00f      	beq.n	8005e6a <TIM_OC3_SetConfig+0xbe>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	4a1d      	ldr	r2, [pc, #116]	@ (8005ec4 <TIM_OC3_SetConfig+0x118>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d00b      	beq.n	8005e6a <TIM_OC3_SetConfig+0xbe>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4a1c      	ldr	r2, [pc, #112]	@ (8005ec8 <TIM_OC3_SetConfig+0x11c>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d007      	beq.n	8005e6a <TIM_OC3_SetConfig+0xbe>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a1b      	ldr	r2, [pc, #108]	@ (8005ecc <TIM_OC3_SetConfig+0x120>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d003      	beq.n	8005e6a <TIM_OC3_SetConfig+0xbe>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a16      	ldr	r2, [pc, #88]	@ (8005ec0 <TIM_OC3_SetConfig+0x114>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d113      	bne.n	8005e92 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	695b      	ldr	r3, [r3, #20]
 8005e7e:	011b      	lsls	r3, r3, #4
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	699b      	ldr	r3, [r3, #24]
 8005e8a:	011b      	lsls	r3, r3, #4
 8005e8c:	693a      	ldr	r2, [r7, #16]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	693a      	ldr	r2, [r7, #16]
 8005e96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	68fa      	ldr	r2, [r7, #12]
 8005e9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	685a      	ldr	r2, [r3, #4]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	697a      	ldr	r2, [r7, #20]
 8005eaa:	621a      	str	r2, [r3, #32]
}
 8005eac:	bf00      	nop
 8005eae:	371c      	adds	r7, #28
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr
 8005eb8:	40012c00 	.word	0x40012c00
 8005ebc:	40013400 	.word	0x40013400
 8005ec0:	40015000 	.word	0x40015000
 8005ec4:	40014000 	.word	0x40014000
 8005ec8:	40014400 	.word	0x40014400
 8005ecc:	40014800 	.word	0x40014800

08005ed0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b087      	sub	sp, #28
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a1b      	ldr	r3, [r3, #32]
 8005ede:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6a1b      	ldr	r3, [r3, #32]
 8005ee4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	69db      	ldr	r3, [r3, #28]
 8005ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005efe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	021b      	lsls	r3, r3, #8
 8005f12:	68fa      	ldr	r2, [r7, #12]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	031b      	lsls	r3, r3, #12
 8005f26:	697a      	ldr	r2, [r7, #20]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a2c      	ldr	r2, [pc, #176]	@ (8005fe0 <TIM_OC4_SetConfig+0x110>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d007      	beq.n	8005f44 <TIM_OC4_SetConfig+0x74>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a2b      	ldr	r2, [pc, #172]	@ (8005fe4 <TIM_OC4_SetConfig+0x114>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d003      	beq.n	8005f44 <TIM_OC4_SetConfig+0x74>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4a2a      	ldr	r2, [pc, #168]	@ (8005fe8 <TIM_OC4_SetConfig+0x118>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d10d      	bne.n	8005f60 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005f4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	031b      	lsls	r3, r3, #12
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a1f      	ldr	r2, [pc, #124]	@ (8005fe0 <TIM_OC4_SetConfig+0x110>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d013      	beq.n	8005f90 <TIM_OC4_SetConfig+0xc0>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a1e      	ldr	r2, [pc, #120]	@ (8005fe4 <TIM_OC4_SetConfig+0x114>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d00f      	beq.n	8005f90 <TIM_OC4_SetConfig+0xc0>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a1e      	ldr	r2, [pc, #120]	@ (8005fec <TIM_OC4_SetConfig+0x11c>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d00b      	beq.n	8005f90 <TIM_OC4_SetConfig+0xc0>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a1d      	ldr	r2, [pc, #116]	@ (8005ff0 <TIM_OC4_SetConfig+0x120>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d007      	beq.n	8005f90 <TIM_OC4_SetConfig+0xc0>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a1c      	ldr	r2, [pc, #112]	@ (8005ff4 <TIM_OC4_SetConfig+0x124>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d003      	beq.n	8005f90 <TIM_OC4_SetConfig+0xc0>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a17      	ldr	r2, [pc, #92]	@ (8005fe8 <TIM_OC4_SetConfig+0x118>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d113      	bne.n	8005fb8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f96:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005f9e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	695b      	ldr	r3, [r3, #20]
 8005fa4:	019b      	lsls	r3, r3, #6
 8005fa6:	693a      	ldr	r2, [r7, #16]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	699b      	ldr	r3, [r3, #24]
 8005fb0:	019b      	lsls	r3, r3, #6
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	693a      	ldr	r2, [r7, #16]
 8005fbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	68fa      	ldr	r2, [r7, #12]
 8005fc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	685a      	ldr	r2, [r3, #4]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	697a      	ldr	r2, [r7, #20]
 8005fd0:	621a      	str	r2, [r3, #32]
}
 8005fd2:	bf00      	nop
 8005fd4:	371c      	adds	r7, #28
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr
 8005fde:	bf00      	nop
 8005fe0:	40012c00 	.word	0x40012c00
 8005fe4:	40013400 	.word	0x40013400
 8005fe8:	40015000 	.word	0x40015000
 8005fec:	40014000 	.word	0x40014000
 8005ff0:	40014400 	.word	0x40014400
 8005ff4:	40014800 	.word	0x40014800

08005ff8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b087      	sub	sp, #28
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a1b      	ldr	r3, [r3, #32]
 8006006:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a1b      	ldr	r3, [r3, #32]
 800600c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800601e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800602a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68fa      	ldr	r2, [r7, #12]
 8006032:	4313      	orrs	r3, r2
 8006034:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800603c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	041b      	lsls	r3, r3, #16
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	4313      	orrs	r3, r2
 8006048:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a19      	ldr	r2, [pc, #100]	@ (80060b4 <TIM_OC5_SetConfig+0xbc>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d013      	beq.n	800607a <TIM_OC5_SetConfig+0x82>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4a18      	ldr	r2, [pc, #96]	@ (80060b8 <TIM_OC5_SetConfig+0xc0>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d00f      	beq.n	800607a <TIM_OC5_SetConfig+0x82>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a17      	ldr	r2, [pc, #92]	@ (80060bc <TIM_OC5_SetConfig+0xc4>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d00b      	beq.n	800607a <TIM_OC5_SetConfig+0x82>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a16      	ldr	r2, [pc, #88]	@ (80060c0 <TIM_OC5_SetConfig+0xc8>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d007      	beq.n	800607a <TIM_OC5_SetConfig+0x82>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a15      	ldr	r2, [pc, #84]	@ (80060c4 <TIM_OC5_SetConfig+0xcc>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d003      	beq.n	800607a <TIM_OC5_SetConfig+0x82>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a14      	ldr	r2, [pc, #80]	@ (80060c8 <TIM_OC5_SetConfig+0xd0>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d109      	bne.n	800608e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006080:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	695b      	ldr	r3, [r3, #20]
 8006086:	021b      	lsls	r3, r3, #8
 8006088:	697a      	ldr	r2, [r7, #20]
 800608a:	4313      	orrs	r3, r2
 800608c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	697a      	ldr	r2, [r7, #20]
 8006092:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	68fa      	ldr	r2, [r7, #12]
 8006098:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	685a      	ldr	r2, [r3, #4]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	693a      	ldr	r2, [r7, #16]
 80060a6:	621a      	str	r2, [r3, #32]
}
 80060a8:	bf00      	nop
 80060aa:	371c      	adds	r7, #28
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr
 80060b4:	40012c00 	.word	0x40012c00
 80060b8:	40013400 	.word	0x40013400
 80060bc:	40014000 	.word	0x40014000
 80060c0:	40014400 	.word	0x40014400
 80060c4:	40014800 	.word	0x40014800
 80060c8:	40015000 	.word	0x40015000

080060cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b087      	sub	sp, #28
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a1b      	ldr	r3, [r3, #32]
 80060da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6a1b      	ldr	r3, [r3, #32]
 80060e0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	021b      	lsls	r3, r3, #8
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	4313      	orrs	r3, r2
 800610a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006112:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	051b      	lsls	r3, r3, #20
 800611a:	693a      	ldr	r2, [r7, #16]
 800611c:	4313      	orrs	r3, r2
 800611e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a1a      	ldr	r2, [pc, #104]	@ (800618c <TIM_OC6_SetConfig+0xc0>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d013      	beq.n	8006150 <TIM_OC6_SetConfig+0x84>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a19      	ldr	r2, [pc, #100]	@ (8006190 <TIM_OC6_SetConfig+0xc4>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d00f      	beq.n	8006150 <TIM_OC6_SetConfig+0x84>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a18      	ldr	r2, [pc, #96]	@ (8006194 <TIM_OC6_SetConfig+0xc8>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d00b      	beq.n	8006150 <TIM_OC6_SetConfig+0x84>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	4a17      	ldr	r2, [pc, #92]	@ (8006198 <TIM_OC6_SetConfig+0xcc>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d007      	beq.n	8006150 <TIM_OC6_SetConfig+0x84>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a16      	ldr	r2, [pc, #88]	@ (800619c <TIM_OC6_SetConfig+0xd0>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d003      	beq.n	8006150 <TIM_OC6_SetConfig+0x84>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a15      	ldr	r2, [pc, #84]	@ (80061a0 <TIM_OC6_SetConfig+0xd4>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d109      	bne.n	8006164 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006156:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	695b      	ldr	r3, [r3, #20]
 800615c:	029b      	lsls	r3, r3, #10
 800615e:	697a      	ldr	r2, [r7, #20]
 8006160:	4313      	orrs	r3, r2
 8006162:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	685a      	ldr	r2, [r3, #4]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	621a      	str	r2, [r3, #32]
}
 800617e:	bf00      	nop
 8006180:	371c      	adds	r7, #28
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr
 800618a:	bf00      	nop
 800618c:	40012c00 	.word	0x40012c00
 8006190:	40013400 	.word	0x40013400
 8006194:	40014000 	.word	0x40014000
 8006198:	40014400 	.word	0x40014400
 800619c:	40014800 	.word	0x40014800
 80061a0:	40015000 	.word	0x40015000

080061a4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b087      	sub	sp, #28
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]
 80061b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6a1b      	ldr	r3, [r3, #32]
 80061b6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	6a1b      	ldr	r3, [r3, #32]
 80061bc:	f023 0201 	bic.w	r2, r3, #1
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	699b      	ldr	r3, [r3, #24]
 80061c8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	4a28      	ldr	r2, [pc, #160]	@ (8006270 <TIM_TI1_SetConfig+0xcc>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d01b      	beq.n	800620a <TIM_TI1_SetConfig+0x66>
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061d8:	d017      	beq.n	800620a <TIM_TI1_SetConfig+0x66>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	4a25      	ldr	r2, [pc, #148]	@ (8006274 <TIM_TI1_SetConfig+0xd0>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d013      	beq.n	800620a <TIM_TI1_SetConfig+0x66>
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	4a24      	ldr	r2, [pc, #144]	@ (8006278 <TIM_TI1_SetConfig+0xd4>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d00f      	beq.n	800620a <TIM_TI1_SetConfig+0x66>
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	4a23      	ldr	r2, [pc, #140]	@ (800627c <TIM_TI1_SetConfig+0xd8>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d00b      	beq.n	800620a <TIM_TI1_SetConfig+0x66>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	4a22      	ldr	r2, [pc, #136]	@ (8006280 <TIM_TI1_SetConfig+0xdc>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d007      	beq.n	800620a <TIM_TI1_SetConfig+0x66>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	4a21      	ldr	r2, [pc, #132]	@ (8006284 <TIM_TI1_SetConfig+0xe0>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d003      	beq.n	800620a <TIM_TI1_SetConfig+0x66>
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	4a20      	ldr	r2, [pc, #128]	@ (8006288 <TIM_TI1_SetConfig+0xe4>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d101      	bne.n	800620e <TIM_TI1_SetConfig+0x6a>
 800620a:	2301      	movs	r3, #1
 800620c:	e000      	b.n	8006210 <TIM_TI1_SetConfig+0x6c>
 800620e:	2300      	movs	r3, #0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d008      	beq.n	8006226 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	f023 0303 	bic.w	r3, r3, #3
 800621a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800621c:	697a      	ldr	r2, [r7, #20]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	4313      	orrs	r3, r2
 8006222:	617b      	str	r3, [r7, #20]
 8006224:	e003      	b.n	800622e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	f043 0301 	orr.w	r3, r3, #1
 800622c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006234:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	011b      	lsls	r3, r3, #4
 800623a:	b2db      	uxtb	r3, r3
 800623c:	697a      	ldr	r2, [r7, #20]
 800623e:	4313      	orrs	r3, r2
 8006240:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	f023 030a 	bic.w	r3, r3, #10
 8006248:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	f003 030a 	and.w	r3, r3, #10
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	4313      	orrs	r3, r2
 8006254:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	621a      	str	r2, [r3, #32]
}
 8006262:	bf00      	nop
 8006264:	371c      	adds	r7, #28
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr
 800626e:	bf00      	nop
 8006270:	40012c00 	.word	0x40012c00
 8006274:	40000400 	.word	0x40000400
 8006278:	40000800 	.word	0x40000800
 800627c:	40000c00 	.word	0x40000c00
 8006280:	40013400 	.word	0x40013400
 8006284:	40014000 	.word	0x40014000
 8006288:	40015000 	.word	0x40015000

0800628c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800628c:	b480      	push	{r7}
 800628e:	b087      	sub	sp, #28
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	f003 031f 	and.w	r3, r3, #31
 800629e:	2201      	movs	r2, #1
 80062a0:	fa02 f303 	lsl.w	r3, r2, r3
 80062a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6a1a      	ldr	r2, [r3, #32]
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	43db      	mvns	r3, r3
 80062ae:	401a      	ands	r2, r3
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6a1a      	ldr	r2, [r3, #32]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	f003 031f 	and.w	r3, r3, #31
 80062be:	6879      	ldr	r1, [r7, #4]
 80062c0:	fa01 f303 	lsl.w	r3, r1, r3
 80062c4:	431a      	orrs	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	621a      	str	r2, [r3, #32]
}
 80062ca:	bf00      	nop
 80062cc:	371c      	adds	r7, #28
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr

080062d6 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 80062d6:	b580      	push	{r7, lr}
 80062d8:	b08a      	sub	sp, #40	@ 0x28
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6078      	str	r0, [r7, #4]
 80062de:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e0a0      	b.n	800642c <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d106      	bne.n	8006304 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f7fa ff28 	bl	8001154 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2202      	movs	r2, #2
 8006308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	3304      	adds	r3, #4
 8006314:	4619      	mov	r1, r3
 8006316:	4610      	mov	r0, r2
 8006318:	f7ff fb66 	bl	80059e8 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6818      	ldr	r0, [r3, #0]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	6819      	ldr	r1, [r3, #0]
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	2203      	movs	r2, #3
 800632a:	f7ff ff3b 	bl	80061a4 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	699a      	ldr	r2, [r3, #24]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f022 020c 	bic.w	r2, r2, #12
 800633c:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	6999      	ldr	r1, [r3, #24]
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	685a      	ldr	r2, [r3, #4]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	430a      	orrs	r2, r1
 800634e:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	685a      	ldr	r2, [r3, #4]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800635e:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	6812      	ldr	r2, [r2, #0]
 800636a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800636e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006372:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	689a      	ldr	r2, [r3, #8]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006382:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	6812      	ldr	r2, [r2, #0]
 800638e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006392:	f023 0307 	bic.w	r3, r3, #7
 8006396:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	689a      	ldr	r2, [r3, #8]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f042 0204 	orr.w	r2, r2, #4
 80063a6:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 80063a8:	2300      	movs	r3, #0
 80063aa:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 80063ac:	2300      	movs	r3, #0
 80063ae:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80063b0:	2370      	movs	r3, #112	@ 0x70
 80063b2:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80063b4:	2300      	movs	r3, #0
 80063b6:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80063b8:	2300      	movs	r3, #0
 80063ba:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80063bc:	2300      	movs	r3, #0
 80063be:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f107 020c 	add.w	r2, r7, #12
 80063ce:	4611      	mov	r1, r2
 80063d0:	4618      	mov	r0, r3
 80063d2:	f7ff fc57 	bl	8005c84 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	6812      	ldr	r2, [r2, #0]
 80063e0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80063e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063e8:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	685a      	ldr	r2, [r3, #4]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 80063f8:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2201      	movs	r2, #1
 80063fe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2201      	movs	r2, #1
 8006406:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2201      	movs	r2, #1
 800640e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2201      	movs	r2, #1
 8006416:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2201      	movs	r2, #1
 800641e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2201      	movs	r2, #1
 8006426:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800642a:	2300      	movs	r3, #0
}
 800642c:	4618      	mov	r0, r3
 800642e:	3728      	adds	r7, #40	@ 0x28
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b084      	sub	sp, #16
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d109      	bne.n	8006458 <HAL_TIMEx_PWMN_Start+0x24>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800644a:	b2db      	uxtb	r3, r3
 800644c:	2b01      	cmp	r3, #1
 800644e:	bf14      	ite	ne
 8006450:	2301      	movne	r3, #1
 8006452:	2300      	moveq	r3, #0
 8006454:	b2db      	uxtb	r3, r3
 8006456:	e022      	b.n	800649e <HAL_TIMEx_PWMN_Start+0x6a>
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	2b04      	cmp	r3, #4
 800645c:	d109      	bne.n	8006472 <HAL_TIMEx_PWMN_Start+0x3e>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006464:	b2db      	uxtb	r3, r3
 8006466:	2b01      	cmp	r3, #1
 8006468:	bf14      	ite	ne
 800646a:	2301      	movne	r3, #1
 800646c:	2300      	moveq	r3, #0
 800646e:	b2db      	uxtb	r3, r3
 8006470:	e015      	b.n	800649e <HAL_TIMEx_PWMN_Start+0x6a>
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	2b08      	cmp	r3, #8
 8006476:	d109      	bne.n	800648c <HAL_TIMEx_PWMN_Start+0x58>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800647e:	b2db      	uxtb	r3, r3
 8006480:	2b01      	cmp	r3, #1
 8006482:	bf14      	ite	ne
 8006484:	2301      	movne	r3, #1
 8006486:	2300      	moveq	r3, #0
 8006488:	b2db      	uxtb	r3, r3
 800648a:	e008      	b.n	800649e <HAL_TIMEx_PWMN_Start+0x6a>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8006492:	b2db      	uxtb	r3, r3
 8006494:	2b01      	cmp	r3, #1
 8006496:	bf14      	ite	ne
 8006498:	2301      	movne	r3, #1
 800649a:	2300      	moveq	r3, #0
 800649c:	b2db      	uxtb	r3, r3
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d001      	beq.n	80064a6 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e073      	b.n	800658e <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d104      	bne.n	80064b6 <HAL_TIMEx_PWMN_Start+0x82>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2202      	movs	r2, #2
 80064b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064b4:	e013      	b.n	80064de <HAL_TIMEx_PWMN_Start+0xaa>
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	2b04      	cmp	r3, #4
 80064ba:	d104      	bne.n	80064c6 <HAL_TIMEx_PWMN_Start+0x92>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2202      	movs	r2, #2
 80064c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80064c4:	e00b      	b.n	80064de <HAL_TIMEx_PWMN_Start+0xaa>
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	2b08      	cmp	r3, #8
 80064ca:	d104      	bne.n	80064d6 <HAL_TIMEx_PWMN_Start+0xa2>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2202      	movs	r2, #2
 80064d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80064d4:	e003      	b.n	80064de <HAL_TIMEx_PWMN_Start+0xaa>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2202      	movs	r2, #2
 80064da:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	2204      	movs	r2, #4
 80064e4:	6839      	ldr	r1, [r7, #0]
 80064e6:	4618      	mov	r0, r3
 80064e8:	f000 fa47 	bl	800697a <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80064fa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a25      	ldr	r2, [pc, #148]	@ (8006598 <HAL_TIMEx_PWMN_Start+0x164>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d022      	beq.n	800654c <HAL_TIMEx_PWMN_Start+0x118>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800650e:	d01d      	beq.n	800654c <HAL_TIMEx_PWMN_Start+0x118>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a21      	ldr	r2, [pc, #132]	@ (800659c <HAL_TIMEx_PWMN_Start+0x168>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d018      	beq.n	800654c <HAL_TIMEx_PWMN_Start+0x118>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a20      	ldr	r2, [pc, #128]	@ (80065a0 <HAL_TIMEx_PWMN_Start+0x16c>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d013      	beq.n	800654c <HAL_TIMEx_PWMN_Start+0x118>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a1e      	ldr	r2, [pc, #120]	@ (80065a4 <HAL_TIMEx_PWMN_Start+0x170>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d00e      	beq.n	800654c <HAL_TIMEx_PWMN_Start+0x118>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a1d      	ldr	r2, [pc, #116]	@ (80065a8 <HAL_TIMEx_PWMN_Start+0x174>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d009      	beq.n	800654c <HAL_TIMEx_PWMN_Start+0x118>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a1b      	ldr	r2, [pc, #108]	@ (80065ac <HAL_TIMEx_PWMN_Start+0x178>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d004      	beq.n	800654c <HAL_TIMEx_PWMN_Start+0x118>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a1a      	ldr	r2, [pc, #104]	@ (80065b0 <HAL_TIMEx_PWMN_Start+0x17c>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d115      	bne.n	8006578 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	689a      	ldr	r2, [r3, #8]
 8006552:	4b18      	ldr	r3, [pc, #96]	@ (80065b4 <HAL_TIMEx_PWMN_Start+0x180>)
 8006554:	4013      	ands	r3, r2
 8006556:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2b06      	cmp	r3, #6
 800655c:	d015      	beq.n	800658a <HAL_TIMEx_PWMN_Start+0x156>
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006564:	d011      	beq.n	800658a <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f042 0201 	orr.w	r2, r2, #1
 8006574:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006576:	e008      	b.n	800658a <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f042 0201 	orr.w	r2, r2, #1
 8006586:	601a      	str	r2, [r3, #0]
 8006588:	e000      	b.n	800658c <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800658a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3710      	adds	r7, #16
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	40012c00 	.word	0x40012c00
 800659c:	40000400 	.word	0x40000400
 80065a0:	40000800 	.word	0x40000800
 80065a4:	40000c00 	.word	0x40000c00
 80065a8:	40013400 	.word	0x40013400
 80065ac:	40014000 	.word	0x40014000
 80065b0:	40015000 	.word	0x40015000
 80065b4:	00010007 	.word	0x00010007

080065b8 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2200      	movs	r2, #0
 80065c8:	6839      	ldr	r1, [r7, #0]
 80065ca:	4618      	mov	r0, r3
 80065cc:	f000 f9d5 	bl	800697a <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	6a1a      	ldr	r2, [r3, #32]
 80065d6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80065da:	4013      	ands	r3, r2
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d10f      	bne.n	8006600 <HAL_TIMEx_PWMN_Stop+0x48>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	6a1a      	ldr	r2, [r3, #32]
 80065e6:	f244 4344 	movw	r3, #17476	@ 0x4444
 80065ea:	4013      	ands	r3, r2
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d107      	bne.n	8006600 <HAL_TIMEx_PWMN_Stop+0x48>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80065fe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6a1a      	ldr	r2, [r3, #32]
 8006606:	f241 1311 	movw	r3, #4369	@ 0x1111
 800660a:	4013      	ands	r3, r2
 800660c:	2b00      	cmp	r3, #0
 800660e:	d10f      	bne.n	8006630 <HAL_TIMEx_PWMN_Stop+0x78>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	6a1a      	ldr	r2, [r3, #32]
 8006616:	f244 4344 	movw	r3, #17476	@ 0x4444
 800661a:	4013      	ands	r3, r2
 800661c:	2b00      	cmp	r3, #0
 800661e:	d107      	bne.n	8006630 <HAL_TIMEx_PWMN_Stop+0x78>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f022 0201 	bic.w	r2, r2, #1
 800662e:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d104      	bne.n	8006640 <HAL_TIMEx_PWMN_Stop+0x88>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2201      	movs	r2, #1
 800663a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800663e:	e013      	b.n	8006668 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	2b04      	cmp	r3, #4
 8006644:	d104      	bne.n	8006650 <HAL_TIMEx_PWMN_Stop+0x98>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2201      	movs	r2, #1
 800664a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800664e:	e00b      	b.n	8006668 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	2b08      	cmp	r3, #8
 8006654:	d104      	bne.n	8006660 <HAL_TIMEx_PWMN_Stop+0xa8>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2201      	movs	r2, #1
 800665a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800665e:	e003      	b.n	8006668 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2201      	movs	r2, #1
 8006664:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8006668:	2300      	movs	r3, #0
}
 800666a:	4618      	mov	r0, r3
 800666c:	3708      	adds	r7, #8
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
	...

08006674 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006674:	b480      	push	{r7}
 8006676:	b085      	sub	sp, #20
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006684:	2b01      	cmp	r3, #1
 8006686:	d101      	bne.n	800668c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006688:	2302      	movs	r3, #2
 800668a:	e074      	b.n	8006776 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2202      	movs	r2, #2
 8006698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a34      	ldr	r2, [pc, #208]	@ (8006784 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d009      	beq.n	80066ca <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a33      	ldr	r2, [pc, #204]	@ (8006788 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d004      	beq.n	80066ca <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a31      	ldr	r2, [pc, #196]	@ (800678c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d108      	bne.n	80066dc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80066d0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	68fa      	ldr	r2, [r7, #12]
 80066d8:	4313      	orrs	r3, r2
 80066da:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80066e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68fa      	ldr	r2, [r7, #12]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	68fa      	ldr	r2, [r7, #12]
 80066f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a21      	ldr	r2, [pc, #132]	@ (8006784 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d022      	beq.n	800674a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800670c:	d01d      	beq.n	800674a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a1f      	ldr	r2, [pc, #124]	@ (8006790 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d018      	beq.n	800674a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a1d      	ldr	r2, [pc, #116]	@ (8006794 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d013      	beq.n	800674a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a1c      	ldr	r2, [pc, #112]	@ (8006798 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d00e      	beq.n	800674a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a15      	ldr	r2, [pc, #84]	@ (8006788 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d009      	beq.n	800674a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a18      	ldr	r2, [pc, #96]	@ (800679c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d004      	beq.n	800674a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a11      	ldr	r2, [pc, #68]	@ (800678c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d10c      	bne.n	8006764 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006750:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	68ba      	ldr	r2, [r7, #8]
 8006758:	4313      	orrs	r3, r2
 800675a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68ba      	ldr	r2, [r7, #8]
 8006762:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006774:	2300      	movs	r3, #0
}
 8006776:	4618      	mov	r0, r3
 8006778:	3714      	adds	r7, #20
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	40012c00 	.word	0x40012c00
 8006788:	40013400 	.word	0x40013400
 800678c:	40015000 	.word	0x40015000
 8006790:	40000400 	.word	0x40000400
 8006794:	40000800 	.word	0x40000800
 8006798:	40000c00 	.word	0x40000c00
 800679c:	40014000 	.word	0x40014000

080067a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b085      	sub	sp, #20
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80067aa:	2300      	movs	r3, #0
 80067ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d101      	bne.n	80067bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80067b8:	2302      	movs	r3, #2
 80067ba:	e078      	b.n	80068ae <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	4313      	orrs	r3, r2
 80067de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	4313      	orrs	r3, r2
 8006808:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	695b      	ldr	r3, [r3, #20]
 8006814:	4313      	orrs	r3, r2
 8006816:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006822:	4313      	orrs	r3, r2
 8006824:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	041b      	lsls	r3, r3, #16
 8006832:	4313      	orrs	r3, r2
 8006834:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	69db      	ldr	r3, [r3, #28]
 8006840:	4313      	orrs	r3, r2
 8006842:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a1c      	ldr	r2, [pc, #112]	@ (80068bc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d009      	beq.n	8006862 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a1b      	ldr	r2, [pc, #108]	@ (80068c0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d004      	beq.n	8006862 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a19      	ldr	r2, [pc, #100]	@ (80068c4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d11c      	bne.n	800689c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800686c:	051b      	lsls	r3, r3, #20
 800686e:	4313      	orrs	r3, r2
 8006870:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	6a1b      	ldr	r3, [r3, #32]
 800687c:	4313      	orrs	r3, r2
 800687e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800688a:	4313      	orrs	r3, r2
 800688c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006898:	4313      	orrs	r3, r2
 800689a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68fa      	ldr	r2, [r7, #12]
 80068a2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80068ac:	2300      	movs	r3, #0
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3714      	adds	r7, #20
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	40012c00 	.word	0x40012c00
 80068c0:	40013400 	.word	0x40013400
 80068c4:	40015000 	.word	0x40015000

080068c8 <HAL_TIMEx_EnableDeadTimePreload>:
  * @brief  Enable deadtime preload
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b083      	sub	sp, #12
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80068de:	655a      	str	r2, [r3, #84]	@ 0x54
  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	370c      	adds	r7, #12
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr

080068ee <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80068ee:	b480      	push	{r7}
 80068f0:	b083      	sub	sp, #12
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80068f6:	bf00      	nop
 80068f8:	370c      	adds	r7, #12
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr

08006902 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006902:	b480      	push	{r7}
 8006904:	b083      	sub	sp, #12
 8006906:	af00      	add	r7, sp, #0
 8006908:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800690a:	bf00      	nop
 800690c:	370c      	adds	r7, #12
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr

08006916 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006916:	b480      	push	{r7}
 8006918:	b083      	sub	sp, #12
 800691a:	af00      	add	r7, sp, #0
 800691c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800691e:	bf00      	nop
 8006920:	370c      	adds	r7, #12
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr

0800692a <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800692a:	b480      	push	{r7}
 800692c:	b083      	sub	sp, #12
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006932:	bf00      	nop
 8006934:	370c      	adds	r7, #12
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr

0800693e <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800693e:	b480      	push	{r7}
 8006940:	b083      	sub	sp, #12
 8006942:	af00      	add	r7, sp, #0
 8006944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006946:	bf00      	nop
 8006948:	370c      	adds	r7, #12
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr

08006952 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006952:	b480      	push	{r7}
 8006954:	b083      	sub	sp, #12
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800695a:	bf00      	nop
 800695c:	370c      	adds	r7, #12
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr

08006966 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006966:	b480      	push	{r7}
 8006968:	b083      	sub	sp, #12
 800696a:	af00      	add	r7, sp, #0
 800696c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800696e:	bf00      	nop
 8006970:	370c      	adds	r7, #12
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr

0800697a <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800697a:	b480      	push	{r7}
 800697c:	b087      	sub	sp, #28
 800697e:	af00      	add	r7, sp, #0
 8006980:	60f8      	str	r0, [r7, #12]
 8006982:	60b9      	str	r1, [r7, #8]
 8006984:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	f003 030f 	and.w	r3, r3, #15
 800698c:	2204      	movs	r2, #4
 800698e:	fa02 f303 	lsl.w	r3, r2, r3
 8006992:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6a1a      	ldr	r2, [r3, #32]
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	43db      	mvns	r3, r3
 800699c:	401a      	ands	r2, r3
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6a1a      	ldr	r2, [r3, #32]
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	f003 030f 	and.w	r3, r3, #15
 80069ac:	6879      	ldr	r1, [r7, #4]
 80069ae:	fa01 f303 	lsl.w	r3, r1, r3
 80069b2:	431a      	orrs	r2, r3
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	621a      	str	r2, [r3, #32]
}
 80069b8:	bf00      	nop
 80069ba:	371c      	adds	r7, #28
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr

080069c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b082      	sub	sp, #8
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d101      	bne.n	80069d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	e042      	b.n	8006a5c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d106      	bne.n	80069ee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f7fa fd15 	bl	8001418 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2224      	movs	r2, #36	@ 0x24
 80069f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f022 0201 	bic.w	r2, r2, #1
 8006a04:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d002      	beq.n	8006a14 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 ff60 	bl	80078d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f000 fc61 	bl	80072dc <UART_SetConfig>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d101      	bne.n	8006a24 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	e01b      	b.n	8006a5c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	685a      	ldr	r2, [r3, #4]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	689a      	ldr	r2, [r3, #8]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f042 0201 	orr.w	r2, r2, #1
 8006a52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f000 ffdf 	bl	8007a18 <UART_CheckIdleState>
 8006a5a:	4603      	mov	r3, r0
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3708      	adds	r7, #8
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b08a      	sub	sp, #40	@ 0x28
 8006a68:	af02      	add	r7, sp, #8
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	603b      	str	r3, [r7, #0]
 8006a70:	4613      	mov	r3, r2
 8006a72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a7a:	2b20      	cmp	r3, #32
 8006a7c:	d17b      	bne.n	8006b76 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d002      	beq.n	8006a8a <HAL_UART_Transmit+0x26>
 8006a84:	88fb      	ldrh	r3, [r7, #6]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d101      	bne.n	8006a8e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e074      	b.n	8006b78 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2221      	movs	r2, #33	@ 0x21
 8006a9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a9e:	f7fb fa7f 	bl	8001fa0 <HAL_GetTick>
 8006aa2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	88fa      	ldrh	r2, [r7, #6]
 8006aa8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	88fa      	ldrh	r2, [r7, #6]
 8006ab0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006abc:	d108      	bne.n	8006ad0 <HAL_UART_Transmit+0x6c>
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	691b      	ldr	r3, [r3, #16]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d104      	bne.n	8006ad0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	61bb      	str	r3, [r7, #24]
 8006ace:	e003      	b.n	8006ad8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006ad8:	e030      	b.n	8006b3c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	2180      	movs	r1, #128	@ 0x80
 8006ae4:	68f8      	ldr	r0, [r7, #12]
 8006ae6:	f001 f841 	bl	8007b6c <UART_WaitOnFlagUntilTimeout>
 8006aea:	4603      	mov	r3, r0
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d005      	beq.n	8006afc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2220      	movs	r2, #32
 8006af4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e03d      	b.n	8006b78 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d10b      	bne.n	8006b1a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	881b      	ldrh	r3, [r3, #0]
 8006b06:	461a      	mov	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b10:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006b12:	69bb      	ldr	r3, [r7, #24]
 8006b14:	3302      	adds	r3, #2
 8006b16:	61bb      	str	r3, [r7, #24]
 8006b18:	e007      	b.n	8006b2a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	781a      	ldrb	r2, [r3, #0]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	3301      	adds	r3, #1
 8006b28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	3b01      	subs	r3, #1
 8006b34:	b29a      	uxth	r2, r3
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1c8      	bne.n	8006ada <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	9300      	str	r3, [sp, #0]
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	2140      	movs	r1, #64	@ 0x40
 8006b52:	68f8      	ldr	r0, [r7, #12]
 8006b54:	f001 f80a 	bl	8007b6c <UART_WaitOnFlagUntilTimeout>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d005      	beq.n	8006b6a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2220      	movs	r2, #32
 8006b62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006b66:	2303      	movs	r3, #3
 8006b68:	e006      	b.n	8006b78 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2220      	movs	r2, #32
 8006b6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006b72:	2300      	movs	r3, #0
 8006b74:	e000      	b.n	8006b78 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006b76:	2302      	movs	r3, #2
  }
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3720      	adds	r7, #32
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}

08006b80 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b08a      	sub	sp, #40	@ 0x28
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	60f8      	str	r0, [r7, #12]
 8006b88:	60b9      	str	r1, [r7, #8]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b94:	2b20      	cmp	r3, #32
 8006b96:	d137      	bne.n	8006c08 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d002      	beq.n	8006ba4 <HAL_UART_Receive_IT+0x24>
 8006b9e:	88fb      	ldrh	r3, [r7, #6]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d101      	bne.n	8006ba8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e030      	b.n	8006c0a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2200      	movs	r2, #0
 8006bac:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a18      	ldr	r2, [pc, #96]	@ (8006c14 <HAL_UART_Receive_IT+0x94>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d01f      	beq.n	8006bf8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d018      	beq.n	8006bf8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	e853 3f00 	ldrex	r3, [r3]
 8006bd2:	613b      	str	r3, [r7, #16]
   return(result);
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006bda:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	461a      	mov	r2, r3
 8006be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be4:	623b      	str	r3, [r7, #32]
 8006be6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be8:	69f9      	ldr	r1, [r7, #28]
 8006bea:	6a3a      	ldr	r2, [r7, #32]
 8006bec:	e841 2300 	strex	r3, r2, [r1]
 8006bf0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d1e6      	bne.n	8006bc6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006bf8:	88fb      	ldrh	r3, [r7, #6]
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	68b9      	ldr	r1, [r7, #8]
 8006bfe:	68f8      	ldr	r0, [r7, #12]
 8006c00:	f001 f822 	bl	8007c48 <UART_Start_Receive_IT>
 8006c04:	4603      	mov	r3, r0
 8006c06:	e000      	b.n	8006c0a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006c08:	2302      	movs	r3, #2
  }
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3728      	adds	r7, #40	@ 0x28
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	bf00      	nop
 8006c14:	40008000 	.word	0x40008000

08006c18 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b0ba      	sub	sp, #232	@ 0xe8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	69db      	ldr	r3, [r3, #28]
 8006c26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006c3e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006c42:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006c46:	4013      	ands	r3, r2
 8006c48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006c4c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d11b      	bne.n	8006c8c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006c54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c58:	f003 0320 	and.w	r3, r3, #32
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d015      	beq.n	8006c8c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c64:	f003 0320 	and.w	r3, r3, #32
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d105      	bne.n	8006c78 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006c6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d009      	beq.n	8006c8c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	f000 8300 	beq.w	8007282 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	4798      	blx	r3
      }
      return;
 8006c8a:	e2fa      	b.n	8007282 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006c8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	f000 8123 	beq.w	8006edc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006c96:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006c9a:	4b8d      	ldr	r3, [pc, #564]	@ (8006ed0 <HAL_UART_IRQHandler+0x2b8>)
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d106      	bne.n	8006cb0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006ca2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006ca6:	4b8b      	ldr	r3, [pc, #556]	@ (8006ed4 <HAL_UART_IRQHandler+0x2bc>)
 8006ca8:	4013      	ands	r3, r2
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	f000 8116 	beq.w	8006edc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006cb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cb4:	f003 0301 	and.w	r3, r3, #1
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d011      	beq.n	8006ce0 <HAL_UART_IRQHandler+0xc8>
 8006cbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00b      	beq.n	8006ce0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cd6:	f043 0201 	orr.w	r2, r3, #1
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ce0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ce4:	f003 0302 	and.w	r3, r3, #2
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d011      	beq.n	8006d10 <HAL_UART_IRQHandler+0xf8>
 8006cec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006cf0:	f003 0301 	and.w	r3, r3, #1
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d00b      	beq.n	8006d10 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	2202      	movs	r2, #2
 8006cfe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d06:	f043 0204 	orr.w	r2, r3, #4
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d14:	f003 0304 	and.w	r3, r3, #4
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d011      	beq.n	8006d40 <HAL_UART_IRQHandler+0x128>
 8006d1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d20:	f003 0301 	and.w	r3, r3, #1
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d00b      	beq.n	8006d40 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	2204      	movs	r2, #4
 8006d2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d36:	f043 0202 	orr.w	r2, r3, #2
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006d40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d44:	f003 0308 	and.w	r3, r3, #8
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d017      	beq.n	8006d7c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006d4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d50:	f003 0320 	and.w	r3, r3, #32
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d105      	bne.n	8006d64 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006d58:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006d5c:	4b5c      	ldr	r3, [pc, #368]	@ (8006ed0 <HAL_UART_IRQHandler+0x2b8>)
 8006d5e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d00b      	beq.n	8006d7c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	2208      	movs	r2, #8
 8006d6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d72:	f043 0208 	orr.w	r2, r3, #8
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d012      	beq.n	8006dae <HAL_UART_IRQHandler+0x196>
 8006d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d8c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d00c      	beq.n	8006dae <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d9c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006da4:	f043 0220 	orr.w	r2, r3, #32
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	f000 8266 	beq.w	8007286 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dbe:	f003 0320 	and.w	r3, r3, #32
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d013      	beq.n	8006dee <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006dc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dca:	f003 0320 	and.w	r3, r3, #32
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d105      	bne.n	8006dde <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d007      	beq.n	8006dee <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d003      	beq.n	8006dee <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006df4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e02:	2b40      	cmp	r3, #64	@ 0x40
 8006e04:	d005      	beq.n	8006e12 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006e06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e0a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d054      	beq.n	8006ebc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f001 f83a 	bl	8007e8c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e22:	2b40      	cmp	r3, #64	@ 0x40
 8006e24:	d146      	bne.n	8006eb4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	3308      	adds	r3, #8
 8006e2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006e34:	e853 3f00 	ldrex	r3, [r3]
 8006e38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006e3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	3308      	adds	r3, #8
 8006e4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006e52:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006e56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006e5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006e62:	e841 2300 	strex	r3, r2, [r1]
 8006e66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006e6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d1d9      	bne.n	8006e26 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d017      	beq.n	8006eac <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e82:	4a15      	ldr	r2, [pc, #84]	@ (8006ed8 <HAL_UART_IRQHandler+0x2c0>)
 8006e84:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f7fc fd9e 	bl	80039ce <HAL_DMA_Abort_IT>
 8006e92:	4603      	mov	r3, r0
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d019      	beq.n	8006ecc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006ea6:	4610      	mov	r0, r2
 8006ea8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eaa:	e00f      	b.n	8006ecc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 f9ff 	bl	80072b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eb2:	e00b      	b.n	8006ecc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f000 f9fb 	bl	80072b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eba:	e007      	b.n	8006ecc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f000 f9f7 	bl	80072b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006eca:	e1dc      	b.n	8007286 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ecc:	bf00      	nop
    return;
 8006ece:	e1da      	b.n	8007286 <HAL_UART_IRQHandler+0x66e>
 8006ed0:	10000001 	.word	0x10000001
 8006ed4:	04000120 	.word	0x04000120
 8006ed8:	08007f59 	.word	0x08007f59

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	f040 8170 	bne.w	80071c6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eea:	f003 0310 	and.w	r3, r3, #16
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	f000 8169 	beq.w	80071c6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006ef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ef8:	f003 0310 	and.w	r3, r3, #16
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f000 8162 	beq.w	80071c6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2210      	movs	r2, #16
 8006f08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f14:	2b40      	cmp	r3, #64	@ 0x40
 8006f16:	f040 80d8 	bne.w	80070ca <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006f28:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 80af 	beq.w	8007090 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006f38:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	f080 80a7 	bcs.w	8007090 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f48:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f003 0320 	and.w	r3, r3, #32
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	f040 8087 	bne.w	800706e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f6c:	e853 3f00 	ldrex	r3, [r3]
 8006f70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006f74:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	461a      	mov	r2, r3
 8006f86:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006f8e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f92:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006f96:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006f9a:	e841 2300 	strex	r3, r2, [r1]
 8006f9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006fa2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d1da      	bne.n	8006f60 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	3308      	adds	r3, #8
 8006fb0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006fb4:	e853 3f00 	ldrex	r3, [r3]
 8006fb8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006fba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006fbc:	f023 0301 	bic.w	r3, r3, #1
 8006fc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	3308      	adds	r3, #8
 8006fca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006fce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006fd2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006fd6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006fda:	e841 2300 	strex	r3, r2, [r1]
 8006fde:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006fe0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1e1      	bne.n	8006faa <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	3308      	adds	r3, #8
 8006fec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ff0:	e853 3f00 	ldrex	r3, [r3]
 8006ff4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006ff6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ff8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ffc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	3308      	adds	r3, #8
 8007006:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800700a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800700c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800700e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007010:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007012:	e841 2300 	strex	r3, r2, [r1]
 8007016:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007018:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800701a:	2b00      	cmp	r3, #0
 800701c:	d1e3      	bne.n	8006fe6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2220      	movs	r2, #32
 8007022:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007032:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007034:	e853 3f00 	ldrex	r3, [r3]
 8007038:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800703a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800703c:	f023 0310 	bic.w	r3, r3, #16
 8007040:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	461a      	mov	r2, r3
 800704a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800704e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007050:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007052:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007054:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007056:	e841 2300 	strex	r3, r2, [r1]
 800705a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800705c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800705e:	2b00      	cmp	r3, #0
 8007060:	d1e4      	bne.n	800702c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007068:	4618      	mov	r0, r3
 800706a:	f7fc fc57 	bl	800391c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2202      	movs	r2, #2
 8007072:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007080:	b29b      	uxth	r3, r3
 8007082:	1ad3      	subs	r3, r2, r3
 8007084:	b29b      	uxth	r3, r3
 8007086:	4619      	mov	r1, r3
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f000 f91b 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800708e:	e0fc      	b.n	800728a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007096:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800709a:	429a      	cmp	r2, r3
 800709c:	f040 80f5 	bne.w	800728a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f003 0320 	and.w	r3, r3, #32
 80070ae:	2b20      	cmp	r3, #32
 80070b0:	f040 80eb 	bne.w	800728a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2202      	movs	r2, #2
 80070b8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80070c0:	4619      	mov	r1, r3
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f000 f8fe 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
      return;
 80070c8:	e0df      	b.n	800728a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	1ad3      	subs	r3, r2, r3
 80070da:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f000 80d1 	beq.w	800728e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80070ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f000 80cc 	beq.w	800728e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070fe:	e853 3f00 	ldrex	r3, [r3]
 8007102:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007106:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800710a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	461a      	mov	r2, r3
 8007114:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007118:	647b      	str	r3, [r7, #68]	@ 0x44
 800711a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800711e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007120:	e841 2300 	strex	r3, r2, [r1]
 8007124:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007128:	2b00      	cmp	r3, #0
 800712a:	d1e4      	bne.n	80070f6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	3308      	adds	r3, #8
 8007132:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007136:	e853 3f00 	ldrex	r3, [r3]
 800713a:	623b      	str	r3, [r7, #32]
   return(result);
 800713c:	6a3b      	ldr	r3, [r7, #32]
 800713e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007142:	f023 0301 	bic.w	r3, r3, #1
 8007146:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	3308      	adds	r3, #8
 8007150:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007154:	633a      	str	r2, [r7, #48]	@ 0x30
 8007156:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007158:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800715a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800715c:	e841 2300 	strex	r3, r2, [r1]
 8007160:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1e1      	bne.n	800712c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2220      	movs	r2, #32
 800716c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	e853 3f00 	ldrex	r3, [r3]
 8007188:	60fb      	str	r3, [r7, #12]
   return(result);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f023 0310 	bic.w	r3, r3, #16
 8007190:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	461a      	mov	r2, r3
 800719a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800719e:	61fb      	str	r3, [r7, #28]
 80071a0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a2:	69b9      	ldr	r1, [r7, #24]
 80071a4:	69fa      	ldr	r2, [r7, #28]
 80071a6:	e841 2300 	strex	r3, r2, [r1]
 80071aa:	617b      	str	r3, [r7, #20]
   return(result);
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d1e4      	bne.n	800717c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2202      	movs	r2, #2
 80071b6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80071b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80071bc:	4619      	mov	r1, r3
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 f880 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80071c4:	e063      	b.n	800728e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80071c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d00e      	beq.n	80071f0 <HAL_UART_IRQHandler+0x5d8>
 80071d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d008      	beq.n	80071f0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80071e6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f001 fc13 	bl	8008a14 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80071ee:	e051      	b.n	8007294 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80071f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d014      	beq.n	8007226 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80071fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007200:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007204:	2b00      	cmp	r3, #0
 8007206:	d105      	bne.n	8007214 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007208:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800720c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d008      	beq.n	8007226 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007218:	2b00      	cmp	r3, #0
 800721a:	d03a      	beq.n	8007292 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	4798      	blx	r3
    }
    return;
 8007224:	e035      	b.n	8007292 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800722a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800722e:	2b00      	cmp	r3, #0
 8007230:	d009      	beq.n	8007246 <HAL_UART_IRQHandler+0x62e>
 8007232:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007236:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800723a:	2b00      	cmp	r3, #0
 800723c:	d003      	beq.n	8007246 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 fe9c 	bl	8007f7c <UART_EndTransmit_IT>
    return;
 8007244:	e026      	b.n	8007294 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800724a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800724e:	2b00      	cmp	r3, #0
 8007250:	d009      	beq.n	8007266 <HAL_UART_IRQHandler+0x64e>
 8007252:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007256:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800725a:	2b00      	cmp	r3, #0
 800725c:	d003      	beq.n	8007266 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f001 fbec 	bl	8008a3c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007264:	e016      	b.n	8007294 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007266:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800726a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d010      	beq.n	8007294 <HAL_UART_IRQHandler+0x67c>
 8007272:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007276:	2b00      	cmp	r3, #0
 8007278:	da0c      	bge.n	8007294 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f001 fbd4 	bl	8008a28 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007280:	e008      	b.n	8007294 <HAL_UART_IRQHandler+0x67c>
      return;
 8007282:	bf00      	nop
 8007284:	e006      	b.n	8007294 <HAL_UART_IRQHandler+0x67c>
    return;
 8007286:	bf00      	nop
 8007288:	e004      	b.n	8007294 <HAL_UART_IRQHandler+0x67c>
      return;
 800728a:	bf00      	nop
 800728c:	e002      	b.n	8007294 <HAL_UART_IRQHandler+0x67c>
      return;
 800728e:	bf00      	nop
 8007290:	e000      	b.n	8007294 <HAL_UART_IRQHandler+0x67c>
    return;
 8007292:	bf00      	nop
  }
}
 8007294:	37e8      	adds	r7, #232	@ 0xe8
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop

0800729c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80072a4:	bf00      	nop
 80072a6:	370c      	adds	r7, #12
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr

080072b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	460b      	mov	r3, r1
 80072ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80072d0:	bf00      	nop
 80072d2:	370c      	adds	r7, #12
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr

080072dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072e0:	b08c      	sub	sp, #48	@ 0x30
 80072e2:	af00      	add	r7, sp, #0
 80072e4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80072e6:	2300      	movs	r3, #0
 80072e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	689a      	ldr	r2, [r3, #8]
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	431a      	orrs	r2, r3
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	695b      	ldr	r3, [r3, #20]
 80072fa:	431a      	orrs	r2, r3
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	69db      	ldr	r3, [r3, #28]
 8007300:	4313      	orrs	r3, r2
 8007302:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	681a      	ldr	r2, [r3, #0]
 800730a:	4baa      	ldr	r3, [pc, #680]	@ (80075b4 <UART_SetConfig+0x2d8>)
 800730c:	4013      	ands	r3, r2
 800730e:	697a      	ldr	r2, [r7, #20]
 8007310:	6812      	ldr	r2, [r2, #0]
 8007312:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007314:	430b      	orrs	r3, r1
 8007316:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	68da      	ldr	r2, [r3, #12]
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	430a      	orrs	r2, r1
 800732c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	699b      	ldr	r3, [r3, #24]
 8007332:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a9f      	ldr	r2, [pc, #636]	@ (80075b8 <UART_SetConfig+0x2dc>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d004      	beq.n	8007348 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	6a1b      	ldr	r3, [r3, #32]
 8007342:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007344:	4313      	orrs	r3, r2
 8007346:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007352:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007356:	697a      	ldr	r2, [r7, #20]
 8007358:	6812      	ldr	r2, [r2, #0]
 800735a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800735c:	430b      	orrs	r3, r1
 800735e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007366:	f023 010f 	bic.w	r1, r3, #15
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	430a      	orrs	r2, r1
 8007374:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a90      	ldr	r2, [pc, #576]	@ (80075bc <UART_SetConfig+0x2e0>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d125      	bne.n	80073cc <UART_SetConfig+0xf0>
 8007380:	4b8f      	ldr	r3, [pc, #572]	@ (80075c0 <UART_SetConfig+0x2e4>)
 8007382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007386:	f003 0303 	and.w	r3, r3, #3
 800738a:	2b03      	cmp	r3, #3
 800738c:	d81a      	bhi.n	80073c4 <UART_SetConfig+0xe8>
 800738e:	a201      	add	r2, pc, #4	@ (adr r2, 8007394 <UART_SetConfig+0xb8>)
 8007390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007394:	080073a5 	.word	0x080073a5
 8007398:	080073b5 	.word	0x080073b5
 800739c:	080073ad 	.word	0x080073ad
 80073a0:	080073bd 	.word	0x080073bd
 80073a4:	2301      	movs	r3, #1
 80073a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073aa:	e116      	b.n	80075da <UART_SetConfig+0x2fe>
 80073ac:	2302      	movs	r3, #2
 80073ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073b2:	e112      	b.n	80075da <UART_SetConfig+0x2fe>
 80073b4:	2304      	movs	r3, #4
 80073b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073ba:	e10e      	b.n	80075da <UART_SetConfig+0x2fe>
 80073bc:	2308      	movs	r3, #8
 80073be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073c2:	e10a      	b.n	80075da <UART_SetConfig+0x2fe>
 80073c4:	2310      	movs	r3, #16
 80073c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073ca:	e106      	b.n	80075da <UART_SetConfig+0x2fe>
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a7c      	ldr	r2, [pc, #496]	@ (80075c4 <UART_SetConfig+0x2e8>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d138      	bne.n	8007448 <UART_SetConfig+0x16c>
 80073d6:	4b7a      	ldr	r3, [pc, #488]	@ (80075c0 <UART_SetConfig+0x2e4>)
 80073d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073dc:	f003 030c 	and.w	r3, r3, #12
 80073e0:	2b0c      	cmp	r3, #12
 80073e2:	d82d      	bhi.n	8007440 <UART_SetConfig+0x164>
 80073e4:	a201      	add	r2, pc, #4	@ (adr r2, 80073ec <UART_SetConfig+0x110>)
 80073e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ea:	bf00      	nop
 80073ec:	08007421 	.word	0x08007421
 80073f0:	08007441 	.word	0x08007441
 80073f4:	08007441 	.word	0x08007441
 80073f8:	08007441 	.word	0x08007441
 80073fc:	08007431 	.word	0x08007431
 8007400:	08007441 	.word	0x08007441
 8007404:	08007441 	.word	0x08007441
 8007408:	08007441 	.word	0x08007441
 800740c:	08007429 	.word	0x08007429
 8007410:	08007441 	.word	0x08007441
 8007414:	08007441 	.word	0x08007441
 8007418:	08007441 	.word	0x08007441
 800741c:	08007439 	.word	0x08007439
 8007420:	2300      	movs	r3, #0
 8007422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007426:	e0d8      	b.n	80075da <UART_SetConfig+0x2fe>
 8007428:	2302      	movs	r3, #2
 800742a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800742e:	e0d4      	b.n	80075da <UART_SetConfig+0x2fe>
 8007430:	2304      	movs	r3, #4
 8007432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007436:	e0d0      	b.n	80075da <UART_SetConfig+0x2fe>
 8007438:	2308      	movs	r3, #8
 800743a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800743e:	e0cc      	b.n	80075da <UART_SetConfig+0x2fe>
 8007440:	2310      	movs	r3, #16
 8007442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007446:	e0c8      	b.n	80075da <UART_SetConfig+0x2fe>
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a5e      	ldr	r2, [pc, #376]	@ (80075c8 <UART_SetConfig+0x2ec>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d125      	bne.n	800749e <UART_SetConfig+0x1c2>
 8007452:	4b5b      	ldr	r3, [pc, #364]	@ (80075c0 <UART_SetConfig+0x2e4>)
 8007454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007458:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800745c:	2b30      	cmp	r3, #48	@ 0x30
 800745e:	d016      	beq.n	800748e <UART_SetConfig+0x1b2>
 8007460:	2b30      	cmp	r3, #48	@ 0x30
 8007462:	d818      	bhi.n	8007496 <UART_SetConfig+0x1ba>
 8007464:	2b20      	cmp	r3, #32
 8007466:	d00a      	beq.n	800747e <UART_SetConfig+0x1a2>
 8007468:	2b20      	cmp	r3, #32
 800746a:	d814      	bhi.n	8007496 <UART_SetConfig+0x1ba>
 800746c:	2b00      	cmp	r3, #0
 800746e:	d002      	beq.n	8007476 <UART_SetConfig+0x19a>
 8007470:	2b10      	cmp	r3, #16
 8007472:	d008      	beq.n	8007486 <UART_SetConfig+0x1aa>
 8007474:	e00f      	b.n	8007496 <UART_SetConfig+0x1ba>
 8007476:	2300      	movs	r3, #0
 8007478:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800747c:	e0ad      	b.n	80075da <UART_SetConfig+0x2fe>
 800747e:	2302      	movs	r3, #2
 8007480:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007484:	e0a9      	b.n	80075da <UART_SetConfig+0x2fe>
 8007486:	2304      	movs	r3, #4
 8007488:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800748c:	e0a5      	b.n	80075da <UART_SetConfig+0x2fe>
 800748e:	2308      	movs	r3, #8
 8007490:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007494:	e0a1      	b.n	80075da <UART_SetConfig+0x2fe>
 8007496:	2310      	movs	r3, #16
 8007498:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800749c:	e09d      	b.n	80075da <UART_SetConfig+0x2fe>
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a4a      	ldr	r2, [pc, #296]	@ (80075cc <UART_SetConfig+0x2f0>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d125      	bne.n	80074f4 <UART_SetConfig+0x218>
 80074a8:	4b45      	ldr	r3, [pc, #276]	@ (80075c0 <UART_SetConfig+0x2e4>)
 80074aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074ae:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80074b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80074b4:	d016      	beq.n	80074e4 <UART_SetConfig+0x208>
 80074b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80074b8:	d818      	bhi.n	80074ec <UART_SetConfig+0x210>
 80074ba:	2b80      	cmp	r3, #128	@ 0x80
 80074bc:	d00a      	beq.n	80074d4 <UART_SetConfig+0x1f8>
 80074be:	2b80      	cmp	r3, #128	@ 0x80
 80074c0:	d814      	bhi.n	80074ec <UART_SetConfig+0x210>
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d002      	beq.n	80074cc <UART_SetConfig+0x1f0>
 80074c6:	2b40      	cmp	r3, #64	@ 0x40
 80074c8:	d008      	beq.n	80074dc <UART_SetConfig+0x200>
 80074ca:	e00f      	b.n	80074ec <UART_SetConfig+0x210>
 80074cc:	2300      	movs	r3, #0
 80074ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074d2:	e082      	b.n	80075da <UART_SetConfig+0x2fe>
 80074d4:	2302      	movs	r3, #2
 80074d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074da:	e07e      	b.n	80075da <UART_SetConfig+0x2fe>
 80074dc:	2304      	movs	r3, #4
 80074de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074e2:	e07a      	b.n	80075da <UART_SetConfig+0x2fe>
 80074e4:	2308      	movs	r3, #8
 80074e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074ea:	e076      	b.n	80075da <UART_SetConfig+0x2fe>
 80074ec:	2310      	movs	r3, #16
 80074ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074f2:	e072      	b.n	80075da <UART_SetConfig+0x2fe>
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a35      	ldr	r2, [pc, #212]	@ (80075d0 <UART_SetConfig+0x2f4>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d12a      	bne.n	8007554 <UART_SetConfig+0x278>
 80074fe:	4b30      	ldr	r3, [pc, #192]	@ (80075c0 <UART_SetConfig+0x2e4>)
 8007500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007504:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007508:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800750c:	d01a      	beq.n	8007544 <UART_SetConfig+0x268>
 800750e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007512:	d81b      	bhi.n	800754c <UART_SetConfig+0x270>
 8007514:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007518:	d00c      	beq.n	8007534 <UART_SetConfig+0x258>
 800751a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800751e:	d815      	bhi.n	800754c <UART_SetConfig+0x270>
 8007520:	2b00      	cmp	r3, #0
 8007522:	d003      	beq.n	800752c <UART_SetConfig+0x250>
 8007524:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007528:	d008      	beq.n	800753c <UART_SetConfig+0x260>
 800752a:	e00f      	b.n	800754c <UART_SetConfig+0x270>
 800752c:	2300      	movs	r3, #0
 800752e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007532:	e052      	b.n	80075da <UART_SetConfig+0x2fe>
 8007534:	2302      	movs	r3, #2
 8007536:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800753a:	e04e      	b.n	80075da <UART_SetConfig+0x2fe>
 800753c:	2304      	movs	r3, #4
 800753e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007542:	e04a      	b.n	80075da <UART_SetConfig+0x2fe>
 8007544:	2308      	movs	r3, #8
 8007546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800754a:	e046      	b.n	80075da <UART_SetConfig+0x2fe>
 800754c:	2310      	movs	r3, #16
 800754e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007552:	e042      	b.n	80075da <UART_SetConfig+0x2fe>
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a17      	ldr	r2, [pc, #92]	@ (80075b8 <UART_SetConfig+0x2dc>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d13a      	bne.n	80075d4 <UART_SetConfig+0x2f8>
 800755e:	4b18      	ldr	r3, [pc, #96]	@ (80075c0 <UART_SetConfig+0x2e4>)
 8007560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007564:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007568:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800756c:	d01a      	beq.n	80075a4 <UART_SetConfig+0x2c8>
 800756e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007572:	d81b      	bhi.n	80075ac <UART_SetConfig+0x2d0>
 8007574:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007578:	d00c      	beq.n	8007594 <UART_SetConfig+0x2b8>
 800757a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800757e:	d815      	bhi.n	80075ac <UART_SetConfig+0x2d0>
 8007580:	2b00      	cmp	r3, #0
 8007582:	d003      	beq.n	800758c <UART_SetConfig+0x2b0>
 8007584:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007588:	d008      	beq.n	800759c <UART_SetConfig+0x2c0>
 800758a:	e00f      	b.n	80075ac <UART_SetConfig+0x2d0>
 800758c:	2300      	movs	r3, #0
 800758e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007592:	e022      	b.n	80075da <UART_SetConfig+0x2fe>
 8007594:	2302      	movs	r3, #2
 8007596:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800759a:	e01e      	b.n	80075da <UART_SetConfig+0x2fe>
 800759c:	2304      	movs	r3, #4
 800759e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075a2:	e01a      	b.n	80075da <UART_SetConfig+0x2fe>
 80075a4:	2308      	movs	r3, #8
 80075a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075aa:	e016      	b.n	80075da <UART_SetConfig+0x2fe>
 80075ac:	2310      	movs	r3, #16
 80075ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075b2:	e012      	b.n	80075da <UART_SetConfig+0x2fe>
 80075b4:	cfff69f3 	.word	0xcfff69f3
 80075b8:	40008000 	.word	0x40008000
 80075bc:	40013800 	.word	0x40013800
 80075c0:	40021000 	.word	0x40021000
 80075c4:	40004400 	.word	0x40004400
 80075c8:	40004800 	.word	0x40004800
 80075cc:	40004c00 	.word	0x40004c00
 80075d0:	40005000 	.word	0x40005000
 80075d4:	2310      	movs	r3, #16
 80075d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4aae      	ldr	r2, [pc, #696]	@ (8007898 <UART_SetConfig+0x5bc>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	f040 8097 	bne.w	8007714 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80075e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80075ea:	2b08      	cmp	r3, #8
 80075ec:	d823      	bhi.n	8007636 <UART_SetConfig+0x35a>
 80075ee:	a201      	add	r2, pc, #4	@ (adr r2, 80075f4 <UART_SetConfig+0x318>)
 80075f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075f4:	08007619 	.word	0x08007619
 80075f8:	08007637 	.word	0x08007637
 80075fc:	08007621 	.word	0x08007621
 8007600:	08007637 	.word	0x08007637
 8007604:	08007627 	.word	0x08007627
 8007608:	08007637 	.word	0x08007637
 800760c:	08007637 	.word	0x08007637
 8007610:	08007637 	.word	0x08007637
 8007614:	0800762f 	.word	0x0800762f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007618:	f7fd f988 	bl	800492c <HAL_RCC_GetPCLK1Freq>
 800761c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800761e:	e010      	b.n	8007642 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007620:	4b9e      	ldr	r3, [pc, #632]	@ (800789c <UART_SetConfig+0x5c0>)
 8007622:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007624:	e00d      	b.n	8007642 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007626:	f7fd f913 	bl	8004850 <HAL_RCC_GetSysClockFreq>
 800762a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800762c:	e009      	b.n	8007642 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800762e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007632:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007634:	e005      	b.n	8007642 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007636:	2300      	movs	r3, #0
 8007638:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007640:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007644:	2b00      	cmp	r3, #0
 8007646:	f000 8130 	beq.w	80078aa <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800764e:	4a94      	ldr	r2, [pc, #592]	@ (80078a0 <UART_SetConfig+0x5c4>)
 8007650:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007654:	461a      	mov	r2, r3
 8007656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007658:	fbb3 f3f2 	udiv	r3, r3, r2
 800765c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	685a      	ldr	r2, [r3, #4]
 8007662:	4613      	mov	r3, r2
 8007664:	005b      	lsls	r3, r3, #1
 8007666:	4413      	add	r3, r2
 8007668:	69ba      	ldr	r2, [r7, #24]
 800766a:	429a      	cmp	r2, r3
 800766c:	d305      	bcc.n	800767a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007674:	69ba      	ldr	r2, [r7, #24]
 8007676:	429a      	cmp	r2, r3
 8007678:	d903      	bls.n	8007682 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007680:	e113      	b.n	80078aa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007684:	2200      	movs	r2, #0
 8007686:	60bb      	str	r3, [r7, #8]
 8007688:	60fa      	str	r2, [r7, #12]
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800768e:	4a84      	ldr	r2, [pc, #528]	@ (80078a0 <UART_SetConfig+0x5c4>)
 8007690:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007694:	b29b      	uxth	r3, r3
 8007696:	2200      	movs	r2, #0
 8007698:	603b      	str	r3, [r7, #0]
 800769a:	607a      	str	r2, [r7, #4]
 800769c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80076a4:	f7f8 fe1c 	bl	80002e0 <__aeabi_uldivmod>
 80076a8:	4602      	mov	r2, r0
 80076aa:	460b      	mov	r3, r1
 80076ac:	4610      	mov	r0, r2
 80076ae:	4619      	mov	r1, r3
 80076b0:	f04f 0200 	mov.w	r2, #0
 80076b4:	f04f 0300 	mov.w	r3, #0
 80076b8:	020b      	lsls	r3, r1, #8
 80076ba:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80076be:	0202      	lsls	r2, r0, #8
 80076c0:	6979      	ldr	r1, [r7, #20]
 80076c2:	6849      	ldr	r1, [r1, #4]
 80076c4:	0849      	lsrs	r1, r1, #1
 80076c6:	2000      	movs	r0, #0
 80076c8:	460c      	mov	r4, r1
 80076ca:	4605      	mov	r5, r0
 80076cc:	eb12 0804 	adds.w	r8, r2, r4
 80076d0:	eb43 0905 	adc.w	r9, r3, r5
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	469a      	mov	sl, r3
 80076dc:	4693      	mov	fp, r2
 80076de:	4652      	mov	r2, sl
 80076e0:	465b      	mov	r3, fp
 80076e2:	4640      	mov	r0, r8
 80076e4:	4649      	mov	r1, r9
 80076e6:	f7f8 fdfb 	bl	80002e0 <__aeabi_uldivmod>
 80076ea:	4602      	mov	r2, r0
 80076ec:	460b      	mov	r3, r1
 80076ee:	4613      	mov	r3, r2
 80076f0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80076f2:	6a3b      	ldr	r3, [r7, #32]
 80076f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076f8:	d308      	bcc.n	800770c <UART_SetConfig+0x430>
 80076fa:	6a3b      	ldr	r3, [r7, #32]
 80076fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007700:	d204      	bcs.n	800770c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	6a3a      	ldr	r2, [r7, #32]
 8007708:	60da      	str	r2, [r3, #12]
 800770a:	e0ce      	b.n	80078aa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800770c:	2301      	movs	r3, #1
 800770e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007712:	e0ca      	b.n	80078aa <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	69db      	ldr	r3, [r3, #28]
 8007718:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800771c:	d166      	bne.n	80077ec <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800771e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007722:	2b08      	cmp	r3, #8
 8007724:	d827      	bhi.n	8007776 <UART_SetConfig+0x49a>
 8007726:	a201      	add	r2, pc, #4	@ (adr r2, 800772c <UART_SetConfig+0x450>)
 8007728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800772c:	08007751 	.word	0x08007751
 8007730:	08007759 	.word	0x08007759
 8007734:	08007761 	.word	0x08007761
 8007738:	08007777 	.word	0x08007777
 800773c:	08007767 	.word	0x08007767
 8007740:	08007777 	.word	0x08007777
 8007744:	08007777 	.word	0x08007777
 8007748:	08007777 	.word	0x08007777
 800774c:	0800776f 	.word	0x0800776f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007750:	f7fd f8ec 	bl	800492c <HAL_RCC_GetPCLK1Freq>
 8007754:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007756:	e014      	b.n	8007782 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007758:	f7fd f8fe 	bl	8004958 <HAL_RCC_GetPCLK2Freq>
 800775c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800775e:	e010      	b.n	8007782 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007760:	4b4e      	ldr	r3, [pc, #312]	@ (800789c <UART_SetConfig+0x5c0>)
 8007762:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007764:	e00d      	b.n	8007782 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007766:	f7fd f873 	bl	8004850 <HAL_RCC_GetSysClockFreq>
 800776a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800776c:	e009      	b.n	8007782 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800776e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007772:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007774:	e005      	b.n	8007782 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007776:	2300      	movs	r3, #0
 8007778:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007780:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007784:	2b00      	cmp	r3, #0
 8007786:	f000 8090 	beq.w	80078aa <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800778e:	4a44      	ldr	r2, [pc, #272]	@ (80078a0 <UART_SetConfig+0x5c4>)
 8007790:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007794:	461a      	mov	r2, r3
 8007796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007798:	fbb3 f3f2 	udiv	r3, r3, r2
 800779c:	005a      	lsls	r2, r3, #1
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	085b      	lsrs	r3, r3, #1
 80077a4:	441a      	add	r2, r3
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80077ae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077b0:	6a3b      	ldr	r3, [r7, #32]
 80077b2:	2b0f      	cmp	r3, #15
 80077b4:	d916      	bls.n	80077e4 <UART_SetConfig+0x508>
 80077b6:	6a3b      	ldr	r3, [r7, #32]
 80077b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077bc:	d212      	bcs.n	80077e4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80077be:	6a3b      	ldr	r3, [r7, #32]
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	f023 030f 	bic.w	r3, r3, #15
 80077c6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80077c8:	6a3b      	ldr	r3, [r7, #32]
 80077ca:	085b      	lsrs	r3, r3, #1
 80077cc:	b29b      	uxth	r3, r3
 80077ce:	f003 0307 	and.w	r3, r3, #7
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	8bfb      	ldrh	r3, [r7, #30]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	8bfa      	ldrh	r2, [r7, #30]
 80077e0:	60da      	str	r2, [r3, #12]
 80077e2:	e062      	b.n	80078aa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80077ea:	e05e      	b.n	80078aa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80077ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80077f0:	2b08      	cmp	r3, #8
 80077f2:	d828      	bhi.n	8007846 <UART_SetConfig+0x56a>
 80077f4:	a201      	add	r2, pc, #4	@ (adr r2, 80077fc <UART_SetConfig+0x520>)
 80077f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077fa:	bf00      	nop
 80077fc:	08007821 	.word	0x08007821
 8007800:	08007829 	.word	0x08007829
 8007804:	08007831 	.word	0x08007831
 8007808:	08007847 	.word	0x08007847
 800780c:	08007837 	.word	0x08007837
 8007810:	08007847 	.word	0x08007847
 8007814:	08007847 	.word	0x08007847
 8007818:	08007847 	.word	0x08007847
 800781c:	0800783f 	.word	0x0800783f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007820:	f7fd f884 	bl	800492c <HAL_RCC_GetPCLK1Freq>
 8007824:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007826:	e014      	b.n	8007852 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007828:	f7fd f896 	bl	8004958 <HAL_RCC_GetPCLK2Freq>
 800782c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800782e:	e010      	b.n	8007852 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007830:	4b1a      	ldr	r3, [pc, #104]	@ (800789c <UART_SetConfig+0x5c0>)
 8007832:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007834:	e00d      	b.n	8007852 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007836:	f7fd f80b 	bl	8004850 <HAL_RCC_GetSysClockFreq>
 800783a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800783c:	e009      	b.n	8007852 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800783e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007842:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007844:	e005      	b.n	8007852 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007846:	2300      	movs	r3, #0
 8007848:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007850:	bf00      	nop
    }

    if (pclk != 0U)
 8007852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007854:	2b00      	cmp	r3, #0
 8007856:	d028      	beq.n	80078aa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800785c:	4a10      	ldr	r2, [pc, #64]	@ (80078a0 <UART_SetConfig+0x5c4>)
 800785e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007862:	461a      	mov	r2, r3
 8007864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007866:	fbb3 f2f2 	udiv	r2, r3, r2
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	085b      	lsrs	r3, r3, #1
 8007870:	441a      	add	r2, r3
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	fbb2 f3f3 	udiv	r3, r2, r3
 800787a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800787c:	6a3b      	ldr	r3, [r7, #32]
 800787e:	2b0f      	cmp	r3, #15
 8007880:	d910      	bls.n	80078a4 <UART_SetConfig+0x5c8>
 8007882:	6a3b      	ldr	r3, [r7, #32]
 8007884:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007888:	d20c      	bcs.n	80078a4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800788a:	6a3b      	ldr	r3, [r7, #32]
 800788c:	b29a      	uxth	r2, r3
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	60da      	str	r2, [r3, #12]
 8007894:	e009      	b.n	80078aa <UART_SetConfig+0x5ce>
 8007896:	bf00      	nop
 8007898:	40008000 	.word	0x40008000
 800789c:	00f42400 	.word	0x00f42400
 80078a0:	08009988 	.word	0x08009988
      }
      else
      {
        ret = HAL_ERROR;
 80078a4:	2301      	movs	r3, #1
 80078a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	2201      	movs	r2, #1
 80078ae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	2201      	movs	r2, #1
 80078b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	2200      	movs	r2, #0
 80078be:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	2200      	movs	r2, #0
 80078c4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80078c6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3730      	adds	r7, #48	@ 0x30
 80078ce:	46bd      	mov	sp, r7
 80078d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080078d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078e0:	f003 0308 	and.w	r3, r3, #8
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d00a      	beq.n	80078fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	430a      	orrs	r2, r1
 80078fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007902:	f003 0301 	and.w	r3, r3, #1
 8007906:	2b00      	cmp	r3, #0
 8007908:	d00a      	beq.n	8007920 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	430a      	orrs	r2, r1
 800791e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007924:	f003 0302 	and.w	r3, r3, #2
 8007928:	2b00      	cmp	r3, #0
 800792a:	d00a      	beq.n	8007942 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	430a      	orrs	r2, r1
 8007940:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007946:	f003 0304 	and.w	r3, r3, #4
 800794a:	2b00      	cmp	r3, #0
 800794c:	d00a      	beq.n	8007964 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	430a      	orrs	r2, r1
 8007962:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007968:	f003 0310 	and.w	r3, r3, #16
 800796c:	2b00      	cmp	r3, #0
 800796e:	d00a      	beq.n	8007986 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	430a      	orrs	r2, r1
 8007984:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800798a:	f003 0320 	and.w	r3, r3, #32
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00a      	beq.n	80079a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	689b      	ldr	r3, [r3, #8]
 8007998:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	430a      	orrs	r2, r1
 80079a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d01a      	beq.n	80079ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	430a      	orrs	r2, r1
 80079c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079d2:	d10a      	bne.n	80079ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	430a      	orrs	r2, r1
 80079e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d00a      	beq.n	8007a0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	430a      	orrs	r2, r1
 8007a0a:	605a      	str	r2, [r3, #4]
  }
}
 8007a0c:	bf00      	nop
 8007a0e:	370c      	adds	r7, #12
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr

08007a18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b098      	sub	sp, #96	@ 0x60
 8007a1c:	af02      	add	r7, sp, #8
 8007a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2200      	movs	r2, #0
 8007a24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a28:	f7fa faba 	bl	8001fa0 <HAL_GetTick>
 8007a2c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f003 0308 	and.w	r3, r3, #8
 8007a38:	2b08      	cmp	r3, #8
 8007a3a:	d12f      	bne.n	8007a9c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a3c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a40:	9300      	str	r3, [sp, #0]
 8007a42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a44:	2200      	movs	r2, #0
 8007a46:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f000 f88e 	bl	8007b6c <UART_WaitOnFlagUntilTimeout>
 8007a50:	4603      	mov	r3, r0
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d022      	beq.n	8007a9c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a5e:	e853 3f00 	ldrex	r3, [r3]
 8007a62:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a6a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	461a      	mov	r2, r3
 8007a72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a74:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a76:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a7c:	e841 2300 	strex	r3, r2, [r1]
 8007a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d1e6      	bne.n	8007a56 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2220      	movs	r2, #32
 8007a8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2200      	movs	r2, #0
 8007a94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a98:	2303      	movs	r3, #3
 8007a9a:	e063      	b.n	8007b64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f003 0304 	and.w	r3, r3, #4
 8007aa6:	2b04      	cmp	r3, #4
 8007aa8:	d149      	bne.n	8007b3e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007aaa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007aae:	9300      	str	r3, [sp, #0]
 8007ab0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f000 f857 	bl	8007b6c <UART_WaitOnFlagUntilTimeout>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d03c      	beq.n	8007b3e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007acc:	e853 3f00 	ldrex	r3, [r3]
 8007ad0:	623b      	str	r3, [r7, #32]
   return(result);
 8007ad2:	6a3b      	ldr	r3, [r7, #32]
 8007ad4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ad8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	461a      	mov	r2, r3
 8007ae0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ae2:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ae4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ae8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007aea:	e841 2300 	strex	r3, r2, [r1]
 8007aee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d1e6      	bne.n	8007ac4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	3308      	adds	r3, #8
 8007afc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	e853 3f00 	ldrex	r3, [r3]
 8007b04:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f023 0301 	bic.w	r3, r3, #1
 8007b0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	3308      	adds	r3, #8
 8007b14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b16:	61fa      	str	r2, [r7, #28]
 8007b18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1a:	69b9      	ldr	r1, [r7, #24]
 8007b1c:	69fa      	ldr	r2, [r7, #28]
 8007b1e:	e841 2300 	strex	r3, r2, [r1]
 8007b22:	617b      	str	r3, [r7, #20]
   return(result);
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d1e5      	bne.n	8007af6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2220      	movs	r2, #32
 8007b2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2200      	movs	r2, #0
 8007b36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b3a:	2303      	movs	r3, #3
 8007b3c:	e012      	b.n	8007b64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2220      	movs	r2, #32
 8007b42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2220      	movs	r2, #32
 8007b4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2200      	movs	r2, #0
 8007b52:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2200      	movs	r2, #0
 8007b58:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b62:	2300      	movs	r3, #0
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3758      	adds	r7, #88	@ 0x58
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bd80      	pop	{r7, pc}

08007b6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b084      	sub	sp, #16
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	603b      	str	r3, [r7, #0]
 8007b78:	4613      	mov	r3, r2
 8007b7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b7c:	e04f      	b.n	8007c1e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b7e:	69bb      	ldr	r3, [r7, #24]
 8007b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b84:	d04b      	beq.n	8007c1e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b86:	f7fa fa0b 	bl	8001fa0 <HAL_GetTick>
 8007b8a:	4602      	mov	r2, r0
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	1ad3      	subs	r3, r2, r3
 8007b90:	69ba      	ldr	r2, [r7, #24]
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d302      	bcc.n	8007b9c <UART_WaitOnFlagUntilTimeout+0x30>
 8007b96:	69bb      	ldr	r3, [r7, #24]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d101      	bne.n	8007ba0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b9c:	2303      	movs	r3, #3
 8007b9e:	e04e      	b.n	8007c3e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 0304 	and.w	r3, r3, #4
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d037      	beq.n	8007c1e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	2b80      	cmp	r3, #128	@ 0x80
 8007bb2:	d034      	beq.n	8007c1e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	2b40      	cmp	r3, #64	@ 0x40
 8007bb8:	d031      	beq.n	8007c1e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	69db      	ldr	r3, [r3, #28]
 8007bc0:	f003 0308 	and.w	r3, r3, #8
 8007bc4:	2b08      	cmp	r3, #8
 8007bc6:	d110      	bne.n	8007bea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2208      	movs	r2, #8
 8007bce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bd0:	68f8      	ldr	r0, [r7, #12]
 8007bd2:	f000 f95b 	bl	8007e8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2208      	movs	r2, #8
 8007bda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	e029      	b.n	8007c3e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	69db      	ldr	r3, [r3, #28]
 8007bf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bf8:	d111      	bne.n	8007c1e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007c02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c04:	68f8      	ldr	r0, [r7, #12]
 8007c06:	f000 f941 	bl	8007e8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2220      	movs	r2, #32
 8007c0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2200      	movs	r2, #0
 8007c16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007c1a:	2303      	movs	r3, #3
 8007c1c:	e00f      	b.n	8007c3e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	69da      	ldr	r2, [r3, #28]
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	4013      	ands	r3, r2
 8007c28:	68ba      	ldr	r2, [r7, #8]
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	bf0c      	ite	eq
 8007c2e:	2301      	moveq	r3, #1
 8007c30:	2300      	movne	r3, #0
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	461a      	mov	r2, r3
 8007c36:	79fb      	ldrb	r3, [r7, #7]
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d0a0      	beq.n	8007b7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c3c:	2300      	movs	r3, #0
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3710      	adds	r7, #16
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
	...

08007c48 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b0a3      	sub	sp, #140	@ 0x8c
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	4613      	mov	r3, r2
 8007c54:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	68ba      	ldr	r2, [r7, #8]
 8007c5a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	88fa      	ldrh	r2, [r7, #6]
 8007c60:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	88fa      	ldrh	r2, [r7, #6]
 8007c68:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	689b      	ldr	r3, [r3, #8]
 8007c76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c7a:	d10e      	bne.n	8007c9a <UART_Start_Receive_IT+0x52>
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	691b      	ldr	r3, [r3, #16]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d105      	bne.n	8007c90 <UART_Start_Receive_IT+0x48>
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007c8a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c8e:	e02d      	b.n	8007cec <UART_Start_Receive_IT+0xa4>
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	22ff      	movs	r2, #255	@ 0xff
 8007c94:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c98:	e028      	b.n	8007cec <UART_Start_Receive_IT+0xa4>
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d10d      	bne.n	8007cbe <UART_Start_Receive_IT+0x76>
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	691b      	ldr	r3, [r3, #16]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d104      	bne.n	8007cb4 <UART_Start_Receive_IT+0x6c>
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	22ff      	movs	r2, #255	@ 0xff
 8007cae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007cb2:	e01b      	b.n	8007cec <UART_Start_Receive_IT+0xa4>
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	227f      	movs	r2, #127	@ 0x7f
 8007cb8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007cbc:	e016      	b.n	8007cec <UART_Start_Receive_IT+0xa4>
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007cc6:	d10d      	bne.n	8007ce4 <UART_Start_Receive_IT+0x9c>
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	691b      	ldr	r3, [r3, #16]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d104      	bne.n	8007cda <UART_Start_Receive_IT+0x92>
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	227f      	movs	r2, #127	@ 0x7f
 8007cd4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007cd8:	e008      	b.n	8007cec <UART_Start_Receive_IT+0xa4>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	223f      	movs	r2, #63	@ 0x3f
 8007cde:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ce2:	e003      	b.n	8007cec <UART_Start_Receive_IT+0xa4>
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2222      	movs	r2, #34	@ 0x22
 8007cf8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	3308      	adds	r3, #8
 8007d02:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d06:	e853 3f00 	ldrex	r3, [r3]
 8007d0a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007d0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d0e:	f043 0301 	orr.w	r3, r3, #1
 8007d12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	3308      	adds	r3, #8
 8007d1c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007d20:	673a      	str	r2, [r7, #112]	@ 0x70
 8007d22:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d24:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007d26:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007d28:	e841 2300 	strex	r3, r2, [r1]
 8007d2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007d2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d1e3      	bne.n	8007cfc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d3c:	d14f      	bne.n	8007dde <UART_Start_Receive_IT+0x196>
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007d44:	88fa      	ldrh	r2, [r7, #6]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d349      	bcc.n	8007dde <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	689b      	ldr	r3, [r3, #8]
 8007d4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d52:	d107      	bne.n	8007d64 <UART_Start_Receive_IT+0x11c>
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	691b      	ldr	r3, [r3, #16]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d103      	bne.n	8007d64 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	4a47      	ldr	r2, [pc, #284]	@ (8007e7c <UART_Start_Receive_IT+0x234>)
 8007d60:	675a      	str	r2, [r3, #116]	@ 0x74
 8007d62:	e002      	b.n	8007d6a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	4a46      	ldr	r2, [pc, #280]	@ (8007e80 <UART_Start_Receive_IT+0x238>)
 8007d68:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	691b      	ldr	r3, [r3, #16]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d01a      	beq.n	8007da8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d7a:	e853 3f00 	ldrex	r3, [r3]
 8007d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007d80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d86:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	461a      	mov	r2, r3
 8007d90:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007d94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d96:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d98:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007d9a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007d9c:	e841 2300 	strex	r3, r2, [r1]
 8007da0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007da2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d1e4      	bne.n	8007d72 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	3308      	adds	r3, #8
 8007dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007db2:	e853 3f00 	ldrex	r3, [r3]
 8007db6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	3308      	adds	r3, #8
 8007dc6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007dc8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007dca:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dcc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007dce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007dd0:	e841 2300 	strex	r3, r2, [r1]
 8007dd4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007dd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d1e5      	bne.n	8007da8 <UART_Start_Receive_IT+0x160>
 8007ddc:	e046      	b.n	8007e6c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	689b      	ldr	r3, [r3, #8]
 8007de2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007de6:	d107      	bne.n	8007df8 <UART_Start_Receive_IT+0x1b0>
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	691b      	ldr	r3, [r3, #16]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d103      	bne.n	8007df8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	4a24      	ldr	r2, [pc, #144]	@ (8007e84 <UART_Start_Receive_IT+0x23c>)
 8007df4:	675a      	str	r2, [r3, #116]	@ 0x74
 8007df6:	e002      	b.n	8007dfe <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	4a23      	ldr	r2, [pc, #140]	@ (8007e88 <UART_Start_Receive_IT+0x240>)
 8007dfc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	691b      	ldr	r3, [r3, #16]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d019      	beq.n	8007e3a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e0e:	e853 3f00 	ldrex	r3, [r3]
 8007e12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e16:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007e1a:	677b      	str	r3, [r7, #116]	@ 0x74
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	461a      	mov	r2, r3
 8007e22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e24:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e26:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e28:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007e2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e2c:	e841 2300 	strex	r3, r2, [r1]
 8007e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d1e6      	bne.n	8007e06 <UART_Start_Receive_IT+0x1be>
 8007e38:	e018      	b.n	8007e6c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	e853 3f00 	ldrex	r3, [r3]
 8007e46:	613b      	str	r3, [r7, #16]
   return(result);
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	f043 0320 	orr.w	r3, r3, #32
 8007e4e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	461a      	mov	r2, r3
 8007e56:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e58:	623b      	str	r3, [r7, #32]
 8007e5a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e5c:	69f9      	ldr	r1, [r7, #28]
 8007e5e:	6a3a      	ldr	r2, [r7, #32]
 8007e60:	e841 2300 	strex	r3, r2, [r1]
 8007e64:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d1e6      	bne.n	8007e3a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007e6c:	2300      	movs	r3, #0
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	378c      	adds	r7, #140	@ 0x8c
 8007e72:	46bd      	mov	sp, r7
 8007e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e78:	4770      	bx	lr
 8007e7a:	bf00      	nop
 8007e7c:	080086a9 	.word	0x080086a9
 8007e80:	08008345 	.word	0x08008345
 8007e84:	0800818d 	.word	0x0800818d
 8007e88:	08007fd5 	.word	0x08007fd5

08007e8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b095      	sub	sp, #84	@ 0x54
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e9c:	e853 3f00 	ldrex	r3, [r3]
 8007ea0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ea8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	461a      	mov	r2, r3
 8007eb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007eb2:	643b      	str	r3, [r7, #64]	@ 0x40
 8007eb4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007eb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007eba:	e841 2300 	strex	r3, r2, [r1]
 8007ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1e6      	bne.n	8007e94 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	3308      	adds	r3, #8
 8007ecc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ece:	6a3b      	ldr	r3, [r7, #32]
 8007ed0:	e853 3f00 	ldrex	r3, [r3]
 8007ed4:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ed6:	69fb      	ldr	r3, [r7, #28]
 8007ed8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007edc:	f023 0301 	bic.w	r3, r3, #1
 8007ee0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	3308      	adds	r3, #8
 8007ee8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007eea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007eec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ef0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ef2:	e841 2300 	strex	r3, r2, [r1]
 8007ef6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d1e3      	bne.n	8007ec6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d118      	bne.n	8007f38 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	e853 3f00 	ldrex	r3, [r3]
 8007f12:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	f023 0310 	bic.w	r3, r3, #16
 8007f1a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	461a      	mov	r2, r3
 8007f22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f24:	61bb      	str	r3, [r7, #24]
 8007f26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f28:	6979      	ldr	r1, [r7, #20]
 8007f2a:	69ba      	ldr	r2, [r7, #24]
 8007f2c:	e841 2300 	strex	r3, r2, [r1]
 8007f30:	613b      	str	r3, [r7, #16]
   return(result);
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d1e6      	bne.n	8007f06 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2220      	movs	r2, #32
 8007f3c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2200      	movs	r2, #0
 8007f44:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007f4c:	bf00      	nop
 8007f4e:	3754      	adds	r7, #84	@ 0x54
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr

08007f58 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b084      	sub	sp, #16
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f64:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f6e:	68f8      	ldr	r0, [r7, #12]
 8007f70:	f7ff f99e 	bl	80072b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f74:	bf00      	nop
 8007f76:	3710      	adds	r7, #16
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}

08007f7c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b088      	sub	sp, #32
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	e853 3f00 	ldrex	r3, [r3]
 8007f90:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f98:	61fb      	str	r3, [r7, #28]
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	69fb      	ldr	r3, [r7, #28]
 8007fa2:	61bb      	str	r3, [r7, #24]
 8007fa4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa6:	6979      	ldr	r1, [r7, #20]
 8007fa8:	69ba      	ldr	r2, [r7, #24]
 8007faa:	e841 2300 	strex	r3, r2, [r1]
 8007fae:	613b      	str	r3, [r7, #16]
   return(result);
 8007fb0:	693b      	ldr	r3, [r7, #16]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d1e6      	bne.n	8007f84 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2220      	movs	r2, #32
 8007fba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f7ff f969 	bl	800729c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fca:	bf00      	nop
 8007fcc:	3720      	adds	r7, #32
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
	...

08007fd4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b09c      	sub	sp, #112	@ 0x70
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007fe2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fec:	2b22      	cmp	r3, #34	@ 0x22
 8007fee:	f040 80be 	bne.w	800816e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ff8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007ffc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008000:	b2d9      	uxtb	r1, r3
 8008002:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008006:	b2da      	uxtb	r2, r3
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800800c:	400a      	ands	r2, r1
 800800e:	b2d2      	uxtb	r2, r2
 8008010:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008016:	1c5a      	adds	r2, r3, #1
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008022:	b29b      	uxth	r3, r3
 8008024:	3b01      	subs	r3, #1
 8008026:	b29a      	uxth	r2, r3
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008034:	b29b      	uxth	r3, r3
 8008036:	2b00      	cmp	r3, #0
 8008038:	f040 80a1 	bne.w	800817e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008042:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008044:	e853 3f00 	ldrex	r3, [r3]
 8008048:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800804a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800804c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008050:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	461a      	mov	r2, r3
 8008058:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800805a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800805c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008060:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008062:	e841 2300 	strex	r3, r2, [r1]
 8008066:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008068:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1e6      	bne.n	800803c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	3308      	adds	r3, #8
 8008074:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008078:	e853 3f00 	ldrex	r3, [r3]
 800807c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800807e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008080:	f023 0301 	bic.w	r3, r3, #1
 8008084:	667b      	str	r3, [r7, #100]	@ 0x64
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	3308      	adds	r3, #8
 800808c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800808e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008090:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008092:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008094:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008096:	e841 2300 	strex	r3, r2, [r1]
 800809a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800809c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d1e5      	bne.n	800806e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2220      	movs	r2, #32
 80080a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2200      	movs	r2, #0
 80080ae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2200      	movs	r2, #0
 80080b4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a33      	ldr	r2, [pc, #204]	@ (8008188 <UART_RxISR_8BIT+0x1b4>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d01f      	beq.n	8008100 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d018      	beq.n	8008100 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d6:	e853 3f00 	ldrex	r3, [r3]
 80080da:	623b      	str	r3, [r7, #32]
   return(result);
 80080dc:	6a3b      	ldr	r3, [r7, #32]
 80080de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80080e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	461a      	mov	r2, r3
 80080ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80080ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80080ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080f4:	e841 2300 	strex	r3, r2, [r1]
 80080f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d1e6      	bne.n	80080ce <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008104:	2b01      	cmp	r3, #1
 8008106:	d12e      	bne.n	8008166 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2200      	movs	r2, #0
 800810c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	e853 3f00 	ldrex	r3, [r3]
 800811a:	60fb      	str	r3, [r7, #12]
   return(result);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f023 0310 	bic.w	r3, r3, #16
 8008122:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	461a      	mov	r2, r3
 800812a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800812c:	61fb      	str	r3, [r7, #28]
 800812e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008130:	69b9      	ldr	r1, [r7, #24]
 8008132:	69fa      	ldr	r2, [r7, #28]
 8008134:	e841 2300 	strex	r3, r2, [r1]
 8008138:	617b      	str	r3, [r7, #20]
   return(result);
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d1e6      	bne.n	800810e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	69db      	ldr	r3, [r3, #28]
 8008146:	f003 0310 	and.w	r3, r3, #16
 800814a:	2b10      	cmp	r3, #16
 800814c:	d103      	bne.n	8008156 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2210      	movs	r2, #16
 8008154:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800815c:	4619      	mov	r1, r3
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f7ff f8b0 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008164:	e00b      	b.n	800817e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f7f8 fc86 	bl	8000a78 <HAL_UART_RxCpltCallback>
}
 800816c:	e007      	b.n	800817e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	699a      	ldr	r2, [r3, #24]
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f042 0208 	orr.w	r2, r2, #8
 800817c:	619a      	str	r2, [r3, #24]
}
 800817e:	bf00      	nop
 8008180:	3770      	adds	r7, #112	@ 0x70
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
 8008186:	bf00      	nop
 8008188:	40008000 	.word	0x40008000

0800818c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b09c      	sub	sp, #112	@ 0x70
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800819a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081a4:	2b22      	cmp	r3, #34	@ 0x22
 80081a6:	f040 80be 	bne.w	8008326 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081b0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081b8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80081ba:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80081be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80081c2:	4013      	ands	r3, r2
 80081c4:	b29a      	uxth	r2, r3
 80081c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80081c8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081ce:	1c9a      	adds	r2, r3, #2
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80081da:	b29b      	uxth	r3, r3
 80081dc:	3b01      	subs	r3, #1
 80081de:	b29a      	uxth	r2, r3
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	f040 80a1 	bne.w	8008336 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081fc:	e853 3f00 	ldrex	r3, [r3]
 8008200:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008202:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008204:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008208:	667b      	str	r3, [r7, #100]	@ 0x64
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	461a      	mov	r2, r3
 8008210:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008212:	657b      	str	r3, [r7, #84]	@ 0x54
 8008214:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008216:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008218:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800821a:	e841 2300 	strex	r3, r2, [r1]
 800821e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008220:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008222:	2b00      	cmp	r3, #0
 8008224:	d1e6      	bne.n	80081f4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	3308      	adds	r3, #8
 800822c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800822e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008230:	e853 3f00 	ldrex	r3, [r3]
 8008234:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008238:	f023 0301 	bic.w	r3, r3, #1
 800823c:	663b      	str	r3, [r7, #96]	@ 0x60
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	3308      	adds	r3, #8
 8008244:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008246:	643a      	str	r2, [r7, #64]	@ 0x40
 8008248:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800824c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800824e:	e841 2300 	strex	r3, r2, [r1]
 8008252:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008256:	2b00      	cmp	r3, #0
 8008258:	d1e5      	bne.n	8008226 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2220      	movs	r2, #32
 800825e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2200      	movs	r2, #0
 8008266:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	4a33      	ldr	r2, [pc, #204]	@ (8008340 <UART_RxISR_16BIT+0x1b4>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d01f      	beq.n	80082b8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008282:	2b00      	cmp	r3, #0
 8008284:	d018      	beq.n	80082b8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828c:	6a3b      	ldr	r3, [r7, #32]
 800828e:	e853 3f00 	ldrex	r3, [r3]
 8008292:	61fb      	str	r3, [r7, #28]
   return(result);
 8008294:	69fb      	ldr	r3, [r7, #28]
 8008296:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800829a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	461a      	mov	r2, r3
 80082a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082a6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80082aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082ac:	e841 2300 	strex	r3, r2, [r1]
 80082b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d1e6      	bne.n	8008286 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d12e      	bne.n	800831e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2200      	movs	r2, #0
 80082c4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	e853 3f00 	ldrex	r3, [r3]
 80082d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	f023 0310 	bic.w	r3, r3, #16
 80082da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	461a      	mov	r2, r3
 80082e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80082e4:	61bb      	str	r3, [r7, #24]
 80082e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e8:	6979      	ldr	r1, [r7, #20]
 80082ea:	69ba      	ldr	r2, [r7, #24]
 80082ec:	e841 2300 	strex	r3, r2, [r1]
 80082f0:	613b      	str	r3, [r7, #16]
   return(result);
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d1e6      	bne.n	80082c6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	69db      	ldr	r3, [r3, #28]
 80082fe:	f003 0310 	and.w	r3, r3, #16
 8008302:	2b10      	cmp	r3, #16
 8008304:	d103      	bne.n	800830e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	2210      	movs	r2, #16
 800830c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008314:	4619      	mov	r1, r3
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f7fe ffd4 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800831c:	e00b      	b.n	8008336 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f7f8 fbaa 	bl	8000a78 <HAL_UART_RxCpltCallback>
}
 8008324:	e007      	b.n	8008336 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	699a      	ldr	r2, [r3, #24]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f042 0208 	orr.w	r2, r2, #8
 8008334:	619a      	str	r2, [r3, #24]
}
 8008336:	bf00      	nop
 8008338:	3770      	adds	r7, #112	@ 0x70
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}
 800833e:	bf00      	nop
 8008340:	40008000 	.word	0x40008000

08008344 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b0ac      	sub	sp, #176	@ 0xb0
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008352:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	69db      	ldr	r3, [r3, #28]
 800835c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	689b      	ldr	r3, [r3, #8]
 8008370:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800837a:	2b22      	cmp	r3, #34	@ 0x22
 800837c:	f040 8183 	bne.w	8008686 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008386:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800838a:	e126      	b.n	80085da <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008392:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008396:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800839a:	b2d9      	uxtb	r1, r3
 800839c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80083a0:	b2da      	uxtb	r2, r3
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083a6:	400a      	ands	r2, r1
 80083a8:	b2d2      	uxtb	r2, r2
 80083aa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083b0:	1c5a      	adds	r2, r3, #1
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80083bc:	b29b      	uxth	r3, r3
 80083be:	3b01      	subs	r3, #1
 80083c0:	b29a      	uxth	r2, r3
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	69db      	ldr	r3, [r3, #28]
 80083ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80083d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083d6:	f003 0307 	and.w	r3, r3, #7
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d053      	beq.n	8008486 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80083de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083e2:	f003 0301 	and.w	r3, r3, #1
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d011      	beq.n	800840e <UART_RxISR_8BIT_FIFOEN+0xca>
 80083ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80083ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d00b      	beq.n	800840e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	2201      	movs	r2, #1
 80083fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008404:	f043 0201 	orr.w	r2, r3, #1
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800840e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008412:	f003 0302 	and.w	r3, r3, #2
 8008416:	2b00      	cmp	r3, #0
 8008418:	d011      	beq.n	800843e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800841a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800841e:	f003 0301 	and.w	r3, r3, #1
 8008422:	2b00      	cmp	r3, #0
 8008424:	d00b      	beq.n	800843e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	2202      	movs	r2, #2
 800842c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008434:	f043 0204 	orr.w	r2, r3, #4
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800843e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008442:	f003 0304 	and.w	r3, r3, #4
 8008446:	2b00      	cmp	r3, #0
 8008448:	d011      	beq.n	800846e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800844a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800844e:	f003 0301 	and.w	r3, r3, #1
 8008452:	2b00      	cmp	r3, #0
 8008454:	d00b      	beq.n	800846e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	2204      	movs	r2, #4
 800845c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008464:	f043 0202 	orr.w	r2, r3, #2
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008474:	2b00      	cmp	r3, #0
 8008476:	d006      	beq.n	8008486 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f7fe ff19 	bl	80072b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2200      	movs	r2, #0
 8008482:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800848c:	b29b      	uxth	r3, r3
 800848e:	2b00      	cmp	r3, #0
 8008490:	f040 80a3 	bne.w	80085da <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800849a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800849c:	e853 3f00 	ldrex	r3, [r3]
 80084a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80084a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	461a      	mov	r2, r3
 80084b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80084b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80084b8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ba:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80084bc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80084be:	e841 2300 	strex	r3, r2, [r1]
 80084c2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80084c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1e4      	bne.n	8008494 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	3308      	adds	r3, #8
 80084d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084d4:	e853 3f00 	ldrex	r3, [r3]
 80084d8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80084da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80084dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084e0:	f023 0301 	bic.w	r3, r3, #1
 80084e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	3308      	adds	r3, #8
 80084ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80084f2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80084f4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80084f8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80084fa:	e841 2300 	strex	r3, r2, [r1]
 80084fe:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008500:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008502:	2b00      	cmp	r3, #0
 8008504:	d1e1      	bne.n	80084ca <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2220      	movs	r2, #32
 800850a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2200      	movs	r2, #0
 8008512:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a60      	ldr	r2, [pc, #384]	@ (80086a0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d021      	beq.n	8008568 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	685b      	ldr	r3, [r3, #4]
 800852a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800852e:	2b00      	cmp	r3, #0
 8008530:	d01a      	beq.n	8008568 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008538:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800853a:	e853 3f00 	ldrex	r3, [r3]
 800853e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008540:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008542:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008546:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	461a      	mov	r2, r3
 8008550:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008554:	657b      	str	r3, [r7, #84]	@ 0x54
 8008556:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008558:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800855a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800855c:	e841 2300 	strex	r3, r2, [r1]
 8008560:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008562:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008564:	2b00      	cmp	r3, #0
 8008566:	d1e4      	bne.n	8008532 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800856c:	2b01      	cmp	r3, #1
 800856e:	d130      	bne.n	80085d2 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2200      	movs	r2, #0
 8008574:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800857c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800857e:	e853 3f00 	ldrex	r3, [r3]
 8008582:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008586:	f023 0310 	bic.w	r3, r3, #16
 800858a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	461a      	mov	r2, r3
 8008594:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008598:	643b      	str	r3, [r7, #64]	@ 0x40
 800859a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800859e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085a0:	e841 2300 	strex	r3, r2, [r1]
 80085a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d1e4      	bne.n	8008576 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	69db      	ldr	r3, [r3, #28]
 80085b2:	f003 0310 	and.w	r3, r3, #16
 80085b6:	2b10      	cmp	r3, #16
 80085b8:	d103      	bne.n	80085c2 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	2210      	movs	r2, #16
 80085c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80085c8:	4619      	mov	r1, r3
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f7fe fe7a 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80085d0:	e00e      	b.n	80085f0 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f7f8 fa50 	bl	8000a78 <HAL_UART_RxCpltCallback>
        break;
 80085d8:	e00a      	b.n	80085f0 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80085da:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d006      	beq.n	80085f0 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80085e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80085e6:	f003 0320 	and.w	r3, r3, #32
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	f47f aece 	bne.w	800838c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085f6:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80085fa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d049      	beq.n	8008696 <UART_RxISR_8BIT_FIFOEN+0x352>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008608:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800860c:	429a      	cmp	r2, r3
 800860e:	d242      	bcs.n	8008696 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	3308      	adds	r3, #8
 8008616:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008618:	6a3b      	ldr	r3, [r7, #32]
 800861a:	e853 3f00 	ldrex	r3, [r3]
 800861e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008620:	69fb      	ldr	r3, [r7, #28]
 8008622:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008626:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	3308      	adds	r3, #8
 8008630:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008634:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008636:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008638:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800863a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800863c:	e841 2300 	strex	r3, r2, [r1]
 8008640:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008644:	2b00      	cmp	r3, #0
 8008646:	d1e3      	bne.n	8008610 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	4a16      	ldr	r2, [pc, #88]	@ (80086a4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800864c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	e853 3f00 	ldrex	r3, [r3]
 800865a:	60bb      	str	r3, [r7, #8]
   return(result);
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	f043 0320 	orr.w	r3, r3, #32
 8008662:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	461a      	mov	r2, r3
 800866c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008670:	61bb      	str	r3, [r7, #24]
 8008672:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008674:	6979      	ldr	r1, [r7, #20]
 8008676:	69ba      	ldr	r2, [r7, #24]
 8008678:	e841 2300 	strex	r3, r2, [r1]
 800867c:	613b      	str	r3, [r7, #16]
   return(result);
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d1e4      	bne.n	800864e <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008684:	e007      	b.n	8008696 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	699a      	ldr	r2, [r3, #24]
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f042 0208 	orr.w	r2, r2, #8
 8008694:	619a      	str	r2, [r3, #24]
}
 8008696:	bf00      	nop
 8008698:	37b0      	adds	r7, #176	@ 0xb0
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	40008000 	.word	0x40008000
 80086a4:	08007fd5 	.word	0x08007fd5

080086a8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b0ae      	sub	sp, #184	@ 0xb8
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80086b6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	69db      	ldr	r3, [r3, #28]
 80086c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	689b      	ldr	r3, [r3, #8]
 80086d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086de:	2b22      	cmp	r3, #34	@ 0x22
 80086e0:	f040 8187 	bne.w	80089f2 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80086ea:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80086ee:	e12a      	b.n	8008946 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086f6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008702:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008706:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800870a:	4013      	ands	r3, r2
 800870c:	b29a      	uxth	r2, r3
 800870e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008712:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008718:	1c9a      	adds	r2, r3, #2
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008724:	b29b      	uxth	r3, r3
 8008726:	3b01      	subs	r3, #1
 8008728:	b29a      	uxth	r2, r3
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	69db      	ldr	r3, [r3, #28]
 8008736:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800873a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800873e:	f003 0307 	and.w	r3, r3, #7
 8008742:	2b00      	cmp	r3, #0
 8008744:	d053      	beq.n	80087ee <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008746:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800874a:	f003 0301 	and.w	r3, r3, #1
 800874e:	2b00      	cmp	r3, #0
 8008750:	d011      	beq.n	8008776 <UART_RxISR_16BIT_FIFOEN+0xce>
 8008752:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800875a:	2b00      	cmp	r3, #0
 800875c:	d00b      	beq.n	8008776 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2201      	movs	r2, #1
 8008764:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800876c:	f043 0201 	orr.w	r2, r3, #1
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008776:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800877a:	f003 0302 	and.w	r3, r3, #2
 800877e:	2b00      	cmp	r3, #0
 8008780:	d011      	beq.n	80087a6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008782:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008786:	f003 0301 	and.w	r3, r3, #1
 800878a:	2b00      	cmp	r3, #0
 800878c:	d00b      	beq.n	80087a6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	2202      	movs	r2, #2
 8008794:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800879c:	f043 0204 	orr.w	r2, r3, #4
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80087aa:	f003 0304 	and.w	r3, r3, #4
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d011      	beq.n	80087d6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80087b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80087b6:	f003 0301 	and.w	r3, r3, #1
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d00b      	beq.n	80087d6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	2204      	movs	r2, #4
 80087c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087cc:	f043 0202 	orr.w	r2, r3, #2
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d006      	beq.n	80087ee <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f7fe fd65 	bl	80072b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	f040 80a5 	bne.w	8008946 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008802:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008804:	e853 3f00 	ldrex	r3, [r3]
 8008808:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800880a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800880c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008810:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	461a      	mov	r2, r3
 800881a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800881e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008822:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008824:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008826:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800882a:	e841 2300 	strex	r3, r2, [r1]
 800882e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008830:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008832:	2b00      	cmp	r3, #0
 8008834:	d1e2      	bne.n	80087fc <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	3308      	adds	r3, #8
 800883c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800883e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008840:	e853 3f00 	ldrex	r3, [r3]
 8008844:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008846:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008848:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800884c:	f023 0301 	bic.w	r3, r3, #1
 8008850:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	3308      	adds	r3, #8
 800885a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800885e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008860:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008862:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008864:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008866:	e841 2300 	strex	r3, r2, [r1]
 800886a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800886c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800886e:	2b00      	cmp	r3, #0
 8008870:	d1e1      	bne.n	8008836 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2220      	movs	r2, #32
 8008876:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2200      	movs	r2, #0
 8008884:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4a60      	ldr	r2, [pc, #384]	@ (8008a0c <UART_RxISR_16BIT_FIFOEN+0x364>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d021      	beq.n	80088d4 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800889a:	2b00      	cmp	r3, #0
 800889c:	d01a      	beq.n	80088d4 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088a6:	e853 3f00 	ldrex	r3, [r3]
 80088aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80088ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80088b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	461a      	mov	r2, r3
 80088bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80088c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80088c2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80088c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80088c8:	e841 2300 	strex	r3, r2, [r1]
 80088cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80088ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d1e4      	bne.n	800889e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d130      	bne.n	800893e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ea:	e853 3f00 	ldrex	r3, [r3]
 80088ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088f2:	f023 0310 	bic.w	r3, r3, #16
 80088f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	461a      	mov	r2, r3
 8008900:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008904:	647b      	str	r3, [r7, #68]	@ 0x44
 8008906:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008908:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800890a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800890c:	e841 2300 	strex	r3, r2, [r1]
 8008910:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008914:	2b00      	cmp	r3, #0
 8008916:	d1e4      	bne.n	80088e2 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	69db      	ldr	r3, [r3, #28]
 800891e:	f003 0310 	and.w	r3, r3, #16
 8008922:	2b10      	cmp	r3, #16
 8008924:	d103      	bne.n	800892e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	2210      	movs	r2, #16
 800892c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008934:	4619      	mov	r1, r3
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f7fe fcc4 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800893c:	e00e      	b.n	800895c <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f7f8 f89a 	bl	8000a78 <HAL_UART_RxCpltCallback>
        break;
 8008944:	e00a      	b.n	800895c <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008946:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800894a:	2b00      	cmp	r3, #0
 800894c:	d006      	beq.n	800895c <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800894e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008952:	f003 0320 	and.w	r3, r3, #32
 8008956:	2b00      	cmp	r3, #0
 8008958:	f47f aeca 	bne.w	80086f0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008962:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008966:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800896a:	2b00      	cmp	r3, #0
 800896c:	d049      	beq.n	8008a02 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008974:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008978:	429a      	cmp	r2, r3
 800897a:	d242      	bcs.n	8008a02 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	3308      	adds	r3, #8
 8008982:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008986:	e853 3f00 	ldrex	r3, [r3]
 800898a:	623b      	str	r3, [r7, #32]
   return(result);
 800898c:	6a3b      	ldr	r3, [r7, #32]
 800898e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008992:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	3308      	adds	r3, #8
 800899c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80089a0:	633a      	str	r2, [r7, #48]	@ 0x30
 80089a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089a8:	e841 2300 	strex	r3, r2, [r1]
 80089ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d1e3      	bne.n	800897c <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	4a16      	ldr	r2, [pc, #88]	@ (8008a10 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80089b8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	e853 3f00 	ldrex	r3, [r3]
 80089c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f043 0320 	orr.w	r3, r3, #32
 80089ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	461a      	mov	r2, r3
 80089d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80089dc:	61fb      	str	r3, [r7, #28]
 80089de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e0:	69b9      	ldr	r1, [r7, #24]
 80089e2:	69fa      	ldr	r2, [r7, #28]
 80089e4:	e841 2300 	strex	r3, r2, [r1]
 80089e8:	617b      	str	r3, [r7, #20]
   return(result);
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d1e4      	bne.n	80089ba <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80089f0:	e007      	b.n	8008a02 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	699a      	ldr	r2, [r3, #24]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f042 0208 	orr.w	r2, r2, #8
 8008a00:	619a      	str	r2, [r3, #24]
}
 8008a02:	bf00      	nop
 8008a04:	37b8      	adds	r7, #184	@ 0xb8
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}
 8008a0a:	bf00      	nop
 8008a0c:	40008000 	.word	0x40008000
 8008a10:	0800818d 	.word	0x0800818d

08008a14 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008a14:	b480      	push	{r7}
 8008a16:	b083      	sub	sp, #12
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008a1c:	bf00      	nop
 8008a1e:	370c      	adds	r7, #12
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr

08008a28 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b083      	sub	sp, #12
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008a30:	bf00      	nop
 8008a32:	370c      	adds	r7, #12
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr

08008a3c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b083      	sub	sp, #12
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008a44:	bf00      	nop
 8008a46:	370c      	adds	r7, #12
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4e:	4770      	bx	lr

08008a50 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008a50:	b480      	push	{r7}
 8008a52:	b085      	sub	sp, #20
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d101      	bne.n	8008a66 <HAL_UARTEx_DisableFifoMode+0x16>
 8008a62:	2302      	movs	r3, #2
 8008a64:	e027      	b.n	8008ab6 <HAL_UARTEx_DisableFifoMode+0x66>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2201      	movs	r2, #1
 8008a6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2224      	movs	r2, #36	@ 0x24
 8008a72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	681a      	ldr	r2, [r3, #0]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f022 0201 	bic.w	r2, r2, #1
 8008a8c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008a94:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	68fa      	ldr	r2, [r7, #12]
 8008aa2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2220      	movs	r2, #32
 8008aa8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ab4:	2300      	movs	r3, #0
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3714      	adds	r7, #20
 8008aba:	46bd      	mov	sp, r7
 8008abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac0:	4770      	bx	lr

08008ac2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ac2:	b580      	push	{r7, lr}
 8008ac4:	b084      	sub	sp, #16
 8008ac6:	af00      	add	r7, sp, #0
 8008ac8:	6078      	str	r0, [r7, #4]
 8008aca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ad2:	2b01      	cmp	r3, #1
 8008ad4:	d101      	bne.n	8008ada <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008ad6:	2302      	movs	r3, #2
 8008ad8:	e02d      	b.n	8008b36 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2201      	movs	r2, #1
 8008ade:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2224      	movs	r2, #36	@ 0x24
 8008ae6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	681a      	ldr	r2, [r3, #0]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f022 0201 	bic.w	r2, r2, #1
 8008b00:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	689b      	ldr	r3, [r3, #8]
 8008b08:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	683a      	ldr	r2, [r7, #0]
 8008b12:	430a      	orrs	r2, r1
 8008b14:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 f850 	bl	8008bbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	68fa      	ldr	r2, [r7, #12]
 8008b22:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2220      	movs	r2, #32
 8008b28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b34:	2300      	movs	r3, #0
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3710      	adds	r7, #16
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}

08008b3e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b3e:	b580      	push	{r7, lr}
 8008b40:	b084      	sub	sp, #16
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	6078      	str	r0, [r7, #4]
 8008b46:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008b4e:	2b01      	cmp	r3, #1
 8008b50:	d101      	bne.n	8008b56 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008b52:	2302      	movs	r3, #2
 8008b54:	e02d      	b.n	8008bb2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2201      	movs	r2, #1
 8008b5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2224      	movs	r2, #36	@ 0x24
 8008b62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	681a      	ldr	r2, [r3, #0]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f022 0201 	bic.w	r2, r2, #1
 8008b7c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	689b      	ldr	r3, [r3, #8]
 8008b84:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	683a      	ldr	r2, [r7, #0]
 8008b8e:	430a      	orrs	r2, r1
 8008b90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f000 f812 	bl	8008bbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	68fa      	ldr	r2, [r7, #12]
 8008b9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2220      	movs	r2, #32
 8008ba4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2200      	movs	r2, #0
 8008bac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008bb0:	2300      	movs	r3, #0
}
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	3710      	adds	r7, #16
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bd80      	pop	{r7, pc}
	...

08008bbc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b085      	sub	sp, #20
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d108      	bne.n	8008bde <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2201      	movs	r2, #1
 8008bd0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008bdc:	e031      	b.n	8008c42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008bde:	2308      	movs	r3, #8
 8008be0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008be2:	2308      	movs	r3, #8
 8008be4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	0e5b      	lsrs	r3, r3, #25
 8008bee:	b2db      	uxtb	r3, r3
 8008bf0:	f003 0307 	and.w	r3, r3, #7
 8008bf4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	0f5b      	lsrs	r3, r3, #29
 8008bfe:	b2db      	uxtb	r3, r3
 8008c00:	f003 0307 	and.w	r3, r3, #7
 8008c04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008c06:	7bbb      	ldrb	r3, [r7, #14]
 8008c08:	7b3a      	ldrb	r2, [r7, #12]
 8008c0a:	4911      	ldr	r1, [pc, #68]	@ (8008c50 <UARTEx_SetNbDataToProcess+0x94>)
 8008c0c:	5c8a      	ldrb	r2, [r1, r2]
 8008c0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008c12:	7b3a      	ldrb	r2, [r7, #12]
 8008c14:	490f      	ldr	r1, [pc, #60]	@ (8008c54 <UARTEx_SetNbDataToProcess+0x98>)
 8008c16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008c18:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c1c:	b29a      	uxth	r2, r3
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008c24:	7bfb      	ldrb	r3, [r7, #15]
 8008c26:	7b7a      	ldrb	r2, [r7, #13]
 8008c28:	4909      	ldr	r1, [pc, #36]	@ (8008c50 <UARTEx_SetNbDataToProcess+0x94>)
 8008c2a:	5c8a      	ldrb	r2, [r1, r2]
 8008c2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008c30:	7b7a      	ldrb	r2, [r7, #13]
 8008c32:	4908      	ldr	r1, [pc, #32]	@ (8008c54 <UARTEx_SetNbDataToProcess+0x98>)
 8008c34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008c36:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c3a:	b29a      	uxth	r2, r3
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008c42:	bf00      	nop
 8008c44:	3714      	adds	r7, #20
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr
 8008c4e:	bf00      	nop
 8008c50:	080099a0 	.word	0x080099a0
 8008c54:	080099a8 	.word	0x080099a8

08008c58 <atoi>:
 8008c58:	220a      	movs	r2, #10
 8008c5a:	2100      	movs	r1, #0
 8008c5c:	f000 b87a 	b.w	8008d54 <strtol>

08008c60 <_strtol_l.isra.0>:
 8008c60:	2b24      	cmp	r3, #36	@ 0x24
 8008c62:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c66:	4686      	mov	lr, r0
 8008c68:	4690      	mov	r8, r2
 8008c6a:	d801      	bhi.n	8008c70 <_strtol_l.isra.0+0x10>
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d106      	bne.n	8008c7e <_strtol_l.isra.0+0x1e>
 8008c70:	f000 f8b8 	bl	8008de4 <__errno>
 8008c74:	2316      	movs	r3, #22
 8008c76:	6003      	str	r3, [r0, #0]
 8008c78:	2000      	movs	r0, #0
 8008c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c7e:	4834      	ldr	r0, [pc, #208]	@ (8008d50 <_strtol_l.isra.0+0xf0>)
 8008c80:	460d      	mov	r5, r1
 8008c82:	462a      	mov	r2, r5
 8008c84:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c88:	5d06      	ldrb	r6, [r0, r4]
 8008c8a:	f016 0608 	ands.w	r6, r6, #8
 8008c8e:	d1f8      	bne.n	8008c82 <_strtol_l.isra.0+0x22>
 8008c90:	2c2d      	cmp	r4, #45	@ 0x2d
 8008c92:	d110      	bne.n	8008cb6 <_strtol_l.isra.0+0x56>
 8008c94:	782c      	ldrb	r4, [r5, #0]
 8008c96:	2601      	movs	r6, #1
 8008c98:	1c95      	adds	r5, r2, #2
 8008c9a:	f033 0210 	bics.w	r2, r3, #16
 8008c9e:	d115      	bne.n	8008ccc <_strtol_l.isra.0+0x6c>
 8008ca0:	2c30      	cmp	r4, #48	@ 0x30
 8008ca2:	d10d      	bne.n	8008cc0 <_strtol_l.isra.0+0x60>
 8008ca4:	782a      	ldrb	r2, [r5, #0]
 8008ca6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008caa:	2a58      	cmp	r2, #88	@ 0x58
 8008cac:	d108      	bne.n	8008cc0 <_strtol_l.isra.0+0x60>
 8008cae:	786c      	ldrb	r4, [r5, #1]
 8008cb0:	3502      	adds	r5, #2
 8008cb2:	2310      	movs	r3, #16
 8008cb4:	e00a      	b.n	8008ccc <_strtol_l.isra.0+0x6c>
 8008cb6:	2c2b      	cmp	r4, #43	@ 0x2b
 8008cb8:	bf04      	itt	eq
 8008cba:	782c      	ldrbeq	r4, [r5, #0]
 8008cbc:	1c95      	addeq	r5, r2, #2
 8008cbe:	e7ec      	b.n	8008c9a <_strtol_l.isra.0+0x3a>
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d1f6      	bne.n	8008cb2 <_strtol_l.isra.0+0x52>
 8008cc4:	2c30      	cmp	r4, #48	@ 0x30
 8008cc6:	bf14      	ite	ne
 8008cc8:	230a      	movne	r3, #10
 8008cca:	2308      	moveq	r3, #8
 8008ccc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008cd0:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	fbbc f9f3 	udiv	r9, ip, r3
 8008cda:	4610      	mov	r0, r2
 8008cdc:	fb03 ca19 	mls	sl, r3, r9, ip
 8008ce0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008ce4:	2f09      	cmp	r7, #9
 8008ce6:	d80f      	bhi.n	8008d08 <_strtol_l.isra.0+0xa8>
 8008ce8:	463c      	mov	r4, r7
 8008cea:	42a3      	cmp	r3, r4
 8008cec:	dd1b      	ble.n	8008d26 <_strtol_l.isra.0+0xc6>
 8008cee:	1c57      	adds	r7, r2, #1
 8008cf0:	d007      	beq.n	8008d02 <_strtol_l.isra.0+0xa2>
 8008cf2:	4581      	cmp	r9, r0
 8008cf4:	d314      	bcc.n	8008d20 <_strtol_l.isra.0+0xc0>
 8008cf6:	d101      	bne.n	8008cfc <_strtol_l.isra.0+0x9c>
 8008cf8:	45a2      	cmp	sl, r4
 8008cfa:	db11      	blt.n	8008d20 <_strtol_l.isra.0+0xc0>
 8008cfc:	fb00 4003 	mla	r0, r0, r3, r4
 8008d00:	2201      	movs	r2, #1
 8008d02:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d06:	e7eb      	b.n	8008ce0 <_strtol_l.isra.0+0x80>
 8008d08:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008d0c:	2f19      	cmp	r7, #25
 8008d0e:	d801      	bhi.n	8008d14 <_strtol_l.isra.0+0xb4>
 8008d10:	3c37      	subs	r4, #55	@ 0x37
 8008d12:	e7ea      	b.n	8008cea <_strtol_l.isra.0+0x8a>
 8008d14:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008d18:	2f19      	cmp	r7, #25
 8008d1a:	d804      	bhi.n	8008d26 <_strtol_l.isra.0+0xc6>
 8008d1c:	3c57      	subs	r4, #87	@ 0x57
 8008d1e:	e7e4      	b.n	8008cea <_strtol_l.isra.0+0x8a>
 8008d20:	f04f 32ff 	mov.w	r2, #4294967295
 8008d24:	e7ed      	b.n	8008d02 <_strtol_l.isra.0+0xa2>
 8008d26:	1c53      	adds	r3, r2, #1
 8008d28:	d108      	bne.n	8008d3c <_strtol_l.isra.0+0xdc>
 8008d2a:	2322      	movs	r3, #34	@ 0x22
 8008d2c:	f8ce 3000 	str.w	r3, [lr]
 8008d30:	4660      	mov	r0, ip
 8008d32:	f1b8 0f00 	cmp.w	r8, #0
 8008d36:	d0a0      	beq.n	8008c7a <_strtol_l.isra.0+0x1a>
 8008d38:	1e69      	subs	r1, r5, #1
 8008d3a:	e006      	b.n	8008d4a <_strtol_l.isra.0+0xea>
 8008d3c:	b106      	cbz	r6, 8008d40 <_strtol_l.isra.0+0xe0>
 8008d3e:	4240      	negs	r0, r0
 8008d40:	f1b8 0f00 	cmp.w	r8, #0
 8008d44:	d099      	beq.n	8008c7a <_strtol_l.isra.0+0x1a>
 8008d46:	2a00      	cmp	r2, #0
 8008d48:	d1f6      	bne.n	8008d38 <_strtol_l.isra.0+0xd8>
 8008d4a:	f8c8 1000 	str.w	r1, [r8]
 8008d4e:	e794      	b.n	8008c7a <_strtol_l.isra.0+0x1a>
 8008d50:	080099b1 	.word	0x080099b1

08008d54 <strtol>:
 8008d54:	4613      	mov	r3, r2
 8008d56:	460a      	mov	r2, r1
 8008d58:	4601      	mov	r1, r0
 8008d5a:	4802      	ldr	r0, [pc, #8]	@ (8008d64 <strtol+0x10>)
 8008d5c:	6800      	ldr	r0, [r0, #0]
 8008d5e:	f7ff bf7f 	b.w	8008c60 <_strtol_l.isra.0>
 8008d62:	bf00      	nop
 8008d64:	2000000c 	.word	0x2000000c

08008d68 <sniprintf>:
 8008d68:	b40c      	push	{r2, r3}
 8008d6a:	b530      	push	{r4, r5, lr}
 8008d6c:	4b18      	ldr	r3, [pc, #96]	@ (8008dd0 <sniprintf+0x68>)
 8008d6e:	1e0c      	subs	r4, r1, #0
 8008d70:	681d      	ldr	r5, [r3, #0]
 8008d72:	b09d      	sub	sp, #116	@ 0x74
 8008d74:	da08      	bge.n	8008d88 <sniprintf+0x20>
 8008d76:	238b      	movs	r3, #139	@ 0x8b
 8008d78:	602b      	str	r3, [r5, #0]
 8008d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d7e:	b01d      	add	sp, #116	@ 0x74
 8008d80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008d84:	b002      	add	sp, #8
 8008d86:	4770      	bx	lr
 8008d88:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008d8c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008d90:	f04f 0300 	mov.w	r3, #0
 8008d94:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008d96:	bf14      	ite	ne
 8008d98:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008d9c:	4623      	moveq	r3, r4
 8008d9e:	9304      	str	r3, [sp, #16]
 8008da0:	9307      	str	r3, [sp, #28]
 8008da2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008da6:	9002      	str	r0, [sp, #8]
 8008da8:	9006      	str	r0, [sp, #24]
 8008daa:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008dae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008db0:	ab21      	add	r3, sp, #132	@ 0x84
 8008db2:	a902      	add	r1, sp, #8
 8008db4:	4628      	mov	r0, r5
 8008db6:	9301      	str	r3, [sp, #4]
 8008db8:	f000 f994 	bl	80090e4 <_svfiprintf_r>
 8008dbc:	1c43      	adds	r3, r0, #1
 8008dbe:	bfbc      	itt	lt
 8008dc0:	238b      	movlt	r3, #139	@ 0x8b
 8008dc2:	602b      	strlt	r3, [r5, #0]
 8008dc4:	2c00      	cmp	r4, #0
 8008dc6:	d0da      	beq.n	8008d7e <sniprintf+0x16>
 8008dc8:	9b02      	ldr	r3, [sp, #8]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	701a      	strb	r2, [r3, #0]
 8008dce:	e7d6      	b.n	8008d7e <sniprintf+0x16>
 8008dd0:	2000000c 	.word	0x2000000c

08008dd4 <memset>:
 8008dd4:	4402      	add	r2, r0
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d100      	bne.n	8008dde <memset+0xa>
 8008ddc:	4770      	bx	lr
 8008dde:	f803 1b01 	strb.w	r1, [r3], #1
 8008de2:	e7f9      	b.n	8008dd8 <memset+0x4>

08008de4 <__errno>:
 8008de4:	4b01      	ldr	r3, [pc, #4]	@ (8008dec <__errno+0x8>)
 8008de6:	6818      	ldr	r0, [r3, #0]
 8008de8:	4770      	bx	lr
 8008dea:	bf00      	nop
 8008dec:	2000000c 	.word	0x2000000c

08008df0 <__libc_init_array>:
 8008df0:	b570      	push	{r4, r5, r6, lr}
 8008df2:	4d0d      	ldr	r5, [pc, #52]	@ (8008e28 <__libc_init_array+0x38>)
 8008df4:	4c0d      	ldr	r4, [pc, #52]	@ (8008e2c <__libc_init_array+0x3c>)
 8008df6:	1b64      	subs	r4, r4, r5
 8008df8:	10a4      	asrs	r4, r4, #2
 8008dfa:	2600      	movs	r6, #0
 8008dfc:	42a6      	cmp	r6, r4
 8008dfe:	d109      	bne.n	8008e14 <__libc_init_array+0x24>
 8008e00:	4d0b      	ldr	r5, [pc, #44]	@ (8008e30 <__libc_init_array+0x40>)
 8008e02:	4c0c      	ldr	r4, [pc, #48]	@ (8008e34 <__libc_init_array+0x44>)
 8008e04:	f000 fc64 	bl	80096d0 <_init>
 8008e08:	1b64      	subs	r4, r4, r5
 8008e0a:	10a4      	asrs	r4, r4, #2
 8008e0c:	2600      	movs	r6, #0
 8008e0e:	42a6      	cmp	r6, r4
 8008e10:	d105      	bne.n	8008e1e <__libc_init_array+0x2e>
 8008e12:	bd70      	pop	{r4, r5, r6, pc}
 8008e14:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e18:	4798      	blx	r3
 8008e1a:	3601      	adds	r6, #1
 8008e1c:	e7ee      	b.n	8008dfc <__libc_init_array+0xc>
 8008e1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e22:	4798      	blx	r3
 8008e24:	3601      	adds	r6, #1
 8008e26:	e7f2      	b.n	8008e0e <__libc_init_array+0x1e>
 8008e28:	08009aec 	.word	0x08009aec
 8008e2c:	08009aec 	.word	0x08009aec
 8008e30:	08009aec 	.word	0x08009aec
 8008e34:	08009af0 	.word	0x08009af0

08008e38 <__retarget_lock_acquire_recursive>:
 8008e38:	4770      	bx	lr

08008e3a <__retarget_lock_release_recursive>:
 8008e3a:	4770      	bx	lr

08008e3c <_free_r>:
 8008e3c:	b538      	push	{r3, r4, r5, lr}
 8008e3e:	4605      	mov	r5, r0
 8008e40:	2900      	cmp	r1, #0
 8008e42:	d041      	beq.n	8008ec8 <_free_r+0x8c>
 8008e44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e48:	1f0c      	subs	r4, r1, #4
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	bfb8      	it	lt
 8008e4e:	18e4      	addlt	r4, r4, r3
 8008e50:	f000 f8e0 	bl	8009014 <__malloc_lock>
 8008e54:	4a1d      	ldr	r2, [pc, #116]	@ (8008ecc <_free_r+0x90>)
 8008e56:	6813      	ldr	r3, [r2, #0]
 8008e58:	b933      	cbnz	r3, 8008e68 <_free_r+0x2c>
 8008e5a:	6063      	str	r3, [r4, #4]
 8008e5c:	6014      	str	r4, [r2, #0]
 8008e5e:	4628      	mov	r0, r5
 8008e60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e64:	f000 b8dc 	b.w	8009020 <__malloc_unlock>
 8008e68:	42a3      	cmp	r3, r4
 8008e6a:	d908      	bls.n	8008e7e <_free_r+0x42>
 8008e6c:	6820      	ldr	r0, [r4, #0]
 8008e6e:	1821      	adds	r1, r4, r0
 8008e70:	428b      	cmp	r3, r1
 8008e72:	bf01      	itttt	eq
 8008e74:	6819      	ldreq	r1, [r3, #0]
 8008e76:	685b      	ldreq	r3, [r3, #4]
 8008e78:	1809      	addeq	r1, r1, r0
 8008e7a:	6021      	streq	r1, [r4, #0]
 8008e7c:	e7ed      	b.n	8008e5a <_free_r+0x1e>
 8008e7e:	461a      	mov	r2, r3
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	b10b      	cbz	r3, 8008e88 <_free_r+0x4c>
 8008e84:	42a3      	cmp	r3, r4
 8008e86:	d9fa      	bls.n	8008e7e <_free_r+0x42>
 8008e88:	6811      	ldr	r1, [r2, #0]
 8008e8a:	1850      	adds	r0, r2, r1
 8008e8c:	42a0      	cmp	r0, r4
 8008e8e:	d10b      	bne.n	8008ea8 <_free_r+0x6c>
 8008e90:	6820      	ldr	r0, [r4, #0]
 8008e92:	4401      	add	r1, r0
 8008e94:	1850      	adds	r0, r2, r1
 8008e96:	4283      	cmp	r3, r0
 8008e98:	6011      	str	r1, [r2, #0]
 8008e9a:	d1e0      	bne.n	8008e5e <_free_r+0x22>
 8008e9c:	6818      	ldr	r0, [r3, #0]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	6053      	str	r3, [r2, #4]
 8008ea2:	4408      	add	r0, r1
 8008ea4:	6010      	str	r0, [r2, #0]
 8008ea6:	e7da      	b.n	8008e5e <_free_r+0x22>
 8008ea8:	d902      	bls.n	8008eb0 <_free_r+0x74>
 8008eaa:	230c      	movs	r3, #12
 8008eac:	602b      	str	r3, [r5, #0]
 8008eae:	e7d6      	b.n	8008e5e <_free_r+0x22>
 8008eb0:	6820      	ldr	r0, [r4, #0]
 8008eb2:	1821      	adds	r1, r4, r0
 8008eb4:	428b      	cmp	r3, r1
 8008eb6:	bf04      	itt	eq
 8008eb8:	6819      	ldreq	r1, [r3, #0]
 8008eba:	685b      	ldreq	r3, [r3, #4]
 8008ebc:	6063      	str	r3, [r4, #4]
 8008ebe:	bf04      	itt	eq
 8008ec0:	1809      	addeq	r1, r1, r0
 8008ec2:	6021      	streq	r1, [r4, #0]
 8008ec4:	6054      	str	r4, [r2, #4]
 8008ec6:	e7ca      	b.n	8008e5e <_free_r+0x22>
 8008ec8:	bd38      	pop	{r3, r4, r5, pc}
 8008eca:	bf00      	nop
 8008ecc:	20000848 	.word	0x20000848

08008ed0 <sbrk_aligned>:
 8008ed0:	b570      	push	{r4, r5, r6, lr}
 8008ed2:	4e0f      	ldr	r6, [pc, #60]	@ (8008f10 <sbrk_aligned+0x40>)
 8008ed4:	460c      	mov	r4, r1
 8008ed6:	6831      	ldr	r1, [r6, #0]
 8008ed8:	4605      	mov	r5, r0
 8008eda:	b911      	cbnz	r1, 8008ee2 <sbrk_aligned+0x12>
 8008edc:	f000 fba4 	bl	8009628 <_sbrk_r>
 8008ee0:	6030      	str	r0, [r6, #0]
 8008ee2:	4621      	mov	r1, r4
 8008ee4:	4628      	mov	r0, r5
 8008ee6:	f000 fb9f 	bl	8009628 <_sbrk_r>
 8008eea:	1c43      	adds	r3, r0, #1
 8008eec:	d103      	bne.n	8008ef6 <sbrk_aligned+0x26>
 8008eee:	f04f 34ff 	mov.w	r4, #4294967295
 8008ef2:	4620      	mov	r0, r4
 8008ef4:	bd70      	pop	{r4, r5, r6, pc}
 8008ef6:	1cc4      	adds	r4, r0, #3
 8008ef8:	f024 0403 	bic.w	r4, r4, #3
 8008efc:	42a0      	cmp	r0, r4
 8008efe:	d0f8      	beq.n	8008ef2 <sbrk_aligned+0x22>
 8008f00:	1a21      	subs	r1, r4, r0
 8008f02:	4628      	mov	r0, r5
 8008f04:	f000 fb90 	bl	8009628 <_sbrk_r>
 8008f08:	3001      	adds	r0, #1
 8008f0a:	d1f2      	bne.n	8008ef2 <sbrk_aligned+0x22>
 8008f0c:	e7ef      	b.n	8008eee <sbrk_aligned+0x1e>
 8008f0e:	bf00      	nop
 8008f10:	20000844 	.word	0x20000844

08008f14 <_malloc_r>:
 8008f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f18:	1ccd      	adds	r5, r1, #3
 8008f1a:	f025 0503 	bic.w	r5, r5, #3
 8008f1e:	3508      	adds	r5, #8
 8008f20:	2d0c      	cmp	r5, #12
 8008f22:	bf38      	it	cc
 8008f24:	250c      	movcc	r5, #12
 8008f26:	2d00      	cmp	r5, #0
 8008f28:	4606      	mov	r6, r0
 8008f2a:	db01      	blt.n	8008f30 <_malloc_r+0x1c>
 8008f2c:	42a9      	cmp	r1, r5
 8008f2e:	d904      	bls.n	8008f3a <_malloc_r+0x26>
 8008f30:	230c      	movs	r3, #12
 8008f32:	6033      	str	r3, [r6, #0]
 8008f34:	2000      	movs	r0, #0
 8008f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009010 <_malloc_r+0xfc>
 8008f3e:	f000 f869 	bl	8009014 <__malloc_lock>
 8008f42:	f8d8 3000 	ldr.w	r3, [r8]
 8008f46:	461c      	mov	r4, r3
 8008f48:	bb44      	cbnz	r4, 8008f9c <_malloc_r+0x88>
 8008f4a:	4629      	mov	r1, r5
 8008f4c:	4630      	mov	r0, r6
 8008f4e:	f7ff ffbf 	bl	8008ed0 <sbrk_aligned>
 8008f52:	1c43      	adds	r3, r0, #1
 8008f54:	4604      	mov	r4, r0
 8008f56:	d158      	bne.n	800900a <_malloc_r+0xf6>
 8008f58:	f8d8 4000 	ldr.w	r4, [r8]
 8008f5c:	4627      	mov	r7, r4
 8008f5e:	2f00      	cmp	r7, #0
 8008f60:	d143      	bne.n	8008fea <_malloc_r+0xd6>
 8008f62:	2c00      	cmp	r4, #0
 8008f64:	d04b      	beq.n	8008ffe <_malloc_r+0xea>
 8008f66:	6823      	ldr	r3, [r4, #0]
 8008f68:	4639      	mov	r1, r7
 8008f6a:	4630      	mov	r0, r6
 8008f6c:	eb04 0903 	add.w	r9, r4, r3
 8008f70:	f000 fb5a 	bl	8009628 <_sbrk_r>
 8008f74:	4581      	cmp	r9, r0
 8008f76:	d142      	bne.n	8008ffe <_malloc_r+0xea>
 8008f78:	6821      	ldr	r1, [r4, #0]
 8008f7a:	1a6d      	subs	r5, r5, r1
 8008f7c:	4629      	mov	r1, r5
 8008f7e:	4630      	mov	r0, r6
 8008f80:	f7ff ffa6 	bl	8008ed0 <sbrk_aligned>
 8008f84:	3001      	adds	r0, #1
 8008f86:	d03a      	beq.n	8008ffe <_malloc_r+0xea>
 8008f88:	6823      	ldr	r3, [r4, #0]
 8008f8a:	442b      	add	r3, r5
 8008f8c:	6023      	str	r3, [r4, #0]
 8008f8e:	f8d8 3000 	ldr.w	r3, [r8]
 8008f92:	685a      	ldr	r2, [r3, #4]
 8008f94:	bb62      	cbnz	r2, 8008ff0 <_malloc_r+0xdc>
 8008f96:	f8c8 7000 	str.w	r7, [r8]
 8008f9a:	e00f      	b.n	8008fbc <_malloc_r+0xa8>
 8008f9c:	6822      	ldr	r2, [r4, #0]
 8008f9e:	1b52      	subs	r2, r2, r5
 8008fa0:	d420      	bmi.n	8008fe4 <_malloc_r+0xd0>
 8008fa2:	2a0b      	cmp	r2, #11
 8008fa4:	d917      	bls.n	8008fd6 <_malloc_r+0xc2>
 8008fa6:	1961      	adds	r1, r4, r5
 8008fa8:	42a3      	cmp	r3, r4
 8008faa:	6025      	str	r5, [r4, #0]
 8008fac:	bf18      	it	ne
 8008fae:	6059      	strne	r1, [r3, #4]
 8008fb0:	6863      	ldr	r3, [r4, #4]
 8008fb2:	bf08      	it	eq
 8008fb4:	f8c8 1000 	streq.w	r1, [r8]
 8008fb8:	5162      	str	r2, [r4, r5]
 8008fba:	604b      	str	r3, [r1, #4]
 8008fbc:	4630      	mov	r0, r6
 8008fbe:	f000 f82f 	bl	8009020 <__malloc_unlock>
 8008fc2:	f104 000b 	add.w	r0, r4, #11
 8008fc6:	1d23      	adds	r3, r4, #4
 8008fc8:	f020 0007 	bic.w	r0, r0, #7
 8008fcc:	1ac2      	subs	r2, r0, r3
 8008fce:	bf1c      	itt	ne
 8008fd0:	1a1b      	subne	r3, r3, r0
 8008fd2:	50a3      	strne	r3, [r4, r2]
 8008fd4:	e7af      	b.n	8008f36 <_malloc_r+0x22>
 8008fd6:	6862      	ldr	r2, [r4, #4]
 8008fd8:	42a3      	cmp	r3, r4
 8008fda:	bf0c      	ite	eq
 8008fdc:	f8c8 2000 	streq.w	r2, [r8]
 8008fe0:	605a      	strne	r2, [r3, #4]
 8008fe2:	e7eb      	b.n	8008fbc <_malloc_r+0xa8>
 8008fe4:	4623      	mov	r3, r4
 8008fe6:	6864      	ldr	r4, [r4, #4]
 8008fe8:	e7ae      	b.n	8008f48 <_malloc_r+0x34>
 8008fea:	463c      	mov	r4, r7
 8008fec:	687f      	ldr	r7, [r7, #4]
 8008fee:	e7b6      	b.n	8008f5e <_malloc_r+0x4a>
 8008ff0:	461a      	mov	r2, r3
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	42a3      	cmp	r3, r4
 8008ff6:	d1fb      	bne.n	8008ff0 <_malloc_r+0xdc>
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	6053      	str	r3, [r2, #4]
 8008ffc:	e7de      	b.n	8008fbc <_malloc_r+0xa8>
 8008ffe:	230c      	movs	r3, #12
 8009000:	6033      	str	r3, [r6, #0]
 8009002:	4630      	mov	r0, r6
 8009004:	f000 f80c 	bl	8009020 <__malloc_unlock>
 8009008:	e794      	b.n	8008f34 <_malloc_r+0x20>
 800900a:	6005      	str	r5, [r0, #0]
 800900c:	e7d6      	b.n	8008fbc <_malloc_r+0xa8>
 800900e:	bf00      	nop
 8009010:	20000848 	.word	0x20000848

08009014 <__malloc_lock>:
 8009014:	4801      	ldr	r0, [pc, #4]	@ (800901c <__malloc_lock+0x8>)
 8009016:	f7ff bf0f 	b.w	8008e38 <__retarget_lock_acquire_recursive>
 800901a:	bf00      	nop
 800901c:	20000840 	.word	0x20000840

08009020 <__malloc_unlock>:
 8009020:	4801      	ldr	r0, [pc, #4]	@ (8009028 <__malloc_unlock+0x8>)
 8009022:	f7ff bf0a 	b.w	8008e3a <__retarget_lock_release_recursive>
 8009026:	bf00      	nop
 8009028:	20000840 	.word	0x20000840

0800902c <__ssputs_r>:
 800902c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009030:	688e      	ldr	r6, [r1, #8]
 8009032:	461f      	mov	r7, r3
 8009034:	42be      	cmp	r6, r7
 8009036:	680b      	ldr	r3, [r1, #0]
 8009038:	4682      	mov	sl, r0
 800903a:	460c      	mov	r4, r1
 800903c:	4690      	mov	r8, r2
 800903e:	d82d      	bhi.n	800909c <__ssputs_r+0x70>
 8009040:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009044:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009048:	d026      	beq.n	8009098 <__ssputs_r+0x6c>
 800904a:	6965      	ldr	r5, [r4, #20]
 800904c:	6909      	ldr	r1, [r1, #16]
 800904e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009052:	eba3 0901 	sub.w	r9, r3, r1
 8009056:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800905a:	1c7b      	adds	r3, r7, #1
 800905c:	444b      	add	r3, r9
 800905e:	106d      	asrs	r5, r5, #1
 8009060:	429d      	cmp	r5, r3
 8009062:	bf38      	it	cc
 8009064:	461d      	movcc	r5, r3
 8009066:	0553      	lsls	r3, r2, #21
 8009068:	d527      	bpl.n	80090ba <__ssputs_r+0x8e>
 800906a:	4629      	mov	r1, r5
 800906c:	f7ff ff52 	bl	8008f14 <_malloc_r>
 8009070:	4606      	mov	r6, r0
 8009072:	b360      	cbz	r0, 80090ce <__ssputs_r+0xa2>
 8009074:	6921      	ldr	r1, [r4, #16]
 8009076:	464a      	mov	r2, r9
 8009078:	f000 fae6 	bl	8009648 <memcpy>
 800907c:	89a3      	ldrh	r3, [r4, #12]
 800907e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009086:	81a3      	strh	r3, [r4, #12]
 8009088:	6126      	str	r6, [r4, #16]
 800908a:	6165      	str	r5, [r4, #20]
 800908c:	444e      	add	r6, r9
 800908e:	eba5 0509 	sub.w	r5, r5, r9
 8009092:	6026      	str	r6, [r4, #0]
 8009094:	60a5      	str	r5, [r4, #8]
 8009096:	463e      	mov	r6, r7
 8009098:	42be      	cmp	r6, r7
 800909a:	d900      	bls.n	800909e <__ssputs_r+0x72>
 800909c:	463e      	mov	r6, r7
 800909e:	6820      	ldr	r0, [r4, #0]
 80090a0:	4632      	mov	r2, r6
 80090a2:	4641      	mov	r1, r8
 80090a4:	f000 faa6 	bl	80095f4 <memmove>
 80090a8:	68a3      	ldr	r3, [r4, #8]
 80090aa:	1b9b      	subs	r3, r3, r6
 80090ac:	60a3      	str	r3, [r4, #8]
 80090ae:	6823      	ldr	r3, [r4, #0]
 80090b0:	4433      	add	r3, r6
 80090b2:	6023      	str	r3, [r4, #0]
 80090b4:	2000      	movs	r0, #0
 80090b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090ba:	462a      	mov	r2, r5
 80090bc:	f000 fad2 	bl	8009664 <_realloc_r>
 80090c0:	4606      	mov	r6, r0
 80090c2:	2800      	cmp	r0, #0
 80090c4:	d1e0      	bne.n	8009088 <__ssputs_r+0x5c>
 80090c6:	6921      	ldr	r1, [r4, #16]
 80090c8:	4650      	mov	r0, sl
 80090ca:	f7ff feb7 	bl	8008e3c <_free_r>
 80090ce:	230c      	movs	r3, #12
 80090d0:	f8ca 3000 	str.w	r3, [sl]
 80090d4:	89a3      	ldrh	r3, [r4, #12]
 80090d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090da:	81a3      	strh	r3, [r4, #12]
 80090dc:	f04f 30ff 	mov.w	r0, #4294967295
 80090e0:	e7e9      	b.n	80090b6 <__ssputs_r+0x8a>
	...

080090e4 <_svfiprintf_r>:
 80090e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090e8:	4698      	mov	r8, r3
 80090ea:	898b      	ldrh	r3, [r1, #12]
 80090ec:	061b      	lsls	r3, r3, #24
 80090ee:	b09d      	sub	sp, #116	@ 0x74
 80090f0:	4607      	mov	r7, r0
 80090f2:	460d      	mov	r5, r1
 80090f4:	4614      	mov	r4, r2
 80090f6:	d510      	bpl.n	800911a <_svfiprintf_r+0x36>
 80090f8:	690b      	ldr	r3, [r1, #16]
 80090fa:	b973      	cbnz	r3, 800911a <_svfiprintf_r+0x36>
 80090fc:	2140      	movs	r1, #64	@ 0x40
 80090fe:	f7ff ff09 	bl	8008f14 <_malloc_r>
 8009102:	6028      	str	r0, [r5, #0]
 8009104:	6128      	str	r0, [r5, #16]
 8009106:	b930      	cbnz	r0, 8009116 <_svfiprintf_r+0x32>
 8009108:	230c      	movs	r3, #12
 800910a:	603b      	str	r3, [r7, #0]
 800910c:	f04f 30ff 	mov.w	r0, #4294967295
 8009110:	b01d      	add	sp, #116	@ 0x74
 8009112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009116:	2340      	movs	r3, #64	@ 0x40
 8009118:	616b      	str	r3, [r5, #20]
 800911a:	2300      	movs	r3, #0
 800911c:	9309      	str	r3, [sp, #36]	@ 0x24
 800911e:	2320      	movs	r3, #32
 8009120:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009124:	f8cd 800c 	str.w	r8, [sp, #12]
 8009128:	2330      	movs	r3, #48	@ 0x30
 800912a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80092c8 <_svfiprintf_r+0x1e4>
 800912e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009132:	f04f 0901 	mov.w	r9, #1
 8009136:	4623      	mov	r3, r4
 8009138:	469a      	mov	sl, r3
 800913a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800913e:	b10a      	cbz	r2, 8009144 <_svfiprintf_r+0x60>
 8009140:	2a25      	cmp	r2, #37	@ 0x25
 8009142:	d1f9      	bne.n	8009138 <_svfiprintf_r+0x54>
 8009144:	ebba 0b04 	subs.w	fp, sl, r4
 8009148:	d00b      	beq.n	8009162 <_svfiprintf_r+0x7e>
 800914a:	465b      	mov	r3, fp
 800914c:	4622      	mov	r2, r4
 800914e:	4629      	mov	r1, r5
 8009150:	4638      	mov	r0, r7
 8009152:	f7ff ff6b 	bl	800902c <__ssputs_r>
 8009156:	3001      	adds	r0, #1
 8009158:	f000 80a7 	beq.w	80092aa <_svfiprintf_r+0x1c6>
 800915c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800915e:	445a      	add	r2, fp
 8009160:	9209      	str	r2, [sp, #36]	@ 0x24
 8009162:	f89a 3000 	ldrb.w	r3, [sl]
 8009166:	2b00      	cmp	r3, #0
 8009168:	f000 809f 	beq.w	80092aa <_svfiprintf_r+0x1c6>
 800916c:	2300      	movs	r3, #0
 800916e:	f04f 32ff 	mov.w	r2, #4294967295
 8009172:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009176:	f10a 0a01 	add.w	sl, sl, #1
 800917a:	9304      	str	r3, [sp, #16]
 800917c:	9307      	str	r3, [sp, #28]
 800917e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009182:	931a      	str	r3, [sp, #104]	@ 0x68
 8009184:	4654      	mov	r4, sl
 8009186:	2205      	movs	r2, #5
 8009188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800918c:	484e      	ldr	r0, [pc, #312]	@ (80092c8 <_svfiprintf_r+0x1e4>)
 800918e:	f7f7 f857 	bl	8000240 <memchr>
 8009192:	9a04      	ldr	r2, [sp, #16]
 8009194:	b9d8      	cbnz	r0, 80091ce <_svfiprintf_r+0xea>
 8009196:	06d0      	lsls	r0, r2, #27
 8009198:	bf44      	itt	mi
 800919a:	2320      	movmi	r3, #32
 800919c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80091a0:	0711      	lsls	r1, r2, #28
 80091a2:	bf44      	itt	mi
 80091a4:	232b      	movmi	r3, #43	@ 0x2b
 80091a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80091aa:	f89a 3000 	ldrb.w	r3, [sl]
 80091ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80091b0:	d015      	beq.n	80091de <_svfiprintf_r+0xfa>
 80091b2:	9a07      	ldr	r2, [sp, #28]
 80091b4:	4654      	mov	r4, sl
 80091b6:	2000      	movs	r0, #0
 80091b8:	f04f 0c0a 	mov.w	ip, #10
 80091bc:	4621      	mov	r1, r4
 80091be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80091c2:	3b30      	subs	r3, #48	@ 0x30
 80091c4:	2b09      	cmp	r3, #9
 80091c6:	d94b      	bls.n	8009260 <_svfiprintf_r+0x17c>
 80091c8:	b1b0      	cbz	r0, 80091f8 <_svfiprintf_r+0x114>
 80091ca:	9207      	str	r2, [sp, #28]
 80091cc:	e014      	b.n	80091f8 <_svfiprintf_r+0x114>
 80091ce:	eba0 0308 	sub.w	r3, r0, r8
 80091d2:	fa09 f303 	lsl.w	r3, r9, r3
 80091d6:	4313      	orrs	r3, r2
 80091d8:	9304      	str	r3, [sp, #16]
 80091da:	46a2      	mov	sl, r4
 80091dc:	e7d2      	b.n	8009184 <_svfiprintf_r+0xa0>
 80091de:	9b03      	ldr	r3, [sp, #12]
 80091e0:	1d19      	adds	r1, r3, #4
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	9103      	str	r1, [sp, #12]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	bfbb      	ittet	lt
 80091ea:	425b      	neglt	r3, r3
 80091ec:	f042 0202 	orrlt.w	r2, r2, #2
 80091f0:	9307      	strge	r3, [sp, #28]
 80091f2:	9307      	strlt	r3, [sp, #28]
 80091f4:	bfb8      	it	lt
 80091f6:	9204      	strlt	r2, [sp, #16]
 80091f8:	7823      	ldrb	r3, [r4, #0]
 80091fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80091fc:	d10a      	bne.n	8009214 <_svfiprintf_r+0x130>
 80091fe:	7863      	ldrb	r3, [r4, #1]
 8009200:	2b2a      	cmp	r3, #42	@ 0x2a
 8009202:	d132      	bne.n	800926a <_svfiprintf_r+0x186>
 8009204:	9b03      	ldr	r3, [sp, #12]
 8009206:	1d1a      	adds	r2, r3, #4
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	9203      	str	r2, [sp, #12]
 800920c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009210:	3402      	adds	r4, #2
 8009212:	9305      	str	r3, [sp, #20]
 8009214:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80092d8 <_svfiprintf_r+0x1f4>
 8009218:	7821      	ldrb	r1, [r4, #0]
 800921a:	2203      	movs	r2, #3
 800921c:	4650      	mov	r0, sl
 800921e:	f7f7 f80f 	bl	8000240 <memchr>
 8009222:	b138      	cbz	r0, 8009234 <_svfiprintf_r+0x150>
 8009224:	9b04      	ldr	r3, [sp, #16]
 8009226:	eba0 000a 	sub.w	r0, r0, sl
 800922a:	2240      	movs	r2, #64	@ 0x40
 800922c:	4082      	lsls	r2, r0
 800922e:	4313      	orrs	r3, r2
 8009230:	3401      	adds	r4, #1
 8009232:	9304      	str	r3, [sp, #16]
 8009234:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009238:	4824      	ldr	r0, [pc, #144]	@ (80092cc <_svfiprintf_r+0x1e8>)
 800923a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800923e:	2206      	movs	r2, #6
 8009240:	f7f6 fffe 	bl	8000240 <memchr>
 8009244:	2800      	cmp	r0, #0
 8009246:	d036      	beq.n	80092b6 <_svfiprintf_r+0x1d2>
 8009248:	4b21      	ldr	r3, [pc, #132]	@ (80092d0 <_svfiprintf_r+0x1ec>)
 800924a:	bb1b      	cbnz	r3, 8009294 <_svfiprintf_r+0x1b0>
 800924c:	9b03      	ldr	r3, [sp, #12]
 800924e:	3307      	adds	r3, #7
 8009250:	f023 0307 	bic.w	r3, r3, #7
 8009254:	3308      	adds	r3, #8
 8009256:	9303      	str	r3, [sp, #12]
 8009258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800925a:	4433      	add	r3, r6
 800925c:	9309      	str	r3, [sp, #36]	@ 0x24
 800925e:	e76a      	b.n	8009136 <_svfiprintf_r+0x52>
 8009260:	fb0c 3202 	mla	r2, ip, r2, r3
 8009264:	460c      	mov	r4, r1
 8009266:	2001      	movs	r0, #1
 8009268:	e7a8      	b.n	80091bc <_svfiprintf_r+0xd8>
 800926a:	2300      	movs	r3, #0
 800926c:	3401      	adds	r4, #1
 800926e:	9305      	str	r3, [sp, #20]
 8009270:	4619      	mov	r1, r3
 8009272:	f04f 0c0a 	mov.w	ip, #10
 8009276:	4620      	mov	r0, r4
 8009278:	f810 2b01 	ldrb.w	r2, [r0], #1
 800927c:	3a30      	subs	r2, #48	@ 0x30
 800927e:	2a09      	cmp	r2, #9
 8009280:	d903      	bls.n	800928a <_svfiprintf_r+0x1a6>
 8009282:	2b00      	cmp	r3, #0
 8009284:	d0c6      	beq.n	8009214 <_svfiprintf_r+0x130>
 8009286:	9105      	str	r1, [sp, #20]
 8009288:	e7c4      	b.n	8009214 <_svfiprintf_r+0x130>
 800928a:	fb0c 2101 	mla	r1, ip, r1, r2
 800928e:	4604      	mov	r4, r0
 8009290:	2301      	movs	r3, #1
 8009292:	e7f0      	b.n	8009276 <_svfiprintf_r+0x192>
 8009294:	ab03      	add	r3, sp, #12
 8009296:	9300      	str	r3, [sp, #0]
 8009298:	462a      	mov	r2, r5
 800929a:	4b0e      	ldr	r3, [pc, #56]	@ (80092d4 <_svfiprintf_r+0x1f0>)
 800929c:	a904      	add	r1, sp, #16
 800929e:	4638      	mov	r0, r7
 80092a0:	f3af 8000 	nop.w
 80092a4:	1c42      	adds	r2, r0, #1
 80092a6:	4606      	mov	r6, r0
 80092a8:	d1d6      	bne.n	8009258 <_svfiprintf_r+0x174>
 80092aa:	89ab      	ldrh	r3, [r5, #12]
 80092ac:	065b      	lsls	r3, r3, #25
 80092ae:	f53f af2d 	bmi.w	800910c <_svfiprintf_r+0x28>
 80092b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092b4:	e72c      	b.n	8009110 <_svfiprintf_r+0x2c>
 80092b6:	ab03      	add	r3, sp, #12
 80092b8:	9300      	str	r3, [sp, #0]
 80092ba:	462a      	mov	r2, r5
 80092bc:	4b05      	ldr	r3, [pc, #20]	@ (80092d4 <_svfiprintf_r+0x1f0>)
 80092be:	a904      	add	r1, sp, #16
 80092c0:	4638      	mov	r0, r7
 80092c2:	f000 f879 	bl	80093b8 <_printf_i>
 80092c6:	e7ed      	b.n	80092a4 <_svfiprintf_r+0x1c0>
 80092c8:	08009ab1 	.word	0x08009ab1
 80092cc:	08009abb 	.word	0x08009abb
 80092d0:	00000000 	.word	0x00000000
 80092d4:	0800902d 	.word	0x0800902d
 80092d8:	08009ab7 	.word	0x08009ab7

080092dc <_printf_common>:
 80092dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092e0:	4616      	mov	r6, r2
 80092e2:	4698      	mov	r8, r3
 80092e4:	688a      	ldr	r2, [r1, #8]
 80092e6:	690b      	ldr	r3, [r1, #16]
 80092e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80092ec:	4293      	cmp	r3, r2
 80092ee:	bfb8      	it	lt
 80092f0:	4613      	movlt	r3, r2
 80092f2:	6033      	str	r3, [r6, #0]
 80092f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80092f8:	4607      	mov	r7, r0
 80092fa:	460c      	mov	r4, r1
 80092fc:	b10a      	cbz	r2, 8009302 <_printf_common+0x26>
 80092fe:	3301      	adds	r3, #1
 8009300:	6033      	str	r3, [r6, #0]
 8009302:	6823      	ldr	r3, [r4, #0]
 8009304:	0699      	lsls	r1, r3, #26
 8009306:	bf42      	ittt	mi
 8009308:	6833      	ldrmi	r3, [r6, #0]
 800930a:	3302      	addmi	r3, #2
 800930c:	6033      	strmi	r3, [r6, #0]
 800930e:	6825      	ldr	r5, [r4, #0]
 8009310:	f015 0506 	ands.w	r5, r5, #6
 8009314:	d106      	bne.n	8009324 <_printf_common+0x48>
 8009316:	f104 0a19 	add.w	sl, r4, #25
 800931a:	68e3      	ldr	r3, [r4, #12]
 800931c:	6832      	ldr	r2, [r6, #0]
 800931e:	1a9b      	subs	r3, r3, r2
 8009320:	42ab      	cmp	r3, r5
 8009322:	dc26      	bgt.n	8009372 <_printf_common+0x96>
 8009324:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009328:	6822      	ldr	r2, [r4, #0]
 800932a:	3b00      	subs	r3, #0
 800932c:	bf18      	it	ne
 800932e:	2301      	movne	r3, #1
 8009330:	0692      	lsls	r2, r2, #26
 8009332:	d42b      	bmi.n	800938c <_printf_common+0xb0>
 8009334:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009338:	4641      	mov	r1, r8
 800933a:	4638      	mov	r0, r7
 800933c:	47c8      	blx	r9
 800933e:	3001      	adds	r0, #1
 8009340:	d01e      	beq.n	8009380 <_printf_common+0xa4>
 8009342:	6823      	ldr	r3, [r4, #0]
 8009344:	6922      	ldr	r2, [r4, #16]
 8009346:	f003 0306 	and.w	r3, r3, #6
 800934a:	2b04      	cmp	r3, #4
 800934c:	bf02      	ittt	eq
 800934e:	68e5      	ldreq	r5, [r4, #12]
 8009350:	6833      	ldreq	r3, [r6, #0]
 8009352:	1aed      	subeq	r5, r5, r3
 8009354:	68a3      	ldr	r3, [r4, #8]
 8009356:	bf0c      	ite	eq
 8009358:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800935c:	2500      	movne	r5, #0
 800935e:	4293      	cmp	r3, r2
 8009360:	bfc4      	itt	gt
 8009362:	1a9b      	subgt	r3, r3, r2
 8009364:	18ed      	addgt	r5, r5, r3
 8009366:	2600      	movs	r6, #0
 8009368:	341a      	adds	r4, #26
 800936a:	42b5      	cmp	r5, r6
 800936c:	d11a      	bne.n	80093a4 <_printf_common+0xc8>
 800936e:	2000      	movs	r0, #0
 8009370:	e008      	b.n	8009384 <_printf_common+0xa8>
 8009372:	2301      	movs	r3, #1
 8009374:	4652      	mov	r2, sl
 8009376:	4641      	mov	r1, r8
 8009378:	4638      	mov	r0, r7
 800937a:	47c8      	blx	r9
 800937c:	3001      	adds	r0, #1
 800937e:	d103      	bne.n	8009388 <_printf_common+0xac>
 8009380:	f04f 30ff 	mov.w	r0, #4294967295
 8009384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009388:	3501      	adds	r5, #1
 800938a:	e7c6      	b.n	800931a <_printf_common+0x3e>
 800938c:	18e1      	adds	r1, r4, r3
 800938e:	1c5a      	adds	r2, r3, #1
 8009390:	2030      	movs	r0, #48	@ 0x30
 8009392:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009396:	4422      	add	r2, r4
 8009398:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800939c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80093a0:	3302      	adds	r3, #2
 80093a2:	e7c7      	b.n	8009334 <_printf_common+0x58>
 80093a4:	2301      	movs	r3, #1
 80093a6:	4622      	mov	r2, r4
 80093a8:	4641      	mov	r1, r8
 80093aa:	4638      	mov	r0, r7
 80093ac:	47c8      	blx	r9
 80093ae:	3001      	adds	r0, #1
 80093b0:	d0e6      	beq.n	8009380 <_printf_common+0xa4>
 80093b2:	3601      	adds	r6, #1
 80093b4:	e7d9      	b.n	800936a <_printf_common+0x8e>
	...

080093b8 <_printf_i>:
 80093b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80093bc:	7e0f      	ldrb	r7, [r1, #24]
 80093be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80093c0:	2f78      	cmp	r7, #120	@ 0x78
 80093c2:	4691      	mov	r9, r2
 80093c4:	4680      	mov	r8, r0
 80093c6:	460c      	mov	r4, r1
 80093c8:	469a      	mov	sl, r3
 80093ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80093ce:	d807      	bhi.n	80093e0 <_printf_i+0x28>
 80093d0:	2f62      	cmp	r7, #98	@ 0x62
 80093d2:	d80a      	bhi.n	80093ea <_printf_i+0x32>
 80093d4:	2f00      	cmp	r7, #0
 80093d6:	f000 80d1 	beq.w	800957c <_printf_i+0x1c4>
 80093da:	2f58      	cmp	r7, #88	@ 0x58
 80093dc:	f000 80b8 	beq.w	8009550 <_printf_i+0x198>
 80093e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80093e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80093e8:	e03a      	b.n	8009460 <_printf_i+0xa8>
 80093ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80093ee:	2b15      	cmp	r3, #21
 80093f0:	d8f6      	bhi.n	80093e0 <_printf_i+0x28>
 80093f2:	a101      	add	r1, pc, #4	@ (adr r1, 80093f8 <_printf_i+0x40>)
 80093f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80093f8:	08009451 	.word	0x08009451
 80093fc:	08009465 	.word	0x08009465
 8009400:	080093e1 	.word	0x080093e1
 8009404:	080093e1 	.word	0x080093e1
 8009408:	080093e1 	.word	0x080093e1
 800940c:	080093e1 	.word	0x080093e1
 8009410:	08009465 	.word	0x08009465
 8009414:	080093e1 	.word	0x080093e1
 8009418:	080093e1 	.word	0x080093e1
 800941c:	080093e1 	.word	0x080093e1
 8009420:	080093e1 	.word	0x080093e1
 8009424:	08009563 	.word	0x08009563
 8009428:	0800948f 	.word	0x0800948f
 800942c:	0800951d 	.word	0x0800951d
 8009430:	080093e1 	.word	0x080093e1
 8009434:	080093e1 	.word	0x080093e1
 8009438:	08009585 	.word	0x08009585
 800943c:	080093e1 	.word	0x080093e1
 8009440:	0800948f 	.word	0x0800948f
 8009444:	080093e1 	.word	0x080093e1
 8009448:	080093e1 	.word	0x080093e1
 800944c:	08009525 	.word	0x08009525
 8009450:	6833      	ldr	r3, [r6, #0]
 8009452:	1d1a      	adds	r2, r3, #4
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	6032      	str	r2, [r6, #0]
 8009458:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800945c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009460:	2301      	movs	r3, #1
 8009462:	e09c      	b.n	800959e <_printf_i+0x1e6>
 8009464:	6833      	ldr	r3, [r6, #0]
 8009466:	6820      	ldr	r0, [r4, #0]
 8009468:	1d19      	adds	r1, r3, #4
 800946a:	6031      	str	r1, [r6, #0]
 800946c:	0606      	lsls	r6, r0, #24
 800946e:	d501      	bpl.n	8009474 <_printf_i+0xbc>
 8009470:	681d      	ldr	r5, [r3, #0]
 8009472:	e003      	b.n	800947c <_printf_i+0xc4>
 8009474:	0645      	lsls	r5, r0, #25
 8009476:	d5fb      	bpl.n	8009470 <_printf_i+0xb8>
 8009478:	f9b3 5000 	ldrsh.w	r5, [r3]
 800947c:	2d00      	cmp	r5, #0
 800947e:	da03      	bge.n	8009488 <_printf_i+0xd0>
 8009480:	232d      	movs	r3, #45	@ 0x2d
 8009482:	426d      	negs	r5, r5
 8009484:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009488:	4858      	ldr	r0, [pc, #352]	@ (80095ec <_printf_i+0x234>)
 800948a:	230a      	movs	r3, #10
 800948c:	e011      	b.n	80094b2 <_printf_i+0xfa>
 800948e:	6821      	ldr	r1, [r4, #0]
 8009490:	6833      	ldr	r3, [r6, #0]
 8009492:	0608      	lsls	r0, r1, #24
 8009494:	f853 5b04 	ldr.w	r5, [r3], #4
 8009498:	d402      	bmi.n	80094a0 <_printf_i+0xe8>
 800949a:	0649      	lsls	r1, r1, #25
 800949c:	bf48      	it	mi
 800949e:	b2ad      	uxthmi	r5, r5
 80094a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80094a2:	4852      	ldr	r0, [pc, #328]	@ (80095ec <_printf_i+0x234>)
 80094a4:	6033      	str	r3, [r6, #0]
 80094a6:	bf14      	ite	ne
 80094a8:	230a      	movne	r3, #10
 80094aa:	2308      	moveq	r3, #8
 80094ac:	2100      	movs	r1, #0
 80094ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80094b2:	6866      	ldr	r6, [r4, #4]
 80094b4:	60a6      	str	r6, [r4, #8]
 80094b6:	2e00      	cmp	r6, #0
 80094b8:	db05      	blt.n	80094c6 <_printf_i+0x10e>
 80094ba:	6821      	ldr	r1, [r4, #0]
 80094bc:	432e      	orrs	r6, r5
 80094be:	f021 0104 	bic.w	r1, r1, #4
 80094c2:	6021      	str	r1, [r4, #0]
 80094c4:	d04b      	beq.n	800955e <_printf_i+0x1a6>
 80094c6:	4616      	mov	r6, r2
 80094c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80094cc:	fb03 5711 	mls	r7, r3, r1, r5
 80094d0:	5dc7      	ldrb	r7, [r0, r7]
 80094d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80094d6:	462f      	mov	r7, r5
 80094d8:	42bb      	cmp	r3, r7
 80094da:	460d      	mov	r5, r1
 80094dc:	d9f4      	bls.n	80094c8 <_printf_i+0x110>
 80094de:	2b08      	cmp	r3, #8
 80094e0:	d10b      	bne.n	80094fa <_printf_i+0x142>
 80094e2:	6823      	ldr	r3, [r4, #0]
 80094e4:	07df      	lsls	r7, r3, #31
 80094e6:	d508      	bpl.n	80094fa <_printf_i+0x142>
 80094e8:	6923      	ldr	r3, [r4, #16]
 80094ea:	6861      	ldr	r1, [r4, #4]
 80094ec:	4299      	cmp	r1, r3
 80094ee:	bfde      	ittt	le
 80094f0:	2330      	movle	r3, #48	@ 0x30
 80094f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80094f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80094fa:	1b92      	subs	r2, r2, r6
 80094fc:	6122      	str	r2, [r4, #16]
 80094fe:	f8cd a000 	str.w	sl, [sp]
 8009502:	464b      	mov	r3, r9
 8009504:	aa03      	add	r2, sp, #12
 8009506:	4621      	mov	r1, r4
 8009508:	4640      	mov	r0, r8
 800950a:	f7ff fee7 	bl	80092dc <_printf_common>
 800950e:	3001      	adds	r0, #1
 8009510:	d14a      	bne.n	80095a8 <_printf_i+0x1f0>
 8009512:	f04f 30ff 	mov.w	r0, #4294967295
 8009516:	b004      	add	sp, #16
 8009518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800951c:	6823      	ldr	r3, [r4, #0]
 800951e:	f043 0320 	orr.w	r3, r3, #32
 8009522:	6023      	str	r3, [r4, #0]
 8009524:	4832      	ldr	r0, [pc, #200]	@ (80095f0 <_printf_i+0x238>)
 8009526:	2778      	movs	r7, #120	@ 0x78
 8009528:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800952c:	6823      	ldr	r3, [r4, #0]
 800952e:	6831      	ldr	r1, [r6, #0]
 8009530:	061f      	lsls	r7, r3, #24
 8009532:	f851 5b04 	ldr.w	r5, [r1], #4
 8009536:	d402      	bmi.n	800953e <_printf_i+0x186>
 8009538:	065f      	lsls	r7, r3, #25
 800953a:	bf48      	it	mi
 800953c:	b2ad      	uxthmi	r5, r5
 800953e:	6031      	str	r1, [r6, #0]
 8009540:	07d9      	lsls	r1, r3, #31
 8009542:	bf44      	itt	mi
 8009544:	f043 0320 	orrmi.w	r3, r3, #32
 8009548:	6023      	strmi	r3, [r4, #0]
 800954a:	b11d      	cbz	r5, 8009554 <_printf_i+0x19c>
 800954c:	2310      	movs	r3, #16
 800954e:	e7ad      	b.n	80094ac <_printf_i+0xf4>
 8009550:	4826      	ldr	r0, [pc, #152]	@ (80095ec <_printf_i+0x234>)
 8009552:	e7e9      	b.n	8009528 <_printf_i+0x170>
 8009554:	6823      	ldr	r3, [r4, #0]
 8009556:	f023 0320 	bic.w	r3, r3, #32
 800955a:	6023      	str	r3, [r4, #0]
 800955c:	e7f6      	b.n	800954c <_printf_i+0x194>
 800955e:	4616      	mov	r6, r2
 8009560:	e7bd      	b.n	80094de <_printf_i+0x126>
 8009562:	6833      	ldr	r3, [r6, #0]
 8009564:	6825      	ldr	r5, [r4, #0]
 8009566:	6961      	ldr	r1, [r4, #20]
 8009568:	1d18      	adds	r0, r3, #4
 800956a:	6030      	str	r0, [r6, #0]
 800956c:	062e      	lsls	r6, r5, #24
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	d501      	bpl.n	8009576 <_printf_i+0x1be>
 8009572:	6019      	str	r1, [r3, #0]
 8009574:	e002      	b.n	800957c <_printf_i+0x1c4>
 8009576:	0668      	lsls	r0, r5, #25
 8009578:	d5fb      	bpl.n	8009572 <_printf_i+0x1ba>
 800957a:	8019      	strh	r1, [r3, #0]
 800957c:	2300      	movs	r3, #0
 800957e:	6123      	str	r3, [r4, #16]
 8009580:	4616      	mov	r6, r2
 8009582:	e7bc      	b.n	80094fe <_printf_i+0x146>
 8009584:	6833      	ldr	r3, [r6, #0]
 8009586:	1d1a      	adds	r2, r3, #4
 8009588:	6032      	str	r2, [r6, #0]
 800958a:	681e      	ldr	r6, [r3, #0]
 800958c:	6862      	ldr	r2, [r4, #4]
 800958e:	2100      	movs	r1, #0
 8009590:	4630      	mov	r0, r6
 8009592:	f7f6 fe55 	bl	8000240 <memchr>
 8009596:	b108      	cbz	r0, 800959c <_printf_i+0x1e4>
 8009598:	1b80      	subs	r0, r0, r6
 800959a:	6060      	str	r0, [r4, #4]
 800959c:	6863      	ldr	r3, [r4, #4]
 800959e:	6123      	str	r3, [r4, #16]
 80095a0:	2300      	movs	r3, #0
 80095a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80095a6:	e7aa      	b.n	80094fe <_printf_i+0x146>
 80095a8:	6923      	ldr	r3, [r4, #16]
 80095aa:	4632      	mov	r2, r6
 80095ac:	4649      	mov	r1, r9
 80095ae:	4640      	mov	r0, r8
 80095b0:	47d0      	blx	sl
 80095b2:	3001      	adds	r0, #1
 80095b4:	d0ad      	beq.n	8009512 <_printf_i+0x15a>
 80095b6:	6823      	ldr	r3, [r4, #0]
 80095b8:	079b      	lsls	r3, r3, #30
 80095ba:	d413      	bmi.n	80095e4 <_printf_i+0x22c>
 80095bc:	68e0      	ldr	r0, [r4, #12]
 80095be:	9b03      	ldr	r3, [sp, #12]
 80095c0:	4298      	cmp	r0, r3
 80095c2:	bfb8      	it	lt
 80095c4:	4618      	movlt	r0, r3
 80095c6:	e7a6      	b.n	8009516 <_printf_i+0x15e>
 80095c8:	2301      	movs	r3, #1
 80095ca:	4632      	mov	r2, r6
 80095cc:	4649      	mov	r1, r9
 80095ce:	4640      	mov	r0, r8
 80095d0:	47d0      	blx	sl
 80095d2:	3001      	adds	r0, #1
 80095d4:	d09d      	beq.n	8009512 <_printf_i+0x15a>
 80095d6:	3501      	adds	r5, #1
 80095d8:	68e3      	ldr	r3, [r4, #12]
 80095da:	9903      	ldr	r1, [sp, #12]
 80095dc:	1a5b      	subs	r3, r3, r1
 80095de:	42ab      	cmp	r3, r5
 80095e0:	dcf2      	bgt.n	80095c8 <_printf_i+0x210>
 80095e2:	e7eb      	b.n	80095bc <_printf_i+0x204>
 80095e4:	2500      	movs	r5, #0
 80095e6:	f104 0619 	add.w	r6, r4, #25
 80095ea:	e7f5      	b.n	80095d8 <_printf_i+0x220>
 80095ec:	08009ac2 	.word	0x08009ac2
 80095f0:	08009ad3 	.word	0x08009ad3

080095f4 <memmove>:
 80095f4:	4288      	cmp	r0, r1
 80095f6:	b510      	push	{r4, lr}
 80095f8:	eb01 0402 	add.w	r4, r1, r2
 80095fc:	d902      	bls.n	8009604 <memmove+0x10>
 80095fe:	4284      	cmp	r4, r0
 8009600:	4623      	mov	r3, r4
 8009602:	d807      	bhi.n	8009614 <memmove+0x20>
 8009604:	1e43      	subs	r3, r0, #1
 8009606:	42a1      	cmp	r1, r4
 8009608:	d008      	beq.n	800961c <memmove+0x28>
 800960a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800960e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009612:	e7f8      	b.n	8009606 <memmove+0x12>
 8009614:	4402      	add	r2, r0
 8009616:	4601      	mov	r1, r0
 8009618:	428a      	cmp	r2, r1
 800961a:	d100      	bne.n	800961e <memmove+0x2a>
 800961c:	bd10      	pop	{r4, pc}
 800961e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009622:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009626:	e7f7      	b.n	8009618 <memmove+0x24>

08009628 <_sbrk_r>:
 8009628:	b538      	push	{r3, r4, r5, lr}
 800962a:	4d06      	ldr	r5, [pc, #24]	@ (8009644 <_sbrk_r+0x1c>)
 800962c:	2300      	movs	r3, #0
 800962e:	4604      	mov	r4, r0
 8009630:	4608      	mov	r0, r1
 8009632:	602b      	str	r3, [r5, #0]
 8009634:	f7f7 fc2c 	bl	8000e90 <_sbrk>
 8009638:	1c43      	adds	r3, r0, #1
 800963a:	d102      	bne.n	8009642 <_sbrk_r+0x1a>
 800963c:	682b      	ldr	r3, [r5, #0]
 800963e:	b103      	cbz	r3, 8009642 <_sbrk_r+0x1a>
 8009640:	6023      	str	r3, [r4, #0]
 8009642:	bd38      	pop	{r3, r4, r5, pc}
 8009644:	2000083c 	.word	0x2000083c

08009648 <memcpy>:
 8009648:	440a      	add	r2, r1
 800964a:	4291      	cmp	r1, r2
 800964c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009650:	d100      	bne.n	8009654 <memcpy+0xc>
 8009652:	4770      	bx	lr
 8009654:	b510      	push	{r4, lr}
 8009656:	f811 4b01 	ldrb.w	r4, [r1], #1
 800965a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800965e:	4291      	cmp	r1, r2
 8009660:	d1f9      	bne.n	8009656 <memcpy+0xe>
 8009662:	bd10      	pop	{r4, pc}

08009664 <_realloc_r>:
 8009664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009668:	4607      	mov	r7, r0
 800966a:	4614      	mov	r4, r2
 800966c:	460d      	mov	r5, r1
 800966e:	b921      	cbnz	r1, 800967a <_realloc_r+0x16>
 8009670:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009674:	4611      	mov	r1, r2
 8009676:	f7ff bc4d 	b.w	8008f14 <_malloc_r>
 800967a:	b92a      	cbnz	r2, 8009688 <_realloc_r+0x24>
 800967c:	f7ff fbde 	bl	8008e3c <_free_r>
 8009680:	4625      	mov	r5, r4
 8009682:	4628      	mov	r0, r5
 8009684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009688:	f000 f81a 	bl	80096c0 <_malloc_usable_size_r>
 800968c:	4284      	cmp	r4, r0
 800968e:	4606      	mov	r6, r0
 8009690:	d802      	bhi.n	8009698 <_realloc_r+0x34>
 8009692:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009696:	d8f4      	bhi.n	8009682 <_realloc_r+0x1e>
 8009698:	4621      	mov	r1, r4
 800969a:	4638      	mov	r0, r7
 800969c:	f7ff fc3a 	bl	8008f14 <_malloc_r>
 80096a0:	4680      	mov	r8, r0
 80096a2:	b908      	cbnz	r0, 80096a8 <_realloc_r+0x44>
 80096a4:	4645      	mov	r5, r8
 80096a6:	e7ec      	b.n	8009682 <_realloc_r+0x1e>
 80096a8:	42b4      	cmp	r4, r6
 80096aa:	4622      	mov	r2, r4
 80096ac:	4629      	mov	r1, r5
 80096ae:	bf28      	it	cs
 80096b0:	4632      	movcs	r2, r6
 80096b2:	f7ff ffc9 	bl	8009648 <memcpy>
 80096b6:	4629      	mov	r1, r5
 80096b8:	4638      	mov	r0, r7
 80096ba:	f7ff fbbf 	bl	8008e3c <_free_r>
 80096be:	e7f1      	b.n	80096a4 <_realloc_r+0x40>

080096c0 <_malloc_usable_size_r>:
 80096c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096c4:	1f18      	subs	r0, r3, #4
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	bfbc      	itt	lt
 80096ca:	580b      	ldrlt	r3, [r1, r0]
 80096cc:	18c0      	addlt	r0, r0, r3
 80096ce:	4770      	bx	lr

080096d0 <_init>:
 80096d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096d2:	bf00      	nop
 80096d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096d6:	bc08      	pop	{r3}
 80096d8:	469e      	mov	lr, r3
 80096da:	4770      	bx	lr

080096dc <_fini>:
 80096dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096de:	bf00      	nop
 80096e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096e2:	bc08      	pop	{r3}
 80096e4:	469e      	mov	lr, r3
 80096e6:	4770      	bx	lr
