
---------- Begin Simulation Statistics ----------
final_tick                               926048819268000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  29583                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829692                       # Number of bytes of host memory used
host_op_rate                                    49773                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   338.03                       # Real time elapsed on the host
host_tick_rate                               27263456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16825017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009216                       # Number of seconds simulated
sim_ticks                                  9215985500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       108810                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        221789                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4901927                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       566347                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      5966931                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2778885                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4901927                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2123042                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5990341                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               1                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       268041                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15994390                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11886635                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       566347                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        994555                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     18837347                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824999                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15555400                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.081618                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.252138                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11160546     71.75%     71.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1221809      7.85%     79.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       803889      5.17%     84.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       503867      3.24%     88.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       257377      1.65%     89.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       322113      2.07%     91.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       151410      0.97%     92.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       139834      0.90%     93.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       994555      6.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15555400                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806542                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871376                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350133     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853032     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824999                       # Class of committed instruction
system.switch_cpus.commit.refs                2445457                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824999                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.843195                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.843195                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6982349                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       42826878                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3915669                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6404468                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         567397                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        559393                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3214621                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370700                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1028346                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3345                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5990341                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4585846                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12984952                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        172107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               28820743                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1134794                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.324998                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4876932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2778886                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.563630                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18429281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.539010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.304862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         10157809     55.12%     55.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           671390      3.64%     58.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           823221      4.47%     63.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           932536      5.06%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           455068      2.47%     70.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           419054      2.27%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           945950      5.13%     78.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           108573      0.59%     78.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3915680     21.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18429281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18381                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18604                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       640939                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3576034                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.663322                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4629245                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1027259                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2448270                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3937890                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        62170                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1506490                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     35662373                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3601986                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1296799                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      30658268                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           5982                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         567397                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          7563                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       107649                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       116734                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1452                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1633                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2066514                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       932409                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1633                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       443160                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       197779                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          29494653                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29745745                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.723403                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21336528                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.613814                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29883381                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         40129627                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25115144                       # number of integer regfile writes
system.switch_cpus.ipc                       0.542536                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.542536                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       125494      0.39%      0.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26947048     84.33%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13820      0.04%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3779214     11.83%     96.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1051712      3.29%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19363      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18416      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       31955067                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38426                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76222                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36785                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49674                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              481428                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015066                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          429956     89.31%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          50679     10.53%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           146      0.03%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          614      0.13%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           33      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       32272575                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     82850212                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29708960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     54451507                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           35662373                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          31955067                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     18837370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       105591                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     18944675                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18429281                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.733929                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.256347                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9879534     53.61%     53.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1055431      5.73%     59.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1553759      8.43%     67.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1523451      8.27%     76.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1527842      8.29%     84.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1177701      6.39%     90.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       941411      5.11%     95.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       587790      3.19%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182362      0.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18429281                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.733678                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4585846                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       474564                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       570816                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3937890                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1506490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12656428                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18431951                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         6729810                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          88679                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4322466                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        182345                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      98645124                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       40277191                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     49691130                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6435213                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            266                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         567397                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        374390                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28847408                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        23062                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     56743409                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1410174                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             50223191                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            74219347                       # The number of ROB writes
system.switch_cpus.timesIdled                      28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296616                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        31094                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594309                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          31094                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             112950                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5379                       # Transaction distribution
system.membus.trans_dist::CleanEvict           103431                       # Transaction distribution
system.membus.trans_dist::ReadExReq                28                       # Transaction distribution
system.membus.trans_dist::ReadExResp               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        112951                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       334767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       334767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 334767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7574848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7574848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7574848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            112979                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  112979    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              112979                       # Request fanout histogram
system.membus.reqLayer2.occupancy           267889500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          604971750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9215985500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297134                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22487                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          384920                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             557                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            51                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297085                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                892000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20143872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20147136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          110791                       # Total snoops (count)
system.tol2bus.snoopTraffic                    344256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           408484                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076120                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.265191                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 377390     92.39%     92.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  31094      7.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             408484                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314260500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446457000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             73500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       184714                       # number of demand (read+write) hits
system.l2.demand_hits::total                   184714                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       184714                       # number of overall hits
system.l2.overall_hits::total                  184714                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       112926                       # number of demand (read+write) misses
system.l2.demand_misses::total                 112979                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       112926                       # number of overall misses
system.l2.overall_misses::total                112979                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3924500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9830220500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9834145000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3924500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9830220500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9834145000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297640                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297693                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297640                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297693                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.379405                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.379515                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.379405                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.379515                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80091.836735                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87050.108035                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87044.008179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80091.836735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87050.108035                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87044.008179                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5379                       # number of writebacks
system.l2.writebacks::total                      5379                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       112926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            112975                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       112926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           112975                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3434500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8700970500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8704405000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3434500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8700970500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8704405000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.379405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.379502                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.379405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.379502                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70091.836735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77050.196589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77047.178579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70091.836735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77050.196589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77047.178579                       # average overall mshr miss latency
system.l2.replacements                         110791                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17108                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17108                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17108                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17108                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        29114                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         29114                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   529                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  28                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1778000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1778000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.050269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.050269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        63500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        63500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1498000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1498000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.050269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.050269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        53500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        53500                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3924500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3924500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           49                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80091.836735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76950.980392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3434500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3434500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70091.836735                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70091.836735                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       184185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            184185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       112898                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          112900                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   9828442500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9828442500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.380022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.380026                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87055.948732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87054.406554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       112898                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       112898                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   8699472500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8699472500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.380022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.380019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77056.037308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77056.037308                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4000.145208                       # Cycle average of tags in use
system.l2.tags.total_refs                      543291                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    110791                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.903747                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.216981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.085657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.080446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.940341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3962.821783                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.967486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976598                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1303505                       # Number of tag accesses
system.l2.tags.data_accesses                  1303505                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      7227200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7230592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       344256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          344256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       112925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              112978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5379                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             13889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       340278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    784202623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             784570679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       340278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           354167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37354225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37354225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37354225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            13889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       340278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    784202623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            821924904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    111846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000545072250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          310                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          310                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              222930                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4775                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      112975                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5379                       # Number of write requests accepted
system.mem_ctrls.readBursts                    112975                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5379                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1080                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   277                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              285                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1956617500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  559475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4054648750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17486.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36236.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    67497                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4226                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                112975                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5379                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   50103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    165.404913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.448084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   181.263873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27776     61.41%     61.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7590     16.78%     78.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3232      7.15%     85.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2651      5.86%     91.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1968      4.35%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1178      2.60%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          528      1.17%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          199      0.44%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          105      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45227                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     360.164516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    312.223115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    292.270216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            95     30.65%     30.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          175     56.45%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           24      7.74%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           11      3.55%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      1.29%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           310                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.358065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.340088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.790835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              254     81.94%     81.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      2.26%     84.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43     13.87%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      1.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           310                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7161280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  324544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7230400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               344256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       777.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    784.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9215899500                       # Total gap between requests
system.mem_ctrls.avgGap                      77867.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      7158144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       324544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 340278.313154898118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 776709555.369851708412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35215333.183846697211                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           49                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       112926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5379                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1416000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4053232750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 216020828500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28897.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35892.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40160035.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            159493320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             84742350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           392271600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           14396760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     727119120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3441669690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        640663200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5460356040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        592.487482                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1633443500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    307580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7274952000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            163541700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             86894115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           406658700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           12073860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     727119120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3270642900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        784686720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5451617115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        591.539246                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2009705250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    307580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6898690250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9215975500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4585761                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4585770                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4585761                       # number of overall hits
system.cpu.icache.overall_hits::total         4585770                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           85                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             87                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           85                       # number of overall misses
system.cpu.icache.overall_misses::total            87                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6239500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6239500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6239500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6239500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4585846                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4585857                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4585846                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4585857                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73405.882353                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71718.390805                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73405.882353                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71718.390805                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3998500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3998500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3998500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3998500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81602.040816                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81602.040816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81602.040816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81602.040816                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4585761                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4585770                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           85                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6239500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6239500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4585846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4585857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73405.882353                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71718.390805                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3998500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3998500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81602.040816                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81602.040816                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000494                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000020                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000474                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9171765                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9171765                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3250543                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3250543                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3250543                       # number of overall hits
system.cpu.dcache.overall_hits::total         3250543                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       376447                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         376449                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       376447                       # number of overall misses
system.cpu.dcache.overall_misses::total        376449                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15227214999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15227214999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15227214999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15227214999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3626990                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3626992                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3626990                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3626992                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.103790                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.103791                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.103790                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.103791                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 40449.824275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40449.609373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 40449.824275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40449.609373                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3222194                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          969                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            119822                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.891506                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    34.607143                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17108                       # number of writebacks
system.cpu.dcache.writebacks::total             17108                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        78807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        78807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        78807                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        78807                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297640                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297640                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12241479999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12241479999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12241479999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12241479999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.082063                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.082062                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.082063                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.082062                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 41128.477352                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41128.477352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 41128.477352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41128.477352                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296616                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2676458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2676458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       375888                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        375890                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  15218461500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15218461500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3052346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3052348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.123147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.123148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 40486.691514                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40486.476097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        78805                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        78805                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297083                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297083                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12233298500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12233298500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.097329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.097329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 41178.049569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41178.049569                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      8753499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8753499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15659.211091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15659.211091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          557                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          557                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      8181499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8181499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000969                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000969                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14688.508079                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14688.508079                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926048819268000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.010145                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3540304                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296616                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.935647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.010145                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          603                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7551624                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7551624                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926116782219000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33670                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830108                       # Number of bytes of host memory used
host_op_rate                                    54659                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1188.00                       # Real time elapsed on the host
host_tick_rate                               57207878                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      64935286                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067963                       # Number of seconds simulated
sim_ticks                                 67962951000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       742094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1484189                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     13954838                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1570620                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15509882                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6789872                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13954838                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7164966                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15580158                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               1                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       915304                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45953765                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33153123                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1570620                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701002                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2443229                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     50738691                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110269                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    127989604                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.375892                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.359892                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    113843998     88.95%     88.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4254666      3.32%     92.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3088487      2.41%     94.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1691186      1.32%     96.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1224458      0.96%     96.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       760455      0.59%     97.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       422743      0.33%     97.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       260382      0.20%     98.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2443229      1.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    127989604                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982680                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539102                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505962     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516246     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110269                       # Class of committed instruction
system.switch_cpus.commit.refs                7449544                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.530864                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.530864                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     108020335                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      120300684                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8479344                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15540050                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1575019                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2310342                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8753761                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518485                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3316495                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469753                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15580158                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10332546                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             123102432                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        388422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               84455724                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3150038                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.114622                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11247639                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6789873                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.621336                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    135925090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.979655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.439270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        113719646     83.66%     83.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1742010      1.28%     84.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1608772      1.18%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1865758      1.37%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1333965      0.98%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1047648      0.77%     89.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2141971      1.58%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           545668      0.40%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11919652      8.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    135925090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23023                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23051                       # number of floating regfile writes
system.switch_cpus.idleCycles                     812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1914820                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8684163                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.602185                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12672195                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3314795                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6783290                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11205326                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       203117                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4823609                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     98848895                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9357400                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3648975                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      81852473                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10587                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10621177                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1575019                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10691751                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       176964                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       425186                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11845                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6838                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5666221                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2913166                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6838                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1384696                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       530124                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85246731                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              79854994                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676613                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          57679081                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.587489                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               80334718                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        112698618                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        67566527                       # number of integer regfile writes
system.switch_cpus.ipc                       0.220708                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.220708                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       825552      0.97%      0.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      71235117     83.31%     84.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47409      0.06%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      9905132     11.58%     95.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3441191      4.02%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        23981      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23066      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       85501448                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           47901                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        94987                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45952                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        59514                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1101763                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012886                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1024773     93.01%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          75701      6.87%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           435      0.04%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          738      0.07%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          116      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       85729758                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    308273266                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     79809042                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    149534145                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           98848895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          85501448                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     50738603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       338504                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     58419521                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    135925090                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.629034                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.600012                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    112265945     82.59%     82.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4093597      3.01%     85.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4539471      3.34%     88.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3483868      2.56%     91.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3403025      2.50%     94.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3420517      2.52%     96.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2497581      1.84%     98.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1591554      1.17%     99.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       629532      0.46%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    135925090                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.629030                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10332546                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1126930                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1077117                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11205326                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4823609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32309859                       # number of misc regfile reads
system.switch_cpus.numCycles                135925902                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        28891613                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106113                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         176546                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9823765                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           1446                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        382908                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     281249680                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      112746313                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    141440036                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16128836                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       78433614                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1575019                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      79505857                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         79333889                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28719                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    166404852                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7705953                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            224395335                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           205728790                       # The number of ROB writes
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       172210                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002907                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         172210                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67962951000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             304207                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       454847                       # Transaction distribution
system.membus.trans_dist::CleanEvict           287245                       # Transaction distribution
system.membus.trans_dist::ReadExReq            437891                       # Transaction distribution
system.membus.trans_dist::ReadExResp           437891                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        304206                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2226287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2226287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2226287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     76604480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     76604480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76604480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            742097                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  742097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              742097                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3555962000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4119588000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  67962951000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67962951000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  67962951000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67962951000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       968559                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          886507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484572                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484572                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             7                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516877                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96970432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96970880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          853615                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29110208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1855071                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.092833                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.290198                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1682859     90.72%     90.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 172212      9.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1855071                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1515165500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502176500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  67962951000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       259359                       # number of demand (read+write) hits
system.l2.demand_hits::total                   259359                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       259359                       # number of overall hits
system.l2.overall_hits::total                  259359                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       742090                       # number of demand (read+write) misses
system.l2.demand_misses::total                 742097                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       742090                       # number of overall misses
system.l2.overall_misses::total                742097                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       731500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  73237707000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      73238438500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       731500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  73237707000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     73238438500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001449                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001456                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001449                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001456                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.741016                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.741018                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.741016                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.741018                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst       104500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 98691.138541                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98691.193335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst       104500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 98691.138541                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98691.193335                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              454847                       # number of writebacks
system.l2.writebacks::total                    454847                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       742090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            742097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       742090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           742097                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       661500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  65816797000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65817458500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       661500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  65816797000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65817458500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.741016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.741018                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.741016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.741018                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        94500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 88691.125066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88691.179859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        94500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 88691.125066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88691.179859                       # average overall mshr miss latency
system.l2.replacements                         853615                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       513712                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           513712                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       513712                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       513712                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        60686                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         60686                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        46681                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46681                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       437891                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              437891                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  43691625500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43691625500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484572                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484572                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.903666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.903666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99777.400084                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99777.400084                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       437891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         437891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  39312715500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39312715500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.903666                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903666                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89777.400084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89777.400084                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       731500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       731500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst       104500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       104500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       661500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       661500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        94500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        94500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       212678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            212678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       304199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          304199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  29546081500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  29546081500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.588533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.588533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97127.477408                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97127.477408                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       304199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       304199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  26504081500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  26504081500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.588533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.588533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87127.444535                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87127.444535                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67962951000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1964123                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    857711                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.289959                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     354.330423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.020944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3741.648632                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.086506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.913488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2881                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4859425                       # Number of tag accesses
system.l2.tags.data_accesses                  4859425                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67962951000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     47493824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           47494272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29110208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29110208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       742091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              742098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       454847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             454847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         6592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    698819332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             698825924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         6592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      428324662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            428324662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      428324662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         6592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    698819332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1127150585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    454477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    740344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000556986250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28056                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28056                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1842910                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             426914                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      742097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     454847                       # Number of write requests accepted
system.mem_ctrls.readBursts                    742097                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   454847                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1746                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   370                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             45370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             44819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             46211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             48354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             46281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            45725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            45384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            44822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            45808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            45527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28219                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21191572000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3701755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             35073153250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28623.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47373.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107091                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79334                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                17.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                742097                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               454847                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  544168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  119010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   53188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1008416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     75.835623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.374699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    53.603103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       898009     89.05%     89.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        97887      9.71%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4559      0.45%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3123      0.31%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2260      0.22%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1218      0.12%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          639      0.06%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          307      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          414      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1008416                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.391431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.050361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.131326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          27063     96.46%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           63      0.22%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          158      0.56%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          300      1.07%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          244      0.87%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          128      0.46%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           43      0.15%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           20      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           10      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            5      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            7      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28056                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.199137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.188576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.607281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24884     88.69%     88.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1259      4.49%     93.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1428      5.09%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              470      1.68%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28056                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               47382464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  111744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29086912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                47494208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29110208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       697.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       427.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    698.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    428.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67962600000                       # Total gap between requests
system.mem_ctrls.avgGap                      56780.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     47382016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29086912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6591.826773384223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 697174200.102052688599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 427981886.778283119202                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       742090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       454847                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       373500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  35072779750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1677675032250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     53357.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47262.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3688438.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    15.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3542275380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1882775400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2595011580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1166116680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5365192560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29701551450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1085940480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45338863530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        667.111461                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2569054000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2269540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63124357000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3657764880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1944163320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2691094560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1206284580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5365192560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29782728000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1017581280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45664809180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        671.907392                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2390555500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2269540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63302855500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    77178926500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926116782219000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     14918297                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14918306                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     14918297                       # number of overall hits
system.cpu.icache.overall_hits::total        14918306                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           95                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           95                       # number of overall misses
system.cpu.icache.overall_misses::total            97                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7371000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7371000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7371000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7371000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     14918392                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14918403                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     14918392                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14918403                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77589.473684                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75989.690722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77589.473684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75989.690722                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           39                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4740500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4740500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4740500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4740500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84651.785714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84651.785714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84651.785714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84651.785714                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     14918297                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14918306                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           95                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            97                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7371000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7371000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     14918392                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14918403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77589.473684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75989.690722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4740500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4740500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84651.785714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84651.785714                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926116782219000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004645                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14918364                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                58                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          257213.172414                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004479                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29836864                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29836864                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926116782219000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926116782219000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926116782219000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926116782219000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926116782219000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926116782219000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926116782219000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12185242                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12185242                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12185242                       # number of overall hits
system.cpu.dcache.overall_hits::total        12185242                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1598760                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1598762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1598760                       # number of overall misses
system.cpu.dcache.overall_misses::total       1598762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 103532850496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 103532850496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 103532850496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 103532850496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13784002                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13784004                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13784002                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13784004                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.115987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.115987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.115987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.115987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64758.219180                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64758.138169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64758.219180                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64758.138169                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10903894                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1724                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            316868                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              54                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.411471                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    31.925926                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       530820                       # number of writebacks
system.cpu.dcache.writebacks::total            530820                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       299671                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       299671                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       299671                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       299671                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1299089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1299089                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299089                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  89960289996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  89960289996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  89960289996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  89960289996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.094246                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094246                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.094246                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094246                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69248.750467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69248.750467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69248.750467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69248.750467                       # average overall mshr miss latency
system.cpu.dcache.replacements                1298067                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10184650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10184650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1113624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1113626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  57911223500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  57911223500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11298274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11298276                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.098566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.098566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 52002.492313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52002.398920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       299664                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       299664                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  44823892000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44823892000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.072043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55068.912477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55068.912477                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000592                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000592                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  45621626996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45621626996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195169                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195169                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 94038.840647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94038.840647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  45136397996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45136397996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 93039.991417                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93039.991417                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926116782219000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.085290                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13484333                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1299091                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.379822                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.085290                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28867099                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28867099                       # Number of data accesses

---------- End Simulation Statistics   ----------
