// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19
);


output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
input  [15:0] data_16_V_read;
input  [15:0] data_17_V_read;
input  [15:0] data_18_V_read;
input  [15:0] data_19_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;

wire   [0:0] icmp_ln1494_fu_184_p2;
wire   [14:0] trunc_ln81_fu_190_p1;
wire   [14:0] select_ln81_fu_194_p3;
wire   [0:0] icmp_ln1494_1_fu_206_p2;
wire   [14:0] trunc_ln81_10_fu_212_p1;
wire   [14:0] select_ln81_10_fu_216_p3;
wire   [0:0] icmp_ln1494_2_fu_228_p2;
wire   [14:0] trunc_ln81_11_fu_234_p1;
wire   [14:0] select_ln81_11_fu_238_p3;
wire   [0:0] icmp_ln1494_3_fu_250_p2;
wire   [14:0] trunc_ln81_12_fu_256_p1;
wire   [14:0] select_ln81_12_fu_260_p3;
wire   [0:0] icmp_ln1494_4_fu_272_p2;
wire   [14:0] trunc_ln81_13_fu_278_p1;
wire   [14:0] select_ln81_13_fu_282_p3;
wire   [0:0] icmp_ln1494_5_fu_294_p2;
wire   [14:0] trunc_ln81_14_fu_300_p1;
wire   [14:0] select_ln81_14_fu_304_p3;
wire   [0:0] icmp_ln1494_6_fu_316_p2;
wire   [14:0] trunc_ln81_15_fu_322_p1;
wire   [14:0] select_ln81_15_fu_326_p3;
wire   [0:0] icmp_ln1494_7_fu_338_p2;
wire   [14:0] trunc_ln81_16_fu_344_p1;
wire   [14:0] select_ln81_16_fu_348_p3;
wire   [0:0] icmp_ln1494_8_fu_360_p2;
wire   [14:0] trunc_ln81_17_fu_366_p1;
wire   [14:0] select_ln81_17_fu_370_p3;
wire   [0:0] icmp_ln1494_9_fu_382_p2;
wire   [14:0] trunc_ln81_18_fu_388_p1;
wire   [14:0] select_ln81_18_fu_392_p3;
wire   [0:0] icmp_ln1494_10_fu_404_p2;
wire   [14:0] trunc_ln81_19_fu_410_p1;
wire   [14:0] select_ln81_19_fu_414_p3;
wire   [0:0] icmp_ln1494_11_fu_426_p2;
wire   [14:0] trunc_ln81_20_fu_432_p1;
wire   [14:0] select_ln81_20_fu_436_p3;
wire   [0:0] icmp_ln1494_12_fu_448_p2;
wire   [14:0] trunc_ln81_21_fu_454_p1;
wire   [14:0] select_ln81_21_fu_458_p3;
wire   [0:0] icmp_ln1494_13_fu_470_p2;
wire   [14:0] trunc_ln81_22_fu_476_p1;
wire   [14:0] select_ln81_22_fu_480_p3;
wire   [0:0] icmp_ln1494_14_fu_492_p2;
wire   [14:0] trunc_ln81_23_fu_498_p1;
wire   [14:0] select_ln81_23_fu_502_p3;
wire   [0:0] icmp_ln1494_15_fu_514_p2;
wire   [14:0] trunc_ln81_24_fu_520_p1;
wire   [14:0] select_ln81_24_fu_524_p3;
wire   [0:0] icmp_ln1494_16_fu_536_p2;
wire   [14:0] trunc_ln81_25_fu_542_p1;
wire   [14:0] select_ln81_25_fu_546_p3;
wire   [0:0] icmp_ln1494_17_fu_558_p2;
wire   [14:0] trunc_ln81_26_fu_564_p1;
wire   [14:0] select_ln81_26_fu_568_p3;
wire   [0:0] icmp_ln1494_18_fu_580_p2;
wire   [14:0] trunc_ln81_27_fu_586_p1;
wire   [14:0] select_ln81_27_fu_590_p3;
wire   [0:0] icmp_ln1494_19_fu_602_p2;
wire   [14:0] trunc_ln81_28_fu_608_p1;
wire   [14:0] select_ln81_28_fu_612_p3;
wire   [15:0] zext_ln81_fu_202_p1;
wire   [15:0] zext_ln81_10_fu_224_p1;
wire   [15:0] zext_ln81_11_fu_246_p1;
wire   [15:0] zext_ln81_12_fu_268_p1;
wire   [15:0] zext_ln81_13_fu_290_p1;
wire   [15:0] zext_ln81_14_fu_312_p1;
wire   [15:0] zext_ln81_15_fu_334_p1;
wire   [15:0] zext_ln81_16_fu_356_p1;
wire   [15:0] zext_ln81_17_fu_378_p1;
wire   [15:0] zext_ln81_18_fu_400_p1;
wire   [15:0] zext_ln81_19_fu_422_p1;
wire   [15:0] zext_ln81_20_fu_444_p1;
wire   [15:0] zext_ln81_21_fu_466_p1;
wire   [15:0] zext_ln81_22_fu_488_p1;
wire   [15:0] zext_ln81_23_fu_510_p1;
wire   [15:0] zext_ln81_24_fu_532_p1;
wire   [15:0] zext_ln81_25_fu_554_p1;
wire   [15:0] zext_ln81_26_fu_576_p1;
wire   [15:0] zext_ln81_27_fu_598_p1;
wire   [15:0] zext_ln81_28_fu_620_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = zext_ln81_fu_202_p1;

assign ap_return_1 = zext_ln81_10_fu_224_p1;

assign ap_return_10 = zext_ln81_19_fu_422_p1;

assign ap_return_11 = zext_ln81_20_fu_444_p1;

assign ap_return_12 = zext_ln81_21_fu_466_p1;

assign ap_return_13 = zext_ln81_22_fu_488_p1;

assign ap_return_14 = zext_ln81_23_fu_510_p1;

assign ap_return_15 = zext_ln81_24_fu_532_p1;

assign ap_return_16 = zext_ln81_25_fu_554_p1;

assign ap_return_17 = zext_ln81_26_fu_576_p1;

assign ap_return_18 = zext_ln81_27_fu_598_p1;

assign ap_return_19 = zext_ln81_28_fu_620_p1;

assign ap_return_2 = zext_ln81_11_fu_246_p1;

assign ap_return_3 = zext_ln81_12_fu_268_p1;

assign ap_return_4 = zext_ln81_13_fu_290_p1;

assign ap_return_5 = zext_ln81_14_fu_312_p1;

assign ap_return_6 = zext_ln81_15_fu_334_p1;

assign ap_return_7 = zext_ln81_16_fu_356_p1;

assign ap_return_8 = zext_ln81_17_fu_378_p1;

assign ap_return_9 = zext_ln81_18_fu_400_p1;

assign icmp_ln1494_10_fu_404_p2 = (($signed(data_10_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_426_p2 = (($signed(data_11_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_448_p2 = (($signed(data_12_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_470_p2 = (($signed(data_13_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_492_p2 = (($signed(data_14_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_514_p2 = (($signed(data_15_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_16_fu_536_p2 = (($signed(data_16_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_558_p2 = (($signed(data_17_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_18_fu_580_p2 = (($signed(data_18_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_19_fu_602_p2 = (($signed(data_19_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_206_p2 = (($signed(data_1_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_228_p2 = (($signed(data_2_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_250_p2 = (($signed(data_3_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_272_p2 = (($signed(data_4_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_294_p2 = (($signed(data_5_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_316_p2 = (($signed(data_6_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_338_p2 = (($signed(data_7_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_360_p2 = (($signed(data_8_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_382_p2 = (($signed(data_9_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_184_p2 = (($signed(data_0_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign select_ln81_10_fu_216_p3 = ((icmp_ln1494_1_fu_206_p2[0:0] === 1'b1) ? trunc_ln81_10_fu_212_p1 : 15'd0);

assign select_ln81_11_fu_238_p3 = ((icmp_ln1494_2_fu_228_p2[0:0] === 1'b1) ? trunc_ln81_11_fu_234_p1 : 15'd0);

assign select_ln81_12_fu_260_p3 = ((icmp_ln1494_3_fu_250_p2[0:0] === 1'b1) ? trunc_ln81_12_fu_256_p1 : 15'd0);

assign select_ln81_13_fu_282_p3 = ((icmp_ln1494_4_fu_272_p2[0:0] === 1'b1) ? trunc_ln81_13_fu_278_p1 : 15'd0);

assign select_ln81_14_fu_304_p3 = ((icmp_ln1494_5_fu_294_p2[0:0] === 1'b1) ? trunc_ln81_14_fu_300_p1 : 15'd0);

assign select_ln81_15_fu_326_p3 = ((icmp_ln1494_6_fu_316_p2[0:0] === 1'b1) ? trunc_ln81_15_fu_322_p1 : 15'd0);

assign select_ln81_16_fu_348_p3 = ((icmp_ln1494_7_fu_338_p2[0:0] === 1'b1) ? trunc_ln81_16_fu_344_p1 : 15'd0);

assign select_ln81_17_fu_370_p3 = ((icmp_ln1494_8_fu_360_p2[0:0] === 1'b1) ? trunc_ln81_17_fu_366_p1 : 15'd0);

assign select_ln81_18_fu_392_p3 = ((icmp_ln1494_9_fu_382_p2[0:0] === 1'b1) ? trunc_ln81_18_fu_388_p1 : 15'd0);

assign select_ln81_19_fu_414_p3 = ((icmp_ln1494_10_fu_404_p2[0:0] === 1'b1) ? trunc_ln81_19_fu_410_p1 : 15'd0);

assign select_ln81_20_fu_436_p3 = ((icmp_ln1494_11_fu_426_p2[0:0] === 1'b1) ? trunc_ln81_20_fu_432_p1 : 15'd0);

assign select_ln81_21_fu_458_p3 = ((icmp_ln1494_12_fu_448_p2[0:0] === 1'b1) ? trunc_ln81_21_fu_454_p1 : 15'd0);

assign select_ln81_22_fu_480_p3 = ((icmp_ln1494_13_fu_470_p2[0:0] === 1'b1) ? trunc_ln81_22_fu_476_p1 : 15'd0);

assign select_ln81_23_fu_502_p3 = ((icmp_ln1494_14_fu_492_p2[0:0] === 1'b1) ? trunc_ln81_23_fu_498_p1 : 15'd0);

assign select_ln81_24_fu_524_p3 = ((icmp_ln1494_15_fu_514_p2[0:0] === 1'b1) ? trunc_ln81_24_fu_520_p1 : 15'd0);

assign select_ln81_25_fu_546_p3 = ((icmp_ln1494_16_fu_536_p2[0:0] === 1'b1) ? trunc_ln81_25_fu_542_p1 : 15'd0);

assign select_ln81_26_fu_568_p3 = ((icmp_ln1494_17_fu_558_p2[0:0] === 1'b1) ? trunc_ln81_26_fu_564_p1 : 15'd0);

assign select_ln81_27_fu_590_p3 = ((icmp_ln1494_18_fu_580_p2[0:0] === 1'b1) ? trunc_ln81_27_fu_586_p1 : 15'd0);

assign select_ln81_28_fu_612_p3 = ((icmp_ln1494_19_fu_602_p2[0:0] === 1'b1) ? trunc_ln81_28_fu_608_p1 : 15'd0);

assign select_ln81_fu_194_p3 = ((icmp_ln1494_fu_184_p2[0:0] === 1'b1) ? trunc_ln81_fu_190_p1 : 15'd0);

assign trunc_ln81_10_fu_212_p1 = data_1_V_read[14:0];

assign trunc_ln81_11_fu_234_p1 = data_2_V_read[14:0];

assign trunc_ln81_12_fu_256_p1 = data_3_V_read[14:0];

assign trunc_ln81_13_fu_278_p1 = data_4_V_read[14:0];

assign trunc_ln81_14_fu_300_p1 = data_5_V_read[14:0];

assign trunc_ln81_15_fu_322_p1 = data_6_V_read[14:0];

assign trunc_ln81_16_fu_344_p1 = data_7_V_read[14:0];

assign trunc_ln81_17_fu_366_p1 = data_8_V_read[14:0];

assign trunc_ln81_18_fu_388_p1 = data_9_V_read[14:0];

assign trunc_ln81_19_fu_410_p1 = data_10_V_read[14:0];

assign trunc_ln81_20_fu_432_p1 = data_11_V_read[14:0];

assign trunc_ln81_21_fu_454_p1 = data_12_V_read[14:0];

assign trunc_ln81_22_fu_476_p1 = data_13_V_read[14:0];

assign trunc_ln81_23_fu_498_p1 = data_14_V_read[14:0];

assign trunc_ln81_24_fu_520_p1 = data_15_V_read[14:0];

assign trunc_ln81_25_fu_542_p1 = data_16_V_read[14:0];

assign trunc_ln81_26_fu_564_p1 = data_17_V_read[14:0];

assign trunc_ln81_27_fu_586_p1 = data_18_V_read[14:0];

assign trunc_ln81_28_fu_608_p1 = data_19_V_read[14:0];

assign trunc_ln81_fu_190_p1 = data_0_V_read[14:0];

assign zext_ln81_10_fu_224_p1 = select_ln81_10_fu_216_p3;

assign zext_ln81_11_fu_246_p1 = select_ln81_11_fu_238_p3;

assign zext_ln81_12_fu_268_p1 = select_ln81_12_fu_260_p3;

assign zext_ln81_13_fu_290_p1 = select_ln81_13_fu_282_p3;

assign zext_ln81_14_fu_312_p1 = select_ln81_14_fu_304_p3;

assign zext_ln81_15_fu_334_p1 = select_ln81_15_fu_326_p3;

assign zext_ln81_16_fu_356_p1 = select_ln81_16_fu_348_p3;

assign zext_ln81_17_fu_378_p1 = select_ln81_17_fu_370_p3;

assign zext_ln81_18_fu_400_p1 = select_ln81_18_fu_392_p3;

assign zext_ln81_19_fu_422_p1 = select_ln81_19_fu_414_p3;

assign zext_ln81_20_fu_444_p1 = select_ln81_20_fu_436_p3;

assign zext_ln81_21_fu_466_p1 = select_ln81_21_fu_458_p3;

assign zext_ln81_22_fu_488_p1 = select_ln81_22_fu_480_p3;

assign zext_ln81_23_fu_510_p1 = select_ln81_23_fu_502_p3;

assign zext_ln81_24_fu_532_p1 = select_ln81_24_fu_524_p3;

assign zext_ln81_25_fu_554_p1 = select_ln81_25_fu_546_p3;

assign zext_ln81_26_fu_576_p1 = select_ln81_26_fu_568_p3;

assign zext_ln81_27_fu_598_p1 = select_ln81_27_fu_590_p3;

assign zext_ln81_28_fu_620_p1 = select_ln81_28_fu_612_p3;

assign zext_ln81_fu_202_p1 = select_ln81_fu_194_p3;

endmodule //relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config7_s
