Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 440cd793356043aa8506296e9eb92ed7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'div_i' [/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/riscv_unit.sv:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'char_map_we_i' [/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/vga_sb_ctrl.sv:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'col_map_we_i' [/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/vga_sb_ctrl.sv:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'char_tiff_we_i' [/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/vga_sb_ctrl.sv:56]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'mem_size_o' [/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/riscv_unit.sv:132]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'mem_size_o' [/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/riscv_core.sv:151]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/pin_31_23/Desktop/opcodes/riscv_pkg.sv" Line 11. Module riscv_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pin_31_23/Desktop/opcodes/alu_opcodes_pkg.sv" Line 11. Module alu_opcodes_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pin_31_23/Desktop/opcodes/csr_pkg.sv" Line 11. Module csr_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pin_31_23/Desktop/Made-up modules/PS2Receiver.sv" Line 1. Module PS2Receiver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pin_31_23/Desktop/Made-up modules/PS2Receiver.sv" Line 70. Module debouncer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pin_31_23/Desktop/PPD/PPD.srcs/sources_1/imports/new/alu_riscv.sv" Line 1. Module alu_riscv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.vgachargen_pkg
Compiling package xil_defaultlib.riscv_pkg
Compiling package xil_defaultlib.alu_opcodes_pkg
Compiling package xil_defaultlib.csr_pkg
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.sys_clk_rst_gen
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.ps2_sb_ctrl
Compiling module xil_defaultlib.delay(DATA_WIDTH=32'b01)
Compiling module xil_defaultlib.clk_divider(DIVISOR=32'b0100)
Compiling module xil_defaultlib.timing_generator
Compiling module xil_defaultlib.vga_block(CLK_FACTOR_25M=32'b010...
Compiling module xil_defaultlib.delay(DATA_WIDTH=32'b0111)
Compiling module xil_defaultlib.index_generator
Compiling module xil_defaultlib.true_dual_port_rw_bram(INIT_FILE...
Compiling module xil_defaultlib.single_port_ro_bram(INIT_FILE_NA...
Compiling module xil_defaultlib.true_dual_port_rw_bram(INIT_FILE...
Compiling module xil_defaultlib.delay(DELAY_BY=32'b01)
Compiling module xil_defaultlib.true_dual_port_rw_bram(INIT_FILE...
Compiling module xil_defaultlib.vgachargen
Compiling module xil_defaultlib.vga_sb_ctrl
Compiling module xil_defaultlib.interrupt_controller
Compiling module xil_defaultlib.csr_controller
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.fulladder32
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.riscv_lsu
Compiling module xil_defaultlib.ext_mem
Compiling module xil_defaultlib.riscv_unit
Compiling module xil_defaultlib.tb_riscv_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_unit_behav
