0.6
2019.1
May 24 2019
15:06:07
C:/Users/VICTUS/Desktop/FPGAthi/bodem/bodem.sim/sim_1/behav/xsim/glbl.v,1716786659,verilog,,,,glbl,,,,,,,,
C:/Users/VICTUS/Desktop/FPGAthi/bodem/bodem.srcs/sim_1/new/tb_random_counter.v,1716786659,verilog,,,,tb_random_counter,,,,,,,,
C:/Users/VICTUS/Desktop/FPGAthi/bodem/bodem.srcs/sources_1/new/bodem.v,1751258097,verilog,,C:/Users/VICTUS/Desktop/FPGAthi/bodem/bodem.srcs/sim_1/new/tb_random_counter.v,,random_counter,,,,,,,,
