library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity VHDLstart01 is

Port ( 
	clk : in STD_LOGIC;
	led : out STD_LOGIC);
end VHDLstart01;

architecture Behavioral of VHDLstart01 is
	signal clk_counter : natural range 0 to 25000000 := 0;
	signal blinker : std_logic := '0';
begin

	process(clk)
	begin
		if rising_edge(clk) then clk_counter <= clk_counter + 1; 
			if clk_counter >= 25000000 then
				blinker <= not blinker;
				clk_counter <= 0;
			end if;
		end if;
	end process;
	
	led <= blinker;
	
end Behavioral;