

================================================================
== Vitis HLS Report for 'SpMV_Pipeline_spmv_loop_internal7'
================================================================
* Date:           Tue Jan  7 13:53:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_loop_internal  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [SpMV.cpp:18]   --->   Operation 9 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [SpMV.cpp:22]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln22_15_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln22_15"   --->   Operation 11 'read' 'zext_ln22_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln22_14_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln22_14"   --->   Operation 12 'read' 'zext_ln22_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln22_15_cast = zext i9 %zext_ln22_15_read"   --->   Operation 13 'zext' 'zext_ln22_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln22_14_cast = zext i9 %zext_ln22_14_read"   --->   Operation 14 'zext' 'zext_ln22_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %columnIndexes, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %values, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln22 = store i64 %zext_ln22_14_cast, i64 %j" [SpMV.cpp:22]   --->   Operation 18 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 0, i32 %sum" [SpMV.cpp:18]   --->   Operation 19 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond5.7"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j_3 = load i64 %j" [SpMV.cpp:22]   --->   Operation 21 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.52ns)   --->   "%icmp_ln22 = icmp_ult  i64 %j_3, i64 %zext_ln22_15_cast" [SpMV.cpp:22]   --->   Operation 22 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc20.7.loopexit.exitStub, void %for.inc.7" [SpMV.cpp:22]   --->   Operation 23 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%columnIndexes_addr = getelementptr i5 %columnIndexes, i64 0, i64 %j_3" [SpMV.cpp:27]   --->   Operation 24 'getelementptr' 'columnIndexes_addr' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%column_index = load i7 %columnIndexes_addr" [SpMV.cpp:27]   --->   Operation 25 'load' 'column_index' <Predicate = (icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_2 : Operation 26 [1/1] (3.52ns)   --->   "%add_ln22 = add i64 %j_3, i64 1" [SpMV.cpp:22]   --->   Operation 26 'add' 'add_ln22' <Predicate = (icmp_ln22)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln22 = store i64 %add_ln22, i64 %j" [SpMV.cpp:22]   --->   Operation 27 'store' 'store_ln22' <Predicate = (icmp_ln22)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%values_addr = getelementptr i32 %values, i64 0, i64 %j_3" [SpMV.cpp:25]   --->   Operation 28 'getelementptr' 'values_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (3.25ns)   --->   "%matrix_value = load i7 %values_addr" [SpMV.cpp:25]   --->   Operation 29 'load' 'matrix_value' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 30 [1/2] (2.32ns)   --->   "%column_index = load i7 %columnIndexes_addr" [SpMV.cpp:27]   --->   Operation 30 'load' 'column_index' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %column_index" [SpMV.cpp:29]   --->   Operation 31 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%vector_addr = getelementptr i32 %vector, i64 0, i64 %zext_ln29" [SpMV.cpp:29]   --->   Operation 32 'getelementptr' 'vector_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.32ns)   --->   "%vector_value = load i4 %vector_addr" [SpMV.cpp:29]   --->   Operation 33 'load' 'vector_value' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 34 [1/2] (3.25ns)   --->   "%matrix_value = load i7 %values_addr" [SpMV.cpp:25]   --->   Operation 34 'load' 'matrix_value' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 35 [1/2] (2.32ns)   --->   "%vector_value = load i4 %vector_addr" [SpMV.cpp:29]   --->   Operation 35 'load' 'vector_value' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 36 [2/2] (6.91ns)   --->   "%temp = mul i32 %vector_value, i32 %matrix_value" [SpMV.cpp:31]   --->   Operation 36 'mul' 'temp' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 37 [1/2] (6.91ns)   --->   "%temp = mul i32 %vector_value, i32 %matrix_value" [SpMV.cpp:31]   --->   Operation 37 'mul' 'temp' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%sum_load_3 = load i32 %sum"   --->   Operation 44 'load' 'sum_load_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sum_21_out, i32 %sum_load_3"   --->   Operation 45 'write' 'write_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (!icmp_ln22)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 4.14>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [SpMV.cpp:32]   --->   Operation 38 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [SpMV.cpp:23]   --->   Operation 39 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [SpMV.cpp:22]   --->   Operation 40 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (2.55ns)   --->   "%sum_3 = add i32 %temp, i32 %sum_load" [SpMV.cpp:32]   --->   Operation 41 'add' 'sum_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 %sum_3, i32 %sum" [SpMV.cpp:18]   --->   Operation 42 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.cond5.7" [SpMV.cpp:22]   --->   Operation 43 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 64 bit ('j', SpMV.cpp:22) [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln22', SpMV.cpp:22) of variable 'zext_ln22_14_cast' on local variable 'j', SpMV.cpp:22 [16]  (1.588 ns)

 <State 2>: 5.108ns
The critical path consists of the following:
	'load' operation 64 bit ('j', SpMV.cpp:22) on local variable 'j', SpMV.cpp:22 [20]  (0.000 ns)
	'add' operation 64 bit ('add_ln22', SpMV.cpp:22) [36]  (3.520 ns)
	'store' operation 0 bit ('store_ln22', SpMV.cpp:22) of variable 'add_ln22', SpMV.cpp:22 on local variable 'j', SpMV.cpp:22 [37]  (1.588 ns)

 <State 3>: 4.644ns
The critical path consists of the following:
	'load' operation 5 bit ('column_index', SpMV.cpp:27) on array 'columnIndexes' [30]  (2.322 ns)
	'getelementptr' operation 4 bit ('vector_addr', SpMV.cpp:29) [32]  (0.000 ns)
	'load' operation 32 bit ('vector_value', SpMV.cpp:29) on array 'vector' [33]  (2.322 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('matrix_value', SpMV.cpp:25) on array 'values' [28]  (3.254 ns)

 <State 5>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('temp', SpMV.cpp:31) [34]  (6.912 ns)

 <State 6>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('temp', SpMV.cpp:31) [34]  (6.912 ns)

 <State 7>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_load', SpMV.cpp:32) on local variable 'sum', SpMV.cpp:18 [24]  (0.000 ns)
	'add' operation 32 bit ('sum', SpMV.cpp:32) [35]  (2.552 ns)
	'store' operation 0 bit ('store_ln18', SpMV.cpp:18) of variable 'sum', SpMV.cpp:32 on local variable 'sum', SpMV.cpp:18 [38]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
