Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 16 13:17:54 2022
| Host         : LAPTOP-USRGHIN7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file KentStian_wrapper_control_sets_placed.rpt
| Design       : KentStian_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    50 |
|    Minimum number of control sets                        |    50 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    50 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     3 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             351 |          103 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              93 |           29 |
| Yes          | No                    | No                     |             786 |          202 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             129 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                          Enable Signal                                                                          |                                                                                   Set/Reset Signal                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                               |                1 |              1 |         1.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | KentStian_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                        |                1 |              4 |         4.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                 |                1 |              4 |         4.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                     |                2 |              4 |         2.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                               |                2 |              4 |         2.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/control_s_axi_U/waddr                                                                                                                      |                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                |                2 |              5 |         2.50 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                |                2 |              5 |         2.50 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | KentStian_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                  |                1 |              6 |         6.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                          |                3 |              8 |         2.67 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89/flow_control_loop_pipe_sequential_init_U/E[0]                                                       |                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/control_s_axi_U/int_input_r                                                                                                                |                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/ap_CS_fsm_state1                                                                                                                           |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/ap_CS_fsm_reg_n_0_[22]                                                                                                                     | KentStian_i/fir_0/U0/control_s_axi_U/SR[0]                                                                                                                                           |                3 |              8 |         2.67 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/control_s_axi_U/ar_hs                                                                                                                      |                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/ap_CS_fsm_state22                                                                                                                          |                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                |                5 |             10 |         2.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/uitofp_32ns_32_6_no_dsp_1_U7/ce_r                                                                                                          | KentStian_i/fir_0/U0/uitofp_32ns_32_6_no_dsp_1_U7/ce_r                                                                                                                               |                3 |             15 |         5.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                                                      |                6 |             17 |         2.83 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                                                      |                8 |             20 |         2.50 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0      |                7 |             22 |         3.14 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/uitofp_32ns_32_6_no_dsp_1_U7/ce_r                                                                                                          | KentStian_i/fir_0/U0/sitofp_32ns_32_6_no_dsp_1_U8/fir_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0           |                7 |             22 |         3.14 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                      |                5 |             22 |         4.40 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                      |                4 |             22 |         5.50 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/uitofp_32ns_32_6_no_dsp_1_U7/ce_r                                                                                                          | KentStian_i/fir_0/U0/uitofp_32ns_32_6_no_dsp_1_U7/fir_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 |                4 |             23 |         5.75 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                      |                7 |             28 |         4.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                      |                5 |             28 |         5.60 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                      |                5 |             28 |         5.60 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                      |                7 |             28 |         4.00 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/ap_CS_fsm_state21                                                                                                                          |                                                                                                                                                                                      |               11 |             31 |         2.82 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/ap_CS_fsm_state16                                                                                                                          |                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89/acc_fu_40_0                                                                                         | KentStian_i/fir_0/U0/grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                       |                9 |             32 |         3.56 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89/ap_CS_fsm_pp0_stage4                                                                                |                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89/mul_reg_1690                                                                                        |                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89/shift_reg_10                                                                                        |                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/ap_CS_fsm_state11                                                                                                                          |                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | KentStian_i/fir_0/U0/control_s_axi_U/SR[0]                                                                                                                                           |               13 |             49 |         3.77 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/ap_CS_fsm_state7                                                                                                                           |                                                                                                                                                                                      |               15 |             64 |         4.27 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 | KentStian_i/fir_0/U0/uitofp_32ns_32_6_no_dsp_1_U7/ce_r                                                                                                          |                                                                                                                                                                                      |               59 |            231 |         3.92 |
|  KentStian_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 |                                                                                                                                                                                      |              104 |            352 |         3.38 |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


