# Microsemi Physical design constraints file

# Version: v11.8 SP3 11.8.3.6

# Design Name: ACKFIFO 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S025 , Package: 325 FCSBGA , Speed grade: STD 

# Date generated: Wed Jun 20 15:36:46 2018 


#
# IO banks setting
#

set_iobank Bank0 -vcci 1.80 -fixed no

#
# Local clock constraints
#


#
# Region constraints
#


#
# I/O constraints
#

set_io AEMPTY -DIRECTION OUTPUT -pinname A2 -fixed yes

#
# Core cell constraints
#

