0.6
2019.2
Nov  6 2019
21:57:16
C:/Design_projects/PR_VER/LAB_2_BUS/CRC8/CRC8.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Design_projects/PR_VER/LAB_2_BUS/CRC8/rtl/crc8.sv,1685448709,systemVerilog,,C:/Design_projects/PR_VER/LAB_2_BUS/CRC8/rtl/wrapper_crc8.sv,,crc8,,,,,,,,
C:/Design_projects/PR_VER/LAB_2_BUS/CRC8/rtl/wrapper_crc8.sv,1685448720,systemVerilog,,C:/Design_projects/PR_VER/LAB_2_BUS/CRC8/tb/src8_tb.sv,,wrapper_crc8,,,,,,,,
C:/Design_projects/PR_VER/LAB_2_BUS/CRC8/tb/src8_tb.sv,1685449472,systemVerilog,,,,src8_tb,,,,,,,,
