// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( 
    a, 
    b, 
    out );

// design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assing the OR of a and b to out

or_gate( 
    a, 
    b, 
    out );


// design a module that implements an XOR gate

module xor_gate( 
    input a, 
    input b, 
    output out );

    // assing the XOR of a and b to out

xor_gate( 
    a, 
    b, 
    out );


// Design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    endmodule
