library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;

package components is
------------ full adder ---------------
component fulladd IS
	PORT ( Cin, x, y : IN STD_LOGIC;
		s, Cout : OUT STD_LOGIC );
END component;

------------- n stage ripple carry adder -------------------
component ripple_carry IS
	PORT ( Cin: IN STD_LOGIC;
			x,y : IN STD_LOGIC_VECTOR(3 downto 0);
			s : OUT STD_LOGIC_VECTOR(3 downto 0);
			Cout : OUT STD_LOGIC );
END component;

--------- multiplexer -----------------------
component mux2to1 IS
	generic(n : integer := 4);
	PORT ( s : IN std_logic;
			a, b : in std_logic_vector((n-1) downto 0);
			f : OUT std_logic_vector((n-1) downto 0));
END component;

component signal_mux2to1 IS
	PORT ( s : IN std_logic;
			a, b : in std_logic;
			f : OUT std_logic);
END component;

component twobit_mux2to1 IS
	generic(n : integer := 2);
	PORT ( s : IN std_logic;
			a, b : in std_logic_vector((n-1) downto 0);
			f : OUT std_logic_vector((n-1) downto 0));
END component;

component mux4to1 IS
	generic  (n : integer:= 4);
	PORT ( w0, w1, w2, w3 : IN STD_LOGIC_VECTOR((n-1) downto 0);
		s : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		f : OUT STD_LOGIC_VECTOR((n-1) downto 0));
END component;

---------------- decoders -------------------------
component dec2to4 IS
	PORT ( w : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
			En : IN STD_LOGIC;
			y : OUT STD_LOGIC_VECTOR(3 downto 0));
END component;

component dec4to16 IS
	PORT (w : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
			En : IN STD_LOGIC;
			y : OUT STD_LOGIC_VECTOR(15 downto 0));
END component;

------------- n stage tri-state buffer ------------------------
component trin IS
	GENERIC (N : INTEGER := 8);
	PORT (X : IN STD_LOGIC_VECTOR((N-1) DOWNTO 0);
			E : IN STD_LOGIC;
			F : OUT STD_LOGIC_VECTOR((N-1) DOWNTO 0));
END component;

------------ n bit register -----------------------
component regN is
	generic(N: integer:= 32);
	port (clock : in std_logic;
	  D : in std_logic_vector(N-1 downto 0);
	  Q : out std_logic_vector(N-1 downto 0));
end component;

------------ 1 bit register ------------------------
component reg1 is
	port (clock, reset : in std_logic;
			D: in std_logic;
			Q: out std_logic);
end component;

-------------- instruction memeory --------------------------
component instruction_memory is
	port(clock, reset : in std_logic;
			input : in std_logic_vector(3 downto 0);
			output : out std_logic_vector(31 downto 0));
end component;

--------------- register file -------------------------------
component register_file is
	port(clock, reset, RegWrite : in std_logic;
			read_port1, read_port2, write_port, write_value : in std_logic_vector(3 downto 0);
			value1, value2 : out std_logic_vector(3 downto 0));
end component;

------------- instrcution decode ----------------------------
component instruction_decode is
	port(instr : in std_logic_vector(31 downto 0);
			MemWrite, MemRead, RegWrite, add_sub, ALUSrc, RegDst, MemtoReg, Branch, Jump : out std_logic;
			read_p1, read_p2, write_p, sign_ex : out std_logic_vector(3 downto 0);
			ALUOP: out std_logic_vector(1 downto 0));
end component;

-----------------AND_Gate-----------------------------------
component AND_Gate is
	port(x,y : in std_logic_vector (3 downto 0);
			s : out std_logic_vector (3 downto 0));
end component;

--------------------OR_Gate----------------------------------
component OR_Gate is 
	port(x,y : in std_logic_vector (3 downto 0);
			s : out std_logic_vector (3 downto 0));
end component;

-------------------- ALU ------------------------------------
component ALU is
	port(add_sub : in std_logic;
	     x, y : in std_logic_vector(3 downto 0);
		  ALUOP : in std_logic_vector(1 downto 0);
		  s : out std_logic_vector(3 downto 0);
		  ZERO2 : out std_logic);
end component;

------------------Data Memory--------------------------------
component data_memory is
	port(clock, reset, MemWrite : in std_logic;
		  read_port1, write_port, write_value : in std_logic_vector(3 downto 0);
		  value1 : out std_logic_vector(3 downto 0));		  
end component;

----------------Forwarding Unit------------------------------
component fwd_unit is
	port(ex_rt, ex_rs, mem_rd, wb_rd: in std_logic_vector(3 downto 0);
			 exmem_regwrite, memwb_regwrite: in std_logic;
			 fwd_a_top, fwd_b_bot: out std_logic_vector(1 downto 0));
end component;

------------Hazard Detection Unit----------------------------
component hzd_unit is
	port(ex_rd, id_rs, id_rt: in std_logic_vector(3 downto 0);
		  idex_memread, idex_regwrite : in std_logic;
		  IFID_Write, MUX_Ctrl, PC_Write : out std_logic);
end component;

end components;