<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  8103, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 22706, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  7179, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  6975, user inline pragmas are applied</column>
            <column name="">(4) simplification,  6886, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  3585, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  2940, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  2940, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  3011, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  2903, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  2903, loop and instruction simplification</column>
            <column name="">(2) parallelization,  2903, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  2903, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  2903, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  2909, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  2924, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="myproject" col1="myproject.cpp:6" col2="8103" col3="6886" col4="2903" col5="2903" col6="2924">
                    <row id="5" col0="concatenate1d&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config3&gt;" col1="nnet_merge.h:115" col2="32" col3="134" col4="71" col5="69" col6="70"/>
                    <row id="2" col0="concatenate1d&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config7&gt;" col1="nnet_merge.h:115" col2="32" col3="138" col4="72" col5="37" col6="38"/>
                    <row id="37" col0="concatenate1d&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config8&gt;" col1="nnet_merge.h:115" col2="32" col3="6" col4="7" col5="5" col6="6"/>
                    <row id="10" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config9&gt;" col1="nnet_dense.h:36" col2="605" col3="" col4="" col5="" col6="">
                        <row id="33" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config9&gt;" col1="nnet_dense_latency.h:13" col2="603" col3="" col4="" col5="" col6="">
                            <row id="22" col0="product" col1="nnet_mult.h:70" col2="141" col3="" col4="" col5="" col6=""/>
                            <row id="26" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config9&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="34" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config11&gt;" col1="nnet_dense.h:36" col2="605" col3="" col4="" col5="" col6="">
                        <row id="17" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config11&gt;" col1="nnet_dense_latency.h:13" col2="603" col3="" col4="" col5="" col6="">
                            <row id="22" col0="product" col1="nnet_mult.h:70" col2="141" col3="" col4="" col5="" col6=""/>
                            <row id="30" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config11&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="35" col0="relu&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, relu_config13&gt;" col1="nnet_activation.h:39" col2="819" col3="342" col4="353" col5="345" col6="346"/>
                    <row id="1" col0="relu&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, relu_config14&gt;" col1="nnet_activation.h:39" col2="819" col3="84" col4="89" col5="87" col6="88"/>
                    <row id="12" col0="concatenate1d&lt;ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config15&gt;" col1="nnet_merge.h:115" col2="164" col3="58" col4="41" col5="31" col6="32"/>
                    <row id="31" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config16&gt;" col1="nnet_dense.h:36" col2="605" col3="" col4="" col5="" col6="">
                        <row id="32" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config16&gt;" col1="nnet_dense_latency.h:13" col2="603" col3="" col4="" col5="" col6="">
                            <row id="22" col0="product" col1="nnet_mult.h:70" col2="141" col3="" col4="" col5="" col6=""/>
                            <row id="13" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config16&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="21" col0="relu&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, relu_config18&gt;" col1="nnet_activation.h:39" col2="819" col3="170" col4="177" col5="173" col6="174"/>
                    <row id="16" col0="dense&lt;ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config19&gt;" col1="nnet_dense.h:36" col2="605" col3="" col4="" col5="" col6="">
                        <row id="29" col0="dense_latency&lt;ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config19&gt;" col1="nnet_dense_latency.h:13" col2="603" col3="" col4="" col5="" col6="">
                            <row id="22" col0="product" col1="nnet_mult.h:70" col2="141" col3="" col4="" col5="" col6=""/>
                            <row id="23" col0="cast&lt;ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config19&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="25" col0="relu&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, relu_config21&gt;" col1="nnet_activation.h:39" col2="819" col3="170" col4="177" col5="173" col6="174"/>
                    <row id="9" col0="dense&lt;ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config22&gt;" col1="nnet_dense.h:36" col2="605" col3="" col4="" col5="" col6="">
                        <row id="20" col0="dense_latency&lt;ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config22&gt;" col1="nnet_dense_latency.h:13" col2="603" col3="" col4="" col5="" col6="">
                            <row id="22" col0="product" col1="nnet_mult.h:70" col2="141" col3="" col4="" col5="" col6=""/>
                            <row id="27" col0="cast&lt;ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config22&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="7" col0="hard_tanh&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;8, 1, AP_RND_CONV, AP_SAT, 0&gt;, hard_tanh_config24&gt;" col1="nnet_activation.h:462" col2="1411" col3="" col4="" col5="" col6=""/>
                    <row id="33" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config9&gt;" col1="nnet_dense_latency.h:13" col2="" col3="4559" col4="1341" col5="1306" col6="1307"/>
                    <row id="17" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config11&gt;" col1="nnet_dense_latency.h:13" col2="" col3="76" col4="25" col5="23" col6="24"/>
                    <row id="32" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config16&gt;" col1="nnet_dense_latency.h:13" col2="" col3="699" col4="222" col5="212" col6="213"/>
                    <row id="29" col0="dense_latency&lt;ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config19&gt;" col1="nnet_dense_latency.h:13" col2="" col3="284" col4="95" col5="91" col6="92"/>
                    <row id="20" col0="dense_latency&lt;ap_ufixed&lt;8, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config22&gt;" col1="nnet_dense_latency.h:13" col2="" col3="42" col4="35" col5="31" col6="32"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

