// Seed: 1481678395
module module_0;
  wire id_1;
  logic id_2, id_3;
  wire id_4 = id_2;
endmodule
module module_1 (
    input  wand id_0,
    input  tri  id_1,
    input  wand id_2,
    output tri1 id_3,
    input  tri1 id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_20 = 32'd34
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    module_2,
    id_23
);
  output wire id_23;
  xnor primCall (id_1, id_10, id_14, id_15, id_18, id_19, id_21, id_3, id_4, id_5);
  output wire id_22;
  input wire id_21;
  input wire _id_20;
  input wire id_19;
  inout wire id_18;
  output supply1 id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  module_0 modCall_1 ();
  output wire id_11;
  input logic [7:0] id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  generate
    assign id_17 = 1 ? 1 : id_14 - id_10[id_20];
  endgenerate
endmodule
