// Seed: 763657689
module module_0 (
    input  wor   id_0,
    output logic id_1
);
  always id_1 <= id_0;
  reg id_3, id_4, id_5, id_6;
  logic id_7;
  for (genvar id_8 = -1; -1; id_6 = -1) assign id_6 = id_8;
  wire [-1 : 1] id_9, id_10, id_11;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    input  tri1  id_2
);
  logic id_4, id_5;
  logic id_6;
  ;
  logic id_7;
  ;
  logic id_8;
  initial if (1) id_1 = id_6;
  wire id_9, id_10;
  always disable id_11;
  localparam id_12 = 1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  wire id_13, id_14;
endmodule
