Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Fri Oct  3 16:46:23 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing -max_paths 10 -file ./report/activation_accelerator_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.878ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 0.462ns (6.931%)  route 6.204ns (93.069%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ap_clk
    SLICE_X49Y117        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/Q
                         net (fo=160, routed)         2.544     2.699    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/p_1_in
    SLICE_X28Y19         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     2.885 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_116/O
                         net (fo=1, routed)           0.029     2.914    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_2_3[15]
    SLICE_X28Y19         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.106     3.020 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_34/O
                         net (fo=1, routed)           0.517     3.537    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_3_1[15]
    SLICE_X28Y42         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     3.593 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_8/O
                         net (fo=32, routed)          3.113     6.707    bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/DINBDIN[15]
    RAMB18_X2Y73         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ap_clk
    RAMB18_X2Y73         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X2Y73         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[15])
                                                     -0.428     9.585    bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             2.878ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 0.462ns (6.931%)  route 6.204ns (93.069%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ap_clk
    SLICE_X49Y117        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/Q
                         net (fo=160, routed)         2.544     2.699    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/p_1_in
    SLICE_X28Y19         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     2.885 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_116/O
                         net (fo=1, routed)           0.029     2.914    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_2_3[15]
    SLICE_X28Y19         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.106     3.020 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_34/O
                         net (fo=1, routed)           0.517     3.537    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_3_1[15]
    SLICE_X28Y42         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     3.593 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_8/O
                         net (fo=32, routed)          3.113     6.707    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/DINBDIN[15]
    RAMB18_X2Y75         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ap_clk
    RAMB18_X2Y75         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X2Y75         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[15])
                                                     -0.428     9.585    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0/DINBDIN[3]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.791ns (27.168%)  route 4.801ns (72.832%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.104     0.104    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ap_clk
    RAMB18_X2Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y7          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[3])
                                                      1.317     1.421 r  bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/DOUTADOUT[3]
                         net (fo=1, routed)           1.242     2.663    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_34_6[3]
    SLICE_X27Y18         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.227     2.890 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_211/O
                         net (fo=1, routed)           0.015     2.905    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_2_2[3]
    SLICE_X27Y18         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.096     3.001 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_82/O
                         net (fo=1, routed)           0.425     3.426    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_3_1[3]
    SLICE_X27Y40         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.151     3.577 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_20/O
                         net (fo=32, routed)          3.119     6.696    bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/DINBDIN[3]
    RAMB18_X2Y76         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0/DINBDIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ap_clk
    RAMB18_X2Y76         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X2Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[3])
                                                     -0.407     9.607    bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.462ns (7.032%)  route 6.108ns (92.968%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ap_clk
    SLICE_X49Y117        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/Q
                         net (fo=160, routed)         2.544     2.699    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/p_1_in
    SLICE_X28Y19         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     2.885 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_116/O
                         net (fo=1, routed)           0.029     2.914    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_2_3[15]
    SLICE_X28Y19         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.106     3.020 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_34/O
                         net (fo=1, routed)           0.517     3.537    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_3_1[15]
    SLICE_X28Y42         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     3.593 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_8/O
                         net (fo=32, routed)          3.017     6.611    bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/DINBDIN[15]
    RAMB18_X2Y72         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ap_clk
    RAMB18_X2Y72         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X2Y72         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[15])
                                                     -0.489     9.525    bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/DINBDIN[3]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 1.791ns (27.588%)  route 4.701ns (72.412%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.104     0.104    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ap_clk
    RAMB18_X2Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y7          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[3])
                                                      1.317     1.421 r  bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/DOUTADOUT[3]
                         net (fo=1, routed)           1.242     2.663    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_34_6[3]
    SLICE_X27Y18         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.227     2.890 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_211/O
                         net (fo=1, routed)           0.015     2.905    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_2_2[3]
    SLICE_X27Y18         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.096     3.001 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_82/O
                         net (fo=1, routed)           0.425     3.426    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_3_1[3]
    SLICE_X27Y40         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.151     3.577 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_20/O
                         net (fo=32, routed)          3.019     6.596    bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/DINBDIN[3]
    RAMB18_X2Y73         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/DINBDIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ap_clk
    RAMB18_X2Y73         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X2Y73         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[3])
                                                     -0.454     9.559    bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_36_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0/DINBDIN[4]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 1.704ns (25.964%)  route 4.859ns (74.036%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.104     0.104    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_36_U/ap_clk
    RAMB18_X2Y5          RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_36_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[4])
                                                      1.300     1.404 r  bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_36_U/ram_reg_bram_0/DOUTADOUT[4]
                         net (fo=1, routed)           1.098     2.502    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_35_2[4]
    SLICE_X27Y14         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     2.728 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_206/O
                         net (fo=1, routed)           0.012     2.740    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_2_1[4]
    SLICE_X27Y14         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.095     2.835 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_79/O
                         net (fo=1, routed)           0.548     3.383    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_3_0[4]
    SLICE_X27Y41         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.083     3.466 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_19/O
                         net (fo=32, routed)          3.201     6.667    bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/DINBDIN[4]
    RAMB18_X2Y76         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ap_clk
    RAMB18_X2Y76         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X2Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[4])
                                                     -0.378     9.636    bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/DINBDIN[3]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 1.791ns (27.620%)  route 4.693ns (72.380%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.104     0.104    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ap_clk
    RAMB18_X2Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y7          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[3])
                                                      1.317     1.421 r  bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/DOUTADOUT[3]
                         net (fo=1, routed)           1.242     2.663    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_34_6[3]
    SLICE_X27Y18         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.227     2.890 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_211/O
                         net (fo=1, routed)           0.015     2.905    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_2_2[3]
    SLICE_X27Y18         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.096     3.001 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_82/O
                         net (fo=1, routed)           0.425     3.426    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_3_1[3]
    SLICE_X27Y40         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.151     3.577 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_20/O
                         net (fo=32, routed)          3.011     6.588    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/DINBDIN[3]
    RAMB18_X2Y75         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/DINBDIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ap_clk
    RAMB18_X2Y75         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X2Y75         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[3])
                                                     -0.454     9.559    bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0/DINBDIN[3]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.791ns (27.459%)  route 4.731ns (72.541%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.104     0.104    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ap_clk
    RAMB18_X2Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y7          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[3])
                                                      1.317     1.421 r  bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/DOUTADOUT[3]
                         net (fo=1, routed)           1.242     2.663    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_34_6[3]
    SLICE_X27Y18         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.227     2.890 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_211/O
                         net (fo=1, routed)           0.015     2.905    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_2_2[3]
    SLICE_X27Y18         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.096     3.001 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_82/O
                         net (fo=1, routed)           0.425     3.426    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_3_1[3]
    SLICE_X27Y40         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.151     3.577 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_20/O
                         net (fo=32, routed)          3.049     6.626    bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/DINBDIN[3]
    RAMB18_X2Y74         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0/DINBDIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ap_clk
    RAMB18_X2Y74         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X2Y74         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[3])
                                                     -0.407     9.607    bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0/DINBDIN[11]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 0.568ns (8.664%)  route 5.988ns (91.336%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ap_clk
    SLICE_X49Y117        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/Q
                         net (fo=160, routed)         2.471     2.626    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/p_1_in
    SLICE_X27Y18         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.221     2.847 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_148/O
                         net (fo=1, routed)           0.015     2.862    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_2_3[11]
    SLICE_X27Y18         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     2.958 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_50/O
                         net (fo=1, routed)           0.473     3.431    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_3_1[11]
    SLICE_X27Y40         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     3.568 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_12/O
                         net (fo=32, routed)          3.029     6.597    bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/DINBDIN[11]
    RAMB18_X2Y74         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0/DINBDIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ap_clk
    RAMB18_X2Y74         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X2Y74         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[11])
                                                     -0.431     9.583    bd_0_i/hls_inst/inst/compute_rows_U0/xt_62_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.583    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_36_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/xt_39_U/ram_reg_bram_0/DINBDIN[6]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 1.701ns (26.167%)  route 4.800ns (73.833%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 10.048 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.104     0.104    bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_36_U/ap_clk
    RAMB18_X2Y5          RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_36_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[6])
                                                      1.301     1.405 r  bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_36_U/ram_reg_bram_0/DOUTADOUT[6]
                         net (fo=1, routed)           1.178     2.583    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_35_2[6]
    SLICE_X27Y14         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.152     2.735 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_190/O
                         net (fo=1, routed)           0.014     2.749    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_2_1[6]
    SLICE_X27Y14         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.096     2.845 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_71/O
                         net (fo=1, routed)           0.451     3.296    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/mux_3_0[6]
    SLICE_X27Y41         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.152     3.448 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_17/O
                         net (fo=32, routed)          3.157     6.605    bd_0_i/hls_inst/inst/compute_rows_U0/xt_39_U/DINBDIN[6]
    RAMB18_X2Y77         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_39_U/ram_reg_bram_0/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15444, unset)        0.048    10.048    bd_0_i/hls_inst/inst/compute_rows_U0/xt_39_U/ap_clk
    RAMB18_X2Y77         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/xt_39_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.048    
                         clock uncertainty           -0.035    10.013    
    RAMB18_X2Y77         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[6])
                                                     -0.412     9.601    bd_0_i/hls_inst/inst/compute_rows_U0/xt_39_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  2.996    




