
nextionDeneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003348  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  080034e8  080034e8  000134e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003574  08003574  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08003574  08003574  00013574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800357c  0800357c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800357c  0800357c  0001357c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003580  08003580  00013580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003584  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  20000074  080035f8  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  080035f8  000200fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000084c0  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001518  00000000  00000000  00028564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006b8  00000000  00000000  00029a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000630  00000000  00000000  0002a138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015d2e  00000000  00000000  0002a768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008546  00000000  00000000  00040496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085b71  00000000  00000000  000489dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ce54d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f3c  00000000  00000000  000ce5a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080034d0 	.word	0x080034d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080034d0 	.word	0x080034d0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2f>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a24:	bf24      	itt	cs
 8000a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a2e:	d90d      	bls.n	8000a4c <__aeabi_d2f+0x30>
 8000a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a44:	bf08      	it	eq
 8000a46:	f020 0001 	biceq.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a50:	d121      	bne.n	8000a96 <__aeabi_d2f+0x7a>
 8000a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a56:	bfbc      	itt	lt
 8000a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	4770      	bxlt	lr
 8000a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a66:	f1c2 0218 	rsb	r2, r2, #24
 8000a6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a72:	fa20 f002 	lsr.w	r0, r0, r2
 8000a76:	bf18      	it	ne
 8000a78:	f040 0001 	orrne.w	r0, r0, #1
 8000a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a88:	ea40 000c 	orr.w	r0, r0, ip
 8000a8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a94:	e7cc      	b.n	8000a30 <__aeabi_d2f+0x14>
 8000a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a9a:	d107      	bne.n	8000aac <__aeabi_d2f+0x90>
 8000a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa0:	bf1e      	ittt	ne
 8000aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aaa:	4770      	bxne	lr
 8000aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_uldivmod>:
 8000abc:	b953      	cbnz	r3, 8000ad4 <__aeabi_uldivmod+0x18>
 8000abe:	b94a      	cbnz	r2, 8000ad4 <__aeabi_uldivmod+0x18>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	bf08      	it	eq
 8000ac4:	2800      	cmpeq	r0, #0
 8000ac6:	bf1c      	itt	ne
 8000ac8:	f04f 31ff 	movne.w	r1, #4294967295
 8000acc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad0:	f000 b974 	b.w	8000dbc <__aeabi_idiv0>
 8000ad4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000adc:	f000 f806 	bl	8000aec <__udivmoddi4>
 8000ae0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae8:	b004      	add	sp, #16
 8000aea:	4770      	bx	lr

08000aec <__udivmoddi4>:
 8000aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af0:	9d08      	ldr	r5, [sp, #32]
 8000af2:	4604      	mov	r4, r0
 8000af4:	468e      	mov	lr, r1
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d14d      	bne.n	8000b96 <__udivmoddi4+0xaa>
 8000afa:	428a      	cmp	r2, r1
 8000afc:	4694      	mov	ip, r2
 8000afe:	d969      	bls.n	8000bd4 <__udivmoddi4+0xe8>
 8000b00:	fab2 f282 	clz	r2, r2
 8000b04:	b152      	cbz	r2, 8000b1c <__udivmoddi4+0x30>
 8000b06:	fa01 f302 	lsl.w	r3, r1, r2
 8000b0a:	f1c2 0120 	rsb	r1, r2, #32
 8000b0e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b12:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b16:	ea41 0e03 	orr.w	lr, r1, r3
 8000b1a:	4094      	lsls	r4, r2
 8000b1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b20:	0c21      	lsrs	r1, r4, #16
 8000b22:	fbbe f6f8 	udiv	r6, lr, r8
 8000b26:	fa1f f78c 	uxth.w	r7, ip
 8000b2a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b2e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b32:	fb06 f107 	mul.w	r1, r6, r7
 8000b36:	4299      	cmp	r1, r3
 8000b38:	d90a      	bls.n	8000b50 <__udivmoddi4+0x64>
 8000b3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b3e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b42:	f080 811f 	bcs.w	8000d84 <__udivmoddi4+0x298>
 8000b46:	4299      	cmp	r1, r3
 8000b48:	f240 811c 	bls.w	8000d84 <__udivmoddi4+0x298>
 8000b4c:	3e02      	subs	r6, #2
 8000b4e:	4463      	add	r3, ip
 8000b50:	1a5b      	subs	r3, r3, r1
 8000b52:	b2a4      	uxth	r4, r4
 8000b54:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b58:	fb08 3310 	mls	r3, r8, r0, r3
 8000b5c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b60:	fb00 f707 	mul.w	r7, r0, r7
 8000b64:	42a7      	cmp	r7, r4
 8000b66:	d90a      	bls.n	8000b7e <__udivmoddi4+0x92>
 8000b68:	eb1c 0404 	adds.w	r4, ip, r4
 8000b6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b70:	f080 810a 	bcs.w	8000d88 <__udivmoddi4+0x29c>
 8000b74:	42a7      	cmp	r7, r4
 8000b76:	f240 8107 	bls.w	8000d88 <__udivmoddi4+0x29c>
 8000b7a:	4464      	add	r4, ip
 8000b7c:	3802      	subs	r0, #2
 8000b7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b82:	1be4      	subs	r4, r4, r7
 8000b84:	2600      	movs	r6, #0
 8000b86:	b11d      	cbz	r5, 8000b90 <__udivmoddi4+0xa4>
 8000b88:	40d4      	lsrs	r4, r2
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b90:	4631      	mov	r1, r6
 8000b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b96:	428b      	cmp	r3, r1
 8000b98:	d909      	bls.n	8000bae <__udivmoddi4+0xc2>
 8000b9a:	2d00      	cmp	r5, #0
 8000b9c:	f000 80ef 	beq.w	8000d7e <__udivmoddi4+0x292>
 8000ba0:	2600      	movs	r6, #0
 8000ba2:	e9c5 0100 	strd	r0, r1, [r5]
 8000ba6:	4630      	mov	r0, r6
 8000ba8:	4631      	mov	r1, r6
 8000baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bae:	fab3 f683 	clz	r6, r3
 8000bb2:	2e00      	cmp	r6, #0
 8000bb4:	d14a      	bne.n	8000c4c <__udivmoddi4+0x160>
 8000bb6:	428b      	cmp	r3, r1
 8000bb8:	d302      	bcc.n	8000bc0 <__udivmoddi4+0xd4>
 8000bba:	4282      	cmp	r2, r0
 8000bbc:	f200 80f9 	bhi.w	8000db2 <__udivmoddi4+0x2c6>
 8000bc0:	1a84      	subs	r4, r0, r2
 8000bc2:	eb61 0303 	sbc.w	r3, r1, r3
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	469e      	mov	lr, r3
 8000bca:	2d00      	cmp	r5, #0
 8000bcc:	d0e0      	beq.n	8000b90 <__udivmoddi4+0xa4>
 8000bce:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bd2:	e7dd      	b.n	8000b90 <__udivmoddi4+0xa4>
 8000bd4:	b902      	cbnz	r2, 8000bd8 <__udivmoddi4+0xec>
 8000bd6:	deff      	udf	#255	; 0xff
 8000bd8:	fab2 f282 	clz	r2, r2
 8000bdc:	2a00      	cmp	r2, #0
 8000bde:	f040 8092 	bne.w	8000d06 <__udivmoddi4+0x21a>
 8000be2:	eba1 010c 	sub.w	r1, r1, ip
 8000be6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bea:	fa1f fe8c 	uxth.w	lr, ip
 8000bee:	2601      	movs	r6, #1
 8000bf0:	0c20      	lsrs	r0, r4, #16
 8000bf2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bf6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bfa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bfe:	fb0e f003 	mul.w	r0, lr, r3
 8000c02:	4288      	cmp	r0, r1
 8000c04:	d908      	bls.n	8000c18 <__udivmoddi4+0x12c>
 8000c06:	eb1c 0101 	adds.w	r1, ip, r1
 8000c0a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x12a>
 8000c10:	4288      	cmp	r0, r1
 8000c12:	f200 80cb 	bhi.w	8000dac <__udivmoddi4+0x2c0>
 8000c16:	4643      	mov	r3, r8
 8000c18:	1a09      	subs	r1, r1, r0
 8000c1a:	b2a4      	uxth	r4, r4
 8000c1c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c20:	fb07 1110 	mls	r1, r7, r0, r1
 8000c24:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c28:	fb0e fe00 	mul.w	lr, lr, r0
 8000c2c:	45a6      	cmp	lr, r4
 8000c2e:	d908      	bls.n	8000c42 <__udivmoddi4+0x156>
 8000c30:	eb1c 0404 	adds.w	r4, ip, r4
 8000c34:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c38:	d202      	bcs.n	8000c40 <__udivmoddi4+0x154>
 8000c3a:	45a6      	cmp	lr, r4
 8000c3c:	f200 80bb 	bhi.w	8000db6 <__udivmoddi4+0x2ca>
 8000c40:	4608      	mov	r0, r1
 8000c42:	eba4 040e 	sub.w	r4, r4, lr
 8000c46:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c4a:	e79c      	b.n	8000b86 <__udivmoddi4+0x9a>
 8000c4c:	f1c6 0720 	rsb	r7, r6, #32
 8000c50:	40b3      	lsls	r3, r6
 8000c52:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c56:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c5a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c5e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c62:	431c      	orrs	r4, r3
 8000c64:	40f9      	lsrs	r1, r7
 8000c66:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c6a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c6e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c72:	0c20      	lsrs	r0, r4, #16
 8000c74:	fa1f fe8c 	uxth.w	lr, ip
 8000c78:	fb09 1118 	mls	r1, r9, r8, r1
 8000c7c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c80:	fb08 f00e 	mul.w	r0, r8, lr
 8000c84:	4288      	cmp	r0, r1
 8000c86:	fa02 f206 	lsl.w	r2, r2, r6
 8000c8a:	d90b      	bls.n	8000ca4 <__udivmoddi4+0x1b8>
 8000c8c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c90:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c94:	f080 8088 	bcs.w	8000da8 <__udivmoddi4+0x2bc>
 8000c98:	4288      	cmp	r0, r1
 8000c9a:	f240 8085 	bls.w	8000da8 <__udivmoddi4+0x2bc>
 8000c9e:	f1a8 0802 	sub.w	r8, r8, #2
 8000ca2:	4461      	add	r1, ip
 8000ca4:	1a09      	subs	r1, r1, r0
 8000ca6:	b2a4      	uxth	r4, r4
 8000ca8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000cac:	fb09 1110 	mls	r1, r9, r0, r1
 8000cb0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000cb4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cb8:	458e      	cmp	lr, r1
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1e2>
 8000cbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000cc0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cc4:	d26c      	bcs.n	8000da0 <__udivmoddi4+0x2b4>
 8000cc6:	458e      	cmp	lr, r1
 8000cc8:	d96a      	bls.n	8000da0 <__udivmoddi4+0x2b4>
 8000cca:	3802      	subs	r0, #2
 8000ccc:	4461      	add	r1, ip
 8000cce:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cd2:	fba0 9402 	umull	r9, r4, r0, r2
 8000cd6:	eba1 010e 	sub.w	r1, r1, lr
 8000cda:	42a1      	cmp	r1, r4
 8000cdc:	46c8      	mov	r8, r9
 8000cde:	46a6      	mov	lr, r4
 8000ce0:	d356      	bcc.n	8000d90 <__udivmoddi4+0x2a4>
 8000ce2:	d053      	beq.n	8000d8c <__udivmoddi4+0x2a0>
 8000ce4:	b15d      	cbz	r5, 8000cfe <__udivmoddi4+0x212>
 8000ce6:	ebb3 0208 	subs.w	r2, r3, r8
 8000cea:	eb61 010e 	sbc.w	r1, r1, lr
 8000cee:	fa01 f707 	lsl.w	r7, r1, r7
 8000cf2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cf6:	40f1      	lsrs	r1, r6
 8000cf8:	431f      	orrs	r7, r3
 8000cfa:	e9c5 7100 	strd	r7, r1, [r5]
 8000cfe:	2600      	movs	r6, #0
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	f1c2 0320 	rsb	r3, r2, #32
 8000d0a:	40d8      	lsrs	r0, r3
 8000d0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d10:	fa21 f303 	lsr.w	r3, r1, r3
 8000d14:	4091      	lsls	r1, r2
 8000d16:	4301      	orrs	r1, r0
 8000d18:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1c:	fa1f fe8c 	uxth.w	lr, ip
 8000d20:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d24:	fb07 3610 	mls	r6, r7, r0, r3
 8000d28:	0c0b      	lsrs	r3, r1, #16
 8000d2a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d2e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d32:	429e      	cmp	r6, r3
 8000d34:	fa04 f402 	lsl.w	r4, r4, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x260>
 8000d3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d42:	d22f      	bcs.n	8000da4 <__udivmoddi4+0x2b8>
 8000d44:	429e      	cmp	r6, r3
 8000d46:	d92d      	bls.n	8000da4 <__udivmoddi4+0x2b8>
 8000d48:	3802      	subs	r0, #2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	b289      	uxth	r1, r1
 8000d50:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d54:	fb07 3316 	mls	r3, r7, r6, r3
 8000d58:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d60:	428b      	cmp	r3, r1
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x28a>
 8000d64:	eb1c 0101 	adds.w	r1, ip, r1
 8000d68:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d6c:	d216      	bcs.n	8000d9c <__udivmoddi4+0x2b0>
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d914      	bls.n	8000d9c <__udivmoddi4+0x2b0>
 8000d72:	3e02      	subs	r6, #2
 8000d74:	4461      	add	r1, ip
 8000d76:	1ac9      	subs	r1, r1, r3
 8000d78:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d7c:	e738      	b.n	8000bf0 <__udivmoddi4+0x104>
 8000d7e:	462e      	mov	r6, r5
 8000d80:	4628      	mov	r0, r5
 8000d82:	e705      	b.n	8000b90 <__udivmoddi4+0xa4>
 8000d84:	4606      	mov	r6, r0
 8000d86:	e6e3      	b.n	8000b50 <__udivmoddi4+0x64>
 8000d88:	4618      	mov	r0, r3
 8000d8a:	e6f8      	b.n	8000b7e <__udivmoddi4+0x92>
 8000d8c:	454b      	cmp	r3, r9
 8000d8e:	d2a9      	bcs.n	8000ce4 <__udivmoddi4+0x1f8>
 8000d90:	ebb9 0802 	subs.w	r8, r9, r2
 8000d94:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d98:	3801      	subs	r0, #1
 8000d9a:	e7a3      	b.n	8000ce4 <__udivmoddi4+0x1f8>
 8000d9c:	4646      	mov	r6, r8
 8000d9e:	e7ea      	b.n	8000d76 <__udivmoddi4+0x28a>
 8000da0:	4620      	mov	r0, r4
 8000da2:	e794      	b.n	8000cce <__udivmoddi4+0x1e2>
 8000da4:	4640      	mov	r0, r8
 8000da6:	e7d1      	b.n	8000d4c <__udivmoddi4+0x260>
 8000da8:	46d0      	mov	r8, sl
 8000daa:	e77b      	b.n	8000ca4 <__udivmoddi4+0x1b8>
 8000dac:	3b02      	subs	r3, #2
 8000dae:	4461      	add	r1, ip
 8000db0:	e732      	b.n	8000c18 <__udivmoddi4+0x12c>
 8000db2:	4630      	mov	r0, r6
 8000db4:	e709      	b.n	8000bca <__udivmoddi4+0xde>
 8000db6:	4464      	add	r4, ip
 8000db8:	3802      	subs	r0, #2
 8000dba:	e742      	b.n	8000c42 <__udivmoddi4+0x156>

08000dbc <__aeabi_idiv0>:
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop

08000dc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc4:	f000 fb8a 	bl	80014dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dc8:	f000 f8b8 	bl	8000f3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dcc:	f000 f948 	bl	8001060 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8000dd0:	f000 f91c 	bl	800100c <MX_USART6_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(speedvalue < 288)
 8000dd4:	4b4a      	ldr	r3, [pc, #296]	; (8000f00 <main+0x140>)
 8000dd6:	881b      	ldrh	r3, [r3, #0]
 8000dd8:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 8000ddc:	d23b      	bcs.n	8000e56 <main+0x96>
	  {
		  SpeedGauge("z0.val", speedvalue);
 8000dde:	4b48      	ldr	r3, [pc, #288]	; (8000f00 <main+0x140>)
 8000de0:	881b      	ldrh	r3, [r3, #0]
 8000de2:	4619      	mov	r1, r3
 8000de4:	4847      	ldr	r0, [pc, #284]	; (8000f04 <main+0x144>)
 8000de6:	f000 f969 	bl	80010bc <SpeedGauge>

		  speedFloat = ((float)speedvalue/288.0)*100;
 8000dea:	4b45      	ldr	r3, [pc, #276]	; (8000f00 <main+0x140>)
 8000dec:	881b      	ldrh	r3, [r3, #0]
 8000dee:	ee07 3a90 	vmov	s15, r3
 8000df2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000df6:	ee17 0a90 	vmov	r0, s15
 8000dfa:	f7ff fba5 	bl	8000548 <__aeabi_f2d>
 8000dfe:	f04f 0200 	mov.w	r2, #0
 8000e02:	4b41      	ldr	r3, [pc, #260]	; (8000f08 <main+0x148>)
 8000e04:	f7ff fd22 	bl	800084c <__aeabi_ddiv>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	4610      	mov	r0, r2
 8000e0e:	4619      	mov	r1, r3
 8000e10:	f04f 0200 	mov.w	r2, #0
 8000e14:	4b3d      	ldr	r3, [pc, #244]	; (8000f0c <main+0x14c>)
 8000e16:	f7ff fbef 	bl	80005f8 <__aeabi_dmul>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	4610      	mov	r0, r2
 8000e20:	4619      	mov	r1, r3
 8000e22:	f7ff fdfb 	bl	8000a1c <__aeabi_d2f>
 8000e26:	4603      	mov	r3, r0
 8000e28:	4a39      	ldr	r2, [pc, #228]	; (8000f10 <main+0x150>)
 8000e2a:	6013      	str	r3, [r2, #0]
		  SpeedNum("n1.val", speedFloat);
 8000e2c:	4b38      	ldr	r3, [pc, #224]	; (8000f10 <main+0x150>)
 8000e2e:	edd3 7a00 	vldr	s15, [r3]
 8000e32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e36:	ee17 3a90 	vmov	r3, s15
 8000e3a:	b29b      	uxth	r3, r3
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4835      	ldr	r0, [pc, #212]	; (8000f14 <main+0x154>)
 8000e40:	f000 f970 	bl	8001124 <SpeedNum>

		  speedvalue++;
 8000e44:	4b2e      	ldr	r3, [pc, #184]	; (8000f00 <main+0x140>)
 8000e46:	881b      	ldrh	r3, [r3, #0]
 8000e48:	3301      	adds	r3, #1
 8000e4a:	b29a      	uxth	r2, r3
 8000e4c:	4b2c      	ldr	r3, [pc, #176]	; (8000f00 <main+0x140>)
 8000e4e:	801a      	strh	r2, [r3, #0]

		  HAL_Delay (10);
 8000e50:	200a      	movs	r0, #10
 8000e52:	f000 fbb5 	bl	80015c0 <HAL_Delay>
	  }

	  if(fuelvalue < 180)
 8000e56:	4b30      	ldr	r3, [pc, #192]	; (8000f18 <main+0x158>)
 8000e58:	881b      	ldrh	r3, [r3, #0]
 8000e5a:	2bb3      	cmp	r3, #179	; 0xb3
 8000e5c:	d814      	bhi.n	8000e88 <main+0xc8>
	  {
		  FuelGauge("z1.val", fuelvalue);
 8000e5e:	4b2e      	ldr	r3, [pc, #184]	; (8000f18 <main+0x158>)
 8000e60:	881b      	ldrh	r3, [r3, #0]
 8000e62:	4619      	mov	r1, r3
 8000e64:	482d      	ldr	r0, [pc, #180]	; (8000f1c <main+0x15c>)
 8000e66:	f000 f985 	bl	8001174 <FuelGauge>
		  FuelNum("n0.val", fuelvalue);
 8000e6a:	4b2b      	ldr	r3, [pc, #172]	; (8000f18 <main+0x158>)
 8000e6c:	881b      	ldrh	r3, [r3, #0]
 8000e6e:	4619      	mov	r1, r3
 8000e70:	482b      	ldr	r0, [pc, #172]	; (8000f20 <main+0x160>)
 8000e72:	f000 f9af 	bl	80011d4 <FuelNum>
		  fuelvalue++;
 8000e76:	4b28      	ldr	r3, [pc, #160]	; (8000f18 <main+0x158>)
 8000e78:	881b      	ldrh	r3, [r3, #0]
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	b29a      	uxth	r2, r3
 8000e7e:	4b26      	ldr	r3, [pc, #152]	; (8000f18 <main+0x158>)
 8000e80:	801a      	strh	r2, [r3, #0]
		  HAL_Delay(10);
 8000e82:	200a      	movs	r0, #10
 8000e84:	f000 fb9c 	bl	80015c0 <HAL_Delay>
	  }

	  if(totalvoltvalue<50)
 8000e88:	4b26      	ldr	r3, [pc, #152]	; (8000f24 <main+0x164>)
 8000e8a:	881b      	ldrh	r3, [r3, #0]
 8000e8c:	2b31      	cmp	r3, #49	; 0x31
 8000e8e:	d80e      	bhi.n	8000eae <main+0xee>
	  {
		  TotalVoltNum("n2.val", totalvoltvalue);
 8000e90:	4b24      	ldr	r3, [pc, #144]	; (8000f24 <main+0x164>)
 8000e92:	881b      	ldrh	r3, [r3, #0]
 8000e94:	4619      	mov	r1, r3
 8000e96:	4824      	ldr	r0, [pc, #144]	; (8000f28 <main+0x168>)
 8000e98:	f000 f9c4 	bl	8001224 <TotalVoltNum>
		  totalvoltvalue++;
 8000e9c:	4b21      	ldr	r3, [pc, #132]	; (8000f24 <main+0x164>)
 8000e9e:	881b      	ldrh	r3, [r3, #0]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	b29a      	uxth	r2, r3
 8000ea4:	4b1f      	ldr	r3, [pc, #124]	; (8000f24 <main+0x164>)
 8000ea6:	801a      	strh	r2, [r3, #0]
		  HAL_Delay(10);
 8000ea8:	200a      	movs	r0, #10
 8000eaa:	f000 fb89 	bl	80015c0 <HAL_Delay>
	  }

	  if(maxtempvalue<500)
 8000eae:	4b1f      	ldr	r3, [pc, #124]	; (8000f2c <main+0x16c>)
 8000eb0:	881b      	ldrh	r3, [r3, #0]
 8000eb2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000eb6:	d20e      	bcs.n	8000ed6 <main+0x116>
	  {
		  TotalVoltNum("n0s.val", maxtempvalue);
 8000eb8:	4b1c      	ldr	r3, [pc, #112]	; (8000f2c <main+0x16c>)
 8000eba:	881b      	ldrh	r3, [r3, #0]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	481c      	ldr	r0, [pc, #112]	; (8000f30 <main+0x170>)
 8000ec0:	f000 f9b0 	bl	8001224 <TotalVoltNum>
		  maxtempvalue++;
 8000ec4:	4b19      	ldr	r3, [pc, #100]	; (8000f2c <main+0x16c>)
 8000ec6:	881b      	ldrh	r3, [r3, #0]
 8000ec8:	3301      	adds	r3, #1
 8000eca:	b29a      	uxth	r2, r3
 8000ecc:	4b17      	ldr	r3, [pc, #92]	; (8000f2c <main+0x16c>)
 8000ece:	801a      	strh	r2, [r3, #0]
		  HAL_Delay(10);
 8000ed0:	200a      	movs	r0, #10
 8000ed2:	f000 fb75 	bl	80015c0 <HAL_Delay>
	  }

	  if(cell1num1value<100)
 8000ed6:	4b17      	ldr	r3, [pc, #92]	; (8000f34 <main+0x174>)
 8000ed8:	881b      	ldrh	r3, [r3, #0]
 8000eda:	2b63      	cmp	r3, #99	; 0x63
 8000edc:	f63f af7a 	bhi.w	8000dd4 <main+0x14>
	  {
		  Cell1Num1Num("n0t.val", cell1num1value);
 8000ee0:	4b14      	ldr	r3, [pc, #80]	; (8000f34 <main+0x174>)
 8000ee2:	881b      	ldrh	r3, [r3, #0]
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4814      	ldr	r0, [pc, #80]	; (8000f38 <main+0x178>)
 8000ee8:	f000 f9c4 	bl	8001274 <Cell1Num1Num>
		  cell1num1value++;
 8000eec:	4b11      	ldr	r3, [pc, #68]	; (8000f34 <main+0x174>)
 8000eee:	881b      	ldrh	r3, [r3, #0]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	b29a      	uxth	r2, r3
 8000ef4:	4b0f      	ldr	r3, [pc, #60]	; (8000f34 <main+0x174>)
 8000ef6:	801a      	strh	r2, [r3, #0]
		  HAL_Delay(10);
 8000ef8:	200a      	movs	r0, #10
 8000efa:	f000 fb61 	bl	80015c0 <HAL_Delay>
	  if(speedvalue < 288)
 8000efe:	e769      	b.n	8000dd4 <main+0x14>
 8000f00:	200000d4 	.word	0x200000d4
 8000f04:	080034e8 	.word	0x080034e8
 8000f08:	40720000 	.word	0x40720000
 8000f0c:	40590000 	.word	0x40590000
 8000f10:	200000e0 	.word	0x200000e0
 8000f14:	080034f0 	.word	0x080034f0
 8000f18:	200000d6 	.word	0x200000d6
 8000f1c:	080034f8 	.word	0x080034f8
 8000f20:	08003500 	.word	0x08003500
 8000f24:	200000d8 	.word	0x200000d8
 8000f28:	08003508 	.word	0x08003508
 8000f2c:	200000da 	.word	0x200000da
 8000f30:	08003510 	.word	0x08003510
 8000f34:	200000dc 	.word	0x200000dc
 8000f38:	08003518 	.word	0x08003518

08000f3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b094      	sub	sp, #80	; 0x50
 8000f40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f42:	f107 0320 	add.w	r3, r7, #32
 8000f46:	2230      	movs	r2, #48	; 0x30
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f001 fe4a 	bl	8002be4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f50:	f107 030c 	add.w	r3, r7, #12
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f60:	2300      	movs	r3, #0
 8000f62:	60bb      	str	r3, [r7, #8]
 8000f64:	4b27      	ldr	r3, [pc, #156]	; (8001004 <SystemClock_Config+0xc8>)
 8000f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f68:	4a26      	ldr	r2, [pc, #152]	; (8001004 <SystemClock_Config+0xc8>)
 8000f6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f6e:	6413      	str	r3, [r2, #64]	; 0x40
 8000f70:	4b24      	ldr	r3, [pc, #144]	; (8001004 <SystemClock_Config+0xc8>)
 8000f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f78:	60bb      	str	r3, [r7, #8]
 8000f7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	4b21      	ldr	r3, [pc, #132]	; (8001008 <SystemClock_Config+0xcc>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a20      	ldr	r2, [pc, #128]	; (8001008 <SystemClock_Config+0xcc>)
 8000f86:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f8a:	6013      	str	r3, [r2, #0]
 8000f8c:	4b1e      	ldr	r3, [pc, #120]	; (8001008 <SystemClock_Config+0xcc>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f94:	607b      	str	r3, [r7, #4]
 8000f96:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fa0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fa6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000faa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fac:	2304      	movs	r3, #4
 8000fae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000fb0:	2364      	movs	r3, #100	; 0x64
 8000fb2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000fb8:	2308      	movs	r3, #8
 8000fba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fbc:	f107 0320 	add.w	r3, r7, #32
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 fd8b 	bl	8001adc <HAL_RCC_OscConfig>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000fcc:	f000 f870 	bl	80010b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd0:	230f      	movs	r3, #15
 8000fd2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fe0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000fe6:	f107 030c 	add.w	r3, r7, #12
 8000fea:	2103      	movs	r1, #3
 8000fec:	4618      	mov	r0, r3
 8000fee:	f000 ffed 	bl	8001fcc <HAL_RCC_ClockConfig>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000ff8:	f000 f85a 	bl	80010b0 <Error_Handler>
  }
}
 8000ffc:	bf00      	nop
 8000ffe:	3750      	adds	r7, #80	; 0x50
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40023800 	.word	0x40023800
 8001008:	40007000 	.word	0x40007000

0800100c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001010:	4b11      	ldr	r3, [pc, #68]	; (8001058 <MX_USART6_UART_Init+0x4c>)
 8001012:	4a12      	ldr	r2, [pc, #72]	; (800105c <MX_USART6_UART_Init+0x50>)
 8001014:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001016:	4b10      	ldr	r3, [pc, #64]	; (8001058 <MX_USART6_UART_Init+0x4c>)
 8001018:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800101c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800101e:	4b0e      	ldr	r3, [pc, #56]	; (8001058 <MX_USART6_UART_Init+0x4c>)
 8001020:	2200      	movs	r2, #0
 8001022:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001024:	4b0c      	ldr	r3, [pc, #48]	; (8001058 <MX_USART6_UART_Init+0x4c>)
 8001026:	2200      	movs	r2, #0
 8001028:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800102a:	4b0b      	ldr	r3, [pc, #44]	; (8001058 <MX_USART6_UART_Init+0x4c>)
 800102c:	2200      	movs	r2, #0
 800102e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001030:	4b09      	ldr	r3, [pc, #36]	; (8001058 <MX_USART6_UART_Init+0x4c>)
 8001032:	220c      	movs	r2, #12
 8001034:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001036:	4b08      	ldr	r3, [pc, #32]	; (8001058 <MX_USART6_UART_Init+0x4c>)
 8001038:	2200      	movs	r2, #0
 800103a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800103c:	4b06      	ldr	r3, [pc, #24]	; (8001058 <MX_USART6_UART_Init+0x4c>)
 800103e:	2200      	movs	r2, #0
 8001040:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001042:	4805      	ldr	r0, [pc, #20]	; (8001058 <MX_USART6_UART_Init+0x4c>)
 8001044:	f001 f9e2 	bl	800240c <HAL_UART_Init>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800104e:	f000 f82f 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001052:	bf00      	nop
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000090 	.word	0x20000090
 800105c:	40011400 	.word	0x40011400

08001060 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	607b      	str	r3, [r7, #4]
 800106a:	4b10      	ldr	r3, [pc, #64]	; (80010ac <MX_GPIO_Init+0x4c>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106e:	4a0f      	ldr	r2, [pc, #60]	; (80010ac <MX_GPIO_Init+0x4c>)
 8001070:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001074:	6313      	str	r3, [r2, #48]	; 0x30
 8001076:	4b0d      	ldr	r3, [pc, #52]	; (80010ac <MX_GPIO_Init+0x4c>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800107e:	607b      	str	r3, [r7, #4]
 8001080:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	603b      	str	r3, [r7, #0]
 8001086:	4b09      	ldr	r3, [pc, #36]	; (80010ac <MX_GPIO_Init+0x4c>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	4a08      	ldr	r2, [pc, #32]	; (80010ac <MX_GPIO_Init+0x4c>)
 800108c:	f043 0304 	orr.w	r3, r3, #4
 8001090:	6313      	str	r3, [r2, #48]	; 0x30
 8001092:	4b06      	ldr	r3, [pc, #24]	; (80010ac <MX_GPIO_Init+0x4c>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	f003 0304 	and.w	r3, r3, #4
 800109a:	603b      	str	r3, [r7, #0]
 800109c:	683b      	ldr	r3, [r7, #0]

}
 800109e:	bf00      	nop
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	40023800 	.word	0x40023800

080010b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010b4:	b672      	cpsid	i
}
 80010b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010b8:	e7fe      	b.n	80010b8 <Error_Handler+0x8>
	...

080010bc <SpeedGauge>:
extern UART_HandleTypeDef huart6;

uint8_t Cmd_End[3] = {0xFF,0xFF,0xFF};  // command end sequence

void SpeedGauge (char *obj, uint16_t speedvalue)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08c      	sub	sp, #48	; 0x30
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	807b      	strh	r3, [r7, #2]
	char buf[30];
	speedvalue = speedvalue + 306;
 80010c8:	887b      	ldrh	r3, [r7, #2]
 80010ca:	f503 7399 	add.w	r3, r3, #306	; 0x132
 80010ce:	807b      	strh	r3, [r7, #2]
	if (speedvalue >= 360) speedvalue = speedvalue-360;
 80010d0:	887b      	ldrh	r3, [r7, #2]
 80010d2:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80010d6:	d303      	bcc.n	80010e0 <SpeedGauge+0x24>
 80010d8:	887b      	ldrh	r3, [r7, #2]
 80010da:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80010de:	807b      	strh	r3, [r7, #2]

	int len = sprintf (buf, "%s=%u", obj, speedvalue);
 80010e0:	887b      	ldrh	r3, [r7, #2]
 80010e2:	f107 000c 	add.w	r0, r7, #12
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	490b      	ldr	r1, [pc, #44]	; (8001118 <SpeedGauge+0x5c>)
 80010ea:	f001 fd83 	bl	8002bf4 <siprintf>
 80010ee:	62f8      	str	r0, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart6, (uint8_t *)buf, len, 1000);
 80010f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	f107 010c 	add.w	r1, r7, #12
 80010f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010fc:	4807      	ldr	r0, [pc, #28]	; (800111c <SpeedGauge+0x60>)
 80010fe:	f001 f9d2 	bl	80024a6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart6, Cmd_End, 3, 1000);
 8001102:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001106:	2203      	movs	r2, #3
 8001108:	4905      	ldr	r1, [pc, #20]	; (8001120 <SpeedGauge+0x64>)
 800110a:	4804      	ldr	r0, [pc, #16]	; (800111c <SpeedGauge+0x60>)
 800110c:	f001 f9cb 	bl	80024a6 <HAL_UART_Transmit>
}
 8001110:	bf00      	nop
 8001112:	3730      	adds	r7, #48	; 0x30
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	08003520 	.word	0x08003520
 800111c:	20000090 	.word	0x20000090
 8001120:	20000000 	.word	0x20000000

08001124 <SpeedNum>:

void SpeedNum (char *obj, uint16_t speedvalue)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b08c      	sub	sp, #48	; 0x30
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	460b      	mov	r3, r1
 800112e:	807b      	strh	r3, [r7, #2]
	char buf[30];
	int len = sprintf (buf, "%s=%u", obj, speedvalue);
 8001130:	887b      	ldrh	r3, [r7, #2]
 8001132:	f107 000c 	add.w	r0, r7, #12
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	490b      	ldr	r1, [pc, #44]	; (8001168 <SpeedNum+0x44>)
 800113a:	f001 fd5b 	bl	8002bf4 <siprintf>
 800113e:	62f8      	str	r0, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart6, (uint8_t *)buf, len, 1000);
 8001140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001142:	b29a      	uxth	r2, r3
 8001144:	f107 010c 	add.w	r1, r7, #12
 8001148:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800114c:	4807      	ldr	r0, [pc, #28]	; (800116c <SpeedNum+0x48>)
 800114e:	f001 f9aa 	bl	80024a6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart6, Cmd_End, 3, 1000);
 8001152:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001156:	2203      	movs	r2, #3
 8001158:	4905      	ldr	r1, [pc, #20]	; (8001170 <SpeedNum+0x4c>)
 800115a:	4804      	ldr	r0, [pc, #16]	; (800116c <SpeedNum+0x48>)
 800115c:	f001 f9a3 	bl	80024a6 <HAL_UART_Transmit>
}
 8001160:	bf00      	nop
 8001162:	3730      	adds	r7, #48	; 0x30
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	08003520 	.word	0x08003520
 800116c:	20000090 	.word	0x20000090
 8001170:	20000000 	.word	0x20000000

08001174 <FuelGauge>:

void FuelGauge (char *obj, uint16_t fuelvalue)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b08c      	sub	sp, #48	; 0x30
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
 800117c:	460b      	mov	r3, r1
 800117e:	807b      	strh	r3, [r7, #2]
	char buf[30];
	if (fuelvalue >= 360) fuelvalue = fuelvalue-360;
 8001180:	887b      	ldrh	r3, [r7, #2]
 8001182:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8001186:	d303      	bcc.n	8001190 <FuelGauge+0x1c>
 8001188:	887b      	ldrh	r3, [r7, #2]
 800118a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800118e:	807b      	strh	r3, [r7, #2]

	int len = sprintf (buf, "%s=%u", obj, fuelvalue);
 8001190:	887b      	ldrh	r3, [r7, #2]
 8001192:	f107 000c 	add.w	r0, r7, #12
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	490b      	ldr	r1, [pc, #44]	; (80011c8 <FuelGauge+0x54>)
 800119a:	f001 fd2b 	bl	8002bf4 <siprintf>
 800119e:	62f8      	str	r0, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart6, (uint8_t *)buf, len, 1000);
 80011a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011a2:	b29a      	uxth	r2, r3
 80011a4:	f107 010c 	add.w	r1, r7, #12
 80011a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ac:	4807      	ldr	r0, [pc, #28]	; (80011cc <FuelGauge+0x58>)
 80011ae:	f001 f97a 	bl	80024a6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart6, Cmd_End, 3, 1000);
 80011b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011b6:	2203      	movs	r2, #3
 80011b8:	4905      	ldr	r1, [pc, #20]	; (80011d0 <FuelGauge+0x5c>)
 80011ba:	4804      	ldr	r0, [pc, #16]	; (80011cc <FuelGauge+0x58>)
 80011bc:	f001 f973 	bl	80024a6 <HAL_UART_Transmit>
}
 80011c0:	bf00      	nop
 80011c2:	3730      	adds	r7, #48	; 0x30
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	08003520 	.word	0x08003520
 80011cc:	20000090 	.word	0x20000090
 80011d0:	20000000 	.word	0x20000000

080011d4 <FuelNum>:

void FuelNum (char *obj, uint16_t fuelvalue)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08c      	sub	sp, #48	; 0x30
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	460b      	mov	r3, r1
 80011de:	807b      	strh	r3, [r7, #2]
	char buf[30];
	int len = sprintf (buf, "%s=%u", obj, fuelvalue);
 80011e0:	887b      	ldrh	r3, [r7, #2]
 80011e2:	f107 000c 	add.w	r0, r7, #12
 80011e6:	687a      	ldr	r2, [r7, #4]
 80011e8:	490b      	ldr	r1, [pc, #44]	; (8001218 <FuelNum+0x44>)
 80011ea:	f001 fd03 	bl	8002bf4 <siprintf>
 80011ee:	62f8      	str	r0, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart6, (uint8_t *)buf, len, 1000);
 80011f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011f2:	b29a      	uxth	r2, r3
 80011f4:	f107 010c 	add.w	r1, r7, #12
 80011f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011fc:	4807      	ldr	r0, [pc, #28]	; (800121c <FuelNum+0x48>)
 80011fe:	f001 f952 	bl	80024a6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart6, Cmd_End, 3, 1000);
 8001202:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001206:	2203      	movs	r2, #3
 8001208:	4905      	ldr	r1, [pc, #20]	; (8001220 <FuelNum+0x4c>)
 800120a:	4804      	ldr	r0, [pc, #16]	; (800121c <FuelNum+0x48>)
 800120c:	f001 f94b 	bl	80024a6 <HAL_UART_Transmit>
}
 8001210:	bf00      	nop
 8001212:	3730      	adds	r7, #48	; 0x30
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	08003520 	.word	0x08003520
 800121c:	20000090 	.word	0x20000090
 8001220:	20000000 	.word	0x20000000

08001224 <TotalVoltNum>:

void TotalVoltNum (char *obj, uint16_t totalvoltvalue)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b08c      	sub	sp, #48	; 0x30
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	460b      	mov	r3, r1
 800122e:	807b      	strh	r3, [r7, #2]
	char buf[30];
	int len = sprintf (buf, "%s=%u", obj, totalvoltvalue);
 8001230:	887b      	ldrh	r3, [r7, #2]
 8001232:	f107 000c 	add.w	r0, r7, #12
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	490b      	ldr	r1, [pc, #44]	; (8001268 <TotalVoltNum+0x44>)
 800123a:	f001 fcdb 	bl	8002bf4 <siprintf>
 800123e:	62f8      	str	r0, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart6, (uint8_t *)buf, len, 1000);
 8001240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001242:	b29a      	uxth	r2, r3
 8001244:	f107 010c 	add.w	r1, r7, #12
 8001248:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800124c:	4807      	ldr	r0, [pc, #28]	; (800126c <TotalVoltNum+0x48>)
 800124e:	f001 f92a 	bl	80024a6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart6, Cmd_End, 3, 1000);
 8001252:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001256:	2203      	movs	r2, #3
 8001258:	4905      	ldr	r1, [pc, #20]	; (8001270 <TotalVoltNum+0x4c>)
 800125a:	4804      	ldr	r0, [pc, #16]	; (800126c <TotalVoltNum+0x48>)
 800125c:	f001 f923 	bl	80024a6 <HAL_UART_Transmit>
}
 8001260:	bf00      	nop
 8001262:	3730      	adds	r7, #48	; 0x30
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	08003520 	.word	0x08003520
 800126c:	20000090 	.word	0x20000090
 8001270:	20000000 	.word	0x20000000

08001274 <Cell1Num1Num>:
	HAL_UART_Transmit(&huart6, (uint8_t *)buf, len, 1000);
	HAL_UART_Transmit(&huart6, Cmd_End, 3, 1000);
}

void Cell1Num1Num (char *obj, uint16_t cell1num1value)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08c      	sub	sp, #48	; 0x30
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	807b      	strh	r3, [r7, #2]
	char buf[30];
	int len = sprintf (buf, "%s=%u", obj, cell1num1value);
 8001280:	887b      	ldrh	r3, [r7, #2]
 8001282:	f107 000c 	add.w	r0, r7, #12
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	490b      	ldr	r1, [pc, #44]	; (80012b8 <Cell1Num1Num+0x44>)
 800128a:	f001 fcb3 	bl	8002bf4 <siprintf>
 800128e:	62f8      	str	r0, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart6, (uint8_t *)buf, len, 1000);
 8001290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001292:	b29a      	uxth	r2, r3
 8001294:	f107 010c 	add.w	r1, r7, #12
 8001298:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800129c:	4807      	ldr	r0, [pc, #28]	; (80012bc <Cell1Num1Num+0x48>)
 800129e:	f001 f902 	bl	80024a6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart6, Cmd_End, 3, 1000);
 80012a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012a6:	2203      	movs	r2, #3
 80012a8:	4905      	ldr	r1, [pc, #20]	; (80012c0 <Cell1Num1Num+0x4c>)
 80012aa:	4804      	ldr	r0, [pc, #16]	; (80012bc <Cell1Num1Num+0x48>)
 80012ac:	f001 f8fb 	bl	80024a6 <HAL_UART_Transmit>
}
 80012b0:	bf00      	nop
 80012b2:	3730      	adds	r7, #48	; 0x30
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	08003520 	.word	0x08003520
 80012bc:	20000090 	.word	0x20000090
 80012c0:	20000000 	.word	0x20000000

080012c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	607b      	str	r3, [r7, #4]
 80012ce:	4b10      	ldr	r3, [pc, #64]	; (8001310 <HAL_MspInit+0x4c>)
 80012d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d2:	4a0f      	ldr	r2, [pc, #60]	; (8001310 <HAL_MspInit+0x4c>)
 80012d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012d8:	6453      	str	r3, [r2, #68]	; 0x44
 80012da:	4b0d      	ldr	r3, [pc, #52]	; (8001310 <HAL_MspInit+0x4c>)
 80012dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	603b      	str	r3, [r7, #0]
 80012ea:	4b09      	ldr	r3, [pc, #36]	; (8001310 <HAL_MspInit+0x4c>)
 80012ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ee:	4a08      	ldr	r2, [pc, #32]	; (8001310 <HAL_MspInit+0x4c>)
 80012f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012f4:	6413      	str	r3, [r2, #64]	; 0x40
 80012f6:	4b06      	ldr	r3, [pc, #24]	; (8001310 <HAL_MspInit+0x4c>)
 80012f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012fe:	603b      	str	r3, [r7, #0]
 8001300:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001302:	2007      	movs	r0, #7
 8001304:	f000 fa32 	bl	800176c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40023800 	.word	0x40023800

08001314 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b08a      	sub	sp, #40	; 0x28
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131c:	f107 0314 	add.w	r3, r7, #20
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
 800132a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a19      	ldr	r2, [pc, #100]	; (8001398 <HAL_UART_MspInit+0x84>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d12b      	bne.n	800138e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	613b      	str	r3, [r7, #16]
 800133a:	4b18      	ldr	r3, [pc, #96]	; (800139c <HAL_UART_MspInit+0x88>)
 800133c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800133e:	4a17      	ldr	r2, [pc, #92]	; (800139c <HAL_UART_MspInit+0x88>)
 8001340:	f043 0320 	orr.w	r3, r3, #32
 8001344:	6453      	str	r3, [r2, #68]	; 0x44
 8001346:	4b15      	ldr	r3, [pc, #84]	; (800139c <HAL_UART_MspInit+0x88>)
 8001348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800134a:	f003 0320 	and.w	r3, r3, #32
 800134e:	613b      	str	r3, [r7, #16]
 8001350:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	4b11      	ldr	r3, [pc, #68]	; (800139c <HAL_UART_MspInit+0x88>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	4a10      	ldr	r2, [pc, #64]	; (800139c <HAL_UART_MspInit+0x88>)
 800135c:	f043 0304 	orr.w	r3, r3, #4
 8001360:	6313      	str	r3, [r2, #48]	; 0x30
 8001362:	4b0e      	ldr	r3, [pc, #56]	; (800139c <HAL_UART_MspInit+0x88>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	f003 0304 	and.w	r3, r3, #4
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800136e:	23c0      	movs	r3, #192	; 0xc0
 8001370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001372:	2302      	movs	r3, #2
 8001374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	2300      	movs	r3, #0
 8001378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800137a:	2303      	movs	r3, #3
 800137c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800137e:	2308      	movs	r3, #8
 8001380:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001382:	f107 0314 	add.w	r3, r7, #20
 8001386:	4619      	mov	r1, r3
 8001388:	4805      	ldr	r0, [pc, #20]	; (80013a0 <HAL_UART_MspInit+0x8c>)
 800138a:	f000 fa23 	bl	80017d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800138e:	bf00      	nop
 8001390:	3728      	adds	r7, #40	; 0x28
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40011400 	.word	0x40011400
 800139c:	40023800 	.word	0x40023800
 80013a0:	40020800 	.word	0x40020800

080013a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013a8:	e7fe      	b.n	80013a8 <NMI_Handler+0x4>

080013aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013aa:	b480      	push	{r7}
 80013ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013ae:	e7fe      	b.n	80013ae <HardFault_Handler+0x4>

080013b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b4:	e7fe      	b.n	80013b4 <MemManage_Handler+0x4>

080013b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013b6:	b480      	push	{r7}
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ba:	e7fe      	b.n	80013ba <BusFault_Handler+0x4>

080013bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c0:	e7fe      	b.n	80013c0 <UsageFault_Handler+0x4>

080013c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013d4:	bf00      	nop
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr

080013de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013de:	b480      	push	{r7}
 80013e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013e2:	bf00      	nop
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr

080013ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013f0:	f000 f8c6 	bl	8001580 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013f4:	bf00      	nop
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001400:	4a14      	ldr	r2, [pc, #80]	; (8001454 <_sbrk+0x5c>)
 8001402:	4b15      	ldr	r3, [pc, #84]	; (8001458 <_sbrk+0x60>)
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800140c:	4b13      	ldr	r3, [pc, #76]	; (800145c <_sbrk+0x64>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d102      	bne.n	800141a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001414:	4b11      	ldr	r3, [pc, #68]	; (800145c <_sbrk+0x64>)
 8001416:	4a12      	ldr	r2, [pc, #72]	; (8001460 <_sbrk+0x68>)
 8001418:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800141a:	4b10      	ldr	r3, [pc, #64]	; (800145c <_sbrk+0x64>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4413      	add	r3, r2
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	429a      	cmp	r2, r3
 8001426:	d207      	bcs.n	8001438 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001428:	f001 fbb2 	bl	8002b90 <__errno>
 800142c:	4603      	mov	r3, r0
 800142e:	220c      	movs	r2, #12
 8001430:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001432:	f04f 33ff 	mov.w	r3, #4294967295
 8001436:	e009      	b.n	800144c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001438:	4b08      	ldr	r3, [pc, #32]	; (800145c <_sbrk+0x64>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800143e:	4b07      	ldr	r3, [pc, #28]	; (800145c <_sbrk+0x64>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4413      	add	r3, r2
 8001446:	4a05      	ldr	r2, [pc, #20]	; (800145c <_sbrk+0x64>)
 8001448:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800144a:	68fb      	ldr	r3, [r7, #12]
}
 800144c:	4618      	mov	r0, r3
 800144e:	3718      	adds	r7, #24
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20020000 	.word	0x20020000
 8001458:	00000400 	.word	0x00000400
 800145c:	200000e4 	.word	0x200000e4
 8001460:	20000100 	.word	0x20000100

08001464 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001468:	4b06      	ldr	r3, [pc, #24]	; (8001484 <SystemInit+0x20>)
 800146a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800146e:	4a05      	ldr	r2, [pc, #20]	; (8001484 <SystemInit+0x20>)
 8001470:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001474:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001488:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014c0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800148c:	480d      	ldr	r0, [pc, #52]	; (80014c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800148e:	490e      	ldr	r1, [pc, #56]	; (80014c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001490:	4a0e      	ldr	r2, [pc, #56]	; (80014cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001492:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001494:	e002      	b.n	800149c <LoopCopyDataInit>

08001496 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001496:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001498:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800149a:	3304      	adds	r3, #4

0800149c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800149c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800149e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014a0:	d3f9      	bcc.n	8001496 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014a2:	4a0b      	ldr	r2, [pc, #44]	; (80014d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014a4:	4c0b      	ldr	r4, [pc, #44]	; (80014d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80014a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014a8:	e001      	b.n	80014ae <LoopFillZerobss>

080014aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014ac:	3204      	adds	r2, #4

080014ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014b0:	d3fb      	bcc.n	80014aa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014b2:	f7ff ffd7 	bl	8001464 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014b6:	f001 fb71 	bl	8002b9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014ba:	f7ff fc81 	bl	8000dc0 <main>
  bx  lr    
 80014be:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80014c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014c8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80014cc:	08003584 	.word	0x08003584
  ldr r2, =_sbss
 80014d0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80014d4:	200000fc 	.word	0x200000fc

080014d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014d8:	e7fe      	b.n	80014d8 <ADC_IRQHandler>
	...

080014dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014e0:	4b0e      	ldr	r3, [pc, #56]	; (800151c <HAL_Init+0x40>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a0d      	ldr	r2, [pc, #52]	; (800151c <HAL_Init+0x40>)
 80014e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014ec:	4b0b      	ldr	r3, [pc, #44]	; (800151c <HAL_Init+0x40>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a0a      	ldr	r2, [pc, #40]	; (800151c <HAL_Init+0x40>)
 80014f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014f8:	4b08      	ldr	r3, [pc, #32]	; (800151c <HAL_Init+0x40>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a07      	ldr	r2, [pc, #28]	; (800151c <HAL_Init+0x40>)
 80014fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001502:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001504:	2003      	movs	r0, #3
 8001506:	f000 f931 	bl	800176c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800150a:	2000      	movs	r0, #0
 800150c:	f000 f808 	bl	8001520 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001510:	f7ff fed8 	bl	80012c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001514:	2300      	movs	r3, #0
}
 8001516:	4618      	mov	r0, r3
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	40023c00 	.word	0x40023c00

08001520 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001528:	4b12      	ldr	r3, [pc, #72]	; (8001574 <HAL_InitTick+0x54>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	4b12      	ldr	r3, [pc, #72]	; (8001578 <HAL_InitTick+0x58>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	4619      	mov	r1, r3
 8001532:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001536:	fbb3 f3f1 	udiv	r3, r3, r1
 800153a:	fbb2 f3f3 	udiv	r3, r2, r3
 800153e:	4618      	mov	r0, r3
 8001540:	f000 f93b 	bl	80017ba <HAL_SYSTICK_Config>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e00e      	b.n	800156c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2b0f      	cmp	r3, #15
 8001552:	d80a      	bhi.n	800156a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001554:	2200      	movs	r2, #0
 8001556:	6879      	ldr	r1, [r7, #4]
 8001558:	f04f 30ff 	mov.w	r0, #4294967295
 800155c:	f000 f911 	bl	8001782 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001560:	4a06      	ldr	r2, [pc, #24]	; (800157c <HAL_InitTick+0x5c>)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001566:	2300      	movs	r3, #0
 8001568:	e000      	b.n	800156c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
}
 800156c:	4618      	mov	r0, r3
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000004 	.word	0x20000004
 8001578:	2000000c 	.word	0x2000000c
 800157c:	20000008 	.word	0x20000008

08001580 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001584:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <HAL_IncTick+0x20>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	461a      	mov	r2, r3
 800158a:	4b06      	ldr	r3, [pc, #24]	; (80015a4 <HAL_IncTick+0x24>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4413      	add	r3, r2
 8001590:	4a04      	ldr	r2, [pc, #16]	; (80015a4 <HAL_IncTick+0x24>)
 8001592:	6013      	str	r3, [r2, #0]
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	2000000c 	.word	0x2000000c
 80015a4:	200000e8 	.word	0x200000e8

080015a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  return uwTick;
 80015ac:	4b03      	ldr	r3, [pc, #12]	; (80015bc <HAL_GetTick+0x14>)
 80015ae:	681b      	ldr	r3, [r3, #0]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	200000e8 	.word	0x200000e8

080015c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015c8:	f7ff ffee 	bl	80015a8 <HAL_GetTick>
 80015cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015d8:	d005      	beq.n	80015e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015da:	4b0a      	ldr	r3, [pc, #40]	; (8001604 <HAL_Delay+0x44>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	461a      	mov	r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4413      	add	r3, r2
 80015e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80015e6:	bf00      	nop
 80015e8:	f7ff ffde 	bl	80015a8 <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d8f7      	bhi.n	80015e8 <HAL_Delay+0x28>
  {
  }
}
 80015f8:	bf00      	nop
 80015fa:	bf00      	nop
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	2000000c 	.word	0x2000000c

08001608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001608:	b480      	push	{r7}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f003 0307 	and.w	r3, r3, #7
 8001616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001618:	4b0c      	ldr	r3, [pc, #48]	; (800164c <__NVIC_SetPriorityGrouping+0x44>)
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800161e:	68ba      	ldr	r2, [r7, #8]
 8001620:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001624:	4013      	ands	r3, r2
 8001626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001630:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800163a:	4a04      	ldr	r2, [pc, #16]	; (800164c <__NVIC_SetPriorityGrouping+0x44>)
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	60d3      	str	r3, [r2, #12]
}
 8001640:	bf00      	nop
 8001642:	3714      	adds	r7, #20
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001654:	4b04      	ldr	r3, [pc, #16]	; (8001668 <__NVIC_GetPriorityGrouping+0x18>)
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	0a1b      	lsrs	r3, r3, #8
 800165a:	f003 0307 	and.w	r3, r3, #7
}
 800165e:	4618      	mov	r0, r3
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	e000ed00 	.word	0xe000ed00

0800166c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	6039      	str	r1, [r7, #0]
 8001676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167c:	2b00      	cmp	r3, #0
 800167e:	db0a      	blt.n	8001696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	b2da      	uxtb	r2, r3
 8001684:	490c      	ldr	r1, [pc, #48]	; (80016b8 <__NVIC_SetPriority+0x4c>)
 8001686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168a:	0112      	lsls	r2, r2, #4
 800168c:	b2d2      	uxtb	r2, r2
 800168e:	440b      	add	r3, r1
 8001690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001694:	e00a      	b.n	80016ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	b2da      	uxtb	r2, r3
 800169a:	4908      	ldr	r1, [pc, #32]	; (80016bc <__NVIC_SetPriority+0x50>)
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	f003 030f 	and.w	r3, r3, #15
 80016a2:	3b04      	subs	r3, #4
 80016a4:	0112      	lsls	r2, r2, #4
 80016a6:	b2d2      	uxtb	r2, r2
 80016a8:	440b      	add	r3, r1
 80016aa:	761a      	strb	r2, [r3, #24]
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	e000e100 	.word	0xe000e100
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b089      	sub	sp, #36	; 0x24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	f003 0307 	and.w	r3, r3, #7
 80016d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	f1c3 0307 	rsb	r3, r3, #7
 80016da:	2b04      	cmp	r3, #4
 80016dc:	bf28      	it	cs
 80016de:	2304      	movcs	r3, #4
 80016e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	3304      	adds	r3, #4
 80016e6:	2b06      	cmp	r3, #6
 80016e8:	d902      	bls.n	80016f0 <NVIC_EncodePriority+0x30>
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	3b03      	subs	r3, #3
 80016ee:	e000      	b.n	80016f2 <NVIC_EncodePriority+0x32>
 80016f0:	2300      	movs	r3, #0
 80016f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f4:	f04f 32ff 	mov.w	r2, #4294967295
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	43da      	mvns	r2, r3
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	401a      	ands	r2, r3
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001708:	f04f 31ff 	mov.w	r1, #4294967295
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	fa01 f303 	lsl.w	r3, r1, r3
 8001712:	43d9      	mvns	r1, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001718:	4313      	orrs	r3, r2
         );
}
 800171a:	4618      	mov	r0, r3
 800171c:	3724      	adds	r7, #36	; 0x24
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
	...

08001728 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3b01      	subs	r3, #1
 8001734:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001738:	d301      	bcc.n	800173e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800173a:	2301      	movs	r3, #1
 800173c:	e00f      	b.n	800175e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800173e:	4a0a      	ldr	r2, [pc, #40]	; (8001768 <SysTick_Config+0x40>)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	3b01      	subs	r3, #1
 8001744:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001746:	210f      	movs	r1, #15
 8001748:	f04f 30ff 	mov.w	r0, #4294967295
 800174c:	f7ff ff8e 	bl	800166c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001750:	4b05      	ldr	r3, [pc, #20]	; (8001768 <SysTick_Config+0x40>)
 8001752:	2200      	movs	r2, #0
 8001754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001756:	4b04      	ldr	r3, [pc, #16]	; (8001768 <SysTick_Config+0x40>)
 8001758:	2207      	movs	r2, #7
 800175a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	e000e010 	.word	0xe000e010

0800176c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f7ff ff47 	bl	8001608 <__NVIC_SetPriorityGrouping>
}
 800177a:	bf00      	nop
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001782:	b580      	push	{r7, lr}
 8001784:	b086      	sub	sp, #24
 8001786:	af00      	add	r7, sp, #0
 8001788:	4603      	mov	r3, r0
 800178a:	60b9      	str	r1, [r7, #8]
 800178c:	607a      	str	r2, [r7, #4]
 800178e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001790:	2300      	movs	r3, #0
 8001792:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001794:	f7ff ff5c 	bl	8001650 <__NVIC_GetPriorityGrouping>
 8001798:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	68b9      	ldr	r1, [r7, #8]
 800179e:	6978      	ldr	r0, [r7, #20]
 80017a0:	f7ff ff8e 	bl	80016c0 <NVIC_EncodePriority>
 80017a4:	4602      	mov	r2, r0
 80017a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017aa:	4611      	mov	r1, r2
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff ff5d 	bl	800166c <__NVIC_SetPriority>
}
 80017b2:	bf00      	nop
 80017b4:	3718      	adds	r7, #24
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b082      	sub	sp, #8
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f7ff ffb0 	bl	8001728 <SysTick_Config>
 80017c8:	4603      	mov	r3, r0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
	...

080017d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b089      	sub	sp, #36	; 0x24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017de:	2300      	movs	r3, #0
 80017e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017e2:	2300      	movs	r3, #0
 80017e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017ea:	2300      	movs	r3, #0
 80017ec:	61fb      	str	r3, [r7, #28]
 80017ee:	e159      	b.n	8001aa4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80017f0:	2201      	movs	r2, #1
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	697a      	ldr	r2, [r7, #20]
 8001800:	4013      	ands	r3, r2
 8001802:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	429a      	cmp	r2, r3
 800180a:	f040 8148 	bne.w	8001a9e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f003 0303 	and.w	r3, r3, #3
 8001816:	2b01      	cmp	r3, #1
 8001818:	d005      	beq.n	8001826 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001822:	2b02      	cmp	r3, #2
 8001824:	d130      	bne.n	8001888 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	2203      	movs	r2, #3
 8001832:	fa02 f303 	lsl.w	r3, r2, r3
 8001836:	43db      	mvns	r3, r3
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	4013      	ands	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	68da      	ldr	r2, [r3, #12]
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	69ba      	ldr	r2, [r7, #24]
 800184c:	4313      	orrs	r3, r2
 800184e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	69ba      	ldr	r2, [r7, #24]
 8001854:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800185c:	2201      	movs	r2, #1
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	43db      	mvns	r3, r3
 8001866:	69ba      	ldr	r2, [r7, #24]
 8001868:	4013      	ands	r3, r2
 800186a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	091b      	lsrs	r3, r3, #4
 8001872:	f003 0201 	and.w	r2, r3, #1
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	4313      	orrs	r3, r2
 8001880:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f003 0303 	and.w	r3, r3, #3
 8001890:	2b03      	cmp	r3, #3
 8001892:	d017      	beq.n	80018c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	2203      	movs	r2, #3
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	43db      	mvns	r3, r3
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4013      	ands	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	689a      	ldr	r2, [r3, #8]
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f003 0303 	and.w	r3, r3, #3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d123      	bne.n	8001918 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	08da      	lsrs	r2, r3, #3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3208      	adds	r2, #8
 80018d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	f003 0307 	and.w	r3, r3, #7
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	220f      	movs	r2, #15
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	43db      	mvns	r3, r3
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	4013      	ands	r3, r2
 80018f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	691a      	ldr	r2, [r3, #16]
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	f003 0307 	and.w	r3, r3, #7
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	69ba      	ldr	r2, [r7, #24]
 8001906:	4313      	orrs	r3, r2
 8001908:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	08da      	lsrs	r2, r3, #3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	3208      	adds	r2, #8
 8001912:	69b9      	ldr	r1, [r7, #24]
 8001914:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	2203      	movs	r2, #3
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	69ba      	ldr	r2, [r7, #24]
 800192c:	4013      	ands	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f003 0203 	and.w	r2, r3, #3
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	4313      	orrs	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001954:	2b00      	cmp	r3, #0
 8001956:	f000 80a2 	beq.w	8001a9e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	60fb      	str	r3, [r7, #12]
 800195e:	4b57      	ldr	r3, [pc, #348]	; (8001abc <HAL_GPIO_Init+0x2e8>)
 8001960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001962:	4a56      	ldr	r2, [pc, #344]	; (8001abc <HAL_GPIO_Init+0x2e8>)
 8001964:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001968:	6453      	str	r3, [r2, #68]	; 0x44
 800196a:	4b54      	ldr	r3, [pc, #336]	; (8001abc <HAL_GPIO_Init+0x2e8>)
 800196c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800196e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001976:	4a52      	ldr	r2, [pc, #328]	; (8001ac0 <HAL_GPIO_Init+0x2ec>)
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	089b      	lsrs	r3, r3, #2
 800197c:	3302      	adds	r3, #2
 800197e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001982:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	f003 0303 	and.w	r3, r3, #3
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	220f      	movs	r2, #15
 800198e:	fa02 f303 	lsl.w	r3, r2, r3
 8001992:	43db      	mvns	r3, r3
 8001994:	69ba      	ldr	r2, [r7, #24]
 8001996:	4013      	ands	r3, r2
 8001998:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a49      	ldr	r2, [pc, #292]	; (8001ac4 <HAL_GPIO_Init+0x2f0>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d019      	beq.n	80019d6 <HAL_GPIO_Init+0x202>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a48      	ldr	r2, [pc, #288]	; (8001ac8 <HAL_GPIO_Init+0x2f4>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d013      	beq.n	80019d2 <HAL_GPIO_Init+0x1fe>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a47      	ldr	r2, [pc, #284]	; (8001acc <HAL_GPIO_Init+0x2f8>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d00d      	beq.n	80019ce <HAL_GPIO_Init+0x1fa>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a46      	ldr	r2, [pc, #280]	; (8001ad0 <HAL_GPIO_Init+0x2fc>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d007      	beq.n	80019ca <HAL_GPIO_Init+0x1f6>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4a45      	ldr	r2, [pc, #276]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d101      	bne.n	80019c6 <HAL_GPIO_Init+0x1f2>
 80019c2:	2304      	movs	r3, #4
 80019c4:	e008      	b.n	80019d8 <HAL_GPIO_Init+0x204>
 80019c6:	2307      	movs	r3, #7
 80019c8:	e006      	b.n	80019d8 <HAL_GPIO_Init+0x204>
 80019ca:	2303      	movs	r3, #3
 80019cc:	e004      	b.n	80019d8 <HAL_GPIO_Init+0x204>
 80019ce:	2302      	movs	r3, #2
 80019d0:	e002      	b.n	80019d8 <HAL_GPIO_Init+0x204>
 80019d2:	2301      	movs	r3, #1
 80019d4:	e000      	b.n	80019d8 <HAL_GPIO_Init+0x204>
 80019d6:	2300      	movs	r3, #0
 80019d8:	69fa      	ldr	r2, [r7, #28]
 80019da:	f002 0203 	and.w	r2, r2, #3
 80019de:	0092      	lsls	r2, r2, #2
 80019e0:	4093      	lsls	r3, r2
 80019e2:	69ba      	ldr	r2, [r7, #24]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019e8:	4935      	ldr	r1, [pc, #212]	; (8001ac0 <HAL_GPIO_Init+0x2ec>)
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	089b      	lsrs	r3, r3, #2
 80019ee:	3302      	adds	r3, #2
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019f6:	4b38      	ldr	r3, [pc, #224]	; (8001ad8 <HAL_GPIO_Init+0x304>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	43db      	mvns	r3, r3
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	4013      	ands	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d003      	beq.n	8001a1a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a12:	69ba      	ldr	r2, [r7, #24]
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a1a:	4a2f      	ldr	r2, [pc, #188]	; (8001ad8 <HAL_GPIO_Init+0x304>)
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a20:	4b2d      	ldr	r3, [pc, #180]	; (8001ad8 <HAL_GPIO_Init+0x304>)
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d003      	beq.n	8001a44 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a44:	4a24      	ldr	r2, [pc, #144]	; (8001ad8 <HAL_GPIO_Init+0x304>)
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a4a:	4b23      	ldr	r3, [pc, #140]	; (8001ad8 <HAL_GPIO_Init+0x304>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	43db      	mvns	r3, r3
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	4013      	ands	r3, r2
 8001a58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d003      	beq.n	8001a6e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a6e:	4a1a      	ldr	r2, [pc, #104]	; (8001ad8 <HAL_GPIO_Init+0x304>)
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a74:	4b18      	ldr	r3, [pc, #96]	; (8001ad8 <HAL_GPIO_Init+0x304>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	43db      	mvns	r3, r3
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	4013      	ands	r3, r2
 8001a82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d003      	beq.n	8001a98 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a98:	4a0f      	ldr	r2, [pc, #60]	; (8001ad8 <HAL_GPIO_Init+0x304>)
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	61fb      	str	r3, [r7, #28]
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	2b0f      	cmp	r3, #15
 8001aa8:	f67f aea2 	bls.w	80017f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001aac:	bf00      	nop
 8001aae:	bf00      	nop
 8001ab0:	3724      	adds	r7, #36	; 0x24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40013800 	.word	0x40013800
 8001ac4:	40020000 	.word	0x40020000
 8001ac8:	40020400 	.word	0x40020400
 8001acc:	40020800 	.word	0x40020800
 8001ad0:	40020c00 	.word	0x40020c00
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	40013c00 	.word	0x40013c00

08001adc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b086      	sub	sp, #24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d101      	bne.n	8001aee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e267      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d075      	beq.n	8001be6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001afa:	4b88      	ldr	r3, [pc, #544]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f003 030c 	and.w	r3, r3, #12
 8001b02:	2b04      	cmp	r3, #4
 8001b04:	d00c      	beq.n	8001b20 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b06:	4b85      	ldr	r3, [pc, #532]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b0e:	2b08      	cmp	r3, #8
 8001b10:	d112      	bne.n	8001b38 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b12:	4b82      	ldr	r3, [pc, #520]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b1e:	d10b      	bne.n	8001b38 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b20:	4b7e      	ldr	r3, [pc, #504]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d05b      	beq.n	8001be4 <HAL_RCC_OscConfig+0x108>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d157      	bne.n	8001be4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e242      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b40:	d106      	bne.n	8001b50 <HAL_RCC_OscConfig+0x74>
 8001b42:	4b76      	ldr	r3, [pc, #472]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a75      	ldr	r2, [pc, #468]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001b48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b4c:	6013      	str	r3, [r2, #0]
 8001b4e:	e01d      	b.n	8001b8c <HAL_RCC_OscConfig+0xb0>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b58:	d10c      	bne.n	8001b74 <HAL_RCC_OscConfig+0x98>
 8001b5a:	4b70      	ldr	r3, [pc, #448]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a6f      	ldr	r2, [pc, #444]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001b60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b64:	6013      	str	r3, [r2, #0]
 8001b66:	4b6d      	ldr	r3, [pc, #436]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a6c      	ldr	r2, [pc, #432]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001b6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b70:	6013      	str	r3, [r2, #0]
 8001b72:	e00b      	b.n	8001b8c <HAL_RCC_OscConfig+0xb0>
 8001b74:	4b69      	ldr	r3, [pc, #420]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a68      	ldr	r2, [pc, #416]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001b7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b7e:	6013      	str	r3, [r2, #0]
 8001b80:	4b66      	ldr	r3, [pc, #408]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a65      	ldr	r2, [pc, #404]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001b86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d013      	beq.n	8001bbc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b94:	f7ff fd08 	bl	80015a8 <HAL_GetTick>
 8001b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b9a:	e008      	b.n	8001bae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b9c:	f7ff fd04 	bl	80015a8 <HAL_GetTick>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	2b64      	cmp	r3, #100	; 0x64
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e207      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bae:	4b5b      	ldr	r3, [pc, #364]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d0f0      	beq.n	8001b9c <HAL_RCC_OscConfig+0xc0>
 8001bba:	e014      	b.n	8001be6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bbc:	f7ff fcf4 	bl	80015a8 <HAL_GetTick>
 8001bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bc2:	e008      	b.n	8001bd6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bc4:	f7ff fcf0 	bl	80015a8 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	2b64      	cmp	r3, #100	; 0x64
 8001bd0:	d901      	bls.n	8001bd6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e1f3      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bd6:	4b51      	ldr	r3, [pc, #324]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d1f0      	bne.n	8001bc4 <HAL_RCC_OscConfig+0xe8>
 8001be2:	e000      	b.n	8001be6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001be4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d063      	beq.n	8001cba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bf2:	4b4a      	ldr	r3, [pc, #296]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	f003 030c 	and.w	r3, r3, #12
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d00b      	beq.n	8001c16 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bfe:	4b47      	ldr	r3, [pc, #284]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c06:	2b08      	cmp	r3, #8
 8001c08:	d11c      	bne.n	8001c44 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c0a:	4b44      	ldr	r3, [pc, #272]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d116      	bne.n	8001c44 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c16:	4b41      	ldr	r3, [pc, #260]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d005      	beq.n	8001c2e <HAL_RCC_OscConfig+0x152>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d001      	beq.n	8001c2e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e1c7      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c2e:	4b3b      	ldr	r3, [pc, #236]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	4937      	ldr	r1, [pc, #220]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c42:	e03a      	b.n	8001cba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d020      	beq.n	8001c8e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c4c:	4b34      	ldr	r3, [pc, #208]	; (8001d20 <HAL_RCC_OscConfig+0x244>)
 8001c4e:	2201      	movs	r2, #1
 8001c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c52:	f7ff fca9 	bl	80015a8 <HAL_GetTick>
 8001c56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c58:	e008      	b.n	8001c6c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c5a:	f7ff fca5 	bl	80015a8 <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d901      	bls.n	8001c6c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e1a8      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c6c:	4b2b      	ldr	r3, [pc, #172]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0302 	and.w	r3, r3, #2
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d0f0      	beq.n	8001c5a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c78:	4b28      	ldr	r3, [pc, #160]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	691b      	ldr	r3, [r3, #16]
 8001c84:	00db      	lsls	r3, r3, #3
 8001c86:	4925      	ldr	r1, [pc, #148]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	600b      	str	r3, [r1, #0]
 8001c8c:	e015      	b.n	8001cba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c8e:	4b24      	ldr	r3, [pc, #144]	; (8001d20 <HAL_RCC_OscConfig+0x244>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c94:	f7ff fc88 	bl	80015a8 <HAL_GetTick>
 8001c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c9c:	f7ff fc84 	bl	80015a8 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e187      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cae:	4b1b      	ldr	r3, [pc, #108]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d1f0      	bne.n	8001c9c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0308 	and.w	r3, r3, #8
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d036      	beq.n	8001d34 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d016      	beq.n	8001cfc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cce:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <HAL_RCC_OscConfig+0x248>)
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cd4:	f7ff fc68 	bl	80015a8 <HAL_GetTick>
 8001cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cda:	e008      	b.n	8001cee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cdc:	f7ff fc64 	bl	80015a8 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e167      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cee:	4b0b      	ldr	r3, [pc, #44]	; (8001d1c <HAL_RCC_OscConfig+0x240>)
 8001cf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d0f0      	beq.n	8001cdc <HAL_RCC_OscConfig+0x200>
 8001cfa:	e01b      	b.n	8001d34 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cfc:	4b09      	ldr	r3, [pc, #36]	; (8001d24 <HAL_RCC_OscConfig+0x248>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d02:	f7ff fc51 	bl	80015a8 <HAL_GetTick>
 8001d06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d08:	e00e      	b.n	8001d28 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d0a:	f7ff fc4d 	bl	80015a8 <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	2b02      	cmp	r3, #2
 8001d16:	d907      	bls.n	8001d28 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e150      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	42470000 	.word	0x42470000
 8001d24:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d28:	4b88      	ldr	r3, [pc, #544]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001d2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d2c:	f003 0302 	and.w	r3, r3, #2
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d1ea      	bne.n	8001d0a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0304 	and.w	r3, r3, #4
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	f000 8097 	beq.w	8001e70 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d42:	2300      	movs	r3, #0
 8001d44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d46:	4b81      	ldr	r3, [pc, #516]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10f      	bne.n	8001d72 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	60bb      	str	r3, [r7, #8]
 8001d56:	4b7d      	ldr	r3, [pc, #500]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	4a7c      	ldr	r2, [pc, #496]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d60:	6413      	str	r3, [r2, #64]	; 0x40
 8001d62:	4b7a      	ldr	r3, [pc, #488]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6a:	60bb      	str	r3, [r7, #8]
 8001d6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d72:	4b77      	ldr	r3, [pc, #476]	; (8001f50 <HAL_RCC_OscConfig+0x474>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d118      	bne.n	8001db0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d7e:	4b74      	ldr	r3, [pc, #464]	; (8001f50 <HAL_RCC_OscConfig+0x474>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a73      	ldr	r2, [pc, #460]	; (8001f50 <HAL_RCC_OscConfig+0x474>)
 8001d84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d8a:	f7ff fc0d 	bl	80015a8 <HAL_GetTick>
 8001d8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d90:	e008      	b.n	8001da4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d92:	f7ff fc09 	bl	80015a8 <HAL_GetTick>
 8001d96:	4602      	mov	r2, r0
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d901      	bls.n	8001da4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e10c      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da4:	4b6a      	ldr	r3, [pc, #424]	; (8001f50 <HAL_RCC_OscConfig+0x474>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d0f0      	beq.n	8001d92 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d106      	bne.n	8001dc6 <HAL_RCC_OscConfig+0x2ea>
 8001db8:	4b64      	ldr	r3, [pc, #400]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dbc:	4a63      	ldr	r2, [pc, #396]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001dbe:	f043 0301 	orr.w	r3, r3, #1
 8001dc2:	6713      	str	r3, [r2, #112]	; 0x70
 8001dc4:	e01c      	b.n	8001e00 <HAL_RCC_OscConfig+0x324>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	2b05      	cmp	r3, #5
 8001dcc:	d10c      	bne.n	8001de8 <HAL_RCC_OscConfig+0x30c>
 8001dce:	4b5f      	ldr	r3, [pc, #380]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001dd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dd2:	4a5e      	ldr	r2, [pc, #376]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001dd4:	f043 0304 	orr.w	r3, r3, #4
 8001dd8:	6713      	str	r3, [r2, #112]	; 0x70
 8001dda:	4b5c      	ldr	r3, [pc, #368]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dde:	4a5b      	ldr	r2, [pc, #364]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001de0:	f043 0301 	orr.w	r3, r3, #1
 8001de4:	6713      	str	r3, [r2, #112]	; 0x70
 8001de6:	e00b      	b.n	8001e00 <HAL_RCC_OscConfig+0x324>
 8001de8:	4b58      	ldr	r3, [pc, #352]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001dea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dec:	4a57      	ldr	r2, [pc, #348]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001dee:	f023 0301 	bic.w	r3, r3, #1
 8001df2:	6713      	str	r3, [r2, #112]	; 0x70
 8001df4:	4b55      	ldr	r3, [pc, #340]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001df6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001df8:	4a54      	ldr	r2, [pc, #336]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001dfa:	f023 0304 	bic.w	r3, r3, #4
 8001dfe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d015      	beq.n	8001e34 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e08:	f7ff fbce 	bl	80015a8 <HAL_GetTick>
 8001e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e0e:	e00a      	b.n	8001e26 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e10:	f7ff fbca 	bl	80015a8 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d901      	bls.n	8001e26 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e0cb      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e26:	4b49      	ldr	r3, [pc, #292]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001e28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e2a:	f003 0302 	and.w	r3, r3, #2
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d0ee      	beq.n	8001e10 <HAL_RCC_OscConfig+0x334>
 8001e32:	e014      	b.n	8001e5e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e34:	f7ff fbb8 	bl	80015a8 <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e3a:	e00a      	b.n	8001e52 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e3c:	f7ff fbb4 	bl	80015a8 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d901      	bls.n	8001e52 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e0b5      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e52:	4b3e      	ldr	r3, [pc, #248]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001e54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d1ee      	bne.n	8001e3c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e5e:	7dfb      	ldrb	r3, [r7, #23]
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d105      	bne.n	8001e70 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e64:	4b39      	ldr	r3, [pc, #228]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e68:	4a38      	ldr	r2, [pc, #224]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001e6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e6e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	699b      	ldr	r3, [r3, #24]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	f000 80a1 	beq.w	8001fbc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e7a:	4b34      	ldr	r3, [pc, #208]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 030c 	and.w	r3, r3, #12
 8001e82:	2b08      	cmp	r3, #8
 8001e84:	d05c      	beq.n	8001f40 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	699b      	ldr	r3, [r3, #24]
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d141      	bne.n	8001f12 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e8e:	4b31      	ldr	r3, [pc, #196]	; (8001f54 <HAL_RCC_OscConfig+0x478>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e94:	f7ff fb88 	bl	80015a8 <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e9c:	f7ff fb84 	bl	80015a8 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e087      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eae:	4b27      	ldr	r3, [pc, #156]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1f0      	bne.n	8001e9c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	69da      	ldr	r2, [r3, #28]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a1b      	ldr	r3, [r3, #32]
 8001ec2:	431a      	orrs	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec8:	019b      	lsls	r3, r3, #6
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed0:	085b      	lsrs	r3, r3, #1
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	041b      	lsls	r3, r3, #16
 8001ed6:	431a      	orrs	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001edc:	061b      	lsls	r3, r3, #24
 8001ede:	491b      	ldr	r1, [pc, #108]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ee4:	4b1b      	ldr	r3, [pc, #108]	; (8001f54 <HAL_RCC_OscConfig+0x478>)
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eea:	f7ff fb5d 	bl	80015a8 <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ef0:	e008      	b.n	8001f04 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ef2:	f7ff fb59 	bl	80015a8 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d901      	bls.n	8001f04 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	e05c      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f04:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d0f0      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x416>
 8001f10:	e054      	b.n	8001fbc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f12:	4b10      	ldr	r3, [pc, #64]	; (8001f54 <HAL_RCC_OscConfig+0x478>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f18:	f7ff fb46 	bl	80015a8 <HAL_GetTick>
 8001f1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f1e:	e008      	b.n	8001f32 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f20:	f7ff fb42 	bl	80015a8 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e045      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f32:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <HAL_RCC_OscConfig+0x470>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1f0      	bne.n	8001f20 <HAL_RCC_OscConfig+0x444>
 8001f3e:	e03d      	b.n	8001fbc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d107      	bne.n	8001f58 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e038      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
 8001f4c:	40023800 	.word	0x40023800
 8001f50:	40007000 	.word	0x40007000
 8001f54:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f58:	4b1b      	ldr	r3, [pc, #108]	; (8001fc8 <HAL_RCC_OscConfig+0x4ec>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	699b      	ldr	r3, [r3, #24]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d028      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d121      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d11a      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f82:	68fa      	ldr	r2, [r7, #12]
 8001f84:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001f88:	4013      	ands	r3, r2
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001f8e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d111      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9e:	085b      	lsrs	r3, r3, #1
 8001fa0:	3b01      	subs	r3, #1
 8001fa2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d107      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d001      	beq.n	8001fbc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e000      	b.n	8001fbe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001fbc:	2300      	movs	r3, #0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3718      	adds	r7, #24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40023800 	.word	0x40023800

08001fcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d101      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e0cc      	b.n	800217a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fe0:	4b68      	ldr	r3, [pc, #416]	; (8002184 <HAL_RCC_ClockConfig+0x1b8>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d90c      	bls.n	8002008 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fee:	4b65      	ldr	r3, [pc, #404]	; (8002184 <HAL_RCC_ClockConfig+0x1b8>)
 8001ff0:	683a      	ldr	r2, [r7, #0]
 8001ff2:	b2d2      	uxtb	r2, r2
 8001ff4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ff6:	4b63      	ldr	r3, [pc, #396]	; (8002184 <HAL_RCC_ClockConfig+0x1b8>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0307 	and.w	r3, r3, #7
 8001ffe:	683a      	ldr	r2, [r7, #0]
 8002000:	429a      	cmp	r2, r3
 8002002:	d001      	beq.n	8002008 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e0b8      	b.n	800217a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	2b00      	cmp	r3, #0
 8002012:	d020      	beq.n	8002056 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0304 	and.w	r3, r3, #4
 800201c:	2b00      	cmp	r3, #0
 800201e:	d005      	beq.n	800202c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002020:	4b59      	ldr	r3, [pc, #356]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	4a58      	ldr	r2, [pc, #352]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 8002026:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800202a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0308 	and.w	r3, r3, #8
 8002034:	2b00      	cmp	r3, #0
 8002036:	d005      	beq.n	8002044 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002038:	4b53      	ldr	r3, [pc, #332]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	4a52      	ldr	r2, [pc, #328]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 800203e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002042:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002044:	4b50      	ldr	r3, [pc, #320]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	494d      	ldr	r1, [pc, #308]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 8002052:	4313      	orrs	r3, r2
 8002054:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	2b00      	cmp	r3, #0
 8002060:	d044      	beq.n	80020ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d107      	bne.n	800207a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800206a:	4b47      	ldr	r3, [pc, #284]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d119      	bne.n	80020aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e07f      	b.n	800217a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	2b02      	cmp	r3, #2
 8002080:	d003      	beq.n	800208a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002086:	2b03      	cmp	r3, #3
 8002088:	d107      	bne.n	800209a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800208a:	4b3f      	ldr	r3, [pc, #252]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d109      	bne.n	80020aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e06f      	b.n	800217a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800209a:	4b3b      	ldr	r3, [pc, #236]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0302 	and.w	r3, r3, #2
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d101      	bne.n	80020aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e067      	b.n	800217a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020aa:	4b37      	ldr	r3, [pc, #220]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f023 0203 	bic.w	r2, r3, #3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	4934      	ldr	r1, [pc, #208]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020bc:	f7ff fa74 	bl	80015a8 <HAL_GetTick>
 80020c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020c2:	e00a      	b.n	80020da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020c4:	f7ff fa70 	bl	80015a8 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e04f      	b.n	800217a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020da:	4b2b      	ldr	r3, [pc, #172]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f003 020c 	and.w	r2, r3, #12
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d1eb      	bne.n	80020c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020ec:	4b25      	ldr	r3, [pc, #148]	; (8002184 <HAL_RCC_ClockConfig+0x1b8>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0307 	and.w	r3, r3, #7
 80020f4:	683a      	ldr	r2, [r7, #0]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d20c      	bcs.n	8002114 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020fa:	4b22      	ldr	r3, [pc, #136]	; (8002184 <HAL_RCC_ClockConfig+0x1b8>)
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002102:	4b20      	ldr	r3, [pc, #128]	; (8002184 <HAL_RCC_ClockConfig+0x1b8>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	683a      	ldr	r2, [r7, #0]
 800210c:	429a      	cmp	r2, r3
 800210e:	d001      	beq.n	8002114 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e032      	b.n	800217a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0304 	and.w	r3, r3, #4
 800211c:	2b00      	cmp	r3, #0
 800211e:	d008      	beq.n	8002132 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002120:	4b19      	ldr	r3, [pc, #100]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	4916      	ldr	r1, [pc, #88]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 800212e:	4313      	orrs	r3, r2
 8002130:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0308 	and.w	r3, r3, #8
 800213a:	2b00      	cmp	r3, #0
 800213c:	d009      	beq.n	8002152 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800213e:	4b12      	ldr	r3, [pc, #72]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	00db      	lsls	r3, r3, #3
 800214c:	490e      	ldr	r1, [pc, #56]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 800214e:	4313      	orrs	r3, r2
 8002150:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002152:	f000 f821 	bl	8002198 <HAL_RCC_GetSysClockFreq>
 8002156:	4602      	mov	r2, r0
 8002158:	4b0b      	ldr	r3, [pc, #44]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	091b      	lsrs	r3, r3, #4
 800215e:	f003 030f 	and.w	r3, r3, #15
 8002162:	490a      	ldr	r1, [pc, #40]	; (800218c <HAL_RCC_ClockConfig+0x1c0>)
 8002164:	5ccb      	ldrb	r3, [r1, r3]
 8002166:	fa22 f303 	lsr.w	r3, r2, r3
 800216a:	4a09      	ldr	r2, [pc, #36]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800216c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800216e:	4b09      	ldr	r3, [pc, #36]	; (8002194 <HAL_RCC_ClockConfig+0x1c8>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4618      	mov	r0, r3
 8002174:	f7ff f9d4 	bl	8001520 <HAL_InitTick>

  return HAL_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3710      	adds	r7, #16
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40023c00 	.word	0x40023c00
 8002188:	40023800 	.word	0x40023800
 800218c:	08003528 	.word	0x08003528
 8002190:	20000004 	.word	0x20000004
 8002194:	20000008 	.word	0x20000008

08002198 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002198:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800219c:	b094      	sub	sp, #80	; 0x50
 800219e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80021a0:	2300      	movs	r3, #0
 80021a2:	647b      	str	r3, [r7, #68]	; 0x44
 80021a4:	2300      	movs	r3, #0
 80021a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80021a8:	2300      	movs	r3, #0
 80021aa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80021ac:	2300      	movs	r3, #0
 80021ae:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021b0:	4b79      	ldr	r3, [pc, #484]	; (8002398 <HAL_RCC_GetSysClockFreq+0x200>)
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f003 030c 	and.w	r3, r3, #12
 80021b8:	2b08      	cmp	r3, #8
 80021ba:	d00d      	beq.n	80021d8 <HAL_RCC_GetSysClockFreq+0x40>
 80021bc:	2b08      	cmp	r3, #8
 80021be:	f200 80e1 	bhi.w	8002384 <HAL_RCC_GetSysClockFreq+0x1ec>
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d002      	beq.n	80021cc <HAL_RCC_GetSysClockFreq+0x34>
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	d003      	beq.n	80021d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80021ca:	e0db      	b.n	8002384 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021cc:	4b73      	ldr	r3, [pc, #460]	; (800239c <HAL_RCC_GetSysClockFreq+0x204>)
 80021ce:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80021d0:	e0db      	b.n	800238a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80021d2:	4b73      	ldr	r3, [pc, #460]	; (80023a0 <HAL_RCC_GetSysClockFreq+0x208>)
 80021d4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80021d6:	e0d8      	b.n	800238a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021d8:	4b6f      	ldr	r3, [pc, #444]	; (8002398 <HAL_RCC_GetSysClockFreq+0x200>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80021e0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021e2:	4b6d      	ldr	r3, [pc, #436]	; (8002398 <HAL_RCC_GetSysClockFreq+0x200>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d063      	beq.n	80022b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021ee:	4b6a      	ldr	r3, [pc, #424]	; (8002398 <HAL_RCC_GetSysClockFreq+0x200>)
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	099b      	lsrs	r3, r3, #6
 80021f4:	2200      	movs	r2, #0
 80021f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80021f8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80021fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002200:	633b      	str	r3, [r7, #48]	; 0x30
 8002202:	2300      	movs	r3, #0
 8002204:	637b      	str	r3, [r7, #52]	; 0x34
 8002206:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800220a:	4622      	mov	r2, r4
 800220c:	462b      	mov	r3, r5
 800220e:	f04f 0000 	mov.w	r0, #0
 8002212:	f04f 0100 	mov.w	r1, #0
 8002216:	0159      	lsls	r1, r3, #5
 8002218:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800221c:	0150      	lsls	r0, r2, #5
 800221e:	4602      	mov	r2, r0
 8002220:	460b      	mov	r3, r1
 8002222:	4621      	mov	r1, r4
 8002224:	1a51      	subs	r1, r2, r1
 8002226:	6139      	str	r1, [r7, #16]
 8002228:	4629      	mov	r1, r5
 800222a:	eb63 0301 	sbc.w	r3, r3, r1
 800222e:	617b      	str	r3, [r7, #20]
 8002230:	f04f 0200 	mov.w	r2, #0
 8002234:	f04f 0300 	mov.w	r3, #0
 8002238:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800223c:	4659      	mov	r1, fp
 800223e:	018b      	lsls	r3, r1, #6
 8002240:	4651      	mov	r1, sl
 8002242:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002246:	4651      	mov	r1, sl
 8002248:	018a      	lsls	r2, r1, #6
 800224a:	4651      	mov	r1, sl
 800224c:	ebb2 0801 	subs.w	r8, r2, r1
 8002250:	4659      	mov	r1, fp
 8002252:	eb63 0901 	sbc.w	r9, r3, r1
 8002256:	f04f 0200 	mov.w	r2, #0
 800225a:	f04f 0300 	mov.w	r3, #0
 800225e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002262:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002266:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800226a:	4690      	mov	r8, r2
 800226c:	4699      	mov	r9, r3
 800226e:	4623      	mov	r3, r4
 8002270:	eb18 0303 	adds.w	r3, r8, r3
 8002274:	60bb      	str	r3, [r7, #8]
 8002276:	462b      	mov	r3, r5
 8002278:	eb49 0303 	adc.w	r3, r9, r3
 800227c:	60fb      	str	r3, [r7, #12]
 800227e:	f04f 0200 	mov.w	r2, #0
 8002282:	f04f 0300 	mov.w	r3, #0
 8002286:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800228a:	4629      	mov	r1, r5
 800228c:	024b      	lsls	r3, r1, #9
 800228e:	4621      	mov	r1, r4
 8002290:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002294:	4621      	mov	r1, r4
 8002296:	024a      	lsls	r2, r1, #9
 8002298:	4610      	mov	r0, r2
 800229a:	4619      	mov	r1, r3
 800229c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800229e:	2200      	movs	r2, #0
 80022a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80022a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80022a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80022a8:	f7fe fc08 	bl	8000abc <__aeabi_uldivmod>
 80022ac:	4602      	mov	r2, r0
 80022ae:	460b      	mov	r3, r1
 80022b0:	4613      	mov	r3, r2
 80022b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022b4:	e058      	b.n	8002368 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022b6:	4b38      	ldr	r3, [pc, #224]	; (8002398 <HAL_RCC_GetSysClockFreq+0x200>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	099b      	lsrs	r3, r3, #6
 80022bc:	2200      	movs	r2, #0
 80022be:	4618      	mov	r0, r3
 80022c0:	4611      	mov	r1, r2
 80022c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80022c6:	623b      	str	r3, [r7, #32]
 80022c8:	2300      	movs	r3, #0
 80022ca:	627b      	str	r3, [r7, #36]	; 0x24
 80022cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80022d0:	4642      	mov	r2, r8
 80022d2:	464b      	mov	r3, r9
 80022d4:	f04f 0000 	mov.w	r0, #0
 80022d8:	f04f 0100 	mov.w	r1, #0
 80022dc:	0159      	lsls	r1, r3, #5
 80022de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022e2:	0150      	lsls	r0, r2, #5
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	4641      	mov	r1, r8
 80022ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80022ee:	4649      	mov	r1, r9
 80022f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80022f4:	f04f 0200 	mov.w	r2, #0
 80022f8:	f04f 0300 	mov.w	r3, #0
 80022fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002300:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002304:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002308:	ebb2 040a 	subs.w	r4, r2, sl
 800230c:	eb63 050b 	sbc.w	r5, r3, fp
 8002310:	f04f 0200 	mov.w	r2, #0
 8002314:	f04f 0300 	mov.w	r3, #0
 8002318:	00eb      	lsls	r3, r5, #3
 800231a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800231e:	00e2      	lsls	r2, r4, #3
 8002320:	4614      	mov	r4, r2
 8002322:	461d      	mov	r5, r3
 8002324:	4643      	mov	r3, r8
 8002326:	18e3      	adds	r3, r4, r3
 8002328:	603b      	str	r3, [r7, #0]
 800232a:	464b      	mov	r3, r9
 800232c:	eb45 0303 	adc.w	r3, r5, r3
 8002330:	607b      	str	r3, [r7, #4]
 8002332:	f04f 0200 	mov.w	r2, #0
 8002336:	f04f 0300 	mov.w	r3, #0
 800233a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800233e:	4629      	mov	r1, r5
 8002340:	028b      	lsls	r3, r1, #10
 8002342:	4621      	mov	r1, r4
 8002344:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002348:	4621      	mov	r1, r4
 800234a:	028a      	lsls	r2, r1, #10
 800234c:	4610      	mov	r0, r2
 800234e:	4619      	mov	r1, r3
 8002350:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002352:	2200      	movs	r2, #0
 8002354:	61bb      	str	r3, [r7, #24]
 8002356:	61fa      	str	r2, [r7, #28]
 8002358:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800235c:	f7fe fbae 	bl	8000abc <__aeabi_uldivmod>
 8002360:	4602      	mov	r2, r0
 8002362:	460b      	mov	r3, r1
 8002364:	4613      	mov	r3, r2
 8002366:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002368:	4b0b      	ldr	r3, [pc, #44]	; (8002398 <HAL_RCC_GetSysClockFreq+0x200>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	0c1b      	lsrs	r3, r3, #16
 800236e:	f003 0303 	and.w	r3, r3, #3
 8002372:	3301      	adds	r3, #1
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002378:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800237a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800237c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002380:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002382:	e002      	b.n	800238a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002384:	4b05      	ldr	r3, [pc, #20]	; (800239c <HAL_RCC_GetSysClockFreq+0x204>)
 8002386:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002388:	bf00      	nop
    }
  }
  return sysclockfreq;
 800238a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800238c:	4618      	mov	r0, r3
 800238e:	3750      	adds	r7, #80	; 0x50
 8002390:	46bd      	mov	sp, r7
 8002392:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002396:	bf00      	nop
 8002398:	40023800 	.word	0x40023800
 800239c:	00f42400 	.word	0x00f42400
 80023a0:	007a1200 	.word	0x007a1200

080023a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023a8:	4b03      	ldr	r3, [pc, #12]	; (80023b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80023aa:	681b      	ldr	r3, [r3, #0]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	20000004 	.word	0x20000004

080023bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023c0:	f7ff fff0 	bl	80023a4 <HAL_RCC_GetHCLKFreq>
 80023c4:	4602      	mov	r2, r0
 80023c6:	4b05      	ldr	r3, [pc, #20]	; (80023dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	0a9b      	lsrs	r3, r3, #10
 80023cc:	f003 0307 	and.w	r3, r3, #7
 80023d0:	4903      	ldr	r1, [pc, #12]	; (80023e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023d2:	5ccb      	ldrb	r3, [r1, r3]
 80023d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023d8:	4618      	mov	r0, r3
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40023800 	.word	0x40023800
 80023e0:	08003538 	.word	0x08003538

080023e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023e8:	f7ff ffdc 	bl	80023a4 <HAL_RCC_GetHCLKFreq>
 80023ec:	4602      	mov	r2, r0
 80023ee:	4b05      	ldr	r3, [pc, #20]	; (8002404 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	0b5b      	lsrs	r3, r3, #13
 80023f4:	f003 0307 	and.w	r3, r3, #7
 80023f8:	4903      	ldr	r1, [pc, #12]	; (8002408 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023fa:	5ccb      	ldrb	r3, [r1, r3]
 80023fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002400:	4618      	mov	r0, r3
 8002402:	bd80      	pop	{r7, pc}
 8002404:	40023800 	.word	0x40023800
 8002408:	08003538 	.word	0x08003538

0800240c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e03f      	b.n	800249e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d106      	bne.n	8002438 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f7fe ff6e 	bl	8001314 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2224      	movs	r2, #36	; 0x24
 800243c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	68da      	ldr	r2, [r3, #12]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800244e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f000 f929 	bl	80026a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	691a      	ldr	r2, [r3, #16]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002464:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	695a      	ldr	r2, [r3, #20]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002474:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	68da      	ldr	r2, [r3, #12]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002484:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2220      	movs	r2, #32
 8002490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2220      	movs	r2, #32
 8002498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b08a      	sub	sp, #40	; 0x28
 80024aa:	af02      	add	r7, sp, #8
 80024ac:	60f8      	str	r0, [r7, #12]
 80024ae:	60b9      	str	r1, [r7, #8]
 80024b0:	603b      	str	r3, [r7, #0]
 80024b2:	4613      	mov	r3, r2
 80024b4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80024b6:	2300      	movs	r3, #0
 80024b8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	2b20      	cmp	r3, #32
 80024c4:	d17c      	bne.n	80025c0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d002      	beq.n	80024d2 <HAL_UART_Transmit+0x2c>
 80024cc:	88fb      	ldrh	r3, [r7, #6]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e075      	b.n	80025c2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d101      	bne.n	80024e4 <HAL_UART_Transmit+0x3e>
 80024e0:	2302      	movs	r3, #2
 80024e2:	e06e      	b.n	80025c2 <HAL_UART_Transmit+0x11c>
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2200      	movs	r2, #0
 80024f0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2221      	movs	r2, #33	; 0x21
 80024f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024fa:	f7ff f855 	bl	80015a8 <HAL_GetTick>
 80024fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	88fa      	ldrh	r2, [r7, #6]
 8002504:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	88fa      	ldrh	r2, [r7, #6]
 800250a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002514:	d108      	bne.n	8002528 <HAL_UART_Transmit+0x82>
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d104      	bne.n	8002528 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800251e:	2300      	movs	r3, #0
 8002520:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	61bb      	str	r3, [r7, #24]
 8002526:	e003      	b.n	8002530 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800252c:	2300      	movs	r3, #0
 800252e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2200      	movs	r2, #0
 8002534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002538:	e02a      	b.n	8002590 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	9300      	str	r3, [sp, #0]
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	2200      	movs	r2, #0
 8002542:	2180      	movs	r1, #128	; 0x80
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f000 f840 	bl	80025ca <UART_WaitOnFlagUntilTimeout>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e036      	b.n	80025c2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10b      	bne.n	8002572 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	881b      	ldrh	r3, [r3, #0]
 800255e:	461a      	mov	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002568:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	3302      	adds	r3, #2
 800256e:	61bb      	str	r3, [r7, #24]
 8002570:	e007      	b.n	8002582 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	781a      	ldrb	r2, [r3, #0]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	3301      	adds	r3, #1
 8002580:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002586:	b29b      	uxth	r3, r3
 8002588:	3b01      	subs	r3, #1
 800258a:	b29a      	uxth	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002594:	b29b      	uxth	r3, r3
 8002596:	2b00      	cmp	r3, #0
 8002598:	d1cf      	bne.n	800253a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	2200      	movs	r2, #0
 80025a2:	2140      	movs	r1, #64	; 0x40
 80025a4:	68f8      	ldr	r0, [r7, #12]
 80025a6:	f000 f810 	bl	80025ca <UART_WaitOnFlagUntilTimeout>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e006      	b.n	80025c2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2220      	movs	r2, #32
 80025b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80025bc:	2300      	movs	r3, #0
 80025be:	e000      	b.n	80025c2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80025c0:	2302      	movs	r3, #2
  }
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3720      	adds	r7, #32
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b090      	sub	sp, #64	; 0x40
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	60f8      	str	r0, [r7, #12]
 80025d2:	60b9      	str	r1, [r7, #8]
 80025d4:	603b      	str	r3, [r7, #0]
 80025d6:	4613      	mov	r3, r2
 80025d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025da:	e050      	b.n	800267e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025e2:	d04c      	beq.n	800267e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80025e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d007      	beq.n	80025fa <UART_WaitOnFlagUntilTimeout+0x30>
 80025ea:	f7fe ffdd 	bl	80015a8 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d241      	bcs.n	800267e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	330c      	adds	r3, #12
 8002600:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002604:	e853 3f00 	ldrex	r3, [r3]
 8002608:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800260a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002610:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	330c      	adds	r3, #12
 8002618:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800261a:	637a      	str	r2, [r7, #52]	; 0x34
 800261c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800261e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002620:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002622:	e841 2300 	strex	r3, r2, [r1]
 8002626:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1e5      	bne.n	80025fa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	3314      	adds	r3, #20
 8002634:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	e853 3f00 	ldrex	r3, [r3]
 800263c:	613b      	str	r3, [r7, #16]
   return(result);
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	f023 0301 	bic.w	r3, r3, #1
 8002644:	63bb      	str	r3, [r7, #56]	; 0x38
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	3314      	adds	r3, #20
 800264c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800264e:	623a      	str	r2, [r7, #32]
 8002650:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002652:	69f9      	ldr	r1, [r7, #28]
 8002654:	6a3a      	ldr	r2, [r7, #32]
 8002656:	e841 2300 	strex	r3, r2, [r1]
 800265a:	61bb      	str	r3, [r7, #24]
   return(result);
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1e5      	bne.n	800262e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2220      	movs	r2, #32
 8002666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2220      	movs	r2, #32
 800266e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e00f      	b.n	800269e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	4013      	ands	r3, r2
 8002688:	68ba      	ldr	r2, [r7, #8]
 800268a:	429a      	cmp	r2, r3
 800268c:	bf0c      	ite	eq
 800268e:	2301      	moveq	r3, #1
 8002690:	2300      	movne	r3, #0
 8002692:	b2db      	uxtb	r3, r3
 8002694:	461a      	mov	r2, r3
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	429a      	cmp	r2, r3
 800269a:	d09f      	beq.n	80025dc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3740      	adds	r7, #64	; 0x40
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
	...

080026a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026ac:	b0c0      	sub	sp, #256	; 0x100
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80026c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026c4:	68d9      	ldr	r1, [r3, #12]
 80026c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	ea40 0301 	orr.w	r3, r0, r1
 80026d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	431a      	orrs	r2, r3
 80026e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026e4:	695b      	ldr	r3, [r3, #20]
 80026e6:	431a      	orrs	r2, r3
 80026e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80026f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002700:	f021 010c 	bic.w	r1, r1, #12
 8002704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800270e:	430b      	orrs	r3, r1
 8002710:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800271e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002722:	6999      	ldr	r1, [r3, #24]
 8002724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	ea40 0301 	orr.w	r3, r0, r1
 800272e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	4b8f      	ldr	r3, [pc, #572]	; (8002974 <UART_SetConfig+0x2cc>)
 8002738:	429a      	cmp	r2, r3
 800273a:	d005      	beq.n	8002748 <UART_SetConfig+0xa0>
 800273c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	4b8d      	ldr	r3, [pc, #564]	; (8002978 <UART_SetConfig+0x2d0>)
 8002744:	429a      	cmp	r2, r3
 8002746:	d104      	bne.n	8002752 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002748:	f7ff fe4c 	bl	80023e4 <HAL_RCC_GetPCLK2Freq>
 800274c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002750:	e003      	b.n	800275a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002752:	f7ff fe33 	bl	80023bc <HAL_RCC_GetPCLK1Freq>
 8002756:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800275a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800275e:	69db      	ldr	r3, [r3, #28]
 8002760:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002764:	f040 810c 	bne.w	8002980 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002768:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800276c:	2200      	movs	r2, #0
 800276e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002772:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002776:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800277a:	4622      	mov	r2, r4
 800277c:	462b      	mov	r3, r5
 800277e:	1891      	adds	r1, r2, r2
 8002780:	65b9      	str	r1, [r7, #88]	; 0x58
 8002782:	415b      	adcs	r3, r3
 8002784:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002786:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800278a:	4621      	mov	r1, r4
 800278c:	eb12 0801 	adds.w	r8, r2, r1
 8002790:	4629      	mov	r1, r5
 8002792:	eb43 0901 	adc.w	r9, r3, r1
 8002796:	f04f 0200 	mov.w	r2, #0
 800279a:	f04f 0300 	mov.w	r3, #0
 800279e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80027a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80027a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80027aa:	4690      	mov	r8, r2
 80027ac:	4699      	mov	r9, r3
 80027ae:	4623      	mov	r3, r4
 80027b0:	eb18 0303 	adds.w	r3, r8, r3
 80027b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80027b8:	462b      	mov	r3, r5
 80027ba:	eb49 0303 	adc.w	r3, r9, r3
 80027be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80027c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80027ce:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80027d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80027d6:	460b      	mov	r3, r1
 80027d8:	18db      	adds	r3, r3, r3
 80027da:	653b      	str	r3, [r7, #80]	; 0x50
 80027dc:	4613      	mov	r3, r2
 80027de:	eb42 0303 	adc.w	r3, r2, r3
 80027e2:	657b      	str	r3, [r7, #84]	; 0x54
 80027e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80027e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80027ec:	f7fe f966 	bl	8000abc <__aeabi_uldivmod>
 80027f0:	4602      	mov	r2, r0
 80027f2:	460b      	mov	r3, r1
 80027f4:	4b61      	ldr	r3, [pc, #388]	; (800297c <UART_SetConfig+0x2d4>)
 80027f6:	fba3 2302 	umull	r2, r3, r3, r2
 80027fa:	095b      	lsrs	r3, r3, #5
 80027fc:	011c      	lsls	r4, r3, #4
 80027fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002802:	2200      	movs	r2, #0
 8002804:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002808:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800280c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002810:	4642      	mov	r2, r8
 8002812:	464b      	mov	r3, r9
 8002814:	1891      	adds	r1, r2, r2
 8002816:	64b9      	str	r1, [r7, #72]	; 0x48
 8002818:	415b      	adcs	r3, r3
 800281a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800281c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002820:	4641      	mov	r1, r8
 8002822:	eb12 0a01 	adds.w	sl, r2, r1
 8002826:	4649      	mov	r1, r9
 8002828:	eb43 0b01 	adc.w	fp, r3, r1
 800282c:	f04f 0200 	mov.w	r2, #0
 8002830:	f04f 0300 	mov.w	r3, #0
 8002834:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002838:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800283c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002840:	4692      	mov	sl, r2
 8002842:	469b      	mov	fp, r3
 8002844:	4643      	mov	r3, r8
 8002846:	eb1a 0303 	adds.w	r3, sl, r3
 800284a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800284e:	464b      	mov	r3, r9
 8002850:	eb4b 0303 	adc.w	r3, fp, r3
 8002854:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002864:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002868:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800286c:	460b      	mov	r3, r1
 800286e:	18db      	adds	r3, r3, r3
 8002870:	643b      	str	r3, [r7, #64]	; 0x40
 8002872:	4613      	mov	r3, r2
 8002874:	eb42 0303 	adc.w	r3, r2, r3
 8002878:	647b      	str	r3, [r7, #68]	; 0x44
 800287a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800287e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002882:	f7fe f91b 	bl	8000abc <__aeabi_uldivmod>
 8002886:	4602      	mov	r2, r0
 8002888:	460b      	mov	r3, r1
 800288a:	4611      	mov	r1, r2
 800288c:	4b3b      	ldr	r3, [pc, #236]	; (800297c <UART_SetConfig+0x2d4>)
 800288e:	fba3 2301 	umull	r2, r3, r3, r1
 8002892:	095b      	lsrs	r3, r3, #5
 8002894:	2264      	movs	r2, #100	; 0x64
 8002896:	fb02 f303 	mul.w	r3, r2, r3
 800289a:	1acb      	subs	r3, r1, r3
 800289c:	00db      	lsls	r3, r3, #3
 800289e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80028a2:	4b36      	ldr	r3, [pc, #216]	; (800297c <UART_SetConfig+0x2d4>)
 80028a4:	fba3 2302 	umull	r2, r3, r3, r2
 80028a8:	095b      	lsrs	r3, r3, #5
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80028b0:	441c      	add	r4, r3
 80028b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028b6:	2200      	movs	r2, #0
 80028b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80028bc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80028c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80028c4:	4642      	mov	r2, r8
 80028c6:	464b      	mov	r3, r9
 80028c8:	1891      	adds	r1, r2, r2
 80028ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80028cc:	415b      	adcs	r3, r3
 80028ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80028d4:	4641      	mov	r1, r8
 80028d6:	1851      	adds	r1, r2, r1
 80028d8:	6339      	str	r1, [r7, #48]	; 0x30
 80028da:	4649      	mov	r1, r9
 80028dc:	414b      	adcs	r3, r1
 80028de:	637b      	str	r3, [r7, #52]	; 0x34
 80028e0:	f04f 0200 	mov.w	r2, #0
 80028e4:	f04f 0300 	mov.w	r3, #0
 80028e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80028ec:	4659      	mov	r1, fp
 80028ee:	00cb      	lsls	r3, r1, #3
 80028f0:	4651      	mov	r1, sl
 80028f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028f6:	4651      	mov	r1, sl
 80028f8:	00ca      	lsls	r2, r1, #3
 80028fa:	4610      	mov	r0, r2
 80028fc:	4619      	mov	r1, r3
 80028fe:	4603      	mov	r3, r0
 8002900:	4642      	mov	r2, r8
 8002902:	189b      	adds	r3, r3, r2
 8002904:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002908:	464b      	mov	r3, r9
 800290a:	460a      	mov	r2, r1
 800290c:	eb42 0303 	adc.w	r3, r2, r3
 8002910:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002920:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002924:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002928:	460b      	mov	r3, r1
 800292a:	18db      	adds	r3, r3, r3
 800292c:	62bb      	str	r3, [r7, #40]	; 0x28
 800292e:	4613      	mov	r3, r2
 8002930:	eb42 0303 	adc.w	r3, r2, r3
 8002934:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002936:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800293a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800293e:	f7fe f8bd 	bl	8000abc <__aeabi_uldivmod>
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	4b0d      	ldr	r3, [pc, #52]	; (800297c <UART_SetConfig+0x2d4>)
 8002948:	fba3 1302 	umull	r1, r3, r3, r2
 800294c:	095b      	lsrs	r3, r3, #5
 800294e:	2164      	movs	r1, #100	; 0x64
 8002950:	fb01 f303 	mul.w	r3, r1, r3
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	00db      	lsls	r3, r3, #3
 8002958:	3332      	adds	r3, #50	; 0x32
 800295a:	4a08      	ldr	r2, [pc, #32]	; (800297c <UART_SetConfig+0x2d4>)
 800295c:	fba2 2303 	umull	r2, r3, r2, r3
 8002960:	095b      	lsrs	r3, r3, #5
 8002962:	f003 0207 	and.w	r2, r3, #7
 8002966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4422      	add	r2, r4
 800296e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002970:	e105      	b.n	8002b7e <UART_SetConfig+0x4d6>
 8002972:	bf00      	nop
 8002974:	40011000 	.word	0x40011000
 8002978:	40011400 	.word	0x40011400
 800297c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002980:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002984:	2200      	movs	r2, #0
 8002986:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800298a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800298e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002992:	4642      	mov	r2, r8
 8002994:	464b      	mov	r3, r9
 8002996:	1891      	adds	r1, r2, r2
 8002998:	6239      	str	r1, [r7, #32]
 800299a:	415b      	adcs	r3, r3
 800299c:	627b      	str	r3, [r7, #36]	; 0x24
 800299e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80029a2:	4641      	mov	r1, r8
 80029a4:	1854      	adds	r4, r2, r1
 80029a6:	4649      	mov	r1, r9
 80029a8:	eb43 0501 	adc.w	r5, r3, r1
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	f04f 0300 	mov.w	r3, #0
 80029b4:	00eb      	lsls	r3, r5, #3
 80029b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029ba:	00e2      	lsls	r2, r4, #3
 80029bc:	4614      	mov	r4, r2
 80029be:	461d      	mov	r5, r3
 80029c0:	4643      	mov	r3, r8
 80029c2:	18e3      	adds	r3, r4, r3
 80029c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80029c8:	464b      	mov	r3, r9
 80029ca:	eb45 0303 	adc.w	r3, r5, r3
 80029ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80029d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80029de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80029e2:	f04f 0200 	mov.w	r2, #0
 80029e6:	f04f 0300 	mov.w	r3, #0
 80029ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80029ee:	4629      	mov	r1, r5
 80029f0:	008b      	lsls	r3, r1, #2
 80029f2:	4621      	mov	r1, r4
 80029f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029f8:	4621      	mov	r1, r4
 80029fa:	008a      	lsls	r2, r1, #2
 80029fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002a00:	f7fe f85c 	bl	8000abc <__aeabi_uldivmod>
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4b60      	ldr	r3, [pc, #384]	; (8002b8c <UART_SetConfig+0x4e4>)
 8002a0a:	fba3 2302 	umull	r2, r3, r3, r2
 8002a0e:	095b      	lsrs	r3, r3, #5
 8002a10:	011c      	lsls	r4, r3, #4
 8002a12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a16:	2200      	movs	r2, #0
 8002a18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002a1c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002a20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002a24:	4642      	mov	r2, r8
 8002a26:	464b      	mov	r3, r9
 8002a28:	1891      	adds	r1, r2, r2
 8002a2a:	61b9      	str	r1, [r7, #24]
 8002a2c:	415b      	adcs	r3, r3
 8002a2e:	61fb      	str	r3, [r7, #28]
 8002a30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a34:	4641      	mov	r1, r8
 8002a36:	1851      	adds	r1, r2, r1
 8002a38:	6139      	str	r1, [r7, #16]
 8002a3a:	4649      	mov	r1, r9
 8002a3c:	414b      	adcs	r3, r1
 8002a3e:	617b      	str	r3, [r7, #20]
 8002a40:	f04f 0200 	mov.w	r2, #0
 8002a44:	f04f 0300 	mov.w	r3, #0
 8002a48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a4c:	4659      	mov	r1, fp
 8002a4e:	00cb      	lsls	r3, r1, #3
 8002a50:	4651      	mov	r1, sl
 8002a52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a56:	4651      	mov	r1, sl
 8002a58:	00ca      	lsls	r2, r1, #3
 8002a5a:	4610      	mov	r0, r2
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4603      	mov	r3, r0
 8002a60:	4642      	mov	r2, r8
 8002a62:	189b      	adds	r3, r3, r2
 8002a64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002a68:	464b      	mov	r3, r9
 8002a6a:	460a      	mov	r2, r1
 8002a6c:	eb42 0303 	adc.w	r3, r2, r3
 8002a70:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	67bb      	str	r3, [r7, #120]	; 0x78
 8002a7e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002a80:	f04f 0200 	mov.w	r2, #0
 8002a84:	f04f 0300 	mov.w	r3, #0
 8002a88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002a8c:	4649      	mov	r1, r9
 8002a8e:	008b      	lsls	r3, r1, #2
 8002a90:	4641      	mov	r1, r8
 8002a92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a96:	4641      	mov	r1, r8
 8002a98:	008a      	lsls	r2, r1, #2
 8002a9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002a9e:	f7fe f80d 	bl	8000abc <__aeabi_uldivmod>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	4b39      	ldr	r3, [pc, #228]	; (8002b8c <UART_SetConfig+0x4e4>)
 8002aa8:	fba3 1302 	umull	r1, r3, r3, r2
 8002aac:	095b      	lsrs	r3, r3, #5
 8002aae:	2164      	movs	r1, #100	; 0x64
 8002ab0:	fb01 f303 	mul.w	r3, r1, r3
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	3332      	adds	r3, #50	; 0x32
 8002aba:	4a34      	ldr	r2, [pc, #208]	; (8002b8c <UART_SetConfig+0x4e4>)
 8002abc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac0:	095b      	lsrs	r3, r3, #5
 8002ac2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ac6:	441c      	add	r4, r3
 8002ac8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002acc:	2200      	movs	r2, #0
 8002ace:	673b      	str	r3, [r7, #112]	; 0x70
 8002ad0:	677a      	str	r2, [r7, #116]	; 0x74
 8002ad2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002ad6:	4642      	mov	r2, r8
 8002ad8:	464b      	mov	r3, r9
 8002ada:	1891      	adds	r1, r2, r2
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	415b      	adcs	r3, r3
 8002ae0:	60fb      	str	r3, [r7, #12]
 8002ae2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ae6:	4641      	mov	r1, r8
 8002ae8:	1851      	adds	r1, r2, r1
 8002aea:	6039      	str	r1, [r7, #0]
 8002aec:	4649      	mov	r1, r9
 8002aee:	414b      	adcs	r3, r1
 8002af0:	607b      	str	r3, [r7, #4]
 8002af2:	f04f 0200 	mov.w	r2, #0
 8002af6:	f04f 0300 	mov.w	r3, #0
 8002afa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002afe:	4659      	mov	r1, fp
 8002b00:	00cb      	lsls	r3, r1, #3
 8002b02:	4651      	mov	r1, sl
 8002b04:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b08:	4651      	mov	r1, sl
 8002b0a:	00ca      	lsls	r2, r1, #3
 8002b0c:	4610      	mov	r0, r2
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4603      	mov	r3, r0
 8002b12:	4642      	mov	r2, r8
 8002b14:	189b      	adds	r3, r3, r2
 8002b16:	66bb      	str	r3, [r7, #104]	; 0x68
 8002b18:	464b      	mov	r3, r9
 8002b1a:	460a      	mov	r2, r1
 8002b1c:	eb42 0303 	adc.w	r3, r2, r3
 8002b20:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	663b      	str	r3, [r7, #96]	; 0x60
 8002b2c:	667a      	str	r2, [r7, #100]	; 0x64
 8002b2e:	f04f 0200 	mov.w	r2, #0
 8002b32:	f04f 0300 	mov.w	r3, #0
 8002b36:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002b3a:	4649      	mov	r1, r9
 8002b3c:	008b      	lsls	r3, r1, #2
 8002b3e:	4641      	mov	r1, r8
 8002b40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b44:	4641      	mov	r1, r8
 8002b46:	008a      	lsls	r2, r1, #2
 8002b48:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002b4c:	f7fd ffb6 	bl	8000abc <__aeabi_uldivmod>
 8002b50:	4602      	mov	r2, r0
 8002b52:	460b      	mov	r3, r1
 8002b54:	4b0d      	ldr	r3, [pc, #52]	; (8002b8c <UART_SetConfig+0x4e4>)
 8002b56:	fba3 1302 	umull	r1, r3, r3, r2
 8002b5a:	095b      	lsrs	r3, r3, #5
 8002b5c:	2164      	movs	r1, #100	; 0x64
 8002b5e:	fb01 f303 	mul.w	r3, r1, r3
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	011b      	lsls	r3, r3, #4
 8002b66:	3332      	adds	r3, #50	; 0x32
 8002b68:	4a08      	ldr	r2, [pc, #32]	; (8002b8c <UART_SetConfig+0x4e4>)
 8002b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6e:	095b      	lsrs	r3, r3, #5
 8002b70:	f003 020f 	and.w	r2, r3, #15
 8002b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4422      	add	r2, r4
 8002b7c:	609a      	str	r2, [r3, #8]
}
 8002b7e:	bf00      	nop
 8002b80:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002b84:	46bd      	mov	sp, r7
 8002b86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b8a:	bf00      	nop
 8002b8c:	51eb851f 	.word	0x51eb851f

08002b90 <__errno>:
 8002b90:	4b01      	ldr	r3, [pc, #4]	; (8002b98 <__errno+0x8>)
 8002b92:	6818      	ldr	r0, [r3, #0]
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	20000010 	.word	0x20000010

08002b9c <__libc_init_array>:
 8002b9c:	b570      	push	{r4, r5, r6, lr}
 8002b9e:	4d0d      	ldr	r5, [pc, #52]	; (8002bd4 <__libc_init_array+0x38>)
 8002ba0:	4c0d      	ldr	r4, [pc, #52]	; (8002bd8 <__libc_init_array+0x3c>)
 8002ba2:	1b64      	subs	r4, r4, r5
 8002ba4:	10a4      	asrs	r4, r4, #2
 8002ba6:	2600      	movs	r6, #0
 8002ba8:	42a6      	cmp	r6, r4
 8002baa:	d109      	bne.n	8002bc0 <__libc_init_array+0x24>
 8002bac:	4d0b      	ldr	r5, [pc, #44]	; (8002bdc <__libc_init_array+0x40>)
 8002bae:	4c0c      	ldr	r4, [pc, #48]	; (8002be0 <__libc_init_array+0x44>)
 8002bb0:	f000 fc8e 	bl	80034d0 <_init>
 8002bb4:	1b64      	subs	r4, r4, r5
 8002bb6:	10a4      	asrs	r4, r4, #2
 8002bb8:	2600      	movs	r6, #0
 8002bba:	42a6      	cmp	r6, r4
 8002bbc:	d105      	bne.n	8002bca <__libc_init_array+0x2e>
 8002bbe:	bd70      	pop	{r4, r5, r6, pc}
 8002bc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002bc4:	4798      	blx	r3
 8002bc6:	3601      	adds	r6, #1
 8002bc8:	e7ee      	b.n	8002ba8 <__libc_init_array+0xc>
 8002bca:	f855 3b04 	ldr.w	r3, [r5], #4
 8002bce:	4798      	blx	r3
 8002bd0:	3601      	adds	r6, #1
 8002bd2:	e7f2      	b.n	8002bba <__libc_init_array+0x1e>
 8002bd4:	0800357c 	.word	0x0800357c
 8002bd8:	0800357c 	.word	0x0800357c
 8002bdc:	0800357c 	.word	0x0800357c
 8002be0:	08003580 	.word	0x08003580

08002be4 <memset>:
 8002be4:	4402      	add	r2, r0
 8002be6:	4603      	mov	r3, r0
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d100      	bne.n	8002bee <memset+0xa>
 8002bec:	4770      	bx	lr
 8002bee:	f803 1b01 	strb.w	r1, [r3], #1
 8002bf2:	e7f9      	b.n	8002be8 <memset+0x4>

08002bf4 <siprintf>:
 8002bf4:	b40e      	push	{r1, r2, r3}
 8002bf6:	b500      	push	{lr}
 8002bf8:	b09c      	sub	sp, #112	; 0x70
 8002bfa:	ab1d      	add	r3, sp, #116	; 0x74
 8002bfc:	9002      	str	r0, [sp, #8]
 8002bfe:	9006      	str	r0, [sp, #24]
 8002c00:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002c04:	4809      	ldr	r0, [pc, #36]	; (8002c2c <siprintf+0x38>)
 8002c06:	9107      	str	r1, [sp, #28]
 8002c08:	9104      	str	r1, [sp, #16]
 8002c0a:	4909      	ldr	r1, [pc, #36]	; (8002c30 <siprintf+0x3c>)
 8002c0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002c10:	9105      	str	r1, [sp, #20]
 8002c12:	6800      	ldr	r0, [r0, #0]
 8002c14:	9301      	str	r3, [sp, #4]
 8002c16:	a902      	add	r1, sp, #8
 8002c18:	f000 f868 	bl	8002cec <_svfiprintf_r>
 8002c1c:	9b02      	ldr	r3, [sp, #8]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	701a      	strb	r2, [r3, #0]
 8002c22:	b01c      	add	sp, #112	; 0x70
 8002c24:	f85d eb04 	ldr.w	lr, [sp], #4
 8002c28:	b003      	add	sp, #12
 8002c2a:	4770      	bx	lr
 8002c2c:	20000010 	.word	0x20000010
 8002c30:	ffff0208 	.word	0xffff0208

08002c34 <__ssputs_r>:
 8002c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c38:	688e      	ldr	r6, [r1, #8]
 8002c3a:	429e      	cmp	r6, r3
 8002c3c:	4682      	mov	sl, r0
 8002c3e:	460c      	mov	r4, r1
 8002c40:	4690      	mov	r8, r2
 8002c42:	461f      	mov	r7, r3
 8002c44:	d838      	bhi.n	8002cb8 <__ssputs_r+0x84>
 8002c46:	898a      	ldrh	r2, [r1, #12]
 8002c48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002c4c:	d032      	beq.n	8002cb4 <__ssputs_r+0x80>
 8002c4e:	6825      	ldr	r5, [r4, #0]
 8002c50:	6909      	ldr	r1, [r1, #16]
 8002c52:	eba5 0901 	sub.w	r9, r5, r1
 8002c56:	6965      	ldr	r5, [r4, #20]
 8002c58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002c5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002c60:	3301      	adds	r3, #1
 8002c62:	444b      	add	r3, r9
 8002c64:	106d      	asrs	r5, r5, #1
 8002c66:	429d      	cmp	r5, r3
 8002c68:	bf38      	it	cc
 8002c6a:	461d      	movcc	r5, r3
 8002c6c:	0553      	lsls	r3, r2, #21
 8002c6e:	d531      	bpl.n	8002cd4 <__ssputs_r+0xa0>
 8002c70:	4629      	mov	r1, r5
 8002c72:	f000 fb63 	bl	800333c <_malloc_r>
 8002c76:	4606      	mov	r6, r0
 8002c78:	b950      	cbnz	r0, 8002c90 <__ssputs_r+0x5c>
 8002c7a:	230c      	movs	r3, #12
 8002c7c:	f8ca 3000 	str.w	r3, [sl]
 8002c80:	89a3      	ldrh	r3, [r4, #12]
 8002c82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c86:	81a3      	strh	r3, [r4, #12]
 8002c88:	f04f 30ff 	mov.w	r0, #4294967295
 8002c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c90:	6921      	ldr	r1, [r4, #16]
 8002c92:	464a      	mov	r2, r9
 8002c94:	f000 fabe 	bl	8003214 <memcpy>
 8002c98:	89a3      	ldrh	r3, [r4, #12]
 8002c9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002c9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ca2:	81a3      	strh	r3, [r4, #12]
 8002ca4:	6126      	str	r6, [r4, #16]
 8002ca6:	6165      	str	r5, [r4, #20]
 8002ca8:	444e      	add	r6, r9
 8002caa:	eba5 0509 	sub.w	r5, r5, r9
 8002cae:	6026      	str	r6, [r4, #0]
 8002cb0:	60a5      	str	r5, [r4, #8]
 8002cb2:	463e      	mov	r6, r7
 8002cb4:	42be      	cmp	r6, r7
 8002cb6:	d900      	bls.n	8002cba <__ssputs_r+0x86>
 8002cb8:	463e      	mov	r6, r7
 8002cba:	6820      	ldr	r0, [r4, #0]
 8002cbc:	4632      	mov	r2, r6
 8002cbe:	4641      	mov	r1, r8
 8002cc0:	f000 fab6 	bl	8003230 <memmove>
 8002cc4:	68a3      	ldr	r3, [r4, #8]
 8002cc6:	1b9b      	subs	r3, r3, r6
 8002cc8:	60a3      	str	r3, [r4, #8]
 8002cca:	6823      	ldr	r3, [r4, #0]
 8002ccc:	4433      	add	r3, r6
 8002cce:	6023      	str	r3, [r4, #0]
 8002cd0:	2000      	movs	r0, #0
 8002cd2:	e7db      	b.n	8002c8c <__ssputs_r+0x58>
 8002cd4:	462a      	mov	r2, r5
 8002cd6:	f000 fba5 	bl	8003424 <_realloc_r>
 8002cda:	4606      	mov	r6, r0
 8002cdc:	2800      	cmp	r0, #0
 8002cde:	d1e1      	bne.n	8002ca4 <__ssputs_r+0x70>
 8002ce0:	6921      	ldr	r1, [r4, #16]
 8002ce2:	4650      	mov	r0, sl
 8002ce4:	f000 fabe 	bl	8003264 <_free_r>
 8002ce8:	e7c7      	b.n	8002c7a <__ssputs_r+0x46>
	...

08002cec <_svfiprintf_r>:
 8002cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cf0:	4698      	mov	r8, r3
 8002cf2:	898b      	ldrh	r3, [r1, #12]
 8002cf4:	061b      	lsls	r3, r3, #24
 8002cf6:	b09d      	sub	sp, #116	; 0x74
 8002cf8:	4607      	mov	r7, r0
 8002cfa:	460d      	mov	r5, r1
 8002cfc:	4614      	mov	r4, r2
 8002cfe:	d50e      	bpl.n	8002d1e <_svfiprintf_r+0x32>
 8002d00:	690b      	ldr	r3, [r1, #16]
 8002d02:	b963      	cbnz	r3, 8002d1e <_svfiprintf_r+0x32>
 8002d04:	2140      	movs	r1, #64	; 0x40
 8002d06:	f000 fb19 	bl	800333c <_malloc_r>
 8002d0a:	6028      	str	r0, [r5, #0]
 8002d0c:	6128      	str	r0, [r5, #16]
 8002d0e:	b920      	cbnz	r0, 8002d1a <_svfiprintf_r+0x2e>
 8002d10:	230c      	movs	r3, #12
 8002d12:	603b      	str	r3, [r7, #0]
 8002d14:	f04f 30ff 	mov.w	r0, #4294967295
 8002d18:	e0d1      	b.n	8002ebe <_svfiprintf_r+0x1d2>
 8002d1a:	2340      	movs	r3, #64	; 0x40
 8002d1c:	616b      	str	r3, [r5, #20]
 8002d1e:	2300      	movs	r3, #0
 8002d20:	9309      	str	r3, [sp, #36]	; 0x24
 8002d22:	2320      	movs	r3, #32
 8002d24:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002d28:	f8cd 800c 	str.w	r8, [sp, #12]
 8002d2c:	2330      	movs	r3, #48	; 0x30
 8002d2e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002ed8 <_svfiprintf_r+0x1ec>
 8002d32:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002d36:	f04f 0901 	mov.w	r9, #1
 8002d3a:	4623      	mov	r3, r4
 8002d3c:	469a      	mov	sl, r3
 8002d3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d42:	b10a      	cbz	r2, 8002d48 <_svfiprintf_r+0x5c>
 8002d44:	2a25      	cmp	r2, #37	; 0x25
 8002d46:	d1f9      	bne.n	8002d3c <_svfiprintf_r+0x50>
 8002d48:	ebba 0b04 	subs.w	fp, sl, r4
 8002d4c:	d00b      	beq.n	8002d66 <_svfiprintf_r+0x7a>
 8002d4e:	465b      	mov	r3, fp
 8002d50:	4622      	mov	r2, r4
 8002d52:	4629      	mov	r1, r5
 8002d54:	4638      	mov	r0, r7
 8002d56:	f7ff ff6d 	bl	8002c34 <__ssputs_r>
 8002d5a:	3001      	adds	r0, #1
 8002d5c:	f000 80aa 	beq.w	8002eb4 <_svfiprintf_r+0x1c8>
 8002d60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002d62:	445a      	add	r2, fp
 8002d64:	9209      	str	r2, [sp, #36]	; 0x24
 8002d66:	f89a 3000 	ldrb.w	r3, [sl]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	f000 80a2 	beq.w	8002eb4 <_svfiprintf_r+0x1c8>
 8002d70:	2300      	movs	r3, #0
 8002d72:	f04f 32ff 	mov.w	r2, #4294967295
 8002d76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002d7a:	f10a 0a01 	add.w	sl, sl, #1
 8002d7e:	9304      	str	r3, [sp, #16]
 8002d80:	9307      	str	r3, [sp, #28]
 8002d82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002d86:	931a      	str	r3, [sp, #104]	; 0x68
 8002d88:	4654      	mov	r4, sl
 8002d8a:	2205      	movs	r2, #5
 8002d8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d90:	4851      	ldr	r0, [pc, #324]	; (8002ed8 <_svfiprintf_r+0x1ec>)
 8002d92:	f7fd fa25 	bl	80001e0 <memchr>
 8002d96:	9a04      	ldr	r2, [sp, #16]
 8002d98:	b9d8      	cbnz	r0, 8002dd2 <_svfiprintf_r+0xe6>
 8002d9a:	06d0      	lsls	r0, r2, #27
 8002d9c:	bf44      	itt	mi
 8002d9e:	2320      	movmi	r3, #32
 8002da0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002da4:	0711      	lsls	r1, r2, #28
 8002da6:	bf44      	itt	mi
 8002da8:	232b      	movmi	r3, #43	; 0x2b
 8002daa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002dae:	f89a 3000 	ldrb.w	r3, [sl]
 8002db2:	2b2a      	cmp	r3, #42	; 0x2a
 8002db4:	d015      	beq.n	8002de2 <_svfiprintf_r+0xf6>
 8002db6:	9a07      	ldr	r2, [sp, #28]
 8002db8:	4654      	mov	r4, sl
 8002dba:	2000      	movs	r0, #0
 8002dbc:	f04f 0c0a 	mov.w	ip, #10
 8002dc0:	4621      	mov	r1, r4
 8002dc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002dc6:	3b30      	subs	r3, #48	; 0x30
 8002dc8:	2b09      	cmp	r3, #9
 8002dca:	d94e      	bls.n	8002e6a <_svfiprintf_r+0x17e>
 8002dcc:	b1b0      	cbz	r0, 8002dfc <_svfiprintf_r+0x110>
 8002dce:	9207      	str	r2, [sp, #28]
 8002dd0:	e014      	b.n	8002dfc <_svfiprintf_r+0x110>
 8002dd2:	eba0 0308 	sub.w	r3, r0, r8
 8002dd6:	fa09 f303 	lsl.w	r3, r9, r3
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	9304      	str	r3, [sp, #16]
 8002dde:	46a2      	mov	sl, r4
 8002de0:	e7d2      	b.n	8002d88 <_svfiprintf_r+0x9c>
 8002de2:	9b03      	ldr	r3, [sp, #12]
 8002de4:	1d19      	adds	r1, r3, #4
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	9103      	str	r1, [sp, #12]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	bfbb      	ittet	lt
 8002dee:	425b      	neglt	r3, r3
 8002df0:	f042 0202 	orrlt.w	r2, r2, #2
 8002df4:	9307      	strge	r3, [sp, #28]
 8002df6:	9307      	strlt	r3, [sp, #28]
 8002df8:	bfb8      	it	lt
 8002dfa:	9204      	strlt	r2, [sp, #16]
 8002dfc:	7823      	ldrb	r3, [r4, #0]
 8002dfe:	2b2e      	cmp	r3, #46	; 0x2e
 8002e00:	d10c      	bne.n	8002e1c <_svfiprintf_r+0x130>
 8002e02:	7863      	ldrb	r3, [r4, #1]
 8002e04:	2b2a      	cmp	r3, #42	; 0x2a
 8002e06:	d135      	bne.n	8002e74 <_svfiprintf_r+0x188>
 8002e08:	9b03      	ldr	r3, [sp, #12]
 8002e0a:	1d1a      	adds	r2, r3, #4
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	9203      	str	r2, [sp, #12]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	bfb8      	it	lt
 8002e14:	f04f 33ff 	movlt.w	r3, #4294967295
 8002e18:	3402      	adds	r4, #2
 8002e1a:	9305      	str	r3, [sp, #20]
 8002e1c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002ee8 <_svfiprintf_r+0x1fc>
 8002e20:	7821      	ldrb	r1, [r4, #0]
 8002e22:	2203      	movs	r2, #3
 8002e24:	4650      	mov	r0, sl
 8002e26:	f7fd f9db 	bl	80001e0 <memchr>
 8002e2a:	b140      	cbz	r0, 8002e3e <_svfiprintf_r+0x152>
 8002e2c:	2340      	movs	r3, #64	; 0x40
 8002e2e:	eba0 000a 	sub.w	r0, r0, sl
 8002e32:	fa03 f000 	lsl.w	r0, r3, r0
 8002e36:	9b04      	ldr	r3, [sp, #16]
 8002e38:	4303      	orrs	r3, r0
 8002e3a:	3401      	adds	r4, #1
 8002e3c:	9304      	str	r3, [sp, #16]
 8002e3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e42:	4826      	ldr	r0, [pc, #152]	; (8002edc <_svfiprintf_r+0x1f0>)
 8002e44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002e48:	2206      	movs	r2, #6
 8002e4a:	f7fd f9c9 	bl	80001e0 <memchr>
 8002e4e:	2800      	cmp	r0, #0
 8002e50:	d038      	beq.n	8002ec4 <_svfiprintf_r+0x1d8>
 8002e52:	4b23      	ldr	r3, [pc, #140]	; (8002ee0 <_svfiprintf_r+0x1f4>)
 8002e54:	bb1b      	cbnz	r3, 8002e9e <_svfiprintf_r+0x1b2>
 8002e56:	9b03      	ldr	r3, [sp, #12]
 8002e58:	3307      	adds	r3, #7
 8002e5a:	f023 0307 	bic.w	r3, r3, #7
 8002e5e:	3308      	adds	r3, #8
 8002e60:	9303      	str	r3, [sp, #12]
 8002e62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e64:	4433      	add	r3, r6
 8002e66:	9309      	str	r3, [sp, #36]	; 0x24
 8002e68:	e767      	b.n	8002d3a <_svfiprintf_r+0x4e>
 8002e6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8002e6e:	460c      	mov	r4, r1
 8002e70:	2001      	movs	r0, #1
 8002e72:	e7a5      	b.n	8002dc0 <_svfiprintf_r+0xd4>
 8002e74:	2300      	movs	r3, #0
 8002e76:	3401      	adds	r4, #1
 8002e78:	9305      	str	r3, [sp, #20]
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	f04f 0c0a 	mov.w	ip, #10
 8002e80:	4620      	mov	r0, r4
 8002e82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e86:	3a30      	subs	r2, #48	; 0x30
 8002e88:	2a09      	cmp	r2, #9
 8002e8a:	d903      	bls.n	8002e94 <_svfiprintf_r+0x1a8>
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d0c5      	beq.n	8002e1c <_svfiprintf_r+0x130>
 8002e90:	9105      	str	r1, [sp, #20]
 8002e92:	e7c3      	b.n	8002e1c <_svfiprintf_r+0x130>
 8002e94:	fb0c 2101 	mla	r1, ip, r1, r2
 8002e98:	4604      	mov	r4, r0
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e7f0      	b.n	8002e80 <_svfiprintf_r+0x194>
 8002e9e:	ab03      	add	r3, sp, #12
 8002ea0:	9300      	str	r3, [sp, #0]
 8002ea2:	462a      	mov	r2, r5
 8002ea4:	4b0f      	ldr	r3, [pc, #60]	; (8002ee4 <_svfiprintf_r+0x1f8>)
 8002ea6:	a904      	add	r1, sp, #16
 8002ea8:	4638      	mov	r0, r7
 8002eaa:	f3af 8000 	nop.w
 8002eae:	1c42      	adds	r2, r0, #1
 8002eb0:	4606      	mov	r6, r0
 8002eb2:	d1d6      	bne.n	8002e62 <_svfiprintf_r+0x176>
 8002eb4:	89ab      	ldrh	r3, [r5, #12]
 8002eb6:	065b      	lsls	r3, r3, #25
 8002eb8:	f53f af2c 	bmi.w	8002d14 <_svfiprintf_r+0x28>
 8002ebc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002ebe:	b01d      	add	sp, #116	; 0x74
 8002ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ec4:	ab03      	add	r3, sp, #12
 8002ec6:	9300      	str	r3, [sp, #0]
 8002ec8:	462a      	mov	r2, r5
 8002eca:	4b06      	ldr	r3, [pc, #24]	; (8002ee4 <_svfiprintf_r+0x1f8>)
 8002ecc:	a904      	add	r1, sp, #16
 8002ece:	4638      	mov	r0, r7
 8002ed0:	f000 f87a 	bl	8002fc8 <_printf_i>
 8002ed4:	e7eb      	b.n	8002eae <_svfiprintf_r+0x1c2>
 8002ed6:	bf00      	nop
 8002ed8:	08003540 	.word	0x08003540
 8002edc:	0800354a 	.word	0x0800354a
 8002ee0:	00000000 	.word	0x00000000
 8002ee4:	08002c35 	.word	0x08002c35
 8002ee8:	08003546 	.word	0x08003546

08002eec <_printf_common>:
 8002eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ef0:	4616      	mov	r6, r2
 8002ef2:	4699      	mov	r9, r3
 8002ef4:	688a      	ldr	r2, [r1, #8]
 8002ef6:	690b      	ldr	r3, [r1, #16]
 8002ef8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002efc:	4293      	cmp	r3, r2
 8002efe:	bfb8      	it	lt
 8002f00:	4613      	movlt	r3, r2
 8002f02:	6033      	str	r3, [r6, #0]
 8002f04:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002f08:	4607      	mov	r7, r0
 8002f0a:	460c      	mov	r4, r1
 8002f0c:	b10a      	cbz	r2, 8002f12 <_printf_common+0x26>
 8002f0e:	3301      	adds	r3, #1
 8002f10:	6033      	str	r3, [r6, #0]
 8002f12:	6823      	ldr	r3, [r4, #0]
 8002f14:	0699      	lsls	r1, r3, #26
 8002f16:	bf42      	ittt	mi
 8002f18:	6833      	ldrmi	r3, [r6, #0]
 8002f1a:	3302      	addmi	r3, #2
 8002f1c:	6033      	strmi	r3, [r6, #0]
 8002f1e:	6825      	ldr	r5, [r4, #0]
 8002f20:	f015 0506 	ands.w	r5, r5, #6
 8002f24:	d106      	bne.n	8002f34 <_printf_common+0x48>
 8002f26:	f104 0a19 	add.w	sl, r4, #25
 8002f2a:	68e3      	ldr	r3, [r4, #12]
 8002f2c:	6832      	ldr	r2, [r6, #0]
 8002f2e:	1a9b      	subs	r3, r3, r2
 8002f30:	42ab      	cmp	r3, r5
 8002f32:	dc26      	bgt.n	8002f82 <_printf_common+0x96>
 8002f34:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002f38:	1e13      	subs	r3, r2, #0
 8002f3a:	6822      	ldr	r2, [r4, #0]
 8002f3c:	bf18      	it	ne
 8002f3e:	2301      	movne	r3, #1
 8002f40:	0692      	lsls	r2, r2, #26
 8002f42:	d42b      	bmi.n	8002f9c <_printf_common+0xb0>
 8002f44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002f48:	4649      	mov	r1, r9
 8002f4a:	4638      	mov	r0, r7
 8002f4c:	47c0      	blx	r8
 8002f4e:	3001      	adds	r0, #1
 8002f50:	d01e      	beq.n	8002f90 <_printf_common+0xa4>
 8002f52:	6823      	ldr	r3, [r4, #0]
 8002f54:	68e5      	ldr	r5, [r4, #12]
 8002f56:	6832      	ldr	r2, [r6, #0]
 8002f58:	f003 0306 	and.w	r3, r3, #6
 8002f5c:	2b04      	cmp	r3, #4
 8002f5e:	bf08      	it	eq
 8002f60:	1aad      	subeq	r5, r5, r2
 8002f62:	68a3      	ldr	r3, [r4, #8]
 8002f64:	6922      	ldr	r2, [r4, #16]
 8002f66:	bf0c      	ite	eq
 8002f68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f6c:	2500      	movne	r5, #0
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	bfc4      	itt	gt
 8002f72:	1a9b      	subgt	r3, r3, r2
 8002f74:	18ed      	addgt	r5, r5, r3
 8002f76:	2600      	movs	r6, #0
 8002f78:	341a      	adds	r4, #26
 8002f7a:	42b5      	cmp	r5, r6
 8002f7c:	d11a      	bne.n	8002fb4 <_printf_common+0xc8>
 8002f7e:	2000      	movs	r0, #0
 8002f80:	e008      	b.n	8002f94 <_printf_common+0xa8>
 8002f82:	2301      	movs	r3, #1
 8002f84:	4652      	mov	r2, sl
 8002f86:	4649      	mov	r1, r9
 8002f88:	4638      	mov	r0, r7
 8002f8a:	47c0      	blx	r8
 8002f8c:	3001      	adds	r0, #1
 8002f8e:	d103      	bne.n	8002f98 <_printf_common+0xac>
 8002f90:	f04f 30ff 	mov.w	r0, #4294967295
 8002f94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f98:	3501      	adds	r5, #1
 8002f9a:	e7c6      	b.n	8002f2a <_printf_common+0x3e>
 8002f9c:	18e1      	adds	r1, r4, r3
 8002f9e:	1c5a      	adds	r2, r3, #1
 8002fa0:	2030      	movs	r0, #48	; 0x30
 8002fa2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002fa6:	4422      	add	r2, r4
 8002fa8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002fac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002fb0:	3302      	adds	r3, #2
 8002fb2:	e7c7      	b.n	8002f44 <_printf_common+0x58>
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	4622      	mov	r2, r4
 8002fb8:	4649      	mov	r1, r9
 8002fba:	4638      	mov	r0, r7
 8002fbc:	47c0      	blx	r8
 8002fbe:	3001      	adds	r0, #1
 8002fc0:	d0e6      	beq.n	8002f90 <_printf_common+0xa4>
 8002fc2:	3601      	adds	r6, #1
 8002fc4:	e7d9      	b.n	8002f7a <_printf_common+0x8e>
	...

08002fc8 <_printf_i>:
 8002fc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002fcc:	7e0f      	ldrb	r7, [r1, #24]
 8002fce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002fd0:	2f78      	cmp	r7, #120	; 0x78
 8002fd2:	4691      	mov	r9, r2
 8002fd4:	4680      	mov	r8, r0
 8002fd6:	460c      	mov	r4, r1
 8002fd8:	469a      	mov	sl, r3
 8002fda:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002fde:	d807      	bhi.n	8002ff0 <_printf_i+0x28>
 8002fe0:	2f62      	cmp	r7, #98	; 0x62
 8002fe2:	d80a      	bhi.n	8002ffa <_printf_i+0x32>
 8002fe4:	2f00      	cmp	r7, #0
 8002fe6:	f000 80d8 	beq.w	800319a <_printf_i+0x1d2>
 8002fea:	2f58      	cmp	r7, #88	; 0x58
 8002fec:	f000 80a3 	beq.w	8003136 <_printf_i+0x16e>
 8002ff0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ff4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002ff8:	e03a      	b.n	8003070 <_printf_i+0xa8>
 8002ffa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002ffe:	2b15      	cmp	r3, #21
 8003000:	d8f6      	bhi.n	8002ff0 <_printf_i+0x28>
 8003002:	a101      	add	r1, pc, #4	; (adr r1, 8003008 <_printf_i+0x40>)
 8003004:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003008:	08003061 	.word	0x08003061
 800300c:	08003075 	.word	0x08003075
 8003010:	08002ff1 	.word	0x08002ff1
 8003014:	08002ff1 	.word	0x08002ff1
 8003018:	08002ff1 	.word	0x08002ff1
 800301c:	08002ff1 	.word	0x08002ff1
 8003020:	08003075 	.word	0x08003075
 8003024:	08002ff1 	.word	0x08002ff1
 8003028:	08002ff1 	.word	0x08002ff1
 800302c:	08002ff1 	.word	0x08002ff1
 8003030:	08002ff1 	.word	0x08002ff1
 8003034:	08003181 	.word	0x08003181
 8003038:	080030a5 	.word	0x080030a5
 800303c:	08003163 	.word	0x08003163
 8003040:	08002ff1 	.word	0x08002ff1
 8003044:	08002ff1 	.word	0x08002ff1
 8003048:	080031a3 	.word	0x080031a3
 800304c:	08002ff1 	.word	0x08002ff1
 8003050:	080030a5 	.word	0x080030a5
 8003054:	08002ff1 	.word	0x08002ff1
 8003058:	08002ff1 	.word	0x08002ff1
 800305c:	0800316b 	.word	0x0800316b
 8003060:	682b      	ldr	r3, [r5, #0]
 8003062:	1d1a      	adds	r2, r3, #4
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	602a      	str	r2, [r5, #0]
 8003068:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800306c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003070:	2301      	movs	r3, #1
 8003072:	e0a3      	b.n	80031bc <_printf_i+0x1f4>
 8003074:	6820      	ldr	r0, [r4, #0]
 8003076:	6829      	ldr	r1, [r5, #0]
 8003078:	0606      	lsls	r6, r0, #24
 800307a:	f101 0304 	add.w	r3, r1, #4
 800307e:	d50a      	bpl.n	8003096 <_printf_i+0xce>
 8003080:	680e      	ldr	r6, [r1, #0]
 8003082:	602b      	str	r3, [r5, #0]
 8003084:	2e00      	cmp	r6, #0
 8003086:	da03      	bge.n	8003090 <_printf_i+0xc8>
 8003088:	232d      	movs	r3, #45	; 0x2d
 800308a:	4276      	negs	r6, r6
 800308c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003090:	485e      	ldr	r0, [pc, #376]	; (800320c <_printf_i+0x244>)
 8003092:	230a      	movs	r3, #10
 8003094:	e019      	b.n	80030ca <_printf_i+0x102>
 8003096:	680e      	ldr	r6, [r1, #0]
 8003098:	602b      	str	r3, [r5, #0]
 800309a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800309e:	bf18      	it	ne
 80030a0:	b236      	sxthne	r6, r6
 80030a2:	e7ef      	b.n	8003084 <_printf_i+0xbc>
 80030a4:	682b      	ldr	r3, [r5, #0]
 80030a6:	6820      	ldr	r0, [r4, #0]
 80030a8:	1d19      	adds	r1, r3, #4
 80030aa:	6029      	str	r1, [r5, #0]
 80030ac:	0601      	lsls	r1, r0, #24
 80030ae:	d501      	bpl.n	80030b4 <_printf_i+0xec>
 80030b0:	681e      	ldr	r6, [r3, #0]
 80030b2:	e002      	b.n	80030ba <_printf_i+0xf2>
 80030b4:	0646      	lsls	r6, r0, #25
 80030b6:	d5fb      	bpl.n	80030b0 <_printf_i+0xe8>
 80030b8:	881e      	ldrh	r6, [r3, #0]
 80030ba:	4854      	ldr	r0, [pc, #336]	; (800320c <_printf_i+0x244>)
 80030bc:	2f6f      	cmp	r7, #111	; 0x6f
 80030be:	bf0c      	ite	eq
 80030c0:	2308      	moveq	r3, #8
 80030c2:	230a      	movne	r3, #10
 80030c4:	2100      	movs	r1, #0
 80030c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80030ca:	6865      	ldr	r5, [r4, #4]
 80030cc:	60a5      	str	r5, [r4, #8]
 80030ce:	2d00      	cmp	r5, #0
 80030d0:	bfa2      	ittt	ge
 80030d2:	6821      	ldrge	r1, [r4, #0]
 80030d4:	f021 0104 	bicge.w	r1, r1, #4
 80030d8:	6021      	strge	r1, [r4, #0]
 80030da:	b90e      	cbnz	r6, 80030e0 <_printf_i+0x118>
 80030dc:	2d00      	cmp	r5, #0
 80030de:	d04d      	beq.n	800317c <_printf_i+0x1b4>
 80030e0:	4615      	mov	r5, r2
 80030e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80030e6:	fb03 6711 	mls	r7, r3, r1, r6
 80030ea:	5dc7      	ldrb	r7, [r0, r7]
 80030ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80030f0:	4637      	mov	r7, r6
 80030f2:	42bb      	cmp	r3, r7
 80030f4:	460e      	mov	r6, r1
 80030f6:	d9f4      	bls.n	80030e2 <_printf_i+0x11a>
 80030f8:	2b08      	cmp	r3, #8
 80030fa:	d10b      	bne.n	8003114 <_printf_i+0x14c>
 80030fc:	6823      	ldr	r3, [r4, #0]
 80030fe:	07de      	lsls	r6, r3, #31
 8003100:	d508      	bpl.n	8003114 <_printf_i+0x14c>
 8003102:	6923      	ldr	r3, [r4, #16]
 8003104:	6861      	ldr	r1, [r4, #4]
 8003106:	4299      	cmp	r1, r3
 8003108:	bfde      	ittt	le
 800310a:	2330      	movle	r3, #48	; 0x30
 800310c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003110:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003114:	1b52      	subs	r2, r2, r5
 8003116:	6122      	str	r2, [r4, #16]
 8003118:	f8cd a000 	str.w	sl, [sp]
 800311c:	464b      	mov	r3, r9
 800311e:	aa03      	add	r2, sp, #12
 8003120:	4621      	mov	r1, r4
 8003122:	4640      	mov	r0, r8
 8003124:	f7ff fee2 	bl	8002eec <_printf_common>
 8003128:	3001      	adds	r0, #1
 800312a:	d14c      	bne.n	80031c6 <_printf_i+0x1fe>
 800312c:	f04f 30ff 	mov.w	r0, #4294967295
 8003130:	b004      	add	sp, #16
 8003132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003136:	4835      	ldr	r0, [pc, #212]	; (800320c <_printf_i+0x244>)
 8003138:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800313c:	6829      	ldr	r1, [r5, #0]
 800313e:	6823      	ldr	r3, [r4, #0]
 8003140:	f851 6b04 	ldr.w	r6, [r1], #4
 8003144:	6029      	str	r1, [r5, #0]
 8003146:	061d      	lsls	r5, r3, #24
 8003148:	d514      	bpl.n	8003174 <_printf_i+0x1ac>
 800314a:	07df      	lsls	r7, r3, #31
 800314c:	bf44      	itt	mi
 800314e:	f043 0320 	orrmi.w	r3, r3, #32
 8003152:	6023      	strmi	r3, [r4, #0]
 8003154:	b91e      	cbnz	r6, 800315e <_printf_i+0x196>
 8003156:	6823      	ldr	r3, [r4, #0]
 8003158:	f023 0320 	bic.w	r3, r3, #32
 800315c:	6023      	str	r3, [r4, #0]
 800315e:	2310      	movs	r3, #16
 8003160:	e7b0      	b.n	80030c4 <_printf_i+0xfc>
 8003162:	6823      	ldr	r3, [r4, #0]
 8003164:	f043 0320 	orr.w	r3, r3, #32
 8003168:	6023      	str	r3, [r4, #0]
 800316a:	2378      	movs	r3, #120	; 0x78
 800316c:	4828      	ldr	r0, [pc, #160]	; (8003210 <_printf_i+0x248>)
 800316e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003172:	e7e3      	b.n	800313c <_printf_i+0x174>
 8003174:	0659      	lsls	r1, r3, #25
 8003176:	bf48      	it	mi
 8003178:	b2b6      	uxthmi	r6, r6
 800317a:	e7e6      	b.n	800314a <_printf_i+0x182>
 800317c:	4615      	mov	r5, r2
 800317e:	e7bb      	b.n	80030f8 <_printf_i+0x130>
 8003180:	682b      	ldr	r3, [r5, #0]
 8003182:	6826      	ldr	r6, [r4, #0]
 8003184:	6961      	ldr	r1, [r4, #20]
 8003186:	1d18      	adds	r0, r3, #4
 8003188:	6028      	str	r0, [r5, #0]
 800318a:	0635      	lsls	r5, r6, #24
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	d501      	bpl.n	8003194 <_printf_i+0x1cc>
 8003190:	6019      	str	r1, [r3, #0]
 8003192:	e002      	b.n	800319a <_printf_i+0x1d2>
 8003194:	0670      	lsls	r0, r6, #25
 8003196:	d5fb      	bpl.n	8003190 <_printf_i+0x1c8>
 8003198:	8019      	strh	r1, [r3, #0]
 800319a:	2300      	movs	r3, #0
 800319c:	6123      	str	r3, [r4, #16]
 800319e:	4615      	mov	r5, r2
 80031a0:	e7ba      	b.n	8003118 <_printf_i+0x150>
 80031a2:	682b      	ldr	r3, [r5, #0]
 80031a4:	1d1a      	adds	r2, r3, #4
 80031a6:	602a      	str	r2, [r5, #0]
 80031a8:	681d      	ldr	r5, [r3, #0]
 80031aa:	6862      	ldr	r2, [r4, #4]
 80031ac:	2100      	movs	r1, #0
 80031ae:	4628      	mov	r0, r5
 80031b0:	f7fd f816 	bl	80001e0 <memchr>
 80031b4:	b108      	cbz	r0, 80031ba <_printf_i+0x1f2>
 80031b6:	1b40      	subs	r0, r0, r5
 80031b8:	6060      	str	r0, [r4, #4]
 80031ba:	6863      	ldr	r3, [r4, #4]
 80031bc:	6123      	str	r3, [r4, #16]
 80031be:	2300      	movs	r3, #0
 80031c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031c4:	e7a8      	b.n	8003118 <_printf_i+0x150>
 80031c6:	6923      	ldr	r3, [r4, #16]
 80031c8:	462a      	mov	r2, r5
 80031ca:	4649      	mov	r1, r9
 80031cc:	4640      	mov	r0, r8
 80031ce:	47d0      	blx	sl
 80031d0:	3001      	adds	r0, #1
 80031d2:	d0ab      	beq.n	800312c <_printf_i+0x164>
 80031d4:	6823      	ldr	r3, [r4, #0]
 80031d6:	079b      	lsls	r3, r3, #30
 80031d8:	d413      	bmi.n	8003202 <_printf_i+0x23a>
 80031da:	68e0      	ldr	r0, [r4, #12]
 80031dc:	9b03      	ldr	r3, [sp, #12]
 80031de:	4298      	cmp	r0, r3
 80031e0:	bfb8      	it	lt
 80031e2:	4618      	movlt	r0, r3
 80031e4:	e7a4      	b.n	8003130 <_printf_i+0x168>
 80031e6:	2301      	movs	r3, #1
 80031e8:	4632      	mov	r2, r6
 80031ea:	4649      	mov	r1, r9
 80031ec:	4640      	mov	r0, r8
 80031ee:	47d0      	blx	sl
 80031f0:	3001      	adds	r0, #1
 80031f2:	d09b      	beq.n	800312c <_printf_i+0x164>
 80031f4:	3501      	adds	r5, #1
 80031f6:	68e3      	ldr	r3, [r4, #12]
 80031f8:	9903      	ldr	r1, [sp, #12]
 80031fa:	1a5b      	subs	r3, r3, r1
 80031fc:	42ab      	cmp	r3, r5
 80031fe:	dcf2      	bgt.n	80031e6 <_printf_i+0x21e>
 8003200:	e7eb      	b.n	80031da <_printf_i+0x212>
 8003202:	2500      	movs	r5, #0
 8003204:	f104 0619 	add.w	r6, r4, #25
 8003208:	e7f5      	b.n	80031f6 <_printf_i+0x22e>
 800320a:	bf00      	nop
 800320c:	08003551 	.word	0x08003551
 8003210:	08003562 	.word	0x08003562

08003214 <memcpy>:
 8003214:	440a      	add	r2, r1
 8003216:	4291      	cmp	r1, r2
 8003218:	f100 33ff 	add.w	r3, r0, #4294967295
 800321c:	d100      	bne.n	8003220 <memcpy+0xc>
 800321e:	4770      	bx	lr
 8003220:	b510      	push	{r4, lr}
 8003222:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003226:	f803 4f01 	strb.w	r4, [r3, #1]!
 800322a:	4291      	cmp	r1, r2
 800322c:	d1f9      	bne.n	8003222 <memcpy+0xe>
 800322e:	bd10      	pop	{r4, pc}

08003230 <memmove>:
 8003230:	4288      	cmp	r0, r1
 8003232:	b510      	push	{r4, lr}
 8003234:	eb01 0402 	add.w	r4, r1, r2
 8003238:	d902      	bls.n	8003240 <memmove+0x10>
 800323a:	4284      	cmp	r4, r0
 800323c:	4623      	mov	r3, r4
 800323e:	d807      	bhi.n	8003250 <memmove+0x20>
 8003240:	1e43      	subs	r3, r0, #1
 8003242:	42a1      	cmp	r1, r4
 8003244:	d008      	beq.n	8003258 <memmove+0x28>
 8003246:	f811 2b01 	ldrb.w	r2, [r1], #1
 800324a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800324e:	e7f8      	b.n	8003242 <memmove+0x12>
 8003250:	4402      	add	r2, r0
 8003252:	4601      	mov	r1, r0
 8003254:	428a      	cmp	r2, r1
 8003256:	d100      	bne.n	800325a <memmove+0x2a>
 8003258:	bd10      	pop	{r4, pc}
 800325a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800325e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003262:	e7f7      	b.n	8003254 <memmove+0x24>

08003264 <_free_r>:
 8003264:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003266:	2900      	cmp	r1, #0
 8003268:	d044      	beq.n	80032f4 <_free_r+0x90>
 800326a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800326e:	9001      	str	r0, [sp, #4]
 8003270:	2b00      	cmp	r3, #0
 8003272:	f1a1 0404 	sub.w	r4, r1, #4
 8003276:	bfb8      	it	lt
 8003278:	18e4      	addlt	r4, r4, r3
 800327a:	f000 f913 	bl	80034a4 <__malloc_lock>
 800327e:	4a1e      	ldr	r2, [pc, #120]	; (80032f8 <_free_r+0x94>)
 8003280:	9801      	ldr	r0, [sp, #4]
 8003282:	6813      	ldr	r3, [r2, #0]
 8003284:	b933      	cbnz	r3, 8003294 <_free_r+0x30>
 8003286:	6063      	str	r3, [r4, #4]
 8003288:	6014      	str	r4, [r2, #0]
 800328a:	b003      	add	sp, #12
 800328c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003290:	f000 b90e 	b.w	80034b0 <__malloc_unlock>
 8003294:	42a3      	cmp	r3, r4
 8003296:	d908      	bls.n	80032aa <_free_r+0x46>
 8003298:	6825      	ldr	r5, [r4, #0]
 800329a:	1961      	adds	r1, r4, r5
 800329c:	428b      	cmp	r3, r1
 800329e:	bf01      	itttt	eq
 80032a0:	6819      	ldreq	r1, [r3, #0]
 80032a2:	685b      	ldreq	r3, [r3, #4]
 80032a4:	1949      	addeq	r1, r1, r5
 80032a6:	6021      	streq	r1, [r4, #0]
 80032a8:	e7ed      	b.n	8003286 <_free_r+0x22>
 80032aa:	461a      	mov	r2, r3
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	b10b      	cbz	r3, 80032b4 <_free_r+0x50>
 80032b0:	42a3      	cmp	r3, r4
 80032b2:	d9fa      	bls.n	80032aa <_free_r+0x46>
 80032b4:	6811      	ldr	r1, [r2, #0]
 80032b6:	1855      	adds	r5, r2, r1
 80032b8:	42a5      	cmp	r5, r4
 80032ba:	d10b      	bne.n	80032d4 <_free_r+0x70>
 80032bc:	6824      	ldr	r4, [r4, #0]
 80032be:	4421      	add	r1, r4
 80032c0:	1854      	adds	r4, r2, r1
 80032c2:	42a3      	cmp	r3, r4
 80032c4:	6011      	str	r1, [r2, #0]
 80032c6:	d1e0      	bne.n	800328a <_free_r+0x26>
 80032c8:	681c      	ldr	r4, [r3, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	6053      	str	r3, [r2, #4]
 80032ce:	4421      	add	r1, r4
 80032d0:	6011      	str	r1, [r2, #0]
 80032d2:	e7da      	b.n	800328a <_free_r+0x26>
 80032d4:	d902      	bls.n	80032dc <_free_r+0x78>
 80032d6:	230c      	movs	r3, #12
 80032d8:	6003      	str	r3, [r0, #0]
 80032da:	e7d6      	b.n	800328a <_free_r+0x26>
 80032dc:	6825      	ldr	r5, [r4, #0]
 80032de:	1961      	adds	r1, r4, r5
 80032e0:	428b      	cmp	r3, r1
 80032e2:	bf04      	itt	eq
 80032e4:	6819      	ldreq	r1, [r3, #0]
 80032e6:	685b      	ldreq	r3, [r3, #4]
 80032e8:	6063      	str	r3, [r4, #4]
 80032ea:	bf04      	itt	eq
 80032ec:	1949      	addeq	r1, r1, r5
 80032ee:	6021      	streq	r1, [r4, #0]
 80032f0:	6054      	str	r4, [r2, #4]
 80032f2:	e7ca      	b.n	800328a <_free_r+0x26>
 80032f4:	b003      	add	sp, #12
 80032f6:	bd30      	pop	{r4, r5, pc}
 80032f8:	200000ec 	.word	0x200000ec

080032fc <sbrk_aligned>:
 80032fc:	b570      	push	{r4, r5, r6, lr}
 80032fe:	4e0e      	ldr	r6, [pc, #56]	; (8003338 <sbrk_aligned+0x3c>)
 8003300:	460c      	mov	r4, r1
 8003302:	6831      	ldr	r1, [r6, #0]
 8003304:	4605      	mov	r5, r0
 8003306:	b911      	cbnz	r1, 800330e <sbrk_aligned+0x12>
 8003308:	f000 f8bc 	bl	8003484 <_sbrk_r>
 800330c:	6030      	str	r0, [r6, #0]
 800330e:	4621      	mov	r1, r4
 8003310:	4628      	mov	r0, r5
 8003312:	f000 f8b7 	bl	8003484 <_sbrk_r>
 8003316:	1c43      	adds	r3, r0, #1
 8003318:	d00a      	beq.n	8003330 <sbrk_aligned+0x34>
 800331a:	1cc4      	adds	r4, r0, #3
 800331c:	f024 0403 	bic.w	r4, r4, #3
 8003320:	42a0      	cmp	r0, r4
 8003322:	d007      	beq.n	8003334 <sbrk_aligned+0x38>
 8003324:	1a21      	subs	r1, r4, r0
 8003326:	4628      	mov	r0, r5
 8003328:	f000 f8ac 	bl	8003484 <_sbrk_r>
 800332c:	3001      	adds	r0, #1
 800332e:	d101      	bne.n	8003334 <sbrk_aligned+0x38>
 8003330:	f04f 34ff 	mov.w	r4, #4294967295
 8003334:	4620      	mov	r0, r4
 8003336:	bd70      	pop	{r4, r5, r6, pc}
 8003338:	200000f0 	.word	0x200000f0

0800333c <_malloc_r>:
 800333c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003340:	1ccd      	adds	r5, r1, #3
 8003342:	f025 0503 	bic.w	r5, r5, #3
 8003346:	3508      	adds	r5, #8
 8003348:	2d0c      	cmp	r5, #12
 800334a:	bf38      	it	cc
 800334c:	250c      	movcc	r5, #12
 800334e:	2d00      	cmp	r5, #0
 8003350:	4607      	mov	r7, r0
 8003352:	db01      	blt.n	8003358 <_malloc_r+0x1c>
 8003354:	42a9      	cmp	r1, r5
 8003356:	d905      	bls.n	8003364 <_malloc_r+0x28>
 8003358:	230c      	movs	r3, #12
 800335a:	603b      	str	r3, [r7, #0]
 800335c:	2600      	movs	r6, #0
 800335e:	4630      	mov	r0, r6
 8003360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003364:	4e2e      	ldr	r6, [pc, #184]	; (8003420 <_malloc_r+0xe4>)
 8003366:	f000 f89d 	bl	80034a4 <__malloc_lock>
 800336a:	6833      	ldr	r3, [r6, #0]
 800336c:	461c      	mov	r4, r3
 800336e:	bb34      	cbnz	r4, 80033be <_malloc_r+0x82>
 8003370:	4629      	mov	r1, r5
 8003372:	4638      	mov	r0, r7
 8003374:	f7ff ffc2 	bl	80032fc <sbrk_aligned>
 8003378:	1c43      	adds	r3, r0, #1
 800337a:	4604      	mov	r4, r0
 800337c:	d14d      	bne.n	800341a <_malloc_r+0xde>
 800337e:	6834      	ldr	r4, [r6, #0]
 8003380:	4626      	mov	r6, r4
 8003382:	2e00      	cmp	r6, #0
 8003384:	d140      	bne.n	8003408 <_malloc_r+0xcc>
 8003386:	6823      	ldr	r3, [r4, #0]
 8003388:	4631      	mov	r1, r6
 800338a:	4638      	mov	r0, r7
 800338c:	eb04 0803 	add.w	r8, r4, r3
 8003390:	f000 f878 	bl	8003484 <_sbrk_r>
 8003394:	4580      	cmp	r8, r0
 8003396:	d13a      	bne.n	800340e <_malloc_r+0xd2>
 8003398:	6821      	ldr	r1, [r4, #0]
 800339a:	3503      	adds	r5, #3
 800339c:	1a6d      	subs	r5, r5, r1
 800339e:	f025 0503 	bic.w	r5, r5, #3
 80033a2:	3508      	adds	r5, #8
 80033a4:	2d0c      	cmp	r5, #12
 80033a6:	bf38      	it	cc
 80033a8:	250c      	movcc	r5, #12
 80033aa:	4629      	mov	r1, r5
 80033ac:	4638      	mov	r0, r7
 80033ae:	f7ff ffa5 	bl	80032fc <sbrk_aligned>
 80033b2:	3001      	adds	r0, #1
 80033b4:	d02b      	beq.n	800340e <_malloc_r+0xd2>
 80033b6:	6823      	ldr	r3, [r4, #0]
 80033b8:	442b      	add	r3, r5
 80033ba:	6023      	str	r3, [r4, #0]
 80033bc:	e00e      	b.n	80033dc <_malloc_r+0xa0>
 80033be:	6822      	ldr	r2, [r4, #0]
 80033c0:	1b52      	subs	r2, r2, r5
 80033c2:	d41e      	bmi.n	8003402 <_malloc_r+0xc6>
 80033c4:	2a0b      	cmp	r2, #11
 80033c6:	d916      	bls.n	80033f6 <_malloc_r+0xba>
 80033c8:	1961      	adds	r1, r4, r5
 80033ca:	42a3      	cmp	r3, r4
 80033cc:	6025      	str	r5, [r4, #0]
 80033ce:	bf18      	it	ne
 80033d0:	6059      	strne	r1, [r3, #4]
 80033d2:	6863      	ldr	r3, [r4, #4]
 80033d4:	bf08      	it	eq
 80033d6:	6031      	streq	r1, [r6, #0]
 80033d8:	5162      	str	r2, [r4, r5]
 80033da:	604b      	str	r3, [r1, #4]
 80033dc:	4638      	mov	r0, r7
 80033de:	f104 060b 	add.w	r6, r4, #11
 80033e2:	f000 f865 	bl	80034b0 <__malloc_unlock>
 80033e6:	f026 0607 	bic.w	r6, r6, #7
 80033ea:	1d23      	adds	r3, r4, #4
 80033ec:	1af2      	subs	r2, r6, r3
 80033ee:	d0b6      	beq.n	800335e <_malloc_r+0x22>
 80033f0:	1b9b      	subs	r3, r3, r6
 80033f2:	50a3      	str	r3, [r4, r2]
 80033f4:	e7b3      	b.n	800335e <_malloc_r+0x22>
 80033f6:	6862      	ldr	r2, [r4, #4]
 80033f8:	42a3      	cmp	r3, r4
 80033fa:	bf0c      	ite	eq
 80033fc:	6032      	streq	r2, [r6, #0]
 80033fe:	605a      	strne	r2, [r3, #4]
 8003400:	e7ec      	b.n	80033dc <_malloc_r+0xa0>
 8003402:	4623      	mov	r3, r4
 8003404:	6864      	ldr	r4, [r4, #4]
 8003406:	e7b2      	b.n	800336e <_malloc_r+0x32>
 8003408:	4634      	mov	r4, r6
 800340a:	6876      	ldr	r6, [r6, #4]
 800340c:	e7b9      	b.n	8003382 <_malloc_r+0x46>
 800340e:	230c      	movs	r3, #12
 8003410:	603b      	str	r3, [r7, #0]
 8003412:	4638      	mov	r0, r7
 8003414:	f000 f84c 	bl	80034b0 <__malloc_unlock>
 8003418:	e7a1      	b.n	800335e <_malloc_r+0x22>
 800341a:	6025      	str	r5, [r4, #0]
 800341c:	e7de      	b.n	80033dc <_malloc_r+0xa0>
 800341e:	bf00      	nop
 8003420:	200000ec 	.word	0x200000ec

08003424 <_realloc_r>:
 8003424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003428:	4680      	mov	r8, r0
 800342a:	4614      	mov	r4, r2
 800342c:	460e      	mov	r6, r1
 800342e:	b921      	cbnz	r1, 800343a <_realloc_r+0x16>
 8003430:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003434:	4611      	mov	r1, r2
 8003436:	f7ff bf81 	b.w	800333c <_malloc_r>
 800343a:	b92a      	cbnz	r2, 8003448 <_realloc_r+0x24>
 800343c:	f7ff ff12 	bl	8003264 <_free_r>
 8003440:	4625      	mov	r5, r4
 8003442:	4628      	mov	r0, r5
 8003444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003448:	f000 f838 	bl	80034bc <_malloc_usable_size_r>
 800344c:	4284      	cmp	r4, r0
 800344e:	4607      	mov	r7, r0
 8003450:	d802      	bhi.n	8003458 <_realloc_r+0x34>
 8003452:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003456:	d812      	bhi.n	800347e <_realloc_r+0x5a>
 8003458:	4621      	mov	r1, r4
 800345a:	4640      	mov	r0, r8
 800345c:	f7ff ff6e 	bl	800333c <_malloc_r>
 8003460:	4605      	mov	r5, r0
 8003462:	2800      	cmp	r0, #0
 8003464:	d0ed      	beq.n	8003442 <_realloc_r+0x1e>
 8003466:	42bc      	cmp	r4, r7
 8003468:	4622      	mov	r2, r4
 800346a:	4631      	mov	r1, r6
 800346c:	bf28      	it	cs
 800346e:	463a      	movcs	r2, r7
 8003470:	f7ff fed0 	bl	8003214 <memcpy>
 8003474:	4631      	mov	r1, r6
 8003476:	4640      	mov	r0, r8
 8003478:	f7ff fef4 	bl	8003264 <_free_r>
 800347c:	e7e1      	b.n	8003442 <_realloc_r+0x1e>
 800347e:	4635      	mov	r5, r6
 8003480:	e7df      	b.n	8003442 <_realloc_r+0x1e>
	...

08003484 <_sbrk_r>:
 8003484:	b538      	push	{r3, r4, r5, lr}
 8003486:	4d06      	ldr	r5, [pc, #24]	; (80034a0 <_sbrk_r+0x1c>)
 8003488:	2300      	movs	r3, #0
 800348a:	4604      	mov	r4, r0
 800348c:	4608      	mov	r0, r1
 800348e:	602b      	str	r3, [r5, #0]
 8003490:	f7fd ffb2 	bl	80013f8 <_sbrk>
 8003494:	1c43      	adds	r3, r0, #1
 8003496:	d102      	bne.n	800349e <_sbrk_r+0x1a>
 8003498:	682b      	ldr	r3, [r5, #0]
 800349a:	b103      	cbz	r3, 800349e <_sbrk_r+0x1a>
 800349c:	6023      	str	r3, [r4, #0]
 800349e:	bd38      	pop	{r3, r4, r5, pc}
 80034a0:	200000f4 	.word	0x200000f4

080034a4 <__malloc_lock>:
 80034a4:	4801      	ldr	r0, [pc, #4]	; (80034ac <__malloc_lock+0x8>)
 80034a6:	f000 b811 	b.w	80034cc <__retarget_lock_acquire_recursive>
 80034aa:	bf00      	nop
 80034ac:	200000f8 	.word	0x200000f8

080034b0 <__malloc_unlock>:
 80034b0:	4801      	ldr	r0, [pc, #4]	; (80034b8 <__malloc_unlock+0x8>)
 80034b2:	f000 b80c 	b.w	80034ce <__retarget_lock_release_recursive>
 80034b6:	bf00      	nop
 80034b8:	200000f8 	.word	0x200000f8

080034bc <_malloc_usable_size_r>:
 80034bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034c0:	1f18      	subs	r0, r3, #4
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	bfbc      	itt	lt
 80034c6:	580b      	ldrlt	r3, [r1, r0]
 80034c8:	18c0      	addlt	r0, r0, r3
 80034ca:	4770      	bx	lr

080034cc <__retarget_lock_acquire_recursive>:
 80034cc:	4770      	bx	lr

080034ce <__retarget_lock_release_recursive>:
 80034ce:	4770      	bx	lr

080034d0 <_init>:
 80034d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034d2:	bf00      	nop
 80034d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034d6:	bc08      	pop	{r3}
 80034d8:	469e      	mov	lr, r3
 80034da:	4770      	bx	lr

080034dc <_fini>:
 80034dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034de:	bf00      	nop
 80034e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034e2:	bc08      	pop	{r3}
 80034e4:	469e      	mov	lr, r3
 80034e6:	4770      	bx	lr
