// Seed: 1496417681
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 'b0 << id_3) begin : LABEL_0
    wait (id_2);
  end
endmodule
module module_1 #(
    parameter id_10 = 32'd8,
    parameter id_16 = 32'd23,
    parameter id_18 = 32'd38,
    parameter id_20 = 32'd57,
    parameter id_37 = 32'd93,
    parameter id_6  = 32'd31,
    parameter id_7  = 32'd10
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    _id_10,
    id_11
);
  output wire id_11;
  input wire _id_10;
  input wire id_9;
  inout wire id_8;
  inout wire _id_7;
  output wire _id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout supply1 id_1;
  assign id_1 = 1 + 1 + -1;
  parameter id_12 = 1;
  wire id_13;
  ;
  assign id_5 = (id_9);
  logic [7:0] id_14, id_15;
  assign id_14[(1)==-1] = id_13;
  bit [-1  <  1 : {  -1  -  id_7  {  id_10  }  }]
      _id_16,
      id_17,
      _id_18,
      id_19,
      _id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      _id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43;
  logic [id_7 : id_6] id_44;
  initial begin : LABEL_0
    id_32 = #id_45 -1;
    begin : LABEL_1
      id_29 <= id_38;
      $clog2(85);
      ;
    end
  end
  logic id_46, id_47;
  wire id_48;
  wire id_49;
  ;
  wire id_50;
  initial begin : LABEL_2
    id_21 <= 1'b0;
  end
  wire id_51;
  wire [id_16  ==  id_37 : -1] id_52;
  wire [-1 : 1] id_53;
  wire [-1 : id_18] id_54;
  wire id_55;
  logic [id_20 : id_16] id_56 = -1'h0;
  logic id_57;
  localparam id_58 = 1 == id_12;
  wire id_59;
  wire id_60;
  wire id_61;
  logic [{  1  ,  1  ,  -1  } : 1 'b0] id_62;
  module_0 modCall_1 (
      id_46,
      id_9,
      id_51
  );
  assign id_26 = id_43;
endmodule
