AArch64 S+dmb.sttp+data_asynctagfault
Variant=memtag,async
{
0:X0=x:red; 0:X1=x:green; 0:X3=y:green;
1:X1=x:red; 1:X3=y:green;
}
 P0          | P1          ;
 STG X0,[X1] | LDR W2,[X3] ;
 DMB ST      |             ;
 MOV W2,#1   |             ;
 STR W2,[X3] | STR W2,[X1] ;
exists 1:X2=1 /\ TFSR_ELx=1 
