#-----------------------------------------------------------
# Vivado v2023.2_AR000036028_AR000036028 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jan 14 17:33:33 2026
# Process ID: 1164
# Current directory: Z:/EDA234/display/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9288 Z:\EDA234\display\project_1\project_1.xpr
# Log file: Z:/EDA234/display/project_1/vivado.log
# Journal file: Z:/EDA234/display/project_1\vivado.jou
# Running On: ED4220-06, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 34122 MB
#-----------------------------------------------------------
start_gui
open_project Z:/EDA234/display/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'Z:/EDA234/display/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1552.914 ; gain = 387.477
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
import_files -norecurse {C:/Users/liuv/Desktop/EDA234-master/EDA234-master/speakerv5/speakerv5.srcs/sources_1/new/PWM.vhd C:/Users/liuv/Desktop/EDA234-master/EDA234-master/speakerv5/speakerv5.srcs/sources_1/new/keyboard.vhd C:/Users/liuv/Desktop/EDA234-master/EDA234-master/speakerv5/speakerv5.srcs/sources_1/new/top.vhd}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/liuv/Desktop/EDA234-master/EDA234-master/speakerv5/speakerv5.srcs/constrs_1/new/constraints.xdc
import_files -fileset constrs_1 C:/Users/liuv/Desktop/EDA234-master/EDA234-master/speakerv5/speakerv5.srcs/constrs_1/new/constraints.xdc
export_ip_user_files -of_objects  [get_files Z:/EDA234/display/project_1/project_1.srcs/constrs_1/imports/new/constraints.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 Z:/EDA234/display/project_1/project_1.srcs/constrs_1/imports/new/constraints.xdc
file delete -force Z:/EDA234/display/project_1/project_1.srcs/constrs_1/imports/new/constraints.xdc
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'z:/EDA234/display/voice record/date_voice.coe' provided. It will be converted relative to IP Instance files '../../../../../voice record/date_voice.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_date
set_property -dict [list \
  CONFIG.Coe_File {Z:/EDA234/display/voice record/date_voice.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {38600} \
  CONFIG.Write_Width_A {8} \
] [get_ips rom_date]
INFO: [IP_Flow 19-3484] Absolute path of file 'z:/EDA234/display/voice record/date_voice.coe' provided. It will be converted relative to IP Instance files '../../../../../voice record/date_voice.coe'
generate_target {instantiation_template} [get_files z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_date/rom_date.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_date'...
update_compile_order -fileset sources_1
generate_target all [get_files  z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_date/rom_date.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_date'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_date'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_date'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_date'...
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1624.586 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all rom_date] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rom_date
export_ip_user_files -of_objects [get_files z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_date/rom_date.xci] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_date/rom_date.xci'
export_simulation -of_objects [get_files z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_date/rom_date.xci] -directory Z:/EDA234/display/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir Z:/EDA234/display/project_1/project_1.ip_user_files -ipstatic_source_dir Z:/EDA234/display/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=Z:/EDA234/display/project_1/project_1.cache/compile_simlib/modelsim} {questa=Z:/EDA234/display/project_1/project_1.cache/compile_simlib/questa} {riviera=Z:/EDA234/display/project_1/project_1.cache/compile_simlib/riviera} {activehdl=Z:/EDA234/display/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'z:/EDA234/display/voice record/temp_voice.coe' provided. It will be converted relative to IP Instance files '../../../../../voice record/temp_voice.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_temp
set_property -dict [list \
  CONFIG.Coe_File {Z:/EDA234/display/voice record/temp_voice.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {38600} \
  CONFIG.Write_Width_A {8} \
] [get_ips rom_temp]
INFO: [IP_Flow 19-3484] Absolute path of file 'z:/EDA234/display/voice record/temp_voice.coe' provided. It will be converted relative to IP Instance files '../../../../../voice record/temp_voice.coe'
generate_target {instantiation_template} [get_files z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_temp/rom_temp.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_temp'...
generate_target all [get_files  z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_temp/rom_temp.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_temp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_temp'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_temp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_temp'...
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1636.250 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all rom_temp] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rom_temp
export_ip_user_files -of_objects [get_files z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_temp/rom_temp.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_temp/rom_temp.xci]
launch_runs rom_temp_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rom_temp
[Wed Jan 14 17:47:18 2026] Launched rom_temp_synth_1...
Run output will be captured here: Z:/EDA234/display/project_1/project_1.runs/rom_temp_synth_1/runme.log
export_simulation -of_objects [get_files z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_temp/rom_temp.xci] -directory Z:/EDA234/display/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir Z:/EDA234/display/project_1/project_1.ip_user_files -ipstatic_source_dir Z:/EDA234/display/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=Z:/EDA234/display/project_1/project_1.cache/compile_simlib/modelsim} {questa=Z:/EDA234/display/project_1/project_1.cache/compile_simlib/questa} {riviera=Z:/EDA234/display/project_1/project_1.cache/compile_simlib/riviera} {activehdl=Z:/EDA234/display/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'z:/EDA234/display/voice record/time_voice.coe' provided. It will be converted relative to IP Instance files '../../../../../voice record/time_voice.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_time
set_property -dict [list \
  CONFIG.Coe_File {Z:/EDA234/display/voice record/time_voice.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {42000} \
  CONFIG.Write_Width_A {8} \
] [get_ips rom_time]
INFO: [IP_Flow 19-3484] Absolute path of file 'z:/EDA234/display/voice record/time_voice.coe' provided. It will be converted relative to IP Instance files '../../../../../voice record/time_voice.coe'
generate_target {instantiation_template} [get_files z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_time/rom_time.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_time'...
update_compile_order -fileset sources_1
generate_target all [get_files  z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_time/rom_time.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_time'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_time'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_time'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_time'...
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1647.285 ; gain = 2.211
catch { config_ip_cache -export [get_ips -all rom_time] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rom_time
export_ip_user_files -of_objects [get_files z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_time/rom_time.xci] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_time/rom_time.xci'
export_simulation -of_objects [get_files z:/EDA234/display/project_1/project_1.srcs/sources_1/ip/rom_time/rom_time.xci] -directory Z:/EDA234/display/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir Z:/EDA234/display/project_1/project_1.ip_user_files -ipstatic_source_dir Z:/EDA234/display/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=Z:/EDA234/display/project_1/project_1.cache/compile_simlib/modelsim} {questa=Z:/EDA234/display/project_1/project_1.cache/compile_simlib/questa} {riviera=Z:/EDA234/display/project_1/project_1.cache/compile_simlib/riviera} {activehdl=Z:/EDA234/display/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file Z:/EDA234/display/project_1/project_1.srcs/utils_1/imports/synth_1/top.dcp with file Z:/EDA234/display/project_1/project_1.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 12
[Wed Jan 14 17:50:21 2026] Launched synth_1...
Run output will be captured here: Z:/EDA234/display/project_1/project_1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 14 17:52:42 2026...
