0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x00
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x00
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x002d: mov_imm:
	regs[5] = 0xc14448d3, opcode= 0x02
0x0034: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0043: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0048: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x004c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0058: jmp_imm:
	pc += 0x1, opcode= 0x00
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0067: jmp_imm:
	pc += 0x1, opcode= 0x00
0x006c: mov_imm:
	regs[5] = 0x756c863e, opcode= 0x02
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0078: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x008a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x008d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0094: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x009c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00a5: mov_imm:
	regs[5] = 0xe6284aad, opcode= 0x02
0x00ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x00ae: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00b7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x00ba: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x00bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x00c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x00c3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x00c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x00ca: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00cf: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x00d2: mov_imm:
	regs[5] = 0x636830c6, opcode= 0x02
0x00d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x00db: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x00de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00e5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00ea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x00f1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00f6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x00fa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00ff: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0102: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0105: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0108: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x010b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x010f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0114: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0117: mov_imm:
	regs[5] = 0xade5ceda, opcode= 0x02
0x011d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0120: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0123: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0126: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x012c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0130: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0135: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0138: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x013b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x013e: mov_imm:
	regs[5] = 0x46cb5cfe, opcode= 0x02
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x00
0x014a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x014d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0150: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0156: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x015c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x015f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0163: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x016c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0174: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0178: jmp_imm:
	pc += 0x1, opcode= 0x00
0x017d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0180: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0184: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0189: mov_imm:
	regs[5] = 0xb3e9c80c, opcode= 0x02
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0195: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0198: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x01a4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x01a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x01aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x01ad: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x01b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x01b3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x01b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01bc: mov_imm:
	regs[5] = 0xf67c8663, opcode= 0x02
0x01c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x01c5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01ce: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x01d5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01e0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x01e3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x01e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x01e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x01ec: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x01f0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x01f8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x01fb: mov_imm:
	regs[5] = 0xf06092aa, opcode= 0x02
0x0201: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0204: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0207: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x020a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x020d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0211: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0216: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x021a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x021f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0228: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x022b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x022f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0234: mov_imm:
	regs[5] = 0x18ee774, opcode= 0x02
0x023a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x023d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0240: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0246: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x024c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x024f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0252: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0255: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0258: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x025b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x025e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0262: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0267: mov_imm:
	regs[5] = 0x43d98691, opcode= 0x02
0x026d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0270: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0273: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0276: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0279: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x027c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x027f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0288: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x028b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x028e: mov_imm:
	regs[5] = 0xb3685ab2, opcode= 0x02
0x0294: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0297: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x029b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02a0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x02a6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x02ac: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x02af: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x02b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x02b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x02b9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02be: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x02c2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x02ca: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x02cd: mov_imm:
	regs[5] = 0x16723d32, opcode= 0x02
0x02d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x02d7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02dc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02e5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x02e8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x02f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x02f7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x02fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x02fd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0300: mov_imm:
	regs[5] = 0xd81a209d, opcode= 0x02
0x0306: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0309: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x030c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0312: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0318: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x031c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0321: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0327: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x032a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x032d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0330: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0334: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0339: mov_imm:
	regs[5] = 0x269a6dbe, opcode= 0x02
0x033f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0342: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0345: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0348: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x034b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x034e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0351: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0354: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0358: jmp_imm:
	pc += 0x1, opcode= 0x00
0x035d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0360: mov_imm:
	regs[5] = 0xe905b109, opcode= 0x02
0x0366: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0369: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x036c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0372: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0378: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x037c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0381: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0384: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0388: jmp_imm:
	pc += 0x1, opcode= 0x00
0x038d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0391: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0396: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0399: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x039c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x039f: mov_imm:
	regs[5] = 0xb8f4f518, opcode= 0x02
0x03a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x03a8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x03ac: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03b1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x03b5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03ba: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x03be: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x03c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x03c9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x03cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x03d0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03d5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x03d9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03de: mov_imm:
	regs[5] = 0x7093b1fc, opcode= 0x02
0x03e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x03e7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x03ea: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x03f1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x03fc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x03ff: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0402: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0405: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0409: jmp_imm:
	pc += 0x1, opcode= 0x00
0x040e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0412: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0417: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x041a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x041d: mov_imm:
	regs[5] = 0xfb8e3d7c, opcode= 0x02
0x0424: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0429: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x042c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x042f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0432: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0435: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0439: jmp_imm:
	pc += 0x1, opcode= 0x00
0x043e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0441: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0444: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0447: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x044a: mov_imm:
	regs[5] = 0x10aeacf2, opcode= 0x02
0x0450: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0454: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0459: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x045c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0462: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0468: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x046c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0471: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0474: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0478: jmp_imm:
	pc += 0x1, opcode= 0x00
0x047d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0480: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0483: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0486: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0489: mov_imm:
	regs[5] = 0x493d5122, opcode= 0x02
0x048f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0492: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0496: jmp_imm:
	pc += 0x1, opcode= 0x00
0x049b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x049e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x04a2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x04aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x04ad: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x04b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x04b3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04bc: mov_imm:
	regs[5] = 0x9f67771, opcode= 0x02
0x04c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x04c5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x04c8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04ce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04d5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04da: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x04dd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x04e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x04e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x04e6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x04e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x04ec: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x04ef: mov_imm:
	regs[5] = 0xc3a6a57f, opcode= 0x02
0x04f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04fe: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0501: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0504: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0507: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x050b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0510: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0513: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0517: jmp_imm:
	pc += 0x1, opcode= 0x00
0x051c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x051f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0522: mov_imm:
	regs[5] = 0xe144f784, opcode= 0x02
0x0528: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x052b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x052e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x00
0x053a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0540: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0543: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0546: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0549: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x054c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x054f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0552: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0555: mov_imm:
	regs[5] = 0x78a0862d, opcode= 0x02
0x055b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x055e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0562: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0567: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x056a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x056d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0571: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0579: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x057c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x057f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0582: mov_imm:
	regs[5] = 0x922ed951, opcode= 0x02
0x0588: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x058c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0591: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0594: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x059b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05a0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05a6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x05a9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x05b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x05b9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05be: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x05c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x05c4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x05c7: mov_imm:
	regs[5] = 0xee894827, opcode= 0x02
0x05cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x05d0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x05d3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x05d6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x05da: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x05e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05eb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x05ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x05f1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x05f4: mov_imm:
	regs[5] = 0x8ddf7fd0, opcode= 0x02
0x05fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x05fd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0600: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0606: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x060c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0610: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0615: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0618: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x061b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x061e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0621: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0625: jmp_imm:
	pc += 0x1, opcode= 0x00
0x062a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x062e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0633: mov_imm:
	regs[5] = 0x5e862185, opcode= 0x02
0x0639: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x063c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0640: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0645: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0648: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x064b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x064e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0651: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0654: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0657: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x065a: mov_imm:
	regs[5] = 0xf64c90f8, opcode= 0x02
0x0661: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0666: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x066a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x066f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0672: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0678: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x067e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0682: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0687: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x068a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x068d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0690: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0693: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0697: jmp_imm:
	pc += 0x1, opcode= 0x00
0x069c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x069f: mov_imm:
	regs[5] = 0x6b062463, opcode= 0x02
0x06a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x06a8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x06ac: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06b1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x06b4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x06b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x06ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x06be: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06c3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x06c9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x06cc: mov_imm:
	regs[5] = 0x49ab9a75, opcode= 0x02
0x06d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x06d5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x06d8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x06de: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x06e4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x06e8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06ed: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x06f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x06f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x06f6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x06fc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0700: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0705: mov_imm:
	regs[5] = 0xb7b63fdc, opcode= 0x02
0x070b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x070e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0711: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0715: jmp_imm:
	pc += 0x1, opcode= 0x00
0x071a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x071e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0723: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0726: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0729: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x072d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0732: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0736: jmp_imm:
	pc += 0x1, opcode= 0x00
0x073b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x073e: mov_imm:
	regs[5] = 0x71e0698, opcode= 0x02
0x0744: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0747: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x074a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0751: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0756: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x075c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x075f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0762: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0765: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0768: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x076b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x076e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0772: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0777: mov_imm:
	regs[5] = 0x9545673b, opcode= 0x02
0x077e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0783: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0786: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x078a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x078f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0792: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0796: jmp_imm:
	pc += 0x1, opcode= 0x00
0x079b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x079e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x07a1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x07a8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07ad: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x07b0: mov_imm:
	regs[5] = 0xccaff5e9, opcode= 0x02
0x07b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07b9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x07bc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07c2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07c8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x07cb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x07cf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x07d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x07da: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x07e0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x07e3: mov_imm:
	regs[5] = 0xc1f51810, opcode= 0x02
0x07e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07ec: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x07ef: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x07f2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x07f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x07f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x07fb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0801: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0804: mov_imm:
	regs[5] = 0x193a1c11, opcode= 0x02
0x080a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x080d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0810: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0816: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x081c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0820: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0825: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0829: jmp_imm:
	pc += 0x1, opcode= 0x00
0x082e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0831: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0834: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0837: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x083a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x083d: mov_imm:
	regs[5] = 0x5a887a21, opcode= 0x02
0x0844: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0849: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x084c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0850: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0855: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0858: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x085b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x085e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0862: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0867: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x086b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0870: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0873: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0876: mov_imm:
	regs[5] = 0xc407dfb0, opcode= 0x02
0x087d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0882: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0885: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0889: jmp_imm:
	pc += 0x1, opcode= 0x00
0x088e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0894: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x089a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x089e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08a3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x08a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x08a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x08ac: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x08b0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x08b8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x08bc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08c1: mov_imm:
	regs[5] = 0x87d6592e, opcode= 0x02
0x08c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x08cb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08d0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x08d3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x08d6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x08da: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x08e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x08e5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x08e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x08eb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x08ee: mov_imm:
	regs[5] = 0x3d80db6a, opcode= 0x02
0x08f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x08f7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x08fa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0900: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0906: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0909: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x090c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x090f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0912: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0916: jmp_imm:
	pc += 0x1, opcode= 0x00
0x091b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x091e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0921: mov_imm:
	regs[5] = 0x31f9e21d, opcode= 0x02
0x0928: jmp_imm:
	pc += 0x1, opcode= 0x00
0x092d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0931: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0936: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0939: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x093c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x093f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0943: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0948: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x094b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x094e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0951: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0955: jmp_imm:
	pc += 0x1, opcode= 0x00
0x095a: mov_imm:
	regs[5] = 0x59f18a15, opcode= 0x02
0x0960: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0963: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0966: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x096c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0978: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x097b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x097e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0981: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0984: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0987: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x098a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x098d: mov_imm:
	regs[5] = 0x680936f, opcode= 0x02
0x0993: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0997: jmp_imm:
	pc += 0x1, opcode= 0x00
0x099c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x09a0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09a5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x09a8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x09ac: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x09b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x09b8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09bd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x09c3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x09c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09cc: mov_imm:
	regs[5] = 0xa800a433, opcode= 0x02
0x09d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x09d5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x09d8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09de: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x09e4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x09e7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x09ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x09ee: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x09f6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x09fc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x09ff: mov_imm:
	regs[5] = 0xc475f984, opcode= 0x02
0x0a05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a08: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0a0c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a11: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a1a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0a1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a23: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a29: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0a2c: mov_imm:
	regs[5] = 0x730c5b5e, opcode= 0x02
0x0a33: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a41: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0a44: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a4a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a50: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0a53: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0a56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a5a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a62: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a68: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0a6b: mov_imm:
	regs[5] = 0xb0397bc8, opcode= 0x02
0x0a71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a74: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a7d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a86: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0a89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a8f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a96: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a9b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0a9e: mov_imm:
	regs[5] = 0x9b02f1af, opcode= 0x02
0x0aa4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0aa7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0aaa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ab1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ab6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0abc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0abf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0ac2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ac6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0acb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ace: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ad1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ad4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0ad7: mov_imm:
	regs[5] = 0xdc39fd1f, opcode= 0x02
0x0ade: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ae3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0aec: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0aef: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0af2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0af5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0afe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b01: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b07: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0b0b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b10: mov_imm:
	regs[5] = 0x1c31d129, opcode= 0x02
0x0b17: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b1f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0b22: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b28: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b2f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b34: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0b37: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0b3b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b44: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b4c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b52: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0b55: mov_imm:
	regs[5] = 0xfb78476a, opcode= 0x02
0x0b5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b5e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0b61: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0b64: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0b68: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b71: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b79: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b80: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b85: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0b88: mov_imm:
	regs[5] = 0xc2425194, opcode= 0x02
0x0b8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b91: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0b94: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b9b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ba0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ba6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0baa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0baf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0bb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0bb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0bb8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0bbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0bbe: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0bc1: mov_imm:
	regs[5] = 0xff5dbc4, opcode= 0x02
0x0bc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0bca: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0bce: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bd3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0bd6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0bd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0bdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0be0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0be5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0be8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0beb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0bee: mov_imm:
	regs[5] = 0xedb06dc6, opcode= 0x02
0x0bf4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0bf7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0bfa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c06: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c0c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0c0f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0c12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c18: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c1e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0c21: mov_imm:
	regs[5] = 0x57ef5fa5, opcode= 0x02
0x0c27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c2a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0c2d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0c31: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c36: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0c3a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c45: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c4b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0c4e: mov_imm:
	regs[5] = 0xcc1f3d1, opcode= 0x02
0x0c55: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c5d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0c61: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c66: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c6c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c73: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c78: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0c7b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0c7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c84: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c8a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0c8e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c93: mov_imm:
	regs[5] = 0xa3e1a06a, opcode= 0x02
0x0c9a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ca2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0ca6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cab: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0caf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cb4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0cb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0cba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0cbe: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cc3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0cc7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ccc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0cd0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cd5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0cd8: mov_imm:
	regs[5] = 0x53806c69, opcode= 0x02
0x0cdf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ce4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ce7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0cea: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0cf1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cf6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0cfc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0d00: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d05: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0d08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d0e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d14: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0d17: mov_imm:
	regs[5] = 0x53ffbcf8, opcode= 0x02
0x0d1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d20: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0d23: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0d26: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0d29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d2f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d35: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0d38: mov_imm:
	regs[5] = 0x8ea4576c, opcode= 0x02
0x0d3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d41: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0d45: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d4a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d50: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d57: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d5c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0d5f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0d62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d68: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d6e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0d71: mov_imm:
	regs[5] = 0xa95511ed, opcode= 0x02
0x0d77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d7a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0d7e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d83: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d8c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0d90: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d9c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0da1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0da4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0da7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0dab: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0db0: mov_imm:
	regs[5] = 0xd00cf1a1, opcode= 0x02
0x0db7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0dbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0dc0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0dc5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0dc8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0dce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0dd4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0dd7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0dda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ddd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0de1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0de6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0de9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0dec: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0def: mov_imm:
	regs[5] = 0xf2cf4749, opcode= 0x02
0x0df5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0df8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0dfb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0dff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e04: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e0d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e13: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0e16: mov_imm:
	regs[5] = 0x910f6314, opcode= 0x02
0x0e1d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e25: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0e28: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e2e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e34: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0e37: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0e3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e41: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e46: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e4c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0e4f: mov_imm:
	regs[5] = 0x18f48517, opcode= 0x02
0x0e55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e58: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0e5c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e61: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0e64: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e73: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e79: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0e7c: mov_imm:
	regs[5] = 0x21197514, opcode= 0x02
0x0e82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e85: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0e88: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e8e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e95: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e9a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0e9d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0ea0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ea3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ea6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0eaa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0eaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0eb2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0eb5: mov_imm:
	regs[5] = 0xb480b820, opcode= 0x02
0x0ebc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ec1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ec4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0ec7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0ecb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ed0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0ed4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ed9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0edc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ee5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ee8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0eeb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0eee: mov_imm:
	regs[5] = 0xd6d1f52d, opcode= 0x02
0x0ef4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ef7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0efa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f00: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f06: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0f09: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f18: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f1f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f24: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0f27: mov_imm:
	regs[5] = 0xd254e5a5, opcode= 0x02
0x0f2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f30: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0f33: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0f36: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0f3a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f45: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f4b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0f4f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f54: mov_imm:
	regs[5] = 0xfbf50db8, opcode= 0x02
0x0f5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f5d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0f60: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f6c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f78: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0f7b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0f7f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f88: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f90: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f97: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f9c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0f9f: mov_imm:
	regs[5] = 0xd9f54600, opcode= 0x02
0x0fa5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0fa9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fae: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0fb1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0fb4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0fb8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0fc1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0fc9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0fcc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0fcf: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0fd2: mov_imm:
	regs[5] = 0xe9c9b6b0, opcode= 0x02
0x0fd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0fdc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fe1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fea: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ff0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ff7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ffc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0fff: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1008: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x100b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x100f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1014: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1018: jmp_imm:
	pc += 0x1, opcode= 0x00
0x101d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1020: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1024: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1029: mov_imm:
	regs[5] = 0xafc85e82, opcode= 0x02
0x102f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1038: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x103b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x103e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1042: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1047: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x104a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x104d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1050: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1053: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1056: mov_imm:
	regs[5] = 0x5908e6e2, opcode= 0x02
0x105c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x105f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1063: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1068: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x106e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1074: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1077: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x107a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x107d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1081: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1086: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1089: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x108d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1092: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1096: jmp_imm:
	pc += 0x1, opcode= 0x00
0x109b: mov_imm:
	regs[5] = 0xce75ae0d, opcode= 0x02
0x10a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x10a4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x10a7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x10aa: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x10ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x10b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x10b3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x10b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10b9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x10bc: mov_imm:
	regs[5] = 0x66fe04a7, opcode= 0x02
0x10c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x10c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10cb: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x10ce: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10d4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10da: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x10de: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10e3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x10ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x10f2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x10f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10f8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x10fb: mov_imm:
	regs[5] = 0xbb93a09e, opcode= 0x02
0x1101: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1104: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1107: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1110: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1119: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x111c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1120: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1125: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1128: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1131: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1134: mov_imm:
	regs[5] = 0x9ac7ca0f, opcode= 0x02
0x113a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x113d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1140: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1146: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x114c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x114f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1153: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1158: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x115b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1164: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1168: jmp_imm:
	pc += 0x1, opcode= 0x00
0x116d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1176: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1179: mov_imm:
	regs[5] = 0x93abb22e, opcode= 0x02
0x117f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1188: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x118b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x118e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1191: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1194: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1198: jmp_imm:
	pc += 0x1, opcode= 0x00
0x119d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x11a3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x11a6: mov_imm:
	regs[5] = 0x512309ea, opcode= 0x02
0x11ad: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x11b6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11bb: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x11be: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11ca: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x11d0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x11d3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x11d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x11d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x11dc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11ee: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x11f1: mov_imm:
	regs[5] = 0x43383c01, opcode= 0x02
0x11f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x11fb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1200: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1203: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1206: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1209: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x120d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1212: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1216: jmp_imm:
	pc += 0x1, opcode= 0x00
0x121b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1224: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1227: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x122b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1230: mov_imm:
	regs[5] = 0xbefe1142, opcode= 0x02
0x1236: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x123f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1242: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1248: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x124e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1251: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1254: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1257: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x125b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1260: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1263: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1266: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x126a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x126f: mov_imm:
	regs[5] = 0x16ad611b, opcode= 0x02
0x1275: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1279: jmp_imm:
	pc += 0x1, opcode= 0x00
0x127e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1282: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1287: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x128a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x128d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1290: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1299: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x129c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x12a0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12a5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x12a8: mov_imm:
	regs[5] = 0x1bc3fbe5, opcode= 0x02
0x12af: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x12b7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x12ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x12c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12cc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x12cf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x12d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x12d6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x12de: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x12e2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x12ea: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x12ed: mov_imm:
	regs[5] = 0xc19db060, opcode= 0x02
0x12f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x12f6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x12fa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12ff: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1302: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1305: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1308: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x130c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1311: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1314: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1317: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x131a: mov_imm:
	regs[5] = 0x6410215, opcode= 0x02
0x1320: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1324: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1329: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x132c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1332: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1338: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x133b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x133e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1341: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1344: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1347: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x134a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x134d: mov_imm:
	regs[5] = 0x4198a5d2, opcode= 0x02
0x1353: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1356: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1359: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x135c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1360: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1365: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1368: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x136b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x136e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1371: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1375: jmp_imm:
	pc += 0x1, opcode= 0x00
0x137a: mov_imm:
	regs[5] = 0x865d5de, opcode= 0x02
0x1380: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1383: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1386: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x138c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1392: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1395: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1398: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x139c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x13a4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x13a8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x13b0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x13b3: mov_imm:
	regs[5] = 0xfb3a52a8, opcode= 0x02
0x13b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x13bc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x13bf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x13c3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13c8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x13cc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x13d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x13d7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x13da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x13dd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x13e0: mov_imm:
	regs[5] = 0xad00269c, opcode= 0x02
0x13e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x13e9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x13ec: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13f2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13f8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x13fb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x13fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1401: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1405: jmp_imm:
	pc += 0x1, opcode= 0x00
0x140a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x140d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1410: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1414: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1419: mov_imm:
	regs[5] = 0x2273cff9, opcode= 0x02
0x141f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1422: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1425: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1428: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x142b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x142e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1431: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x00
0x143a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x143e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1443: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1446: mov_imm:
	regs[5] = 0x3d8d6062, opcode= 0x02
0x144d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1452: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1455: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1458: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x145f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1464: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x146a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x146e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1473: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1476: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1479: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x147d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1482: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1485: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1488: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x148b: mov_imm:
	regs[5] = 0xa3b267c9, opcode= 0x02
0x1491: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1494: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1498: jmp_imm:
	pc += 0x1, opcode= 0x00
0x149d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x14a0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x14ad: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x14b5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x14b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x14bb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14c4: mov_imm:
	regs[5] = 0xacbf4517, opcode= 0x02
0x14cb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x14d3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x14d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14dc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14e2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x14e5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x14f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x14f4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x14f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x14fa: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x14fd: mov_imm:
	regs[5] = 0xe0d6c88d, opcode= 0x02
0x1504: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1509: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x150c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x150f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1512: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1515: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1518: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x151b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x151e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1521: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x00
0x152a: mov_imm:
	regs[5] = 0xaab8574a, opcode= 0x02
0x1530: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1533: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1536: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x153c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1542: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1545: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1548: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x154b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x154e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1551: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1554: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1557: mov_imm:
	regs[5] = 0xa15287f3, opcode= 0x02
0x155d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1560: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1564: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1569: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x156c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x156f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1573: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1578: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x157b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x157e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1581: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1585: jmp_imm:
	pc += 0x1, opcode= 0x00
0x158a: mov_imm:
	regs[5] = 0x35e3acfb, opcode= 0x02
0x1590: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1594: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1599: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x159c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x15a2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x15a8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x15ab: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x15ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x15b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x15b4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x15b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x15ba: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x15bd: mov_imm:
	regs[5] = 0x8e46d499, opcode= 0x02
0x15c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x15c6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x15c9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x15cc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x15d0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x15d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x15db: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x15de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x15e1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x15e4: mov_imm:
	regs[5] = 0x45910cc7, opcode= 0x02
0x15ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x15ee: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15f3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x15f7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15fc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1603: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1608: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x160e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1612: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1617: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x161a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x161e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1623: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1627: jmp_imm:
	pc += 0x1, opcode= 0x00
0x162c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1630: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1635: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1639: jmp_imm:
	pc += 0x1, opcode= 0x00
0x163e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1641: mov_imm:
	regs[5] = 0x9a6bf164, opcode= 0x02
0x1647: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x164a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x164d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1650: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1653: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1656: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1659: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x165c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x165f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1668: mov_imm:
	regs[5] = 0xd80cb949, opcode= 0x02
0x166f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1674: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1678: jmp_imm:
	pc += 0x1, opcode= 0x00
0x167d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1680: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1687: jmp_imm:
	pc += 0x1, opcode= 0x00
0x168c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1692: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1695: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1698: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x169b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x169f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16a4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x16a8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x16b0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x16b3: mov_imm:
	regs[5] = 0xaed73c80, opcode= 0x02
0x16b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x16bc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16c5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x16c8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x16d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x16d8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16dd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x16e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x16e3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x16e6: mov_imm:
	regs[5] = 0x935a5c25, opcode= 0x02
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x16f6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16fb: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x16fe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1704: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1710: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1713: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1716: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x171a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x171f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1722: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1725: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1728: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x172b: mov_imm:
	regs[5] = 0x36049400, opcode= 0x02
0x1731: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1734: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1737: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x173a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x173d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1740: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1743: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1746: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1749: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x174d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1752: mov_imm:
	regs[5] = 0x91d15251, opcode= 0x02
0x1758: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x175b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x175e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1765: jmp_imm:
	pc += 0x1, opcode= 0x00
0x176a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1770: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1774: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1779: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x177d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1782: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1786: jmp_imm:
	pc += 0x1, opcode= 0x00
0x178b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x178e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1791: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1795: jmp_imm:
	pc += 0x1, opcode= 0x00
0x179a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x179d: mov_imm:
	regs[5] = 0xb2f92836, opcode= 0x02
0x17a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x17a6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x17a9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x17ac: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x17af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x17b5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x17b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x17bb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x17be: mov_imm:
	regs[5] = 0x248bcbe9, opcode= 0x02
0x17c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x17c7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x17cb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17d0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x17d7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17dc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17e2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x17e6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17eb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x17ef: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x17f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x17fa: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x17fe: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1803: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1806: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1809: mov_imm:
	regs[5] = 0xb0eb618d, opcode= 0x02
0x1810: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1815: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1819: jmp_imm:
	pc += 0x1, opcode= 0x00
0x181e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1821: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1825: jmp_imm:
	pc += 0x1, opcode= 0x00
0x182a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x182d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1830: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1834: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1839: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x183c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x183f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1842: mov_imm:
	regs[5] = 0xcb68b8f7, opcode= 0x02
0x1848: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x184b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x184e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1854: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x185a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x185d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1860: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1863: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1867: jmp_imm:
	pc += 0x1, opcode= 0x00
0x186c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x186f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1872: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1876: jmp_imm:
	pc += 0x1, opcode= 0x00
0x187b: mov_imm:
	regs[5] = 0xd713f1c, opcode= 0x02
0x1881: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1884: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1887: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x188a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1893: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1896: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1899: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x189c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x189f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x18a2: mov_imm:
	regs[5] = 0x4c90ad73, opcode= 0x02
0x18a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x18ac: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18b1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x18b4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18ba: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18c1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18c6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x18c9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x18cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x18cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18d8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x18db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18e4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x18e8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18ed: mov_imm:
	regs[5] = 0x33bcbf09, opcode= 0x02
0x18f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x18f6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x18fa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18ff: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1903: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1908: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x190b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x190e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1912: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1917: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1920: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1923: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1926: mov_imm:
	regs[5] = 0x60ede20e, opcode= 0x02
0x192c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x192f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1932: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1938: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x193e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1941: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1944: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1947: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x194a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x194d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1950: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1953: mov_imm:
	regs[5] = 0x62ed2f72, opcode= 0x02
0x1959: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x195c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x195f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1962: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1965: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1969: jmp_imm:
	pc += 0x1, opcode= 0x00
0x196e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1971: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1974: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1977: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x197a: mov_imm:
	regs[5] = 0x34fc8d59, opcode= 0x02
0x1980: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1983: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1986: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x198c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1992: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1995: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1998: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x199b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x199e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x19a2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x19aa: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x19ad: mov_imm:
	regs[5] = 0x2cf35dc9, opcode= 0x02
0x19b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x19b6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x19b9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19c2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x19c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x19ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x19d1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x19d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x19d7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x19da: mov_imm:
	regs[5] = 0x37510a12, opcode= 0x02
0x19e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x19e3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x19e6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x19ed: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19f2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x19f8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x19fc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a01: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1a04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a0a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a0e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a16: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1a19: mov_imm:
	regs[5] = 0xb1aec1f, opcode= 0x02
0x1a20: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a28: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1a2b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1a2e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1a32: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a3d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a43: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1a47: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a4c: mov_imm:
	regs[5] = 0x3b83a781, opcode= 0x02
0x1a52: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a55: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1a58: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a5e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a64: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1a67: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1a6b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a70: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a74: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a7c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a82: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1a85: mov_imm:
	regs[5] = 0xa2112571, opcode= 0x02
0x1a8c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a94: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1a97: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1a9b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1aa0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1aa4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1aa9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1aac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1aaf: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ab3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ab8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1abc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ac1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1ac4: mov_imm:
	regs[5] = 0xa3c37e6f, opcode= 0x02
0x1aca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1acd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1ad1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ad6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1adc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ae2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1ae5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1ae9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1aee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1af1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1af4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1af8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1afd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b00: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1b03: mov_imm:
	regs[5] = 0x32cdff50, opcode= 0x02
0x1b0a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b13: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b18: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1b1c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b21: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1b24: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1b27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b33: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b37: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b3f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1b42: mov_imm:
	regs[5] = 0xfd9a07fe, opcode= 0x02
0x1b48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b4b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1b4e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b54: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b5b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b60: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1b63: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1b66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b73: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b78: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b7e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1b81: mov_imm:
	regs[5] = 0x98ba6fa2, opcode= 0x02
0x1b88: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b90: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1b93: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1b97: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b9c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1b9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ba3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ba8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bb1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1bb4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1bb8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bbd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1bc0: mov_imm:
	regs[5] = 0xc9307273, opcode= 0x02
0x1bc6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1bc9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1bcd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bd2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1bd8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1bde: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1be1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1be4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1be7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1bea: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1bee: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bf3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1bf6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1bfa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bff: mov_imm:
	regs[5] = 0x20eb3614, opcode= 0x02
0x1c05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c08: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1c0c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c11: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1c14: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1c17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c1d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c23: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1c26: mov_imm:
	regs[5] = 0xbdc5ef8e, opcode= 0x02
0x1c2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c2f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1c32: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c38: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c3e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1c41: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1c44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c4a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c50: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1c54: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c59: mov_imm:
	regs[5] = 0x14d76995, opcode= 0x02
0x1c5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c63: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c68: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1c6b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1c6f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c74: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1c77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c7d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c83: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1c86: mov_imm:
	regs[5] = 0x57b2fef6, opcode= 0x02
0x1c8d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c95: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1c98: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c9e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ca4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1ca7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1caa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1cae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cb3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1cb6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cbf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1cc2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1cc6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ccb: mov_imm:
	regs[5] = 0xb25e0747, opcode= 0x02
0x1cd2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1cda: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1cde: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ce3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1ce6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1ce9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1cec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1cef: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1cf2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1cf6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cfb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1cfe: mov_imm:
	regs[5] = 0xb148938b, opcode= 0x02
0x1d04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d07: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1d0a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d10: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d17: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d1c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1d20: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d25: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1d28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d2e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d35: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d3a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1d3d: mov_imm:
	regs[5] = 0xc25739a3, opcode= 0x02
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d4d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d52: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1d55: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1d58: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1d5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d67: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d6d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1d71: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d76: mov_imm:
	regs[5] = 0x7d83e74f, opcode= 0x02
0x1d7d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d85: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1d89: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d8e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d94: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d9a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1d9d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1da0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1da3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1da6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1da9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1dac: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1daf: mov_imm:
	regs[5] = 0x670ae3c0, opcode= 0x02
0x1db5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1db9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1dbe: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1dc1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1dc4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1dc7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1dca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1dce: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1dd3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1dd7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ddc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1de0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1de5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1de8: mov_imm:
	regs[5] = 0x4916d659, opcode= 0x02
0x1dee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1df1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1df5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1dfa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e00: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e06: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1e09: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1e0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e12: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e18: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1e1b: mov_imm:
	regs[5] = 0xe271f80e, opcode= 0x02
0x1e22: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e2a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1e2d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1e30: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1e33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e39: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e3f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1e42: mov_imm:
	regs[5] = 0xe85fc791, opcode= 0x02
0x1e48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e4b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1e4e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e54: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e60: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1e63: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1e66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e6d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e72: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e79: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e7e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1e81: mov_imm:
	regs[5] = 0x500e8309, opcode= 0x02
0x1e87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e8a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e93: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1e96: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1e99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e9d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ea2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ea6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1eab: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1eae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1eb1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1eb4: mov_imm:
	regs[5] = 0xe287a046, opcode= 0x02
0x1ebb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ec0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ec3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1ec6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ecc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ed2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1ed5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1ed9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ede: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ee1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ee4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ee7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1eea: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1eed: mov_imm:
	regs[5] = 0x57dafaa1, opcode= 0x02
0x1ef3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ef6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1ef9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1efc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1eff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f03: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f0c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f11: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f17: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1f1a: mov_imm:
	regs[5] = 0xc2e843fd, opcode= 0x02
0x1f21: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f29: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1f2d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f32: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f38: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f3e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1f41: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1f44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f48: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f50: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f56: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1f59: mov_imm:
	regs[5] = 0xf05bb06a, opcode= 0x02
0x1f60: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f68: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1f6b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1f6f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f74: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1f77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f7d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f83: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1f86: mov_imm:
	regs[5] = 0x99e7ad26, opcode= 0x02
0x1f8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f8f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1f92: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f98: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f9e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1fa1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1fa4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1fa7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1faa: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1fae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1fb6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1fb9: mov_imm:
	regs[5] = 0xd50637f8, opcode= 0x02
0x1fbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1fc3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fc8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1fcb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1fce: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1fd1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1fd4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1fd7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1fda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1fdd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1fe0: mov_imm:
	regs[5] = 0xe609788d, opcode= 0x02
0x1fe7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ff5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1ff8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ffe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2004: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2007: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x200a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x200d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2010: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2013: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2016: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x201a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x201f: mov_imm:
	regs[5] = 0x1aba65c6, opcode= 0x02
0x2025: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2028: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x202b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x202e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2032: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2037: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2040: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2043: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2047: jmp_imm:
	pc += 0x1, opcode= 0x00
0x204c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x204f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2053: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2058: mov_imm:
	regs[5] = 0x2e36b9db, opcode= 0x02
0x205e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2062: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2067: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x206a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2070: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2077: jmp_imm:
	pc += 0x1, opcode= 0x00
0x207c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2085: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2088: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x208b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x208e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2091: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2094: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x00
0x209d: mov_imm:
	regs[5] = 0xed641ff6, opcode= 0x02
0x20a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20a6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x20aa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20af: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x20b2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x20b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x20c1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x20c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x20c7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x20ca: mov_imm:
	regs[5] = 0x2f726490, opcode= 0x02
0x20d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20d9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x20dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x20e9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20ee: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x20f1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x20f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2101: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2106: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2109: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x210d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2112: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2115: mov_imm:
	regs[5] = 0xd0386383, opcode= 0x02
0x211b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x211e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2121: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2124: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2127: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x212a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2133: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2136: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x213a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x213f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2142: mov_imm:
	regs[5] = 0x6c4455a, opcode= 0x02
0x2148: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x214b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2154: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x215b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2160: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2166: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2169: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x216d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2172: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2175: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2178: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x217b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x217e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2181: mov_imm:
	regs[5] = 0xe57a8c84, opcode= 0x02
0x2187: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x218a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x218d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2190: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2193: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2196: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2199: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x219c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x21a0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21a5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x21a8: mov_imm:
	regs[5] = 0xfffdc706, opcode= 0x02
0x21ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x21b1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x21b5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21c1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21c6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21cc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x21cf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x21dc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x21e5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21ea: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x21ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21f6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x21f9: mov_imm:
	regs[5] = 0xd6ad366d, opcode= 0x02
0x21ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2202: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2205: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2209: jmp_imm:
	pc += 0x1, opcode= 0x00
0x220e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2212: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2217: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x221a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x221d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2220: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2223: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2226: mov_imm:
	regs[5] = 0xa8ce598c, opcode= 0x02
0x222c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x222f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2232: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2239: jmp_imm:
	pc += 0x1, opcode= 0x00
0x223e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2244: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2247: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x224a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x224d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2251: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2256: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x225a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x225f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2262: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2265: mov_imm:
	regs[5] = 0x68c46a76, opcode= 0x02
0x226c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2271: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2274: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2277: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x227a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x227d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2280: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2284: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2289: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x228c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x228f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2293: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2298: mov_imm:
	regs[5] = 0xf0739663, opcode= 0x02
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x22a7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x22aa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x22b0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22b6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x22b9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x22bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x22bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x22c2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x22ce: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x22d1: mov_imm:
	regs[5] = 0x9576f1b8, opcode= 0x02
0x22d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x22da: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x22dd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22e6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x22e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x22ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x22f0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22f5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22f9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2301: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2304: mov_imm:
	regs[5] = 0x451200a8, opcode= 0x02
0x230a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x230e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2313: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2316: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x231c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2322: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2325: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2328: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x232c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2331: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2334: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2338: jmp_imm:
	pc += 0x1, opcode= 0x00
0x233d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2341: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2346: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x234a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x234f: mov_imm:
	regs[5] = 0xa385bc2d, opcode= 0x02
0x2355: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x00
0x235e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2361: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2365: jmp_imm:
	pc += 0x1, opcode= 0x00
0x236a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x236d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2370: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2373: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2377: jmp_imm:
	pc += 0x1, opcode= 0x00
0x237c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2380: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2385: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2388: mov_imm:
	regs[5] = 0xa667d2e8, opcode= 0x02
0x238e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2392: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2397: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x239a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x23a0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23a6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x23a9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x23ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x23af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23b8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x23bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23c4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x23c7: mov_imm:
	regs[5] = 0x43df4960, opcode= 0x02
0x23cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x23d0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x23d3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x23d7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23dc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x23e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x23eb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x23ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23f1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x23f5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23fa: mov_imm:
	regs[5] = 0x9c53d39a, opcode= 0x02
0x2400: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2404: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2409: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x240c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2412: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2418: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x241b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x241e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2421: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2425: jmp_imm:
	pc += 0x1, opcode= 0x00
0x242a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x242d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2430: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2434: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2439: mov_imm:
	regs[5] = 0xe9a65c13, opcode= 0x02
0x2440: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2445: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x00
0x244e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2452: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2457: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x245b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2460: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2463: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2466: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2469: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x246d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2472: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2475: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2479: jmp_imm:
	pc += 0x1, opcode= 0x00
0x247e: mov_imm:
	regs[5] = 0xe46fbf43, opcode= 0x02
0x2484: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2487: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2490: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2496: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x249c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x24a0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24a5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x24a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x24ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x24ae: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x24bb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24c0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x24c3: mov_imm:
	regs[5] = 0x49301dd0, opcode= 0x02
0x24c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x24cc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x24cf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x24d2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x24d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x24d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x24dc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24e1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x24e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x24e7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x24ea: mov_imm:
	regs[5] = 0x74ab9a06, opcode= 0x02
0x24f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x24f4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24f9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x24fd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2502: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2509: jmp_imm:
	pc += 0x1, opcode= 0x00
0x250e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2514: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2518: jmp_imm:
	pc += 0x1, opcode= 0x00
0x251d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2520: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2524: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2529: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x252c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2530: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2535: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2539: jmp_imm:
	pc += 0x1, opcode= 0x00
0x253e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2542: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2547: mov_imm:
	regs[5] = 0x322f7dc1, opcode= 0x02
0x254e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2553: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2556: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2559: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x255c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x255f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2562: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2565: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2568: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x256b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x256f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2574: mov_imm:
	regs[5] = 0x4f5658e1, opcode= 0x02
0x257b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2580: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2583: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2586: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x258d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2592: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2598: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x259b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x259e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x25a2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x25aa: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x25ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25b0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x25b3: mov_imm:
	regs[5] = 0xad4b7edc, opcode= 0x02
0x25b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x25bc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x25bf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x25c2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x25ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x25d1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x25d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25d8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25dd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x25e0: mov_imm:
	regs[5] = 0x6f20ed11, opcode= 0x02
0x25e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x25e9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x25ed: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25f8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x25fe: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2601: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2605: jmp_imm:
	pc += 0x1, opcode= 0x00
0x260a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x260d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2610: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2613: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2617: jmp_imm:
	pc += 0x1, opcode= 0x00
0x261c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x261f: mov_imm:
	regs[5] = 0x9a706dbc, opcode= 0x02
0x2626: jmp_imm:
	pc += 0x1, opcode= 0x00
0x262b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x262e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2631: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2634: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2637: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x263b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2640: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2644: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2649: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x264c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x264f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2653: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2658: mov_imm:
	regs[5] = 0x1101a013, opcode= 0x02
0x265e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2661: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x00
0x266a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2670: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2676: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2679: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2682: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2685: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2688: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x268b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x268f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2694: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x00
0x269d: mov_imm:
	regs[5] = 0xb69fdc2c, opcode= 0x02
0x26a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x26a6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x26aa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26af: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x26b2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x26b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x26b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x26bb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x26be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x26c2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26c7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x26cb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26d0: mov_imm:
	regs[5] = 0xb0db07e, opcode= 0x02
0x26d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x26d9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x26dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x26e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x26e8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x26eb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x26ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x26f2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x26fa: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x26fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2700: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2703: mov_imm:
	regs[5] = 0x838354e8, opcode= 0x02
0x2709: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x270d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2712: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2715: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2718: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x271b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x271e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2721: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2724: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2727: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x272a: mov_imm:
	regs[5] = 0xcc49f9f7, opcode= 0x02
0x2731: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2736: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x273a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x273f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2743: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2748: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x274e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2754: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2757: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x275b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2760: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2764: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2769: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x276c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x276f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2772: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2775: mov_imm:
	regs[5] = 0x352fb613, opcode= 0x02
0x277b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x277e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2781: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2784: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2788: jmp_imm:
	pc += 0x1, opcode= 0x00
0x278d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2790: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2794: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2799: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x279c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x279f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x27a2: mov_imm:
	regs[5] = 0x9032a99b, opcode= 0x02
0x27a9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x27b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27b7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x27ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x27c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27cc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x27cf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x27d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x27d6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x27de: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x27e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x27e4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x27e7: mov_imm:
	regs[5] = 0xf65aef3e, opcode= 0x02
0x27ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x27f0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x27f4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27f9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x27fc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x27ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2802: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2805: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2809: jmp_imm:
	pc += 0x1, opcode= 0x00
0x280e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2812: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2817: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x281b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2820: mov_imm:
	regs[5] = 0xeecbc564, opcode= 0x02
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x00
0x282c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x282f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2832: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2838: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x283f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2844: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2847: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x284a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x284d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2850: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2853: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2856: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2859: mov_imm:
	regs[5] = 0x23fa4f7f, opcode= 0x02
0x285f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2862: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2865: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x00
0x286e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2871: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2874: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2877: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x287b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2880: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2883: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2886: mov_imm:
	regs[5] = 0xc7133217, opcode= 0x02
0x288c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2895: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2899: jmp_imm:
	pc += 0x1, opcode= 0x00
0x289e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x28aa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x28ae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28b3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x28b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x28b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x28bc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x28bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x28c2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x28c5: mov_imm:
	regs[5] = 0x7666436c, opcode= 0x02
0x28cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28ce: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x28d1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x28d4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x28d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x28db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x28e3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x28e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x28ef: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x28f2: mov_imm:
	regs[5] = 0x619881bb, opcode= 0x02
0x28f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28fc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2901: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2904: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x290a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2911: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2916: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x291a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x291f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2922: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2925: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x00
0x292e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2931: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2935: jmp_imm:
	pc += 0x1, opcode= 0x00
0x293a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x293e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2943: mov_imm:
	regs[5] = 0x4624ddbc, opcode= 0x02
0x2949: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x294c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x294f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2952: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2956: jmp_imm:
	pc += 0x1, opcode= 0x00
0x295b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x295f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2964: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2967: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x296a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x296d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2971: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2976: mov_imm:
	regs[5] = 0x5cc0154c, opcode= 0x02
0x297d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2982: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2985: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2988: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x298e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2994: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2998: jmp_imm:
	pc += 0x1, opcode= 0x00
0x299d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x29a1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x29a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x29ac: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x29af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x29b2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x29b5: mov_imm:
	regs[5] = 0xbad34ba2, opcode= 0x02
0x29bc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x29c4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x29c8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29cd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x29d0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x29d4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x29dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x29e0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29e5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x29e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x29eb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29f4: mov_imm:
	regs[5] = 0x45e4fbcd, opcode= 0x02
0x29fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x29fd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2a00: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a06: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a0c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2a0f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2a13: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a1e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a22: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a2a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2a2d: mov_imm:
	regs[5] = 0x2bd8264a, opcode= 0x02
0x2a33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a36: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2a39: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2a3c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2a3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a43: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a4c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a51: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a58: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a5d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2a60: mov_imm:
	regs[5] = 0xbe86685d, opcode= 0x02
0x2a66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a69: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2a6c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a72: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a78: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2a7c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a81: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2a84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a8a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a90: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2a94: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a99: mov_imm:
	regs[5] = 0xe39dfd52, opcode= 0x02
0x2a9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2aa2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2aa6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2aab: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2aae: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2ab2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ab7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2abb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ac0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ac3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ac7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2acc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2acf: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2ad2: mov_imm:
	regs[5] = 0xdbea94a8, opcode= 0x02
0x2ad8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2adb: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2ade: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ae4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2aea: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2aee: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2af3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2afc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2aff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b02: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b08: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2b0b: mov_imm:
	regs[5] = 0xf9d243fc, opcode= 0x02
0x2b11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b14: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2b17: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2b1b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b20: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2b23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b29: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b35: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2b38: mov_imm:
	regs[5] = 0xc74b4ea, opcode= 0x02
0x2b3f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b47: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2b4b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b50: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b56: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b62: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2b66: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b6b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2b6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b74: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b7a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2b7d: mov_imm:
	regs[5] = 0x20f6c633, opcode= 0x02
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b89: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b8c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2b8f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2b92: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2b95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b9b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ba1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2ba4: mov_imm:
	regs[5] = 0xee3beac2, opcode= 0x02
0x2bab: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2bb3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2bb6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2bbc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2bc2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2bc5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2bc8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2bcc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2bd4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2bd7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2bda: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2bde: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2be3: mov_imm:
	regs[5] = 0x457727d5, opcode= 0x02
0x2be9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bf2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2bf5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2bf8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2bfc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c05: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c0d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c13: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2c16: mov_imm:
	regs[5] = 0xd05276a1, opcode= 0x02
0x2c1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c1f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2c22: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c29: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c2e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c34: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2c38: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c3d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2c41: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c4c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c52: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2c55: mov_imm:
	regs[5] = 0xd5aa92cb, opcode= 0x02
0x2c5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c5e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2c61: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2c65: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c6a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2c6e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c7a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c7f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c83: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c8b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2c8f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c94: mov_imm:
	regs[5] = 0x4468cea3, opcode= 0x02
0x2c9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c9d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2ca0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2cb2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2cb5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2cb9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2cc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2cc4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2cc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2cca: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2cce: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cd3: mov_imm:
	regs[5] = 0x8a5e8234, opcode= 0x02
0x2cd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2cdd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ce2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2ce6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ceb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2cee: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cf7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2cfa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2cfd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d03: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2d06: mov_imm:
	regs[5] = 0xfd866402, opcode= 0x02
0x2d0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d0f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2d12: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d19: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d1e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d24: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2d27: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2d2b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d36: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d3a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d42: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2d45: mov_imm:
	regs[5] = 0xc96730d0, opcode= 0x02
0x2d4c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d54: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2d57: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2d5a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2d5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d64: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d69: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d70: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d75: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2d78: mov_imm:
	regs[5] = 0x4f284a9a, opcode= 0x02
0x2d7f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d88: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d8d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2d90: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d96: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d9d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2da2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2da6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2dab: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2dae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2db1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2db4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2db7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2dba: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2dbd: mov_imm:
	regs[5] = 0x62a3e64c, opcode= 0x02
0x2dc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2dc7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2dcc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2dd0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2dd5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2dd8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2ddb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2dde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2de2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2de7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2deb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2df0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2df3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2df6: mov_imm:
	regs[5] = 0x60094874, opcode= 0x02
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e06: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e0b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2e0e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e14: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e1a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2e1d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2e20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e26: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e2c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2e30: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e35: mov_imm:
	regs[5] = 0x40b78058, opcode= 0x02
0x2e3c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e44: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2e47: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2e4a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2e4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e54: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e59: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e5d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e65: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2e68: mov_imm:
	regs[5] = 0xe91d7d01, opcode= 0x02
0x2e6f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e77: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2e7a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e81: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e86: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e8c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2e8f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2e92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e99: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e9e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ea1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ea4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2ea7: mov_imm:
	regs[5] = 0xa7fe8689, opcode= 0x02
0x2ead: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2eb0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2eb3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2eb6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2eb9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2ebd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ec2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ec5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ece: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ed1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2ed4: mov_imm:
	regs[5] = 0xe46f4126, opcode= 0x02
0x2edb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ee0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ee4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ee9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2eec: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ef2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ef8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2efc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f01: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2f05: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f0e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f16: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f1a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f22: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2f25: mov_imm:
	regs[5] = 0x430148cd, opcode= 0x02
0x2f2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f2e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2f31: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2f34: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2f37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f3d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f43: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2f47: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f4c: mov_imm:
	regs[5] = 0xe1662ef2, opcode= 0x02
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f5c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f61: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2f64: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f70: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f76: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2f79: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2f7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f83: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f88: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f8e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2f92: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f97: mov_imm:
	regs[5] = 0xe74eac38, opcode= 0x02
0x2f9e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fa3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2fa6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2fa9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2fac: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2faf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2fb2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fbb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2fbf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fc4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2fc7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2fca: mov_imm:
	regs[5] = 0x647650b0, opcode= 0x02
0x2fd0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2fd3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2fd6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2fdc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2fe2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2fe5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2fe8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2feb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2fee: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ff1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ffa: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2ffd: mov_imm:
	regs[5] = 0x8b3fb17b, opcode= 0x02
0x3003: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x00
0x300c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x300f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3012: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3015: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3018: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x301b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x301e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3022: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3027: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3030: mov_imm:
	regs[5] = 0xed0ad432, opcode= 0x02
0x3036: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3039: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3042: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3048: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x304e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3051: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3055: jmp_imm:
	pc += 0x1, opcode= 0x00
0x305a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x305d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3061: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3066: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3069: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x306c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x306f: mov_imm:
	regs[5] = 0x906b7cfd, opcode= 0x02
0x3076: jmp_imm:
	pc += 0x1, opcode= 0x00
0x307b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3084: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3087: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x308a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x308d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3090: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3093: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3096: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3099: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x309d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30a2: mov_imm:
	regs[5] = 0x66a33334, opcode= 0x02
0x30a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x30ab: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x30ae: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x30b4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30c0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x30c4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30c9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x30cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x30cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x30d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30d8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x30dc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x30e4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x30e7: mov_imm:
	regs[5] = 0x9bd79844, opcode= 0x02
0x30ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x30f0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x30f3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x30f6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x30f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x30fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x30ff: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3103: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3108: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x310b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x310f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3114: mov_imm:
	regs[5] = 0x5bda43a4, opcode= 0x02
0x311a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3123: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3127: jmp_imm:
	pc += 0x1, opcode= 0x00
0x312c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3138: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x313e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3141: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3145: jmp_imm:
	pc += 0x1, opcode= 0x00
0x314a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x314d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3150: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3153: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3156: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3159: mov_imm:
	regs[5] = 0xc9731490, opcode= 0x02
0x315f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3162: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3165: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3168: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x316b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x316e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3172: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3177: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x317a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x317d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3180: mov_imm:
	regs[5] = 0x710ccb15, opcode= 0x02
0x3187: jmp_imm:
	pc += 0x1, opcode= 0x00
0x318c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x318f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3193: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3198: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x319e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31a5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31aa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x31ad: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x31b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x31b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x31b6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31ba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x31c2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x31c5: mov_imm:
	regs[5] = 0x47425ede, opcode= 0x02
0x31cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x31ce: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x31d1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x31d4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x31d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x31da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x31de: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31e3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x31f0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31f5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x31f9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31fe: mov_imm:
	regs[5] = 0xa2e4afdf, opcode= 0x02
0x3204: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3207: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x320b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3210: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3216: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x321c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x321f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3222: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3225: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3228: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x322b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x322e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3231: mov_imm:
	regs[5] = 0x7fdab8b0, opcode= 0x02
0x3237: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x323a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x323d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3240: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3243: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3246: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3249: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3252: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3255: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3258: mov_imm:
	regs[5] = 0xefbaa65c, opcode= 0x02
0x325f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3264: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3267: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x326a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3270: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3276: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3279: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x327d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3282: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3285: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3288: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x328b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x328e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3291: mov_imm:
	regs[5] = 0x2a9cfe4c, opcode= 0x02
0x3297: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x329a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x329d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x32a0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x32a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x32a7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x32af: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x32b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x32b5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x32b8: mov_imm:
	regs[5] = 0x26a106ae, opcode= 0x02
0x32bf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x32c7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x32ca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32d0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32d6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x32da: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32df: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x32e3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x32eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x32ee: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x32f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x32f4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x32f7: mov_imm:
	regs[5] = 0xe9a4f4aa, opcode= 0x02
0x32fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3300: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3304: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3309: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x330d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3312: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3315: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3318: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x331b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x331e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3321: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3324: mov_imm:
	regs[5] = 0xd367d2fb, opcode= 0x02
0x332a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x332e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3333: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3337: jmp_imm:
	pc += 0x1, opcode= 0x00
0x333c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3342: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3348: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x334b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x334e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3352: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3357: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x335a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x335d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3361: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3366: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x336a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x336f: mov_imm:
	regs[5] = 0x3d9312e0, opcode= 0x02
0x3376: jmp_imm:
	pc += 0x1, opcode= 0x00
0x337b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x337f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3384: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3387: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x338a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x338d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3390: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3393: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3396: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3399: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x339c: mov_imm:
	regs[5] = 0xbb3c5649, opcode= 0x02
0x33a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x33a5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x33a9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33ae: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x33b4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33ba: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x33bd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x33c1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x33c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x33cd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33d2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x33d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x33d8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x33db: mov_imm:
	regs[5] = 0x697fbb72, opcode= 0x02
0x33e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33ea: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x33ee: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33f3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x33f6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x33f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x33fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x33ff: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3402: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3406: jmp_imm:
	pc += 0x1, opcode= 0x00
0x340b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x340e: mov_imm:
	regs[5] = 0xebe02374, opcode= 0x02
0x3415: jmp_imm:
	pc += 0x1, opcode= 0x00
0x341a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x341e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3423: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3426: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x342c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3433: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3438: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x343b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x343e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3441: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3444: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3447: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x344a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x344d: mov_imm:
	regs[5] = 0x35497bdb, opcode= 0x02
0x3453: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3456: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3459: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x345c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x345f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3463: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3468: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x346b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x346e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3471: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3474: mov_imm:
	regs[5] = 0x9519f583, opcode= 0x02
0x347a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x347d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3480: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3486: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x348d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3492: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3496: jmp_imm:
	pc += 0x1, opcode= 0x00
0x349b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x349f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x34a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x34aa: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x34ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x34b0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x34b3: mov_imm:
	regs[5] = 0xa3bf496b, opcode= 0x02
0x34b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x34bc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x34bf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x34c2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x34c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x34c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x34cc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34d1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x34d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x34d7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x34da: mov_imm:
	regs[5] = 0xb6888e72, opcode= 0x02
0x34e1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x34e9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x34ed: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34fe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3504: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3507: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x350b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3510: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3513: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3516: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3519: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x351d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3522: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3525: mov_imm:
	regs[5] = 0xc52d76b3, opcode= 0x02
0x352b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x352e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3531: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x00
0x353a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x353e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3543: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3546: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x354a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x354f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3552: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3555: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3558: mov_imm:
	regs[5] = 0x840c6784, opcode= 0x02
0x355e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3561: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3564: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x356a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3570: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3573: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3576: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3579: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x357c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x357f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3582: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3585: mov_imm:
	regs[5] = 0x97341bef, opcode= 0x02
0x358b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x358e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3591: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3595: jmp_imm:
	pc += 0x1, opcode= 0x00
0x359a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x359e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x35a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x35aa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35af: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x35b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35bb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x35be: mov_imm:
	regs[5] = 0x95ea802b, opcode= 0x02
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x35cd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35dc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35e2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x35e5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x35e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x35eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x35ee: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x35f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x35f4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x35f7: mov_imm:
	regs[5] = 0xb11a511c, opcode= 0x02
0x35fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3600: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3604: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3609: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x360c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x360f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3613: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3618: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x361c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3621: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3625: jmp_imm:
	pc += 0x1, opcode= 0x00
0x362a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x362d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3630: mov_imm:
	regs[5] = 0x6df76f44, opcode= 0x02
0x3637: jmp_imm:
	pc += 0x1, opcode= 0x00
0x363c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x363f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3643: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3648: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x364e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3654: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3657: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x365a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x365d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3660: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3663: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3666: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3669: mov_imm:
	regs[5] = 0x7668bfb0, opcode= 0x02
0x366f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3672: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3675: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3678: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x367b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x367e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3681: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3684: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3687: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x368a: mov_imm:
	regs[5] = 0x62a5282, opcode= 0x02
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3696: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3699: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36a2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x36a8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x36ae: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x36b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36b7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x36ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x36bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x36c0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x36c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x36c6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x36c9: mov_imm:
	regs[5] = 0x83b0517a, opcode= 0x02
0x36cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x36d2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x36d5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x36d8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x36dc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x36e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36ed: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x36f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x36f3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x36f6: mov_imm:
	regs[5] = 0x9070b1e4, opcode= 0x02
0x36fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x36ff: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3702: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3708: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x370f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3714: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3717: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x371a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x371d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3720: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3723: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3726: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x372a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x372f: mov_imm:
	regs[5] = 0x80170507, opcode= 0x02
0x3736: jmp_imm:
	pc += 0x1, opcode= 0x00
0x373b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x373e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3742: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3747: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x374b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3750: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3753: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3756: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3759: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x375c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x375f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3762: mov_imm:
	regs[5] = 0x64d40cc0, opcode= 0x02
0x3768: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x376b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x376e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3774: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x377a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x377d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3780: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3783: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3786: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x378a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x378f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3792: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3795: mov_imm:
	regs[5] = 0x80662b2b, opcode= 0x02
0x379b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x379e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x37a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x37a5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37aa: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x37ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x37b1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x37b9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x37bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x37bf: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x37c3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37c8: mov_imm:
	regs[5] = 0x45187624, opcode= 0x02
0x37ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x37d1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x37d5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37da: mov_imm:
	regs[30] = 0xab7cc055, opcode= 0x02
0x37e1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37e6: mov_imm:
	regs[31] = 0x8c2d12eb, opcode= 0x02
0x37ec: xor_regs:
	regs[0] ^= regs[30], opcode= 0x0b
0x37f0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x37f5: xor_regs:
	regs[1] ^= regs[31], opcode= 0x0b
max register index:31
