

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39'
================================================================
* Date:           Sun Sep  7 15:35:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_175_3  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    271|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     97|    -|
|Register         |        -|    -|     154|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     154|    368|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln175_fu_129_p2      |         +|   0|  0|  38|          31|           1|
    |add_ln177_fu_139_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln180_fu_161_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln182_fu_170_p2      |         +|   0|  0|  24|          17|          17|
    |v2_fu_179_p2             |         -|   0|  0|  39|           1|          32|
    |cmp80_i_i_i_i_fu_105_p2  |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln175_fu_123_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln178_fu_155_p2     |      icmp|   0|  0|  39|          32|           1|
    |v2_1_fu_184_p3           |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 271|         151|         152|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |M_e_address0_local       |  13|          3|   17|         51|
    |M_e_address1_local       |  13|          3|   17|         51|
    |M_e_d0_local             |  13|          3|   32|         96|
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_4     |   9|          2|   31|         62|
    |c_fu_38                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  97|         22|  132|        331|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |M_e_addr_4_reg_238           |  17|   0|   17|          0|
    |M_e_addr_reg_222             |  17|   0|   17|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |c_fu_38                      |  31|   0|   31|          0|
    |cmp80_i_i_i_i_reg_207        |   1|   0|    1|          0|
    |icmp_ln175_reg_212           |   1|   0|    1|          0|
    |icmp_ln178_reg_234           |   1|   0|    1|          0|
    |trunc_ln177_reg_216          |  17|   0|   17|          0|
    |v2_1_reg_243                 |  32|   0|   32|          0|
    |v_reg_227                    |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 154|   0|  154|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+--------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39|  return value|
|move_type_5   |   in|    2|     ap_none|                                                    move_type_5|        scalar|
|colt_1        |   in|   32|     ap_none|                                                         colt_1|        scalar|
|mul_ln177_1   |   in|   17|     ap_none|                                                    mul_ln177_1|        scalar|
|M_e_address0  |  out|   17|   ap_memory|                                                            M_e|         array|
|M_e_ce0       |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_we0       |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_d0        |  out|   32|   ap_memory|                                                            M_e|         array|
|M_e_address1  |  out|   17|   ap_memory|                                                            M_e|         array|
|M_e_ce1       |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_we1       |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_d1        |  out|   32|   ap_memory|                                                            M_e|         array|
|M_e_q1        |   in|   32|   ap_memory|                                                            M_e|         array|
|mul_ln173_1   |   in|   17|     ap_none|                                                    mul_ln173_1|        scalar|
|mul_ln174_1   |   in|   17|     ap_none|                                                    mul_ln174_1|        scalar|
+--------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 7 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_ln174_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln174_1"   --->   Operation 8 'read' 'mul_ln174_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_ln173_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln173_1"   --->   Operation 9 'read' 'mul_ln173_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln177_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln177_1"   --->   Operation 10 'read' 'mul_ln177_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%colt_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %colt_1"   --->   Operation 11 'read' 'colt_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%move_type_5_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %move_type_5"   --->   Operation 12 'read' 'move_type_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%cmp80_i_i_i_i = icmp_eq  i2 %move_type_5_read, i2 1"   --->   Operation 13 'icmp' 'cmp80_i_i_i_i' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%store_ln175 = store i31 0, i31 %c" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 14 'store' 'store_ln175' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body59.i.i.i.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_4 = load i31 %c" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 16 'load' 'c_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i31 %c_4" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 17 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%icmp_ln175 = icmp_slt  i32 %zext_ln175, i32 %colt_1_read" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 18 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.89ns)   --->   "%add_ln175 = add i31 %c_4, i31 1" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 19 'add' 'add_ln175' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void %for.cond.cleanup58.i.i.i.i.exitStub, void %for.body59.i.i.i.split.i" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 20 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i31 %c_4" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 21 'trunc' 'trunc_ln177' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.65ns)   --->   "%add_ln177 = add i17 %mul_ln177_1_read, i17 %trunc_ln177" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 22 'add' 'add_ln177' <Predicate = (icmp_ln175)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i17 %add_ln177" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 23 'zext' 'zext_ln177' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln177" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 24 'getelementptr' 'M_e_addr' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.41ns)   --->   "%v = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 25 'load' 'v' <Predicate = (icmp_ln175)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_1 : Operation 26 [1/1] (1.14ns)   --->   "%store_ln175 = store i31 %add_ln175, i31 %c" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 26 'store' 'store_ln175' <Predicate = (icmp_ln175)> <Delay = 1.14>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln175 = br void %for.body59.i.i.i.i" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 27 'br' 'br_ln175' <Predicate = (icmp_ln175)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 28 [1/2] ( I:2.41ns O:2.41ns )   --->   "%v = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 28 'load' 'v' <Predicate = (icmp_ln175)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%icmp_ln178 = icmp_eq  i32 %v, i32 0" [fmm_hls_greedy_potential.cpp:178->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 29 'icmp' 'icmp_ln178' <Predicate = (icmp_ln175)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %if.end68.i.i.i.i, void %cleanup87.i.i.i.i" [fmm_hls_greedy_potential.cpp:178->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 30 'br' 'br_ln178' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln179 = store i32 0, i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:179->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 31 'store' 'store_ln179' <Predicate = (icmp_ln175 & !icmp_ln178)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 45 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (!icmp_ln175)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 4.07>
ST_3 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln180 = add i17 %mul_ln173_1_read, i17 %trunc_ln177" [fmm_hls_greedy_potential.cpp:180->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 32 'add' 'add_ln180' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i17 %add_ln180" [fmm_hls_greedy_potential.cpp:180->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 33 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%M_e_addr_3 = getelementptr i32 %M_e, i64 0, i64 %zext_ln180" [fmm_hls_greedy_potential.cpp:180->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 34 'getelementptr' 'M_e_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln182 = add i17 %mul_ln174_1_read, i17 %trunc_ln177" [fmm_hls_greedy_potential.cpp:182->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 35 'add' 'add_ln182' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i17 %add_ln182" [fmm_hls_greedy_potential.cpp:182->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 36 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%M_e_addr_4 = getelementptr i32 %M_e, i64 0, i64 %zext_ln182" [fmm_hls_greedy_potential.cpp:182->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 37 'getelementptr' 'M_e_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln176 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:176->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 38 'specpipeline' 'specpipeline_ln176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 39 'specloopname' 'specloopname_ln175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln180 = store i32 %v, i17 %M_e_addr_3" [fmm_hls_greedy_potential.cpp:180->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 40 'store' 'store_ln180' <Predicate = (!icmp_ln178)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 41 [1/1] (1.91ns)   --->   "%v2 = sub i32 0, i32 %v" [fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 41 'sub' 'v2' <Predicate = (!icmp_ln178 & !cmp80_i_i_i_i)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.65ns)   --->   "%v2_1 = select i1 %cmp80_i_i_i_i, i32 %v, i32 %v2" [fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 42 'select' 'v2_1' <Predicate = (!icmp_ln178)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 43 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln182 = store i32 %v2_1, i17 %M_e_addr_4" [fmm_hls_greedy_potential.cpp:182->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 43 'store' 'store_ln182' <Predicate = (!icmp_ln178)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln183 = br void %cleanup87.i.i.i.i" [fmm_hls_greedy_potential.cpp:183->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 44 'br' 'br_ln183' <Predicate = (!icmp_ln178)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ move_type_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colt_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln177_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ mul_ln173_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln174_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                  (alloca       ) [ 01000]
mul_ln174_1_read   (read         ) [ 01110]
mul_ln173_1_read   (read         ) [ 01110]
mul_ln177_1_read   (read         ) [ 00000]
colt_1_read        (read         ) [ 00000]
move_type_5_read   (read         ) [ 00000]
cmp80_i_i_i_i      (icmp         ) [ 01110]
store_ln175        (store        ) [ 00000]
br_ln0             (br           ) [ 00000]
c_4                (load         ) [ 00000]
zext_ln175         (zext         ) [ 00000]
icmp_ln175         (icmp         ) [ 01100]
add_ln175          (add          ) [ 00000]
br_ln175           (br           ) [ 00000]
trunc_ln177        (trunc        ) [ 01110]
add_ln177          (add          ) [ 00000]
zext_ln177         (zext         ) [ 00000]
M_e_addr           (getelementptr) [ 00100]
store_ln175        (store        ) [ 00000]
br_ln175           (br           ) [ 00000]
v                  (load         ) [ 01010]
icmp_ln178         (icmp         ) [ 01111]
br_ln178           (br           ) [ 00000]
store_ln179        (store        ) [ 00000]
add_ln180          (add          ) [ 00000]
zext_ln180         (zext         ) [ 00000]
M_e_addr_3         (getelementptr) [ 00000]
add_ln182          (add          ) [ 00000]
zext_ln182         (zext         ) [ 00000]
M_e_addr_4         (getelementptr) [ 00101]
specpipeline_ln176 (specpipeline ) [ 00000]
specloopname_ln175 (specloopname ) [ 00000]
store_ln180        (store        ) [ 00000]
v2                 (sub          ) [ 00000]
v2_1               (select       ) [ 00101]
store_ln182        (store        ) [ 00000]
br_ln183           (br           ) [ 00000]
ret_ln0            (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="move_type_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="move_type_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="colt_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colt_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln177_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln177_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M_e">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln173_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln173_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mul_ln174_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln174_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="c_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="mul_ln174_1_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="17" slack="0"/>
<pin id="44" dir="0" index="1" bw="17" slack="0"/>
<pin id="45" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln174_1_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mul_ln173_1_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="17" slack="0"/>
<pin id="50" dir="0" index="1" bw="17" slack="0"/>
<pin id="51" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln173_1_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="mul_ln177_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="17" slack="0"/>
<pin id="56" dir="0" index="1" bw="17" slack="0"/>
<pin id="57" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln177_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="colt_1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colt_1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="move_type_5_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="2" slack="0"/>
<pin id="69" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="move_type_5_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="M_e_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="17" slack="0"/>
<pin id="76" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="17" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="1"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="17" slack="0"/>
<pin id="85" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v/1 store_ln179/2 store_ln180/3 store_ln182/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="M_e_addr_3_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="17" slack="0"/>
<pin id="94" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr_3/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="M_e_addr_4_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="17" slack="0"/>
<pin id="101" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr_4/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="cmp80_i_i_i_i_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="2" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp80_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln175_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="31" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="c_4_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="31" slack="0"/>
<pin id="118" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_4/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln175_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln175_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln175_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="31" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln177_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="31" slack="0"/>
<pin id="137" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln177/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln177_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="17" slack="0"/>
<pin id="141" dir="0" index="1" bw="17" slack="0"/>
<pin id="142" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln177_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="17" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln175_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="0"/>
<pin id="152" dir="0" index="1" bw="31" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln178_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln180_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="17" slack="2"/>
<pin id="163" dir="0" index="1" bw="17" slack="2"/>
<pin id="164" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln180_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="17" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln182_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="17" slack="2"/>
<pin id="172" dir="0" index="1" bw="17" slack="2"/>
<pin id="173" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln182_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="17" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="v2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v2/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="v2_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="2"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v2_1/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="c_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="31" slack="0"/>
<pin id="192" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="197" class="1005" name="mul_ln174_1_read_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="17" slack="2"/>
<pin id="199" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln174_1_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="mul_ln173_1_read_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="17" slack="2"/>
<pin id="204" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln173_1_read "/>
</bind>
</comp>

<comp id="207" class="1005" name="cmp80_i_i_i_i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="2"/>
<pin id="209" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp80_i_i_i_i "/>
</bind>
</comp>

<comp id="212" class="1005" name="icmp_ln175_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="216" class="1005" name="trunc_ln177_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="17" slack="2"/>
<pin id="218" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln177 "/>
</bind>
</comp>

<comp id="222" class="1005" name="M_e_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="17" slack="1"/>
<pin id="224" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="v_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="234" class="1005" name="icmp_ln178_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln178 "/>
</bind>
</comp>

<comp id="238" class="1005" name="M_e_addr_4_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="17" slack="1"/>
<pin id="240" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr_4 "/>
</bind>
</comp>

<comp id="243" class="1005" name="v2_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="88"><net_src comp="72" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="79" pin=4"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="90" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="109"><net_src comp="66" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="60" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="116" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="116" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="54" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="135" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="154"><net_src comp="129" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="79" pin="7"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="168"><net_src comp="161" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="177"><net_src comp="170" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="38" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="200"><net_src comp="42" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="205"><net_src comp="48" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="210"><net_src comp="105" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="215"><net_src comp="123" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="135" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="225"><net_src comp="72" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="230"><net_src comp="79" pin="7"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="237"><net_src comp="155" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="97" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="246"><net_src comp="184" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="79" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_e | {2 3 4 }
 - Input state : 
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 : move_type_5 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 : colt_1 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 : mul_ln177_1 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 : M_e | {1 2 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 : mul_ln173_1 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 : mul_ln174_1 | {1 }
  - Chain level:
	State 1
		store_ln175 : 1
		c_4 : 1
		zext_ln175 : 2
		icmp_ln175 : 3
		add_ln175 : 2
		br_ln175 : 4
		trunc_ln177 : 2
		add_ln177 : 3
		zext_ln177 : 4
		M_e_addr : 5
		v : 6
		store_ln175 : 3
	State 2
		icmp_ln178 : 1
		br_ln178 : 2
	State 3
		zext_ln180 : 1
		M_e_addr_3 : 2
		zext_ln182 : 1
		M_e_addr_4 : 2
		store_ln180 : 3
		v2_1 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln175_fu_129      |    0    |    38   |
|    add   |       add_ln177_fu_139      |    0    |    24   |
|          |       add_ln180_fu_161      |    0    |    24   |
|          |       add_ln182_fu_170      |    0    |    24   |
|----------|-----------------------------|---------|---------|
|          |     cmp80_i_i_i_i_fu_105    |    0    |    10   |
|   icmp   |      icmp_ln175_fu_123      |    0    |    39   |
|          |      icmp_ln178_fu_155      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    sub   |          v2_fu_179          |    0    |    39   |
|----------|-----------------------------|---------|---------|
|  select  |         v2_1_fu_184         |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          | mul_ln174_1_read_read_fu_42 |    0    |    0    |
|          | mul_ln173_1_read_read_fu_48 |    0    |    0    |
|   read   | mul_ln177_1_read_read_fu_54 |    0    |    0    |
|          |    colt_1_read_read_fu_60   |    0    |    0    |
|          | move_type_5_read_read_fu_66 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln175_fu_119      |    0    |    0    |
|   zext   |      zext_ln177_fu_145      |    0    |    0    |
|          |      zext_ln180_fu_165      |    0    |    0    |
|          |      zext_ln182_fu_174      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln177_fu_135     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   269   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   M_e_addr_4_reg_238   |   17   |
|    M_e_addr_reg_222    |   17   |
|        c_reg_190       |   31   |
|  cmp80_i_i_i_i_reg_207 |    1   |
|   icmp_ln175_reg_212   |    1   |
|   icmp_ln178_reg_234   |    1   |
|mul_ln173_1_read_reg_202|   17   |
|mul_ln174_1_read_reg_197|   17   |
|   trunc_ln177_reg_216  |   17   |
|      v2_1_reg_243      |   32   |
|        v_reg_227       |   32   |
+------------------------+--------+
|          Total         |   183  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
| grp_access_fu_79 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_access_fu_79 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   98   ||  3.438  ||    0    ||    27   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   269  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   27   |
|  Register |    -   |   183  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   183  |   296  |
+-----------+--------+--------+--------+
