BXT_CDCLK_CD2X_DIV_SEL_1,VAR_0
BXT_CDCLK_CD2X_DIV_SEL_2,VAR_1
BXT_CDCLK_CD2X_PIPE,FUNC_0
BXT_CDCLK_CD2X_PIPE_NONE,VAR_2
CDCLK_CTL,VAR_3
DIV_ROUND_CLOSEST,FUNC_1
DRM_ERROR,FUNC_2
I915_WRITE,FUNC_3
INVALID_PIPE,VAR_4
SKL_CDCLK_PREPARE_FOR_CHANGE,VAR_5
SKL_CDCLK_READY_FOR_CHANGE,VAR_6
SKL_PCODE_CDCLK_CONTROL,VAR_7
WARN_ON,FUNC_4
cnl_cdclk_pll_disable,FUNC_5
cnl_cdclk_pll_enable,FUNC_6
intel_update_cdclk,FUNC_7
intel_wait_for_vblank,FUNC_8
sandybridge_pcode_write,FUNC_9
skl_cdclk_decimal,FUNC_10
skl_pcode_request,FUNC_11
cnl_set_cdclk,FUNC_12
dev_priv,VAR_8
cdclk_state,VAR_9
pipe,VAR_10
cdclk,VAR_11
vco,VAR_12
val,VAR_13
divider,VAR_14
ret,VAR_15
