$comment
	File created using the following command:
		vcd file Aula5final.msim.vcd -direction
$end
$date
	Wed Sep 21 20:50:46 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5final_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EQUAL_FLAG $end
$var wire 1 # JEQ_FLAG $end
$var wire 1 $ JMP_FLAG $end
$var wire 1 % JSR_FLAG $end
$var wire 1 & KEY [3] $end
$var wire 1 ' KEY [2] $end
$var wire 1 ( KEY [1] $end
$var wire 1 ) KEY [0] $end
$var wire 1 * LEDR [9] $end
$var wire 1 + LEDR [8] $end
$var wire 1 , LEDR [7] $end
$var wire 1 - LEDR [6] $end
$var wire 1 . LEDR [5] $end
$var wire 1 / LEDR [4] $end
$var wire 1 0 LEDR [3] $end
$var wire 1 1 LEDR [2] $end
$var wire 1 2 LEDR [1] $end
$var wire 1 3 LEDR [0] $end
$var wire 1 4 Palavra [11] $end
$var wire 1 5 Palavra [10] $end
$var wire 1 6 Palavra [9] $end
$var wire 1 7 Palavra [8] $end
$var wire 1 8 Palavra [7] $end
$var wire 1 9 Palavra [6] $end
$var wire 1 : Palavra [5] $end
$var wire 1 ; Palavra [4] $end
$var wire 1 < Palavra [3] $end
$var wire 1 = Palavra [2] $end
$var wire 1 > Palavra [1] $end
$var wire 1 ? Palavra [0] $end
$var wire 1 @ PC_OUT [8] $end
$var wire 1 A PC_OUT [7] $end
$var wire 1 B PC_OUT [6] $end
$var wire 1 C PC_OUT [5] $end
$var wire 1 D PC_OUT [4] $end
$var wire 1 E PC_OUT [3] $end
$var wire 1 F PC_OUT [2] $end
$var wire 1 G PC_OUT [1] $end
$var wire 1 H PC_OUT [0] $end
$var wire 1 I REG_OUT [7] $end
$var wire 1 J REG_OUT [6] $end
$var wire 1 K REG_OUT [5] $end
$var wire 1 L REG_OUT [4] $end
$var wire 1 M REG_OUT [3] $end
$var wire 1 N REG_OUT [2] $end
$var wire 1 O REG_OUT [1] $end
$var wire 1 P REG_OUT [0] $end
$var wire 1 Q RET_FLAG $end
$var wire 1 R SEL_MUX_PC [1] $end
$var wire 1 S SEL_MUX_PC [0] $end

$scope module i1 $end
$var wire 1 T gnd $end
$var wire 1 U vcc $end
$var wire 1 V unknown $end
$var wire 1 W devoe $end
$var wire 1 X devclrn $end
$var wire 1 Y devpor $end
$var wire 1 Z ww_devoe $end
$var wire 1 [ ww_devclrn $end
$var wire 1 \ ww_devpor $end
$var wire 1 ] ww_CLOCK_50 $end
$var wire 1 ^ ww_KEY [3] $end
$var wire 1 _ ww_KEY [2] $end
$var wire 1 ` ww_KEY [1] $end
$var wire 1 a ww_KEY [0] $end
$var wire 1 b ww_PC_OUT [8] $end
$var wire 1 c ww_PC_OUT [7] $end
$var wire 1 d ww_PC_OUT [6] $end
$var wire 1 e ww_PC_OUT [5] $end
$var wire 1 f ww_PC_OUT [4] $end
$var wire 1 g ww_PC_OUT [3] $end
$var wire 1 h ww_PC_OUT [2] $end
$var wire 1 i ww_PC_OUT [1] $end
$var wire 1 j ww_PC_OUT [0] $end
$var wire 1 k ww_LEDR [9] $end
$var wire 1 l ww_LEDR [8] $end
$var wire 1 m ww_LEDR [7] $end
$var wire 1 n ww_LEDR [6] $end
$var wire 1 o ww_LEDR [5] $end
$var wire 1 p ww_LEDR [4] $end
$var wire 1 q ww_LEDR [3] $end
$var wire 1 r ww_LEDR [2] $end
$var wire 1 s ww_LEDR [1] $end
$var wire 1 t ww_LEDR [0] $end
$var wire 1 u ww_REG_OUT [7] $end
$var wire 1 v ww_REG_OUT [6] $end
$var wire 1 w ww_REG_OUT [5] $end
$var wire 1 x ww_REG_OUT [4] $end
$var wire 1 y ww_REG_OUT [3] $end
$var wire 1 z ww_REG_OUT [2] $end
$var wire 1 { ww_REG_OUT [1] $end
$var wire 1 | ww_REG_OUT [0] $end
$var wire 1 } ww_SEL_MUX_PC [1] $end
$var wire 1 ~ ww_SEL_MUX_PC [0] $end
$var wire 1 !! ww_Palavra [11] $end
$var wire 1 "! ww_Palavra [10] $end
$var wire 1 #! ww_Palavra [9] $end
$var wire 1 $! ww_Palavra [8] $end
$var wire 1 %! ww_Palavra [7] $end
$var wire 1 &! ww_Palavra [6] $end
$var wire 1 '! ww_Palavra [5] $end
$var wire 1 (! ww_Palavra [4] $end
$var wire 1 )! ww_Palavra [3] $end
$var wire 1 *! ww_Palavra [2] $end
$var wire 1 +! ww_Palavra [1] $end
$var wire 1 ,! ww_Palavra [0] $end
$var wire 1 -! ww_JMP_FLAG $end
$var wire 1 .! ww_JEQ_FLAG $end
$var wire 1 /! ww_JSR_FLAG $end
$var wire 1 0! ww_RET_FLAG $end
$var wire 1 1! ww_EQUAL_FLAG $end
$var wire 1 2! \CLOCK_50~input_o\ $end
$var wire 1 3! \KEY[1]~input_o\ $end
$var wire 1 4! \KEY[2]~input_o\ $end
$var wire 1 5! \KEY[3]~input_o\ $end
$var wire 1 6! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 7! \KEY[0]~input_o\ $end
$var wire 1 8! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 9! \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 :! \incrementaPC|Add0~2\ $end
$var wire 1 ;! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 <! \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 =! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 >! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ?! \ROM1|memROM~0_combout\ $end
$var wire 1 @! \ROM1|memROM~3_combout\ $end
$var wire 1 A! \decoderInstru1|saida~5_combout\ $end
$var wire 1 B! \ROM1|memROM~5_combout\ $end
$var wire 1 C! \MUX2|MUX_OUT[1]~1_combout\ $end
$var wire 1 D! \incrementaPC|Add0~6\ $end
$var wire 1 E! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 F! \ROM1|memROM~6_combout\ $end
$var wire 1 G! \MUX2|MUX_OUT[2]~2_combout\ $end
$var wire 1 H! \ROM1|memROM~1_combout\ $end
$var wire 1 I! \LOG_DESVIO|SelMuxPC[1]~1_combout\ $end
$var wire 1 J! \incrementaPC|Add0~10\ $end
$var wire 1 K! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 L! \ROM1|memROM~7_combout\ $end
$var wire 1 M! \MUX2|MUX_OUT[3]~3_combout\ $end
$var wire 1 N! \ROM1|memROM~2_combout\ $end
$var wire 1 O! \decoderInstru1|saida~1_combout\ $end
$var wire 1 P! \decoderInstru1|saida~7_combout\ $end
$var wire 1 Q! \ROM1|memROM~4_combout\ $end
$var wire 1 R! \RAM1|ram~101feeder_combout\ $end
$var wire 1 S! \RAM1|ram~185_combout\ $end
$var wire 1 T! \RAM1|ram~178_combout\ $end
$var wire 1 U! \RAM1|ram~101_q\ $end
$var wire 1 V! \RAM1|ram~133feeder_combout\ $end
$var wire 1 W! \RAM1|ram~177_combout\ $end
$var wire 1 X! \RAM1|ram~133_q\ $end
$var wire 1 Y! \RAM1|ram~37feeder_combout\ $end
$var wire 1 Z! \RAM1|ram~180_combout\ $end
$var wire 1 [! \RAM1|ram~37_q\ $end
$var wire 1 \! \RAM1|ram~69feeder_combout\ $end
$var wire 1 ]! \RAM1|ram~179_combout\ $end
$var wire 1 ^! \RAM1|ram~69_q\ $end
$var wire 1 _! \RAM1|ram~161_combout\ $end
$var wire 1 `! \RAM1|ram~184_combout\ $end
$var wire 1 a! \RAM1|ram~21_q\ $end
$var wire 1 b! \RAM1|ram~53feeder_combout\ $end
$var wire 1 c! \RAM1|ram~183_combout\ $end
$var wire 1 d! \RAM1|ram~53_q\ $end
$var wire 1 e! \RAM1|ram~117feeder_combout\ $end
$var wire 1 f! \RAM1|ram~181_combout\ $end
$var wire 1 g! \RAM1|ram~117_q\ $end
$var wire 1 h! \RAM1|ram~182_combout\ $end
$var wire 1 i! \RAM1|ram~85_q\ $end
$var wire 1 j! \RAM1|ram~162_combout\ $end
$var wire 1 k! \RAM1|ram~163_combout\ $end
$var wire 1 l! \decoderInstru1|saida~6_combout\ $end
$var wire 1 m! \RAM1|ram~132_q\ $end
$var wire 1 n! \RAM1|ram~116_q\ $end
$var wire 1 o! \RAM1|ram~156_combout\ $end
$var wire 1 p! \RAM1|ram~84_q\ $end
$var wire 1 q! \RAM1|ram~100_q\ $end
$var wire 1 r! \RAM1|ram~157_combout\ $end
$var wire 1 s! \RAM1|ram~20_q\ $end
$var wire 1 t! \RAM1|ram~36feeder_combout\ $end
$var wire 1 u! \RAM1|ram~36_q\ $end
$var wire 1 v! \RAM1|ram~159_combout\ $end
$var wire 1 w! \RAM1|ram~52_q\ $end
$var wire 1 x! \RAM1|ram~68_q\ $end
$var wire 1 y! \RAM1|ram~158_combout\ $end
$var wire 1 z! \RAM1|ram~160_combout\ $end
$var wire 1 {! \RAM1|ram~19_q\ $end
$var wire 1 |! \RAM1|ram~51_q\ $end
$var wire 1 }! \RAM1|ram~115feeder_combout\ $end
$var wire 1 ~! \RAM1|ram~115_q\ $end
$var wire 1 !" \RAM1|ram~83_q\ $end
$var wire 1 "" \RAM1|ram~154_combout\ $end
$var wire 1 #" \RAM1|ram~67_q\ $end
$var wire 1 $" \RAM1|ram~35_q\ $end
$var wire 1 %" \RAM1|ram~131_q\ $end
$var wire 1 &" \RAM1|ram~99_q\ $end
$var wire 1 '" \RAM1|ram~153_combout\ $end
$var wire 1 (" \RAM1|ram~155_combout\ $end
$var wire 1 )" \RAM1|ram~34_q\ $end
$var wire 1 *" \RAM1|ram~18_q\ $end
$var wire 1 +" \RAM1|ram~151_combout\ $end
$var wire 1 ," \RAM1|ram~50feeder_combout\ $end
$var wire 1 -" \RAM1|ram~50_q\ $end
$var wire 1 ." \RAM1|ram~66feeder_combout\ $end
$var wire 1 /" \RAM1|ram~66_q\ $end
$var wire 1 0" \RAM1|ram~150_combout\ $end
$var wire 1 1" \RAM1|ram~82_q\ $end
$var wire 1 2" \RAM1|ram~98_q\ $end
$var wire 1 3" \RAM1|ram~149_combout\ $end
$var wire 1 4" \RAM1|ram~130feeder_combout\ $end
$var wire 1 5" \RAM1|ram~130_q\ $end
$var wire 1 6" \RAM1|ram~114_q\ $end
$var wire 1 7" \RAM1|ram~148_combout\ $end
$var wire 1 8" \RAM1|ram~152_combout\ $end
$var wire 1 9" \RAM1|ram~113_q\ $end
$var wire 1 :" \RAM1|ram~81_q\ $end
$var wire 1 ;" \RAM1|ram~17_q\ $end
$var wire 1 <" \RAM1|ram~49_q\ $end
$var wire 1 =" \RAM1|ram~146_combout\ $end
$var wire 1 >" \RAM1|ram~129_q\ $end
$var wire 1 ?" \RAM1|ram~97_q\ $end
$var wire 1 @" \RAM1|ram~33_q\ $end
$var wire 1 A" \RAM1|ram~65_q\ $end
$var wire 1 B" \RAM1|ram~145_combout\ $end
$var wire 1 C" \RAM1|ram~147_combout\ $end
$var wire 1 D" \ULA1|Add0~1_sumout\ $end
$var wire 1 E" \decoderInstru1|saida[4]~2_combout\ $end
$var wire 1 F" \decoderInstru1|saida~4_combout\ $end
$var wire 1 G" \decoderInstru1|Equal8~0_combout\ $end
$var wire 1 H" \decoderInstru1|saida[5]~3_combout\ $end
$var wire 1 I" \REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 J" \ULA1|Add1~34_cout\ $end
$var wire 1 K" \ULA1|Add1~1_sumout\ $end
$var wire 1 L" \ULA1|saida[0]~0_combout\ $end
$var wire 1 M" \ULA1|Add0~2\ $end
$var wire 1 N" \ULA1|Add0~5_sumout\ $end
$var wire 1 O" \ULA1|Add1~2\ $end
$var wire 1 P" \ULA1|Add1~5_sumout\ $end
$var wire 1 Q" \ULA1|saida[1]~1_combout\ $end
$var wire 1 R" \ULA1|Add0~6\ $end
$var wire 1 S" \ULA1|Add0~9_sumout\ $end
$var wire 1 T" \ULA1|Add1~6\ $end
$var wire 1 U" \ULA1|Add1~9_sumout\ $end
$var wire 1 V" \ULA1|saida[2]~2_combout\ $end
$var wire 1 W" \ULA1|Add0~10\ $end
$var wire 1 X" \ULA1|Add0~13_sumout\ $end
$var wire 1 Y" \ULA1|Add1~10\ $end
$var wire 1 Z" \ULA1|Add1~13_sumout\ $end
$var wire 1 [" \ULA1|saida[3]~3_combout\ $end
$var wire 1 \" \ULA1|Add0~14\ $end
$var wire 1 ]" \ULA1|Add0~17_sumout\ $end
$var wire 1 ^" \ULA1|Add1~14\ $end
$var wire 1 _" \ULA1|Add1~17_sumout\ $end
$var wire 1 `" \ULA1|saida[4]~4_combout\ $end
$var wire 1 a" \ULA1|Add0~18\ $end
$var wire 1 b" \ULA1|Add0~21_sumout\ $end
$var wire 1 c" \ULA1|saida[5]~5_combout\ $end
$var wire 1 d" \RAM1|ram~22_q\ $end
$var wire 1 e" \RAM1|ram~38feeder_combout\ $end
$var wire 1 f" \RAM1|ram~38_q\ $end
$var wire 1 g" \RAM1|ram~167_combout\ $end
$var wire 1 h" \RAM1|ram~118_q\ $end
$var wire 1 i" \RAM1|ram~134_q\ $end
$var wire 1 j" \RAM1|ram~164_combout\ $end
$var wire 1 k" \RAM1|ram~54_q\ $end
$var wire 1 l" \RAM1|ram~70_q\ $end
$var wire 1 m" \RAM1|ram~166_combout\ $end
$var wire 1 n" \RAM1|ram~102_q\ $end
$var wire 1 o" \RAM1|ram~86_q\ $end
$var wire 1 p" \RAM1|ram~165_combout\ $end
$var wire 1 q" \RAM1|ram~168_combout\ $end
$var wire 1 r" \ULA1|Add1~18\ $end
$var wire 1 s" \ULA1|Add1~21_sumout\ $end
$var wire 1 t" \ULA1|Add1~22\ $end
$var wire 1 u" \ULA1|Add1~25_sumout\ $end
$var wire 1 v" \ULA1|saida[6]~6_combout\ $end
$var wire 1 w" \REGA|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 x" \RAM1|ram~135_q\ $end
$var wire 1 y" \RAM1|ram~71_q\ $end
$var wire 1 z" \RAM1|ram~103_q\ $end
$var wire 1 {" \RAM1|ram~39feeder_combout\ $end
$var wire 1 |" \RAM1|ram~39_q\ $end
$var wire 1 }" \RAM1|ram~169_combout\ $end
$var wire 1 ~" \RAM1|ram~119_q\ $end
$var wire 1 !# \RAM1|ram~55feeder_combout\ $end
$var wire 1 "# \RAM1|ram~55_q\ $end
$var wire 1 ## \RAM1|ram~23_q\ $end
$var wire 1 $# \RAM1|ram~87_q\ $end
$var wire 1 %# \RAM1|ram~170_combout\ $end
$var wire 1 &# \RAM1|ram~171_combout\ $end
$var wire 1 '# \ULA1|Add0~22\ $end
$var wire 1 (# \ULA1|Add0~25_sumout\ $end
$var wire 1 )# \ULA1|Add0~26\ $end
$var wire 1 *# \ULA1|Add0~29_sumout\ $end
$var wire 1 +# \ULA1|saida[7]~7_combout\ $end
$var wire 1 ,# \RAM1|ram~120_q\ $end
$var wire 1 -# \REGA|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 .# \RAM1|ram~136_q\ $end
$var wire 1 /# \RAM1|ram~172_combout\ $end
$var wire 1 0# \RAM1|ram~88_q\ $end
$var wire 1 1# \RAM1|ram~104_q\ $end
$var wire 1 2# \RAM1|ram~173_combout\ $end
$var wire 1 3# \RAM1|ram~24_q\ $end
$var wire 1 4# \RAM1|ram~40feeder_combout\ $end
$var wire 1 5# \RAM1|ram~40_q\ $end
$var wire 1 6# \RAM1|ram~175_combout\ $end
$var wire 1 7# \RAM1|ram~72_q\ $end
$var wire 1 8# \RAM1|ram~56feeder_combout\ $end
$var wire 1 9# \RAM1|ram~56_q\ $end
$var wire 1 :# \RAM1|ram~174_combout\ $end
$var wire 1 ;# \RAM1|ram~176_combout\ $end
$var wire 1 <# \ULA1|Add1~26\ $end
$var wire 1 =# \ULA1|Add1~29_sumout\ $end
$var wire 1 ># \FLAG|DOUT~q\ $end
$var wire 1 ?# \FLAG|DOUT~1_combout\ $end
$var wire 1 @# \FLAG|DOUT~0_combout\ $end
$var wire 1 A# \FLAG|DOUT~DUPLICATE_q\ $end
$var wire 1 B# \LOG_DESVIO|SelMuxPC[0]~0_combout\ $end
$var wire 1 C# \incrementaPC|Add0~1_sumout\ $end
$var wire 1 D# \MUX2|MUX_OUT[0]~0_combout\ $end
$var wire 1 E# \incrementaPC|Add0~14\ $end
$var wire 1 F# \incrementaPC|Add0~17_sumout\ $end
$var wire 1 G# \MUX2|MUX_OUT[4]~4_combout\ $end
$var wire 1 H# \PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 I# \incrementaPC|Add0~18\ $end
$var wire 1 J# \incrementaPC|Add0~21_sumout\ $end
$var wire 1 K# \MUX2|MUX_OUT[5]~5_combout\ $end
$var wire 1 L# \incrementaPC|Add0~22\ $end
$var wire 1 M# \incrementaPC|Add0~25_sumout\ $end
$var wire 1 N# \MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 O# \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 P# \incrementaPC|Add0~26\ $end
$var wire 1 Q# \incrementaPC|Add0~29_sumout\ $end
$var wire 1 R# \MUX2|MUX_OUT[7]~7_combout\ $end
$var wire 1 S# \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 T# \incrementaPC|Add0~30\ $end
$var wire 1 U# \incrementaPC|Add0~33_sumout\ $end
$var wire 1 V# \MUX2|MUX_OUT[8]~8_combout\ $end
$var wire 1 W# \decoderInstru1|Equal5~0_combout\ $end
$var wire 1 X# \decoderInstru1|saida[1]~0_combout\ $end
$var wire 1 Y# \decoderInstru1|Equal3~0_combout\ $end
$var wire 1 Z# \decoderInstru1|Equal4~0_combout\ $end
$var wire 1 [# \PC|DOUT\ [8] $end
$var wire 1 \# \PC|DOUT\ [7] $end
$var wire 1 ]# \PC|DOUT\ [6] $end
$var wire 1 ^# \PC|DOUT\ [5] $end
$var wire 1 _# \PC|DOUT\ [4] $end
$var wire 1 `# \PC|DOUT\ [3] $end
$var wire 1 a# \PC|DOUT\ [2] $end
$var wire 1 b# \PC|DOUT\ [1] $end
$var wire 1 c# \PC|DOUT\ [0] $end
$var wire 1 d# \REGA|DOUT\ [7] $end
$var wire 1 e# \REGA|DOUT\ [6] $end
$var wire 1 f# \REGA|DOUT\ [5] $end
$var wire 1 g# \REGA|DOUT\ [4] $end
$var wire 1 h# \REGA|DOUT\ [3] $end
$var wire 1 i# \REGA|DOUT\ [2] $end
$var wire 1 j# \REGA|DOUT\ [1] $end
$var wire 1 k# \REGA|DOUT\ [0] $end
$var wire 1 l# \REG_RET|DOUT\ [8] $end
$var wire 1 m# \REG_RET|DOUT\ [7] $end
$var wire 1 n# \REG_RET|DOUT\ [6] $end
$var wire 1 o# \REG_RET|DOUT\ [5] $end
$var wire 1 p# \REG_RET|DOUT\ [4] $end
$var wire 1 q# \REG_RET|DOUT\ [3] $end
$var wire 1 r# \REG_RET|DOUT\ [2] $end
$var wire 1 s# \REG_RET|DOUT\ [1] $end
$var wire 1 t# \REG_RET|DOUT\ [0] $end
$var wire 1 u# \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 v# \RAM1|ALT_INV_ram~66_q\ $end
$var wire 1 w# \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 x# \RAM1|ALT_INV_ram~82_q\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~98_q\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 {# \RAM1|ALT_INV_ram~114_q\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~130_q\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 ~# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 "$ \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 #$ \RAM1|ALT_INV_ram~81_q\ $end
$var wire 1 $$ \RAM1|ALT_INV_ram~113_q\ $end
$var wire 1 %$ \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 &$ \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 '$ \RAM1|ALT_INV_ram~65_q\ $end
$var wire 1 ($ \RAM1|ALT_INV_ram~97_q\ $end
$var wire 1 )$ \RAM1|ALT_INV_ram~129_q\ $end
$var wire 1 *$ \REG_RET|ALT_INV_DOUT\ [8] $end
$var wire 1 +$ \REG_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 ,$ \REG_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 -$ \REG_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 .$ \REG_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 /$ \REG_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 0$ \REG_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 1$ \REG_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 2$ \REG_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 3$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 4$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 5$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 6$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 7$ \decoderInstru1|ALT_INV_saida~4_combout\ $end
$var wire 1 8$ \decoderInstru1|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 9$ \decoderInstru1|ALT_INV_Equal8~0_combout\ $end
$var wire 1 :$ \decoderInstru1|ALT_INV_saida~1_combout\ $end
$var wire 1 ;$ \LOG_DESVIO|ALT_INV_SelMuxPC[1]~1_combout\ $end
$var wire 1 <$ \LOG_DESVIO|ALT_INV_SelMuxPC[0]~0_combout\ $end
$var wire 1 =$ \FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 >$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 ?$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 @$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 A$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 B$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 C$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 D$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 E$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 F$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 G$ \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 H$ \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 I$ \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 J$ \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 K$ \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 L$ \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 M$ \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 N$ \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 O$ \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 P$ \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 Q$ \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 R$ \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 S$ \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 T$ \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 U$ \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 V$ \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 W$ \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 X$ \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 Y$ \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 Z$ \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 [$ \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 \$ \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 ]$ \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 ^$ \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 _$ \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 `$ \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 a$ \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 b$ \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 c$ \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 d$ \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 e$ \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 f$ \REGA|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 g$ \REGA|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 h$ \RAM1|ALT_INV_ram~185_combout\ $end
$var wire 1 i$ \FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 j$ \decoderInstru1|ALT_INV_saida~7_combout\ $end
$var wire 1 k$ \decoderInstru1|ALT_INV_saida~6_combout\ $end
$var wire 1 l$ \RAM1|ALT_INV_ram~176_combout\ $end
$var wire 1 m$ \RAM1|ALT_INV_ram~175_combout\ $end
$var wire 1 n$ \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 o$ \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 p$ \RAM1|ALT_INV_ram~174_combout\ $end
$var wire 1 q$ \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 r$ \RAM1|ALT_INV_ram~72_q\ $end
$var wire 1 s$ \RAM1|ALT_INV_ram~173_combout\ $end
$var wire 1 t$ \RAM1|ALT_INV_ram~88_q\ $end
$var wire 1 u$ \RAM1|ALT_INV_ram~104_q\ $end
$var wire 1 v$ \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 w$ \RAM1|ALT_INV_ram~120_q\ $end
$var wire 1 x$ \RAM1|ALT_INV_ram~136_q\ $end
$var wire 1 y$ \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 z$ \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 {$ \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 |$ \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 }$ \RAM1|ALT_INV_ram~87_q\ $end
$var wire 1 ~$ \RAM1|ALT_INV_ram~119_q\ $end
$var wire 1 !% \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 "% \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 #% \RAM1|ALT_INV_ram~71_q\ $end
$var wire 1 $% \RAM1|ALT_INV_ram~103_q\ $end
$var wire 1 %% \RAM1|ALT_INV_ram~135_q\ $end
$var wire 1 &% \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 '% \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 (% \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 )% \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 *% \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 +% \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 ,% \RAM1|ALT_INV_ram~70_q\ $end
$var wire 1 -% \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 .% \RAM1|ALT_INV_ram~86_q\ $end
$var wire 1 /% \RAM1|ALT_INV_ram~102_q\ $end
$var wire 1 0% \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 1% \RAM1|ALT_INV_ram~118_q\ $end
$var wire 1 2% \RAM1|ALT_INV_ram~134_q\ $end
$var wire 1 3% \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 4% \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 5% \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 6% \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 7% \RAM1|ALT_INV_ram~85_q\ $end
$var wire 1 8% \RAM1|ALT_INV_ram~117_q\ $end
$var wire 1 9% \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 :% \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 ;% \RAM1|ALT_INV_ram~69_q\ $end
$var wire 1 <% \RAM1|ALT_INV_ram~101_q\ $end
$var wire 1 =% \RAM1|ALT_INV_ram~133_q\ $end
$var wire 1 >% \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 ?% \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 @% \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 A% \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 B% \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 C% \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 D% \RAM1|ALT_INV_ram~68_q\ $end
$var wire 1 E% \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 F% \RAM1|ALT_INV_ram~84_q\ $end
$var wire 1 G% \RAM1|ALT_INV_ram~100_q\ $end
$var wire 1 H% \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 I% \RAM1|ALT_INV_ram~116_q\ $end
$var wire 1 J% \RAM1|ALT_INV_ram~132_q\ $end
$var wire 1 K% \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 L% \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 M% \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 N% \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 O% \RAM1|ALT_INV_ram~83_q\ $end
$var wire 1 P% \RAM1|ALT_INV_ram~115_q\ $end
$var wire 1 Q% \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 R% \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 S% \RAM1|ALT_INV_ram~67_q\ $end
$var wire 1 T% \RAM1|ALT_INV_ram~99_q\ $end
$var wire 1 U% \RAM1|ALT_INV_ram~131_q\ $end
$var wire 1 V% \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 W% \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 X% \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 Y% \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 Z% \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 [% \FLAG|ALT_INV_DOUT~DUPLICATE_q\ $end
$var wire 1 \% \PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 ]% \PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 ^% \PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0"
0#
0$
1%
0Q
0T
1U
xV
1W
1X
1Y
1Z
1[
1\
x]
0-!
0.!
1/!
00!
01!
x2!
x3!
x4!
x5!
x6!
17!
18!
09!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
1A!
0B!
1C!
0D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
1l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
1F"
0G"
0H"
0I"
1J"
0K"
0L"
0M"
0N"
1O"
0P"
0Q"
0R"
0S"
1T"
0U"
0V"
0W"
0X"
1Y"
0Z"
0["
0\"
0]"
1^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
1r"
0s"
1t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
1<#
0=#
0>#
0?#
0@#
0A#
1B#
1C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
13$
14$
15$
16$
07$
18$
19$
1:$
1;$
0<$
1=$
0>$
1?$
1@$
1A$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
0Y$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
0k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
1H%
1I%
1J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
x&
x'
x(
1)
x^
x_
x`
1a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
1~
1!!
0"!
0#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
1B$
xC$
1D$
1E$
1F$
1G$
1H$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
0*
0+
0,
0-
0.
0/
00
01
02
03
14
05
06
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0R
1S
$end
#20000
0)
0a
07!
08!
#40000
1)
1a
17!
18!
1<!
1=!
1>!
1b#
1a#
1`#
1t#
02$
0E$
0F$
0G$
0b$
0d$
0c$
1?!
1K!
1;!
0@!
1E!
1B!
1F!
1L!
03$
04$
05$
0W$
1>$
0X$
0V$
0A$
1h
1i
1g
0A!
0B#
0C!
0G!
0M!
1G
1F
1E
1<$
1C!
1G!
1M!
1D#
0~
0$!
0!!
0/!
0S
07
04
0%
#60000
0)
0a
07!
08!
#80000
1)
1a
17!
18!
19!
1c#
0H$
0e$
0C#
1:!
1@!
1H!
0@$
0>$
1Y$
1j
0;!
1D!
0D#
1I!
1X$
1H
0E!
1J!
0;$
0C!
1W$
0G!
0M!
1D#
0K!
1E#
1V$
1}
1#!
10!
1F#
0U$
1R
16
1Q
#100000
0)
0a
07!
08!
#120000
1)
1a
17!
18!
0<!
0=!
0>!
0b#
0a#
0`#
1E$
1F$
1G$
1b$
1d$
1c$
1K!
0E#
1;!
0D!
0@!
1E!
0J!
0F!
1N!
1Q!
06$
0?$
14$
0W$
1>$
0X$
0V$
0h
0i
0g
0K!
0E!
0F#
0I!
1P!
1B#
1Z#
1U$
1W$
1V$
0G
0F
0E
0<$
0j$
1;$
1G!
1"!
1-!
1~
0}
0#!
00!
06
15
1$
1S
0R
0Q
#140000
0)
0a
07!
08!
#160000
1)
1a
17!
18!
1<!
1a#
0F$
0c$
1E!
0H!
1@$
0W$
1h
0l!
1E"
0F"
1H"
0B#
0Z#
1F
1<$
17$
08$
1k$
1D"
1K"
0O"
1S"
1U"
0Y"
1L"
1V"
1C!
0D#
0N$
0P$
0"!
0-!
0~
1'!
1(!
1Z"
0^"
1P"
0T"
1&!
0O$
0M$
1;
1:
05
0$
0S
0U"
1_"
0r"
19
0L$
1N$
1s"
0t"
0K$
1u"
0<#
0J$
1=#
0I$
#180000
0)
0a
07!
08!
#200000
1)
1a
17!
18!
09!
1=!
1b#
1I"
1k#
1i#
0c#
1H$
0_$
0a$
0g$
0G$
0d$
1e$
1C#
0:!
0;!
1D!
0K"
1O"
0D"
1M"
1}!
0S"
1W"
1U"
0?!
1F!
0Q!
1S!
0h$
16$
04$
1A$
0N$
1P$
1X$
0Y$
0j
1r
1z
1t
1|
1i
1X"
1N"
0P"
1T"
0E!
1J!
1;!
0D!
0C!
0E"
1F"
0H"
1W#
1S"
0W"
0U"
1Y"
0V"
1D"
0M"
1K"
0L"
1D#
1`!
0X$
1W$
1O$
0H
1G
13
11
1P
1N
1E!
0J!
1K!
1U"
0P$
1N$
07$
18$
0G!
1C!
0N"
0Z"
1^"
0X"
0N$
0V$
0W$
1["
1`"
1c"
1v"
1+#
1L"
0K!
1M$
1G!
1M!
1V"
0_"
1r"
1V$
1,!
0'!
0(!
0["
1L$
0&!
0M!
0s"
1t"
1?
0;
0:
0`"
1K$
09
0u"
1<#
0c"
1J$
0=#
0v"
1I$
0+#
#220000
0)
0a
07!
08!
#240000
1)
1a
17!
18!
19!
1{!
1;"
1c#
0H$
0!$
0M%
0e$
0C#
1:!
1@!
1""
1="
1?!
0N!
0S!
1h$
1?$
0A$
0~#
0L%
0>$
1Y$
1j
0;!
1D!
0D#
1("
1C"
1O!
0P!
1l!
0W#
0`!
1X$
1H
0E!
1J!
0k$
1j$
0:$
0}#
0K%
0C!
1W$
0D"
1M"
0K"
0S"
1W"
0U"
1K!
0G!
0V$
1N$
1P$
0,!
1*!
1X"
1N"
0L"
0V"
1?#
1M!
0?
1=
0i$
1@#
#260000
0)
0a
07!
08!
#280000
1)
1a
17!
18!
09!
0<!
0=!
1>!
0b#
0a#
1`#
1>#
1A#
0c#
1H$
0[%
0=$
0E$
1F$
1G$
0b$
1d$
1c$
1e$
1C#
0:!
0K!
1E#
1;!
0D!
0@!
1E!
0J!
1H!
0B!
1N!
0?$
15$
0@$
0W$
1>$
0X$
1V$
0Y$
0j
11!
0h
0i
1g
1K!
0E#
0E!
1F#
0;!
1D#
0M!
1G!
1C!
0("
0C"
0O!
1P!
1B#
1Z#
1X$
0U$
1W$
0V$
0H
0G
0F
1E
1"
0F#
0<$
0j$
1:$
1}#
1K%
1M!
0G!
1G#
0C!
1U$
1S"
0W"
1U"
1D"
0M"
1K"
1C!
0M!
0D#
0G#
0P$
0N$
1"!
1-!
1~
0*!
0N"
0X"
1V"
1L"
0=
15
1$
1S
#300000
0)
0a
07!
08!
#320000
1)
1a
17!
18!
1=!
0>!
1b#
0`#
1E$
0G$
1b$
0d$
0?!
0K!
1;!
1B!
0L!
1Q!
06$
13$
05$
0X$
1V$
1A$
1i
0g
1Y#
0Z#
0C!
1M!
0""
0="
1D#
1G
0E
1~#
1L%
0"!
0-!
1%!
1.!
18
05
0$
1#
#340000
0)
0a
07!
08!
#360000
1)
1a
17!
18!
19!
0=!
1>!
0b#
1`#
1c#
0H$
0E$
1G$
0b$
1d$
0e$
0C#
1:!
1K!
0;!
0H!
1?!
1L!
0N!
0Q!
16$
1?$
03$
0A$
1@$
1X$
0V$
1Y$
1j
0i
1g
1;!
0M!
1""
1="
0P!
0B#
0Y#
0D#
0X$
1H
0G
1E
1<$
1j$
0~#
0L%
1("
1C"
1C!
1M!
0}#
0K%
0%!
0.!
0~
0S"
1W"
0U"
0D"
1M"
0K"
08
0#
0S
1P$
1N$
1N"
1X"
0V"
0L"
#380000
0)
0a
07!
08!
#400000
1)
1a
17!
18!
09!
1=!
1b#
0c#
1H$
0G$
0d$
1e$
1C#
0:!
0;!
1D!
0F!
1N!
0?$
14$
1X$
0Y$
0j
1i
1E!
1;!
0D!
1D#
0C!
0""
0="
1P!
0l!
1E"
0F"
1H"
0X$
0W$
0H
1G
0E!
17$
08$
1k$
0j$
1~#
1L%
1G!
1C!
1W$
0("
0C"
1D"
0M"
1K"
1V"
0G!
0P$
1}#
1K%
1'!
1(!
0N"
1&!
1;
1:
19
#420000
0)
0a
07!
08!
#440000
1)
1a
17!
18!
19!
0I"
0k#
1c#
0H$
1a$
1g$
0e$
0C#
1:!
1@!
0K"
0D"
1F!
0N!
1?$
04$
1P$
0>$
1Y$
1j
0t
0|
0;!
1D!
0D#
1""
1="
1S"
0W"
1U"
0V"
1O!
0P!
1l!
0E"
1F"
0H"
1X$
1H
03
0P
1E!
07$
18$
0k$
1j$
0:$
0N$
0~#
0L%
0C!
0X"
0W$
1("
1C"
0?#
1V"
1G!
1i$
0}#
0K%
0'!
0(!
1*!
0&!
0S"
1W"
0U"
1D"
1K"
0O"
0@#
1=
0;
0:
0P$
1N$
09
1P"
0T"
1X"
0V"
1L"
0O$
1U"
0Y"
1Q"
0N$
1Z"
0^"
1V"
0M$
1_"
0r"
1["
0L$
1s"
0t"
1`"
0K$
1u"
0<#
1c"
0J$
1=#
1v"
0I$
1+#
#460000
0)
0a
07!
08!
#480000
1)
1a
17!
18!
09!
1<!
0=!
0b#
1a#
0>#
0A#
0c#
1H$
1[%
1=$
0F$
1G$
1d$
0c$
1e$
1C#
0:!
1;!
0D!
0@!
0E!
1J!
1H!
0?!
0B!
1N!
1Q!
06$
0?$
15$
1A$
0@$
1W$
1>$
0X$
0Y$
0j
01!
1h
0i
0K!
1E#
1E!
0J!
0;!
0G!
1C!
0O!
1P!
1Y#
0("
0C"
1D#
1X$
0W$
1V$
0H
0G
1F
0"
1K!
0E#
1F#
1}#
1K%
0j$
1:$
0M!
1G!
0C!
0U$
0V$
1S"
0W"
0U"
1Y"
0D"
0K"
1O"
0F#
1M!
1G#
1U$
1P$
1N$
1%!
1.!
0*!
0P"
1T"
0Z"
1^"
0X"
0V"
0L"
0G#
1M$
1O$
0=
18
1#
0_"
1r"
1U"
0Q"
0["
0N$
1L$
0s"
1t"
0`"
1V"
1K$
0u"
1<#
0c"
1J$
0=#
0v"
1I$
0+#
#500000
0)
0a
07!
08!
#520000
1)
1a
17!
18!
19!
1c#
0H$
0e$
0C#
1:!
1?!
1B!
0F!
0L!
13$
14$
05$
0A$
1Y$
1j
1;!
0D#
1B#
0Y#
1Z#
0""
0="
0X$
1H
1~#
1L%
0<$
1C!
0C!
1D#
1"!
1-!
0%!
0.!
1~
08
15
1$
0#
1S
#540000
0)
0a
07!
08!
#560000
