Executing for 2 clock cycles
Module place_holder single instance
[DEBUG build_cfg] all_nodes count: 11, edgelist count: 2
[DEBUG build_cfg] partition_points: [0, 2, 3, 7, 10]
[DEBUG build_cfg] edgelist: [(2, 3), (2, 7)]
[DEBUG build_cfg] cfg_edges: [(0, 1), (0, 2)]
[DEBUG build_cfg] basic_block_list count: 3
[DEBUG build_cfg] paths computed: 2 paths
[DEBUG build_cfg] paths: [[-1, 0, 1, -2], [-1, 0, 2, -2]]
Here
Branch points explored: 0
Module place_holder has 1 always blocks
461 checking states Executing path 1 / 4
Initial state:
{'place_holder': {'CLK': 'VoZMScp8sABchRFd', 'RST': 'nVo3J7mFO1h0DH7E', 'out': 'nUjtQ0pz8LEfF4tS', 'out_wire': 'mDd3iwgoiHH8NTZH'}}
DEBUG: cfg_path=[-1, 0, 1, -2], directions=[1, 0]
DEBUG: basic_block_list has 3 blocks
DEBUG: basic_block[0] = ['None', ' @(posedge CLK)', '\n    if (RST) begin\n      out <= 0;\n    end\n    el']
DEBUG: basic_block[1] = [' begin', '\n      out <= 0;', '\n    end']
DEBUG: basic_block[2] = [' begin', '\n      // 现在 out 和 out_wire 都是 32 位，加法逻辑正常\n      o', '\n    end']
DEBUG: cfg_path=[-1, 0, 1, -2], directions=[1, 0]
DEBUG: basic_block_list has 3 blocks
DEBUG: basic_block[0] = ['None', ' @(posedge CLK)', '\n    if (RST) begin\n      out <= 0;\n    end\n    el']
DEBUG: basic_block[1] = [' begin', '\n      out <= 0;', '\n    end']
DEBUG: basic_block[2] = [' begin', '\n      // 现在 out 和 out_wire 都是 32 位，加法逻辑正常\n      o', '\n    end']
494 checking path 1 / 4
Cycle 0 final state:
{'place_holder': {'CLK': 'VoZMScp8sABchRFd', 'RST': 'nVo3J7mFO1h0DH7E', 'out': "1'b0", 'out_wire': 'mDd3iwgoiHH8NTZH'}}
Cycle 0 final path condition:
[]
------------------------
461 checking states Executing path 2 / 4
Initial state:
{'place_holder': {'CLK': 'EsObghd6Eacz0zW4', 'RST': 'TSyAMyNQltdUOcIl', 'out': 'XX6IKoyOH8jPUIKu', 'out_wire': 'laflV76zWNqf7xXj'}}
DEBUG: cfg_path=[-1, 0, 1, -2], directions=[1, 0]
DEBUG: basic_block_list has 3 blocks
DEBUG: basic_block[0] = ['None', ' @(posedge CLK)', '\n    if (RST) begin\n      out <= 0;\n    end\n    el']
DEBUG: basic_block[1] = [' begin', '\n      out <= 0;', '\n    end']
DEBUG: basic_block[2] = [' begin', '\n      // 现在 out 和 out_wire 都是 32 位，加法逻辑正常\n      o', '\n    end']
DEBUG: cfg_path=[-1, 0, 2, -2], directions=[0, 0]
DEBUG: basic_block_list has 3 blocks
DEBUG: basic_block[0] = ['None', ' @(posedge CLK)', '\n    if (RST) begin\n      out <= 0;\n    end\n    el']
DEBUG: basic_block[1] = [' begin', '\n      out <= 0;', '\n    end']
DEBUG: basic_block[2] = [' begin', '\n      // 现在 out 和 out_wire 都是 32 位，加法逻辑正常\n      o', '\n    end']
494 checking path 2 / 4
Cycle 0 final state:
{'place_holder': {'CLK': 'EsObghd6Eacz0zW4', 'RST': 'TSyAMyNQltdUOcIl', 'out': "((1'b0  +  1)  + laflV76zWNqf7xXj)", 'out_wire': 'laflV76zWNqf7xXj'}}
Cycle 0 final path condition:
[]
------------------------
461 checking states Executing path 3 / 4
Initial state:
{'place_holder': {'CLK': 'Itvih3I0SdQB25Pu', 'RST': 'CAIQ5MK5DBb2WxOa', 'out': 'jld8Wm2C8QkbNANH', 'out_wire': 'IqAwD5llCOj2qXS6'}}
DEBUG: cfg_path=[-1, 0, 2, -2], directions=[0, 0]
DEBUG: basic_block_list has 3 blocks
DEBUG: basic_block[0] = ['None', ' @(posedge CLK)', '\n    if (RST) begin\n      out <= 0;\n    end\n    el']
DEBUG: basic_block[1] = [' begin', '\n      out <= 0;', '\n    end']
DEBUG: basic_block[2] = [' begin', '\n      // 现在 out 和 out_wire 都是 32 位，加法逻辑正常\n      o', '\n    end']
DEBUG: cfg_path=[-1, 0, 1, -2], directions=[1, 0]
DEBUG: basic_block_list has 3 blocks
DEBUG: basic_block[0] = ['None', ' @(posedge CLK)', '\n    if (RST) begin\n      out <= 0;\n    end\n    el']
DEBUG: basic_block[1] = [' begin', '\n      out <= 0;', '\n    end']
DEBUG: basic_block[2] = [' begin', '\n      // 现在 out 和 out_wire 都是 32 位，加法逻辑正常\n      o', '\n    end']
494 checking path 3 / 4
Cycle 0 final state:
{'place_holder': {'CLK': 'Itvih3I0SdQB25Pu', 'RST': 'CAIQ5MK5DBb2WxOa', 'out': "1'b0", 'out_wire': 'IqAwD5llCOj2qXS6'}}
Cycle 0 final path condition:
[]
------------------------
461 checking states Executing path 4 / 4
Initial state:
{'place_holder': {'CLK': 'Nh8qZAX8ZaaPRBdQ', 'RST': 'NKaOqPQwzI9Nifv4', 'out': 'Dp9qIBC0jkIBxDb6', 'out_wire': 'yNgOKAMTWyXSq7gz'}}
DEBUG: cfg_path=[-1, 0, 2, -2], directions=[0, 0]
DEBUG: basic_block_list has 3 blocks
DEBUG: basic_block[0] = ['None', ' @(posedge CLK)', '\n    if (RST) begin\n      out <= 0;\n    end\n    el']
DEBUG: basic_block[1] = [' begin', '\n      out <= 0;', '\n    end']
DEBUG: basic_block[2] = [' begin', '\n      // 现在 out 和 out_wire 都是 32 位，加法逻辑正常\n      o', '\n    end']
DEBUG: cfg_path=[-1, 0, 2, -2], directions=[0, 0]
DEBUG: basic_block_list has 3 blocks
DEBUG: basic_block[0] = ['None', ' @(posedge CLK)', '\n    if (RST) begin\n      out <= 0;\n    end\n    el']
DEBUG: basic_block[1] = [' begin', '\n      out <= 0;', '\n    end']
DEBUG: basic_block[2] = [' begin', '\n      // 现在 out 和 out_wire 都是 32 位，加法逻辑正常\n      o', '\n    end']
494 checking path 4 / 4
Cycle 0 final state:
{'place_holder': {'CLK': 'Nh8qZAX8ZaaPRBdQ', 'RST': 'NKaOqPQwzI9Nifv4', 'out': '((((Dp9qIBC0jkIBxDb6  +  1)  + yNgOKAMTWyXSq7gz)  +  1)  + yNgOKAMTWyXSq7gz)', 'out_wire': 'yNgOKAMTWyXSq7gz'}}
Cycle 0 final path condition:
[]
------------------------
Branch points explored: 8
Paths explored: 4
0
0
Elapsed time 0.01596048399999983
