$date
	Sun Apr 10 22:00:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module AND_test $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module hello $end
$var wire 1 " i_1 $end
$var wire 1 # i_2 $end
$var wire 1 ! o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
1"
1!
$end
#10000
0!
0#
0"
#20000
1"
