Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.23 secs
 
--> Reading design: Framework.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Framework.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Framework"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : Framework
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX4T1.vf" into library work
Parsing module <MUX4T1>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX441.vf" into library work
Parsing module <MUX4T1_MUSER_MUX441>.
Parsing module <MUX441>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MC14495_sch.vf" into library work
Parsing module <MC14495_sch>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX8T1_8.vf" into library work
Parsing module <MUX4T1_MUSER_MUX8T1_8>.
Parsing module <MUX441_MUSER_MUX8T1_8>.
Parsing module <MUX8T1_8>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX2T1_8.vf" into library work
Parsing module <MUX2T1_8>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Hex2Seg.v" into library work
Parsing module <Hex2Seg>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Seg_map.vf" into library work
Parsing module <MUX4T1_MUSER_Seg_map>.
Parsing module <Seg_map>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ScanSync.vf" into library work
Parsing module <MUX4T1_MUSER_ScanSync>.
Parsing module <MUX441_MUSER_ScanSync>.
Parsing module <MUX8T1_8_MUSER_ScanSync>.
Parsing module <ScanSync>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX8T1_32.vf" into library work
Parsing module <MUX4T1_MUSER_MUX8T1_32>.
Parsing module <MUX441_MUSER_MUX8T1_32>.
Parsing module <MUX8T1_8_MUSER_MUX8T1_32>.
Parsing module <MUX8T1_32>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX2T1_64.vf" into library work
Parsing module <MUX2T1_8_MUSER_MUX2T1_64>.
Parsing module <MUX2T1_64>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\LED_P2S_IO.v" into library work
Parsing module <LED_P2S>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\HexTo8SEG.v" into library work
Parsing module <HexTo8SEG>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\vga.v" into library work
Parsing module <vga>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Seg7_Dev.vf" into library work
Parsing module <MUX2T1_8_MUSER_Seg7_Dev>.
Parsing module <MUX4T1_MUSER_Seg7_Dev>.
Parsing module <Seg_map_MUSER_Seg7_Dev>.
Parsing module <MC14495_sch_MUSER_Seg7_Dev>.
Parsing module <MUX441_MUSER_Seg7_Dev>.
Parsing module <MUX8T1_8_MUSER_Seg7_Dev>.
Parsing module <ScanSync_MUSER_Seg7_Dev>.
Parsing module <Seg7_Dev>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\PIO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX8T1_5.v" into library work
Parsing module <MUX8T1_5>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX2T1_5.v" into library work
Parsing module <MUX2T1_5>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX18T1_12.v" into library work
Parsing module <MUX18T1_12>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\zu_1.v" into library work
Parsing module <zu_1>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\zhaoyun_2.v" into library work
Parsing module <zhaoyun_2>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\zhaoyun_1.v" into library work
Parsing module <zhaoyun_1>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\zhangfei_2.v" into library work
Parsing module <zhangfei_2>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\zhangfei_1.v" into library work
Parsing module <zhangfei_1>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\machao_2.v" into library work
Parsing module <machao_2>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\machao_1.v" into library work
Parsing module <machao_1>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\init5.v" into library work
Parsing module <init5>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\init4.v" into library work
Parsing module <init4>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\init3.v" into library work
Parsing module <init3>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\init2.v" into library work
Parsing module <init2>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\init1.v" into library work
Parsing module <init1>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\init0.v" into library work
Parsing module <init0>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\huangzhong_2.v" into library work
Parsing module <huangzhong_2>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\huangzhong_1.v" into library work
Parsing module <huangzhong_1>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\guanyu_2.v" into library work
Parsing module <guanyu_2>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\guanyu_1.v" into library work
Parsing module <guanyu_1>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\current.v" into library work
Parsing module <current>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\caocao_4.v" into library work
Parsing module <caocao_4>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\caocao_3.v" into library work
Parsing module <caocao_3>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\caocao_2.v" into library work
Parsing module <caocao_2>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\caocao_1.v" into library work
Parsing module <caocao_1>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\GPIO.v" into library work
Parsing module <GPIO>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Display.vf" into library work
Parsing module <MUX2T1_8_MUSER_Display>.
Parsing module <MUX2T1_64_MUSER_Display>.
Parsing module <Display>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" into library work
Parsing module <control>.
WARNING:HDLCompiler:327 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 70: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 72: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 75: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 77: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf" into library work
Parsing module <MUX2T1_8_MUSER_Framework>.
Parsing module <MUX2T1_64_MUSER_Framework>.
Parsing module <Display_MUSER_Framework>.
Parsing module <MUX4T1_MUSER_Framework>.
Parsing module <Seg_map_MUSER_Framework>.
Parsing module <MC14495_sch_MUSER_Framework>.
Parsing module <MUX441_MUSER_Framework>.
Parsing module <MUX8T1_8_MUSER_Framework>.
Parsing module <ScanSync_MUSER_Framework>.
Parsing module <Seg7_Dev_MUSER_Framework>.
Parsing module <Framework>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Framework>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf" Line 1029: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <clkdiv>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.

Elaborating module <Multi_8CH32>.

Elaborating module <MUX8T1_32>.

Elaborating module <MUX8T1_8_MUSER_MUX8T1_32>.

Elaborating module <AND2>.

Elaborating module <INV>.

Elaborating module <OR2>.

Elaborating module <MUX441_MUSER_MUX8T1_32>.

Elaborating module <MUX4T1_MUSER_MUX8T1_32>.

Elaborating module <OR4>.
WARNING:HDLCompiler:189 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Multi_8CH32.v" Line 51: Size mismatch in connection of port <I7>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <MUX8T1_8>.

Elaborating module <MUX441_MUSER_MUX8T1_8>.

Elaborating module <MUX4T1_MUSER_MUX8T1_8>.
WARNING:HDLCompiler:189 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Multi_8CH32.v" Line 67: Size mismatch in connection of port <O>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Multi_8CH32.v" Line 67: Assignment to LE_out ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Multi_8CH32.v" Line 51: Net <Test_daya7> does not have a driver.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <Seg7_Dev_MUSER_Framework>.

Elaborating module <ScanSync_MUSER_Framework>.

Elaborating module <MUX8T1_8_MUSER_Framework>.

Elaborating module <MUX441_MUSER_Framework>.

Elaborating module <MUX4T1_MUSER_Framework>.

Elaborating module <BUF>.

Elaborating module <MC14495_sch_MUSER_Framework>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <OR3>.

Elaborating module <Seg_map_MUSER_Framework>.

Elaborating module <MUX2T1_8_MUSER_Framework>.

Elaborating module <PIO>.

Elaborating module <GPIO>.

Elaborating module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\LED_P2S_IO.v" Line 21: Empty module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf" Line 1090: Assignment to XLXN_62 ignored, since the identifier is never used

Elaborating module <Display_MUSER_Framework>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <HexTo8SEG>.

Elaborating module <Hex2Seg>.

Elaborating module <MC14495_sch>.

Elaborating module <MUX2T1_64_MUSER_Framework>.

Elaborating module <init0>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\init0.v" Line 39: Empty module <init0> remains a black box.

Elaborating module <init1>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\init1.v" Line 39: Empty module <init1> remains a black box.

Elaborating module <init3>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\init3.v" Line 39: Empty module <init3> remains a black box.

Elaborating module <init4>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\init4.v" Line 39: Empty module <init4> remains a black box.

Elaborating module <init5>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\init5.v" Line 39: Empty module <init5> remains a black box.

Elaborating module <caocao_1>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\caocao_1.v" Line 39: Empty module <caocao_1> remains a black box.

Elaborating module <caocao_2>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\caocao_2.v" Line 39: Empty module <caocao_2> remains a black box.

Elaborating module <caocao_3>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\caocao_3.v" Line 39: Empty module <caocao_3> remains a black box.

Elaborating module <caocao_4>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\caocao_4.v" Line 39: Empty module <caocao_4> remains a black box.

Elaborating module <guanyu_1>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\guanyu_1.v" Line 39: Empty module <guanyu_1> remains a black box.

Elaborating module <guanyu_2>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\guanyu_2.v" Line 39: Empty module <guanyu_2> remains a black box.

Elaborating module <zhangfei_1>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\zhangfei_1.v" Line 39: Empty module <zhangfei_1> remains a black box.

Elaborating module <zhangfei_2>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\zhangfei_2.v" Line 39: Empty module <zhangfei_2> remains a black box.

Elaborating module <zhaoyun_1>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\zhaoyun_1.v" Line 39: Empty module <zhaoyun_1> remains a black box.

Elaborating module <zhaoyun_2>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\zhaoyun_2.v" Line 39: Empty module <zhaoyun_2> remains a black box.

Elaborating module <machao_1>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\machao_1.v" Line 39: Empty module <machao_1> remains a black box.

Elaborating module <machao_2>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\machao_2.v" Line 39: Empty module <machao_2> remains a black box.

Elaborating module <huangzhong_1>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\huangzhong_1.v" Line 39: Empty module <huangzhong_1> remains a black box.

Elaborating module <huangzhong_2>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\huangzhong_2.v" Line 39: Empty module <huangzhong_2> remains a black box.

Elaborating module <zu_1>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\zu_1.v" Line 39: Empty module <zu_1> remains a black box.

Elaborating module <vga>.

Elaborating module <MUX18T1_12>.

Elaborating module <MUX8T1_5>.

Elaborating module <MUX2T1_5>.

Elaborating module <current>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\current.v" Line 39: Empty module <current> remains a black box.

Elaborating module <init2>.
WARNING:HDLCompiler:1499 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\ipcore_dir\init2.v" Line 39: Empty module <init2> remains a black box.
WARNING:HDLCompiler:327 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 70: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 72: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 75: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 77: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <control>.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 204: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 244: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 332: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 372: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 620: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 636: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 642: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 648: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 654: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 660: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 666: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 669: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 674: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 679: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 684: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 697: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 703: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 709: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 715: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 721: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 727: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 730: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 735: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 740: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 745: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 758: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 764: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 770: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 776: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 782: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 788: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 791: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 796: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 801: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 806: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 819: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 825: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 831: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 837: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 843: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 849: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 852: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 857: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 862: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 867: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 891: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 894: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 897: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 900: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 905: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 910: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 915: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 928: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 931: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 934: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 937: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 942: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 947: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 952: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 965: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 968: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 973: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 976: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 979: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 982: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 985: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 988: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 991: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 994: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1005: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1008: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1013: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1016: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1019: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1022: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1025: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1028: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1031: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1034: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1056: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1059: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1072: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1075: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1088: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1091: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1096: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1101: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1106: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1119: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1122: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1127: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1132: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1137: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1156: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1161: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1166: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1171: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1177: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1188: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1192: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1196: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1200: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1205: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1227: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1243: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1255: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1259: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1263: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1267: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1271: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1275: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1298: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1308: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1331: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1341: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1518: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1519: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1520: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v" Line 1522: Result of 17-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf" Line 1241: Assignment to testSerial2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf" Line 957: Net <stestSerial2[4]> does not have a driver.
WARNING:HDLCompiler:552 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf" Line 1044: Input port Test_data2[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Framework>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf".
WARNING:Xst:2898 - Port 'Test_data2', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'Test_data4', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'Test_data5', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'Test_data6', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'Test_data7', unconnected in block instance 'XLXI_4', is tied to GND.
INFO:Xst:3210 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf" line 1019: Output port <pulse_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf" line 1075: Output port <GPIOf0> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf" line 1085: Output port <GPIOf0> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf" line 1147: Output port <rdn> of the instance <XLXI_59> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf" line 1210: Output port <testSerial2> of the instance <XLXI_84> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <stestSerial2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Framework> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_3_o_add_0_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <Multi_8CH32>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Multi_8CH32.v".
WARNING:Xst:647 - Input <Test_data7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Multi_8CH32.v" line 58: Output port <O> of the instance <MUX2_Blink> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <blink_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Test_daya7> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Multi_8CH32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <MUX8T1_8_MUSER_MUX8T1_32>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX8T1_8_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <MUX441_MUSER_MUX8T1_32>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX441_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <MUX4T1_MUSER_MUX8T1_32>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX4T1_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <MUX8T1_8>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX8T1_8.vf".
    Summary:
	no macro.
Unit <MUX8T1_8> synthesized.

Synthesizing Unit <MUX441_MUSER_MUX8T1_8>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX8T1_8.vf".
    Summary:
	no macro.
Unit <MUX441_MUSER_MUX8T1_8> synthesized.

Synthesizing Unit <MUX4T1_MUSER_MUX8T1_8>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX8T1_8.vf".
    Summary:
	no macro.
Unit <MUX4T1_MUSER_MUX8T1_8> synthesized.

Synthesizing Unit <Seg7_Dev_MUSER_Framework>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf".
    Summary:
	no macro.
Unit <Seg7_Dev_MUSER_Framework> synthesized.

Synthesizing Unit <ScanSync_MUSER_Framework>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf".
    Summary:
	no macro.
Unit <ScanSync_MUSER_Framework> synthesized.

Synthesizing Unit <MUX8T1_8_MUSER_Framework>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf".
    Summary:
	no macro.
Unit <MUX8T1_8_MUSER_Framework> synthesized.

Synthesizing Unit <MUX441_MUSER_Framework>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf".
    Summary:
	no macro.
Unit <MUX441_MUSER_Framework> synthesized.

Synthesizing Unit <MUX4T1_MUSER_Framework>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf".
    Summary:
	no macro.
Unit <MUX4T1_MUSER_Framework> synthesized.

Synthesizing Unit <MC14495_sch_MUSER_Framework>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf".
    Summary:
	no macro.
Unit <MC14495_sch_MUSER_Framework> synthesized.

Synthesizing Unit <Seg_map_MUSER_Framework>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf".
WARNING:Xst:647 - Input <Scan<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Seg_map_MUSER_Framework> synthesized.

Synthesizing Unit <MUX2T1_8_MUSER_Framework>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf".
    Summary:
	no macro.
Unit <MUX2T1_8_MUSER_Framework> synthesized.

Synthesizing Unit <PIO>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\PIO.v".
    Found 32-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PIO> synthesized.

Synthesizing Unit <GPIO>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\GPIO.v".
    Found 32-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <GPIO> synthesized.

Synthesizing Unit <Display_MUSER_Framework>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf".
    Summary:
	no macro.
Unit <Display_MUSER_Framework> synthesized.

Synthesizing Unit <HexTo8SEG>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\HexTo8SEG.v".
    Summary:
	no macro.
Unit <HexTo8SEG> synthesized.

Synthesizing Unit <Hex2Seg>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Hex2Seg.v".
    Summary:
	no macro.
Unit <Hex2Seg> synthesized.

Synthesizing Unit <MC14495_sch>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MC14495_sch.vf".
    Summary:
	no macro.
Unit <MC14495_sch> synthesized.

Synthesizing Unit <MUX2T1_64_MUSER_Framework>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\Framework.vf".
    Summary:
	no macro.
Unit <MUX2T1_64_MUSER_Framework> synthesized.

Synthesizing Unit <vga>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\vga.v".
    Found 10-bit register for signal <v_count>.
    Found 9-bit register for signal <row>.
    Found 10-bit register for signal <col>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 4-bit register for signal <R>.
    Found 4-bit register for signal <G>.
    Found 4-bit register for signal <B>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <col_addr> created at line 52.
    Found 10-bit adder for signal <h_count[9]_GND_60_o_add_2_OUT> created at line 37.
    Found 10-bit adder for signal <v_count[9]_GND_60_o_add_8_OUT> created at line 46.
    Found 9-bit subtractor for signal <row_addr<8:0>> created at line 51.
    Found 10-bit comparator greater for signal <h_sync> created at line 53
    Found 10-bit comparator greater for signal <v_sync> created at line 54
    Found 10-bit comparator greater for signal <GND_60_o_h_count[9]_LessThan_17_o> created at line 55
    Found 10-bit comparator greater for signal <h_count[9]_PWR_60_o_LessThan_18_o> created at line 56
    Found 10-bit comparator greater for signal <GND_60_o_v_count[9]_LessThan_19_o> created at line 57
    Found 10-bit comparator greater for signal <v_count[9]_PWR_60_o_LessThan_20_o> created at line 58
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vga> synthesized.

Synthesizing Unit <MUX18T1_12>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX18T1_12.v".
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  12 Latch(s).
	inferred 192 Multiplexer(s).
Unit <MUX18T1_12> synthesized.

Synthesizing Unit <MUX8T1_5>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX8T1_5.v".
    Found 1-bit 6-to-1 multiplexer for signal <S[2]_Dout[4]_wide_mux_0_OUT<4>> created at line 31.
    Found 1-bit 6-to-1 multiplexer for signal <S[2]_Dout[4]_wide_mux_0_OUT<3>> created at line 31.
    Found 1-bit 6-to-1 multiplexer for signal <S[2]_Dout[4]_wide_mux_0_OUT<2>> created at line 31.
    Found 1-bit 6-to-1 multiplexer for signal <S[2]_Dout[4]_wide_mux_0_OUT<1>> created at line 31.
    Found 1-bit 6-to-1 multiplexer for signal <S[2]_Dout[4]_wide_mux_0_OUT<0>> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   5 Latch(s).
	inferred   5 Multiplexer(s).
Unit <MUX8T1_5> synthesized.

Synthesizing Unit <MUX2T1_5>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\MUX2T1_5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_5> synthesized.

Synthesizing Unit <control>.
    Related source file is "C:\Users\asus\Desktop\Project\HRD_11\HRD_10\HRD_9\HRD_8\HRD_7\HRD_4\HRD_1\control.v".
    Found 1-bit register for signal <Reseting>.
    Found 1-bit register for signal <RAMMux>.
    Found 1-bit register for signal <RAMMux2>.
    Found 1-bit register for signal <RAMMux3>.
    Found 1-bit register for signal <RAMaddrEN>.
    Found 1-bit register for signal <RAMaddrEN2>.
    Found 3-bit register for signal <ROMmux2>.
    Found 5-bit register for signal <SyncAddr>.
    Found 5-bit register for signal <locin>.
    Found 12-bit register for signal <counter>.
    Found 1-bit register for signal <judge>.
    Found 1-bit register for signal <DisplayMux>.
    Found 1-bit register for signal <wasReady>.
    Found 1-bit register for signal <rdn>.
    Found 5-bit register for signal <RAMaddr2>.
    Found 5-bit register for signal <step>.
    Found 1-bit register for signal <move>.
    Found 5-bit register for signal <RAMwrite>.
    Found 4-bit register for signal <state>.
    Found 3-bit register for signal <direction>.
    Found 5-bit register for signal <cnt>.
    Found 5-bit subtractor for signal <locout_reg[4]_GND_83_o_sub_77_OUT> created at line 346.
    Found 5-bit subtractor for signal <locout_reg[4]_GND_83_o_sub_83_OUT> created at line 360.
    Found 4-bit subtractor for signal <state[3]_GND_83_o_sub_540_OUT> created at line 1372.
    Found 4-bit subtractor for signal <PWR_84_o_Din[3]_sub_634_OUT> created at line 1505.
    Found 4-bit subtractor for signal <PWR_84_o_Din[7]_sub_635_OUT> created at line 1506.
    Found 4-bit subtractor for signal <PWR_84_o_Din[11]_sub_636_OUT> created at line 1507.
    Found 11-bit subtractor for signal <GND_83_o_GND_83_o_sub_646_OUT> created at line 1518.
    Found 10-bit subtractor for signal <GND_83_o_GND_83_o_sub_649_OUT> created at line 1519.
    Found 5-bit adder for signal <cnt[4]_GND_83_o_add_16_OUT> created at line 108.
    Found 5-bit adder for signal <locout_reg[4]_GND_83_o_add_362_OUT> created at line 1192.
    Found 5-bit adder for signal <locout_reg[4]_GND_83_o_add_364_OUT> created at line 1200.
    Found 5-bit adder for signal <step[4]_GND_83_o_add_433_OUT> created at line 1341.
    Found 12-bit adder for signal <counter[11]_GND_83_o_add_447_OUT> created at line 1361.
    Found 4-bit adder for signal <state[3]_GND_83_o_add_542_OUT> created at line 1378.
    Found 5-bit adder for signal <RAMaddr> created at line 1520.
    Found 16-bit adder for signal <n0595> created at line 1522.
    Found 9-bit subtractor for signal <n0606[8:0]> created at line 1522.
    Found 9-bit subtractor for signal <Addry> created at line 57.
    Found 3x7-bit multiplier for signal <y[2]_PWR_84_o_MuLt_646_OUT> created at line 1518.
    Found 3x7-bit multiplier for signal <x[2]_PWR_84_o_MuLt_649_OUT> created at line 1519.
    Found 9x7-bit multiplier for signal <n0915> created at line 1522.
    Found 16x1-bit Read Only RAM for signal <state[3]_GND_84_o_Mux_644_o>
    Found 1-bit 10-to-1 multiplexer for signal <state[3]_status_Mux_614_o> created at line 1428.
WARNING:Xst:737 - Found 1-bit latch for signal <status>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <col[9]_GND_83_o_LessThan_616_o> created at line 1493
    Found 10-bit comparator greater for signal <GND_83_o_col[9]_LessThan_617_o> created at line 1493
    Found 9-bit comparator greater for signal <row[8]_PWR_84_o_LessThan_618_o> created at line 1493
    Found 9-bit comparator greater for signal <GND_83_o_row[8]_LessThan_619_o> created at line 1493
    Found 10-bit comparator greater for signal <col[9]_GND_83_o_LessThan_620_o> created at line 1494
    Found 10-bit comparator greater for signal <col[9]_GND_83_o_LessThan_621_o> created at line 1495
    Found 10-bit comparator greater for signal <col[9]_GND_83_o_LessThan_622_o> created at line 1496
    Found 9-bit comparator greater for signal <row[8]_GND_83_o_LessThan_626_o> created at line 1499
    Found 9-bit comparator greater for signal <row[8]_GND_83_o_LessThan_627_o> created at line 1500
    Found 9-bit comparator greater for signal <row[8]_PWR_84_o_LessThan_628_o> created at line 1501
    Found 9-bit comparator greater for signal <row[8]_PWR_84_o_LessThan_629_o> created at line 1502
    Summary:
	inferred   1 RAM(s).
	inferred   3 Multiplier(s).
	inferred  18 Adder/Subtractor(s).
	inferred  63 D-type flip-flop(s).
	inferred  19 Latch(s).
	inferred  11 Comparator(s).
	inferred 292 Multiplexer(s).
Unit <control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x1-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 3
 7x3-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 12-bit adder                                          : 1
 16-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 4
 5-bit adder                                           : 5
 5-bit subtractor                                      : 2
 9-bit subtractor                                      : 3
# Registers                                            : 37
 1-bit register                                        : 14
 10-bit register                                       : 3
 12-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 4
 4-bit register                                        : 4
 5-bit register                                        : 6
 8-bit register                                        : 2
 9-bit register                                        : 1
# Latches                                              : 36
 1-bit latch                                           : 36
# Comparators                                          : 17
 10-bit comparator greater                             : 11
 9-bit comparator greater                              : 6
# Multiplexers                                         : 493
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 273
 1-bit 6-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 207

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <ipcore_dir/current.ngc>.
Reading core <ipcore_dir/init0.ngc>.
Reading core <ipcore_dir/init1.ngc>.
Reading core <ipcore_dir/init3.ngc>.
Reading core <ipcore_dir/init4.ngc>.
Reading core <ipcore_dir/init5.ngc>.
Reading core <ipcore_dir/init2.ngc>.
Reading core <ipcore_dir/caocao_1.ngc>.
Reading core <ipcore_dir/caocao_2.ngc>.
Reading core <ipcore_dir/caocao_3.ngc>.
Reading core <ipcore_dir/caocao_4.ngc>.
Reading core <ipcore_dir/guanyu_1.ngc>.
Reading core <ipcore_dir/guanyu_2.ngc>.
Reading core <ipcore_dir/zhangfei_1.ngc>.
Reading core <ipcore_dir/zhangfei_2.ngc>.
Reading core <ipcore_dir/zhaoyun_1.ngc>.
Reading core <ipcore_dir/zhaoyun_2.ngc>.
Reading core <ipcore_dir/machao_1.ngc>.
Reading core <ipcore_dir/machao_2.ngc>.
Reading core <ipcore_dir/huangzhong_1.ngc>.
Reading core <ipcore_dir/huangzhong_2.ngc>.
Reading core <ipcore_dir/zu_1.ngc>.
Reading core <LED_P2S.ngc>.
Reading core <P2S.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <XLXI_1>.
Loading core <SEnter_2_32> for timing and area information for instance <XLXI_3>.
Loading core <current> for timing and area information for instance <XLXI_75>.
Loading core <current> for timing and area information for instance <XLXI_79>.
Loading core <init0> for timing and area information for instance <XLXI_28>.
Loading core <init1> for timing and area information for instance <XLXI_29>.
Loading core <init3> for timing and area information for instance <XLXI_31>.
Loading core <init4> for timing and area information for instance <XLXI_32>.
Loading core <init5> for timing and area information for instance <XLXI_33>.
Loading core <init2> for timing and area information for instance <XLXI_78>.
Loading core <caocao_1> for timing and area information for instance <XLXI_35>.
Loading core <caocao_2> for timing and area information for instance <XLXI_36>.
Loading core <caocao_3> for timing and area information for instance <XLXI_40>.
Loading core <caocao_4> for timing and area information for instance <XLXI_41>.
Loading core <guanyu_1> for timing and area information for instance <XLXI_43>.
Loading core <guanyu_2> for timing and area information for instance <XLXI_44>.
Loading core <zhangfei_1> for timing and area information for instance <XLXI_45>.
Loading core <zhangfei_2> for timing and area information for instance <XLXI_46>.
Loading core <zhaoyun_1> for timing and area information for instance <XLXI_47>.
Loading core <zhaoyun_2> for timing and area information for instance <XLXI_48>.
Loading core <machao_1> for timing and area information for instance <XLXI_51>.
Loading core <machao_2> for timing and area information for instance <XLXI_52>.
Loading core <huangzhong_1> for timing and area information for instance <XLXI_53>.
Loading core <huangzhong_2> for timing and area information for instance <XLXI_54>.
Loading core <zu_1> for timing and area information for instance <XLXI_55>.
Loading core <LED_P2S> for timing and area information for instance <LED_P2S>.
Loading core <P2S> for timing and area information for instance <XLXI_1>.
WARNING:Xst:1710 - FF/Latch <GPIOf0_0> (without init value) has a constant value of 0 in block <XLXI_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIOf0_1> (without init value) has a constant value of 0 in block <XLXI_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIOf0_2> (without init value) has a constant value of 0 in block <XLXI_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIOf0_3> (without init value) has a constant value of 0 in block <XLXI_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIOf0_4> (without init value) has a constant value of 0 in block <XLXI_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_2> (without init value) has a constant value of 0 in block <XLXI_84>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <GPIOf0_8> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_9> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_10> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_11> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_12> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_13> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_14> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_15> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_16> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_17> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_18> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_19> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_20> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_21> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_22> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_23> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_24> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_25> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_26> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_27> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_28> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_29> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_30> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_31> of sequential type is unconnected in block <XLXI_12>.
WARNING:Xst:2677 - Node <GPIOf0_16> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_17> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_18> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_19> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_20> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_21> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_22> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_23> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_24> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_25> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_26> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_27> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_28> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_29> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_30> of sequential type is unconnected in block <XLXI_17>.
WARNING:Xst:2677 - Node <GPIOf0_31> of sequential type is unconnected in block <XLXI_17>.

Synthesizing (advanced) Unit <Framework>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <XLXI_84/Mram_state[3]_GND_84_o_Mux_644_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DisplaySerial1<15:12>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Framework> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <control>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
	Multiplier <Mmult_n0915> in block <control> and adder/subtractor <Madd_n0595_Madd> in block <control> are combined into a MAC<Maddsub_n0915>.
	Multiplier <Mmult_x[2]_PWR_84_o_MuLt_649_OUT> in block <control> and adder/subtractor <Msub_Addry> in block <control> are combined into a MAC<Maddsub_x[2]_PWR_84_o_MuLt_649_OUT>.
	Multiplier <Mmult_y[2]_PWR_84_o_MuLt_646_OUT> in block <control> and adder/subtractor <Msub_n0606[8:0]> in block <control> are combined into a MAC<Maddsub_y[2]_PWR_84_o_MuLt_646_OUT>.
Unit <control> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x1-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 3
 7x3-to-9-bit MAC                                      : 2
 9x7-to-13-bit MAC                                     : 1
# Adders/Subtractors                                   : 16
 10-bit subtractor                                     : 1
 12-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 4
 5-bit adder                                           : 4
 5-bit subtractor                                      : 2
 9-bit subtractor                                      : 3
# Counters                                             : 4
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 204
 Flip-Flops                                            : 204
# Comparators                                          : 17
 10-bit comparator greater                             : 11
 9-bit comparator greater                              : 6
# Multiplexers                                         : 496
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 278
 1-bit 6-to-1 multiplexer                              : 5
 12-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 206

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <XLXI_84/y_2> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GPIOf0_8> in Unit <PIO> is equivalent to the following 23 FFs/Latches, which will be removed : <GPIOf0_9> <GPIOf0_10> <GPIOf0_11> <GPIOf0_12> <GPIOf0_13> <GPIOf0_14> <GPIOf0_15> <GPIOf0_16> <GPIOf0_17> <GPIOf0_18> <GPIOf0_19> <GPIOf0_20> <GPIOf0_21> <GPIOf0_22> <GPIOf0_23> <GPIOf0_24> <GPIOf0_25> <GPIOf0_26> <GPIOf0_27> <GPIOf0_28> <GPIOf0_29> <GPIOf0_30> <GPIOf0_31> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_0> in Unit <PIO> is equivalent to the following 4 FFs/Latches, which will be removed : <GPIOf0_1> <GPIOf0_2> <GPIOf0_3> <GPIOf0_4> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_4> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_20> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_0> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_16> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_5> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_21> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_1> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_17> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_6> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_22> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_2> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_18> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_7> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_23> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_3> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_19> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_8> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_24> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_9> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_25> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_14> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_30> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_10> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_26> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_15> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_31> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_11> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_27> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_12> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_28> 
INFO:Xst:2261 - The FF/Latch <GPIOf0_13> in Unit <GPIO> is equivalent to the following FF/Latch, which will be removed : <GPIOf0_29> 
WARNING:Xst:1710 - FF/Latch <GPIOf0_0> (without init value) has a constant value of 0 in block <PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_12/GPIOf0_8> of sequential type is unconnected in block <Framework>.

Optimizing unit <Multi_8CH32> ...

Optimizing unit <MUX8T1_8_MUSER_MUX8T1_32> ...

Optimizing unit <MUX4T1_MUSER_MUX8T1_32> ...

Optimizing unit <MUX8T1_8> ...

Optimizing unit <MUX4T1_MUSER_MUX8T1_8> ...

Optimizing unit <MC14495_sch> ...

Optimizing unit <MUX2T1_64_MUSER_Framework> ...

Optimizing unit <MUX2T1_8_MUSER_Framework> ...

Optimizing unit <ScanSync_MUSER_Framework> ...

Optimizing unit <MUX8T1_8_MUSER_Framework> ...

Optimizing unit <MUX4T1_MUSER_Framework> ...

Optimizing unit <Seg_map_MUSER_Framework> ...

Optimizing unit <MC14495_sch_MUSER_Framework> ...

Optimizing unit <Framework> ...

Optimizing unit <GPIO> ...

Optimizing unit <HexTo8SEG> ...

Optimizing unit <MUX18T1_12> ...

Optimizing unit <MUX8T1_5> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Framework, actual ratio is 21.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 211
 Flip-Flops                                            : 211

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Framework.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 32043
#      AND2                        : 1371
#      AND3                        : 99
#      AND4                        : 81
#      BUF                         : 11
#      GND                         : 3
#      INV                         : 377
#      LUT1                        : 123
#      LUT2                        : 127
#      LUT3                        : 280
#      LUT4                        : 305
#      LUT5                        : 877
#      LUT6                        : 27358
#      MUXCY                       : 167
#      MUXF7                       : 308
#      OR2                         : 199
#      OR3                         : 27
#      OR4                         : 172
#      VCC                         : 6
#      XORCY                       : 152
# FlipFlops/Latches                : 555
#      FD                          : 236
#      FD_1                        : 3
#      FDC                         : 46
#      FDC_1                       : 16
#      FDCE                        : 14
#      FDE                         : 134
#      FDR                         : 25
#      FDRE                        : 45
#      FDSE                        : 1
#      LD                          : 18
#      LD_1                        : 12
#      LDE_1                       : 5
# RAMS                             : 10
#      RAM32X1S                    : 10
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 72
#      IBUF                        : 21
#      OBUF                        : 51
# DSPs                             : 4
#      DSP48E1                     : 4

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             555  out of  202800     0%  
 Number of Slice LUTs:                29457  out of  101400    29%  
    Number used as Logic:             29447  out of  101400    29%  
    Number used as Memory:               10  out of  35000     0%  
       Number used as RAM:               10

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  29574
   Number with an unused Flip Flop:   29019  out of  29574    98%  
   Number with an unused LUT:           117  out of  29574     0%  
   Number of fully used LUT-FF pairs:   438  out of  29574     1%  
   Number of unique control sets:        47

IO Utilization: 
 Number of IOs:                          73
 Number of bonded IOBs:                  73  out of    400    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                      4  out of    600     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                          | Clock buffer(FF name)  | Load  |
--------------------------------------------------------------------------------------+------------------------+-------+
clk_100mhz                                                                            | BUFGP                  | 437   |
XLXI_84/Mram_state[3]_GND_84_o_Mux_644_o(XLXI_84/Mram_state[3]_GND_84_o_Mux_644_o11:O)| NONE(*)(XLXI_84/status)| 1     |
XLXI_2/clkdiv_1                                                                       | BUFG                   | 51    |
XLXI_1/SW_OK<15>                                                                      | NONE(XLXI_84/y_1)      | 17    |
XLXI_67/S[4]_GND_63_o_Mux_2_o(XLXI_67/S[4]_GND_63_o_Mux_2_o1:O)                       | NONE(*)(XLXI_67/Dout_1)| 12    |
XLXI_72/S[2]_GND_76_o_Mux_2_o(XLXI_72/S[2]_GND_76_o_Mux_2_o1:O)                       | NONE(*)(XLXI_72/Dout_0)| 5     |
XLXI_1/clk1                                                                           | BUFG                   | 41    |
XLXI_3/push(XLXI_3/push1:O)                                                           | NONE(*)(XLXI_3/state_0)| 3     |
--------------------------------------------------------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.670ns (Maximum Frequency: 115.344MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 9.357ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 8.670ns (frequency: 115.344MHz)
  Total number of paths / destination ports: 24256 / 668
-------------------------------------------------------------------------
Delay:               8.670ns (Levels of Logic = 15)
  Source:            XLXI_84/RAMwrite_0 (FF)
  Destination:       XLXI_19/XLXI_1/buffer_44 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: XLXI_84/RAMwrite_0 to XLXI_19/XLXI_1/buffer_44
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.236   0.539  XLXI_84/RAMwrite_0 (XLXI_84/RAMwrite_0)
     LUT5:I1->O            5   0.043   0.362  XLXI_83/Mmux_Dout11 (XLXN_295<0>)
     begin scope: 'XLXI_79:a<0>'
     RAM32X1S:A0->O       26   0.043   0.742  U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram3 (spo<2>)
     end scope: 'XLXI_79:spo<2>'
     AND2:I0->O            1   0.043   0.613  XLXI_4/MUX1_DispData/XLXI_7/XLXI_32/XLXI_82/XLXI_5 (XLXI_4/MUX1_DispData/XLXI_7/XLXI_32/XLXI_82/XLXN_5)
     OR4:I0->O             1   0.043   0.603  XLXI_4/MUX1_DispData/XLXI_7/XLXI_32/XLXI_82/XLXI_1 (XLXI_4/MUX1_DispData/XLXI_7/O0<2>)
     AND2:I1->O            1   0.053   0.603  XLXI_4/MUX1_DispData/XLXI_7/XLXI_3 (XLXI_4/MUX1_DispData/XLXI_7/XLXN_109)
     OR2:I1->O            11   0.053   0.395  XLXI_4/MUX1_DispData/XLXI_7/XLXI_20 (XLXN_306<10>)
     INV:I->O              8   0.317   0.561  XLXI_19/XLXI_2/HTS5/MSEG/XLXI_13 (XLXI_19/XLXI_2/HTS5/MSEG/_D2)
     AND4:I2->O            2   0.134   0.500  XLXI_19/XLXI_2/HTS5/MSEG/XLXI_6 (XLXI_19/XLXI_2/HTS5/MSEG/XLXN_19)
     OR4:I3->O             1   0.161   0.603  XLXI_19/XLXI_2/HTS5/MSEG/XLXI_10 (XLXI_19/XLXI_2/HTS5/MSEG/XLXN_133)
     OR2:I1->O             1   0.053   0.603  XLXI_19/XLXI_2/HTS5/MSEG/XLXI_105 (XLXI_19/XLXN_5<47>)
     AND2:I1->O            1   0.053   0.603  XLXI_19/XLXI_4/XLXI_7/XLXI_7 (XLXI_19/XLXI_4/XLXI_7/XLXN_49)
     OR2:I1->O             1   0.053   0.613  XLXI_19/XLXI_4/XLXI_7/XLXI_24 (XLXI_19/XLXN_13<47>)
     begin scope: 'XLXI_19/XLXI_1:P_Data<47>'
     LUT6:I0->O            1   0.043   0.000  buffer_47_rstpot (buffer_47_rstpot)
     FD:D                     -0.000          buffer_47
    ----------------------------------------
    Total                      8.670ns (1.328ns logic, 7.342ns route)
                                       (15.3% logic, 84.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/clkdiv_1'
  Clock period: 2.586ns (frequency: 386.757MHz)
  Total number of paths / destination ports: 992 / 87
-------------------------------------------------------------------------
Delay:               2.586ns (Levels of Logic = 3)
  Source:            XLXI_59/v_count_5 (FF)
  Destination:       XLXI_59/rdn (FF)
  Source Clock:      XLXI_2/clkdiv_1 rising
  Destination Clock: XLXI_2/clkdiv_1 rising

  Data Path: XLXI_59/v_count_5 to XLXI_59/rdn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.236   0.631  XLXI_59/v_count_5 (XLXI_59/v_count_5)
     LUT5:I0->O            5   0.043   0.636  XLXI_59/v_count[9]_PWR_60_o_equal_8_o<9>21 (XLXI_59/v_count[9]_PWR_60_o_equal_8_o<9>2)
     LUT6:I0->O            1   0.043   0.350  XLXI_59/read4 (XLXI_59/read4)
     LUT3:I2->O            1   0.043   0.339  XLXI_59/read5 (XLXI_59/read)
     FDR:R                     0.264          XLXI_59/rdn
    ----------------------------------------
    Total                      2.586ns (0.629ns logic, 1.957ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            XLXI_1/counter_8 (FF)
  Destination:       XLXI_1/Key_x_0 (FF)
  Source Clock:      XLXI_1/clk1 rising
  Destination Clock: XLXI_1/clk1 rising

  Data Path: XLXI_1/counter_8 to XLXI_1/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            XLXI_3/state_0 (FF)
  Destination:       XLXI_3/state_0 (FF)
  Source Clock:      XLXI_3/push rising
  Destination Clock: XLXI_3/push rising

  Data Path: XLXI_3/state_0 to XLXI_3/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       XLXI_1/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to XLXI_1/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'XLXI_1:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            K_COL<3> (PAD)
  Destination:       XLXI_1/Key_x_1 (FF)
  Destination Clock: XLXI_1/clk1 rising

  Data Path: K_COL<3> to XLXI_1/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  K_COL_3_IBUF (K_COL_3_IBUF)
     begin scope: 'XLXI_1:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 2435 / 23
-------------------------------------------------------------------------
Offset:              9.357ns (Levels of Logic = 14)
  Source:            XLXI_2/clkdiv_18 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: XLXI_2/clkdiv_18 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            123   0.236   0.486  XLXI_2/clkdiv_18 (XLXI_2/clkdiv_18)
     INV:I->O              2   0.317   0.608  XLXI_10/XLXI_1/XLXI_1/XLXI_33/XLXI_80/XLXI_11 (XLXI_10/XLXI_1/XLXI_1/XLXI_33/XLXI_80/XLXN_12)
     AND2:I1->O            1   0.053   0.603  XLXI_10/XLXI_1/XLXI_1/XLXI_33/XLXI_80/XLXI_8 (XLXI_10/XLXI_1/XLXI_1/XLXI_33/XLXI_80/XLXN_8)
     AND2:I1->O            1   0.053   0.603  XLXI_10/XLXI_1/XLXI_1/XLXI_33/XLXI_80/XLXI_4 (XLXI_10/XLXI_1/XLXI_1/XLXI_33/XLXI_80/XLXN_4)
     OR4:I1->O             1   0.053   0.603  XLXI_10/XLXI_1/XLXI_1/XLXI_33/XLXI_80/XLXI_1 (XLXI_10/XLXI_1/XLXI_1/O1<5>)
     AND2:I1->O            1   0.053   0.603  XLXI_10/XLXI_1/XLXI_1/XLXI_6 (XLXI_10/XLXI_1/XLXI_1/XLXN_112)
     OR2:I1->O             1   0.053   0.339  XLXI_10/XLXI_1/XLXI_1/XLXI_23 (XLXI_10/XLXI_1/Hex<5>)
     BUF:I->O             11   0.317   0.395  XLXI_10/XLXI_1/XLXI_7 (XLXI_10/Hex<1>)
     INV:I->O              8   0.317   0.642  XLXI_10/XLXI_2/XLXI_14 (XLXI_10/XLXI_2/_D1)
     AND4:I1->O            2   0.053   0.500  XLXI_10/XLXI_2/XLXI_6 (XLXI_10/XLXI_2/XLXN_19)
     OR4:I3->O             1   0.161   0.603  XLXI_10/XLXI_2/XLXI_10 (XLXI_10/XLXI_2/XLXN_133)
     OR2:I1->O             1   0.053   0.603  XLXI_10/XLXI_2/XLXI_105 (XLXI_10/SEG_TXT<0>)
     AND2:I1->O            1   0.053   0.613  XLXI_10/XLXI_5/XLXI_16 (XLXI_10/XLXI_5/XLXN_39)
     OR2:I0->O             1   0.043   0.339  XLXI_10/XLXI_5/XLXI_17 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      9.357ns (1.815ns logic, 7.542ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/clkdiv_1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.575ns (Levels of Logic = 1)
  Source:            XLXI_59/B_3 (FF)
  Destination:       B<3> (PAD)
  Source Clock:      XLXI_2/clkdiv_1 rising

  Data Path: XLXI_59/B_3 to B<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.236   0.339  XLXI_59/B_3 (XLXI_59/B_3)
     OBUF:I->O                 0.000          B_3_OBUF (B<3>)
    ----------------------------------------
    Total                      0.575ns (0.236ns logic, 0.339ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            XLXI_1/Key_x_4 (FF)
  Destination:       K_ROW<4> (PAD)
  Source Clock:      XLXI_1/clk1 rising

  Data Path: XLXI_1/Key_x_4 to K_ROW<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'XLXI_1:Key_x<4>'
     OBUF:I->O                 0.000          K_ROW_4_OBUF (K_ROW<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_1/SW_OK<15>
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
XLXI_2/clkdiv_1                         |    2.178|         |         |         |
XLXI_67/S[4]_GND_63_o_Mux_2_o           |         |    0.723|         |         |
XLXI_84/Mram_state[3]_GND_84_o_Mux_644_o|         |    0.839|         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/clk1    |    2.152|         |         |         |
clk_100mhz     |    1.955|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/clkdiv_1
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_1/SW_OK<15>|    0.673|         |         |         |
XLXI_2/clkdiv_1 |    2.586|         |         |         |
clk_100mhz      |    1.428|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/clk1    |    0.818|         |         |         |
XLXI_3/push    |    1.069|         |         |         |
clk_100mhz     |    1.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_67/S[4]_GND_63_o_Mux_2_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_1/SW_OK<15>|         |         |   13.920|         |
XLXI_2/clkdiv_1 |         |         |   14.985|         |
clk_100mhz      |         |         |    2.968|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_72/S[2]_GND_76_o_Mux_2_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |         |         |    1.970|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_84/Mram_state[3]_GND_84_o_Mux_644_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_1/SW_OK<15>|         |         |    3.530|         |
clk_100mhz      |         |         |    3.404|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_1/SW_OK<15>             |    8.742|         |         |         |
XLXI_1/clk1                  |    2.265|         |    0.653|         |
XLXI_3/push                  |    1.928|         |         |         |
XLXI_72/S[2]_GND_76_o_Mux_2_o|         |    8.833|         |         |
clk_100mhz                   |    8.670|    1.289|    1.255|         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 70.00 secs
Total CPU time to Xst completion: 69.74 secs
 
--> 

Total memory usage is 485096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  258 (   0 filtered)
Number of infos    :   26 (   0 filtered)

