TimeQuest Timing Analyzer report for ProcesadorBase
Sun Apr 16 23:24:03 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'counter_clock[2]'
 12. Slow Model Setup: 'vga_controller:video_controller|clk_25mhz'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'counter_clock[2]'
 16. Slow Model Hold: 'vga_controller:video_controller|clk_25mhz'
 17. Slow Model Minimum Pulse Width: 'vga_controller:video_controller|clk_25mhz'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'counter_clock[2]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'counter_clock[2]'
 34. Fast Model Setup: 'vga_controller:video_controller|clk_25mhz'
 35. Fast Model Setup: 'CLOCK_50'
 36. Fast Model Hold: 'CLOCK_50'
 37. Fast Model Hold: 'counter_clock[2]'
 38. Fast Model Hold: 'vga_controller:video_controller|clk_25mhz'
 39. Fast Model Minimum Pulse Width: 'vga_controller:video_controller|clk_25mhz'
 40. Fast Model Minimum Pulse Width: 'CLOCK_50'
 41. Fast Model Minimum Pulse Width: 'counter_clock[2]'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ProcesadorBase                                                    ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; CLOCK_50                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                  ;
; counter_clock[2]                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter_clock[2] }                          ;
; vga_controller:video_controller|clk_25mhz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_controller:video_controller|clk_25mhz } ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                         ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 13.11 MHz  ; 13.11 MHz       ; counter_clock[2]                          ;      ;
; 156.89 MHz ; 156.89 MHz      ; CLOCK_50                                  ;      ;
; 193.16 MHz ; 193.16 MHz      ; vga_controller:video_controller|clk_25mhz ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow Model Setup Summary                                            ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; counter_clock[2]                          ; -75.285 ; -10907.298    ;
; vga_controller:video_controller|clk_25mhz ; -74.732 ; -16170.416    ;
; CLOCK_50                                  ; -71.400 ; -5690.701     ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Slow Model Hold Summary                                            ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -2.690 ; -5.380        ;
; counter_clock[2]                          ; 0.445  ; 0.000         ;
; vga_controller:video_controller|clk_25mhz ; 0.445  ; 0.000         ;
+-------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; vga_controller:video_controller|clk_25mhz ; -2.064 ; -1807.736     ;
; CLOCK_50                                  ; -1.631 ; -782.489      ;
; counter_clock[2]                          ; -0.611 ; -196.742      ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter_clock[2]'                                                                                                                                                                        ;
+---------+-------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                             ; To Node                                                    ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -75.285 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 76.325     ;
; -75.246 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 76.283     ;
; -75.242 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 76.282     ;
; -75.203 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 76.240     ;
; -75.173 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.003      ; 76.214     ;
; -75.134 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 76.172     ;
; -75.052 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 76.088     ;
; -75.046 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 76.086     ;
; -75.009 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 76.045     ;
; -75.007 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 76.044     ;
; -74.990 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~70  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 76.026     ;
; -74.989 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 76.025     ;
; -74.947 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~70  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 75.983     ;
; -74.946 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 75.982     ;
; -74.940 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.977     ;
; -74.907 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 75.947     ;
; -74.878 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~70  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.915     ;
; -74.877 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.914     ;
; -74.868 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.905     ;
; -74.859 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.003      ; 75.900     ;
; -74.858 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~86  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.003      ; 75.899     ;
; -74.830 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.869     ;
; -74.830 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~94  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.869     ;
; -74.816 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.003      ; 75.857     ;
; -74.815 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~86  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.003      ; 75.856     ;
; -74.813 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 75.849     ;
; -74.808 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~78  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.845     ;
; -74.806 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~62  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.843     ;
; -74.787 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.826     ;
; -74.787 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~94  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.826     ;
; -74.765 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~78  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.802     ;
; -74.763 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~62  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.800     ;
; -74.760 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.003      ; 75.801     ;
; -74.751 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~70  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 75.787     ;
; -74.750 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 75.786     ;
; -74.747 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.004      ; 75.789     ;
; -74.746 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~86  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.004      ; 75.788     ;
; -74.739 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 75.779     ;
; -74.738 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.777     ;
; -74.736 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~95  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.775     ;
; -74.718 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 75.758     ;
; -74.718 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~94  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 75.758     ;
; -74.717 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.003      ; 75.758     ;
; -74.700 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.737     ;
; -74.698 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.735     ;
; -74.696 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~78  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 75.734     ;
; -74.695 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.734     ;
; -74.694 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~62  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 75.732     ;
; -74.693 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~95  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.732     ;
; -74.691 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 75.731     ;
; -74.681 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~28  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 75.717     ;
; -74.678 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~76  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 75.714     ;
; -74.674 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 75.710     ;
; -74.667 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~63  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.704     ;
; -74.663 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~79  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.700     ;
; -74.655 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.692     ;
; -74.652 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.689     ;
; -74.649 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.688     ;
; -74.648 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.004      ; 75.690     ;
; -74.638 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~28  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 75.674     ;
; -74.635 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~76  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 75.671     ;
; -74.626 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 75.666     ;
; -74.624 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~95  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 75.664     ;
; -74.624 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~63  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.661     ;
; -74.620 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.003      ; 75.661     ;
; -74.620 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~79  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.657     ;
; -74.619 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~86  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.003      ; 75.660     ;
; -74.612 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~70  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 75.648     ;
; -74.611 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 75.647     ;
; -74.606 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.645     ;
; -74.599 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 75.633     ;
; -74.591 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.630     ;
; -74.591 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~94  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.630     ;
; -74.586 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 75.624     ;
; -74.584 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.623     ;
; -74.584 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~96  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.623     ;
; -74.569 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~78  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.606     ;
; -74.569 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~28  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.606     ;
; -74.567 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~62  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.604     ;
; -74.566 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~76  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.603     ;
; -74.556 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 75.590     ;
; -74.555 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~63  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 75.593     ;
; -74.551 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~79  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 75.589     ;
; -74.550 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 75.590     ;
; -74.541 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.580     ;
; -74.541 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~96  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.580     ;
; -74.537 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 75.577     ;
; -74.521 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.003      ; 75.562     ;
; -74.516 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~80  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.553     ;
; -74.515 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.552     ;
; -74.507 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 75.547     ;
; -74.506 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 75.542     ;
; -74.500 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.003      ; 75.541     ;
; -74.499 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.538     ;
; -74.497 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~95  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 75.536     ;
; -74.487 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.003     ; 75.522     ;
; -74.481 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.003      ; 75.522     ;
; -74.480 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~86  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.003      ; 75.521     ;
; -74.473 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~80  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 75.510     ;
; -74.472 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 75.512     ;
+---------+-------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_controller:video_controller|clk_25mhz'                                                                                                                                                                                                                                                            ;
+---------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                             ; To Node                                                                                                                                        ; Launch Clock     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-------------------------------------------+--------------+------------+------------+
; -74.732 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.060      ; 75.752     ;
; -74.730 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.071      ; 75.761     ;
; -74.724 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.762     ;
; -74.722 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.077      ; 75.759     ;
; -74.720 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.070      ; 75.750     ;
; -74.720 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.061      ; 75.741     ;
; -74.707 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.067      ; 75.734     ;
; -74.689 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.060      ; 75.709     ;
; -74.687 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.071      ; 75.718     ;
; -74.681 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.719     ;
; -74.679 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.077      ; 75.716     ;
; -74.677 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.070      ; 75.707     ;
; -74.677 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.061      ; 75.698     ;
; -74.664 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.067      ; 75.691     ;
; -74.620 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.061      ; 75.641     ;
; -74.618 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.072      ; 75.650     ;
; -74.612 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.079      ; 75.651     ;
; -74.610 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.648     ;
; -74.608 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.071      ; 75.639     ;
; -74.608 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.062      ; 75.630     ;
; -74.595 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.068      ; 75.623     ;
; -74.493 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.060      ; 75.513     ;
; -74.491 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.071      ; 75.522     ;
; -74.485 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.523     ;
; -74.483 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.077      ; 75.520     ;
; -74.481 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.070      ; 75.511     ;
; -74.481 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.061      ; 75.502     ;
; -74.468 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.067      ; 75.495     ;
; -74.459 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg0 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.497     ;
; -74.416 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg0 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.454     ;
; -74.401 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.072      ; 75.433     ;
; -74.392 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.074      ; 75.426     ;
; -74.392 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.073      ; 75.425     ;
; -74.390 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.075      ; 75.425     ;
; -74.365 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.075      ; 75.400     ;
; -74.362 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.076      ; 75.398     ;
; -74.362 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.068      ; 75.390     ;
; -74.358 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.072      ; 75.390     ;
; -74.354 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.060      ; 75.374     ;
; -74.352 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.071      ; 75.383     ;
; -74.349 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.074      ; 75.383     ;
; -74.349 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.073      ; 75.382     ;
; -74.347 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg0 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.079      ; 75.386     ;
; -74.347 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.075      ; 75.382     ;
; -74.346 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.384     ;
; -74.344 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.077      ; 75.381     ;
; -74.342 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.070      ; 75.372     ;
; -74.342 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.061      ; 75.363     ;
; -74.341 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.079      ; 75.380     ;
; -74.339 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.377     ;
; -74.335 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.071      ; 75.366     ;
; -74.329 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.067      ; 75.356     ;
; -74.322 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.075      ; 75.357     ;
; -74.319 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.076      ; 75.355     ;
; -74.319 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.068      ; 75.347     ;
; -74.316 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.060      ; 75.336     ;
; -74.304 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.070      ; 75.334     ;
; -74.298 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.079      ; 75.337     ;
; -74.297 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.077      ; 75.334     ;
; -74.296 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.334     ;
; -74.293 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.067      ; 75.320     ;
; -74.292 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.071      ; 75.323     ;
; -74.289 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.073      ; 75.322     ;
; -74.280 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.075      ; 75.315     ;
; -74.280 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.074      ; 75.314     ;
; -74.278 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.076      ; 75.314     ;
; -74.273 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.060      ; 75.293     ;
; -74.261 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.070      ; 75.291     ;
; -74.254 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.077      ; 75.291     ;
; -74.253 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.076      ; 75.289     ;
; -74.250 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.077      ; 75.287     ;
; -74.250 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.069      ; 75.279     ;
; -74.250 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.067      ; 75.277     ;
; -74.229 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.080      ; 75.269     ;
; -74.227 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.079      ; 75.266     ;
; -74.225 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.263     ;
; -74.224 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg8 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.077      ; 75.261     ;
; -74.223 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.072      ; 75.255     ;
; -74.220 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg0 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.258     ;
; -74.204 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.061      ; 75.225     ;
; -74.192 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.071      ; 75.223     ;
; -74.186 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.060      ; 75.206     ;
; -74.185 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg2 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.071      ; 75.216     ;
; -74.185 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.223     ;
; -74.184 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.071      ; 75.215     ;
; -74.182 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.220     ;
; -74.181 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.068      ; 75.209     ;
; -74.181 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg8 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.077      ; 75.218     ;
; -74.180 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg9 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.071      ; 75.211     ;
; -74.178 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.216     ;
; -74.176 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.061      ; 75.197     ;
; -74.176 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.077      ; 75.213     ;
; -74.174 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.070      ; 75.204     ;
; -74.174 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.061      ; 75.195     ;
; -74.162 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.072      ; 75.194     ;
; -74.161 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.067      ; 75.188     ;
; -74.158 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg3 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.078      ; 75.196     ;
; -74.157 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.061      ; 75.178     ;
; -74.154 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg0 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.071      ; 75.185     ;
; -74.153 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.074      ; 75.187     ;
+---------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                           ;
+---------+------------------------------------------------------------+-----------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                               ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+-----------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; -71.400 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.867     ;
; -71.395 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.862     ;
; -71.357 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.824     ;
; -71.352 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.819     ;
; -71.288 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.430      ; 72.756     ;
; -71.283 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.430      ; 72.751     ;
; -71.161 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.628     ;
; -71.156 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.623     ;
; -71.022 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.489     ;
; -71.017 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.484     ;
; -70.854 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.321     ;
; -70.849 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.316     ;
; -70.806 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.273     ;
; -70.801 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.268     ;
; -70.770 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.237     ;
; -70.727 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.194     ;
; -70.658 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.430      ; 72.126     ;
; -70.569 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.036     ;
; -70.564 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 72.031     ;
; -70.531 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 71.998     ;
; -70.392 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 71.859     ;
; -70.224 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 71.691     ;
; -70.176 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 71.643     ;
; -69.953 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[2]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 71.428     ;
; -69.948 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[2]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 71.423     ;
; -69.939 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 71.406     ;
; -69.867 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 71.334     ;
; -69.862 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 71.329     ;
; -69.830 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 71.294     ;
; -69.825 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 71.289     ;
; -69.709 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~67  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 71.173     ;
; -69.704 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~67  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 71.168     ;
; -69.624 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~51  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 71.088     ;
; -69.619 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~51  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 71.083     ;
; -69.597 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~40  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 71.066     ;
; -69.592 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~40  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 71.061     ;
; -69.582 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 71.047     ;
; -69.577 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 71.042     ;
; -69.564 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[3]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.435      ; 71.037     ;
; -69.559 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[3]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.435      ; 71.032     ;
; -69.500 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~54  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.964     ;
; -69.495 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~54  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.959     ;
; -69.466 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.935     ;
; -69.461 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.930     ;
; -69.385 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~37  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.849     ;
; -69.380 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~37  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.844     ;
; -69.373 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.842     ;
; -69.368 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.837     ;
; -69.323 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[2]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 70.798     ;
; -69.299 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~99  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.763     ;
; -69.294 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~99  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.758     ;
; -69.237 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 70.704     ;
; -69.209 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.673     ;
; -69.204 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.668     ;
; -69.200 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.664     ;
; -69.194 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~53  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.658     ;
; -69.189 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~53  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.653     ;
; -69.100 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~29  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.430      ; 70.568     ;
; -69.095 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~29  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.430      ; 70.563     ;
; -69.079 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~67  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.543     ;
; -69.035 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 70.500     ;
; -69.030 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 70.495     ;
; -69.027 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.496     ;
; -69.022 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.491     ;
; -69.020 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 70.485     ;
; -69.015 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 70.480     ;
; -69.001 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.430      ; 70.469     ;
; -68.996 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.430      ; 70.464     ;
; -68.994 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~51  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.458     ;
; -68.982 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~43  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.451     ;
; -68.977 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~43  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.446     ;
; -68.968 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~55  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.437     ;
; -68.967 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~40  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.436     ;
; -68.963 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~55  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.432     ;
; -68.956 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~42  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.425     ;
; -68.952 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 70.417     ;
; -68.951 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~42  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.420     ;
; -68.934 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[3]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.435      ; 70.407     ;
; -68.930 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.394     ;
; -68.925 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.389     ;
; -68.881 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~72  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.350     ;
; -68.876 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~72  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.345     ;
; -68.870 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~54  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.334     ;
; -68.865 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~39  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.334     ;
; -68.860 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~39  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.329     ;
; -68.858 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 70.328     ;
; -68.853 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 70.323     ;
; -68.836 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.305     ;
; -68.812 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~68  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.281     ;
; -68.807 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~68  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.276     ;
; -68.755 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~37  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.219     ;
; -68.743 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.212     ;
; -68.700 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~20  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.169     ;
; -68.697 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~123 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 70.163     ;
; -68.695 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~20  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.431      ; 70.164     ;
; -68.692 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~123 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 70.158     ;
; -68.669 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~99  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 70.133     ;
; -68.655 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 70.122     ;
; -68.650 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.429      ; 70.117     ;
; -68.611 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.430      ; 70.079     ;
+---------+------------------------------------------------------------+-----------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                               ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -2.690 ; counter_clock[2]                                                                                                                      ; counter_clock[2]                                                                                                                      ; counter_clock[2]                          ; CLOCK_50    ; 0.000        ; 2.858      ; 0.731      ;
; -2.690 ; vga_controller:video_controller|clk_25mhz                                                                                             ; vga_controller:video_controller|clk_25mhz                                                                                             ; vga_controller:video_controller|clk_25mhz ; CLOCK_50    ; 0.000        ; 2.858      ; 0.731      ;
; -2.190 ; counter_clock[2]                                                                                                                      ; counter_clock[2]                                                                                                                      ; counter_clock[2]                          ; CLOCK_50    ; -0.500       ; 2.858      ; 0.731      ;
; -2.190 ; vga_controller:video_controller|clk_25mhz                                                                                             ; vga_controller:video_controller|clk_25mhz                                                                                             ; vga_controller:video_controller|clk_25mhz ; CLOCK_50    ; -0.500       ; 2.858      ; 0.731      ;
; 0.445  ; counter_clock[0]                                                                                                                      ; counter_clock[0]                                                                                                                      ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; counter_clock[1]                                                                                                                      ; counter_clock[1]                                                                                                                      ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|right_shift_key                      ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|right_shift_key                      ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                       ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_released                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.614  ; counter_clock[1]                                                                                                                      ; counter_clock[2]                                                                                                                      ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.615  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.617  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[10]                                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[9]                                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.903      ;
; 0.620  ; counter_clock[0]                                                                                                                      ; counter_clock[1]                                                                                                                      ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.625  ; controladores_IO:controladosIO|contador_ciclos[15]                                                                                    ; controladores_IO:controladosIO|contador_ciclos[15]                                                                                    ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.629  ; controladores_IO:controladosIO|contador_milisegundos[15]                                                                              ; controladores_IO:controladosIO|contador_milisegundos[15]                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.631  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.632  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.633  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.633  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.637  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.645  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[10]                                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.645  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.646  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.838  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.124      ;
; 0.847  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.133      ;
; 0.848  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.134      ;
; 0.877  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.163      ;
; 0.945  ; controladores_IO:controladosIO|contador_milisegundos[1]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[1]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.231      ;
; 0.945  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.231      ;
; 0.946  ; controladores_IO:controladosIO|contador_milisegundos[9]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[9]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.232      ;
; 0.947  ; controladores_IO:controladosIO|contador_milisegundos[7]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[7]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.947  ; controladores_IO:controladosIO|contador_milisegundos[11]                                                                              ; controladores_IO:controladosIO|contador_milisegundos[11]                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.947  ; controladores_IO:controladosIO|contador_milisegundos[13]                                                                              ; controladores_IO:controladosIO|contador_milisegundos[13]                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.967  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.253      ;
; 0.968  ; controladores_IO:controladosIO|contador_ciclos[4]                                                                                     ; controladores_IO:controladosIO|contador_ciclos[4]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; controladores_IO:controladosIO|contador_milisegundos[0]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[0]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.970  ; controladores_IO:controladosIO|contador_milisegundos[7]                                                                               ; controladores_IO:controladosIO|registro_io[21][7]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.256      ;
; 0.971  ; counter_clock[0]                                                                                                                      ; counter_clock[2]                                                                                                                      ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.257      ;
; 0.972  ; controladores_IO:controladosIO|contador_ciclos[14]                                                                                    ; controladores_IO:controladosIO|contador_ciclos[14]                                                                                    ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.977  ; controladores_IO:controladosIO|contador_milisegundos[4]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[4]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; controladores_IO:controladosIO|contador_milisegundos[14]                                                                              ; controladores_IO:controladosIO|contador_milisegundos[14]                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.979  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.265      ;
; 0.981  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.981  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.982  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[1]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[1]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.268      ;
; 0.984  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.984  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.984  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.985  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[4]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[4]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.985  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.985  ; controladores_IO:controladosIO|contador_milisegundos[2]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[2]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.985  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.987  ; controladores_IO:controladosIO|contador_milisegundos[3]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[3]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.273      ;
; 0.996  ; controladores_IO:controladosIO|contador_milisegundos[5]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[5]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.282      ;
; 1.005  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[9]                                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[8]                                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.291      ;
; 1.010  ; controladores_IO:controladosIO|contador_ciclos[6]                                                                                     ; controladores_IO:controladosIO|contador_ciclos[6]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.296      ;
; 1.010  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING                                                                 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING                                                                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.296      ;
; 1.014  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.300      ;
; 1.014  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.300      ;
; 1.015  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.018  ; controladores_IO:controladosIO|contador_ciclos[8]                                                                                     ; controladores_IO:controladosIO|contador_ciclos[8]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.018  ; controladores_IO:controladosIO|contador_milisegundos[8]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[8]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.019  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[10]               ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[10]               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; controladores_IO:controladosIO|contador_milisegundos[10]                                                                              ; controladores_IO:controladosIO|contador_milisegundos[10]                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; controladores_IO:controladosIO|contador_milisegundos[12]                                                                              ; controladores_IO:controladosIO|contador_milisegundos[12]                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; controladores_IO:controladosIO|contador_milisegundos[6]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[6]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.022  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[3]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[3]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.023  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.309      ;
; 1.023  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[6]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[6]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.309      ;
; 1.025  ; controladores_IO:controladosIO|contador_milisegundos[6]                                                                               ; controladores_IO:controladosIO|registro_io[21][6]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.311      ;
; 1.035  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.321      ;
; 1.036  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.322      ;
; 1.037  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.323      ;
; 1.038  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.324      ;
; 1.039  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.325      ;
; 1.041  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.327      ;
; 1.043  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.329      ;
; 1.045  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.331      ;
; 1.137  ; controladores_IO:controladosIO|contador_milisegundos[2]                                                                               ; controladores_IO:controladosIO|registro_io[21][2]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.423      ;
; 1.144  ; controladores_IO:controladosIO|contador_milisegundos[5]                                                                               ; controladores_IO:controladosIO|registro_io[21][5]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.430      ;
; 1.147  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.432      ;
; 1.147  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.432      ;
; 1.147  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.432      ;
; 1.147  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.432      ;
; 1.147  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.432      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter_clock[2]'                                                                                                                                                                           ;
+-------+-----------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                    ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.445 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat    ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]         ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 0.731      ;
; 2.182 ; controladores_IO:controladosIO|registro_io[32][10]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.431     ; 2.037      ;
; 2.296 ; controladores_IO:controladosIO|registro_io[32][12]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~112 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 2.150      ;
; 2.297 ; controladores_IO:controladosIO|registro_io[32][6]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.431     ; 2.152      ;
; 2.408 ; controladores_IO:controladosIO|registro_io[32][13]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.431     ; 2.263      ;
; 2.454 ; controladores_IO:controladosIO|registro_io[32][0]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~100 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.310      ;
; 2.557 ; controladores_IO:controladosIO|registro_io[32][15]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.413      ;
; 2.557 ; controladores_IO:controladosIO|registro_io[32][0]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.413      ;
; 2.691 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.004     ; 2.973      ;
; 2.696 ; controladores_IO:controladosIO|registro_io[32][9]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~29  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 2.550      ;
; 2.702 ; controladores_IO:controladosIO|registro_io[32][7]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~107 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.431     ; 2.557      ;
; 2.704 ; controladores_IO:controladosIO|registro_io[32][8]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~108 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.431     ; 2.559      ;
; 2.708 ; controladores_IO:controladosIO|registro_io[32][12]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~32  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.433     ; 2.561      ;
; 2.710 ; controladores_IO:controladosIO|registro_io[32][12]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.433     ; 2.563      ;
; 2.799 ; controladores_IO:controladosIO|registro_io[32][5]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.655      ;
; 2.814 ; controladores_IO:controladosIO|registro_io[32][15]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~67  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.670      ;
; 2.834 ; controladores_IO:controladosIO|registro_io[32][11]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~47  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.433     ; 2.687      ;
; 2.835 ; controladores_IO:controladosIO|registro_io[32][11]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~31  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.433     ; 2.688      ;
; 2.853 ; controladores_IO:controladosIO|registro_io[32][11]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~111 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 2.707      ;
; 2.877 ; controladores_IO:controladosIO|registro_io[32][6]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~90  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.427     ; 2.736      ;
; 2.903 ; controladores_IO:controladosIO|registro_io[32][6]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.427     ; 2.762      ;
; 2.912 ; controladores_IO:controladosIO|registro_io[32][0]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~68  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.435     ; 2.763      ;
; 2.924 ; controladores_IO:controladosIO|registro_io[32][9]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~141 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.780      ;
; 2.926 ; controladores_IO:controladosIO|registro_io[32][7]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~75  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.431     ; 2.781      ;
; 2.927 ; controladores_IO:controladosIO|registro_io[32][9]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~109 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.783      ;
; 2.957 ; controladores_IO:controladosIO|registro_io[32][9]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~61  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 2.811      ;
; 2.960 ; controladores_IO:controladosIO|registro_io[32][9]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~77  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 2.814      ;
; 2.977 ; controladores_IO:controladosIO|registro_io[32][8]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~140 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.833      ;
; 2.980 ; controladores_IO:controladosIO|registro_io[32][8]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~92  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.836      ;
; 2.985 ; controladores_IO:controladosIO|registro_io[32][12]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 2.839      ;
; 2.986 ; controladores_IO:controladosIO|registro_io[32][9]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~45  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.433     ; 2.839      ;
; 2.986 ; controladores_IO:controladosIO|registro_io[32][12]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~80  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 2.840      ;
; 2.996 ; controladores_IO:controladosIO|registro_io[32][8]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.435     ; 2.847      ;
; 3.011 ; controladores_IO:controladosIO|registro_io[32][7]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~91  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.867      ;
; 3.015 ; controladores_IO:controladosIO|registro_io[32][7]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~139 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.871      ;
; 3.022 ; controladores_IO:controladosIO|registro_io[32][8]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~60  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.878      ;
; 3.028 ; controladores_IO:controladosIO|registro_io[32][8]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~44  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.884      ;
; 3.049 ; controladores_IO:controladosIO|registro_io[32][6]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~74  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.426     ; 2.909      ;
; 3.049 ; controladores_IO:controladosIO|registro_io[32][6]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~58  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.426     ; 2.909      ;
; 3.054 ; controladores_IO:controladosIO|registro_io[32][12]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.910      ;
; 3.054 ; controladores_IO:controladosIO|registro_io[32][12]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~96  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.910      ;
; 3.055 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.009     ; 3.332      ;
; 3.063 ; controladores_IO:controladosIO|registro_io[32][0]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~20  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.435     ; 2.914      ;
; 3.064 ; controladores_IO:controladosIO|registro_io[32][0]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~52  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.434     ; 2.916      ;
; 3.066 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~68 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.003     ; 3.349      ;
; 3.069 ; controladores_IO:controladosIO|registro_io[32][6]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~138 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.427     ; 2.928      ;
; 3.069 ; controladores_IO:controladosIO|registro_io[32][12]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.435     ; 2.920      ;
; 3.071 ; controladores_IO:controladosIO|registro_io[32][9]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~125 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.927      ;
; 3.072 ; controladores_IO:controladosIO|registro_io[32][9]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~93  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.928      ;
; 3.074 ; controladores_IO:controladosIO|registro_io[32][7]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~27  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.435     ; 2.925      ;
; 3.077 ; controladores_IO:controladosIO|registro_io[32][7]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~123 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 2.931      ;
; 3.079 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~61  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.001     ; 3.364      ;
; 3.079 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~62  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.001     ; 3.364      ;
; 3.079 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~63  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.001     ; 3.364      ;
; 3.079 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.001     ; 3.364      ;
; 3.079 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~52  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.001     ; 3.364      ;
; 3.081 ; controladores_IO:controladosIO|registro_io[32][7]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~59  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.431     ; 2.936      ;
; 3.084 ; controladores_IO:controladosIO|registro_io[32][13]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 2.938      ;
; 3.087 ; controladores_IO:controladosIO|registro_io[32][7]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~43  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.435     ; 2.938      ;
; 3.090 ; controladores_IO:controladosIO|registro_io[32][13]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~129 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 2.944      ;
; 3.092 ; controladores_IO:controladosIO|registro_io[32][13]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 2.946      ;
; 3.097 ; controladores_IO:controladosIO|registro_io[32][0]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~84  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.437     ; 2.946      ;
; 3.098 ; controladores_IO:controladosIO|registro_io[32][15]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~147 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.954      ;
; 3.100 ; controladores_IO:controladosIO|registro_io[32][0]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~132 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.437     ; 2.949      ;
; 3.102 ; controladores_IO:controladosIO|registro_io[32][15]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~99  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 2.958      ;
; 3.145 ; controladores_IO:controladosIO|registro_io[32][11]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~79  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 2.999      ;
; 3.149 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.001     ; 3.434      ;
; 3.149 ; controladores_IO:controladosIO|registro_io[32][11]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~63  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 3.003      ;
; 3.157 ; controladores_IO:controladosIO|registro_io[32][13]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~65  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.438     ; 3.005      ;
; 3.169 ; controladores_IO:controladosIO|registro_io[32][13]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~81  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.434     ; 3.021      ;
; 3.195 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[2]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.004     ; 3.477      ;
; 3.195 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[3]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.004     ; 3.477      ;
; 3.195 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.004     ; 3.477      ;
; 3.218 ; controladores_IO:controladosIO|registro_io[32][11]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~95  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 3.074      ;
; 3.220 ; controladores_IO:controladosIO|registro_io[32][11]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 3.076      ;
; 3.237 ; controladores_IO:controladosIO|registro_io[32][15]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~51  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 3.093      ;
; 3.265 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.001     ; 3.550      ;
; 3.266 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.005     ; 3.547      ;
; 3.269 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.005     ; 3.550      ;
; 3.270 ; controladores_IO:controladosIO|registro_io[32][5]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~73  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.425     ; 3.131      ;
; 3.288 ; controladores_IO:controladosIO|registro_io[32][5]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~137 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.422     ; 3.152      ;
; 3.300 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.002      ; 3.588      ;
; 3.300 ; controladores_IO:controladosIO|registro_io[32][14]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.432     ; 3.154      ;
; 3.308 ; controladores_IO:controladosIO|registro_io[32][0]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.431     ; 3.163      ;
; 3.331 ; controladores_IO:controladosIO|registro_io[32][15]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~35  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.435     ; 3.182      ;
; 3.333 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[14]         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.010     ; 3.609      ;
; 3.336 ; controladores_IO:controladosIO|registro_io[32][15]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~83  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.435     ; 3.187      ;
; 3.342 ; controladores_IO:controladosIO|registro_io[32][8]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~76  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.435     ; 3.193      ;
; 3.345 ; controladores_IO:controladosIO|registro_io[32][8]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~28  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.435     ; 3.196      ;
; 3.347 ; controladores_IO:controladosIO|registro_io[32][6]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~26  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 3.203      ;
; 3.348 ; controladores_IO:controladosIO|registro_io[32][6]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~42  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 3.204      ;
; 3.348 ; controladores_IO:controladosIO|registro_io[32][4]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.430     ; 3.204      ;
; 3.349 ; controladores_IO:controladosIO|registro_io[32][10]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~46  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.435     ; 3.200      ;
; 3.351 ; controladores_IO:controladosIO|registro_io[32][10]        ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~30  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.435     ; 3.202      ;
; 3.354 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~45  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 3.638      ;
; 3.354 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~46  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 3.638      ;
; 3.354 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~47  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 3.638      ;
; 3.354 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 3.638      ;
; 3.354 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~49  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 3.638      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_controller:video_controller|clk_25mhz'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.445 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 1.000 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.286      ;
; 1.001 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.287      ;
; 1.015 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.301      ;
; 1.028 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.314      ;
; 1.229 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.515      ;
; 1.432 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.718      ;
; 1.448 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.734      ;
; 1.461 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.747      ;
; 1.475 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.761      ;
; 1.512 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.798      ;
; 1.513 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.799      ;
; 1.593 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.879      ;
; 1.597 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.113      ; 1.960      ;
; 1.608 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.894      ;
; 1.654 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.940      ;
; 1.672 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.958      ;
; 1.673 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.959      ;
; 1.679 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.965      ;
; 1.688 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.974      ;
; 1.704 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.990      ;
; 1.752 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.038      ;
; 1.759 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.045      ;
; 1.763 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.113      ; 2.126      ;
; 1.781 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.067      ;
; 1.784 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.070      ;
; 1.839 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.125      ;
; 1.861 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.147      ;
; 1.891 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; -0.009     ; 2.168      ;
; 1.915 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.079      ; 2.244      ;
; 1.941 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.227      ;
; 1.956 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg5  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.121      ; 2.327      ;
; 1.962 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.109      ; 2.321      ;
; 1.975 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.106      ; 2.331      ;
; 1.979 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.265      ;
; 1.990 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.101      ; 2.341      ;
; 1.999 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; -0.009     ; 2.276      ;
; 1.999 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.285      ;
; 1.999 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; -0.009     ; 2.276      ;
; 2.005 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.110      ; 2.365      ;
; 2.030 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.108      ; 2.388      ;
; 2.037 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.107      ; 2.394      ;
; 2.079 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.365      ;
; 2.089 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; -0.009     ; 2.366      ;
; 2.101 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.387      ;
; 2.101 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.387      ;
; 2.116 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.402      ;
; 2.128 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9  ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.079      ; 2.457      ;
; 2.141 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.427      ;
; 2.145 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.113      ; 2.508      ;
; 2.146 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]                  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg5  ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.079      ; 2.475      ;
; 2.147 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.433      ;
; 2.156 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.113      ; 2.519      ;
; 2.162 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.109      ; 2.521      ;
; 2.164 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.114      ; 2.528      ;
; 2.166 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.452      ;
; 2.167 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.108      ; 2.525      ;
; 2.171 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.101      ; 2.522      ;
; 2.178 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.464      ;
; 2.181 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.467      ;
; 2.189 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.113      ; 2.552      ;
; 2.192 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg2  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.113      ; 2.555      ;
; 2.193 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.106      ; 2.549      ;
; 2.207 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.109      ; 2.566      ;
; 2.219 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.001      ; 2.506      ;
; 2.220 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.001      ; 2.507      ;
; 2.225 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.107      ; 2.582      ;
; 2.236 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.522      ;
; 2.270 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.123      ; 2.643      ;
; 2.277 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg4  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.119      ; 2.646      ;
; 2.287 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.084      ; 2.621      ;
; 2.297 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.113      ; 2.660      ;
; 2.299 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.080      ; 2.629      ;
; 2.300 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg4  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.117      ; 2.667      ;
; 2.300 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.586      ;
; 2.302 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.077      ; 2.629      ;
; 2.306 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg2  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.113      ; 2.669      ;
; 2.308 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.594      ;
; 2.310 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.596      ;
; 2.315 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg4  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.115      ; 2.680      ;
; 2.327 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg4  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.110      ; 2.687      ;
; 2.329 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.615      ;
; 2.329 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.615      ;
; 2.330 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.616      ;
; 2.331 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.075      ; 2.656      ;
; 2.333 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg5  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.117      ; 2.700      ;
; 2.334 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 2.620      ;
; 2.335 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.072      ; 2.657      ;
; 2.336 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg5  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.116      ; 2.702      ;
; 2.340 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; -0.009     ; 2.617      ;
; 2.340 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; -0.009     ; 2.617      ;
; 2.346 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.065      ; 2.661      ;
; 2.346 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.085      ; 2.681      ;
; 2.348 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.122      ; 2.720      ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_controller:video_controller|clk_25mhz'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|clear_reg                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|clear_reg                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[0]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[0]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[10]                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[10]                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[11]                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[11]                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[12]                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[12]                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[13]                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[13]                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[14]                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[14]                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[15]                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[15]                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[1]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[1]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[2]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[2]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[3]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[3]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[4]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[4]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[5]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[5]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[6]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[6]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[7]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[7]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[8]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[8]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[9]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[9]                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[0]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[0]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[10]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[10]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[11]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[11]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[12]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[12]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[13]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[13]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[14]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[14]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[15]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[15]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[1]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[1]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[2]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[2]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[3]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[3]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[4]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[4]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[5]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[5]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[6]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[6]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[7]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[7]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[8]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[8]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[9]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[9]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|data_ready                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|data_ready                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery       ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter_clock[2]'                                                                                                     ;
+--------+--------------+----------------+------------------+------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+------------------+------------+------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~100 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~100 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~101 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~101 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~103 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~103 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~107 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~107 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~108 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~108 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~109 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~109 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~111 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~111 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~112 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~112 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~117 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~117 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~123 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~123 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~125 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~125 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~129 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~129 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~130 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~130 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~132 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~132 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~136 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~136 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~137 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~137 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~138 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~138 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~139 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~139 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~140 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~140 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~141 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~141 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~147 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~147 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~20  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~20  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~21  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~21  ;
+--------+--------------+----------------+------------------+------------------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+--------------+------------------+--------+--------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+--------+------------+------------------+
; KEY[*]       ; CLOCK_50         ; 5.938  ; 5.938  ; Rise       ; CLOCK_50         ;
;  KEY[0]      ; CLOCK_50         ; 5.647  ; 5.647  ; Rise       ; CLOCK_50         ;
;  KEY[1]      ; CLOCK_50         ; 5.938  ; 5.938  ; Rise       ; CLOCK_50         ;
;  KEY[2]      ; CLOCK_50         ; 4.530  ; 4.530  ; Rise       ; CLOCK_50         ;
;  KEY[3]      ; CLOCK_50         ; 5.448  ; 5.448  ; Rise       ; CLOCK_50         ;
; PS2_CLK      ; CLOCK_50         ; 4.539  ; 4.539  ; Rise       ; CLOCK_50         ;
; PS2_DAT      ; CLOCK_50         ; 4.377  ; 4.377  ; Rise       ; CLOCK_50         ;
; SW[*]        ; CLOCK_50         ; 3.701  ; 3.701  ; Rise       ; CLOCK_50         ;
;  SW[0]       ; CLOCK_50         ; 0.424  ; 0.424  ; Rise       ; CLOCK_50         ;
;  SW[1]       ; CLOCK_50         ; 0.354  ; 0.354  ; Rise       ; CLOCK_50         ;
;  SW[2]       ; CLOCK_50         ; 2.004  ; 2.004  ; Rise       ; CLOCK_50         ;
;  SW[3]       ; CLOCK_50         ; 0.296  ; 0.296  ; Rise       ; CLOCK_50         ;
;  SW[4]       ; CLOCK_50         ; 0.248  ; 0.248  ; Rise       ; CLOCK_50         ;
;  SW[5]       ; CLOCK_50         ; -0.158 ; -0.158 ; Rise       ; CLOCK_50         ;
;  SW[6]       ; CLOCK_50         ; 0.013  ; 0.013  ; Rise       ; CLOCK_50         ;
;  SW[7]       ; CLOCK_50         ; 0.247  ; 0.247  ; Rise       ; CLOCK_50         ;
;  SW[9]       ; CLOCK_50         ; 3.701  ; 3.701  ; Rise       ; CLOCK_50         ;
; SRAM_DQ[*]   ; counter_clock[2] ; 10.372 ; 10.372 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 8.304  ; 8.304  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 8.895  ; 8.895  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 8.485  ; 8.485  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 8.875  ; 8.875  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 8.184  ; 8.184  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 8.337  ; 8.337  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 7.798  ; 7.798  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 9.427  ; 9.427  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 8.981  ; 8.981  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 9.380  ; 9.380  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 8.999  ; 8.999  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 8.897  ; 8.897  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 10.372 ; 10.372 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 8.577  ; 8.577  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 8.751  ; 8.751  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 9.385  ; 9.385  ; Rise       ; counter_clock[2] ;
; SW[*]        ; counter_clock[2] ; 4.350  ; 4.350  ; Rise       ; counter_clock[2] ;
;  SW[9]       ; counter_clock[2] ; 4.350  ; 4.350  ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+--------+------------+------------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+--------------+------------------+--------+--------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+--------+------------+------------------+
; KEY[*]       ; CLOCK_50         ; -4.282 ; -4.282 ; Rise       ; CLOCK_50         ;
;  KEY[0]      ; CLOCK_50         ; -5.399 ; -5.399 ; Rise       ; CLOCK_50         ;
;  KEY[1]      ; CLOCK_50         ; -5.690 ; -5.690 ; Rise       ; CLOCK_50         ;
;  KEY[2]      ; CLOCK_50         ; -4.282 ; -4.282 ; Rise       ; CLOCK_50         ;
;  KEY[3]      ; CLOCK_50         ; -5.200 ; -5.200 ; Rise       ; CLOCK_50         ;
; PS2_CLK      ; CLOCK_50         ; -4.291 ; -4.291 ; Rise       ; CLOCK_50         ;
; PS2_DAT      ; CLOCK_50         ; -4.129 ; -4.129 ; Rise       ; CLOCK_50         ;
; SW[*]        ; CLOCK_50         ; 0.406  ; 0.406  ; Rise       ; CLOCK_50         ;
;  SW[0]       ; CLOCK_50         ; -0.176 ; -0.176 ; Rise       ; CLOCK_50         ;
;  SW[1]       ; CLOCK_50         ; -0.106 ; -0.106 ; Rise       ; CLOCK_50         ;
;  SW[2]       ; CLOCK_50         ; -1.756 ; -1.756 ; Rise       ; CLOCK_50         ;
;  SW[3]       ; CLOCK_50         ; -0.048 ; -0.048 ; Rise       ; CLOCK_50         ;
;  SW[4]       ; CLOCK_50         ; 0.000  ; 0.000  ; Rise       ; CLOCK_50         ;
;  SW[5]       ; CLOCK_50         ; 0.406  ; 0.406  ; Rise       ; CLOCK_50         ;
;  SW[6]       ; CLOCK_50         ; 0.235  ; 0.235  ; Rise       ; CLOCK_50         ;
;  SW[7]       ; CLOCK_50         ; 0.001  ; 0.001  ; Rise       ; CLOCK_50         ;
;  SW[9]       ; CLOCK_50         ; 0.032  ; 0.032  ; Rise       ; CLOCK_50         ;
; SRAM_DQ[*]   ; counter_clock[2] ; -5.895 ; -5.895 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; -6.753 ; -6.753 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; -7.137 ; -7.137 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; -5.895 ; -5.895 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; -6.735 ; -6.735 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; -6.630 ; -6.630 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; -7.375 ; -7.375 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; -6.499 ; -6.499 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; -6.689 ; -6.689 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; -7.246 ; -7.246 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; -6.501 ; -6.501 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; -6.171 ; -6.171 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; -6.757 ; -6.757 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; -8.051 ; -8.051 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; -7.278 ; -7.278 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; -7.010 ; -7.010 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; -6.866 ; -6.866 ; Rise       ; counter_clock[2] ;
; SW[*]        ; counter_clock[2] ; -0.302 ; -0.302 ; Rise       ; counter_clock[2] ;
;  SW[9]       ; counter_clock[2] ; -0.302 ; -0.302 ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+--------+------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+----------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; HEX0[*]        ; CLOCK_50                                  ; 10.703 ; 10.703 ; Rise       ; CLOCK_50                                  ;
;  HEX0[0]       ; CLOCK_50                                  ; 10.640 ; 10.640 ; Rise       ; CLOCK_50                                  ;
;  HEX0[1]       ; CLOCK_50                                  ; 10.703 ; 10.703 ; Rise       ; CLOCK_50                                  ;
;  HEX0[2]       ; CLOCK_50                                  ; 9.979  ; 9.979  ; Rise       ; CLOCK_50                                  ;
;  HEX0[3]       ; CLOCK_50                                  ; 10.149 ; 10.149 ; Rise       ; CLOCK_50                                  ;
;  HEX0[4]       ; CLOCK_50                                  ; 10.506 ; 10.506 ; Rise       ; CLOCK_50                                  ;
;  HEX0[5]       ; CLOCK_50                                  ; 10.524 ; 10.524 ; Rise       ; CLOCK_50                                  ;
;  HEX0[6]       ; CLOCK_50                                  ; 10.523 ; 10.523 ; Rise       ; CLOCK_50                                  ;
; HEX1[*]        ; CLOCK_50                                  ; 12.598 ; 12.598 ; Rise       ; CLOCK_50                                  ;
;  HEX1[0]       ; CLOCK_50                                  ; 12.238 ; 12.238 ; Rise       ; CLOCK_50                                  ;
;  HEX1[1]       ; CLOCK_50                                  ; 12.319 ; 12.319 ; Rise       ; CLOCK_50                                  ;
;  HEX1[2]       ; CLOCK_50                                  ; 10.964 ; 10.964 ; Rise       ; CLOCK_50                                  ;
;  HEX1[3]       ; CLOCK_50                                  ; 12.473 ; 12.473 ; Rise       ; CLOCK_50                                  ;
;  HEX1[4]       ; CLOCK_50                                  ; 10.102 ; 10.102 ; Rise       ; CLOCK_50                                  ;
;  HEX1[5]       ; CLOCK_50                                  ; 12.109 ; 12.109 ; Rise       ; CLOCK_50                                  ;
;  HEX1[6]       ; CLOCK_50                                  ; 12.598 ; 12.598 ; Rise       ; CLOCK_50                                  ;
; HEX2[*]        ; CLOCK_50                                  ; 12.483 ; 12.483 ; Rise       ; CLOCK_50                                  ;
;  HEX2[0]       ; CLOCK_50                                  ; 10.897 ; 10.897 ; Rise       ; CLOCK_50                                  ;
;  HEX2[1]       ; CLOCK_50                                  ; 11.741 ; 11.741 ; Rise       ; CLOCK_50                                  ;
;  HEX2[2]       ; CLOCK_50                                  ; 11.434 ; 11.434 ; Rise       ; CLOCK_50                                  ;
;  HEX2[3]       ; CLOCK_50                                  ; 12.174 ; 12.174 ; Rise       ; CLOCK_50                                  ;
;  HEX2[4]       ; CLOCK_50                                  ; 12.163 ; 12.163 ; Rise       ; CLOCK_50                                  ;
;  HEX2[5]       ; CLOCK_50                                  ; 12.483 ; 12.483 ; Rise       ; CLOCK_50                                  ;
;  HEX2[6]       ; CLOCK_50                                  ; 11.272 ; 11.272 ; Rise       ; CLOCK_50                                  ;
; HEX3[*]        ; CLOCK_50                                  ; 11.357 ; 11.357 ; Rise       ; CLOCK_50                                  ;
;  HEX3[0]       ; CLOCK_50                                  ; 10.919 ; 10.919 ; Rise       ; CLOCK_50                                  ;
;  HEX3[1]       ; CLOCK_50                                  ; 11.126 ; 11.126 ; Rise       ; CLOCK_50                                  ;
;  HEX3[2]       ; CLOCK_50                                  ; 10.800 ; 10.800 ; Rise       ; CLOCK_50                                  ;
;  HEX3[3]       ; CLOCK_50                                  ; 10.669 ; 10.669 ; Rise       ; CLOCK_50                                  ;
;  HEX3[4]       ; CLOCK_50                                  ; 10.760 ; 10.760 ; Rise       ; CLOCK_50                                  ;
;  HEX3[5]       ; CLOCK_50                                  ; 10.952 ; 10.952 ; Rise       ; CLOCK_50                                  ;
;  HEX3[6]       ; CLOCK_50                                  ; 11.357 ; 11.357 ; Rise       ; CLOCK_50                                  ;
; LEDG[*]        ; CLOCK_50                                  ; 8.988  ; 8.988  ; Rise       ; CLOCK_50                                  ;
;  LEDG[0]       ; CLOCK_50                                  ; 8.004  ; 8.004  ; Rise       ; CLOCK_50                                  ;
;  LEDG[1]       ; CLOCK_50                                  ; 8.001  ; 8.001  ; Rise       ; CLOCK_50                                  ;
;  LEDG[2]       ; CLOCK_50                                  ; 7.826  ; 7.826  ; Rise       ; CLOCK_50                                  ;
;  LEDG[3]       ; CLOCK_50                                  ; 8.832  ; 8.832  ; Rise       ; CLOCK_50                                  ;
;  LEDG[4]       ; CLOCK_50                                  ; 8.351  ; 8.351  ; Rise       ; CLOCK_50                                  ;
;  LEDG[5]       ; CLOCK_50                                  ; 8.981  ; 8.981  ; Rise       ; CLOCK_50                                  ;
;  LEDG[6]       ; CLOCK_50                                  ; 8.988  ; 8.988  ; Rise       ; CLOCK_50                                  ;
;  LEDG[7]       ; CLOCK_50                                  ; 8.488  ; 8.488  ; Rise       ; CLOCK_50                                  ;
; LEDR[*]        ; CLOCK_50                                  ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                                  ;
;  LEDR[0]       ; CLOCK_50                                  ; 8.014  ; 8.014  ; Rise       ; CLOCK_50                                  ;
;  LEDR[1]       ; CLOCK_50                                  ; 9.150  ; 9.150  ; Rise       ; CLOCK_50                                  ;
;  LEDR[2]       ; CLOCK_50                                  ; 8.616  ; 8.616  ; Rise       ; CLOCK_50                                  ;
;  LEDR[3]       ; CLOCK_50                                  ; 8.376  ; 8.376  ; Rise       ; CLOCK_50                                  ;
;  LEDR[4]       ; CLOCK_50                                  ; 9.317  ; 9.317  ; Rise       ; CLOCK_50                                  ;
;  LEDR[5]       ; CLOCK_50                                  ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                                  ;
;  LEDR[6]       ; CLOCK_50                                  ; 9.268  ; 9.268  ; Rise       ; CLOCK_50                                  ;
;  LEDR[7]       ; CLOCK_50                                  ; 9.338  ; 9.338  ; Rise       ; CLOCK_50                                  ;
; PS2_DAT        ; CLOCK_50                                  ; 10.698 ; 10.698 ; Rise       ; CLOCK_50                                  ;
; SRAM_WE_N      ; CLOCK_50                                  ; 8.059  ; 8.059  ; Rise       ; CLOCK_50                                  ;
; SRAM_ADDR[*]   ; counter_clock[2]                          ; 81.216 ; 81.216 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[0]  ; counter_clock[2]                          ; 78.932 ; 78.932 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[1]  ; counter_clock[2]                          ; 80.169 ; 80.169 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[2]  ; counter_clock[2]                          ; 78.862 ; 78.862 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[3]  ; counter_clock[2]                          ; 78.861 ; 78.861 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[4]  ; counter_clock[2]                          ; 79.495 ; 79.495 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[5]  ; counter_clock[2]                          ; 80.077 ; 80.077 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[6]  ; counter_clock[2]                          ; 77.830 ; 77.830 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[7]  ; counter_clock[2]                          ; 78.976 ; 78.976 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[8]  ; counter_clock[2]                          ; 78.513 ; 78.513 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[9]  ; counter_clock[2]                          ; 80.440 ; 80.440 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[10] ; counter_clock[2]                          ; 79.752 ; 79.752 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[11] ; counter_clock[2]                          ; 79.435 ; 79.435 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[12] ; counter_clock[2]                          ; 77.984 ; 77.984 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[13] ; counter_clock[2]                          ; 79.177 ; 79.177 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[14] ; counter_clock[2]                          ; 81.216 ; 81.216 ; Rise       ; counter_clock[2]                          ;
; SRAM_DQ[*]     ; counter_clock[2]                          ; 17.391 ; 17.391 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[0]    ; counter_clock[2]                          ; 13.810 ; 13.810 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[1]    ; counter_clock[2]                          ; 13.372 ; 13.372 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[2]    ; counter_clock[2]                          ; 12.940 ; 12.940 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[3]    ; counter_clock[2]                          ; 14.973 ; 14.973 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[4]    ; counter_clock[2]                          ; 13.900 ; 13.900 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[5]    ; counter_clock[2]                          ; 13.840 ; 13.840 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[6]    ; counter_clock[2]                          ; 13.152 ; 13.152 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[7]    ; counter_clock[2]                          ; 13.902 ; 13.902 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[8]    ; counter_clock[2]                          ; 15.712 ; 15.712 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[9]    ; counter_clock[2]                          ; 15.891 ; 15.891 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[10]   ; counter_clock[2]                          ; 15.335 ; 15.335 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[11]   ; counter_clock[2]                          ; 17.212 ; 17.212 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[12]   ; counter_clock[2]                          ; 17.092 ; 17.092 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[13]   ; counter_clock[2]                          ; 17.130 ; 17.130 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[14]   ; counter_clock[2]                          ; 16.393 ; 16.393 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[15]   ; counter_clock[2]                          ; 17.391 ; 17.391 ; Rise       ; counter_clock[2]                          ;
; SRAM_LB_N      ; counter_clock[2]                          ; 81.297 ; 81.297 ; Rise       ; counter_clock[2]                          ;
; SRAM_UB_N      ; counter_clock[2]                          ; 81.512 ; 81.512 ; Rise       ; counter_clock[2]                          ;
; VGA_B[*]       ; vga_controller:video_controller|clk_25mhz ; 28.146 ; 28.146 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:video_controller|clk_25mhz ; 28.146 ; 28.146 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:video_controller|clk_25mhz ; 27.757 ; 27.757 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:video_controller|clk_25mhz ; 27.850 ; 27.850 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:video_controller|clk_25mhz ; 27.465 ; 27.465 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_G[*]       ; vga_controller:video_controller|clk_25mhz ; 28.082 ; 28.082 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:video_controller|clk_25mhz ; 28.082 ; 28.082 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:video_controller|clk_25mhz ; 27.778 ; 27.778 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:video_controller|clk_25mhz ; 27.801 ; 27.801 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:video_controller|clk_25mhz ; 28.081 ; 28.081 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_HS         ; vga_controller:video_controller|clk_25mhz ; 11.242 ; 11.242 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_R[*]       ; vga_controller:video_controller|clk_25mhz ; 28.078 ; 28.078 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:video_controller|clk_25mhz ; 28.057 ; 28.057 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:video_controller|clk_25mhz ; 28.066 ; 28.066 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:video_controller|clk_25mhz ; 28.078 ; 28.078 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:video_controller|clk_25mhz ; 28.054 ; 28.054 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_VS         ; vga_controller:video_controller|clk_25mhz ; 13.027 ; 13.027 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
+----------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+----------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; HEX0[*]        ; CLOCK_50                                  ; 8.542  ; 8.542  ; Rise       ; CLOCK_50                                  ;
;  HEX0[0]       ; CLOCK_50                                  ; 9.355  ; 9.355  ; Rise       ; CLOCK_50                                  ;
;  HEX0[1]       ; CLOCK_50                                  ; 9.423  ; 9.423  ; Rise       ; CLOCK_50                                  ;
;  HEX0[2]       ; CLOCK_50                                  ; 8.687  ; 8.687  ; Rise       ; CLOCK_50                                  ;
;  HEX0[3]       ; CLOCK_50                                  ; 8.871  ; 8.871  ; Rise       ; CLOCK_50                                  ;
;  HEX0[4]       ; CLOCK_50                                  ; 9.221  ; 9.221  ; Rise       ; CLOCK_50                                  ;
;  HEX0[5]       ; CLOCK_50                                  ; 8.542  ; 8.542  ; Rise       ; CLOCK_50                                  ;
;  HEX0[6]       ; CLOCK_50                                  ; 9.237  ; 9.237  ; Rise       ; CLOCK_50                                  ;
; HEX1[*]        ; CLOCK_50                                  ; 9.454  ; 9.454  ; Rise       ; CLOCK_50                                  ;
;  HEX1[0]       ; CLOCK_50                                  ; 9.854  ; 9.854  ; Rise       ; CLOCK_50                                  ;
;  HEX1[1]       ; CLOCK_50                                  ; 9.927  ; 9.927  ; Rise       ; CLOCK_50                                  ;
;  HEX1[2]       ; CLOCK_50                                  ; 9.880  ; 9.880  ; Rise       ; CLOCK_50                                  ;
;  HEX1[3]       ; CLOCK_50                                  ; 10.089 ; 10.089 ; Rise       ; CLOCK_50                                  ;
;  HEX1[4]       ; CLOCK_50                                  ; 9.454  ; 9.454  ; Rise       ; CLOCK_50                                  ;
;  HEX1[5]       ; CLOCK_50                                  ; 9.717  ; 9.717  ; Rise       ; CLOCK_50                                  ;
;  HEX1[6]       ; CLOCK_50                                  ; 10.210 ; 10.210 ; Rise       ; CLOCK_50                                  ;
; HEX2[*]        ; CLOCK_50                                  ; 9.831  ; 9.831  ; Rise       ; CLOCK_50                                  ;
;  HEX2[0]       ; CLOCK_50                                  ; 9.831  ; 9.831  ; Rise       ; CLOCK_50                                  ;
;  HEX2[1]       ; CLOCK_50                                  ; 10.676 ; 10.676 ; Rise       ; CLOCK_50                                  ;
;  HEX2[2]       ; CLOCK_50                                  ; 10.399 ; 10.399 ; Rise       ; CLOCK_50                                  ;
;  HEX2[3]       ; CLOCK_50                                  ; 11.103 ; 11.103 ; Rise       ; CLOCK_50                                  ;
;  HEX2[4]       ; CLOCK_50                                  ; 11.091 ; 11.091 ; Rise       ; CLOCK_50                                  ;
;  HEX2[5]       ; CLOCK_50                                  ; 11.410 ; 11.410 ; Rise       ; CLOCK_50                                  ;
;  HEX2[6]       ; CLOCK_50                                  ; 10.194 ; 10.194 ; Rise       ; CLOCK_50                                  ;
; HEX3[*]        ; CLOCK_50                                  ; 8.906  ; 8.906  ; Rise       ; CLOCK_50                                  ;
;  HEX3[0]       ; CLOCK_50                                  ; 9.167  ; 9.167  ; Rise       ; CLOCK_50                                  ;
;  HEX3[1]       ; CLOCK_50                                  ; 9.381  ; 9.381  ; Rise       ; CLOCK_50                                  ;
;  HEX3[2]       ; CLOCK_50                                  ; 9.042  ; 9.042  ; Rise       ; CLOCK_50                                  ;
;  HEX3[3]       ; CLOCK_50                                  ; 8.906  ; 8.906  ; Rise       ; CLOCK_50                                  ;
;  HEX3[4]       ; CLOCK_50                                  ; 9.124  ; 9.124  ; Rise       ; CLOCK_50                                  ;
;  HEX3[5]       ; CLOCK_50                                  ; 9.202  ; 9.202  ; Rise       ; CLOCK_50                                  ;
;  HEX3[6]       ; CLOCK_50                                  ; 9.599  ; 9.599  ; Rise       ; CLOCK_50                                  ;
; LEDG[*]        ; CLOCK_50                                  ; 7.826  ; 7.826  ; Rise       ; CLOCK_50                                  ;
;  LEDG[0]       ; CLOCK_50                                  ; 8.004  ; 8.004  ; Rise       ; CLOCK_50                                  ;
;  LEDG[1]       ; CLOCK_50                                  ; 8.001  ; 8.001  ; Rise       ; CLOCK_50                                  ;
;  LEDG[2]       ; CLOCK_50                                  ; 7.826  ; 7.826  ; Rise       ; CLOCK_50                                  ;
;  LEDG[3]       ; CLOCK_50                                  ; 8.832  ; 8.832  ; Rise       ; CLOCK_50                                  ;
;  LEDG[4]       ; CLOCK_50                                  ; 8.351  ; 8.351  ; Rise       ; CLOCK_50                                  ;
;  LEDG[5]       ; CLOCK_50                                  ; 8.981  ; 8.981  ; Rise       ; CLOCK_50                                  ;
;  LEDG[6]       ; CLOCK_50                                  ; 8.988  ; 8.988  ; Rise       ; CLOCK_50                                  ;
;  LEDG[7]       ; CLOCK_50                                  ; 8.488  ; 8.488  ; Rise       ; CLOCK_50                                  ;
; LEDR[*]        ; CLOCK_50                                  ; 8.014  ; 8.014  ; Rise       ; CLOCK_50                                  ;
;  LEDR[0]       ; CLOCK_50                                  ; 8.014  ; 8.014  ; Rise       ; CLOCK_50                                  ;
;  LEDR[1]       ; CLOCK_50                                  ; 9.150  ; 9.150  ; Rise       ; CLOCK_50                                  ;
;  LEDR[2]       ; CLOCK_50                                  ; 8.616  ; 8.616  ; Rise       ; CLOCK_50                                  ;
;  LEDR[3]       ; CLOCK_50                                  ; 8.376  ; 8.376  ; Rise       ; CLOCK_50                                  ;
;  LEDR[4]       ; CLOCK_50                                  ; 9.317  ; 9.317  ; Rise       ; CLOCK_50                                  ;
;  LEDR[5]       ; CLOCK_50                                  ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                                  ;
;  LEDR[6]       ; CLOCK_50                                  ; 9.268  ; 9.268  ; Rise       ; CLOCK_50                                  ;
;  LEDR[7]       ; CLOCK_50                                  ; 9.338  ; 9.338  ; Rise       ; CLOCK_50                                  ;
; PS2_DAT        ; CLOCK_50                                  ; 9.022  ; 9.022  ; Rise       ; CLOCK_50                                  ;
; SRAM_WE_N      ; CLOCK_50                                  ; 8.059  ; 8.059  ; Rise       ; CLOCK_50                                  ;
; SRAM_ADDR[*]   ; counter_clock[2]                          ; 8.483  ; 8.483  ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[0]  ; counter_clock[2]                          ; 9.097  ; 9.097  ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[1]  ; counter_clock[2]                          ; 10.320 ; 10.320 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[2]  ; counter_clock[2]                          ; 10.612 ; 10.612 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[3]  ; counter_clock[2]                          ; 10.636 ; 10.636 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[4]  ; counter_clock[2]                          ; 11.269 ; 11.269 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[5]  ; counter_clock[2]                          ; 9.005  ; 9.005  ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[6]  ; counter_clock[2]                          ; 9.749  ; 9.749  ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[7]  ; counter_clock[2]                          ; 8.525  ; 8.525  ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[8]  ; counter_clock[2]                          ; 9.441  ; 9.441  ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[9]  ; counter_clock[2]                          ; 8.774  ; 8.774  ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[10] ; counter_clock[2]                          ; 8.483  ; 8.483  ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[11] ; counter_clock[2]                          ; 8.808  ; 8.808  ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[12] ; counter_clock[2]                          ; 9.217  ; 9.217  ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[13] ; counter_clock[2]                          ; 10.341 ; 10.341 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[14] ; counter_clock[2]                          ; 9.909  ; 9.909  ; Rise       ; counter_clock[2]                          ;
; SRAM_DQ[*]     ; counter_clock[2]                          ; 9.160  ; 9.160  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[0]    ; counter_clock[2]                          ; 10.042 ; 10.042 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[1]    ; counter_clock[2]                          ; 9.559  ; 9.559  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[2]    ; counter_clock[2]                          ; 9.564  ; 9.564  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[3]    ; counter_clock[2]                          ; 10.450 ; 10.450 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[4]    ; counter_clock[2]                          ; 10.146 ; 10.146 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[5]    ; counter_clock[2]                          ; 10.093 ; 10.093 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[6]    ; counter_clock[2]                          ; 9.267  ; 9.267  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[7]    ; counter_clock[2]                          ; 9.758  ; 9.758  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[8]    ; counter_clock[2]                          ; 9.378  ; 9.378  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[9]    ; counter_clock[2]                          ; 9.160  ; 9.160  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[10]   ; counter_clock[2]                          ; 9.428  ; 9.428  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[11]   ; counter_clock[2]                          ; 9.219  ; 9.219  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[12]   ; counter_clock[2]                          ; 9.417  ; 9.417  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[13]   ; counter_clock[2]                          ; 9.649  ; 9.649  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[14]   ; counter_clock[2]                          ; 9.673  ; 9.673  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[15]   ; counter_clock[2]                          ; 9.718  ; 9.718  ; Rise       ; counter_clock[2]                          ;
; SRAM_LB_N      ; counter_clock[2]                          ; 10.786 ; 10.786 ; Rise       ; counter_clock[2]                          ;
; SRAM_UB_N      ; counter_clock[2]                          ; 10.800 ; 10.800 ; Rise       ; counter_clock[2]                          ;
; VGA_B[*]       ; vga_controller:video_controller|clk_25mhz ; 9.258  ; 9.258  ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:video_controller|clk_25mhz ; 9.554  ; 9.554  ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:video_controller|clk_25mhz ; 9.755  ; 9.755  ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:video_controller|clk_25mhz ; 9.258  ; 9.258  ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:video_controller|clk_25mhz ; 9.463  ; 9.463  ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_G[*]       ; vga_controller:video_controller|clk_25mhz ; 9.775  ; 9.775  ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:video_controller|clk_25mhz ; 10.081 ; 10.081 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:video_controller|clk_25mhz ; 9.775  ; 9.775  ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:video_controller|clk_25mhz ; 9.800  ; 9.800  ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:video_controller|clk_25mhz ; 10.078 ; 10.078 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_HS         ; vga_controller:video_controller|clk_25mhz ; 9.188  ; 9.188  ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_R[*]       ; vga_controller:video_controller|clk_25mhz ; 10.051 ; 10.051 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:video_controller|clk_25mhz ; 10.055 ; 10.055 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:video_controller|clk_25mhz ; 10.063 ; 10.063 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:video_controller|clk_25mhz ; 10.076 ; 10.076 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:video_controller|clk_25mhz ; 10.051 ; 10.051 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_VS         ; vga_controller:video_controller|clk_25mhz ; 9.488  ; 9.488  ; Rise       ; vga_controller:video_controller|clk_25mhz ;
+----------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------+
; Output Enable Times                                                             ;
+--------------+------------------+--------+------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 80.737 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 81.679 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 81.689 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 81.405 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 81.415 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 81.126 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 81.126 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 80.737 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 80.747 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 82.403 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 82.403 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 82.389 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 82.393 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 82.413 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 82.399 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 82.125 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 81.563 ;      ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+------+------------+------------------+


+---------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                     ;
+--------------+------------------+--------+------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 10.260 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 11.202 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 11.212 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 10.928 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 10.938 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 10.649 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 10.649 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 10.260 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 10.270 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 11.921 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 11.921 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 11.907 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 11.911 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 11.931 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 11.917 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 11.643 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 11.081 ;      ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+------+------------+------------------+


+-----------------------------------------------------------------------------------------+
; Output Disable Times                                                                    ;
+--------------+------------------+-----------+-----------+------------+------------------+
; Data Port    ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+--------------+------------------+-----------+-----------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 80.737    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 81.679    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 81.689    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 81.405    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 81.415    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 81.126    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 81.126    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 80.737    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 80.747    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 82.403    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 82.403    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 82.389    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 82.393    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 82.413    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 82.399    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 82.125    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 81.563    ;           ; Rise       ; counter_clock[2] ;
+--------------+------------------+-----------+-----------+------------+------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                            ;
+--------------+------------------+-----------+-----------+------------+------------------+
; Data Port    ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+--------------+------------------+-----------+-----------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 10.260    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 11.202    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 11.212    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 10.928    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 10.938    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 10.649    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 10.649    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 10.260    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 10.270    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 11.921    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 11.921    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 11.907    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 11.911    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 11.931    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 11.917    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 11.643    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 11.081    ;           ; Rise       ; counter_clock[2] ;
+--------------+------------------+-----------+-----------+------------+------------------+


+---------------------------------------------------------------------+
; Fast Model Setup Summary                                            ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; counter_clock[2]                          ; -27.759 ; -4003.501     ;
; vga_controller:video_controller|clk_25mhz ; -27.503 ; -5828.042     ;
; CLOCK_50                                  ; -26.120 ; -1852.720     ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Fast Model Hold Summary                                            ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -1.720 ; -3.440        ;
; counter_clock[2]                          ; 0.215  ; 0.000         ;
; vga_controller:video_controller|clk_25mhz ; 0.215  ; 0.000         ;
+-------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; vga_controller:video_controller|clk_25mhz ; -1.627 ; -1425.728     ;
; CLOCK_50                                  ; -1.380 ; -640.380      ;
; counter_clock[2]                          ; -0.500 ; -161.000      ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter_clock[2]'                                                                                                                                                                        ;
+---------+-------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                             ; To Node                                                    ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -27.759 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 28.792     ;
; -27.756 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.788     ;
; -27.748 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.780     ;
; -27.742 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.774     ;
; -27.739 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.770     ;
; -27.731 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.762     ;
; -27.676 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.708     ;
; -27.659 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.690     ;
; -27.653 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.684     ;
; -27.653 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~70  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.684     ;
; -27.650 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.680     ;
; -27.650 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~70  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.680     ;
; -27.642 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.672     ;
; -27.642 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~70  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.672     ;
; -27.633 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.665     ;
; -27.630 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.660     ;
; -27.627 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.003     ; 28.656     ;
; -27.619 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.003     ; 28.648     ;
; -27.616 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.647     ;
; -27.597 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~86  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 28.631     ;
; -27.597 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 28.631     ;
; -27.594 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~86  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 28.627     ;
; -27.594 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 28.627     ;
; -27.586 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~86  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 28.619     ;
; -27.586 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 28.619     ;
; -27.570 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.600     ;
; -27.570 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~70  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.600     ;
; -27.562 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.594     ;
; -27.547 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.003     ; 28.576     ;
; -27.545 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.576     ;
; -27.531 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.563     ;
; -27.530 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~94  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.562     ;
; -27.529 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.561     ;
; -27.528 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.559     ;
; -27.527 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.557     ;
; -27.527 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~70  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.557     ;
; -27.527 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~94  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.558     ;
; -27.520 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.551     ;
; -27.519 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~78  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.551     ;
; -27.519 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~94  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.550     ;
; -27.517 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~62  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.549     ;
; -27.516 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~78  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.547     ;
; -27.514 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~86  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 28.547     ;
; -27.514 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 28.547     ;
; -27.514 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~62  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.545     ;
; -27.512 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.543     ;
; -27.508 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~78  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.539     ;
; -27.506 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~62  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.537     ;
; -27.504 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.536     ;
; -27.504 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.003     ; 28.533     ;
; -27.502 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~95  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.534     ;
; -27.501 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.532     ;
; -27.499 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 28.533     ;
; -27.499 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~95  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.530     ;
; -27.496 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 28.529     ;
; -27.493 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.524     ;
; -27.492 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~28  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.523     ;
; -27.491 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~95  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.522     ;
; -27.489 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~76  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.520     ;
; -27.489 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~28  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.519     ;
; -27.488 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 28.521     ;
; -27.487 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.518     ;
; -27.486 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~76  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.516     ;
; -27.484 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.514     ;
; -27.481 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~28  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.511     ;
; -27.478 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~76  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.508     ;
; -27.476 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.506     ;
; -27.473 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.505     ;
; -27.471 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~86  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 28.504     ;
; -27.471 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 28.504     ;
; -27.470 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.501     ;
; -27.465 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~63  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.497     ;
; -27.465 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 28.493     ;
; -27.462 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.493     ;
; -27.462 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~63  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.493     ;
; -27.462 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 28.489     ;
; -27.461 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~79  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.493     ;
; -27.458 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~79  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.489     ;
; -27.456 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.488     ;
; -27.456 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.486     ;
; -27.456 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~70  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.486     ;
; -27.454 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~63  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.485     ;
; -27.454 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 28.481     ;
; -27.452 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.002      ; 28.486     ;
; -27.451 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~96  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.483     ;
; -27.450 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.000      ; 28.482     ;
; -27.450 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~79  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.481     ;
; -27.449 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 28.482     ;
; -27.448 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.479     ;
; -27.448 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~96  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.479     ;
; -27.447 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~94  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.478     ;
; -27.447 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.478     ;
; -27.441 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; 0.001      ; 28.474     ;
; -27.440 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~96  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.471     ;
; -27.439 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.470     ;
; -27.439 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.470     ;
; -27.436 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~78  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.467     ;
; -27.434 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~62  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 28.465     ;
; -27.433 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.003     ; 28.462     ;
; -27.423 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 28.453     ;
+---------+-------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_controller:video_controller|clk_25mhz'                                                                                                                                                                                                                                                            ;
+---------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                             ; To Node                                                                                                                                        ; Launch Clock     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-------------------------------------------+--------------+------------+------------+
; -27.503 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.050      ; 28.552     ;
; -27.500 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.058      ; 28.557     ;
; -27.500 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.049      ; 28.548     ;
; -27.497 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.057      ; 28.553     ;
; -27.497 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.057      ; 28.553     ;
; -27.496 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.065      ; 28.560     ;
; -27.496 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.559     ;
; -27.494 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.056      ; 28.549     ;
; -27.493 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.051      ; 28.543     ;
; -27.493 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.556     ;
; -27.493 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.063      ; 28.555     ;
; -27.492 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.049      ; 28.540     ;
; -27.490 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.050      ; 28.539     ;
; -27.489 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.057      ; 28.545     ;
; -27.486 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.056      ; 28.541     ;
; -27.485 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.548     ;
; -27.485 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.063      ; 28.547     ;
; -27.484 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.055      ; 28.538     ;
; -27.482 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.050      ; 28.531     ;
; -27.481 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.054      ; 28.534     ;
; -27.473 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.054      ; 28.526     ;
; -27.420 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.049      ; 28.468     ;
; -27.417 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.057      ; 28.473     ;
; -27.414 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.056      ; 28.469     ;
; -27.413 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.476     ;
; -27.413 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.063      ; 28.475     ;
; -27.410 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.050      ; 28.459     ;
; -27.401 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.054      ; 28.454     ;
; -27.387 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg0 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.065      ; 28.451     ;
; -27.385 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.065      ; 28.449     ;
; -27.384 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg0 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.447     ;
; -27.382 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.058      ; 28.439     ;
; -27.382 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.445     ;
; -27.379 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.057      ; 28.435     ;
; -27.377 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.049      ; 28.425     ;
; -27.376 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg8 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.439     ;
; -27.376 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg0 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.439     ;
; -27.375 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.059      ; 28.433     ;
; -27.374 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.050      ; 28.423     ;
; -27.374 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.057      ; 28.430     ;
; -27.374 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.437     ;
; -27.373 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg8 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.063      ; 28.435     ;
; -27.372 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.058      ; 28.429     ;
; -27.371 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.056      ; 28.426     ;
; -27.371 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.057      ; 28.427     ;
; -27.371 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.049      ; 28.419     ;
; -27.370 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.433     ;
; -27.370 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.063      ; 28.432     ;
; -27.367 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.057      ; 28.423     ;
; -27.367 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.050      ; 28.416     ;
; -27.366 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.062      ; 28.427     ;
; -27.365 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg8 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.063      ; 28.427     ;
; -27.364 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.058      ; 28.421     ;
; -27.364 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.056      ; 28.419     ;
; -27.363 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.049      ; 28.411     ;
; -27.363 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.061      ; 28.423     ;
; -27.362 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.425     ;
; -27.362 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.060      ; 28.421     ;
; -27.359 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.063      ; 28.421     ;
; -27.359 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.059      ; 28.417     ;
; -27.358 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.421     ;
; -27.358 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.054      ; 28.411     ;
; -27.356 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.055      ; 28.410     ;
; -27.356 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.056      ; 28.411     ;
; -27.355 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.061      ; 28.415     ;
; -27.355 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.063      ; 28.417     ;
; -27.353 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.054      ; 28.406     ;
; -27.351 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.063      ; 28.413     ;
; -27.351 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.059      ; 28.409     ;
; -27.347 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.056      ; 28.402     ;
; -27.347 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.063      ; 28.409     ;
; -27.345 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.054      ; 28.398     ;
; -27.344 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.063      ; 28.406     ;
; -27.344 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.055      ; 28.398     ;
; -27.341 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.062      ; 28.402     ;
; -27.336 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.055      ; 28.390     ;
; -27.335 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.065      ; 28.399     ;
; -27.333 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.051      ; 28.383     ;
; -27.333 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.062      ; 28.394     ;
; -27.332 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.395     ;
; -27.330 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.050      ; 28.379     ;
; -27.329 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg4 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.065      ; 28.393     ;
; -27.326 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.065      ; 28.390     ;
; -27.326 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg4 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.389     ;
; -27.324 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.387     ;
; -27.323 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.386     ;
; -27.322 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.050      ; 28.371     ;
; -27.318 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg4 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.058      ; 28.375     ;
; -27.318 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg4 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.381     ;
; -27.315 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.378     ;
; -27.315 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg4 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.057      ; 28.371     ;
; -27.307 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg4 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.057      ; 28.363     ;
; -27.306 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.049      ; 28.354     ;
; -27.304 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg2 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.058      ; 28.361     ;
; -27.304 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg0 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.367     ;
; -27.303 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg8 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.057      ; 28.359     ;
; -27.303 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.057      ; 28.359     ;
; -27.302 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg1 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.064      ; 28.365     ;
; -27.301 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg2 ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.057      ; 28.357     ;
; -27.300 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_clock[2] ; vga_controller:video_controller|clk_25mhz ; 1.000        ; 0.056      ; 28.355     ;
+---------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                           ;
+---------+------------------------------------------------------------+-----------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                               ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+-----------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; -26.120 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 27.446     ;
; -26.117 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.442     ;
; -26.109 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.434     ;
; -26.083 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 27.409     ;
; -26.080 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.405     ;
; -26.072 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.397     ;
; -26.037 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.362     ;
; -26.000 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.325     ;
; -25.994 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.319     ;
; -25.957 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.282     ;
; -25.923 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.248     ;
; -25.890 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.215     ;
; -25.886 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.211     ;
; -25.862 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 27.188     ;
; -25.859 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.184     ;
; -25.853 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.178     ;
; -25.851 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.176     ;
; -25.817 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.142     ;
; -25.780 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.105     ;
; -25.779 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.104     ;
; -25.736 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 27.061     ;
; -25.665 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.990     ;
; -25.632 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.957     ;
; -25.559 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.884     ;
; -25.536 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[2]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.303      ; 26.871     ;
; -25.520 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.844     ;
; -25.499 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[2]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.303      ; 26.834     ;
; -25.486 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.811     ;
; -25.483 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.807     ;
; -25.465 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~67  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.789     ;
; -25.449 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.774     ;
; -25.436 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~51  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.760     ;
; -25.435 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~54  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.759     ;
; -25.428 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~67  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.752     ;
; -25.410 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~40  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.737     ;
; -25.399 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~51  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.723     ;
; -25.398 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~54  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.722     ;
; -25.387 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.712     ;
; -25.373 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~40  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.700     ;
; -25.369 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.696     ;
; -25.369 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[3]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.300      ; 26.701     ;
; -25.350 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.675     ;
; -25.349 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~37  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.673     ;
; -25.332 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.659     ;
; -25.332 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[3]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.300      ; 26.664     ;
; -25.326 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.653     ;
; -25.312 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~37  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.636     ;
; -25.289 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.616     ;
; -25.278 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~53  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.602     ;
; -25.278 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[2]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.303      ; 26.613     ;
; -25.274 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~99  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.598     ;
; -25.272 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.596     ;
; -25.262 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.586     ;
; -25.241 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~53  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.565     ;
; -25.237 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~99  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.561     ;
; -25.235 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.559     ;
; -25.228 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.553     ;
; -25.225 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~29  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 26.551     ;
; -25.217 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~42  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.544     ;
; -25.209 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.534     ;
; -25.207 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~67  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.531     ;
; -25.192 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.519     ;
; -25.190 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 26.516     ;
; -25.188 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~29  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 26.514     ;
; -25.184 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~43  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.511     ;
; -25.182 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.507     ;
; -25.180 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~42  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.507     ;
; -25.179 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~55  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 26.507     ;
; -25.178 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~51  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.502     ;
; -25.177 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~54  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.501     ;
; -25.172 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.497     ;
; -25.165 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.489     ;
; -25.157 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~68  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.484     ;
; -25.155 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.482     ;
; -25.154 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~72  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.481     ;
; -25.153 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 26.479     ;
; -25.152 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~40  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.479     ;
; -25.147 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~43  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.474     ;
; -25.145 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.470     ;
; -25.142 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~55  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 26.470     ;
; -25.142 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 26.471     ;
; -25.135 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~20  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.462     ;
; -25.129 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.454     ;
; -25.128 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.452     ;
; -25.126 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.451     ;
; -25.122 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~39  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.449     ;
; -25.120 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~68  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.447     ;
; -25.117 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~72  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.444     ;
; -25.111 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.438     ;
; -25.111 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[3]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.300      ; 26.443     ;
; -25.105 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 26.434     ;
; -25.098 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~20  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.425     ;
; -25.091 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~37  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 26.415     ;
; -25.089 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 26.414     ;
; -25.085 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~39  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.412     ;
; -25.078 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~123 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 26.404     ;
; -25.076 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~24  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.403     ;
; -25.073 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~26  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.400     ;
; -25.068 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 26.395     ;
; -25.061 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 26.387     ;
+---------+------------------------------------------------------------+-----------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                               ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -1.720 ; counter_clock[2]                                                                                                                      ; counter_clock[2]                                                                                                                      ; counter_clock[2]                          ; CLOCK_50    ; 0.000        ; 1.794      ; 0.367      ;
; -1.720 ; vga_controller:video_controller|clk_25mhz                                                                                             ; vga_controller:video_controller|clk_25mhz                                                                                             ; vga_controller:video_controller|clk_25mhz ; CLOCK_50    ; 0.000        ; 1.794      ; 0.367      ;
; -1.220 ; counter_clock[2]                                                                                                                      ; counter_clock[2]                                                                                                                      ; counter_clock[2]                          ; CLOCK_50    ; -0.500       ; 1.794      ; 0.367      ;
; -1.220 ; vga_controller:video_controller|clk_25mhz                                                                                             ; vga_controller:video_controller|clk_25mhz                                                                                             ; vga_controller:video_controller|clk_25mhz ; CLOCK_50    ; -0.500       ; 1.794      ; 0.367      ;
; 0.215  ; counter_clock[0]                                                                                                                      ; counter_clock[0]                                                                                                                      ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_clock[1]                                                                                                                      ; counter_clock[1]                                                                                                                      ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|right_shift_key                      ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|right_shift_key                      ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                       ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_released                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; counter_clock[1]                                                                                                                      ; counter_clock[2]                                                                                                                      ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[10]                                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[9]                                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; counter_clock[0]                                                                                                                      ; counter_clock[1]                                                                                                                      ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; controladores_IO:controladosIO|contador_ciclos[15]                                                                                    ; controladores_IO:controladosIO|contador_ciclos[15]                                                                                    ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; controladores_IO:controladosIO|contador_milisegundos[15]                                                                              ; controladores_IO:controladosIO|contador_milisegundos[15]                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.250  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.256  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[10]                                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.256  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.257  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.333  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.335  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 0.486      ;
; 0.337  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.489      ;
; 0.350  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.502      ;
; 0.355  ; controladores_IO:controladosIO|contador_milisegundos[0]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[0]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; controladores_IO:controladosIO|contador_ciclos[4]                                                                                     ; controladores_IO:controladosIO|contador_ciclos[4]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; controladores_IO:controladosIO|contador_ciclos[14]                                                                                    ; controladores_IO:controladosIO|contador_ciclos[14]                                                                                    ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; controladores_IO:controladosIO|contador_milisegundos[1]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[1]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; controladores_IO:controladosIO|contador_milisegundos[11]                                                                              ; controladores_IO:controladosIO|contador_milisegundos[11]                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; controladores_IO:controladosIO|contador_milisegundos[9]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[9]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; controladores_IO:controladosIO|contador_milisegundos[4]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[4]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controladores_IO:controladosIO|contador_milisegundos[7]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[7]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controladores_IO:controladosIO|contador_milisegundos[13]                                                                              ; controladores_IO:controladosIO|contador_milisegundos[13]                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controladores_IO:controladosIO|contador_milisegundos[14]                                                                              ; controladores_IO:controladosIO|contador_milisegundos[14]                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; counter_clock[0]                                                                                                                      ; counter_clock[2]                                                                                                                      ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; controladores_IO:controladosIO|contador_milisegundos[2]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[2]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[1]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[1]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; controladores_IO:controladosIO|contador_ciclos[6]                                                                                     ; controladores_IO:controladosIO|contador_ciclos[6]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[4]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[4]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; controladores_IO:controladosIO|contador_ciclos[8]                                                                                     ; controladores_IO:controladosIO|contador_ciclos[8]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; controladores_IO:controladosIO|contador_milisegundos[3]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[3]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; controladores_IO:controladosIO|contador_milisegundos[8]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[8]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; controladores_IO:controladosIO|contador_milisegundos[10]                                                                              ; controladores_IO:controladosIO|contador_milisegundos[10]                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; controladores_IO:controladosIO|contador_milisegundos[12]                                                                              ; controladores_IO:controladosIO|contador_milisegundos[12]                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; controladores_IO:controladosIO|contador_milisegundos[6]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[6]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; controladores_IO:controladosIO|contador_milisegundos[5]                                                                               ; controladores_IO:controladosIO|contador_milisegundos[5]                                                                               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[10]               ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[10]               ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[3]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[3]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[6]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[6]                ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING                                                                 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING                                                                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.382  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.384  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[9]                                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[8]                                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.385  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.386  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.538      ;
; 0.393  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.394  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.546      ;
; 0.399  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.551      ;
; 0.402  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.554      ;
; 0.404  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.556      ;
; 0.406  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.558      ;
; 0.413  ; controladores_IO:controladosIO|contador_milisegundos[7]                                                                               ; controladores_IO:controladosIO|registro_io[21][7]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.565      ;
; 0.422  ; controladores_IO:controladosIO|contador_milisegundos[6]                                                                               ; controladores_IO:controladosIO|registro_io[21][6]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.574      ;
; 0.425  ; controladores_IO:controladosIO|contador_milisegundos[2]                                                                               ; controladores_IO:controladosIO|registro_io[21][2]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.577      ;
; 0.427  ; controladores_IO:controladosIO|contador_milisegundos[5]                                                                               ; controladores_IO:controladosIO|registro_io[21][5]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.579      ;
; 0.440  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|read_char[3]                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.003      ; 0.595      ;
; 0.455  ; controladores_IO:controladosIO|contador_milisegundos[3]                                                                               ; controladores_IO:controladosIO|registro_io[21][3]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 0.606      ;
; 0.458  ; controladores_IO:controladosIO|contador_milisegundos[9]                                                                               ; controladores_IO:controladosIO|registro_io[21][9]                                                                                     ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.610      ;
; 0.481  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.633      ;
; 0.483  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.635      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter_clock[2]'                                                                                                                                                                            ;
+-------+------------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.215 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]          ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.969 ; controladores_IO:controladosIO|registro_io[32][10]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 0.825      ;
; 1.002 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.006     ; 1.148      ;
; 1.007 ; controladores_IO:controladosIO|registro_io[32][6]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 0.863      ;
; 1.008 ; controladores_IO:controladosIO|registro_io[32][12]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~112 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 0.864      ;
; 1.060 ; controladores_IO:controladosIO|registro_io[32][13]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 0.916      ;
; 1.100 ; controladores_IO:controladosIO|registro_io[32][0]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~100 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 0.957      ;
; 1.104 ; controladores_IO:controladosIO|registro_io[32][0]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 0.961      ;
; 1.106 ; controladores_IO:controladosIO|registro_io[32][15]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 0.963      ;
; 1.113 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~68  ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.005     ; 1.260      ;
; 1.152 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.009     ; 1.295      ;
; 1.190 ; controladores_IO:controladosIO|registro_io[32][9]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~29  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.047      ;
; 1.196 ; controladores_IO:controladosIO|registro_io[32][8]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~108 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 1.052      ;
; 1.197 ; controladores_IO:controladosIO|registro_io[32][12]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~32  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 1.053      ;
; 1.198 ; controladores_IO:controladosIO|registro_io[32][12]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 1.054      ;
; 1.198 ; controladores_IO:controladosIO|registro_io[32][7]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~107 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 1.054      ;
; 1.201 ; controladores_IO:controladosIO|registro_io[32][15]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~67  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.058      ;
; 1.204 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.354      ;
; 1.222 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.372      ;
; 1.227 ; controladores_IO:controladosIO|registro_io[32][6]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~90  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.293     ; 1.086      ;
; 1.233 ; controladores_IO:controladosIO|registro_io[32][11]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~47  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 1.089      ;
; 1.235 ; controladores_IO:controladosIO|registro_io[32][11]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~31  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 1.091      ;
; 1.239 ; controladores_IO:controladosIO|registro_io[32][6]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.293     ; 1.098      ;
; 1.240 ; controladores_IO:controladosIO|registro_io[32][5]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 1.096      ;
; 1.242 ; controladores_IO:controladosIO|registro_io[32][11]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~111 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 1.098      ;
; 1.250 ; controladores_IO:controladosIO|registro_io[32][0]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~68  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.298     ; 1.104      ;
; 1.256 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[14]         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.010     ; 1.398      ;
; 1.256 ; controladores_IO:controladosIO|registro_io[32][7]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~75  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 1.112      ;
; 1.258 ; controladores_IO:controladosIO|registro_io[32][9]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~141 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.115      ;
; 1.260 ; controladores_IO:controladosIO|registro_io[32][9]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~109 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.117      ;
; 1.267 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~61  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.001     ; 1.418      ;
; 1.267 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~62  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.001     ; 1.418      ;
; 1.267 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~63  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.001     ; 1.418      ;
; 1.267 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.001     ; 1.418      ;
; 1.267 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~52  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.001     ; 1.418      ;
; 1.270 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[2]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.006     ; 1.416      ;
; 1.270 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[3]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.006     ; 1.416      ;
; 1.270 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.006     ; 1.416      ;
; 1.270 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.422      ;
; 1.273 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.007     ; 1.418      ;
; 1.274 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.007     ; 1.419      ;
; 1.284 ; controladores_IO:controladosIO|registro_io[32][9]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~61  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.141      ;
; 1.287 ; controladores_IO:controladosIO|registro_io[32][9]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~77  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.144      ;
; 1.288 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]         ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.440      ;
; 1.288 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.440      ;
; 1.296 ; controladores_IO:controladosIO|registro_io[32][8]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~140 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.153      ;
; 1.298 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.007     ; 1.443      ;
; 1.299 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.007     ; 1.444      ;
; 1.299 ; controladores_IO:controladosIO|registro_io[32][9]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~45  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 1.155      ;
; 1.299 ; controladores_IO:controladosIO|registro_io[32][8]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~92  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.156      ;
; 1.301 ; controladores_IO:controladosIO|registro_io[32][12]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.158      ;
; 1.302 ; controladores_IO:controladosIO|registro_io[32][12]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~80  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.159      ;
; 1.306 ; controladores_IO:controladosIO|registro_io[32][15]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~147 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.163      ;
; 1.311 ; controladores_IO:controladosIO|registro_io[32][15]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~99  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.168      ;
; 1.316 ; controladores_IO:controladosIO|registro_io[32][8]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~60  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.173      ;
; 1.317 ; controladores_IO:controladosIO|registro_io[32][7]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~91  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.174      ;
; 1.320 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.010      ; 1.482      ;
; 1.320 ; controladores_IO:controladosIO|registro_io[32][7]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~139 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.177      ;
; 1.321 ; controladores_IO:controladosIO|registro_io[32][8]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.298     ; 1.175      ;
; 1.324 ; controladores_IO:controladosIO|registro_io[32][8]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~44  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.181      ;
; 1.328 ; controladores_IO:controladosIO|registro_io[32][6]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~74  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.292     ; 1.188      ;
; 1.329 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[3]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.007     ; 1.474      ;
; 1.329 ; controladores_IO:controladosIO|registro_io[32][6]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~58  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.292     ; 1.189      ;
; 1.335 ; controladores_IO:controladosIO|registro_io[32][0]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~52  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.297     ; 1.190      ;
; 1.336 ; controladores_IO:controladosIO|registro_io[32][12]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.193      ;
; 1.337 ; controladores_IO:controladosIO|registro_io[32][12]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~96  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.194      ;
; 1.338 ; controladores_IO:controladosIO|registro_io[32][0]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~20  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.298     ; 1.192      ;
; 1.340 ; controladores_IO:controladosIO|registro_io[32][6]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~138 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.293     ; 1.199      ;
; 1.344 ; controladores_IO:controladosIO|registro_io[32][14]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 1.200      ;
; 1.345 ; controladores_IO:controladosIO|registro_io[32][13]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.297     ; 1.200      ;
; 1.347 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~45  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.497      ;
; 1.347 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~46  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.497      ;
; 1.347 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~47  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.497      ;
; 1.347 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.497      ;
; 1.347 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~49  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.497      ;
; 1.347 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~50  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.497      ;
; 1.347 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~42  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.497      ;
; 1.347 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~41  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.497      ;
; 1.347 ; controladores_IO:controladosIO|registro_io[32][13]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~129 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.297     ; 1.202      ;
; 1.347 ; controladores_IO:controladosIO|registro_io[32][7]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~123 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.297     ; 1.202      ;
; 1.348 ; controladores_IO:controladosIO|registro_io[32][9]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~93  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.205      ;
; 1.348 ; controladores_IO:controladosIO|registro_io[32][7]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~59  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.296     ; 1.204      ;
; 1.348 ; controladores_IO:controladosIO|registro_io[32][9]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~125 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.205      ;
; 1.349 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.499      ;
; 1.349 ; controladores_IO:controladosIO|registro_io[32][13]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.297     ; 1.204      ;
; 1.350 ; controladores_IO:controladosIO|registro_io[32][7]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~27  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.298     ; 1.204      ;
; 1.351 ; controladores_IO:controladosIO|registro_io[32][12]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.299     ; 1.204      ;
; 1.351 ; controladores_IO:controladosIO|registro_io[32][11]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~79  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.208      ;
; 1.354 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[3]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.007     ; 1.499      ;
; 1.355 ; controladores_IO:controladosIO|registro_io[32][11]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~63  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.295     ; 1.212      ;
; 1.356 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[2]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.006     ; 1.502      ;
; 1.357 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]         ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.509      ;
; 1.358 ; controladores_IO:controladosIO|registro_io[32][7]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~43  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.298     ; 1.212      ;
; 1.362 ; controladores_IO:controladosIO|registro_io[32][0]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~84  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.302     ; 1.212      ;
; 1.364 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~52  ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.006     ; 1.510      ;
; 1.366 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.010      ; 1.528      ;
; 1.366 ; controladores_IO:controladosIO|registro_io[32][0]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~132 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.302     ; 1.216      ;
; 1.369 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~111 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.519      ;
; 1.369 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~112 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.519      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_controller:video_controller|clk_25mhz'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.215 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.371 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.528      ;
; 0.464 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.616      ;
; 0.509 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.663      ;
; 0.516 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.668      ;
; 0.544 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.696      ;
; 0.546 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.698      ;
; 0.553 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.705      ;
; 0.581 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.733      ;
; 0.590 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.068      ; 0.796      ;
; 0.603 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.755      ;
; 0.606 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.758      ;
; 0.614 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.766      ;
; 0.616 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.768      ;
; 0.622 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.774      ;
; 0.637 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.789      ;
; 0.638 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.790      ;
; 0.641 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.793      ;
; 0.645 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.797      ;
; 0.649 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.801      ;
; 0.668 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.067      ; 0.873      ;
; 0.673 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.068      ; 0.879      ;
; 0.673 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.825      ;
; 0.680 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.832      ;
; 0.701 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg5  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.075      ; 0.914      ;
; 0.715 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.867      ;
; 0.715 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.867      ;
; 0.730 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.067      ; 0.935      ;
; 0.741 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; -0.008     ; 0.885      ;
; 0.743 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.895      ;
; 0.744 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9  ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.067      ; 0.949      ;
; 0.748 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.062      ; 0.948      ;
; 0.750 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; -0.008     ; 0.894      ;
; 0.751 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; -0.008     ; 0.895      ;
; 0.754 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]                  ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg5  ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.067      ; 0.959      ;
; 0.760 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.058      ; 0.956      ;
; 0.760 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.912      ;
; 0.763 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.068      ; 0.969      ;
; 0.777 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.065      ; 0.980      ;
; 0.778 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.930      ;
; 0.783 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.935      ;
; 0.785 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.937      ;
; 0.787 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.063      ; 0.988      ;
; 0.795 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.947      ;
; 0.796 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.948      ;
; 0.802 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.954      ;
; 0.806 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.958      ;
; 0.806 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.068      ; 1.012      ;
; 0.807 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.068      ; 1.013      ;
; 0.810 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; -0.008     ; 0.954      ;
; 0.813 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.077      ; 1.028      ;
; 0.814 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.001      ; 0.967      ;
; 0.814 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.001      ; 0.967      ;
; 0.814 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.068      ; 1.020      ;
; 0.815 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.069      ; 1.022      ;
; 0.819 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.070      ; 1.027      ;
; 0.820 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.972      ;
; 0.822 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.064      ; 1.024      ;
; 0.822 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg4  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.076      ; 1.036      ;
; 0.824 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; -0.001     ; 0.975      ;
; 0.825 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg2  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.068      ; 1.031      ;
; 0.828 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.980      ;
; 0.831 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.069      ; 1.038      ;
; 0.834 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg4  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.073      ; 1.045      ;
; 0.835 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.067      ; 1.040      ;
; 0.842 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 0.994      ;
; 0.843 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.065      ; 1.046      ;
; 0.848 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.060      ; 1.046      ;
; 0.848 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg5  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.074      ; 1.060      ;
; 0.848 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.069      ; 1.055      ;
; 0.849 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.001      ;
; 0.850 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg4  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.070      ; 1.058      ;
; 0.850 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg6  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.075      ; 1.063      ;
; 0.852 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.004      ;
; 0.853 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg1  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.058      ; 1.049      ;
; 0.854 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.062      ; 1.054      ;
; 0.854 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.006      ;
; 0.855 ; vga_controller:video_controller|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg2  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.069      ; 1.062      ;
; 0.856 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.071      ; 1.065      ;
; 0.858 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.010      ;
; 0.859 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg5  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.072      ; 1.069      ;
; 0.860 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.055      ; 1.053      ;
; 0.860 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg4  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.066      ; 1.064      ;
; 0.860 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; -0.001     ; 1.011      ;
; 0.861 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg9  ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.069      ; 1.068      ;
; 0.861 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.076      ; 1.075      ;
; 0.863 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.015      ;
; 0.863 ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.000      ; 1.015      ;
; 0.864 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                 ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg10 ; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; 0.000        ; 0.070      ; 1.072      ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_controller:video_controller|clk_25mhz'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:video_controller|clk_25mhz ; Rise       ; vga_controller:video_controller|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|clear_reg                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|clear_reg                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[0]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[0]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[10]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[10]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[11]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[11]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[12]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[12]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[13]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[13]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[14]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[14]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[15]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[15]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[1]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[1]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[2]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[2]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[3]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[3]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[4]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[4]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[5]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[5]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[6]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[6]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[7]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[7]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[8]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[8]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[9]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_ciclos[9]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[10]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[10]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[11]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[11]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[12]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[12]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[13]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[13]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[14]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[14]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[15]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[15]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|contador_milisegundos[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|data_ready                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|data_ready                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery       ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter_clock[2]'                                                                                                     ;
+--------+--------------+----------------+------------------+------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+------------------+------------+------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~100 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~100 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~101 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~101 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~103 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~103 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~107 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~107 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~108 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~108 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~109 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~109 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~111 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~111 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~112 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~112 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~117 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~117 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~123 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~123 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~125 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~125 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~129 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~129 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~130 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~130 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~132 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~132 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~136 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~136 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~137 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~137 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~138 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~138 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~139 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~139 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~140 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~140 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~141 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~141 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~147 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~147 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~20  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~20  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~21  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~21  ;
+--------+--------------+----------------+------------------+------------------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+--------------+------------------+--------+--------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+--------+------------+------------------+
; KEY[*]       ; CLOCK_50         ; 2.603  ; 2.603  ; Rise       ; CLOCK_50         ;
;  KEY[0]      ; CLOCK_50         ; 2.492  ; 2.492  ; Rise       ; CLOCK_50         ;
;  KEY[1]      ; CLOCK_50         ; 2.603  ; 2.603  ; Rise       ; CLOCK_50         ;
;  KEY[2]      ; CLOCK_50         ; 2.100  ; 2.100  ; Rise       ; CLOCK_50         ;
;  KEY[3]      ; CLOCK_50         ; 2.444  ; 2.444  ; Rise       ; CLOCK_50         ;
; PS2_CLK      ; CLOCK_50         ; 2.022  ; 2.022  ; Rise       ; CLOCK_50         ;
; PS2_DAT      ; CLOCK_50         ; 1.993  ; 1.993  ; Rise       ; CLOCK_50         ;
; SW[*]        ; CLOCK_50         ; 0.996  ; 0.996  ; Rise       ; CLOCK_50         ;
;  SW[0]       ; CLOCK_50         ; -0.289 ; -0.289 ; Rise       ; CLOCK_50         ;
;  SW[1]       ; CLOCK_50         ; -0.310 ; -0.310 ; Rise       ; CLOCK_50         ;
;  SW[2]       ; CLOCK_50         ; 0.333  ; 0.333  ; Rise       ; CLOCK_50         ;
;  SW[3]       ; CLOCK_50         ; -0.404 ; -0.404 ; Rise       ; CLOCK_50         ;
;  SW[4]       ; CLOCK_50         ; -0.349 ; -0.349 ; Rise       ; CLOCK_50         ;
;  SW[5]       ; CLOCK_50         ; -0.525 ; -0.525 ; Rise       ; CLOCK_50         ;
;  SW[6]       ; CLOCK_50         ; -0.503 ; -0.503 ; Rise       ; CLOCK_50         ;
;  SW[7]       ; CLOCK_50         ; -0.375 ; -0.375 ; Rise       ; CLOCK_50         ;
;  SW[9]       ; CLOCK_50         ; 0.996  ; 0.996  ; Rise       ; CLOCK_50         ;
; SRAM_DQ[*]   ; counter_clock[2] ; 4.443  ; 4.443  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 3.577  ; 3.577  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 3.865  ; 3.865  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 3.676  ; 3.676  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 3.859  ; 3.859  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 3.617  ; 3.617  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 3.660  ; 3.660  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 3.378  ; 3.378  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 4.011  ; 4.011  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 3.866  ; 3.866  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 3.996  ; 3.996  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 3.855  ; 3.855  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 3.820  ; 3.820  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 4.443  ; 4.443  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 3.719  ; 3.719  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 3.770  ; 3.770  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 4.027  ; 4.027  ; Rise       ; counter_clock[2] ;
; SW[*]        ; counter_clock[2] ; 1.474  ; 1.474  ; Rise       ; counter_clock[2] ;
;  SW[9]       ; counter_clock[2] ; 1.474  ; 1.474  ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+--------+------------+------------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+--------------+------------------+--------+--------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+--------+------------+------------------+
; KEY[*]       ; CLOCK_50         ; -1.980 ; -1.980 ; Rise       ; CLOCK_50         ;
;  KEY[0]      ; CLOCK_50         ; -2.372 ; -2.372 ; Rise       ; CLOCK_50         ;
;  KEY[1]      ; CLOCK_50         ; -2.483 ; -2.483 ; Rise       ; CLOCK_50         ;
;  KEY[2]      ; CLOCK_50         ; -1.980 ; -1.980 ; Rise       ; CLOCK_50         ;
;  KEY[3]      ; CLOCK_50         ; -2.324 ; -2.324 ; Rise       ; CLOCK_50         ;
; PS2_CLK      ; CLOCK_50         ; -1.902 ; -1.902 ; Rise       ; CLOCK_50         ;
; PS2_DAT      ; CLOCK_50         ; -1.873 ; -1.873 ; Rise       ; CLOCK_50         ;
; SW[*]        ; CLOCK_50         ; 0.645  ; 0.645  ; Rise       ; CLOCK_50         ;
;  SW[0]       ; CLOCK_50         ; 0.409  ; 0.409  ; Rise       ; CLOCK_50         ;
;  SW[1]       ; CLOCK_50         ; 0.430  ; 0.430  ; Rise       ; CLOCK_50         ;
;  SW[2]       ; CLOCK_50         ; -0.213 ; -0.213 ; Rise       ; CLOCK_50         ;
;  SW[3]       ; CLOCK_50         ; 0.524  ; 0.524  ; Rise       ; CLOCK_50         ;
;  SW[4]       ; CLOCK_50         ; 0.469  ; 0.469  ; Rise       ; CLOCK_50         ;
;  SW[5]       ; CLOCK_50         ; 0.645  ; 0.645  ; Rise       ; CLOCK_50         ;
;  SW[6]       ; CLOCK_50         ; 0.623  ; 0.623  ; Rise       ; CLOCK_50         ;
;  SW[7]       ; CLOCK_50         ; 0.495  ; 0.495  ; Rise       ; CLOCK_50         ;
;  SW[9]       ; CLOCK_50         ; 0.508  ; 0.508  ; Rise       ; CLOCK_50         ;
; SRAM_DQ[*]   ; counter_clock[2] ; -2.634 ; -2.634 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; -2.971 ; -2.971 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; -3.154 ; -3.154 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; -2.634 ; -2.634 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; -3.008 ; -3.008 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; -2.959 ; -2.959 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; -3.257 ; -3.257 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; -2.818 ; -2.818 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; -2.926 ; -2.926 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; -3.173 ; -3.173 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; -2.838 ; -2.838 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; -2.761 ; -2.761 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; -2.969 ; -2.969 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; -3.529 ; -3.529 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; -3.159 ; -3.159 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; -3.030 ; -3.030 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; -2.972 ; -2.972 ; Rise       ; counter_clock[2] ;
; SW[*]        ; counter_clock[2] ; 0.226  ; 0.226  ; Rise       ; counter_clock[2] ;
;  SW[9]       ; counter_clock[2] ; 0.226  ; 0.226  ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+--------+------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+----------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; HEX0[*]        ; CLOCK_50                                  ; 5.186  ; 5.186  ; Rise       ; CLOCK_50                                  ;
;  HEX0[0]       ; CLOCK_50                                  ; 5.166  ; 5.166  ; Rise       ; CLOCK_50                                  ;
;  HEX0[1]       ; CLOCK_50                                  ; 5.177  ; 5.177  ; Rise       ; CLOCK_50                                  ;
;  HEX0[2]       ; CLOCK_50                                  ; 4.960  ; 4.960  ; Rise       ; CLOCK_50                                  ;
;  HEX0[3]       ; CLOCK_50                                  ; 5.014  ; 5.014  ; Rise       ; CLOCK_50                                  ;
;  HEX0[4]       ; CLOCK_50                                  ; 5.129  ; 5.129  ; Rise       ; CLOCK_50                                  ;
;  HEX0[5]       ; CLOCK_50                                  ; 5.186  ; 5.186  ; Rise       ; CLOCK_50                                  ;
;  HEX0[6]       ; CLOCK_50                                  ; 5.135  ; 5.135  ; Rise       ; CLOCK_50                                  ;
; HEX1[*]        ; CLOCK_50                                  ; 6.090  ; 6.090  ; Rise       ; CLOCK_50                                  ;
;  HEX1[0]       ; CLOCK_50                                  ; 5.851  ; 5.851  ; Rise       ; CLOCK_50                                  ;
;  HEX1[1]       ; CLOCK_50                                  ; 5.872  ; 5.872  ; Rise       ; CLOCK_50                                  ;
;  HEX1[2]       ; CLOCK_50                                  ; 5.282  ; 5.282  ; Rise       ; CLOCK_50                                  ;
;  HEX1[3]       ; CLOCK_50                                  ; 5.907  ; 5.907  ; Rise       ; CLOCK_50                                  ;
;  HEX1[4]       ; CLOCK_50                                  ; 4.976  ; 4.976  ; Rise       ; CLOCK_50                                  ;
;  HEX1[5]       ; CLOCK_50                                  ; 5.852  ; 5.852  ; Rise       ; CLOCK_50                                  ;
;  HEX1[6]       ; CLOCK_50                                  ; 6.090  ; 6.090  ; Rise       ; CLOCK_50                                  ;
; HEX2[*]        ; CLOCK_50                                  ; 6.000  ; 6.000  ; Rise       ; CLOCK_50                                  ;
;  HEX2[0]       ; CLOCK_50                                  ; 5.330  ; 5.330  ; Rise       ; CLOCK_50                                  ;
;  HEX2[1]       ; CLOCK_50                                  ; 5.625  ; 5.625  ; Rise       ; CLOCK_50                                  ;
;  HEX2[2]       ; CLOCK_50                                  ; 5.553  ; 5.553  ; Rise       ; CLOCK_50                                  ;
;  HEX2[3]       ; CLOCK_50                                  ; 5.793  ; 5.793  ; Rise       ; CLOCK_50                                  ;
;  HEX2[4]       ; CLOCK_50                                  ; 5.786  ; 5.786  ; Rise       ; CLOCK_50                                  ;
;  HEX2[5]       ; CLOCK_50                                  ; 6.000  ; 6.000  ; Rise       ; CLOCK_50                                  ;
;  HEX2[6]       ; CLOCK_50                                  ; 5.489  ; 5.489  ; Rise       ; CLOCK_50                                  ;
; HEX3[*]        ; CLOCK_50                                  ; 5.484  ; 5.484  ; Rise       ; CLOCK_50                                  ;
;  HEX3[0]       ; CLOCK_50                                  ; 5.300  ; 5.300  ; Rise       ; CLOCK_50                                  ;
;  HEX3[1]       ; CLOCK_50                                  ; 5.451  ; 5.451  ; Rise       ; CLOCK_50                                  ;
;  HEX3[2]       ; CLOCK_50                                  ; 5.360  ; 5.360  ; Rise       ; CLOCK_50                                  ;
;  HEX3[3]       ; CLOCK_50                                  ; 5.208  ; 5.208  ; Rise       ; CLOCK_50                                  ;
;  HEX3[4]       ; CLOCK_50                                  ; 5.225  ; 5.225  ; Rise       ; CLOCK_50                                  ;
;  HEX3[5]       ; CLOCK_50                                  ; 5.310  ; 5.310  ; Rise       ; CLOCK_50                                  ;
;  HEX3[6]       ; CLOCK_50                                  ; 5.484  ; 5.484  ; Rise       ; CLOCK_50                                  ;
; LEDG[*]        ; CLOCK_50                                  ; 4.569  ; 4.569  ; Rise       ; CLOCK_50                                  ;
;  LEDG[0]       ; CLOCK_50                                  ; 4.200  ; 4.200  ; Rise       ; CLOCK_50                                  ;
;  LEDG[1]       ; CLOCK_50                                  ; 4.207  ; 4.207  ; Rise       ; CLOCK_50                                  ;
;  LEDG[2]       ; CLOCK_50                                  ; 4.146  ; 4.146  ; Rise       ; CLOCK_50                                  ;
;  LEDG[3]       ; CLOCK_50                                  ; 4.463  ; 4.463  ; Rise       ; CLOCK_50                                  ;
;  LEDG[4]       ; CLOCK_50                                  ; 4.353  ; 4.353  ; Rise       ; CLOCK_50                                  ;
;  LEDG[5]       ; CLOCK_50                                  ; 4.560  ; 4.560  ; Rise       ; CLOCK_50                                  ;
;  LEDG[6]       ; CLOCK_50                                  ; 4.569  ; 4.569  ; Rise       ; CLOCK_50                                  ;
;  LEDG[7]       ; CLOCK_50                                  ; 4.329  ; 4.329  ; Rise       ; CLOCK_50                                  ;
; LEDR[*]        ; CLOCK_50                                  ; 5.140  ; 5.140  ; Rise       ; CLOCK_50                                  ;
;  LEDR[0]       ; CLOCK_50                                  ; 4.204  ; 4.204  ; Rise       ; CLOCK_50                                  ;
;  LEDR[1]       ; CLOCK_50                                  ; 4.582  ; 4.582  ; Rise       ; CLOCK_50                                  ;
;  LEDR[2]       ; CLOCK_50                                  ; 4.437  ; 4.437  ; Rise       ; CLOCK_50                                  ;
;  LEDR[3]       ; CLOCK_50                                  ; 4.368  ; 4.368  ; Rise       ; CLOCK_50                                  ;
;  LEDR[4]       ; CLOCK_50                                  ; 4.699  ; 4.699  ; Rise       ; CLOCK_50                                  ;
;  LEDR[5]       ; CLOCK_50                                  ; 5.140  ; 5.140  ; Rise       ; CLOCK_50                                  ;
;  LEDR[6]       ; CLOCK_50                                  ; 4.656  ; 4.656  ; Rise       ; CLOCK_50                                  ;
;  LEDR[7]       ; CLOCK_50                                  ; 4.712  ; 4.712  ; Rise       ; CLOCK_50                                  ;
; PS2_DAT        ; CLOCK_50                                  ; 5.254  ; 5.254  ; Rise       ; CLOCK_50                                  ;
; SRAM_WE_N      ; CLOCK_50                                  ; 4.282  ; 4.282  ; Rise       ; CLOCK_50                                  ;
; SRAM_ADDR[*]   ; counter_clock[2]                          ; 31.643 ; 31.643 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[0]  ; counter_clock[2]                          ; 30.731 ; 30.731 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[1]  ; counter_clock[2]                          ; 31.240 ; 31.240 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[2]  ; counter_clock[2]                          ; 30.698 ; 30.698 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[3]  ; counter_clock[2]                          ; 30.679 ; 30.679 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[4]  ; counter_clock[2]                          ; 30.920 ; 30.920 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[5]  ; counter_clock[2]                          ; 31.113 ; 31.113 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[6]  ; counter_clock[2]                          ; 30.417 ; 30.417 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[7]  ; counter_clock[2]                          ; 30.796 ; 30.796 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[8]  ; counter_clock[2]                          ; 30.573 ; 30.573 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[9]  ; counter_clock[2]                          ; 31.309 ; 31.309 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[10] ; counter_clock[2]                          ; 31.063 ; 31.063 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[11] ; counter_clock[2]                          ; 30.950 ; 30.950 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[12] ; counter_clock[2]                          ; 30.430 ; 30.430 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[13] ; counter_clock[2]                          ; 30.894 ; 30.894 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[14] ; counter_clock[2]                          ; 31.643 ; 31.643 ; Rise       ; counter_clock[2]                          ;
; SRAM_DQ[*]     ; counter_clock[2]                          ; 7.656  ; 7.656  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[0]    ; counter_clock[2]                          ; 6.304  ; 6.304  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[1]    ; counter_clock[2]                          ; 6.179  ; 6.179  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[2]    ; counter_clock[2]                          ; 5.967  ; 5.967  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[3]    ; counter_clock[2]                          ; 6.732  ; 6.732  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[4]    ; counter_clock[2]                          ; 6.386  ; 6.386  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[5]    ; counter_clock[2]                          ; 6.287  ; 6.287  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[6]    ; counter_clock[2]                          ; 5.967  ; 5.967  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[7]    ; counter_clock[2]                          ; 6.350  ; 6.350  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[8]    ; counter_clock[2]                          ; 7.071  ; 7.071  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[9]    ; counter_clock[2]                          ; 7.163  ; 7.163  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[10]   ; counter_clock[2]                          ; 6.782  ; 6.782  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[11]   ; counter_clock[2]                          ; 7.547  ; 7.547  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[12]   ; counter_clock[2]                          ; 7.517  ; 7.517  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[13]   ; counter_clock[2]                          ; 7.574  ; 7.574  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[14]   ; counter_clock[2]                          ; 7.216  ; 7.216  ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[15]   ; counter_clock[2]                          ; 7.656  ; 7.656  ; Rise       ; counter_clock[2]                          ;
; SRAM_LB_N      ; counter_clock[2]                          ; 31.665 ; 31.665 ; Rise       ; counter_clock[2]                          ;
; SRAM_UB_N      ; counter_clock[2]                          ; 31.711 ; 31.711 ; Rise       ; counter_clock[2]                          ;
; VGA_B[*]       ; vga_controller:video_controller|clk_25mhz ; 12.406 ; 12.406 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:video_controller|clk_25mhz ; 12.406 ; 12.406 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:video_controller|clk_25mhz ; 12.248 ; 12.248 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:video_controller|clk_25mhz ; 12.288 ; 12.288 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:video_controller|clk_25mhz ; 12.128 ; 12.128 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_G[*]       ; vga_controller:video_controller|clk_25mhz ; 12.390 ; 12.390 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:video_controller|clk_25mhz ; 12.390 ; 12.390 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:video_controller|clk_25mhz ; 12.261 ; 12.261 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:video_controller|clk_25mhz ; 12.284 ; 12.284 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:video_controller|clk_25mhz ; 12.388 ; 12.388 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_HS         ; vga_controller:video_controller|clk_25mhz ; 5.255  ; 5.255  ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_R[*]       ; vga_controller:video_controller|clk_25mhz ; 12.384 ; 12.384 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:video_controller|clk_25mhz ; 12.363 ; 12.363 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:video_controller|clk_25mhz ; 12.370 ; 12.370 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:video_controller|clk_25mhz ; 12.384 ; 12.384 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:video_controller|clk_25mhz ; 12.358 ; 12.358 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_VS         ; vga_controller:video_controller|clk_25mhz ; 6.056  ; 6.056  ; Rise       ; vga_controller:video_controller|clk_25mhz ;
+----------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+----------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port      ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+----------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; HEX0[*]        ; CLOCK_50                                  ; 4.428 ; 4.428 ; Rise       ; CLOCK_50                                  ;
;  HEX0[0]       ; CLOCK_50                                  ; 4.637 ; 4.637 ; Rise       ; CLOCK_50                                  ;
;  HEX0[1]       ; CLOCK_50                                  ; 4.653 ; 4.653 ; Rise       ; CLOCK_50                                  ;
;  HEX0[2]       ; CLOCK_50                                  ; 4.433 ; 4.433 ; Rise       ; CLOCK_50                                  ;
;  HEX0[3]       ; CLOCK_50                                  ; 4.491 ; 4.491 ; Rise       ; CLOCK_50                                  ;
;  HEX0[4]       ; CLOCK_50                                  ; 4.599 ; 4.599 ; Rise       ; CLOCK_50                                  ;
;  HEX0[5]       ; CLOCK_50                                  ; 4.428 ; 4.428 ; Rise       ; CLOCK_50                                  ;
;  HEX0[6]       ; CLOCK_50                                  ; 4.609 ; 4.609 ; Rise       ; CLOCK_50                                  ;
; HEX1[*]        ; CLOCK_50                                  ; 4.748 ; 4.748 ; Rise       ; CLOCK_50                                  ;
;  HEX1[0]       ; CLOCK_50                                  ; 4.899 ; 4.899 ; Rise       ; CLOCK_50                                  ;
;  HEX1[1]       ; CLOCK_50                                  ; 4.912 ; 4.912 ; Rise       ; CLOCK_50                                  ;
;  HEX1[2]       ; CLOCK_50                                  ; 4.936 ; 4.936 ; Rise       ; CLOCK_50                                  ;
;  HEX1[3]       ; CLOCK_50                                  ; 4.955 ; 4.955 ; Rise       ; CLOCK_50                                  ;
;  HEX1[4]       ; CLOCK_50                                  ; 4.748 ; 4.748 ; Rise       ; CLOCK_50                                  ;
;  HEX1[5]       ; CLOCK_50                                  ; 4.883 ; 4.883 ; Rise       ; CLOCK_50                                  ;
;  HEX1[6]       ; CLOCK_50                                  ; 5.136 ; 5.136 ; Rise       ; CLOCK_50                                  ;
; HEX2[*]        ; CLOCK_50                                  ; 4.883 ; 4.883 ; Rise       ; CLOCK_50                                  ;
;  HEX2[0]       ; CLOCK_50                                  ; 4.883 ; 4.883 ; Rise       ; CLOCK_50                                  ;
;  HEX2[1]       ; CLOCK_50                                  ; 5.179 ; 5.179 ; Rise       ; CLOCK_50                                  ;
;  HEX2[2]       ; CLOCK_50                                  ; 5.106 ; 5.106 ; Rise       ; CLOCK_50                                  ;
;  HEX2[3]       ; CLOCK_50                                  ; 5.347 ; 5.347 ; Rise       ; CLOCK_50                                  ;
;  HEX2[4]       ; CLOCK_50                                  ; 5.343 ; 5.343 ; Rise       ; CLOCK_50                                  ;
;  HEX2[5]       ; CLOCK_50                                  ; 5.552 ; 5.552 ; Rise       ; CLOCK_50                                  ;
;  HEX2[6]       ; CLOCK_50                                  ; 5.041 ; 5.041 ; Rise       ; CLOCK_50                                  ;
; HEX3[*]        ; CLOCK_50                                  ; 4.499 ; 4.499 ; Rise       ; CLOCK_50                                  ;
;  HEX3[0]       ; CLOCK_50                                  ; 4.597 ; 4.597 ; Rise       ; CLOCK_50                                  ;
;  HEX3[1]       ; CLOCK_50                                  ; 4.754 ; 4.754 ; Rise       ; CLOCK_50                                  ;
;  HEX3[2]       ; CLOCK_50                                  ; 4.653 ; 4.653 ; Rise       ; CLOCK_50                                  ;
;  HEX3[3]       ; CLOCK_50                                  ; 4.499 ; 4.499 ; Rise       ; CLOCK_50                                  ;
;  HEX3[4]       ; CLOCK_50                                  ; 4.590 ; 4.590 ; Rise       ; CLOCK_50                                  ;
;  HEX3[5]       ; CLOCK_50                                  ; 4.614 ; 4.614 ; Rise       ; CLOCK_50                                  ;
;  HEX3[6]       ; CLOCK_50                                  ; 4.781 ; 4.781 ; Rise       ; CLOCK_50                                  ;
; LEDG[*]        ; CLOCK_50                                  ; 4.146 ; 4.146 ; Rise       ; CLOCK_50                                  ;
;  LEDG[0]       ; CLOCK_50                                  ; 4.200 ; 4.200 ; Rise       ; CLOCK_50                                  ;
;  LEDG[1]       ; CLOCK_50                                  ; 4.207 ; 4.207 ; Rise       ; CLOCK_50                                  ;
;  LEDG[2]       ; CLOCK_50                                  ; 4.146 ; 4.146 ; Rise       ; CLOCK_50                                  ;
;  LEDG[3]       ; CLOCK_50                                  ; 4.463 ; 4.463 ; Rise       ; CLOCK_50                                  ;
;  LEDG[4]       ; CLOCK_50                                  ; 4.353 ; 4.353 ; Rise       ; CLOCK_50                                  ;
;  LEDG[5]       ; CLOCK_50                                  ; 4.560 ; 4.560 ; Rise       ; CLOCK_50                                  ;
;  LEDG[6]       ; CLOCK_50                                  ; 4.569 ; 4.569 ; Rise       ; CLOCK_50                                  ;
;  LEDG[7]       ; CLOCK_50                                  ; 4.329 ; 4.329 ; Rise       ; CLOCK_50                                  ;
; LEDR[*]        ; CLOCK_50                                  ; 4.204 ; 4.204 ; Rise       ; CLOCK_50                                  ;
;  LEDR[0]       ; CLOCK_50                                  ; 4.204 ; 4.204 ; Rise       ; CLOCK_50                                  ;
;  LEDR[1]       ; CLOCK_50                                  ; 4.582 ; 4.582 ; Rise       ; CLOCK_50                                  ;
;  LEDR[2]       ; CLOCK_50                                  ; 4.437 ; 4.437 ; Rise       ; CLOCK_50                                  ;
;  LEDR[3]       ; CLOCK_50                                  ; 4.368 ; 4.368 ; Rise       ; CLOCK_50                                  ;
;  LEDR[4]       ; CLOCK_50                                  ; 4.699 ; 4.699 ; Rise       ; CLOCK_50                                  ;
;  LEDR[5]       ; CLOCK_50                                  ; 5.140 ; 5.140 ; Rise       ; CLOCK_50                                  ;
;  LEDR[6]       ; CLOCK_50                                  ; 4.656 ; 4.656 ; Rise       ; CLOCK_50                                  ;
;  LEDR[7]       ; CLOCK_50                                  ; 4.712 ; 4.712 ; Rise       ; CLOCK_50                                  ;
; PS2_DAT        ; CLOCK_50                                  ; 4.608 ; 4.608 ; Rise       ; CLOCK_50                                  ;
; SRAM_WE_N      ; CLOCK_50                                  ; 4.282 ; 4.282 ; Rise       ; CLOCK_50                                  ;
; SRAM_ADDR[*]   ; counter_clock[2]                          ; 4.256 ; 4.256 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[0]  ; counter_clock[2]                          ; 4.570 ; 4.570 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[1]  ; counter_clock[2]                          ; 5.115 ; 5.115 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[2]  ; counter_clock[2]                          ; 5.135 ; 5.135 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[3]  ; counter_clock[2]                          ; 5.105 ; 5.105 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[4]  ; counter_clock[2]                          ; 5.346 ; 5.346 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[5]  ; counter_clock[2]                          ; 4.468 ; 4.468 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[6]  ; counter_clock[2]                          ; 4.882 ; 4.882 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[7]  ; counter_clock[2]                          ; 4.359 ; 4.359 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[8]  ; counter_clock[2]                          ; 4.661 ; 4.661 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[9]  ; counter_clock[2]                          ; 4.387 ; 4.387 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[10] ; counter_clock[2]                          ; 4.256 ; 4.256 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[11] ; counter_clock[2]                          ; 4.405 ; 4.405 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[12] ; counter_clock[2]                          ; 4.583 ; 4.583 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[13] ; counter_clock[2]                          ; 5.002 ; 5.002 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[14] ; counter_clock[2]                          ; 4.877 ; 4.877 ; Rise       ; counter_clock[2]                          ;
; SRAM_DQ[*]     ; counter_clock[2]                          ; 4.563 ; 4.563 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[0]    ; counter_clock[2]                          ; 4.921 ; 4.921 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[1]    ; counter_clock[2]                          ; 4.768 ; 4.768 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[2]    ; counter_clock[2]                          ; 4.754 ; 4.754 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[3]    ; counter_clock[2]                          ; 5.135 ; 5.135 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[4]    ; counter_clock[2]                          ; 5.010 ; 5.010 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[5]    ; counter_clock[2]                          ; 4.893 ; 4.893 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[6]    ; counter_clock[2]                          ; 4.593 ; 4.593 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[7]    ; counter_clock[2]                          ; 4.837 ; 4.837 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[8]    ; counter_clock[2]                          ; 4.647 ; 4.647 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[9]    ; counter_clock[2]                          ; 4.563 ; 4.563 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[10]   ; counter_clock[2]                          ; 4.659 ; 4.659 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[11]   ; counter_clock[2]                          ; 4.597 ; 4.597 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[12]   ; counter_clock[2]                          ; 4.680 ; 4.680 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[13]   ; counter_clock[2]                          ; 4.745 ; 4.745 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[14]   ; counter_clock[2]                          ; 4.736 ; 4.736 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[15]   ; counter_clock[2]                          ; 4.768 ; 4.768 ; Rise       ; counter_clock[2]                          ;
; SRAM_LB_N      ; counter_clock[2]                          ; 5.218 ; 5.218 ; Rise       ; counter_clock[2]                          ;
; SRAM_UB_N      ; counter_clock[2]                          ; 5.181 ; 5.181 ; Rise       ; counter_clock[2]                          ;
; VGA_B[*]       ; vga_controller:video_controller|clk_25mhz ; 4.588 ; 4.588 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:video_controller|clk_25mhz ; 4.706 ; 4.706 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:video_controller|clk_25mhz ; 4.784 ; 4.784 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:video_controller|clk_25mhz ; 4.588 ; 4.588 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:video_controller|clk_25mhz ; 4.664 ; 4.664 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_G[*]       ; vga_controller:video_controller|clk_25mhz ; 4.797 ; 4.797 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:video_controller|clk_25mhz ; 4.926 ; 4.926 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:video_controller|clk_25mhz ; 4.797 ; 4.797 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:video_controller|clk_25mhz ; 4.820 ; 4.820 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:video_controller|clk_25mhz ; 4.924 ; 4.924 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_HS         ; vga_controller:video_controller|clk_25mhz ; 4.554 ; 4.554 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_R[*]       ; vga_controller:video_controller|clk_25mhz ; 4.894 ; 4.894 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:video_controller|clk_25mhz ; 4.899 ; 4.899 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:video_controller|clk_25mhz ; 4.906 ; 4.906 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:video_controller|clk_25mhz ; 4.920 ; 4.920 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:video_controller|clk_25mhz ; 4.894 ; 4.894 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_VS         ; vga_controller:video_controller|clk_25mhz ; 4.654 ; 4.654 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
+----------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------+
; Output Enable Times                                                             ;
+--------------+------------------+--------+------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 31.413 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 31.789 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 31.799 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 31.688 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 31.698 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 31.584 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 31.584 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 31.413 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 31.423 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 32.017 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 32.017 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 32.003 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 32.009 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 32.029 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 32.013 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 31.914 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 31.707 ;      ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+--------------+------------------+-------+------+------------+------------------+
; Data Port    ; Clock Port       ; Rise  ; Fall ; Clock Edge ; Clock Reference  ;
+--------------+------------------+-------+------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 4.961 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 5.337 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 5.347 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 5.236 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 5.246 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 5.132 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 5.132 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 4.961 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 4.971 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 5.560 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 5.560 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 5.546 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 5.552 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 5.572 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 5.556 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 5.457 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 5.250 ;      ; Rise       ; counter_clock[2] ;
+--------------+------------------+-------+------+------------+------------------+


+-----------------------------------------------------------------------------------------+
; Output Disable Times                                                                    ;
+--------------+------------------+-----------+-----------+------------+------------------+
; Data Port    ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+--------------+------------------+-----------+-----------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 31.413    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 31.789    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 31.799    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 31.688    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 31.698    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 31.584    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 31.584    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 31.413    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 31.423    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 32.017    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 32.017    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 32.003    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 32.009    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 32.029    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 32.013    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 31.914    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 31.707    ;           ; Rise       ; counter_clock[2] ;
+--------------+------------------+-----------+-----------+------------+------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                            ;
+--------------+------------------+-----------+-----------+------------+------------------+
; Data Port    ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+--------------+------------------+-----------+-----------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 4.961     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 5.337     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 5.347     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 5.236     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 5.246     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 5.132     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 5.132     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 4.961     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 4.971     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 5.560     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 5.560     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 5.546     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 5.552     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 5.572     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 5.556     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 5.457     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 5.250     ;           ; Rise       ; counter_clock[2] ;
+--------------+------------------+-----------+-----------+------------+------------------+


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+--------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                      ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                           ; -75.285    ; -2.690 ; N/A      ; N/A     ; -2.064              ;
;  CLOCK_50                                  ; -71.400    ; -2.690 ; N/A      ; N/A     ; -1.631              ;
;  counter_clock[2]                          ; -75.285    ; 0.215  ; N/A      ; N/A     ; -0.611              ;
;  vga_controller:video_controller|clk_25mhz ; -74.732    ; 0.215  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS                            ; -32768.415 ; -5.38  ; 0.0      ; 0.0     ; -2786.967           ;
;  CLOCK_50                                  ; -5690.701  ; -5.380 ; N/A      ; N/A     ; -782.489            ;
;  counter_clock[2]                          ; -10907.298 ; 0.000  ; N/A      ; N/A     ; -196.742            ;
;  vga_controller:video_controller|clk_25mhz ; -16170.416 ; 0.000  ; N/A      ; N/A     ; -1807.736           ;
+--------------------------------------------+------------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+--------------+------------------+--------+--------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+--------+------------+------------------+
; KEY[*]       ; CLOCK_50         ; 5.938  ; 5.938  ; Rise       ; CLOCK_50         ;
;  KEY[0]      ; CLOCK_50         ; 5.647  ; 5.647  ; Rise       ; CLOCK_50         ;
;  KEY[1]      ; CLOCK_50         ; 5.938  ; 5.938  ; Rise       ; CLOCK_50         ;
;  KEY[2]      ; CLOCK_50         ; 4.530  ; 4.530  ; Rise       ; CLOCK_50         ;
;  KEY[3]      ; CLOCK_50         ; 5.448  ; 5.448  ; Rise       ; CLOCK_50         ;
; PS2_CLK      ; CLOCK_50         ; 4.539  ; 4.539  ; Rise       ; CLOCK_50         ;
; PS2_DAT      ; CLOCK_50         ; 4.377  ; 4.377  ; Rise       ; CLOCK_50         ;
; SW[*]        ; CLOCK_50         ; 3.701  ; 3.701  ; Rise       ; CLOCK_50         ;
;  SW[0]       ; CLOCK_50         ; 0.424  ; 0.424  ; Rise       ; CLOCK_50         ;
;  SW[1]       ; CLOCK_50         ; 0.354  ; 0.354  ; Rise       ; CLOCK_50         ;
;  SW[2]       ; CLOCK_50         ; 2.004  ; 2.004  ; Rise       ; CLOCK_50         ;
;  SW[3]       ; CLOCK_50         ; 0.296  ; 0.296  ; Rise       ; CLOCK_50         ;
;  SW[4]       ; CLOCK_50         ; 0.248  ; 0.248  ; Rise       ; CLOCK_50         ;
;  SW[5]       ; CLOCK_50         ; -0.158 ; -0.158 ; Rise       ; CLOCK_50         ;
;  SW[6]       ; CLOCK_50         ; 0.013  ; 0.013  ; Rise       ; CLOCK_50         ;
;  SW[7]       ; CLOCK_50         ; 0.247  ; 0.247  ; Rise       ; CLOCK_50         ;
;  SW[9]       ; CLOCK_50         ; 3.701  ; 3.701  ; Rise       ; CLOCK_50         ;
; SRAM_DQ[*]   ; counter_clock[2] ; 10.372 ; 10.372 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 8.304  ; 8.304  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 8.895  ; 8.895  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 8.485  ; 8.485  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 8.875  ; 8.875  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 8.184  ; 8.184  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 8.337  ; 8.337  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 7.798  ; 7.798  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 9.427  ; 9.427  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 8.981  ; 8.981  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 9.380  ; 9.380  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 8.999  ; 8.999  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 8.897  ; 8.897  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 10.372 ; 10.372 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 8.577  ; 8.577  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 8.751  ; 8.751  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 9.385  ; 9.385  ; Rise       ; counter_clock[2] ;
; SW[*]        ; counter_clock[2] ; 4.350  ; 4.350  ; Rise       ; counter_clock[2] ;
;  SW[9]       ; counter_clock[2] ; 4.350  ; 4.350  ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+--------+------------+------------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+--------------+------------------+--------+--------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+--------+------------+------------------+
; KEY[*]       ; CLOCK_50         ; -1.980 ; -1.980 ; Rise       ; CLOCK_50         ;
;  KEY[0]      ; CLOCK_50         ; -2.372 ; -2.372 ; Rise       ; CLOCK_50         ;
;  KEY[1]      ; CLOCK_50         ; -2.483 ; -2.483 ; Rise       ; CLOCK_50         ;
;  KEY[2]      ; CLOCK_50         ; -1.980 ; -1.980 ; Rise       ; CLOCK_50         ;
;  KEY[3]      ; CLOCK_50         ; -2.324 ; -2.324 ; Rise       ; CLOCK_50         ;
; PS2_CLK      ; CLOCK_50         ; -1.902 ; -1.902 ; Rise       ; CLOCK_50         ;
; PS2_DAT      ; CLOCK_50         ; -1.873 ; -1.873 ; Rise       ; CLOCK_50         ;
; SW[*]        ; CLOCK_50         ; 0.645  ; 0.645  ; Rise       ; CLOCK_50         ;
;  SW[0]       ; CLOCK_50         ; 0.409  ; 0.409  ; Rise       ; CLOCK_50         ;
;  SW[1]       ; CLOCK_50         ; 0.430  ; 0.430  ; Rise       ; CLOCK_50         ;
;  SW[2]       ; CLOCK_50         ; -0.213 ; -0.213 ; Rise       ; CLOCK_50         ;
;  SW[3]       ; CLOCK_50         ; 0.524  ; 0.524  ; Rise       ; CLOCK_50         ;
;  SW[4]       ; CLOCK_50         ; 0.469  ; 0.469  ; Rise       ; CLOCK_50         ;
;  SW[5]       ; CLOCK_50         ; 0.645  ; 0.645  ; Rise       ; CLOCK_50         ;
;  SW[6]       ; CLOCK_50         ; 0.623  ; 0.623  ; Rise       ; CLOCK_50         ;
;  SW[7]       ; CLOCK_50         ; 0.495  ; 0.495  ; Rise       ; CLOCK_50         ;
;  SW[9]       ; CLOCK_50         ; 0.508  ; 0.508  ; Rise       ; CLOCK_50         ;
; SRAM_DQ[*]   ; counter_clock[2] ; -2.634 ; -2.634 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; -2.971 ; -2.971 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; -3.154 ; -3.154 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; -2.634 ; -2.634 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; -3.008 ; -3.008 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; -2.959 ; -2.959 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; -3.257 ; -3.257 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; -2.818 ; -2.818 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; -2.926 ; -2.926 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; -3.173 ; -3.173 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; -2.838 ; -2.838 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; -2.761 ; -2.761 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; -2.969 ; -2.969 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; -3.529 ; -3.529 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; -3.159 ; -3.159 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; -3.030 ; -3.030 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; -2.972 ; -2.972 ; Rise       ; counter_clock[2] ;
; SW[*]        ; counter_clock[2] ; 0.226  ; 0.226  ; Rise       ; counter_clock[2] ;
;  SW[9]       ; counter_clock[2] ; 0.226  ; 0.226  ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+--------+------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+----------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; HEX0[*]        ; CLOCK_50                                  ; 10.703 ; 10.703 ; Rise       ; CLOCK_50                                  ;
;  HEX0[0]       ; CLOCK_50                                  ; 10.640 ; 10.640 ; Rise       ; CLOCK_50                                  ;
;  HEX0[1]       ; CLOCK_50                                  ; 10.703 ; 10.703 ; Rise       ; CLOCK_50                                  ;
;  HEX0[2]       ; CLOCK_50                                  ; 9.979  ; 9.979  ; Rise       ; CLOCK_50                                  ;
;  HEX0[3]       ; CLOCK_50                                  ; 10.149 ; 10.149 ; Rise       ; CLOCK_50                                  ;
;  HEX0[4]       ; CLOCK_50                                  ; 10.506 ; 10.506 ; Rise       ; CLOCK_50                                  ;
;  HEX0[5]       ; CLOCK_50                                  ; 10.524 ; 10.524 ; Rise       ; CLOCK_50                                  ;
;  HEX0[6]       ; CLOCK_50                                  ; 10.523 ; 10.523 ; Rise       ; CLOCK_50                                  ;
; HEX1[*]        ; CLOCK_50                                  ; 12.598 ; 12.598 ; Rise       ; CLOCK_50                                  ;
;  HEX1[0]       ; CLOCK_50                                  ; 12.238 ; 12.238 ; Rise       ; CLOCK_50                                  ;
;  HEX1[1]       ; CLOCK_50                                  ; 12.319 ; 12.319 ; Rise       ; CLOCK_50                                  ;
;  HEX1[2]       ; CLOCK_50                                  ; 10.964 ; 10.964 ; Rise       ; CLOCK_50                                  ;
;  HEX1[3]       ; CLOCK_50                                  ; 12.473 ; 12.473 ; Rise       ; CLOCK_50                                  ;
;  HEX1[4]       ; CLOCK_50                                  ; 10.102 ; 10.102 ; Rise       ; CLOCK_50                                  ;
;  HEX1[5]       ; CLOCK_50                                  ; 12.109 ; 12.109 ; Rise       ; CLOCK_50                                  ;
;  HEX1[6]       ; CLOCK_50                                  ; 12.598 ; 12.598 ; Rise       ; CLOCK_50                                  ;
; HEX2[*]        ; CLOCK_50                                  ; 12.483 ; 12.483 ; Rise       ; CLOCK_50                                  ;
;  HEX2[0]       ; CLOCK_50                                  ; 10.897 ; 10.897 ; Rise       ; CLOCK_50                                  ;
;  HEX2[1]       ; CLOCK_50                                  ; 11.741 ; 11.741 ; Rise       ; CLOCK_50                                  ;
;  HEX2[2]       ; CLOCK_50                                  ; 11.434 ; 11.434 ; Rise       ; CLOCK_50                                  ;
;  HEX2[3]       ; CLOCK_50                                  ; 12.174 ; 12.174 ; Rise       ; CLOCK_50                                  ;
;  HEX2[4]       ; CLOCK_50                                  ; 12.163 ; 12.163 ; Rise       ; CLOCK_50                                  ;
;  HEX2[5]       ; CLOCK_50                                  ; 12.483 ; 12.483 ; Rise       ; CLOCK_50                                  ;
;  HEX2[6]       ; CLOCK_50                                  ; 11.272 ; 11.272 ; Rise       ; CLOCK_50                                  ;
; HEX3[*]        ; CLOCK_50                                  ; 11.357 ; 11.357 ; Rise       ; CLOCK_50                                  ;
;  HEX3[0]       ; CLOCK_50                                  ; 10.919 ; 10.919 ; Rise       ; CLOCK_50                                  ;
;  HEX3[1]       ; CLOCK_50                                  ; 11.126 ; 11.126 ; Rise       ; CLOCK_50                                  ;
;  HEX3[2]       ; CLOCK_50                                  ; 10.800 ; 10.800 ; Rise       ; CLOCK_50                                  ;
;  HEX3[3]       ; CLOCK_50                                  ; 10.669 ; 10.669 ; Rise       ; CLOCK_50                                  ;
;  HEX3[4]       ; CLOCK_50                                  ; 10.760 ; 10.760 ; Rise       ; CLOCK_50                                  ;
;  HEX3[5]       ; CLOCK_50                                  ; 10.952 ; 10.952 ; Rise       ; CLOCK_50                                  ;
;  HEX3[6]       ; CLOCK_50                                  ; 11.357 ; 11.357 ; Rise       ; CLOCK_50                                  ;
; LEDG[*]        ; CLOCK_50                                  ; 8.988  ; 8.988  ; Rise       ; CLOCK_50                                  ;
;  LEDG[0]       ; CLOCK_50                                  ; 8.004  ; 8.004  ; Rise       ; CLOCK_50                                  ;
;  LEDG[1]       ; CLOCK_50                                  ; 8.001  ; 8.001  ; Rise       ; CLOCK_50                                  ;
;  LEDG[2]       ; CLOCK_50                                  ; 7.826  ; 7.826  ; Rise       ; CLOCK_50                                  ;
;  LEDG[3]       ; CLOCK_50                                  ; 8.832  ; 8.832  ; Rise       ; CLOCK_50                                  ;
;  LEDG[4]       ; CLOCK_50                                  ; 8.351  ; 8.351  ; Rise       ; CLOCK_50                                  ;
;  LEDG[5]       ; CLOCK_50                                  ; 8.981  ; 8.981  ; Rise       ; CLOCK_50                                  ;
;  LEDG[6]       ; CLOCK_50                                  ; 8.988  ; 8.988  ; Rise       ; CLOCK_50                                  ;
;  LEDG[7]       ; CLOCK_50                                  ; 8.488  ; 8.488  ; Rise       ; CLOCK_50                                  ;
; LEDR[*]        ; CLOCK_50                                  ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                                  ;
;  LEDR[0]       ; CLOCK_50                                  ; 8.014  ; 8.014  ; Rise       ; CLOCK_50                                  ;
;  LEDR[1]       ; CLOCK_50                                  ; 9.150  ; 9.150  ; Rise       ; CLOCK_50                                  ;
;  LEDR[2]       ; CLOCK_50                                  ; 8.616  ; 8.616  ; Rise       ; CLOCK_50                                  ;
;  LEDR[3]       ; CLOCK_50                                  ; 8.376  ; 8.376  ; Rise       ; CLOCK_50                                  ;
;  LEDR[4]       ; CLOCK_50                                  ; 9.317  ; 9.317  ; Rise       ; CLOCK_50                                  ;
;  LEDR[5]       ; CLOCK_50                                  ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                                  ;
;  LEDR[6]       ; CLOCK_50                                  ; 9.268  ; 9.268  ; Rise       ; CLOCK_50                                  ;
;  LEDR[7]       ; CLOCK_50                                  ; 9.338  ; 9.338  ; Rise       ; CLOCK_50                                  ;
; PS2_DAT        ; CLOCK_50                                  ; 10.698 ; 10.698 ; Rise       ; CLOCK_50                                  ;
; SRAM_WE_N      ; CLOCK_50                                  ; 8.059  ; 8.059  ; Rise       ; CLOCK_50                                  ;
; SRAM_ADDR[*]   ; counter_clock[2]                          ; 81.216 ; 81.216 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[0]  ; counter_clock[2]                          ; 78.932 ; 78.932 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[1]  ; counter_clock[2]                          ; 80.169 ; 80.169 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[2]  ; counter_clock[2]                          ; 78.862 ; 78.862 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[3]  ; counter_clock[2]                          ; 78.861 ; 78.861 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[4]  ; counter_clock[2]                          ; 79.495 ; 79.495 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[5]  ; counter_clock[2]                          ; 80.077 ; 80.077 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[6]  ; counter_clock[2]                          ; 77.830 ; 77.830 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[7]  ; counter_clock[2]                          ; 78.976 ; 78.976 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[8]  ; counter_clock[2]                          ; 78.513 ; 78.513 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[9]  ; counter_clock[2]                          ; 80.440 ; 80.440 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[10] ; counter_clock[2]                          ; 79.752 ; 79.752 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[11] ; counter_clock[2]                          ; 79.435 ; 79.435 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[12] ; counter_clock[2]                          ; 77.984 ; 77.984 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[13] ; counter_clock[2]                          ; 79.177 ; 79.177 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[14] ; counter_clock[2]                          ; 81.216 ; 81.216 ; Rise       ; counter_clock[2]                          ;
; SRAM_DQ[*]     ; counter_clock[2]                          ; 17.391 ; 17.391 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[0]    ; counter_clock[2]                          ; 13.810 ; 13.810 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[1]    ; counter_clock[2]                          ; 13.372 ; 13.372 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[2]    ; counter_clock[2]                          ; 12.940 ; 12.940 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[3]    ; counter_clock[2]                          ; 14.973 ; 14.973 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[4]    ; counter_clock[2]                          ; 13.900 ; 13.900 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[5]    ; counter_clock[2]                          ; 13.840 ; 13.840 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[6]    ; counter_clock[2]                          ; 13.152 ; 13.152 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[7]    ; counter_clock[2]                          ; 13.902 ; 13.902 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[8]    ; counter_clock[2]                          ; 15.712 ; 15.712 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[9]    ; counter_clock[2]                          ; 15.891 ; 15.891 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[10]   ; counter_clock[2]                          ; 15.335 ; 15.335 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[11]   ; counter_clock[2]                          ; 17.212 ; 17.212 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[12]   ; counter_clock[2]                          ; 17.092 ; 17.092 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[13]   ; counter_clock[2]                          ; 17.130 ; 17.130 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[14]   ; counter_clock[2]                          ; 16.393 ; 16.393 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[15]   ; counter_clock[2]                          ; 17.391 ; 17.391 ; Rise       ; counter_clock[2]                          ;
; SRAM_LB_N      ; counter_clock[2]                          ; 81.297 ; 81.297 ; Rise       ; counter_clock[2]                          ;
; SRAM_UB_N      ; counter_clock[2]                          ; 81.512 ; 81.512 ; Rise       ; counter_clock[2]                          ;
; VGA_B[*]       ; vga_controller:video_controller|clk_25mhz ; 28.146 ; 28.146 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:video_controller|clk_25mhz ; 28.146 ; 28.146 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:video_controller|clk_25mhz ; 27.757 ; 27.757 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:video_controller|clk_25mhz ; 27.850 ; 27.850 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:video_controller|clk_25mhz ; 27.465 ; 27.465 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_G[*]       ; vga_controller:video_controller|clk_25mhz ; 28.082 ; 28.082 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:video_controller|clk_25mhz ; 28.082 ; 28.082 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:video_controller|clk_25mhz ; 27.778 ; 27.778 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:video_controller|clk_25mhz ; 27.801 ; 27.801 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:video_controller|clk_25mhz ; 28.081 ; 28.081 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_HS         ; vga_controller:video_controller|clk_25mhz ; 11.242 ; 11.242 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_R[*]       ; vga_controller:video_controller|clk_25mhz ; 28.078 ; 28.078 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:video_controller|clk_25mhz ; 28.057 ; 28.057 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:video_controller|clk_25mhz ; 28.066 ; 28.066 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:video_controller|clk_25mhz ; 28.078 ; 28.078 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:video_controller|clk_25mhz ; 28.054 ; 28.054 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_VS         ; vga_controller:video_controller|clk_25mhz ; 13.027 ; 13.027 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
+----------------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+----------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port      ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+----------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; HEX0[*]        ; CLOCK_50                                  ; 4.428 ; 4.428 ; Rise       ; CLOCK_50                                  ;
;  HEX0[0]       ; CLOCK_50                                  ; 4.637 ; 4.637 ; Rise       ; CLOCK_50                                  ;
;  HEX0[1]       ; CLOCK_50                                  ; 4.653 ; 4.653 ; Rise       ; CLOCK_50                                  ;
;  HEX0[2]       ; CLOCK_50                                  ; 4.433 ; 4.433 ; Rise       ; CLOCK_50                                  ;
;  HEX0[3]       ; CLOCK_50                                  ; 4.491 ; 4.491 ; Rise       ; CLOCK_50                                  ;
;  HEX0[4]       ; CLOCK_50                                  ; 4.599 ; 4.599 ; Rise       ; CLOCK_50                                  ;
;  HEX0[5]       ; CLOCK_50                                  ; 4.428 ; 4.428 ; Rise       ; CLOCK_50                                  ;
;  HEX0[6]       ; CLOCK_50                                  ; 4.609 ; 4.609 ; Rise       ; CLOCK_50                                  ;
; HEX1[*]        ; CLOCK_50                                  ; 4.748 ; 4.748 ; Rise       ; CLOCK_50                                  ;
;  HEX1[0]       ; CLOCK_50                                  ; 4.899 ; 4.899 ; Rise       ; CLOCK_50                                  ;
;  HEX1[1]       ; CLOCK_50                                  ; 4.912 ; 4.912 ; Rise       ; CLOCK_50                                  ;
;  HEX1[2]       ; CLOCK_50                                  ; 4.936 ; 4.936 ; Rise       ; CLOCK_50                                  ;
;  HEX1[3]       ; CLOCK_50                                  ; 4.955 ; 4.955 ; Rise       ; CLOCK_50                                  ;
;  HEX1[4]       ; CLOCK_50                                  ; 4.748 ; 4.748 ; Rise       ; CLOCK_50                                  ;
;  HEX1[5]       ; CLOCK_50                                  ; 4.883 ; 4.883 ; Rise       ; CLOCK_50                                  ;
;  HEX1[6]       ; CLOCK_50                                  ; 5.136 ; 5.136 ; Rise       ; CLOCK_50                                  ;
; HEX2[*]        ; CLOCK_50                                  ; 4.883 ; 4.883 ; Rise       ; CLOCK_50                                  ;
;  HEX2[0]       ; CLOCK_50                                  ; 4.883 ; 4.883 ; Rise       ; CLOCK_50                                  ;
;  HEX2[1]       ; CLOCK_50                                  ; 5.179 ; 5.179 ; Rise       ; CLOCK_50                                  ;
;  HEX2[2]       ; CLOCK_50                                  ; 5.106 ; 5.106 ; Rise       ; CLOCK_50                                  ;
;  HEX2[3]       ; CLOCK_50                                  ; 5.347 ; 5.347 ; Rise       ; CLOCK_50                                  ;
;  HEX2[4]       ; CLOCK_50                                  ; 5.343 ; 5.343 ; Rise       ; CLOCK_50                                  ;
;  HEX2[5]       ; CLOCK_50                                  ; 5.552 ; 5.552 ; Rise       ; CLOCK_50                                  ;
;  HEX2[6]       ; CLOCK_50                                  ; 5.041 ; 5.041 ; Rise       ; CLOCK_50                                  ;
; HEX3[*]        ; CLOCK_50                                  ; 4.499 ; 4.499 ; Rise       ; CLOCK_50                                  ;
;  HEX3[0]       ; CLOCK_50                                  ; 4.597 ; 4.597 ; Rise       ; CLOCK_50                                  ;
;  HEX3[1]       ; CLOCK_50                                  ; 4.754 ; 4.754 ; Rise       ; CLOCK_50                                  ;
;  HEX3[2]       ; CLOCK_50                                  ; 4.653 ; 4.653 ; Rise       ; CLOCK_50                                  ;
;  HEX3[3]       ; CLOCK_50                                  ; 4.499 ; 4.499 ; Rise       ; CLOCK_50                                  ;
;  HEX3[4]       ; CLOCK_50                                  ; 4.590 ; 4.590 ; Rise       ; CLOCK_50                                  ;
;  HEX3[5]       ; CLOCK_50                                  ; 4.614 ; 4.614 ; Rise       ; CLOCK_50                                  ;
;  HEX3[6]       ; CLOCK_50                                  ; 4.781 ; 4.781 ; Rise       ; CLOCK_50                                  ;
; LEDG[*]        ; CLOCK_50                                  ; 4.146 ; 4.146 ; Rise       ; CLOCK_50                                  ;
;  LEDG[0]       ; CLOCK_50                                  ; 4.200 ; 4.200 ; Rise       ; CLOCK_50                                  ;
;  LEDG[1]       ; CLOCK_50                                  ; 4.207 ; 4.207 ; Rise       ; CLOCK_50                                  ;
;  LEDG[2]       ; CLOCK_50                                  ; 4.146 ; 4.146 ; Rise       ; CLOCK_50                                  ;
;  LEDG[3]       ; CLOCK_50                                  ; 4.463 ; 4.463 ; Rise       ; CLOCK_50                                  ;
;  LEDG[4]       ; CLOCK_50                                  ; 4.353 ; 4.353 ; Rise       ; CLOCK_50                                  ;
;  LEDG[5]       ; CLOCK_50                                  ; 4.560 ; 4.560 ; Rise       ; CLOCK_50                                  ;
;  LEDG[6]       ; CLOCK_50                                  ; 4.569 ; 4.569 ; Rise       ; CLOCK_50                                  ;
;  LEDG[7]       ; CLOCK_50                                  ; 4.329 ; 4.329 ; Rise       ; CLOCK_50                                  ;
; LEDR[*]        ; CLOCK_50                                  ; 4.204 ; 4.204 ; Rise       ; CLOCK_50                                  ;
;  LEDR[0]       ; CLOCK_50                                  ; 4.204 ; 4.204 ; Rise       ; CLOCK_50                                  ;
;  LEDR[1]       ; CLOCK_50                                  ; 4.582 ; 4.582 ; Rise       ; CLOCK_50                                  ;
;  LEDR[2]       ; CLOCK_50                                  ; 4.437 ; 4.437 ; Rise       ; CLOCK_50                                  ;
;  LEDR[3]       ; CLOCK_50                                  ; 4.368 ; 4.368 ; Rise       ; CLOCK_50                                  ;
;  LEDR[4]       ; CLOCK_50                                  ; 4.699 ; 4.699 ; Rise       ; CLOCK_50                                  ;
;  LEDR[5]       ; CLOCK_50                                  ; 5.140 ; 5.140 ; Rise       ; CLOCK_50                                  ;
;  LEDR[6]       ; CLOCK_50                                  ; 4.656 ; 4.656 ; Rise       ; CLOCK_50                                  ;
;  LEDR[7]       ; CLOCK_50                                  ; 4.712 ; 4.712 ; Rise       ; CLOCK_50                                  ;
; PS2_DAT        ; CLOCK_50                                  ; 4.608 ; 4.608 ; Rise       ; CLOCK_50                                  ;
; SRAM_WE_N      ; CLOCK_50                                  ; 4.282 ; 4.282 ; Rise       ; CLOCK_50                                  ;
; SRAM_ADDR[*]   ; counter_clock[2]                          ; 4.256 ; 4.256 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[0]  ; counter_clock[2]                          ; 4.570 ; 4.570 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[1]  ; counter_clock[2]                          ; 5.115 ; 5.115 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[2]  ; counter_clock[2]                          ; 5.135 ; 5.135 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[3]  ; counter_clock[2]                          ; 5.105 ; 5.105 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[4]  ; counter_clock[2]                          ; 5.346 ; 5.346 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[5]  ; counter_clock[2]                          ; 4.468 ; 4.468 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[6]  ; counter_clock[2]                          ; 4.882 ; 4.882 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[7]  ; counter_clock[2]                          ; 4.359 ; 4.359 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[8]  ; counter_clock[2]                          ; 4.661 ; 4.661 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[9]  ; counter_clock[2]                          ; 4.387 ; 4.387 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[10] ; counter_clock[2]                          ; 4.256 ; 4.256 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[11] ; counter_clock[2]                          ; 4.405 ; 4.405 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[12] ; counter_clock[2]                          ; 4.583 ; 4.583 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[13] ; counter_clock[2]                          ; 5.002 ; 5.002 ; Rise       ; counter_clock[2]                          ;
;  SRAM_ADDR[14] ; counter_clock[2]                          ; 4.877 ; 4.877 ; Rise       ; counter_clock[2]                          ;
; SRAM_DQ[*]     ; counter_clock[2]                          ; 4.563 ; 4.563 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[0]    ; counter_clock[2]                          ; 4.921 ; 4.921 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[1]    ; counter_clock[2]                          ; 4.768 ; 4.768 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[2]    ; counter_clock[2]                          ; 4.754 ; 4.754 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[3]    ; counter_clock[2]                          ; 5.135 ; 5.135 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[4]    ; counter_clock[2]                          ; 5.010 ; 5.010 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[5]    ; counter_clock[2]                          ; 4.893 ; 4.893 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[6]    ; counter_clock[2]                          ; 4.593 ; 4.593 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[7]    ; counter_clock[2]                          ; 4.837 ; 4.837 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[8]    ; counter_clock[2]                          ; 4.647 ; 4.647 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[9]    ; counter_clock[2]                          ; 4.563 ; 4.563 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[10]   ; counter_clock[2]                          ; 4.659 ; 4.659 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[11]   ; counter_clock[2]                          ; 4.597 ; 4.597 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[12]   ; counter_clock[2]                          ; 4.680 ; 4.680 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[13]   ; counter_clock[2]                          ; 4.745 ; 4.745 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[14]   ; counter_clock[2]                          ; 4.736 ; 4.736 ; Rise       ; counter_clock[2]                          ;
;  SRAM_DQ[15]   ; counter_clock[2]                          ; 4.768 ; 4.768 ; Rise       ; counter_clock[2]                          ;
; SRAM_LB_N      ; counter_clock[2]                          ; 5.218 ; 5.218 ; Rise       ; counter_clock[2]                          ;
; SRAM_UB_N      ; counter_clock[2]                          ; 5.181 ; 5.181 ; Rise       ; counter_clock[2]                          ;
; VGA_B[*]       ; vga_controller:video_controller|clk_25mhz ; 4.588 ; 4.588 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:video_controller|clk_25mhz ; 4.706 ; 4.706 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:video_controller|clk_25mhz ; 4.784 ; 4.784 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:video_controller|clk_25mhz ; 4.588 ; 4.588 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:video_controller|clk_25mhz ; 4.664 ; 4.664 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_G[*]       ; vga_controller:video_controller|clk_25mhz ; 4.797 ; 4.797 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:video_controller|clk_25mhz ; 4.926 ; 4.926 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:video_controller|clk_25mhz ; 4.797 ; 4.797 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:video_controller|clk_25mhz ; 4.820 ; 4.820 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:video_controller|clk_25mhz ; 4.924 ; 4.924 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_HS         ; vga_controller:video_controller|clk_25mhz ; 4.554 ; 4.554 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_R[*]       ; vga_controller:video_controller|clk_25mhz ; 4.894 ; 4.894 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:video_controller|clk_25mhz ; 4.899 ; 4.899 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:video_controller|clk_25mhz ; 4.906 ; 4.906 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:video_controller|clk_25mhz ; 4.920 ; 4.920 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:video_controller|clk_25mhz ; 4.894 ; 4.894 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
; VGA_VS         ; vga_controller:video_controller|clk_25mhz ; 4.654 ; 4.654 ; Rise       ; vga_controller:video_controller|clk_25mhz ;
+----------------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+-------------------------------------------+-------------------------------------------+--------------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                  ; CLOCK_50                                  ; 3365         ; 0        ; 0        ; 0        ;
; counter_clock[2]                          ; CLOCK_50                                  ; > 2147483647 ; 1        ; 0        ; 0        ;
; vga_controller:video_controller|clk_25mhz ; CLOCK_50                                  ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                  ; counter_clock[2]                          ; 4224         ; 0        ; 0        ; 0        ;
; counter_clock[2]                          ; counter_clock[2]                          ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:video_controller|clk_25mhz ; counter_clock[2]                          ; 1728         ; 0        ; 0        ; 0        ;
; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 3584         ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+-------------------------------------------+-------------------------------------------+--------------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                  ; CLOCK_50                                  ; 3365         ; 0        ; 0        ; 0        ;
; counter_clock[2]                          ; CLOCK_50                                  ; > 2147483647 ; 1        ; 0        ; 0        ;
; vga_controller:video_controller|clk_25mhz ; CLOCK_50                                  ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                  ; counter_clock[2]                          ; 4224         ; 0        ; 0        ; 0        ;
; counter_clock[2]                          ; counter_clock[2]                          ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:video_controller|clk_25mhz ; counter_clock[2]                          ; 1728         ; 0        ; 0        ; 0        ;
; counter_clock[2]                          ; vga_controller:video_controller|clk_25mhz ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:video_controller|clk_25mhz ; vga_controller:video_controller|clk_25mhz ; 3584         ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 31    ; 31   ;
; Unconstrained Input Port Paths  ; 479   ; 479  ;
; Unconstrained Output Ports      ; 93    ; 93   ;
; Unconstrained Output Port Paths ; 6430  ; 6430 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Apr 16 23:24:02 2023
Info: Command: quartus_sta proc -c ProcesadorBase
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ProcesadorBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter_clock[2] counter_clock[2]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name vga_controller:video_controller|clk_25mhz vga_controller:video_controller|clk_25mhz
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -75.285
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -75.285    -10907.298 counter_clock[2] 
    Info (332119):   -74.732    -16170.416 vga_controller:video_controller|clk_25mhz 
    Info (332119):   -71.400     -5690.701 CLOCK_50 
Info (332146): Worst-case hold slack is -2.690
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.690        -5.380 CLOCK_50 
    Info (332119):     0.445         0.000 counter_clock[2] 
    Info (332119):     0.445         0.000 vga_controller:video_controller|clk_25mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1807.736 vga_controller:video_controller|clk_25mhz 
    Info (332119):    -1.631      -782.489 CLOCK_50 
    Info (332119):    -0.611      -196.742 counter_clock[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -27.759
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.759     -4003.501 counter_clock[2] 
    Info (332119):   -27.503     -5828.042 vga_controller:video_controller|clk_25mhz 
    Info (332119):   -26.120     -1852.720 CLOCK_50 
Info (332146): Worst-case hold slack is -1.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.720        -3.440 CLOCK_50 
    Info (332119):     0.215         0.000 counter_clock[2] 
    Info (332119):     0.215         0.000 vga_controller:video_controller|clk_25mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1425.728 vga_controller:video_controller|clk_25mhz 
    Info (332119):    -1.380      -640.380 CLOCK_50 
    Info (332119):    -0.500      -161.000 counter_clock[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4632 megabytes
    Info: Processing ended: Sun Apr 16 23:24:03 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


