// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_axis_video2_TVALID,
        axi_data_18_reload,
        select_ln3150,
        eol_reload,
        s_axis_video2_TDATA,
        s_axis_video2_TREADY,
        s_axis_video2_TKEEP,
        s_axis_video2_TSTRB,
        s_axis_video2_TUSER,
        s_axis_video2_TLAST,
        s_axis_video2_TID,
        s_axis_video2_TDEST,
        axi_data_19_out,
        axi_data_19_out_ap_vld,
        axi_last_23_out,
        axi_last_23_out_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   s_axis_video2_TVALID;
input  [23:0] axi_data_18_reload;
input  [0:0] select_ln3150;
input  [0:0] eol_reload;
input  [23:0] s_axis_video2_TDATA;
output   s_axis_video2_TREADY;
input  [2:0] s_axis_video2_TKEEP;
input  [2:0] s_axis_video2_TSTRB;
input  [0:0] s_axis_video2_TUSER;
input  [0:0] s_axis_video2_TLAST;
input  [0:0] s_axis_video2_TID;
input  [0:0] s_axis_video2_TDEST;
output  [23:0] axi_data_19_out;
output   axi_data_19_out_ap_vld;
output  [0:0] axi_last_23_out;
output   axi_last_23_out_ap_vld;

reg ap_idle;
reg s_axis_video2_TREADY;
reg[23:0] axi_data_19_out;
reg axi_data_19_out_ap_vld;
reg axi_last_23_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] ap_phi_mux_eol_phi_fu_117_p4;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    s_axis_video2_TDATA_blk_n;
reg   [0:0] axi_last_reg_103;
reg   [0:0] eol_reg_114;
reg   [0:0] ap_phi_mux_axi_last_phi_fu_106_p4;
wire    ap_loop_init;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
end

main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_phi_mux_eol_phi_fu_117_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        axi_last_reg_103 <= s_axis_video2_TLAST;
        eol_reg_114 <= s_axis_video2_TLAST;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_phi_mux_eol_phi_fu_117_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_axi_last_phi_fu_106_p4 = select_ln3150;
    end else begin
        ap_phi_mux_axi_last_phi_fu_106_p4 = axi_last_reg_103;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_eol_phi_fu_117_p4 = eol_reload;
    end else begin
        ap_phi_mux_eol_phi_fu_117_p4 = eol_reg_114;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((ap_phi_mux_eol_phi_fu_117_p4 == 1'd0)) begin
            axi_data_19_out = s_axis_video2_TDATA;
        end else if ((ap_loop_init == 1'b1)) begin
            axi_data_19_out = axi_data_18_reload;
        end else begin
            axi_data_19_out = 'bx;
        end
    end else begin
        axi_data_19_out = 'bx;
    end
end

always @ (*) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_phi_mux_eol_phi_fu_117_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state1)))) begin
        axi_data_19_out_ap_vld = 1'b1;
    end else begin
        axi_data_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_phi_mux_eol_phi_fu_117_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        axi_last_23_out_ap_vld = 1'b1;
    end else begin
        axi_last_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_eol_phi_fu_117_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        s_axis_video2_TDATA_blk_n = s_axis_video2_TVALID;
    end else begin
        s_axis_video2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_phi_mux_eol_phi_fu_117_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        s_axis_video2_TREADY = 1'b1;
    end else begin
        s_axis_video2_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((ap_phi_mux_eol_phi_fu_117_p4 == 1'd0) & (s_axis_video2_TVALID == 1'b0)));
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign axi_last_23_out = ap_phi_mux_axi_last_phi_fu_106_p4;

endmodule //main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
