
sweeper.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ff0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b0  0800a180  0800a180  0001a180  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a430  0800a430  000200d8  2**0
                  CONTENTS
  4 .ARM          00000000  0800a430  0800a430  000200d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a430  0800a430  000200d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a430  0800a430  0001a430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a434  0800a434  0001a434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  0800a438  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200d8  2**0
                  CONTENTS
 10 .bss          00000854  200000d8  200000d8  000200d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000092c  2000092c  000200d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001ae8f  00000000  00000000  0002014b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000404d  00000000  00000000  0003afda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001728  00000000  00000000  0003f028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000011d6  00000000  00000000  00040750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00021abf  00000000  00000000  00041926  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001f119  00000000  00000000  000633e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c4bde  00000000  00000000  000824fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000069e8  00000000  00000000  001470dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  0014dac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d8 	.word	0x200000d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a168 	.word	0x0800a168

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000dc 	.word	0x200000dc
 80001cc:	0800a168 	.word	0x0800a168

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <checkStop>:
void (*stopGame)();

char green[] = "green";
char red[] = "red";

void checkStop(volatile uint8_t* string_buffer, uint32_t size) {
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	6039      	str	r1, [r7, #0]
	if (strncmp("stop", (char*)string_buffer, 4) == 0) {
 8000bb6:	2204      	movs	r2, #4
 8000bb8:	6879      	ldr	r1, [r7, #4]
 8000bba:	4806      	ldr	r0, [pc, #24]	; (8000bd4 <checkStop+0x28>)
 8000bbc:	f007 feb0 	bl	8008920 <strncmp>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d102      	bne.n	8000bcc <checkStop+0x20>
		stopGame();
 8000bc6:	4b04      	ldr	r3, [pc, #16]	; (8000bd8 <checkStop+0x2c>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4798      	blx	r3
	}
}
 8000bcc:	bf00      	nop
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	0800a180 	.word	0x0800a180
 8000bd8:	200000f4 	.word	0x200000f4

08000bdc <laptopInterfaceInitialise>:

void laptopInterfaceInitialise(void (*stopGameFunction)()) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
	stopGame = stopGameFunction;
 8000be4:	4a06      	ldr	r2, [pc, #24]	; (8000c00 <laptopInterfaceInitialise+0x24>)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6013      	str	r3, [r2, #0]
	serialInitialise(10, BAUD_115200, &USART1_PORT, &checkStop);
 8000bea:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <laptopInterfaceInitialise+0x28>)
 8000bec:	4a06      	ldr	r2, [pc, #24]	; (8000c08 <laptopInterfaceInitialise+0x2c>)
 8000bee:	2104      	movs	r1, #4
 8000bf0:	200a      	movs	r0, #10
 8000bf2:	f001 f82f 	bl	8001c54 <serialInitialise>
}
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	200000f4 	.word	0x200000f4
 8000c04:	08000bad 	.word	0x08000bad
 8000c08:	2000000c 	.word	0x2000000c

08000c0c <setLaptopGreen>:

void setLaptopGreen() {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
	 volatile uint8_t* ptr = (volatile uint8_t*) green;
 8000c12:	4b05      	ldr	r3, [pc, #20]	; (8000c28 <setLaptopGreen+0x1c>)
 8000c14:	607b      	str	r3, [r7, #4]
	 serialTransmitString(ptr, &USART1_PORT);
 8000c16:	4905      	ldr	r1, [pc, #20]	; (8000c2c <setLaptopGreen+0x20>)
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	f001 f994 	bl	8001f46 <serialTransmitString>
}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	20000000 	.word	0x20000000
 8000c2c:	2000000c 	.word	0x2000000c

08000c30 <setLaptopRed>:

void setLaptopRed() {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
	 volatile uint8_t* ptr = (volatile uint8_t*) red;
 8000c36:	4b05      	ldr	r3, [pc, #20]	; (8000c4c <setLaptopRed+0x1c>)
 8000c38:	607b      	str	r3, [r7, #4]
	 serialTransmitString(ptr, &USART1_PORT);
 8000c3a:	4905      	ldr	r1, [pc, #20]	; (8000c50 <setLaptopRed+0x20>)
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f001 f982 	bl	8001f46 <serialTransmitString>
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000008 	.word	0x20000008
 8000c50:	2000000c 	.word	0x2000000c

08000c54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	db0b      	blt.n	8000c7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c66:	79fb      	ldrb	r3, [r7, #7]
 8000c68:	f003 021f 	and.w	r2, r3, #31
 8000c6c:	4907      	ldr	r1, [pc, #28]	; (8000c8c <__NVIC_EnableIRQ+0x38>)
 8000c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c72:	095b      	lsrs	r3, r3, #5
 8000c74:	2001      	movs	r0, #1
 8000c76:	fa00 f202 	lsl.w	r2, r0, r2
 8000c7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c7e:	bf00      	nop
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	e000e100 	.word	0xe000e100

08000c90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	6039      	str	r1, [r7, #0]
 8000c9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	db0a      	blt.n	8000cba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	490c      	ldr	r1, [pc, #48]	; (8000cdc <__NVIC_SetPriority+0x4c>)
 8000caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cae:	0112      	lsls	r2, r2, #4
 8000cb0:	b2d2      	uxtb	r2, r2
 8000cb2:	440b      	add	r3, r1
 8000cb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cb8:	e00a      	b.n	8000cd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	b2da      	uxtb	r2, r3
 8000cbe:	4908      	ldr	r1, [pc, #32]	; (8000ce0 <__NVIC_SetPriority+0x50>)
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	f003 030f 	and.w	r3, r3, #15
 8000cc6:	3b04      	subs	r3, #4
 8000cc8:	0112      	lsls	r2, r2, #4
 8000cca:	b2d2      	uxtb	r2, r2
 8000ccc:	440b      	add	r3, r1
 8000cce:	761a      	strb	r2, [r3, #24]
}
 8000cd0:	bf00      	nop
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr
 8000cdc:	e000e100 	.word	0xe000e100
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <enable_interrupt>:
// set a default value of NULL so that it won't be called until the
// function pointer is defined
static void (*on_button_press)() = 0x00;

void enable_interrupt()
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ce8:	b672      	cpsid	i
}
 8000cea:	bf00      	nop
    __disable_irq();

    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000cec:	4b10      	ldr	r3, [pc, #64]	; (8000d30 <enable_interrupt+0x4c>)
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	4a0f      	ldr	r2, [pc, #60]	; (8000d30 <enable_interrupt+0x4c>)
 8000cf2:	f043 0301 	orr.w	r3, r3, #1
 8000cf6:	6193      	str	r3, [r2, #24]

    SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI0_PA;
 8000cf8:	4b0e      	ldr	r3, [pc, #56]	; (8000d34 <enable_interrupt+0x50>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	609a      	str	r2, [r3, #8]

    EXTI->RTSR |= EXTI_RTSR_TR0;
 8000cfe:	4b0e      	ldr	r3, [pc, #56]	; (8000d38 <enable_interrupt+0x54>)
 8000d00:	689b      	ldr	r3, [r3, #8]
 8000d02:	4a0d      	ldr	r2, [pc, #52]	; (8000d38 <enable_interrupt+0x54>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	6093      	str	r3, [r2, #8]
    EXTI->IMR |= EXTI_IMR_MR0;
 8000d0a:	4b0b      	ldr	r3, [pc, #44]	; (8000d38 <enable_interrupt+0x54>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a0a      	ldr	r2, [pc, #40]	; (8000d38 <enable_interrupt+0x54>)
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	6013      	str	r3, [r2, #0]

    NVIC_SetPriority(EXTI0_IRQn, -1);
 8000d16:	f04f 31ff 	mov.w	r1, #4294967295
 8000d1a:	2006      	movs	r0, #6
 8000d1c:	f7ff ffb8 	bl	8000c90 <__NVIC_SetPriority>
    NVIC_EnableIRQ(EXTI0_IRQn);
 8000d20:	2006      	movs	r0, #6
 8000d22:	f7ff ff97 	bl	8000c54 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d26:	b662      	cpsie	i
}
 8000d28:	bf00      	nop

    __enable_irq();
}
 8000d2a:	bf00      	nop
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40021000 	.word	0x40021000
 8000d34:	40010000 	.word	0x40010000
 8000d38:	40010400 	.word	0x40010400

08000d3c <initButtonHandler>:

void initButtonHandler(ButtonPressCallback callback)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
    on_button_press = callback;
 8000d44:	4a04      	ldr	r2, [pc, #16]	; (8000d58 <initButtonHandler+0x1c>)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6013      	str	r3, [r2, #0]
}
 8000d4a:	bf00      	nop
 8000d4c:	370c      	adds	r7, #12
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	200000f8 	.word	0x200000f8

08000d5c <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
    // run the button press handler (make sure it is not null first !)
    if (on_button_press != 0x00)
 8000d60:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <EXTI0_IRQHandler+0x24>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d002      	beq.n	8000d6e <EXTI0_IRQHandler+0x12>
    {
        on_button_press();
 8000d68:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <EXTI0_IRQHandler+0x24>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4798      	blx	r3
    }

    // reset the interrupt (so it doesn't keep firing until the next trigger)
    EXTI->PR |= EXTI_PR_PR0;
 8000d6e:	4b05      	ldr	r3, [pc, #20]	; (8000d84 <EXTI0_IRQHandler+0x28>)
 8000d70:	695b      	ldr	r3, [r3, #20]
 8000d72:	4a04      	ldr	r2, [pc, #16]	; (8000d84 <EXTI0_IRQHandler+0x28>)
 8000d74:	f043 0301 	orr.w	r3, r3, #1
 8000d78:	6153      	str	r3, [r2, #20]
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	200000f8 	.word	0x200000f8
 8000d84:	40010400 	.word	0x40010400

08000d88 <calcsin>:

#define PI 3.1415926


void calcsin (int val)
{
 8000d88:	b5b0      	push	{r4, r5, r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
	for (int i=0; i<100; i++)
 8000d90:	2300      	movs	r3, #0
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	e045      	b.n	8000e22 <calcsin+0x9a>
	{
		sine_val[i] = val * ((sin(i*2*PI/100) + 1)*(4096/2));
 8000d96:	6878      	ldr	r0, [r7, #4]
 8000d98:	f7ff fbbc 	bl	8000514 <__aeabi_i2d>
 8000d9c:	4604      	mov	r4, r0
 8000d9e:	460d      	mov	r5, r1
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff fbb5 	bl	8000514 <__aeabi_i2d>
 8000daa:	a327      	add	r3, pc, #156	; (adr r3, 8000e48 <calcsin+0xc0>)
 8000dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000db0:	f7ff fc1a 	bl	80005e8 <__aeabi_dmul>
 8000db4:	4602      	mov	r2, r0
 8000db6:	460b      	mov	r3, r1
 8000db8:	4610      	mov	r0, r2
 8000dba:	4619      	mov	r1, r3
 8000dbc:	f04f 0200 	mov.w	r2, #0
 8000dc0:	4b1d      	ldr	r3, [pc, #116]	; (8000e38 <calcsin+0xb0>)
 8000dc2:	f7ff fd3b 	bl	800083c <__aeabi_ddiv>
 8000dc6:	4602      	mov	r2, r0
 8000dc8:	460b      	mov	r3, r1
 8000dca:	ec43 2b17 	vmov	d7, r2, r3
 8000dce:	eeb0 0a47 	vmov.f32	s0, s14
 8000dd2:	eef0 0a67 	vmov.f32	s1, s15
 8000dd6:	f008 f987 	bl	80090e8 <sin>
 8000dda:	ec51 0b10 	vmov	r0, r1, d0
 8000dde:	f04f 0200 	mov.w	r2, #0
 8000de2:	4b16      	ldr	r3, [pc, #88]	; (8000e3c <calcsin+0xb4>)
 8000de4:	f7ff fa4a 	bl	800027c <__adddf3>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	4610      	mov	r0, r2
 8000dee:	4619      	mov	r1, r3
 8000df0:	f04f 0200 	mov.w	r2, #0
 8000df4:	4b12      	ldr	r3, [pc, #72]	; (8000e40 <calcsin+0xb8>)
 8000df6:	f7ff fbf7 	bl	80005e8 <__aeabi_dmul>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	460b      	mov	r3, r1
 8000dfe:	4620      	mov	r0, r4
 8000e00:	4629      	mov	r1, r5
 8000e02:	f7ff fbf1 	bl	80005e8 <__aeabi_dmul>
 8000e06:	4602      	mov	r2, r0
 8000e08:	460b      	mov	r3, r1
 8000e0a:	4610      	mov	r0, r2
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	f7ff fead 	bl	8000b6c <__aeabi_d2uiz>
 8000e12:	4602      	mov	r2, r0
 8000e14:	490b      	ldr	r1, [pc, #44]	; (8000e44 <calcsin+0xbc>)
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i=0; i<100; i++)
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	2b63      	cmp	r3, #99	; 0x63
 8000e26:	ddb6      	ble.n	8000d96 <calcsin+0xe>
	}
}
 8000e28:	bf00      	nop
 8000e2a:	bf00      	nop
 8000e2c:	3710      	adds	r7, #16
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bdb0      	pop	{r4, r5, r7, pc}
 8000e32:	bf00      	nop
 8000e34:	f3af 8000 	nop.w
 8000e38:	40590000 	.word	0x40590000
 8000e3c:	3ff00000 	.word	0x3ff00000
 8000e40:	40a00000 	.word	0x40a00000
 8000e44:	20000100 	.word	0x20000100
 8000e48:	4d12d84a 	.word	0x4d12d84a
 8000e4c:	400921fb 	.word	0x400921fb

08000e50 <get_buzzer>:

uint32_t get_buzzer()
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
	return val;
 8000e54:	4b03      	ldr	r3, [pc, #12]	; (8000e64 <get_buzzer+0x14>)
 8000e56:	681b      	ldr	r3, [r3, #0]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	200000fc 	.word	0x200000fc

08000e68 <toggleBuzzer>:

void toggleBuzzer(DAC_HandleTypeDef hdac1){
 8000e68:	b084      	sub	sp, #16
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b082      	sub	sp, #8
 8000e6e:	af02      	add	r7, sp, #8
 8000e70:	f107 0c08 	add.w	ip, r7, #8
 8000e74:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if (!val)
 8000e78:	4b0f      	ldr	r3, [pc, #60]	; (8000eb8 <toggleBuzzer+0x50>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d103      	bne.n	8000e88 <toggleBuzzer+0x20>
	{
		val = 1;
 8000e80:	4b0d      	ldr	r3, [pc, #52]	; (8000eb8 <toggleBuzzer+0x50>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	e002      	b.n	8000e8e <toggleBuzzer+0x26>
	}
	else
	{
		val = 0;
 8000e88:	4b0b      	ldr	r3, [pc, #44]	; (8000eb8 <toggleBuzzer+0x50>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
	}

	calcsin(val);
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <toggleBuzzer+0x50>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff ff78 	bl	8000d88 <calcsin>
	HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, sine_val, 100, DAC_ALIGN_12B_R);
 8000e98:	2300      	movs	r3, #0
 8000e9a:	9300      	str	r3, [sp, #0]
 8000e9c:	2364      	movs	r3, #100	; 0x64
 8000e9e:	4a07      	ldr	r2, [pc, #28]	; (8000ebc <toggleBuzzer+0x54>)
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	f107 0008 	add.w	r0, r7, #8
 8000ea6:	f002 ffa5 	bl	8003df4 <HAL_DAC_Start_DMA>
}
 8000eaa:	bf00      	nop
 8000eac:	46bd      	mov	sp, r7
 8000eae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000eb2:	b004      	add	sp, #16
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	200000fc 	.word	0x200000fc
 8000ebc:	20000100 	.word	0x20000100

08000ec0 <set_pan>:
{
	return pan.position;
}

uint8_t set_pan(uint16_t pwmVal)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	80fb      	strh	r3, [r7, #6]
	if (pwmVal < 0 || pwmVal > 2000)
 8000eca:	88fb      	ldrh	r3, [r7, #6]
 8000ecc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000ed0:	d901      	bls.n	8000ed6 <set_pan+0x16>
	{
		return 1;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e008      	b.n	8000ee8 <set_pan+0x28>
	}

	pan.position = pwmVal;
 8000ed6:	4a07      	ldr	r2, [pc, #28]	; (8000ef4 <set_pan+0x34>)
 8000ed8:	88fb      	ldrh	r3, [r7, #6]
 8000eda:	8093      	strh	r3, [r2, #4]
	pan.controlTimer->Instance->CCR2 = pwmVal;
 8000edc:	4b05      	ldr	r3, [pc, #20]	; (8000ef4 <set_pan+0x34>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	88fa      	ldrh	r2, [r7, #6]
 8000ee4:	639a      	str	r2, [r3, #56]	; 0x38
	return 0;
 8000ee6:	2300      	movs	r3, #0
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr
 8000ef4:	20000290 	.word	0x20000290

08000ef8 <set_tilt>:

uint8_t set_tilt(uint16_t pwmVal)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	80fb      	strh	r3, [r7, #6]
	if (pwmVal < 0 || pwmVal > 2000)
 8000f02:	88fb      	ldrh	r3, [r7, #6]
 8000f04:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000f08:	d901      	bls.n	8000f0e <set_tilt+0x16>
	{
		return 1;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e008      	b.n	8000f20 <set_tilt+0x28>
	}

	tilt.position = pwmVal;
 8000f0e:	4a07      	ldr	r2, [pc, #28]	; (8000f2c <set_tilt+0x34>)
 8000f10:	88fb      	ldrh	r3, [r7, #6]
 8000f12:	8093      	strh	r3, [r2, #4]
	tilt.controlTimer->Instance->CCR1 = pwmVal;
 8000f14:	4b05      	ldr	r3, [pc, #20]	; (8000f2c <set_tilt+0x34>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	88fa      	ldrh	r2, [r7, #6]
 8000f1c:	635a      	str	r2, [r3, #52]	; 0x34
	return 0;
 8000f1e:	2300      	movs	r3, #0
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr
 8000f2c:	20000298 	.word	0x20000298

08000f30 <transfer_array_data>:

void transfer_array_data(uint16_t *sourceArray, uint16_t *targetArray, uint16_t elements)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b087      	sub	sp, #28
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	80fb      	strh	r3, [r7, #6]
	for(int c = 0; c < elements;c++)
 8000f3e:	2300      	movs	r3, #0
 8000f40:	617b      	str	r3, [r7, #20]
 8000f42:	e00c      	b.n	8000f5e <transfer_array_data+0x2e>
	{
		targetArray[c] = sourceArray[c];
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	68fa      	ldr	r2, [r7, #12]
 8000f4a:	441a      	add	r2, r3
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	68b9      	ldr	r1, [r7, #8]
 8000f52:	440b      	add	r3, r1
 8000f54:	8812      	ldrh	r2, [r2, #0]
 8000f56:	801a      	strh	r2, [r3, #0]
	for(int c = 0; c < elements;c++)
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	617b      	str	r3, [r7, #20]
 8000f5e:	88fb      	ldrh	r3, [r7, #6]
 8000f60:	697a      	ldr	r2, [r7, #20]
 8000f62:	429a      	cmp	r2, r3
 8000f64:	dbee      	blt.n	8000f44 <transfer_array_data+0x14>
	}
	return;
 8000f66:	bf00      	nop
}
 8000f68:	371c      	adds	r7, #28
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
	...

08000f74 <setup_sweeper>:

void setup_sweeper(I2C_HandleTypeDef *hi2c1, SPI_HandleTypeDef *hspi1, TIM_HandleTypeDef *htim1, TIM_HandleTypeDef *htim2, PCD_HandleTypeDef *hpcd_USB_FS)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
 8000f80:	603b      	str	r3, [r7, #0]
	// enable clocks
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 8000f82:	4b1b      	ldr	r3, [pc, #108]	; (8000ff0 <setup_sweeper+0x7c>)
 8000f84:	695b      	ldr	r3, [r3, #20]
 8000f86:	4a1a      	ldr	r2, [pc, #104]	; (8000ff0 <setup_sweeper+0x7c>)
 8000f88:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 8000f8c:	6153      	str	r3, [r2, #20]

	//SerialInitialise(BAUD_115200, &USART1_PORT, 0x00);

	HAL_TIM_PWM_Start(htim2, TIM_CHANNEL_1);
 8000f8e:	2100      	movs	r1, #0
 8000f90:	6838      	ldr	r0, [r7, #0]
 8000f92:	f005 ff21 	bl	8006dd8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim2, TIM_CHANNEL_2);
 8000f96:	2104      	movs	r1, #4
 8000f98:	6838      	ldr	r0, [r7, #0]
 8000f9a:	f005 ff1d 	bl	8006dd8 <HAL_TIM_PWM_Start>

	HAL_TIM_IC_Start_IT(htim1, TIM_CHANNEL_1);
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f006 f87b 	bl	800709c <HAL_TIM_IC_Start_IT>

	// TIM 2 is setup with a prescaler that makes 1 count = 1 microsecond
	// Even with HAL, you can still set the values yourself
	TIM2->ARR = 20000; // 20000 = 20ms, which is the desired clock period for servos
 8000fa6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000faa:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000fae:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CR1 |= TIM_CR1_ARPE; // this makes the timing not change until the next pulse is finished
 8000fb0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fbe:	6013      	str	r3, [r2, #0]

	// note: for PWM if you continually change the clock period
	// you can get unexpected results. To remove this, set ARPE so that the
	// ARR settings are not activated until the next cycle.

	initialise_ptu_i2c(hi2c1);
 8000fc0:	68f8      	ldr	r0, [r7, #12]
 8000fc2:	f000 fd9f 	bl	8001b04 <initialise_ptu_i2c>
//	uint8_t reset_value = 0x00;
//	return_value = HAL_I2C_Mem_Write(hi2c1, LIDAR_WR, 0x00, 1, &reset_value, 1, 10);


	// set the servos to their starting positions
	pan.controlTimer = htim2;
 8000fc6:	4a0b      	ldr	r2, [pc, #44]	; (8000ff4 <setup_sweeper+0x80>)
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	6013      	str	r3, [r2, #0]
	tilt.controlTimer = htim2;
 8000fcc:	4a0a      	ldr	r2, [pc, #40]	; (8000ff8 <setup_sweeper+0x84>)
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	6013      	str	r3, [r2, #0]

	set_pan(STARTING_OFFSET_HORI);
 8000fd2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fd6:	f7ff ff73 	bl	8000ec0 <set_pan>
	set_tilt(STARTING_OFFSET_VERT);
 8000fda:	f240 50aa 	movw	r0, #1450	; 0x5aa
 8000fde:	f7ff ff8b 	bl	8000ef8 <set_tilt>

	HAL_Delay(100);
 8000fe2:	2064      	movs	r0, #100	; 0x64
 8000fe4:	f001 fce4 	bl	80029b0 <HAL_Delay>


}
 8000fe8:	bf00      	nop
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	20000290 	.word	0x20000290
 8000ff8:	20000298 	.word	0x20000298

08000ffc <sweep>:

void sweep(uint16_t *previousReadings, uint16_t *output)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b09a      	sub	sp, #104	; 0x68
 8001000:	af02      	add	r7, sp, #8
 8001002:	6078      	str	r0, [r7, #4]
 8001004:	6039      	str	r1, [r7, #0]
	uint16_t step_increment = DEGREES_PER_STEP * PWM_PER_DEGREE;
 8001006:	230b      	movs	r3, #11
 8001008:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	uint16_t starting_pwm = STARTING_OFFSET_HORI - (step_increment * READINGS_PER_SWEEP) / 2;
 800100c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001010:	461a      	mov	r2, r3
 8001012:	011b      	lsls	r3, r3, #4
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	b29b      	uxth	r3, r3
 800101a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800101e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	uint16_t finishing_pwm = STARTING_OFFSET_HORI + (step_increment * READINGS_PER_SWEEP) / 2;
 8001022:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001026:	461a      	mov	r2, r3
 8001028:	0112      	lsls	r2, r2, #4
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	b29b      	uxth	r3, r3
 8001030:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001034:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

	// OPERATIONAL
	uint16_t current_pwm;
	uint8_t string_to_send[64];
	uint16_t delta;
	uint8_t thresholdBreachCount = 0;
 8001038:	2300      	movs	r3, #0
 800103a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	// set the servos to the starting position
	//SerialOutputString("############\r\n", &USART1_PORT);
	set_tilt(STARTING_OFFSET_VERT);
 800103e:	f240 50aa 	movw	r0, #1450	; 0x5aa
 8001042:	f7ff ff59 	bl	8000ef8 <set_tilt>
	set_pan(starting_pwm);
 8001046:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff ff38 	bl	8000ec0 <set_pan>
	HAL_Delay(DEGREE_TRAVERSE_MS * DEGREES_OF_SWEEP * RESET_DELAY_FACTOR);
 8001050:	f44f 70b4 	mov.w	r0, #360	; 0x168
 8001054:	f001 fcac 	bl	80029b0 <HAL_Delay>

//	sprintf(string_to_send, "---{%hu}---\r\n", previousReadings[READINGS_PER_SWEEP - 1]);
//	SerialOutputString(string_to_send, &USART1_PORT);


	for(int i = 1; i < READINGS_PER_SWEEP; i++) // DO NOT CHANGE i TO 0, ITS A COCONUT.png situation
 8001058:	2301      	movs	r3, #1
 800105a:	65bb      	str	r3, [r7, #88]	; 0x58
 800105c:	e069      	b.n	8001132 <sweep+0x136>
	{
		current_pwm = starting_pwm + step_increment * i;
 800105e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001060:	b29b      	uxth	r3, r3
 8001062:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8001066:	fb12 f303 	smulbb	r3, r2, r3
 800106a:	b29a      	uxth	r2, r3
 800106c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001070:	4413      	add	r3, r2
 8001072:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

		set_pan(current_pwm);
 8001076:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff ff20 	bl	8000ec0 <set_pan>

		HAL_Delay(DEGREE_TRAVERSE_MS * DEGREES_PER_STEP * SWEEP_DELAY_FACTOR);
 8001080:	201e      	movs	r0, #30
 8001082:	f001 fc95 	bl	80029b0 <HAL_Delay>
		output[i] = last_period;
 8001086:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	683a      	ldr	r2, [r7, #0]
 800108c:	4413      	add	r3, r2
 800108e:	4a2c      	ldr	r2, [pc, #176]	; (8001140 <sweep+0x144>)
 8001090:	8812      	ldrh	r2, [r2, #0]
 8001092:	801a      	strh	r2, [r3, #0]

		if (previousReadings != NULL)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d035      	beq.n	8001106 <sweep+0x10a>
		{
			delta = abs(output[i]-previousReadings[i]);
 800109a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	683a      	ldr	r2, [r7, #0]
 80010a0:	4413      	add	r3, r2
 80010a2:	881b      	ldrh	r3, [r3, #0]
 80010a4:	4619      	mov	r1, r3
 80010a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	687a      	ldr	r2, [r7, #4]
 80010ac:	4413      	add	r3, r2
 80010ae:	881b      	ldrh	r3, [r3, #0]
 80010b0:	1acb      	subs	r3, r1, r3
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	bfb8      	it	lt
 80010b6:	425b      	neglt	r3, r3
 80010b8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

			sprintf(string_to_send, "[%hu] : {%hu vs %hu} --> [%hu]\r\n",i, output[i], previousReadings[i], delta);
 80010bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	683a      	ldr	r2, [r7, #0]
 80010c2:	4413      	add	r3, r2
 80010c4:	881b      	ldrh	r3, [r3, #0]
 80010c6:	4619      	mov	r1, r3
 80010c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	687a      	ldr	r2, [r7, #4]
 80010ce:	4413      	add	r3, r2
 80010d0:	881b      	ldrh	r3, [r3, #0]
 80010d2:	461a      	mov	r2, r3
 80010d4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80010d8:	f107 000c 	add.w	r0, r7, #12
 80010dc:	9301      	str	r3, [sp, #4]
 80010de:	9200      	str	r2, [sp, #0]
 80010e0:	460b      	mov	r3, r1
 80010e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80010e4:	4917      	ldr	r1, [pc, #92]	; (8001144 <sweep+0x148>)
 80010e6:	f007 fbf3 	bl	80088d0 <siprintf>
			//SerialOutputString(string_to_send, &USART1_PORT);

			if (delta > THRESHOLD_VALUE)
 80010ea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80010ee:	2b64      	cmp	r3, #100	; 0x64
 80010f0:	d905      	bls.n	80010fe <sweep+0x102>
			{
				thresholdBreachCount++;
 80010f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80010f6:	3301      	adds	r3, #1
 80010f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80010fc:	e00f      	b.n	800111e <sweep+0x122>
			}
			else
			{
				thresholdBreachCount = 0;
 80010fe:	2300      	movs	r3, #0
 8001100:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001104:	e00b      	b.n	800111e <sweep+0x122>
			}
		}
		else
		{
			sprintf(string_to_send, "{%hu}\r\n", output[i]);
 8001106:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	683a      	ldr	r2, [r7, #0]
 800110c:	4413      	add	r3, r2
 800110e:	881b      	ldrh	r3, [r3, #0]
 8001110:	461a      	mov	r2, r3
 8001112:	f107 030c 	add.w	r3, r7, #12
 8001116:	490c      	ldr	r1, [pc, #48]	; (8001148 <sweep+0x14c>)
 8001118:	4618      	mov	r0, r3
 800111a:	f007 fbd9 	bl	80088d0 <siprintf>
			//SerialOutputString(string_to_send, &USART1_PORT);
		}
		if (thresholdBreachCount >= BREACHES)
 800111e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001122:	2b04      	cmp	r3, #4
 8001124:	d902      	bls.n	800112c <sweep+0x130>
		{
			//SerialOutputString("Breach Limit Reached!!!\r\n", &USART1_PORT);

			set_detected();
 8001126:	f001 fa09 	bl	800253c <set_detected>
 800112a:	e005      	b.n	8001138 <sweep+0x13c>
	for(int i = 1; i < READINGS_PER_SWEEP; i++) // DO NOT CHANGE i TO 0, ITS A COCONUT.png situation
 800112c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800112e:	3301      	adds	r3, #1
 8001130:	65bb      	str	r3, [r7, #88]	; 0x58
 8001132:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001134:	2b3b      	cmp	r3, #59	; 0x3b
 8001136:	dd92      	ble.n	800105e <sweep+0x62>
			return;
		}
	}
}
 8001138:	3760      	adds	r7, #96	; 0x60
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	200002a6 	.word	0x200002a6
 8001144:	0800a188 	.word	0x0800a188
 8001148:	0800a1ac 	.word	0x0800a1ac

0800114c <sweep_routine>:
	}

}

void sweep_routine()
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b0bc      	sub	sp, #240	; 0xf0
 8001150:	af00      	add	r7, sp, #0
	uint16_t previousSet[READINGS_PER_SWEEP];
	previousSet[0] = 0;
 8001152:	2300      	movs	r3, #0
 8001154:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
//		memcpy(previousSet, currentSet, sizeof(previousSet));
////		omni_sweep(LR, &previousSet, &currentSet);
////		*previousSet = &currentSet;
//	}

	sweep(NULL, &previousSet);
 8001158:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800115c:	4619      	mov	r1, r3
 800115e:	2000      	movs	r0, #0
 8001160:	f7ff ff4c 	bl	8000ffc <sweep>


	while (get_status() == RED)
 8001164:	e00d      	b.n	8001182 <sweep_routine+0x36>
	{
		sweep(&previousSet, &currentSet);
 8001166:	463a      	mov	r2, r7
 8001168:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800116c:	4611      	mov	r1, r2
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff ff44 	bl	8000ffc <sweep>
		transfer_array_data(&currentSet, &previousSet, READINGS_PER_SWEEP);
 8001174:	f107 0178 	add.w	r1, r7, #120	; 0x78
 8001178:	463b      	mov	r3, r7
 800117a:	223c      	movs	r2, #60	; 0x3c
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff fed7 	bl	8000f30 <transfer_array_data>
	while (get_status() == RED)
 8001182:	f001 f9ab 	bl	80024dc <get_status>
 8001186:	4603      	mov	r3, r0
 8001188:	2b02      	cmp	r3, #2
 800118a:	d0ec      	beq.n	8001166 <sweep_routine+0x1a>
	}

}
 800118c:	bf00      	nop
 800118e:	bf00      	nop
 8001190:	37f0      	adds	r7, #240	; 0xf0
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08c      	sub	sp, #48	; 0x30
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	uint8_t buffer[32];
	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a17      	ldr	r2, [pc, #92]	; (8001204 <HAL_TIM_IC_CaptureCallback+0x6c>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d127      	bne.n	80011fa <HAL_TIM_IC_CaptureCallback+0x62>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	7f1b      	ldrb	r3, [r3, #28]
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d123      	bne.n	80011fa <HAL_TIM_IC_CaptureCallback+0x62>
	{
		uint16_t IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80011b2:	2100      	movs	r1, #0
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f006 fc4d 	bl	8007a54 <HAL_TIM_ReadCapturedValue>
 80011ba:	4603      	mov	r3, r0
 80011bc:	85fb      	strh	r3, [r7, #46]	; 0x2e

		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == 1)
 80011be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011c6:	f003 fad5 	bl	8004774 <HAL_GPIO_ReadPin>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d103      	bne.n	80011d8 <HAL_TIM_IC_CaptureCallback+0x40>
			rise_time = IC_Val1;
 80011d0:	4a0d      	ldr	r2, [pc, #52]	; (8001208 <HAL_TIM_IC_CaptureCallback+0x70>)
 80011d2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80011d4:	8013      	strh	r3, [r2, #0]
 80011d6:	e006      	b.n	80011e6 <HAL_TIM_IC_CaptureCallback+0x4e>
		else
			last_period = IC_Val1 - rise_time;
 80011d8:	4b0b      	ldr	r3, [pc, #44]	; (8001208 <HAL_TIM_IC_CaptureCallback+0x70>)
 80011da:	881b      	ldrh	r3, [r3, #0]
 80011dc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	b29a      	uxth	r2, r3
 80011e2:	4b0a      	ldr	r3, [pc, #40]	; (800120c <HAL_TIM_IC_CaptureCallback+0x74>)
 80011e4:	801a      	strh	r2, [r3, #0]

		diff = IC_Val1 - last_capture;
 80011e6:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <HAL_TIM_IC_CaptureCallback+0x78>)
 80011e8:	881b      	ldrh	r3, [r3, #0]
 80011ea:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	b29a      	uxth	r2, r3
 80011f0:	4b08      	ldr	r3, [pc, #32]	; (8001214 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80011f2:	801a      	strh	r2, [r3, #0]
		last_capture = IC_Val1;
 80011f4:	4a06      	ldr	r2, [pc, #24]	; (8001210 <HAL_TIM_IC_CaptureCallback+0x78>)
 80011f6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80011f8:	8013      	strh	r3, [r2, #0]
	}
}
 80011fa:	bf00      	nop
 80011fc:	3730      	adds	r7, #48	; 0x30
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40012c00 	.word	0x40012c00
 8001208:	200002a4 	.word	0x200002a4
 800120c:	200002a6 	.word	0x200002a6
 8001210:	200002a0 	.word	0x200002a0
 8001214:	200002a2 	.word	0x200002a2

08001218 <toggleLEDs>:

	uint16_t *led_output_registers = ((uint16_t *)&(GPIOE->MODER)) + 1;
	*led_output_registers = 0x5555;
}

void toggleLEDs(uint8_t bitmap) {
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
	*(((uint8_t*)&(GPIOE->ODR)) + 1) = (*(((uint8_t*)&(GPIOE->ODR)) + 1)) ^ bitmap;
 8001222:	4b06      	ldr	r3, [pc, #24]	; (800123c <toggleLEDs+0x24>)
 8001224:	781a      	ldrb	r2, [r3, #0]
 8001226:	4905      	ldr	r1, [pc, #20]	; (800123c <toggleLEDs+0x24>)
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	4053      	eors	r3, r2
 800122c:	b2db      	uxtb	r3, r3
 800122e:	700b      	strb	r3, [r1, #0]
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr
 800123c:	48001015 	.word	0x48001015

08001240 <toggle>:

void toggle(void){
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
	toggleLEDs(0b11111111);
 8001244:	20ff      	movs	r0, #255	; 0xff
 8001246:	f7ff ffe7 	bl	8001218 <toggleLEDs>
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
	...

08001250 <enable_clocks>:

void enable_clocks()
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
    RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 8001254:	4b05      	ldr	r3, [pc, #20]	; (800126c <enable_clocks+0x1c>)
 8001256:	695b      	ldr	r3, [r3, #20]
 8001258:	4a04      	ldr	r2, [pc, #16]	; (800126c <enable_clocks+0x1c>)
 800125a:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 800125e:	6153      	str	r3, [r2, #20]
}
 8001260:	bf00      	nop
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40021000 	.word	0x40021000

08001270 <green_routine>:

void green_routine()
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
	// set display to be green
	// wait proportional to pot value
	//HAL_Delay(1000);
	// set oneshot timer to end sweep
	//uint32_t readValue = Potentiometer_Read();
	toggle();
 8001274:	f7ff ffe4 	bl	8001240 <toggle>
	setLaptopGreen();
 8001278:	f7ff fcc8 	bl	8000c0c <setLaptopGreen>
	setDelay(&DelayTIM4, 5000, &red_routine);
 800127c:	4a04      	ldr	r2, [pc, #16]	; (8001290 <green_routine+0x20>)
 800127e:	f241 3188 	movw	r1, #5000	; 0x1388
 8001282:	4804      	ldr	r0, [pc, #16]	; (8001294 <green_routine+0x24>)
 8001284:	f001 faf0 	bl	8002868 <setDelay>
	set_green();
 8001288:	f001 f940 	bl	800250c <set_green>
}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}
 8001290:	08001299 	.word	0x08001299
 8001294:	20000068 	.word	0x20000068

08001298 <red_routine>:

void red_routine()
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
	set_red();
 800129c:	f001 f942 	bl	8002524 <set_red>
	setLaptopRed();
 80012a0:	f7ff fcc6 	bl	8000c30 <setLaptopRed>
	// set oneshot timer to end sweep
	//uint32_t readValue = Potentiometer_Read();
//	uint32_t cleanedValue;
//	cleanedValue = (readvalue/4294967296)

	setDelay(&DelayTIM4, 20000, &green_routine);
 80012a4:	4a04      	ldr	r2, [pc, #16]	; (80012b8 <red_routine+0x20>)
 80012a6:	f644 6120 	movw	r1, #20000	; 0x4e20
 80012aa:	4804      	ldr	r0, [pc, #16]	; (80012bc <red_routine+0x24>)
 80012ac:	f001 fadc 	bl	8002868 <setDelay>
	toggle();
 80012b0:	f7ff ffc6 	bl	8001240 <toggle>

}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	08001271 	.word	0x08001271
 80012bc:	20000068 	.word	0x20000068

080012c0 <finished_routine>:

void finished_routine() {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
	stopTimer(&DelayTIM4);
 80012c4:	4803      	ldr	r0, [pc, #12]	; (80012d4 <finished_routine+0x14>)
 80012c6:	f001 fab9 	bl	800283c <stopTimer>
	set_finished();
 80012ca:	f001 f943 	bl	8002554 <set_finished>
	return;
 80012ce:	bf00      	nop
}
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000068 	.word	0x20000068

080012d8 <setup_routine>:



void setup_routine()
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af02      	add	r7, sp, #8
	set_setup();
 80012de:	f001 f909 	bl	80024f4 <set_setup>
	setup_sweeper(&hi2c1, &hspi1, &htim1, &htim2, &hpcd_USB_FS);
 80012e2:	4b0d      	ldr	r3, [pc, #52]	; (8001318 <setup_routine+0x40>)
 80012e4:	9300      	str	r3, [sp, #0]
 80012e6:	4b0d      	ldr	r3, [pc, #52]	; (800131c <setup_routine+0x44>)
 80012e8:	4a0d      	ldr	r2, [pc, #52]	; (8001320 <setup_routine+0x48>)
 80012ea:	490e      	ldr	r1, [pc, #56]	; (8001324 <setup_routine+0x4c>)
 80012ec:	480e      	ldr	r0, [pc, #56]	; (8001328 <setup_routine+0x50>)
 80012ee:	f7ff fe41 	bl	8000f74 <setup_sweeper>
	timerInitialise(&DelayTIM4);
 80012f2:	480e      	ldr	r0, [pc, #56]	; (800132c <setup_routine+0x54>)
 80012f4:	f001 fa17 	bl	8002726 <timerInitialise>
	HAL_TIM_Base_Start(&htim3);
 80012f8:	480d      	ldr	r0, [pc, #52]	; (8001330 <setup_routine+0x58>)
 80012fa:	f005 fcb3 	bl	8006c64 <HAL_TIM_Base_Start>
	laptopInterfaceInitialise(&finished_routine);
 80012fe:	480d      	ldr	r0, [pc, #52]	; (8001334 <setup_routine+0x5c>)
 8001300:	f7ff fc6c 	bl	8000bdc <laptopInterfaceInitialise>
	enable_interrupt();
 8001304:	f7ff fcee 	bl	8000ce4 <enable_interrupt>
	enable_clocks();
 8001308:	f7ff ffa2 	bl	8001250 <enable_clocks>
	initButtonHandler(&green_routine);
 800130c:	480a      	ldr	r0, [pc, #40]	; (8001338 <setup_routine+0x60>)
 800130e:	f7ff fd15 	bl	8000d3c <initButtonHandler>
}
 8001312:	bf00      	nop
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	200004ec 	.word	0x200004ec
 800131c:	20000454 	.word	0x20000454
 8001320:	20000408 	.word	0x20000408
 8001324:	200003a4 	.word	0x200003a4
 8001328:	20000350 	.word	0x20000350
 800132c:	20000068 	.word	0x20000068
 8001330:	200004a0 	.word	0x200004a0
 8001334:	080012c1 	.word	0x080012c1
 8001338:	08001271 	.word	0x08001271

0800133c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001342:	f001 facf 	bl	80028e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001346:	f000 f859 	bl	80013fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800134a:	f000 fb47 	bl	80019dc <MX_GPIO_Init>
  MX_DMA_Init();
 800134e:	f000 fb27 	bl	80019a0 <MX_DMA_Init>
  MX_I2C1_Init();
 8001352:	f000 f95b 	bl	800160c <MX_I2C1_Init>
  MX_SPI1_Init();
 8001356:	f000 f999 	bl	800168c <MX_SPI1_Init>
  MX_USB_PCD_Init();
 800135a:	f000 faff 	bl	800195c <MX_USB_PCD_Init>
  MX_TIM2_Init();
 800135e:	f000 fa49 	bl	80017f4 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001362:	f000 f9d1 	bl	8001708 <MX_TIM1_Init>
  MX_DAC_Init();
 8001366:	f000 f91f 	bl	80015a8 <MX_DAC_Init>
  MX_TIM3_Init();
 800136a:	f000 faa9 	bl	80018c0 <MX_TIM3_Init>
  MX_ADC1_Init();
 800136e:	f000 f8ab 	bl	80014c8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 8001372:	481f      	ldr	r0, [pc, #124]	; (80013f0 <main+0xb4>)
 8001374:	f001 fd20 	bl	8002db8 <HAL_ADC_Start>
  /* USER CODE BEGIN WHILE */




	setup_routine();
 8001378:	f7ff ffae 	bl	80012d8 <setup_routine>
	//toggleBuzzer(hdac);
	while (1) {
		uint32_t readValue = Potentiometer_Read();
 800137c:	f000 fbb2 	bl	8001ae4 <Potentiometer_Read>
 8001380:	4603      	mov	r3, r0
 8001382:	607b      	str	r3, [r7, #4]
		switch(get_status()) {
 8001384:	f001 f8aa 	bl	80024dc <get_status>
 8001388:	4603      	mov	r3, r0
 800138a:	2b04      	cmp	r3, #4
 800138c:	d8f6      	bhi.n	800137c <main+0x40>
 800138e:	a201      	add	r2, pc, #4	; (adr r2, 8001394 <main+0x58>)
 8001390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001394:	0800137d 	.word	0x0800137d
 8001398:	080013cf 	.word	0x080013cf
 800139c:	080013b1 	.word	0x080013b1
 80013a0:	080013b7 	.word	0x080013b7
 80013a4:	080013a9 	.word	0x080013a9
			case FINISHED:
				stopTimer(&DelayTIM4);
 80013a8:	4812      	ldr	r0, [pc, #72]	; (80013f4 <main+0xb8>)
 80013aa:	f001 fa47 	bl	800283c <stopTimer>
				break;
 80013ae:	e01e      	b.n	80013ee <main+0xb2>
			case SETUP:
				break;
			case RED:
				sweep_routine();
 80013b0:	f7ff fecc 	bl	800114c <sweep_routine>
				break;
 80013b4:	e01b      	b.n	80013ee <main+0xb2>
			case DETECTED:
				if (get_buzzer() == 0)
 80013b6:	f7ff fd4b 	bl	8000e50 <get_buzzer>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d112      	bne.n	80013e6 <main+0xaa>
				{
					toggleBuzzer(hdac);
 80013c0:	4b0d      	ldr	r3, [pc, #52]	; (80013f8 <main+0xbc>)
 80013c2:	691a      	ldr	r2, [r3, #16]
 80013c4:	9200      	str	r2, [sp, #0]
 80013c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013c8:	f7ff fd4e 	bl	8000e68 <toggleBuzzer>
				}
				break;
 80013cc:	e00b      	b.n	80013e6 <main+0xaa>
			case GREEN:
				if (get_buzzer() == 1)
 80013ce:	f7ff fd3f 	bl	8000e50 <get_buzzer>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d108      	bne.n	80013ea <main+0xae>
				{
					toggleBuzzer(hdac);
 80013d8:	4b07      	ldr	r3, [pc, #28]	; (80013f8 <main+0xbc>)
 80013da:	691a      	ldr	r2, [r3, #16]
 80013dc:	9200      	str	r2, [sp, #0]
 80013de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013e0:	f7ff fd42 	bl	8000e68 <toggleBuzzer>
				}
				break;
 80013e4:	e001      	b.n	80013ea <main+0xae>
				break;
 80013e6:	bf00      	nop
 80013e8:	e7c8      	b.n	800137c <main+0x40>
				break;
 80013ea:	bf00      	nop
 80013ec:	e7c6      	b.n	800137c <main+0x40>
	while (1) {
 80013ee:	e7c5      	b.n	800137c <main+0x40>
 80013f0:	200002a8 	.word	0x200002a8
 80013f4:	20000068 	.word	0x20000068
 80013f8:	200002f8 	.word	0x200002f8

080013fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b09e      	sub	sp, #120	; 0x78
 8001400:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001402:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001406:	2228      	movs	r2, #40	; 0x28
 8001408:	2100      	movs	r1, #0
 800140a:	4618      	mov	r0, r3
 800140c:	f007 fa80 	bl	8008910 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001410:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001420:	463b      	mov	r3, r7
 8001422:	223c      	movs	r2, #60	; 0x3c
 8001424:	2100      	movs	r1, #0
 8001426:	4618      	mov	r0, r3
 8001428:	f007 fa72 	bl	8008910 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800142c:	2303      	movs	r3, #3
 800142e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001430:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001434:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001436:	2300      	movs	r3, #0
 8001438:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800143a:	2301      	movs	r3, #1
 800143c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800143e:	2310      	movs	r3, #16
 8001440:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001442:	2302      	movs	r3, #2
 8001444:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001446:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800144a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800144c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001450:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001452:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001456:	4618      	mov	r0, r3
 8001458:	f003 ff2e 	bl	80052b8 <HAL_RCC_OscConfig>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001462:	f000 fb39 	bl	8001ad8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001466:	230f      	movs	r3, #15
 8001468:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800146a:	2302      	movs	r3, #2
 800146c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800146e:	2300      	movs	r3, #0
 8001470:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001472:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001476:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001478:	2300      	movs	r3, #0
 800147a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800147c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001480:	2101      	movs	r1, #1
 8001482:	4618      	mov	r0, r3
 8001484:	f004 ff56 	bl	8006334 <HAL_RCC_ClockConfig>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800148e:	f000 fb23 	bl	8001ad8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1
 8001492:	4b0c      	ldr	r3, [pc, #48]	; (80014c4 <SystemClock_Config+0xc8>)
 8001494:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001496:	f44f 7380 	mov.w	r3, #256	; 0x100
 800149a:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 80014a0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014a4:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80014a6:	2300      	movs	r3, #0
 80014a8:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014aa:	463b      	mov	r3, r7
 80014ac:	4618      	mov	r0, r3
 80014ae:	f005 f927 	bl	8006700 <HAL_RCCEx_PeriphCLKConfig>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80014b8:	f000 fb0e 	bl	8001ad8 <Error_Handler>
  }
}
 80014bc:	bf00      	nop
 80014be:	3778      	adds	r7, #120	; 0x78
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	000210a0 	.word	0x000210a0

080014c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	; 0x28
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80014ce:	f107 031c 	add.w	r3, r7, #28
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
 80014d8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80014da:	1d3b      	adds	r3, r7, #4
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]
 80014e6:	611a      	str	r2, [r3, #16]
 80014e8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80014ea:	4b2e      	ldr	r3, [pc, #184]	; (80015a4 <MX_ADC1_Init+0xdc>)
 80014ec:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80014f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80014f2:	4b2c      	ldr	r3, [pc, #176]	; (80015a4 <MX_ADC1_Init+0xdc>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014f8:	4b2a      	ldr	r3, [pc, #168]	; (80015a4 <MX_ADC1_Init+0xdc>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014fe:	4b29      	ldr	r3, [pc, #164]	; (80015a4 <MX_ADC1_Init+0xdc>)
 8001500:	2200      	movs	r2, #0
 8001502:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001504:	4b27      	ldr	r3, [pc, #156]	; (80015a4 <MX_ADC1_Init+0xdc>)
 8001506:	2201      	movs	r2, #1
 8001508:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800150a:	4b26      	ldr	r3, [pc, #152]	; (80015a4 <MX_ADC1_Init+0xdc>)
 800150c:	2200      	movs	r2, #0
 800150e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001512:	4b24      	ldr	r3, [pc, #144]	; (80015a4 <MX_ADC1_Init+0xdc>)
 8001514:	2200      	movs	r2, #0
 8001516:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001518:	4b22      	ldr	r3, [pc, #136]	; (80015a4 <MX_ADC1_Init+0xdc>)
 800151a:	2201      	movs	r2, #1
 800151c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800151e:	4b21      	ldr	r3, [pc, #132]	; (80015a4 <MX_ADC1_Init+0xdc>)
 8001520:	2200      	movs	r2, #0
 8001522:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001524:	4b1f      	ldr	r3, [pc, #124]	; (80015a4 <MX_ADC1_Init+0xdc>)
 8001526:	2201      	movs	r2, #1
 8001528:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800152a:	4b1e      	ldr	r3, [pc, #120]	; (80015a4 <MX_ADC1_Init+0xdc>)
 800152c:	2200      	movs	r2, #0
 800152e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001532:	4b1c      	ldr	r3, [pc, #112]	; (80015a4 <MX_ADC1_Init+0xdc>)
 8001534:	2204      	movs	r2, #4
 8001536:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001538:	4b1a      	ldr	r3, [pc, #104]	; (80015a4 <MX_ADC1_Init+0xdc>)
 800153a:	2200      	movs	r2, #0
 800153c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800153e:	4b19      	ldr	r3, [pc, #100]	; (80015a4 <MX_ADC1_Init+0xdc>)
 8001540:	2200      	movs	r2, #0
 8001542:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001544:	4817      	ldr	r0, [pc, #92]	; (80015a4 <MX_ADC1_Init+0xdc>)
 8001546:	f001 fa57 	bl	80029f8 <HAL_ADC_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001550:	f000 fac2 	bl	8001ad8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001554:	2300      	movs	r3, #0
 8001556:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001558:	f107 031c 	add.w	r3, r7, #28
 800155c:	4619      	mov	r1, r3
 800155e:	4811      	ldr	r0, [pc, #68]	; (80015a4 <MX_ADC1_Init+0xdc>)
 8001560:	f002 f93a 	bl	80037d8 <HAL_ADCEx_MultiModeConfigChannel>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800156a:	f000 fab5 	bl	8001ad8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800156e:	2309      	movs	r3, #9
 8001570:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001572:	2301      	movs	r3, #1
 8001574:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001576:	2301      	movs	r3, #1
 8001578:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800157a:	2300      	movs	r3, #0
 800157c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001586:	1d3b      	adds	r3, r7, #4
 8001588:	4619      	mov	r1, r3
 800158a:	4806      	ldr	r0, [pc, #24]	; (80015a4 <MX_ADC1_Init+0xdc>)
 800158c:	f001 fe3a 	bl	8003204 <HAL_ADC_ConfigChannel>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8001596:	f000 fa9f 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800159a:	bf00      	nop
 800159c:	3728      	adds	r7, #40	; 0x28
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	200002a8 	.word	0x200002a8

080015a8 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80015ae:	1d3b      	adds	r3, r7, #4
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80015b8:	4b11      	ldr	r3, [pc, #68]	; (8001600 <MX_DAC_Init+0x58>)
 80015ba:	4a12      	ldr	r2, [pc, #72]	; (8001604 <MX_DAC_Init+0x5c>)
 80015bc:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80015be:	4810      	ldr	r0, [pc, #64]	; (8001600 <MX_DAC_Init+0x58>)
 80015c0:	f002 fbd7 	bl	8003d72 <HAL_DAC_Init>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_DAC_Init+0x26>
  {
    Error_Handler();
 80015ca:	f000 fa85 	bl	8001ad8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T3_TRGO;
 80015ce:	230c      	movs	r3, #12
 80015d0:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2200      	movs	r2, #0
 80015da:	4619      	mov	r1, r3
 80015dc:	4808      	ldr	r0, [pc, #32]	; (8001600 <MX_DAC_Init+0x58>)
 80015de:	f002 fcc5 	bl	8003f6c <HAL_DAC_ConfigChannel>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_DAC_Init+0x44>
  {
    Error_Handler();
 80015e8:	f000 fa76 	bl	8001ad8 <Error_Handler>
  }
  __HAL_REMAPTRIGGER_ENABLE(HAL_REMAPTRIGGER_DAC1_TRIG);
 80015ec:	4b06      	ldr	r3, [pc, #24]	; (8001608 <MX_DAC_Init+0x60>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a05      	ldr	r2, [pc, #20]	; (8001608 <MX_DAC_Init+0x60>)
 80015f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015f6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80015f8:	bf00      	nop
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	200002f8 	.word	0x200002f8
 8001604:	40007400 	.word	0x40007400
 8001608:	40010000 	.word	0x40010000

0800160c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001610:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <MX_I2C1_Init+0x74>)
 8001612:	4a1c      	ldr	r2, [pc, #112]	; (8001684 <MX_I2C1_Init+0x78>)
 8001614:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001616:	4b1a      	ldr	r3, [pc, #104]	; (8001680 <MX_I2C1_Init+0x74>)
 8001618:	4a1b      	ldr	r2, [pc, #108]	; (8001688 <MX_I2C1_Init+0x7c>)
 800161a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800161c:	4b18      	ldr	r3, [pc, #96]	; (8001680 <MX_I2C1_Init+0x74>)
 800161e:	2200      	movs	r2, #0
 8001620:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001622:	4b17      	ldr	r3, [pc, #92]	; (8001680 <MX_I2C1_Init+0x74>)
 8001624:	2201      	movs	r2, #1
 8001626:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001628:	4b15      	ldr	r3, [pc, #84]	; (8001680 <MX_I2C1_Init+0x74>)
 800162a:	2200      	movs	r2, #0
 800162c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800162e:	4b14      	ldr	r3, [pc, #80]	; (8001680 <MX_I2C1_Init+0x74>)
 8001630:	2200      	movs	r2, #0
 8001632:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001634:	4b12      	ldr	r3, [pc, #72]	; (8001680 <MX_I2C1_Init+0x74>)
 8001636:	2200      	movs	r2, #0
 8001638:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800163a:	4b11      	ldr	r3, [pc, #68]	; (8001680 <MX_I2C1_Init+0x74>)
 800163c:	2200      	movs	r2, #0
 800163e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001640:	4b0f      	ldr	r3, [pc, #60]	; (8001680 <MX_I2C1_Init+0x74>)
 8001642:	2200      	movs	r2, #0
 8001644:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001646:	480e      	ldr	r0, [pc, #56]	; (8001680 <MX_I2C1_Init+0x74>)
 8001648:	f003 f8c4 	bl	80047d4 <HAL_I2C_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001652:	f000 fa41 	bl	8001ad8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001656:	2100      	movs	r1, #0
 8001658:	4809      	ldr	r0, [pc, #36]	; (8001680 <MX_I2C1_Init+0x74>)
 800165a:	f003 fcc3 	bl	8004fe4 <HAL_I2CEx_ConfigAnalogFilter>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001664:	f000 fa38 	bl	8001ad8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001668:	2100      	movs	r1, #0
 800166a:	4805      	ldr	r0, [pc, #20]	; (8001680 <MX_I2C1_Init+0x74>)
 800166c:	f003 fd05 	bl	800507a <HAL_I2CEx_ConfigDigitalFilter>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001676:	f000 fa2f 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000350 	.word	0x20000350
 8001684:	40005400 	.word	0x40005400
 8001688:	2000090e 	.word	0x2000090e

0800168c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001690:	4b1b      	ldr	r3, [pc, #108]	; (8001700 <MX_SPI1_Init+0x74>)
 8001692:	4a1c      	ldr	r2, [pc, #112]	; (8001704 <MX_SPI1_Init+0x78>)
 8001694:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001696:	4b1a      	ldr	r3, [pc, #104]	; (8001700 <MX_SPI1_Init+0x74>)
 8001698:	f44f 7282 	mov.w	r2, #260	; 0x104
 800169c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800169e:	4b18      	ldr	r3, [pc, #96]	; (8001700 <MX_SPI1_Init+0x74>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80016a4:	4b16      	ldr	r3, [pc, #88]	; (8001700 <MX_SPI1_Init+0x74>)
 80016a6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80016aa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016ac:	4b14      	ldr	r3, [pc, #80]	; (8001700 <MX_SPI1_Init+0x74>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016b2:	4b13      	ldr	r3, [pc, #76]	; (8001700 <MX_SPI1_Init+0x74>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016b8:	4b11      	ldr	r3, [pc, #68]	; (8001700 <MX_SPI1_Init+0x74>)
 80016ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016be:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80016c0:	4b0f      	ldr	r3, [pc, #60]	; (8001700 <MX_SPI1_Init+0x74>)
 80016c2:	2208      	movs	r2, #8
 80016c4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016c6:	4b0e      	ldr	r3, [pc, #56]	; (8001700 <MX_SPI1_Init+0x74>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016cc:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <MX_SPI1_Init+0x74>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016d2:	4b0b      	ldr	r3, [pc, #44]	; (8001700 <MX_SPI1_Init+0x74>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80016d8:	4b09      	ldr	r3, [pc, #36]	; (8001700 <MX_SPI1_Init+0x74>)
 80016da:	2207      	movs	r2, #7
 80016dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80016de:	4b08      	ldr	r3, [pc, #32]	; (8001700 <MX_SPI1_Init+0x74>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80016e4:	4b06      	ldr	r3, [pc, #24]	; (8001700 <MX_SPI1_Init+0x74>)
 80016e6:	2208      	movs	r2, #8
 80016e8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016ea:	4805      	ldr	r0, [pc, #20]	; (8001700 <MX_SPI1_Init+0x74>)
 80016ec:	f005 f9b8 	bl	8006a60 <HAL_SPI_Init>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80016f6:	f000 f9ef 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	200003a4 	.word	0x200003a4
 8001704:	40013000 	.word	0x40013000

08001708 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08c      	sub	sp, #48	; 0x30
 800170c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800170e:	f107 0320 	add.w	r3, r7, #32
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	605a      	str	r2, [r3, #4]
 8001718:	609a      	str	r2, [r3, #8]
 800171a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800171c:	f107 0314 	add.w	r3, r7, #20
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	605a      	str	r2, [r3, #4]
 8001726:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001728:	1d3b      	adds	r3, r7, #4
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]
 8001730:	609a      	str	r2, [r3, #8]
 8001732:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001734:	4b2d      	ldr	r3, [pc, #180]	; (80017ec <MX_TIM1_Init+0xe4>)
 8001736:	4a2e      	ldr	r2, [pc, #184]	; (80017f0 <MX_TIM1_Init+0xe8>)
 8001738:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 800173a:	4b2c      	ldr	r3, [pc, #176]	; (80017ec <MX_TIM1_Init+0xe4>)
 800173c:	222f      	movs	r2, #47	; 0x2f
 800173e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001740:	4b2a      	ldr	r3, [pc, #168]	; (80017ec <MX_TIM1_Init+0xe4>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001746:	4b29      	ldr	r3, [pc, #164]	; (80017ec <MX_TIM1_Init+0xe4>)
 8001748:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800174c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174e:	4b27      	ldr	r3, [pc, #156]	; (80017ec <MX_TIM1_Init+0xe4>)
 8001750:	2200      	movs	r2, #0
 8001752:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001754:	4b25      	ldr	r3, [pc, #148]	; (80017ec <MX_TIM1_Init+0xe4>)
 8001756:	2200      	movs	r2, #0
 8001758:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800175a:	4b24      	ldr	r3, [pc, #144]	; (80017ec <MX_TIM1_Init+0xe4>)
 800175c:	2200      	movs	r2, #0
 800175e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001760:	4822      	ldr	r0, [pc, #136]	; (80017ec <MX_TIM1_Init+0xe4>)
 8001762:	f005 fa28 	bl	8006bb6 <HAL_TIM_Base_Init>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 800176c:	f000 f9b4 	bl	8001ad8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001770:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001774:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001776:	f107 0320 	add.w	r3, r7, #32
 800177a:	4619      	mov	r1, r3
 800177c:	481b      	ldr	r0, [pc, #108]	; (80017ec <MX_TIM1_Init+0xe4>)
 800177e:	f006 f89f 	bl	80078c0 <HAL_TIM_ConfigClockSource>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001788:	f000 f9a6 	bl	8001ad8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800178c:	4817      	ldr	r0, [pc, #92]	; (80017ec <MX_TIM1_Init+0xe4>)
 800178e:	f005 fc23 	bl	8006fd8 <HAL_TIM_IC_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001798:	f000 f99e 	bl	8001ad8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80017a0:	2300      	movs	r3, #0
 80017a2:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017a4:	2300      	movs	r3, #0
 80017a6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017a8:	f107 0314 	add.w	r3, r7, #20
 80017ac:	4619      	mov	r1, r3
 80017ae:	480f      	ldr	r0, [pc, #60]	; (80017ec <MX_TIM1_Init+0xe4>)
 80017b0:	f006 ff00 	bl	80085b4 <HAL_TIMEx_MasterConfigSynchronization>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80017ba:	f000 f98d 	bl	8001ad8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80017be:	230a      	movs	r3, #10
 80017c0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80017c2:	2301      	movs	r3, #1
 80017c4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80017c6:	2300      	movs	r3, #0
 80017c8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	2200      	movs	r2, #0
 80017d2:	4619      	mov	r1, r3
 80017d4:	4805      	ldr	r0, [pc, #20]	; (80017ec <MX_TIM1_Init+0xe4>)
 80017d6:	f005 fec2 	bl	800755e <HAL_TIM_IC_ConfigChannel>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80017e0:	f000 f97a 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017e4:	bf00      	nop
 80017e6:	3730      	adds	r7, #48	; 0x30
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20000408 	.word	0x20000408
 80017f0:	40012c00 	.word	0x40012c00

080017f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b08a      	sub	sp, #40	; 0x28
 80017f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017fa:	f107 031c 	add.w	r3, r7, #28
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001806:	463b      	mov	r3, r7
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
 8001814:	615a      	str	r2, [r3, #20]
 8001816:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001818:	4b28      	ldr	r3, [pc, #160]	; (80018bc <MX_TIM2_Init+0xc8>)
 800181a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800181e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 8001820:	4b26      	ldr	r3, [pc, #152]	; (80018bc <MX_TIM2_Init+0xc8>)
 8001822:	222f      	movs	r2, #47	; 0x2f
 8001824:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001826:	4b25      	ldr	r3, [pc, #148]	; (80018bc <MX_TIM2_Init+0xc8>)
 8001828:	2200      	movs	r2, #0
 800182a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 800182c:	4b23      	ldr	r3, [pc, #140]	; (80018bc <MX_TIM2_Init+0xc8>)
 800182e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001832:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001834:	4b21      	ldr	r3, [pc, #132]	; (80018bc <MX_TIM2_Init+0xc8>)
 8001836:	2200      	movs	r2, #0
 8001838:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800183a:	4b20      	ldr	r3, [pc, #128]	; (80018bc <MX_TIM2_Init+0xc8>)
 800183c:	2280      	movs	r2, #128	; 0x80
 800183e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001840:	481e      	ldr	r0, [pc, #120]	; (80018bc <MX_TIM2_Init+0xc8>)
 8001842:	f005 fa71 	bl	8006d28 <HAL_TIM_PWM_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 800184c:	f000 f944 	bl	8001ad8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001850:	2300      	movs	r3, #0
 8001852:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001854:	2300      	movs	r3, #0
 8001856:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001858:	f107 031c 	add.w	r3, r7, #28
 800185c:	4619      	mov	r1, r3
 800185e:	4817      	ldr	r0, [pc, #92]	; (80018bc <MX_TIM2_Init+0xc8>)
 8001860:	f006 fea8 	bl	80085b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800186a:	f000 f935 	bl	8001ad8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800186e:	2360      	movs	r3, #96	; 0x60
 8001870:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2000;
 8001872:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001876:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001878:	2300      	movs	r3, #0
 800187a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800187c:	2300      	movs	r3, #0
 800187e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001880:	463b      	mov	r3, r7
 8001882:	2200      	movs	r2, #0
 8001884:	4619      	mov	r1, r3
 8001886:	480d      	ldr	r0, [pc, #52]	; (80018bc <MX_TIM2_Init+0xc8>)
 8001888:	f005 ff06 	bl	8007698 <HAL_TIM_PWM_ConfigChannel>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8001892:	f000 f921 	bl	8001ad8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001896:	463b      	mov	r3, r7
 8001898:	2204      	movs	r2, #4
 800189a:	4619      	mov	r1, r3
 800189c:	4807      	ldr	r0, [pc, #28]	; (80018bc <MX_TIM2_Init+0xc8>)
 800189e:	f005 fefb 	bl	8007698 <HAL_TIM_PWM_ConfigChannel>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 80018a8:	f000 f916 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80018ac:	4803      	ldr	r0, [pc, #12]	; (80018bc <MX_TIM2_Init+0xc8>)
 80018ae:	f000 fd53 	bl	8002358 <HAL_TIM_MspPostInit>

}
 80018b2:	bf00      	nop
 80018b4:	3728      	adds	r7, #40	; 0x28
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000454 	.word	0x20000454

080018c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b088      	sub	sp, #32
 80018c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018c6:	f107 0310 	add.w	r3, r7, #16
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	605a      	str	r2, [r3, #4]
 80018d0:	609a      	str	r2, [r3, #8]
 80018d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018d4:	1d3b      	adds	r3, r7, #4
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	605a      	str	r2, [r3, #4]
 80018dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018de:	4b1d      	ldr	r3, [pc, #116]	; (8001954 <MX_TIM3_Init+0x94>)
 80018e0:	4a1d      	ldr	r2, [pc, #116]	; (8001958 <MX_TIM3_Init+0x98>)
 80018e2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48-1;
 80018e4:	4b1b      	ldr	r3, [pc, #108]	; (8001954 <MX_TIM3_Init+0x94>)
 80018e6:	222f      	movs	r2, #47	; 0x2f
 80018e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ea:	4b1a      	ldr	r3, [pc, #104]	; (8001954 <MX_TIM3_Init+0x94>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10-1;
 80018f0:	4b18      	ldr	r3, [pc, #96]	; (8001954 <MX_TIM3_Init+0x94>)
 80018f2:	2209      	movs	r2, #9
 80018f4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018f6:	4b17      	ldr	r3, [pc, #92]	; (8001954 <MX_TIM3_Init+0x94>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018fc:	4b15      	ldr	r3, [pc, #84]	; (8001954 <MX_TIM3_Init+0x94>)
 80018fe:	2200      	movs	r2, #0
 8001900:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001902:	4814      	ldr	r0, [pc, #80]	; (8001954 <MX_TIM3_Init+0x94>)
 8001904:	f005 f957 	bl	8006bb6 <HAL_TIM_Base_Init>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800190e:	f000 f8e3 	bl	8001ad8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001912:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001916:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001918:	f107 0310 	add.w	r3, r7, #16
 800191c:	4619      	mov	r1, r3
 800191e:	480d      	ldr	r0, [pc, #52]	; (8001954 <MX_TIM3_Init+0x94>)
 8001920:	f005 ffce 	bl	80078c0 <HAL_TIM_ConfigClockSource>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800192a:	f000 f8d5 	bl	8001ad8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800192e:	2320      	movs	r3, #32
 8001930:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001932:	2300      	movs	r3, #0
 8001934:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001936:	1d3b      	adds	r3, r7, #4
 8001938:	4619      	mov	r1, r3
 800193a:	4806      	ldr	r0, [pc, #24]	; (8001954 <MX_TIM3_Init+0x94>)
 800193c:	f006 fe3a 	bl	80085b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001946:	f000 f8c7 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800194a:	bf00      	nop
 800194c:	3720      	adds	r7, #32
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	200004a0 	.word	0x200004a0
 8001958:	40000400 	.word	0x40000400

0800195c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001960:	4b0d      	ldr	r3, [pc, #52]	; (8001998 <MX_USB_PCD_Init+0x3c>)
 8001962:	4a0e      	ldr	r2, [pc, #56]	; (800199c <MX_USB_PCD_Init+0x40>)
 8001964:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001966:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <MX_USB_PCD_Init+0x3c>)
 8001968:	2208      	movs	r2, #8
 800196a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800196c:	4b0a      	ldr	r3, [pc, #40]	; (8001998 <MX_USB_PCD_Init+0x3c>)
 800196e:	2202      	movs	r2, #2
 8001970:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001972:	4b09      	ldr	r3, [pc, #36]	; (8001998 <MX_USB_PCD_Init+0x3c>)
 8001974:	2202      	movs	r2, #2
 8001976:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001978:	4b07      	ldr	r3, [pc, #28]	; (8001998 <MX_USB_PCD_Init+0x3c>)
 800197a:	2200      	movs	r2, #0
 800197c:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800197e:	4b06      	ldr	r3, [pc, #24]	; (8001998 <MX_USB_PCD_Init+0x3c>)
 8001980:	2200      	movs	r2, #0
 8001982:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001984:	4804      	ldr	r0, [pc, #16]	; (8001998 <MX_USB_PCD_Init+0x3c>)
 8001986:	f003 fbc4 	bl	8005112 <HAL_PCD_Init>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001990:	f000 f8a2 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001994:	bf00      	nop
 8001996:	bd80      	pop	{r7, pc}
 8001998:	200004ec 	.word	0x200004ec
 800199c:	40005c00 	.word	0x40005c00

080019a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80019a6:	4b0c      	ldr	r3, [pc, #48]	; (80019d8 <MX_DMA_Init+0x38>)
 80019a8:	695b      	ldr	r3, [r3, #20]
 80019aa:	4a0b      	ldr	r2, [pc, #44]	; (80019d8 <MX_DMA_Init+0x38>)
 80019ac:	f043 0301 	orr.w	r3, r3, #1
 80019b0:	6153      	str	r3, [r2, #20]
 80019b2:	4b09      	ldr	r3, [pc, #36]	; (80019d8 <MX_DMA_Init+0x38>)
 80019b4:	695b      	ldr	r3, [r3, #20]
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	607b      	str	r3, [r7, #4]
 80019bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80019be:	2200      	movs	r2, #0
 80019c0:	2100      	movs	r1, #0
 80019c2:	200d      	movs	r0, #13
 80019c4:	f002 f99f 	bl	8003d06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80019c8:	200d      	movs	r0, #13
 80019ca:	f002 f9b8 	bl	8003d3e <HAL_NVIC_EnableIRQ>

}
 80019ce:	bf00      	nop
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40021000 	.word	0x40021000

080019dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08a      	sub	sp, #40	; 0x28
 80019e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e2:	f107 0314 	add.w	r3, r7, #20
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	609a      	str	r2, [r3, #8]
 80019ee:	60da      	str	r2, [r3, #12]
 80019f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019f2:	4b37      	ldr	r3, [pc, #220]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 80019f4:	695b      	ldr	r3, [r3, #20]
 80019f6:	4a36      	ldr	r2, [pc, #216]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 80019f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019fc:	6153      	str	r3, [r2, #20]
 80019fe:	4b34      	ldr	r3, [pc, #208]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 8001a00:	695b      	ldr	r3, [r3, #20]
 8001a02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a06:	613b      	str	r3, [r7, #16]
 8001a08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a0a:	4b31      	ldr	r3, [pc, #196]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 8001a0c:	695b      	ldr	r3, [r3, #20]
 8001a0e:	4a30      	ldr	r2, [pc, #192]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 8001a10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001a14:	6153      	str	r3, [r2, #20]
 8001a16:	4b2e      	ldr	r3, [pc, #184]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a22:	4b2b      	ldr	r3, [pc, #172]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 8001a24:	695b      	ldr	r3, [r3, #20]
 8001a26:	4a2a      	ldr	r2, [pc, #168]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 8001a28:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a2c:	6153      	str	r3, [r2, #20]
 8001a2e:	4b28      	ldr	r3, [pc, #160]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 8001a30:	695b      	ldr	r3, [r3, #20]
 8001a32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a36:	60bb      	str	r3, [r7, #8]
 8001a38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3a:	4b25      	ldr	r3, [pc, #148]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	4a24      	ldr	r2, [pc, #144]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 8001a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a44:	6153      	str	r3, [r2, #20]
 8001a46:	4b22      	ldr	r3, [pc, #136]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a4e:	607b      	str	r3, [r7, #4]
 8001a50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a52:	4b1f      	ldr	r3, [pc, #124]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	4a1e      	ldr	r2, [pc, #120]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 8001a58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a5c:	6153      	str	r3, [r2, #20]
 8001a5e:	4b1c      	ldr	r3, [pc, #112]	; (8001ad0 <MX_GPIO_Init+0xf4>)
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a66:	603b      	str	r3, [r7, #0]
 8001a68:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001a70:	4818      	ldr	r0, [pc, #96]	; (8001ad4 <MX_GPIO_Init+0xf8>)
 8001a72:	f002 fe97 	bl	80047a4 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8001a76:	2337      	movs	r3, #55	; 0x37
 8001a78:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a7a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001a7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a84:	f107 0314 	add.w	r3, r7, #20
 8001a88:	4619      	mov	r1, r3
 8001a8a:	4812      	ldr	r0, [pc, #72]	; (8001ad4 <MX_GPIO_Init+0xf8>)
 8001a8c:	f002 fcf8 	bl	8004480 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001a90:	f64f 7308 	movw	r3, #65288	; 0xff08
 8001a94:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a96:	2301      	movs	r3, #1
 8001a98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aa2:	f107 0314 	add.w	r3, r7, #20
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	480a      	ldr	r0, [pc, #40]	; (8001ad4 <MX_GPIO_Init+0xf8>)
 8001aaa:	f002 fce9 	bl	8004480 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001aba:	f107 0314 	add.w	r3, r7, #20
 8001abe:	4619      	mov	r1, r3
 8001ac0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ac4:	f002 fcdc 	bl	8004480 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ac8:	bf00      	nop
 8001aca:	3728      	adds	r7, #40	; 0x28
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40021000 	.word	0x40021000
 8001ad4:	48001000 	.word	0x48001000

08001ad8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001adc:	b672      	cpsid	i
}
 8001ade:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001ae0:	e7fe      	b.n	8001ae0 <Error_Handler+0x8>
	...

08001ae4 <Potentiometer_Read>:
//void Potentiometer_Init(void) {
//    HAL_ADC_Start(&hadc1);
//}

// Reads the ADC value for the potentiometer
uint32_t Potentiometer_Read(void) {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
    // Wait for ADC conversion to complete
    HAL_ADC_PollForConversion(&hadc1, 1000);
 8001ae8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001aec:	4804      	ldr	r0, [pc, #16]	; (8001b00 <Potentiometer_Read+0x1c>)
 8001aee:	f001 fa79 	bl	8002fe4 <HAL_ADC_PollForConversion>
    // Return the converted value
    return HAL_ADC_GetValue(&hadc1);
 8001af2:	4803      	ldr	r0, [pc, #12]	; (8001b00 <Potentiometer_Read+0x1c>)
 8001af4:	f001 fb78 	bl	80031e8 <HAL_ADC_GetValue>
 8001af8:	4603      	mov	r3, r0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200002a8 	.word	0x200002a8

08001b04 <initialise_ptu_i2c>:

#include "ptu_definitions.h"

ACCELEROMETER_CFG_STRUCT accelerometer_cfg = {ADXL345_POWER_CTL, 0x08, ADXL345_DATA_FORMAT, 0x08};

void initialise_ptu_i2c(I2C_HandleTypeDef *i2c) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b088      	sub	sp, #32
 8001b08:	af04      	add	r7, sp, #16
 8001b0a:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef return_value = 0x00;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	73fb      	strb	r3, [r7, #15]

	uint8_t reg_1 = 0b00001111;
 8001b10:	230f      	movs	r3, #15
 8001b12:	73bb      	strb	r3, [r7, #14]
	// Enable x, y, z and turn off power down:
	return_value = HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG1, 1, &reg_1, 1, 10);
 8001b14:	230a      	movs	r3, #10
 8001b16:	9302      	str	r3, [sp, #8]
 8001b18:	2301      	movs	r3, #1
 8001b1a:	9301      	str	r3, [sp, #4]
 8001b1c:	f107 030e 	add.w	r3, r7, #14
 8001b20:	9300      	str	r3, [sp, #0]
 8001b22:	2301      	movs	r3, #1
 8001b24:	2220      	movs	r2, #32
 8001b26:	21d2      	movs	r1, #210	; 0xd2
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f002 fee3 	bl	80048f4 <HAL_I2C_Mem_Write>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	73fb      	strb	r3, [r7, #15]

	uint8_t reg_2 = 0b00000000;
 8001b32:	2300      	movs	r3, #0
 8001b34:	737b      	strb	r3, [r7, #13]
	// If you'd like to adjust/use the HPF, you can edit the line below to configure CTRL_REG2:
	return_value = HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG2, 1, &reg_2, 1, 10);
 8001b36:	230a      	movs	r3, #10
 8001b38:	9302      	str	r3, [sp, #8]
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	9301      	str	r3, [sp, #4]
 8001b3e:	f107 030d 	add.w	r3, r7, #13
 8001b42:	9300      	str	r3, [sp, #0]
 8001b44:	2301      	movs	r3, #1
 8001b46:	2221      	movs	r2, #33	; 0x21
 8001b48:	21d2      	movs	r1, #210	; 0xd2
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f002 fed2 	bl	80048f4 <HAL_I2C_Mem_Write>
 8001b50:	4603      	mov	r3, r0
 8001b52:	73fb      	strb	r3, [r7, #15]

	// Configure CTRL_REG3 to generate data ready interrupt on INT2
	// No interrupts used on INT1, if you'd like to configure INT1
	// or INT2 otherwise, consult the datasheet:
	return_value = HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG3, 1, &reg_2, 1, 10);
 8001b54:	230a      	movs	r3, #10
 8001b56:	9302      	str	r3, [sp, #8]
 8001b58:	2301      	movs	r3, #1
 8001b5a:	9301      	str	r3, [sp, #4]
 8001b5c:	f107 030d 	add.w	r3, r7, #13
 8001b60:	9300      	str	r3, [sp, #0]
 8001b62:	2301      	movs	r3, #1
 8001b64:	2222      	movs	r2, #34	; 0x22
 8001b66:	21d2      	movs	r1, #210	; 0xd2
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f002 fec3 	bl	80048f4 <HAL_I2C_Mem_Write>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	73fb      	strb	r3, [r7, #15]
	// CTRL_REG5 controls high-pass filtering of outputs, use it
	// if you'd like:
	//HAL_I2C_Mem_Write(&hi2c1, gyro_wr, L3G4200D_CTRL_REG5, 1, &reg_2, 10);

	// reset lidar board
	uint8_t reset_value = 0x00;
 8001b72:	2300      	movs	r3, #0
 8001b74:	733b      	strb	r3, [r7, #12]
	return_value = HAL_I2C_Mem_Write(i2c, LIDAR_WR, 0x00, 1, &reset_value, 1, 10);
 8001b76:	230a      	movs	r3, #10
 8001b78:	9302      	str	r3, [sp, #8]
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	9301      	str	r3, [sp, #4]
 8001b7e:	f107 030c 	add.w	r3, r7, #12
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	2301      	movs	r3, #1
 8001b86:	2200      	movs	r2, #0
 8001b88:	21c4      	movs	r1, #196	; 0xc4
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f002 feb2 	bl	80048f4 <HAL_I2C_Mem_Write>
 8001b90:	4603      	mov	r3, r0
 8001b92:	73fb      	strb	r3, [r7, #15]
}
 8001b94:	bf00      	nop
 8001b96:	3710      	adds	r7, #16
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <__NVIC_EnableIRQ>:
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	db0b      	blt.n	8001bc6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	f003 021f 	and.w	r2, r3, #31
 8001bb4:	4907      	ldr	r1, [pc, #28]	; (8001bd4 <__NVIC_EnableIRQ+0x38>)
 8001bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bba:	095b      	lsrs	r3, r3, #5
 8001bbc:	2001      	movs	r0, #1
 8001bbe:	fa00 f202 	lsl.w	r2, r0, r2
 8001bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	e000e100 	.word	0xe000e100

08001bd8 <__NVIC_SetPriority>:
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	6039      	str	r1, [r7, #0]
 8001be2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001be4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	db0a      	blt.n	8001c02 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	b2da      	uxtb	r2, r3
 8001bf0:	490c      	ldr	r1, [pc, #48]	; (8001c24 <__NVIC_SetPriority+0x4c>)
 8001bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf6:	0112      	lsls	r2, r2, #4
 8001bf8:	b2d2      	uxtb	r2, r2
 8001bfa:	440b      	add	r3, r1
 8001bfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001c00:	e00a      	b.n	8001c18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	4908      	ldr	r1, [pc, #32]	; (8001c28 <__NVIC_SetPriority+0x50>)
 8001c08:	79fb      	ldrb	r3, [r7, #7]
 8001c0a:	f003 030f 	and.w	r3, r3, #15
 8001c0e:	3b04      	subs	r3, #4
 8001c10:	0112      	lsls	r2, r2, #4
 8001c12:	b2d2      	uxtb	r2, r2
 8001c14:	440b      	add	r3, r1
 8001c16:	761a      	strb	r2, [r3, #24]
}
 8001c18:	bf00      	nop
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	e000e100 	.word	0xe000e100
 8001c28:	e000ed00 	.word	0xe000ed00

08001c2c <USART1_IRQHandler>:
		0x00, // default transmit pointer is NULL
		USART1_IRQn, // the specific IRQn for the given USART
		0x00, // default RxCompletedStringFunction is NULL
		};

void USART1_IRQHandler(void) {
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
	// Catch the interrupt and call the handler with the appropriate USART port
	serialReceiveCharacter(&USART1_PORT);
 8001c30:	4806      	ldr	r0, [pc, #24]	; (8001c4c <USART1_IRQHandler+0x20>)
 8001c32:	f000 f8eb 	bl	8001e0c <serialReceiveCharacter>
	// Only transmit if transmit interupt is enabled
	if ((USART1->CR1 & USART_CR1_TXEIE) != 0) {
 8001c36:	4b06      	ldr	r3, [pc, #24]	; (8001c50 <USART1_IRQHandler+0x24>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d002      	beq.n	8001c48 <USART1_IRQHandler+0x1c>
		serialTransmitCharacter(&USART1_PORT);
 8001c42:	4802      	ldr	r0, [pc, #8]	; (8001c4c <USART1_IRQHandler+0x20>)
 8001c44:	f000 f94a 	bl	8001edc <serialTransmitCharacter>
	}
}
 8001c48:	bf00      	nop
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	2000000c 	.word	0x2000000c
 8001c50:	40013800 	.word	0x40013800

08001c54 <serialInitialise>:

// Initialise a serial port with interrupts
void serialInitialise(uint32_t buffer_size,
					  uint32_t baudRate,
					  SerialPort *serial_port,
					  void (*rxCompletedStringFunction)(volatile uint8_t*, uint32_t)) {
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	60b9      	str	r1, [r7, #8]
 8001c5e:	607a      	str	r2, [r7, #4]
 8001c60:	603b      	str	r3, [r7, #0]
	// function - pointer to function with inputs pointer to buffer and string length


	// enable clock power, system configuration clock and GPIOC
	// common to all UARTs
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001c62:	4b57      	ldr	r3, [pc, #348]	; (8001dc0 <serialInitialise+0x16c>)
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	4a56      	ldr	r2, [pc, #344]	; (8001dc0 <serialInitialise+0x16c>)
 8001c68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c6c:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8001c6e:	4b54      	ldr	r3, [pc, #336]	; (8001dc0 <serialInitialise+0x16c>)
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	4a53      	ldr	r2, [pc, #332]	; (8001dc0 <serialInitialise+0x16c>)
 8001c74:	f043 0301 	orr.w	r3, r3, #1
 8001c78:	6193      	str	r3, [r2, #24]

	// enable the GPIO which is on the AHB bus
	RCC->AHBENR |= serial_port->MaskAHBENR;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	691a      	ldr	r2, [r3, #16]
 8001c7e:	4b50      	ldr	r3, [pc, #320]	; (8001dc0 <serialInitialise+0x16c>)
 8001c80:	695b      	ldr	r3, [r3, #20]
 8001c82:	494f      	ldr	r1, [pc, #316]	; (8001dc0 <serialInitialise+0x16c>)
 8001c84:	4313      	orrs	r3, r2
 8001c86:	614b      	str	r3, [r1, #20]

	// set pin mode to alternate function and speed to high for the specific GPIO pins
	serial_port->GPIO->MODER = serial_port->SerialPinModeValue;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	6952      	ldr	r2, [r2, #20]
 8001c90:	601a      	str	r2, [r3, #0]
	serial_port->GPIO->OSPEEDR = serial_port->SerialPinSpeedValue;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	6992      	ldr	r2, [r2, #24]
 8001c9a:	609a      	str	r2, [r3, #8]

	// set alternate function to enable USART to external pins
	serial_port->GPIO->AFR[0] |= serial_port->SerialPinAlternatePinValueLow;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	69d9      	ldr	r1, [r3, #28]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	6a1a      	ldr	r2, [r3, #32]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	430a      	orrs	r2, r1
 8001cac:	621a      	str	r2, [r3, #32]
	serial_port->GPIO->AFR[1] |= serial_port->SerialPinAlternatePinValueHigh;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a19      	ldr	r1, [r3, #32]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	625a      	str	r2, [r3, #36]	; 0x24

	// enable the device based on the bits defined in the serial port definition
	RCC->APB1ENR |= serial_port->MaskAPB1ENR;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	68da      	ldr	r2, [r3, #12]
 8001cc4:	4b3e      	ldr	r3, [pc, #248]	; (8001dc0 <serialInitialise+0x16c>)
 8001cc6:	69db      	ldr	r3, [r3, #28]
 8001cc8:	493d      	ldr	r1, [pc, #244]	; (8001dc0 <serialInitialise+0x16c>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	61cb      	str	r3, [r1, #28]
	RCC->APB2ENR |= serial_port->MaskAPB2ENR;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	689a      	ldr	r2, [r3, #8]
 8001cd2:	4b3b      	ldr	r3, [pc, #236]	; (8001dc0 <serialInitialise+0x16c>)
 8001cd4:	699b      	ldr	r3, [r3, #24]
 8001cd6:	493a      	ldr	r1, [pc, #232]	; (8001dc0 <serialInitialise+0x16c>)
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	618b      	str	r3, [r1, #24]

	// Get a pointer to the 16 bits of the BRR register that we want to change
	uint16_t *baud_rate_config = (uint16_t*)&serial_port->UART->BRR; // only 16 bits used!
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	330c      	adds	r3, #12
 8001ce2:	617b      	str	r3, [r7, #20]

	// Baud rate calculation from datasheet
	switch(baudRate){
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	2b04      	cmp	r3, #4
 8001ce8:	d825      	bhi.n	8001d36 <serialInitialise+0xe2>
 8001cea:	a201      	add	r2, pc, #4	; (adr r2, 8001cf0 <serialInitialise+0x9c>)
 8001cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cf0:	08001d05 	.word	0x08001d05
 8001cf4:	08001d0f 	.word	0x08001d0f
 8001cf8:	08001d19 	.word	0x08001d19
 8001cfc:	08001d23 	.word	0x08001d23
 8001d00:	08001d2d 	.word	0x08001d2d
	case BAUD_9600:
		*baud_rate_config = 0x341 * 6;  // 9600 at 8MHz
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	f241 3286 	movw	r2, #4998	; 0x1386
 8001d0a:	801a      	strh	r2, [r3, #0]
		break;
 8001d0c:	e013      	b.n	8001d36 <serialInitialise+0xe2>
	case BAUD_19200:
		*baud_rate_config = 0x1A1 * 6;  // 19200 at 8MHz
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	f640 12c6 	movw	r2, #2502	; 0x9c6
 8001d14:	801a      	strh	r2, [r3, #0]
		break;
 8001d16:	e00e      	b.n	8001d36 <serialInitialise+0xe2>
	case BAUD_38400:
		*baud_rate_config = 0xD0 * 6;  // 38400 at 8MHz
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 8001d1e:	801a      	strh	r2, [r3, #0]
		break;
 8001d20:	e009      	b.n	8001d36 <serialInitialise+0xe2>
	case BAUD_57600:
		*baud_rate_config = 0x8B * 6;  // 57600 at 8MHz
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	f240 3242 	movw	r2, #834	; 0x342
 8001d28:	801a      	strh	r2, [r3, #0]
		break;
 8001d2a:	e004      	b.n	8001d36 <serialInitialise+0xe2>
	case BAUD_115200:
		*baud_rate_config = 0x46 * 6;  // 115200 at 8MHz
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001d32:	801a      	strh	r2, [r3, #0]
		break;
 8001d34:	bf00      	nop
	}

	// enable serial port for tx and rx
	serial_port->UART->CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f042 020d 	orr.w	r2, r2, #13
 8001d44:	601a      	str	r2, [r3, #0]

	// initialise the double buffer
	serial_port->BufferSize = buffer_size;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	631a      	str	r2, [r3, #48]	; 0x30
	serial_port->StringBuffer = (volatile uint8_t*)malloc(serial_port->BufferSize * sizeof(uint8_t));
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d50:	4618      	mov	r0, r3
 8001d52:	f006 fd09 	bl	8008768 <malloc>
 8001d56:	4603      	mov	r3, r0
 8001d58:	461a      	mov	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	625a      	str	r2, [r3, #36]	; 0x24
	serial_port->AlternateStringBuffer = (volatile uint8_t*)malloc(serial_port->BufferSize * sizeof(uint8_t));
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d62:	4618      	mov	r0, r3
 8001d64:	f006 fd00 	bl	8008768 <malloc>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	629a      	str	r2, [r3, #40]	; 0x28

	// set the completion function
	serial_port->RxCompletedStringFunction = rxCompletedStringFunction;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	63da      	str	r2, [r3, #60]	; 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 8001d76:	b672      	cpsid	i
}
 8001d78:	bf00      	nop

	__disable_irq();

	// enable the rx interrupts, tx interrupts enabled when a string is being tranmitted
	serial_port->UART->CR1 |= USART_CR1_RXNEIE;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f042 0220 	orr.w	r2, r2, #32
 8001d88:	601a      	str	r2, [r3, #0]
	serial_port->UART->CR3 |= USART_CR3_EIE;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f042 0201 	orr.w	r2, r2, #1
 8001d98:	609a      	str	r2, [r3, #8]

	// Tell the NVIC module to enable interrupt and set priority
	NVIC_SetPriority(serial_port->UART_IRQn, 4);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d9e:	b25b      	sxtb	r3, r3
 8001da0:	2104      	movs	r1, #4
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff ff18 	bl	8001bd8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(serial_port->UART_IRQn);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dac:	b25b      	sxtb	r3, r3
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7ff fef4 	bl	8001b9c <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001db4:	b662      	cpsie	i
}
 8001db6:	bf00      	nop
	__enable_irq();
}
 8001db8:	bf00      	nop
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40021000 	.word	0x40021000

08001dc4 <setTransmitInterrupt>:

void setTransmitInterrupt(bool set, SerialPort *serial_port) {
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	6039      	str	r1, [r7, #0]
 8001dce:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8001dd0:	b672      	cpsid	i
}
 8001dd2:	bf00      	nop
	// Function to enable/disable the transmit interrupt
	__disable_irq();
	if (set) {
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d008      	beq.n	8001dec <setTransmitInterrupt+0x28>
		serial_port->UART->CR1 |= USART_CR1_TXEIE;
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	e007      	b.n	8001dfc <setTransmitInterrupt+0x38>
	} else {
		serial_port->UART->CR1 &= ~USART_CR1_TXEIE;
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001dfa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001dfc:	b662      	cpsie	i
}
 8001dfe:	bf00      	nop
	}
	__enable_irq();
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <serialReceiveCharacter>:

void serialReceiveCharacter(SerialPort *serial_port) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
	// Called when interrupt is activated to receive a character into the buffer
	// When the buffer is full, call the callback function and switch the buffers

	// If byte is received properly
	if (!((serial_port->UART->ISR & USART_ISR_RXNE) == 0) &&
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	69db      	ldr	r3, [r3, #28]
 8001e1a:	f003 0320 	and.w	r3, r3, #32
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d04f      	beq.n	8001ec2 <serialReceiveCharacter+0xb6>
		(serial_port->UART->ISR & USART_ISR_FE) == 0 &&
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	69db      	ldr	r3, [r3, #28]
 8001e28:	f003 0302 	and.w	r3, r3, #2
	if (!((serial_port->UART->ISR & USART_ISR_RXNE) == 0) &&
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d148      	bne.n	8001ec2 <serialReceiveCharacter+0xb6>
		(serial_port->UART->ISR & USART_ISR_ORE) == 0) {
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	f003 0308 	and.w	r3, r3, #8
		(serial_port->UART->ISR & USART_ISR_FE) == 0 &&
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d141      	bne.n	8001ec2 <serialReceiveCharacter+0xb6>

		// Add the new character to the string buffer
		serial_port->StringBuffer[serial_port->BufferCount] = serial_port->UART->RDR & 0xFF;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001e44:	b299      	uxth	r1, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4e:	4413      	add	r3, r2
 8001e50:	b2ca      	uxtb	r2, r1
 8001e52:	701a      	strb	r2, [r3, #0]
		serial_port->BufferCount++;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e58:	1c5a      	adds	r2, r3, #1
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	62da      	str	r2, [r3, #44]	; 0x2c

		// if exceeding size limit append 0x00 NULL terminating character
		if (serial_port->BufferCount + 1 == serial_port->BufferSize) {
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e62:	1c5a      	adds	r2, r3, #1
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d10b      	bne.n	8001e84 <serialReceiveCharacter+0x78>
			serial_port->StringBuffer[serial_port->BufferCount] = 0x00;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e74:	4413      	add	r3, r2
 8001e76:	2200      	movs	r2, #0
 8001e78:	701a      	strb	r2, [r3, #0]
			serial_port-> BufferCount++;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7e:	1c5a      	adds	r2, r3, #1
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	62da      	str	r2, [r3, #44]	; 0x2c
		}

		// If terminating character found -> flip the buffers and call the callback function
		if (serial_port->StringBuffer[serial_port->BufferCount - 1] == 0x00){
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	4413      	add	r3, r2
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d11d      	bne.n	8001ed4 <serialReceiveCharacter+0xc8>
			// Swap the buffers
			volatile uint8_t* temporary_buffer_pointer = serial_port->StringBuffer;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e9c:	60fb      	str	r3, [r7, #12]
			serial_port->StringBuffer = serial_port->AlternateStringBuffer;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	625a      	str	r2, [r3, #36]	; 0x24
			serial_port->AlternateStringBuffer = temporary_buffer_pointer;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	629a      	str	r2, [r3, #40]	; 0x28

			// Callback function
			serial_port->RxCompletedStringFunction(temporary_buffer_pointer, serial_port->BufferCount);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001eb4:	4611      	mov	r1, r2
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	4798      	blx	r3
			serial_port-> BufferCount = 0;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	62da      	str	r2, [r3, #44]	; 0x2c
		if (serial_port->StringBuffer[serial_port->BufferCount - 1] == 0x00){
 8001ec0:	e008      	b.n	8001ed4 <serialReceiveCharacter+0xc8>
		}
	} else {
		// Clear errors if frame is not received properly
		serial_port->UART->ICR |= USART_ICR_ORECF | USART_ICR_FECF;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	6a1a      	ldr	r2, [r3, #32]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f042 020a 	orr.w	r2, r2, #10
 8001ed0:	621a      	str	r2, [r3, #32]

	}
}
 8001ed2:	bf00      	nop
 8001ed4:	bf00      	nop
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <serialTransmitCharacter>:

void serialTransmitCharacter(SerialPort *serial_port) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
	// Called when the interrupt is activated and transmit interrupt is enabled

	// Check whether tx interrupt called the function, do nothing if tx interrupt didn't call
	if ((serial_port->UART->ISR & USART_ISR_TXE) == 0) {return;}
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	69db      	ldr	r3, [r3, #28]
 8001eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d023      	beq.n	8001f3a <serialTransmitCharacter+0x5e>

	// If we are at the end of the transmit buffer (null character),
	// send \r then \0 on the next interrupt then disable interrupt (no more characters to transmit)
	if (serial_port->TransmitPointer == 0x00) {
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d021      	beq.n	8001f3e <serialTransmitCharacter+0x62>
		return;
	}

	// If nothing left to send set pointer to null
	if (*serial_port->TransmitPointer == 0x00) {
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d10b      	bne.n	8001f1e <serialTransmitCharacter+0x42>
		serial_port->UART->TDR = 0;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	851a      	strh	r2, [r3, #40]	; 0x28
		serial_port->TransmitPointer = 0;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2200      	movs	r2, #0
 8001f12:	635a      	str	r2, [r3, #52]	; 0x34
		setTransmitInterrupt(false, serial_port);
 8001f14:	6879      	ldr	r1, [r7, #4]
 8001f16:	2000      	movs	r0, #0
 8001f18:	f7ff ff54 	bl	8001dc4 <setTransmitInterrupt>
		return;
 8001f1c:	e010      	b.n	8001f40 <serialTransmitCharacter+0x64>
	}

	// All other cases, transmit the character normally
	serial_port->UART->TDR = *serial_port->TransmitPointer;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	b292      	uxth	r2, r2
 8001f2c:	851a      	strh	r2, [r3, #40]	; 0x28
	serial_port->TransmitPointer++;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f32:	1c5a      	adds	r2, r3, #1
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	635a      	str	r2, [r3, #52]	; 0x34
 8001f38:	e002      	b.n	8001f40 <serialTransmitCharacter+0x64>
	if ((serial_port->UART->ISR & USART_ISR_TXE) == 0) {return;}
 8001f3a:	bf00      	nop
 8001f3c:	e000      	b.n	8001f40 <serialTransmitCharacter+0x64>
		return;
 8001f3e:	bf00      	nop
}
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <serialTransmitString>:

void serialTransmitString(volatile uint8_t* pt, SerialPort *serial_port) {
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b082      	sub	sp, #8
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
 8001f4e:	6039      	str	r1, [r7, #0]
	// Set the pointer to the start of the string to transmit then enable the tx interrupt
	serial_port->TransmitPointer = pt;
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	635a      	str	r2, [r3, #52]	; 0x34
	setTransmitInterrupt(true, serial_port);
 8001f56:	6839      	ldr	r1, [r7, #0]
 8001f58:	2001      	movs	r0, #1
 8001f5a:	f7ff ff33 	bl	8001dc4 <setTransmitInterrupt>
}
 8001f5e:	bf00      	nop
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
	...

08001f68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	; (8001fac <HAL_MspInit+0x44>)
 8001f70:	699b      	ldr	r3, [r3, #24]
 8001f72:	4a0e      	ldr	r2, [pc, #56]	; (8001fac <HAL_MspInit+0x44>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	6193      	str	r3, [r2, #24]
 8001f7a:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <HAL_MspInit+0x44>)
 8001f7c:	699b      	ldr	r3, [r3, #24]
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	607b      	str	r3, [r7, #4]
 8001f84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f86:	4b09      	ldr	r3, [pc, #36]	; (8001fac <HAL_MspInit+0x44>)
 8001f88:	69db      	ldr	r3, [r3, #28]
 8001f8a:	4a08      	ldr	r2, [pc, #32]	; (8001fac <HAL_MspInit+0x44>)
 8001f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f90:	61d3      	str	r3, [r2, #28]
 8001f92:	4b06      	ldr	r3, [pc, #24]	; (8001fac <HAL_MspInit+0x44>)
 8001f94:	69db      	ldr	r3, [r3, #28]
 8001f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f9a:	603b      	str	r3, [r7, #0]
 8001f9c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f9e:	2007      	movs	r0, #7
 8001fa0:	f001 fea6 	bl	8003cf0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fa4:	bf00      	nop
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	40021000 	.word	0x40021000

08001fb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08a      	sub	sp, #40	; 0x28
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 0314 	add.w	r3, r7, #20
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fd0:	d13b      	bne.n	800204a <HAL_ADC_MspInit+0x9a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001fd2:	4b20      	ldr	r3, [pc, #128]	; (8002054 <HAL_ADC_MspInit+0xa4>)
 8001fd4:	695b      	ldr	r3, [r3, #20]
 8001fd6:	4a1f      	ldr	r2, [pc, #124]	; (8002054 <HAL_ADC_MspInit+0xa4>)
 8001fd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fdc:	6153      	str	r3, [r2, #20]
 8001fde:	4b1d      	ldr	r3, [pc, #116]	; (8002054 <HAL_ADC_MspInit+0xa4>)
 8001fe0:	695b      	ldr	r3, [r3, #20]
 8001fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fe6:	613b      	str	r3, [r7, #16]
 8001fe8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fea:	4b1a      	ldr	r3, [pc, #104]	; (8002054 <HAL_ADC_MspInit+0xa4>)
 8001fec:	695b      	ldr	r3, [r3, #20]
 8001fee:	4a19      	ldr	r2, [pc, #100]	; (8002054 <HAL_ADC_MspInit+0xa4>)
 8001ff0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001ff4:	6153      	str	r3, [r2, #20]
 8001ff6:	4b17      	ldr	r3, [pc, #92]	; (8002054 <HAL_ADC_MspInit+0xa4>)
 8001ff8:	695b      	ldr	r3, [r3, #20]
 8001ffa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002002:	4b14      	ldr	r3, [pc, #80]	; (8002054 <HAL_ADC_MspInit+0xa4>)
 8002004:	695b      	ldr	r3, [r3, #20]
 8002006:	4a13      	ldr	r2, [pc, #76]	; (8002054 <HAL_ADC_MspInit+0xa4>)
 8002008:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800200c:	6153      	str	r3, [r2, #20]
 800200e:	4b11      	ldr	r3, [pc, #68]	; (8002054 <HAL_ADC_MspInit+0xa4>)
 8002010:	695b      	ldr	r3, [r3, #20]
 8002012:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002016:	60bb      	str	r3, [r7, #8]
 8002018:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN9
    PF2     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800201a:	2308      	movs	r3, #8
 800201c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800201e:	2303      	movs	r3, #3
 8002020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002022:	2300      	movs	r3, #0
 8002024:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002026:	f107 0314 	add.w	r3, r7, #20
 800202a:	4619      	mov	r1, r3
 800202c:	480a      	ldr	r0, [pc, #40]	; (8002058 <HAL_ADC_MspInit+0xa8>)
 800202e:	f002 fa27 	bl	8004480 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002032:	2304      	movs	r3, #4
 8002034:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002036:	2303      	movs	r3, #3
 8002038:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203a:	2300      	movs	r3, #0
 800203c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800203e:	f107 0314 	add.w	r3, r7, #20
 8002042:	4619      	mov	r1, r3
 8002044:	4805      	ldr	r0, [pc, #20]	; (800205c <HAL_ADC_MspInit+0xac>)
 8002046:	f002 fa1b 	bl	8004480 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800204a:	bf00      	nop
 800204c:	3728      	adds	r7, #40	; 0x28
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40021000 	.word	0x40021000
 8002058:	48000800 	.word	0x48000800
 800205c:	48001400 	.word	0x48001400

08002060 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b08a      	sub	sp, #40	; 0x28
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a2c      	ldr	r2, [pc, #176]	; (8002130 <HAL_DAC_MspInit+0xd0>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d152      	bne.n	8002128 <HAL_DAC_MspInit+0xc8>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002082:	4b2c      	ldr	r3, [pc, #176]	; (8002134 <HAL_DAC_MspInit+0xd4>)
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	4a2b      	ldr	r2, [pc, #172]	; (8002134 <HAL_DAC_MspInit+0xd4>)
 8002088:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800208c:	61d3      	str	r3, [r2, #28]
 800208e:	4b29      	ldr	r3, [pc, #164]	; (8002134 <HAL_DAC_MspInit+0xd4>)
 8002090:	69db      	ldr	r3, [r3, #28]
 8002092:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002096:	613b      	str	r3, [r7, #16]
 8002098:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209a:	4b26      	ldr	r3, [pc, #152]	; (8002134 <HAL_DAC_MspInit+0xd4>)
 800209c:	695b      	ldr	r3, [r3, #20]
 800209e:	4a25      	ldr	r2, [pc, #148]	; (8002134 <HAL_DAC_MspInit+0xd4>)
 80020a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020a4:	6153      	str	r3, [r2, #20]
 80020a6:	4b23      	ldr	r3, [pc, #140]	; (8002134 <HAL_DAC_MspInit+0xd4>)
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ae:	60fb      	str	r3, [r7, #12]
 80020b0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80020b2:	2310      	movs	r3, #16
 80020b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020b6:	2303      	movs	r3, #3
 80020b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ba:	2300      	movs	r3, #0
 80020bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020be:	f107 0314 	add.w	r3, r7, #20
 80020c2:	4619      	mov	r1, r3
 80020c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020c8:	f002 f9da 	bl	8004480 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 80020cc:	4b1a      	ldr	r3, [pc, #104]	; (8002138 <HAL_DAC_MspInit+0xd8>)
 80020ce:	4a1b      	ldr	r2, [pc, #108]	; (800213c <HAL_DAC_MspInit+0xdc>)
 80020d0:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020d2:	4b19      	ldr	r3, [pc, #100]	; (8002138 <HAL_DAC_MspInit+0xd8>)
 80020d4:	2210      	movs	r2, #16
 80020d6:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020d8:	4b17      	ldr	r3, [pc, #92]	; (8002138 <HAL_DAC_MspInit+0xd8>)
 80020da:	2200      	movs	r2, #0
 80020dc:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80020de:	4b16      	ldr	r3, [pc, #88]	; (8002138 <HAL_DAC_MspInit+0xd8>)
 80020e0:	2280      	movs	r2, #128	; 0x80
 80020e2:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80020e4:	4b14      	ldr	r3, [pc, #80]	; (8002138 <HAL_DAC_MspInit+0xd8>)
 80020e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020ea:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80020ec:	4b12      	ldr	r3, [pc, #72]	; (8002138 <HAL_DAC_MspInit+0xd8>)
 80020ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020f2:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 80020f4:	4b10      	ldr	r3, [pc, #64]	; (8002138 <HAL_DAC_MspInit+0xd8>)
 80020f6:	2220      	movs	r2, #32
 80020f8:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80020fa:	4b0f      	ldr	r3, [pc, #60]	; (8002138 <HAL_DAC_MspInit+0xd8>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8002100:	480d      	ldr	r0, [pc, #52]	; (8002138 <HAL_DAC_MspInit+0xd8>)
 8002102:	f002 f80a 	bl	800411a <HAL_DMA_Init>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <HAL_DAC_MspInit+0xb0>
    {
      Error_Handler();
 800210c:	f7ff fce4 	bl	8001ad8 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 8002110:	4b0b      	ldr	r3, [pc, #44]	; (8002140 <HAL_DAC_MspInit+0xe0>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a0a      	ldr	r2, [pc, #40]	; (8002140 <HAL_DAC_MspInit+0xe0>)
 8002116:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800211a:	6013      	str	r3, [r2, #0]

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a06      	ldr	r2, [pc, #24]	; (8002138 <HAL_DAC_MspInit+0xd8>)
 8002120:	609a      	str	r2, [r3, #8]
 8002122:	4a05      	ldr	r2, [pc, #20]	; (8002138 <HAL_DAC_MspInit+0xd8>)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002128:	bf00      	nop
 800212a:	3728      	adds	r7, #40	; 0x28
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40007400 	.word	0x40007400
 8002134:	40021000 	.word	0x40021000
 8002138:	2000030c 	.word	0x2000030c
 800213c:	40020030 	.word	0x40020030
 8002140:	40010000 	.word	0x40010000

08002144 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b08a      	sub	sp, #40	; 0x28
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800214c:	f107 0314 	add.w	r3, r7, #20
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	605a      	str	r2, [r3, #4]
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a17      	ldr	r2, [pc, #92]	; (80021c0 <HAL_I2C_MspInit+0x7c>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d127      	bne.n	80021b6 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002166:	4b17      	ldr	r3, [pc, #92]	; (80021c4 <HAL_I2C_MspInit+0x80>)
 8002168:	695b      	ldr	r3, [r3, #20]
 800216a:	4a16      	ldr	r2, [pc, #88]	; (80021c4 <HAL_I2C_MspInit+0x80>)
 800216c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002170:	6153      	str	r3, [r2, #20]
 8002172:	4b14      	ldr	r3, [pc, #80]	; (80021c4 <HAL_I2C_MspInit+0x80>)
 8002174:	695b      	ldr	r3, [r3, #20]
 8002176:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800217a:	613b      	str	r3, [r7, #16]
 800217c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 800217e:	23c0      	movs	r3, #192	; 0xc0
 8002180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002182:	2312      	movs	r3, #18
 8002184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002186:	2301      	movs	r3, #1
 8002188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800218a:	2303      	movs	r3, #3
 800218c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800218e:	2304      	movs	r3, #4
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002192:	f107 0314 	add.w	r3, r7, #20
 8002196:	4619      	mov	r1, r3
 8002198:	480b      	ldr	r0, [pc, #44]	; (80021c8 <HAL_I2C_MspInit+0x84>)
 800219a:	f002 f971 	bl	8004480 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800219e:	4b09      	ldr	r3, [pc, #36]	; (80021c4 <HAL_I2C_MspInit+0x80>)
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	4a08      	ldr	r2, [pc, #32]	; (80021c4 <HAL_I2C_MspInit+0x80>)
 80021a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021a8:	61d3      	str	r3, [r2, #28]
 80021aa:	4b06      	ldr	r3, [pc, #24]	; (80021c4 <HAL_I2C_MspInit+0x80>)
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80021b6:	bf00      	nop
 80021b8:	3728      	adds	r7, #40	; 0x28
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	40005400 	.word	0x40005400
 80021c4:	40021000 	.word	0x40021000
 80021c8:	48000400 	.word	0x48000400

080021cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08a      	sub	sp, #40	; 0x28
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a17      	ldr	r2, [pc, #92]	; (8002248 <HAL_SPI_MspInit+0x7c>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d128      	bne.n	8002240 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021ee:	4b17      	ldr	r3, [pc, #92]	; (800224c <HAL_SPI_MspInit+0x80>)
 80021f0:	699b      	ldr	r3, [r3, #24]
 80021f2:	4a16      	ldr	r2, [pc, #88]	; (800224c <HAL_SPI_MspInit+0x80>)
 80021f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021f8:	6193      	str	r3, [r2, #24]
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <HAL_SPI_MspInit+0x80>)
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002202:	613b      	str	r3, [r7, #16]
 8002204:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002206:	4b11      	ldr	r3, [pc, #68]	; (800224c <HAL_SPI_MspInit+0x80>)
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	4a10      	ldr	r2, [pc, #64]	; (800224c <HAL_SPI_MspInit+0x80>)
 800220c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002210:	6153      	str	r3, [r2, #20]
 8002212:	4b0e      	ldr	r3, [pc, #56]	; (800224c <HAL_SPI_MspInit+0x80>)
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800221a:	60fb      	str	r3, [r7, #12]
 800221c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800221e:	23e0      	movs	r3, #224	; 0xe0
 8002220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002222:	2302      	movs	r3, #2
 8002224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800222a:	2303      	movs	r3, #3
 800222c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800222e:	2305      	movs	r3, #5
 8002230:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002232:	f107 0314 	add.w	r3, r7, #20
 8002236:	4619      	mov	r1, r3
 8002238:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800223c:	f002 f920 	bl	8004480 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002240:	bf00      	nop
 8002242:	3728      	adds	r7, #40	; 0x28
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40013000 	.word	0x40013000
 800224c:	40021000 	.word	0x40021000

08002250 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08a      	sub	sp, #40	; 0x28
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002258:	f107 0314 	add.w	r3, r7, #20
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]
 8002264:	60da      	str	r2, [r3, #12]
 8002266:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a25      	ldr	r2, [pc, #148]	; (8002304 <HAL_TIM_Base_MspInit+0xb4>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d132      	bne.n	80022d8 <HAL_TIM_Base_MspInit+0x88>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002272:	4b25      	ldr	r3, [pc, #148]	; (8002308 <HAL_TIM_Base_MspInit+0xb8>)
 8002274:	699b      	ldr	r3, [r3, #24]
 8002276:	4a24      	ldr	r2, [pc, #144]	; (8002308 <HAL_TIM_Base_MspInit+0xb8>)
 8002278:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800227c:	6193      	str	r3, [r2, #24]
 800227e:	4b22      	ldr	r3, [pc, #136]	; (8002308 <HAL_TIM_Base_MspInit+0xb8>)
 8002280:	699b      	ldr	r3, [r3, #24]
 8002282:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002286:	613b      	str	r3, [r7, #16]
 8002288:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800228a:	4b1f      	ldr	r3, [pc, #124]	; (8002308 <HAL_TIM_Base_MspInit+0xb8>)
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	4a1e      	ldr	r2, [pc, #120]	; (8002308 <HAL_TIM_Base_MspInit+0xb8>)
 8002290:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002294:	6153      	str	r3, [r2, #20]
 8002296:	4b1c      	ldr	r3, [pc, #112]	; (8002308 <HAL_TIM_Base_MspInit+0xb8>)
 8002298:	695b      	ldr	r3, [r3, #20]
 800229a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80022a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a8:	2302      	movs	r3, #2
 80022aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ac:	2300      	movs	r3, #0
 80022ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b0:	2300      	movs	r3, #0
 80022b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80022b4:	2306      	movs	r3, #6
 80022b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b8:	f107 0314 	add.w	r3, r7, #20
 80022bc:	4619      	mov	r1, r3
 80022be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022c2:	f002 f8dd 	bl	8004480 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80022c6:	2200      	movs	r2, #0
 80022c8:	2100      	movs	r1, #0
 80022ca:	201b      	movs	r0, #27
 80022cc:	f001 fd1b 	bl	8003d06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80022d0:	201b      	movs	r0, #27
 80022d2:	f001 fd34 	bl	8003d3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80022d6:	e010      	b.n	80022fa <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM3)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a0b      	ldr	r2, [pc, #44]	; (800230c <HAL_TIM_Base_MspInit+0xbc>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d10b      	bne.n	80022fa <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022e2:	4b09      	ldr	r3, [pc, #36]	; (8002308 <HAL_TIM_Base_MspInit+0xb8>)
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	4a08      	ldr	r2, [pc, #32]	; (8002308 <HAL_TIM_Base_MspInit+0xb8>)
 80022e8:	f043 0302 	orr.w	r3, r3, #2
 80022ec:	61d3      	str	r3, [r2, #28]
 80022ee:	4b06      	ldr	r3, [pc, #24]	; (8002308 <HAL_TIM_Base_MspInit+0xb8>)
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	f003 0302 	and.w	r3, r3, #2
 80022f6:	60bb      	str	r3, [r7, #8]
 80022f8:	68bb      	ldr	r3, [r7, #8]
}
 80022fa:	bf00      	nop
 80022fc:	3728      	adds	r7, #40	; 0x28
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	40012c00 	.word	0x40012c00
 8002308:	40021000 	.word	0x40021000
 800230c:	40000400 	.word	0x40000400

08002310 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002320:	d113      	bne.n	800234a <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002322:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <HAL_TIM_PWM_MspInit+0x44>)
 8002324:	69db      	ldr	r3, [r3, #28]
 8002326:	4a0b      	ldr	r2, [pc, #44]	; (8002354 <HAL_TIM_PWM_MspInit+0x44>)
 8002328:	f043 0301 	orr.w	r3, r3, #1
 800232c:	61d3      	str	r3, [r2, #28]
 800232e:	4b09      	ldr	r3, [pc, #36]	; (8002354 <HAL_TIM_PWM_MspInit+0x44>)
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800233a:	2200      	movs	r2, #0
 800233c:	2100      	movs	r1, #0
 800233e:	201c      	movs	r0, #28
 8002340:	f001 fce1 	bl	8003d06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002344:	201c      	movs	r0, #28
 8002346:	f001 fcfa 	bl	8003d3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800234a:	bf00      	nop
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40021000 	.word	0x40021000

08002358 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b088      	sub	sp, #32
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002360:	f107 030c 	add.w	r3, r7, #12
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	605a      	str	r2, [r3, #4]
 800236a:	609a      	str	r2, [r3, #8]
 800236c:	60da      	str	r2, [r3, #12]
 800236e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002378:	d11d      	bne.n	80023b6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800237a:	4b11      	ldr	r3, [pc, #68]	; (80023c0 <HAL_TIM_MspPostInit+0x68>)
 800237c:	695b      	ldr	r3, [r3, #20]
 800237e:	4a10      	ldr	r2, [pc, #64]	; (80023c0 <HAL_TIM_MspPostInit+0x68>)
 8002380:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002384:	6153      	str	r3, [r2, #20]
 8002386:	4b0e      	ldr	r3, [pc, #56]	; (80023c0 <HAL_TIM_MspPostInit+0x68>)
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800238e:	60bb      	str	r3, [r7, #8]
 8002390:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8002392:	f248 0302 	movw	r3, #32770	; 0x8002
 8002396:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002398:	2302      	movs	r3, #2
 800239a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a0:	2300      	movs	r3, #0
 80023a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023a4:	2301      	movs	r3, #1
 80023a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a8:	f107 030c 	add.w	r3, r7, #12
 80023ac:	4619      	mov	r1, r3
 80023ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023b2:	f002 f865 	bl	8004480 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80023b6:	bf00      	nop
 80023b8:	3720      	adds	r7, #32
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	40021000 	.word	0x40021000

080023c4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b08a      	sub	sp, #40	; 0x28
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023cc:	f107 0314 	add.w	r3, r7, #20
 80023d0:	2200      	movs	r2, #0
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	605a      	str	r2, [r3, #4]
 80023d6:	609a      	str	r2, [r3, #8]
 80023d8:	60da      	str	r2, [r3, #12]
 80023da:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a18      	ldr	r2, [pc, #96]	; (8002444 <HAL_PCD_MspInit+0x80>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d129      	bne.n	800243a <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023e6:	4b18      	ldr	r3, [pc, #96]	; (8002448 <HAL_PCD_MspInit+0x84>)
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	4a17      	ldr	r2, [pc, #92]	; (8002448 <HAL_PCD_MspInit+0x84>)
 80023ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023f0:	6153      	str	r3, [r2, #20]
 80023f2:	4b15      	ldr	r3, [pc, #84]	; (8002448 <HAL_PCD_MspInit+0x84>)
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fa:	613b      	str	r3, [r7, #16]
 80023fc:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80023fe:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002404:	2302      	movs	r3, #2
 8002406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002408:	2300      	movs	r3, #0
 800240a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800240c:	2303      	movs	r3, #3
 800240e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8002410:	230e      	movs	r3, #14
 8002412:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002414:	f107 0314 	add.w	r3, r7, #20
 8002418:	4619      	mov	r1, r3
 800241a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800241e:	f002 f82f 	bl	8004480 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8002422:	4b09      	ldr	r3, [pc, #36]	; (8002448 <HAL_PCD_MspInit+0x84>)
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	4a08      	ldr	r2, [pc, #32]	; (8002448 <HAL_PCD_MspInit+0x84>)
 8002428:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800242c:	61d3      	str	r3, [r2, #28]
 800242e:	4b06      	ldr	r3, [pc, #24]	; (8002448 <HAL_PCD_MspInit+0x84>)
 8002430:	69db      	ldr	r3, [r3, #28]
 8002432:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 800243a:	bf00      	nop
 800243c:	3728      	adds	r7, #40	; 0x28
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40005c00 	.word	0x40005c00
 8002448:	40021000 	.word	0x40021000

0800244c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002450:	e7fe      	b.n	8002450 <NMI_Handler+0x4>

08002452 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002452:	b480      	push	{r7}
 8002454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002456:	e7fe      	b.n	8002456 <HardFault_Handler+0x4>

08002458 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800245c:	e7fe      	b.n	800245c <MemManage_Handler+0x4>

0800245e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800245e:	b480      	push	{r7}
 8002460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002462:	e7fe      	b.n	8002462 <BusFault_Handler+0x4>

08002464 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002468:	e7fe      	b.n	8002468 <UsageFault_Handler+0x4>

0800246a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800246a:	b480      	push	{r7}
 800246c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002486:	b480      	push	{r7}
 8002488:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800248a:	bf00      	nop
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002498:	f000 fa6a 	bl	8002970 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800249c:	bf00      	nop
 800249e:	bd80      	pop	{r7, pc}

080024a0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 80024a4:	4802      	ldr	r0, [pc, #8]	; (80024b0 <DMA1_Channel3_IRQHandler+0x10>)
 80024a6:	f001 fede 	bl	8004266 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	2000030c 	.word	0x2000030c

080024b4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80024b8:	4802      	ldr	r0, [pc, #8]	; (80024c4 <TIM1_CC_IRQHandler+0x10>)
 80024ba:	f004 ff31 	bl	8007320 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000408 	.word	0x20000408

080024c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80024cc:	4802      	ldr	r0, [pc, #8]	; (80024d8 <TIM2_IRQHandler+0x10>)
 80024ce:	f004 ff27 	bl	8007320 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000454 	.word	0x20000454

080024dc <get_status>:
#include "sweep_flag.h"

enum ProgrammeStatus status = SETUP;

enum ProgrammeStatus get_status()
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0

	return status;
 80024e0:	4b03      	ldr	r3, [pc, #12]	; (80024f0 <get_status+0x14>)
 80024e2:	781b      	ldrb	r3, [r3, #0]

}
 80024e4:	4618      	mov	r0, r3
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	200007d8 	.word	0x200007d8

080024f4 <set_setup>:

void set_setup()
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
	status = SETUP;
 80024f8:	4b03      	ldr	r3, [pc, #12]	; (8002508 <set_setup+0x14>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	701a      	strb	r2, [r3, #0]
	return;
 80024fe:	bf00      	nop
}
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	200007d8 	.word	0x200007d8

0800250c <set_green>:

void set_green()
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
	status = GREEN;
 8002510:	4b03      	ldr	r3, [pc, #12]	; (8002520 <set_green+0x14>)
 8002512:	2201      	movs	r2, #1
 8002514:	701a      	strb	r2, [r3, #0]
	return;
 8002516:	bf00      	nop
}
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	200007d8 	.word	0x200007d8

08002524 <set_red>:

void set_red()
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
	status = RED;
 8002528:	4b03      	ldr	r3, [pc, #12]	; (8002538 <set_red+0x14>)
 800252a:	2202      	movs	r2, #2
 800252c:	701a      	strb	r2, [r3, #0]
	return;
 800252e:	bf00      	nop
}
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	200007d8 	.word	0x200007d8

0800253c <set_detected>:

void set_detected()
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
	status = DETECTED;
 8002540:	4b03      	ldr	r3, [pc, #12]	; (8002550 <set_detected+0x14>)
 8002542:	2203      	movs	r2, #3
 8002544:	701a      	strb	r2, [r3, #0]
	return;
 8002546:	bf00      	nop
}
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	200007d8 	.word	0x200007d8

08002554 <set_finished>:

void set_finished()
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
	status = FINISHED;
 8002558:	4b03      	ldr	r3, [pc, #12]	; (8002568 <set_finished+0x14>)
 800255a:	2204      	movs	r2, #4
 800255c:	701a      	strb	r2, [r3, #0]
	return;
 800255e:	bf00      	nop
}
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr
 8002568:	200007d8 	.word	0x200007d8

0800256c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002574:	4a14      	ldr	r2, [pc, #80]	; (80025c8 <_sbrk+0x5c>)
 8002576:	4b15      	ldr	r3, [pc, #84]	; (80025cc <_sbrk+0x60>)
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002580:	4b13      	ldr	r3, [pc, #76]	; (80025d0 <_sbrk+0x64>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d102      	bne.n	800258e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002588:	4b11      	ldr	r3, [pc, #68]	; (80025d0 <_sbrk+0x64>)
 800258a:	4a12      	ldr	r2, [pc, #72]	; (80025d4 <_sbrk+0x68>)
 800258c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800258e:	4b10      	ldr	r3, [pc, #64]	; (80025d0 <_sbrk+0x64>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4413      	add	r3, r2
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	429a      	cmp	r2, r3
 800259a:	d207      	bcs.n	80025ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800259c:	f006 f9e2 	bl	8008964 <__errno>
 80025a0:	4603      	mov	r3, r0
 80025a2:	220c      	movs	r2, #12
 80025a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025a6:	f04f 33ff 	mov.w	r3, #4294967295
 80025aa:	e009      	b.n	80025c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025ac:	4b08      	ldr	r3, [pc, #32]	; (80025d0 <_sbrk+0x64>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025b2:	4b07      	ldr	r3, [pc, #28]	; (80025d0 <_sbrk+0x64>)
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4413      	add	r3, r2
 80025ba:	4a05      	ldr	r2, [pc, #20]	; (80025d0 <_sbrk+0x64>)
 80025bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025be:	68fb      	ldr	r3, [r7, #12]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3718      	adds	r7, #24
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	2000a000 	.word	0x2000a000
 80025cc:	00000400 	.word	0x00000400
 80025d0:	200007dc 	.word	0x200007dc
 80025d4:	20000930 	.word	0x20000930

080025d8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025dc:	4b06      	ldr	r3, [pc, #24]	; (80025f8 <SystemInit+0x20>)
 80025de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e2:	4a05      	ldr	r2, [pc, #20]	; (80025f8 <SystemInit+0x20>)
 80025e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025ec:	bf00      	nop
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	e000ed00 	.word	0xe000ed00

080025fc <__NVIC_EnableIRQ>:
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260a:	2b00      	cmp	r3, #0
 800260c:	db0b      	blt.n	8002626 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800260e:	79fb      	ldrb	r3, [r7, #7]
 8002610:	f003 021f 	and.w	r2, r3, #31
 8002614:	4907      	ldr	r1, [pc, #28]	; (8002634 <__NVIC_EnableIRQ+0x38>)
 8002616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261a:	095b      	lsrs	r3, r3, #5
 800261c:	2001      	movs	r0, #1
 800261e:	fa00 f202 	lsl.w	r2, r0, r2
 8002622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	e000e100 	.word	0xe000e100

08002638 <__NVIC_SetPriority>:
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	4603      	mov	r3, r0
 8002640:	6039      	str	r1, [r7, #0]
 8002642:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002648:	2b00      	cmp	r3, #0
 800264a:	db0a      	blt.n	8002662 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	b2da      	uxtb	r2, r3
 8002650:	490c      	ldr	r1, [pc, #48]	; (8002684 <__NVIC_SetPriority+0x4c>)
 8002652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002656:	0112      	lsls	r2, r2, #4
 8002658:	b2d2      	uxtb	r2, r2
 800265a:	440b      	add	r3, r1
 800265c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002660:	e00a      	b.n	8002678 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	b2da      	uxtb	r2, r3
 8002666:	4908      	ldr	r1, [pc, #32]	; (8002688 <__NVIC_SetPriority+0x50>)
 8002668:	79fb      	ldrb	r3, [r7, #7]
 800266a:	f003 030f 	and.w	r3, r3, #15
 800266e:	3b04      	subs	r3, #4
 8002670:	0112      	lsls	r2, r2, #4
 8002672:	b2d2      	uxtb	r2, r2
 8002674:	440b      	add	r3, r1
 8002676:	761a      	strb	r2, [r3, #24]
}
 8002678:	bf00      	nop
 800267a:	370c      	adds	r7, #12
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr
 8002684:	e000e100 	.word	0xe000e100
 8002688:	e000ed00 	.word	0xe000ed00

0800268c <TIM3_IRQHandler>:
		.is_loop = NULL,
		.enabled = false
	};


void TIM3_IRQHandler() {if (DelayTIM3.enabled) {timerHandler(&DelayTIM3);}}
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
 8002690:	4b04      	ldr	r3, [pc, #16]	; (80026a4 <TIM3_IRQHandler+0x18>)
 8002692:	7d5b      	ldrb	r3, [r3, #21]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d002      	beq.n	800269e <TIM3_IRQHandler+0x12>
 8002698:	4802      	ldr	r0, [pc, #8]	; (80026a4 <TIM3_IRQHandler+0x18>)
 800269a:	f000 f813 	bl	80026c4 <timerHandler>
 800269e:	bf00      	nop
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	20000050 	.word	0x20000050

080026a8 <TIM4_IRQHandler>:
		.is_loop = NULL,
		.enabled = false
	};


void TIM4_IRQHandler() {if (DelayTIM4.enabled) {timerHandler(&DelayTIM4);}}
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	4b04      	ldr	r3, [pc, #16]	; (80026c0 <TIM4_IRQHandler+0x18>)
 80026ae:	7d5b      	ldrb	r3, [r3, #21]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d002      	beq.n	80026ba <TIM4_IRQHandler+0x12>
 80026b4:	4802      	ldr	r0, [pc, #8]	; (80026c0 <TIM4_IRQHandler+0x18>)
 80026b6:	f000 f805 	bl	80026c4 <timerHandler>
 80026ba:	bf00      	nop
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000068 	.word	0x20000068

080026c4 <timerHandler>:
		.callback_ptr = NULL,
		.is_loop = NULL,
		.enabled = false
	};

void timerHandler(DelayTIM *delay_timer) {
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
    delay_timer->TIM->SR &= ~TIM_SR_UIF;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	691a      	ldr	r2, [r3, #16]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f022 0201 	bic.w	r2, r2, #1
 80026da:	611a      	str	r2, [r3, #16]
	if (delay_timer->callback_ptr == NULL) {
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	691b      	ldr	r3, [r3, #16]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d103      	bne.n	80026ec <timerHandler+0x28>
		stopTimer(delay_timer);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 f8a9 	bl	800283c <stopTimer>
		return;
 80026ea:	e019      	b.n	8002720 <timerHandler+0x5c>
	}
	if (delay_timer->is_loop) {
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	7d1b      	ldrb	r3, [r3, #20]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d003      	beq.n	80026fc <timerHandler+0x38>
		delay_timer->callback_ptr();
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	691b      	ldr	r3, [r3, #16]
 80026f8:	4798      	blx	r3
		return;
 80026fa:	e011      	b.n	8002720 <timerHandler+0x5c>
	}
	if (!delay_timer->is_loop){
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	7d1b      	ldrb	r3, [r3, #20]
 8002700:	f083 0301 	eor.w	r3, r3, #1
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d00a      	beq.n	8002720 <timerHandler+0x5c>
		uint32_t num = delay_timer->TIM->CNT;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002710:	60fb      	str	r3, [r7, #12]
		stopTimer(delay_timer);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f000 f892 	bl	800283c <stopTimer>
		delay_timer->callback_ptr();
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	691b      	ldr	r3, [r3, #16]
 800271c:	4798      	blx	r3
		return;
 800271e:	bf00      	nop
	}
}
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <timerInitialise>:

void timerInitialise(DelayTIM *delay_timer)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	b082      	sub	sp, #8
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
	// Enable appropriate functions
	enableTimer(delay_timer);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f808 	bl	8002744 <enableTimer>
	enableInterrupts(delay_timer);
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 f840 	bl	80027ba <enableInterrupts>
}
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
	...

08002744 <enableTimer>:

void enableTimer(DelayTIM *delay_timer)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
	// Enable the clock for timer
	RCC->APB1ENR |= delay_timer->MaskAPB1ENR;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689a      	ldr	r2, [r3, #8]
 8002750:	4b0d      	ldr	r3, [pc, #52]	; (8002788 <enableTimer+0x44>)
 8002752:	69db      	ldr	r3, [r3, #28]
 8002754:	490c      	ldr	r1, [pc, #48]	; (8002788 <enableTimer+0x44>)
 8002756:	4313      	orrs	r3, r2
 8002758:	61cb      	str	r3, [r1, #28]
	delay_timer->TIM->PSC = 47999;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8002762:	629a      	str	r2, [r3, #40]	; 0x28
	delay_timer->TIM->CR1 |= TIM_CR1_CEN;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 0201 	orr.w	r2, r2, #1
 8002772:	601a      	str	r2, [r3, #0]
	triggerPrescaler(delay_timer);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 f809 	bl	800278c <triggerPrescaler>
	delay_timer->enabled = true;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2201      	movs	r2, #1
 800277e:	755a      	strb	r2, [r3, #21]
}
 8002780:	bf00      	nop
 8002782:	3708      	adds	r7, #8
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	40021000 	.word	0x40021000

0800278c <triggerPrescaler>:

// Pre-scaler updates only upon "events" so this triggers an overflow
void triggerPrescaler(DelayTIM *delay_timer)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
	delay_timer->TIM->ARR = 0x01;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2201      	movs	r2, #1
 800279a:	62da      	str	r2, [r3, #44]	; 0x2c
	delay_timer->TIM->CNT = 0x00;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2200      	movs	r2, #0
 80027a2:	625a      	str	r2, [r3, #36]	; 0x24
	delay_timer->TIM->ARR = 0xFFFFFFFF;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f04f 32ff 	mov.w	r2, #4294967295
 80027ac:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80027ae:	bf00      	nop
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr

080027ba <enableInterrupts>:

void enableInterrupts(DelayTIM *delay_timer)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b082      	sub	sp, #8
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80027c2:	b672      	cpsid	i
}
 80027c4:	bf00      	nop
	__disable_irq();

    // Enable the update interrupt
    delay_timer->TIM->DIER |= TIM_DIER_UIE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	68da      	ldr	r2, [r3, #12]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f042 0201 	orr.w	r2, r2, #1
 80027d4:	60da      	str	r2, [r3, #12]

	// Set priority and enable interrupts
	NVIC_SetPriority(delay_timer->TIM_IRQn, 100);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	b25b      	sxtb	r3, r3
 80027dc:	2164      	movs	r1, #100	; 0x64
 80027de:	4618      	mov	r0, r3
 80027e0:	f7ff ff2a 	bl	8002638 <__NVIC_SetPriority>
	NVIC_EnableIRQ(delay_timer->TIM_IRQn);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	b25b      	sxtb	r3, r3
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff ff06 	bl	80025fc <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80027f0:	b662      	cpsie	i
}
 80027f2:	bf00      	nop

	__enable_irq();
}
 80027f4:	bf00      	nop
 80027f6:	3708      	adds	r7, #8
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <resetTimer>:
uint32_t get_delay(DelayTIM *delay_timer)
{
    return delay_timer->TIM->ARR;
}

void resetTimer(DelayTIM *delay_timer, uint32_t delay_ms) {
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
	stopTimer(delay_timer);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f000 f818 	bl	800283c <stopTimer>
    delay_timer->TIM->ARR = delay_ms;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	62da      	str	r2, [r3, #44]	; 0x2c
	delay_timer->TIM->CR1 |= TIM_CR1_CEN;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f042 0201 	orr.w	r2, r2, #1
 8002822:	601a      	str	r2, [r3, #0]
	delay_timer->TIM->SR &= ~TIM_SR_UIF;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	691a      	ldr	r2, [r3, #16]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 0201 	bic.w	r2, r2, #1
 8002832:	611a      	str	r2, [r3, #16]
}
 8002834:	bf00      	nop
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <stopTimer>:

void stopTimer(DelayTIM *delay_timer) {
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
	delay_timer->TIM->CR1 &= ~TIM_CR1_CEN;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f022 0201 	bic.w	r2, r2, #1
 8002852:	601a      	str	r2, [r3, #0]
	delay_timer->TIM->CNT = 0x00;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2200      	movs	r2, #0
 800285a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <setDelay>:
	delay_timer->callback_ptr = callback;
	delay_timer->is_loop = true;
	resetTimer(delay_timer, delay_ms);
}

void setDelay(DelayTIM *delay_timer, uint32_t delay_ms, void (*callback)(void)) {
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	607a      	str	r2, [r7, #4]
	delay_timer->callback_ptr = callback;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	611a      	str	r2, [r3, #16]
	delay_timer->is_loop = false;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	751a      	strb	r2, [r3, #20]
	resetTimer(delay_timer, delay_ms);
 8002880:	68b9      	ldr	r1, [r7, #8]
 8002882:	68f8      	ldr	r0, [r7, #12]
 8002884:	f7ff ffba 	bl	80027fc <resetTimer>
}
 8002888:	bf00      	nop
 800288a:	3710      	adds	r7, #16
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <Reset_Handler>:
*/

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002890:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028c8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002894:	f7ff fea0 	bl	80025d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002898:	480c      	ldr	r0, [pc, #48]	; (80028cc <LoopForever+0x6>)
  ldr r1, =_edata
 800289a:	490d      	ldr	r1, [pc, #52]	; (80028d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800289c:	4a0d      	ldr	r2, [pc, #52]	; (80028d4 <LoopForever+0xe>)
  movs r3, #0
 800289e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028a0:	e002      	b.n	80028a8 <LoopCopyDataInit>

080028a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028a6:	3304      	adds	r3, #4

080028a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028ac:	d3f9      	bcc.n	80028a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028ae:	4a0a      	ldr	r2, [pc, #40]	; (80028d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80028b0:	4c0a      	ldr	r4, [pc, #40]	; (80028dc <LoopForever+0x16>)
  movs r3, #0
 80028b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028b4:	e001      	b.n	80028ba <LoopFillZerobss>

080028b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028b8:	3204      	adds	r2, #4

080028ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028bc:	d3fb      	bcc.n	80028b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028be:	f006 f857 	bl	8008970 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80028c2:	f7fe fd3b 	bl	800133c <main>

080028c6 <LoopForever>:

LoopForever:
    b LoopForever
 80028c6:	e7fe      	b.n	80028c6 <LoopForever>
Reset_Handler:  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80028c8:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80028cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028d0:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 80028d4:	0800a438 	.word	0x0800a438
  ldr r2, =_sbss
 80028d8:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 80028dc:	2000092c 	.word	0x2000092c

080028e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80028e0:	e7fe      	b.n	80028e0 <ADC1_2_IRQHandler>
	...

080028e4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028e8:	4b08      	ldr	r3, [pc, #32]	; (800290c <HAL_Init+0x28>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a07      	ldr	r2, [pc, #28]	; (800290c <HAL_Init+0x28>)
 80028ee:	f043 0310 	orr.w	r3, r3, #16
 80028f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028f4:	2003      	movs	r0, #3
 80028f6:	f001 f9fb 	bl	8003cf0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028fa:	2000      	movs	r0, #0
 80028fc:	f000 f808 	bl	8002910 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002900:	f7ff fb32 	bl	8001f68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40022000 	.word	0x40022000

08002910 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002918:	4b12      	ldr	r3, [pc, #72]	; (8002964 <HAL_InitTick+0x54>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	4b12      	ldr	r3, [pc, #72]	; (8002968 <HAL_InitTick+0x58>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	4619      	mov	r1, r3
 8002922:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002926:	fbb3 f3f1 	udiv	r3, r3, r1
 800292a:	fbb2 f3f3 	udiv	r3, r2, r3
 800292e:	4618      	mov	r0, r3
 8002930:	f001 fa13 	bl	8003d5a <HAL_SYSTICK_Config>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e00e      	b.n	800295c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b0f      	cmp	r3, #15
 8002942:	d80a      	bhi.n	800295a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002944:	2200      	movs	r2, #0
 8002946:	6879      	ldr	r1, [r7, #4]
 8002948:	f04f 30ff 	mov.w	r0, #4294967295
 800294c:	f001 f9db 	bl	8003d06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002950:	4a06      	ldr	r2, [pc, #24]	; (800296c <HAL_InitTick+0x5c>)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002956:	2300      	movs	r3, #0
 8002958:	e000      	b.n	800295c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
}
 800295c:	4618      	mov	r0, r3
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	2000004c 	.word	0x2000004c
 8002968:	20000084 	.word	0x20000084
 800296c:	20000080 	.word	0x20000080

08002970 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002974:	4b06      	ldr	r3, [pc, #24]	; (8002990 <HAL_IncTick+0x20>)
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	461a      	mov	r2, r3
 800297a:	4b06      	ldr	r3, [pc, #24]	; (8002994 <HAL_IncTick+0x24>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4413      	add	r3, r2
 8002980:	4a04      	ldr	r2, [pc, #16]	; (8002994 <HAL_IncTick+0x24>)
 8002982:	6013      	str	r3, [r2, #0]
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	20000084 	.word	0x20000084
 8002994:	200007e0 	.word	0x200007e0

08002998 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  return uwTick;  
 800299c:	4b03      	ldr	r3, [pc, #12]	; (80029ac <HAL_GetTick+0x14>)
 800299e:	681b      	ldr	r3, [r3, #0]
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	200007e0 	.word	0x200007e0

080029b0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029b8:	f7ff ffee 	bl	8002998 <HAL_GetTick>
 80029bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c8:	d005      	beq.n	80029d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029ca:	4b0a      	ldr	r3, [pc, #40]	; (80029f4 <HAL_Delay+0x44>)
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	461a      	mov	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	4413      	add	r3, r2
 80029d4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80029d6:	bf00      	nop
 80029d8:	f7ff ffde 	bl	8002998 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	68fa      	ldr	r2, [r7, #12]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d8f7      	bhi.n	80029d8 <HAL_Delay+0x28>
  {
  }
}
 80029e8:	bf00      	nop
 80029ea:	bf00      	nop
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	20000084 	.word	0x20000084

080029f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b09a      	sub	sp, #104	; 0x68
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a00:	2300      	movs	r3, #0
 8002a02:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002a06:	2300      	movs	r3, #0
 8002a08:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d101      	bne.n	8002a18 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e1c9      	b.n	8002dac <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	691b      	ldr	r3, [r3, #16]
 8002a1c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a22:	f003 0310 	and.w	r3, r3, #16
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d176      	bne.n	8002b18 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d152      	bne.n	8002ad8 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f7ff faaf 	bl	8001fb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d13b      	bne.n	8002ad8 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f001 f80f 	bl	8003a84 <ADC_Disable>
 8002a66:	4603      	mov	r3, r0
 8002a68:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	f003 0310 	and.w	r3, r3, #16
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d12f      	bne.n	8002ad8 <HAL_ADC_Init+0xe0>
 8002a78:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d12b      	bne.n	8002ad8 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a84:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a88:	f023 0302 	bic.w	r3, r3, #2
 8002a8c:	f043 0202 	orr.w	r2, r3, #2
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689a      	ldr	r2, [r3, #8]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002aa2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	689a      	ldr	r2, [r3, #8]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002ab2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ab4:	4b86      	ldr	r3, [pc, #536]	; (8002cd0 <HAL_ADC_Init+0x2d8>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a86      	ldr	r2, [pc, #536]	; (8002cd4 <HAL_ADC_Init+0x2dc>)
 8002aba:	fba2 2303 	umull	r2, r3, r2, r3
 8002abe:	0c9a      	lsrs	r2, r3, #18
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	4413      	add	r3, r2
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002aca:	e002      	b.n	8002ad2 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d1f9      	bne.n	8002acc <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d007      	beq.n	8002af6 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002af0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002af4:	d110      	bne.n	8002b18 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afa:	f023 0312 	bic.w	r3, r3, #18
 8002afe:	f043 0210 	orr.w	r2, r3, #16
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0a:	f043 0201 	orr.w	r2, r3, #1
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1c:	f003 0310 	and.w	r3, r3, #16
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f040 8136 	bne.w	8002d92 <HAL_ADC_Init+0x39a>
 8002b26:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	f040 8131 	bne.w	8002d92 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f040 8129 	bne.w	8002d92 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b44:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002b48:	f043 0202 	orr.w	r2, r3, #2
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b58:	d004      	beq.n	8002b64 <HAL_ADC_Init+0x16c>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a5e      	ldr	r2, [pc, #376]	; (8002cd8 <HAL_ADC_Init+0x2e0>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d101      	bne.n	8002b68 <HAL_ADC_Init+0x170>
 8002b64:	4b5d      	ldr	r3, [pc, #372]	; (8002cdc <HAL_ADC_Init+0x2e4>)
 8002b66:	e000      	b.n	8002b6a <HAL_ADC_Init+0x172>
 8002b68:	4b5d      	ldr	r3, [pc, #372]	; (8002ce0 <HAL_ADC_Init+0x2e8>)
 8002b6a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b74:	d102      	bne.n	8002b7c <HAL_ADC_Init+0x184>
 8002b76:	4b58      	ldr	r3, [pc, #352]	; (8002cd8 <HAL_ADC_Init+0x2e0>)
 8002b78:	60fb      	str	r3, [r7, #12]
 8002b7a:	e01a      	b.n	8002bb2 <HAL_ADC_Init+0x1ba>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a55      	ldr	r2, [pc, #340]	; (8002cd8 <HAL_ADC_Init+0x2e0>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d103      	bne.n	8002b8e <HAL_ADC_Init+0x196>
 8002b86:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	e011      	b.n	8002bb2 <HAL_ADC_Init+0x1ba>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a54      	ldr	r2, [pc, #336]	; (8002ce4 <HAL_ADC_Init+0x2ec>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d102      	bne.n	8002b9e <HAL_ADC_Init+0x1a6>
 8002b98:	4b53      	ldr	r3, [pc, #332]	; (8002ce8 <HAL_ADC_Init+0x2f0>)
 8002b9a:	60fb      	str	r3, [r7, #12]
 8002b9c:	e009      	b.n	8002bb2 <HAL_ADC_Init+0x1ba>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a51      	ldr	r2, [pc, #324]	; (8002ce8 <HAL_ADC_Init+0x2f0>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d102      	bne.n	8002bae <HAL_ADC_Init+0x1b6>
 8002ba8:	4b4e      	ldr	r3, [pc, #312]	; (8002ce4 <HAL_ADC_Init+0x2ec>)
 8002baa:	60fb      	str	r3, [r7, #12]
 8002bac:	e001      	b.n	8002bb2 <HAL_ADC_Init+0x1ba>
 8002bae:	2300      	movs	r3, #0
 8002bb0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f003 0303 	and.w	r3, r3, #3
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d108      	bne.n	8002bd2 <HAL_ADC_Init+0x1da>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d101      	bne.n	8002bd2 <HAL_ADC_Init+0x1da>
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e000      	b.n	8002bd4 <HAL_ADC_Init+0x1dc>
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d11c      	bne.n	8002c12 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002bd8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d010      	beq.n	8002c00 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 0303 	and.w	r3, r3, #3
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d107      	bne.n	8002bfa <HAL_ADC_Init+0x202>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d101      	bne.n	8002bfa <HAL_ADC_Init+0x202>
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e000      	b.n	8002bfc <HAL_ADC_Init+0x204>
 8002bfa:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d108      	bne.n	8002c12 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002c00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c10:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	7e5b      	ldrb	r3, [r3, #25]
 8002c16:	035b      	lsls	r3, r3, #13
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c1c:	2a01      	cmp	r2, #1
 8002c1e:	d002      	beq.n	8002c26 <HAL_ADC_Init+0x22e>
 8002c20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c24:	e000      	b.n	8002c28 <HAL_ADC_Init+0x230>
 8002c26:	2200      	movs	r2, #0
 8002c28:	431a      	orrs	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d11b      	bne.n	8002c7e <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	7e5b      	ldrb	r3, [r3, #25]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d109      	bne.n	8002c62 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c52:	3b01      	subs	r3, #1
 8002c54:	045a      	lsls	r2, r3, #17
 8002c56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c5e:	663b      	str	r3, [r7, #96]	; 0x60
 8002c60:	e00d      	b.n	8002c7e <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c66:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002c6a:	f043 0220 	orr.w	r2, r3, #32
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c76:	f043 0201 	orr.w	r2, r3, #1
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d03a      	beq.n	8002cfc <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a16      	ldr	r2, [pc, #88]	; (8002ce4 <HAL_ADC_Init+0x2ec>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d004      	beq.n	8002c9a <HAL_ADC_Init+0x2a2>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a14      	ldr	r2, [pc, #80]	; (8002ce8 <HAL_ADC_Init+0x2f0>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d128      	bne.n	8002cec <HAL_ADC_Init+0x2f4>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c9e:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002ca2:	d012      	beq.n	8002cca <HAL_ADC_Init+0x2d2>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cac:	d00a      	beq.n	8002cc4 <HAL_ADC_Init+0x2cc>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cb2:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002cb6:	d002      	beq.n	8002cbe <HAL_ADC_Init+0x2c6>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cbc:	e018      	b.n	8002cf0 <HAL_ADC_Init+0x2f8>
 8002cbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cc2:	e015      	b.n	8002cf0 <HAL_ADC_Init+0x2f8>
 8002cc4:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002cc8:	e012      	b.n	8002cf0 <HAL_ADC_Init+0x2f8>
 8002cca:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002cce:	e00f      	b.n	8002cf0 <HAL_ADC_Init+0x2f8>
 8002cd0:	2000004c 	.word	0x2000004c
 8002cd4:	431bde83 	.word	0x431bde83
 8002cd8:	50000100 	.word	0x50000100
 8002cdc:	50000300 	.word	0x50000300
 8002ce0:	50000700 	.word	0x50000700
 8002ce4:	50000400 	.word	0x50000400
 8002ce8:	50000500 	.word	0x50000500
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 030c 	and.w	r3, r3, #12
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d114      	bne.n	8002d34 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	6812      	ldr	r2, [r2, #0]
 8002d14:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d18:	f023 0302 	bic.w	r3, r3, #2
 8002d1c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	7e1b      	ldrb	r3, [r3, #24]
 8002d22:	039a      	lsls	r2, r3, #14
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d2a:	005b      	lsls	r3, r3, #1
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d30:	4313      	orrs	r3, r2
 8002d32:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	68da      	ldr	r2, [r3, #12]
 8002d3a:	4b1e      	ldr	r3, [pc, #120]	; (8002db4 <HAL_ADC_Init+0x3bc>)
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6812      	ldr	r2, [r2, #0]
 8002d42:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002d44:	430b      	orrs	r3, r1
 8002d46:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d10c      	bne.n	8002d6a <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d56:	f023 010f 	bic.w	r1, r3, #15
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	1e5a      	subs	r2, r3, #1
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	430a      	orrs	r2, r1
 8002d66:	631a      	str	r2, [r3, #48]	; 0x30
 8002d68:	e007      	b.n	8002d7a <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f022 020f 	bic.w	r2, r2, #15
 8002d78:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d84:	f023 0303 	bic.w	r3, r3, #3
 8002d88:	f043 0201 	orr.w	r2, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	641a      	str	r2, [r3, #64]	; 0x40
 8002d90:	e00a      	b.n	8002da8 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d96:	f023 0312 	bic.w	r3, r3, #18
 8002d9a:	f043 0210 	orr.w	r2, r3, #16
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002da2:	2301      	movs	r3, #1
 8002da4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002da8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3768      	adds	r7, #104	; 0x68
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	fff0c007 	.word	0xfff0c007

08002db8 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f003 0304 	and.w	r3, r3, #4
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	f040 80f9 	bne.w	8002fc6 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d101      	bne.n	8002de2 <HAL_ADC_Start+0x2a>
 8002dde:	2302      	movs	r3, #2
 8002de0:	e0f4      	b.n	8002fcc <HAL_ADC_Start+0x214>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2201      	movs	r2, #1
 8002de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 fde6 	bl	80039bc <ADC_Enable>
 8002df0:	4603      	mov	r3, r0
 8002df2:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002df4:	7bfb      	ldrb	r3, [r7, #15]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f040 80e0 	bne.w	8002fbc <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e00:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002e04:	f023 0301 	bic.w	r3, r3, #1
 8002e08:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e18:	d004      	beq.n	8002e24 <HAL_ADC_Start+0x6c>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a6d      	ldr	r2, [pc, #436]	; (8002fd4 <HAL_ADC_Start+0x21c>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d106      	bne.n	8002e32 <HAL_ADC_Start+0x7a>
 8002e24:	4b6c      	ldr	r3, [pc, #432]	; (8002fd8 <HAL_ADC_Start+0x220>)
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f003 031f 	and.w	r3, r3, #31
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d010      	beq.n	8002e52 <HAL_ADC_Start+0x9a>
 8002e30:	e005      	b.n	8002e3e <HAL_ADC_Start+0x86>
 8002e32:	4b6a      	ldr	r3, [pc, #424]	; (8002fdc <HAL_ADC_Start+0x224>)
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f003 031f 	and.w	r3, r3, #31
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d009      	beq.n	8002e52 <HAL_ADC_Start+0x9a>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e46:	d004      	beq.n	8002e52 <HAL_ADC_Start+0x9a>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a64      	ldr	r2, [pc, #400]	; (8002fe0 <HAL_ADC_Start+0x228>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d115      	bne.n	8002e7e <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e56:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d036      	beq.n	8002eda <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e70:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e74:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002e7c:	e02d      	b.n	8002eda <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e92:	d004      	beq.n	8002e9e <HAL_ADC_Start+0xe6>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a4e      	ldr	r2, [pc, #312]	; (8002fd4 <HAL_ADC_Start+0x21c>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d10a      	bne.n	8002eb4 <HAL_ADC_Start+0xfc>
 8002e9e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	bf14      	ite	ne
 8002eac:	2301      	movne	r3, #1
 8002eae:	2300      	moveq	r3, #0
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	e008      	b.n	8002ec6 <HAL_ADC_Start+0x10e>
 8002eb4:	4b4a      	ldr	r3, [pc, #296]	; (8002fe0 <HAL_ADC_Start+0x228>)
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	bf14      	ite	ne
 8002ec0:	2301      	movne	r3, #1
 8002ec2:	2300      	moveq	r3, #0
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d007      	beq.n	8002eda <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ed2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ede:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ee2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ee6:	d106      	bne.n	8002ef6 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eec:	f023 0206 	bic.w	r2, r3, #6
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	645a      	str	r2, [r3, #68]	; 0x44
 8002ef4:	e002      	b.n	8002efc <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	221c      	movs	r2, #28
 8002f0a:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f14:	d004      	beq.n	8002f20 <HAL_ADC_Start+0x168>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a2e      	ldr	r2, [pc, #184]	; (8002fd4 <HAL_ADC_Start+0x21c>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d106      	bne.n	8002f2e <HAL_ADC_Start+0x176>
 8002f20:	4b2d      	ldr	r3, [pc, #180]	; (8002fd8 <HAL_ADC_Start+0x220>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f003 031f 	and.w	r3, r3, #31
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d03e      	beq.n	8002faa <HAL_ADC_Start+0x1f2>
 8002f2c:	e005      	b.n	8002f3a <HAL_ADC_Start+0x182>
 8002f2e:	4b2b      	ldr	r3, [pc, #172]	; (8002fdc <HAL_ADC_Start+0x224>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f003 031f 	and.w	r3, r3, #31
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d037      	beq.n	8002faa <HAL_ADC_Start+0x1f2>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f42:	d004      	beq.n	8002f4e <HAL_ADC_Start+0x196>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a22      	ldr	r2, [pc, #136]	; (8002fd4 <HAL_ADC_Start+0x21c>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d106      	bne.n	8002f5c <HAL_ADC_Start+0x1a4>
 8002f4e:	4b22      	ldr	r3, [pc, #136]	; (8002fd8 <HAL_ADC_Start+0x220>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f003 031f 	and.w	r3, r3, #31
 8002f56:	2b05      	cmp	r3, #5
 8002f58:	d027      	beq.n	8002faa <HAL_ADC_Start+0x1f2>
 8002f5a:	e005      	b.n	8002f68 <HAL_ADC_Start+0x1b0>
 8002f5c:	4b1f      	ldr	r3, [pc, #124]	; (8002fdc <HAL_ADC_Start+0x224>)
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f003 031f 	and.w	r3, r3, #31
 8002f64:	2b05      	cmp	r3, #5
 8002f66:	d020      	beq.n	8002faa <HAL_ADC_Start+0x1f2>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f70:	d004      	beq.n	8002f7c <HAL_ADC_Start+0x1c4>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a17      	ldr	r2, [pc, #92]	; (8002fd4 <HAL_ADC_Start+0x21c>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d106      	bne.n	8002f8a <HAL_ADC_Start+0x1d2>
 8002f7c:	4b16      	ldr	r3, [pc, #88]	; (8002fd8 <HAL_ADC_Start+0x220>)
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f003 031f 	and.w	r3, r3, #31
 8002f84:	2b09      	cmp	r3, #9
 8002f86:	d010      	beq.n	8002faa <HAL_ADC_Start+0x1f2>
 8002f88:	e005      	b.n	8002f96 <HAL_ADC_Start+0x1de>
 8002f8a:	4b14      	ldr	r3, [pc, #80]	; (8002fdc <HAL_ADC_Start+0x224>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 031f 	and.w	r3, r3, #31
 8002f92:	2b09      	cmp	r3, #9
 8002f94:	d009      	beq.n	8002faa <HAL_ADC_Start+0x1f2>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f9e:	d004      	beq.n	8002faa <HAL_ADC_Start+0x1f2>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a0e      	ldr	r2, [pc, #56]	; (8002fe0 <HAL_ADC_Start+0x228>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d10f      	bne.n	8002fca <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f042 0204 	orr.w	r2, r2, #4
 8002fb8:	609a      	str	r2, [r3, #8]
 8002fba:	e006      	b.n	8002fca <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002fc4:	e001      	b.n	8002fca <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	50000100 	.word	0x50000100
 8002fd8:	50000300 	.word	0x50000300
 8002fdc:	50000700 	.word	0x50000700
 8002fe0:	50000400 	.word	0x50000400

08002fe4 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	2b08      	cmp	r3, #8
 8002ff8:	d102      	bne.n	8003000 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002ffa:	2308      	movs	r3, #8
 8002ffc:	617b      	str	r3, [r7, #20]
 8002ffe:	e03a      	b.n	8003076 <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003008:	d004      	beq.n	8003014 <HAL_ADC_PollForConversion+0x30>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a72      	ldr	r2, [pc, #456]	; (80031d8 <HAL_ADC_PollForConversion+0x1f4>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d101      	bne.n	8003018 <HAL_ADC_PollForConversion+0x34>
 8003014:	4b71      	ldr	r3, [pc, #452]	; (80031dc <HAL_ADC_PollForConversion+0x1f8>)
 8003016:	e000      	b.n	800301a <HAL_ADC_PollForConversion+0x36>
 8003018:	4b71      	ldr	r3, [pc, #452]	; (80031e0 <HAL_ADC_PollForConversion+0x1fc>)
 800301a:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f003 031f 	and.w	r3, r3, #31
 8003024:	2b00      	cmp	r3, #0
 8003026:	d112      	bne.n	800304e <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	2b01      	cmp	r3, #1
 8003034:	d11d      	bne.n	8003072 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303a:	f043 0220 	orr.w	r2, r3, #32
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e0bf      	b.n	80031ce <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d00b      	beq.n	8003072 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305e:	f043 0220 	orr.w	r2, r3, #32
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e0ad      	b.n	80031ce <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8003072:	230c      	movs	r3, #12
 8003074:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800307e:	d004      	beq.n	800308a <HAL_ADC_PollForConversion+0xa6>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a54      	ldr	r2, [pc, #336]	; (80031d8 <HAL_ADC_PollForConversion+0x1f4>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d106      	bne.n	8003098 <HAL_ADC_PollForConversion+0xb4>
 800308a:	4b54      	ldr	r3, [pc, #336]	; (80031dc <HAL_ADC_PollForConversion+0x1f8>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f003 031f 	and.w	r3, r3, #31
 8003092:	2b00      	cmp	r3, #0
 8003094:	d010      	beq.n	80030b8 <HAL_ADC_PollForConversion+0xd4>
 8003096:	e005      	b.n	80030a4 <HAL_ADC_PollForConversion+0xc0>
 8003098:	4b51      	ldr	r3, [pc, #324]	; (80031e0 <HAL_ADC_PollForConversion+0x1fc>)
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	f003 031f 	and.w	r3, r3, #31
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d009      	beq.n	80030b8 <HAL_ADC_PollForConversion+0xd4>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030ac:	d004      	beq.n	80030b8 <HAL_ADC_PollForConversion+0xd4>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a4c      	ldr	r2, [pc, #304]	; (80031e4 <HAL_ADC_PollForConversion+0x200>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d104      	bne.n	80030c2 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	613b      	str	r3, [r7, #16]
 80030c0:	e00f      	b.n	80030e2 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030ca:	d004      	beq.n	80030d6 <HAL_ADC_PollForConversion+0xf2>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a41      	ldr	r2, [pc, #260]	; (80031d8 <HAL_ADC_PollForConversion+0x1f4>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d102      	bne.n	80030dc <HAL_ADC_PollForConversion+0xf8>
 80030d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80030da:	e000      	b.n	80030de <HAL_ADC_PollForConversion+0xfa>
 80030dc:	4b41      	ldr	r3, [pc, #260]	; (80031e4 <HAL_ADC_PollForConversion+0x200>)
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 80030e2:	f7ff fc59 	bl	8002998 <HAL_GetTick>
 80030e6:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80030e8:	e021      	b.n	800312e <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f0:	d01d      	beq.n	800312e <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d007      	beq.n	8003108 <HAL_ADC_PollForConversion+0x124>
 80030f8:	f7ff fc4e 	bl	8002998 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	429a      	cmp	r2, r3
 8003106:	d212      	bcs.n	800312e <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	4013      	ands	r3, r2
 8003112:	2b00      	cmp	r3, #0
 8003114:	d10b      	bne.n	800312e <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311a:	f043 0204 	orr.w	r2, r3, #4
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e04f      	b.n	80031ce <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	4013      	ands	r3, r2
 8003138:	2b00      	cmp	r3, #0
 800313a:	d0d6      	beq.n	80030ea <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003140:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003152:	2b00      	cmp	r3, #0
 8003154:	d131      	bne.n	80031ba <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 800315c:	2b00      	cmp	r3, #0
 800315e:	d12c      	bne.n	80031ba <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0308 	and.w	r3, r3, #8
 800316a:	2b08      	cmp	r3, #8
 800316c:	d125      	bne.n	80031ba <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f003 0304 	and.w	r3, r3, #4
 8003178:	2b00      	cmp	r3, #0
 800317a:	d112      	bne.n	80031a2 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003180:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d112      	bne.n	80031ba <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003198:	f043 0201 	orr.w	r2, r3, #1
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	641a      	str	r2, [r3, #64]	; 0x40
 80031a0:	e00b      	b.n	80031ba <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a6:	f043 0220 	orr.w	r2, r3, #32
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031b2:	f043 0201 	orr.w	r2, r3, #1
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d103      	bne.n	80031cc <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3718      	adds	r7, #24
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	50000100 	.word	0x50000100
 80031dc:	50000300 	.word	0x50000300
 80031e0:	50000700 	.word	0x50000700
 80031e4:	50000400 	.word	0x50000400

080031e8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
	...

08003204 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003204:	b480      	push	{r7}
 8003206:	b09b      	sub	sp, #108	; 0x6c
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800320e:	2300      	movs	r3, #0
 8003210:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003214:	2300      	movs	r3, #0
 8003216:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800321e:	2b01      	cmp	r3, #1
 8003220:	d101      	bne.n	8003226 <HAL_ADC_ConfigChannel+0x22>
 8003222:	2302      	movs	r3, #2
 8003224:	e2c8      	b.n	80037b8 <HAL_ADC_ConfigChannel+0x5b4>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 0304 	and.w	r3, r3, #4
 8003238:	2b00      	cmp	r3, #0
 800323a:	f040 82ac 	bne.w	8003796 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b04      	cmp	r3, #4
 8003244:	d81c      	bhi.n	8003280 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685a      	ldr	r2, [r3, #4]
 8003250:	4613      	mov	r3, r2
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	4413      	add	r3, r2
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	461a      	mov	r2, r3
 800325a:	231f      	movs	r3, #31
 800325c:	4093      	lsls	r3, r2
 800325e:	43db      	mvns	r3, r3
 8003260:	4019      	ands	r1, r3
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	6818      	ldr	r0, [r3, #0]
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	685a      	ldr	r2, [r3, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	4413      	add	r3, r2
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	fa00 f203 	lsl.w	r2, r0, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	430a      	orrs	r2, r1
 800327c:	631a      	str	r2, [r3, #48]	; 0x30
 800327e:	e063      	b.n	8003348 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	2b09      	cmp	r3, #9
 8003286:	d81e      	bhi.n	80032c6 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	685a      	ldr	r2, [r3, #4]
 8003292:	4613      	mov	r3, r2
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	4413      	add	r3, r2
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	3b1e      	subs	r3, #30
 800329c:	221f      	movs	r2, #31
 800329e:	fa02 f303 	lsl.w	r3, r2, r3
 80032a2:	43db      	mvns	r3, r3
 80032a4:	4019      	ands	r1, r3
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	6818      	ldr	r0, [r3, #0]
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685a      	ldr	r2, [r3, #4]
 80032ae:	4613      	mov	r3, r2
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	4413      	add	r3, r2
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	3b1e      	subs	r3, #30
 80032b8:	fa00 f203 	lsl.w	r2, r0, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	430a      	orrs	r2, r1
 80032c2:	635a      	str	r2, [r3, #52]	; 0x34
 80032c4:	e040      	b.n	8003348 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	2b0e      	cmp	r3, #14
 80032cc:	d81e      	bhi.n	800330c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	4613      	mov	r3, r2
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	4413      	add	r3, r2
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	3b3c      	subs	r3, #60	; 0x3c
 80032e2:	221f      	movs	r2, #31
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	43db      	mvns	r3, r3
 80032ea:	4019      	ands	r1, r3
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	6818      	ldr	r0, [r3, #0]
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685a      	ldr	r2, [r3, #4]
 80032f4:	4613      	mov	r3, r2
 80032f6:	005b      	lsls	r3, r3, #1
 80032f8:	4413      	add	r3, r2
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	3b3c      	subs	r3, #60	; 0x3c
 80032fe:	fa00 f203 	lsl.w	r2, r0, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	430a      	orrs	r2, r1
 8003308:	639a      	str	r2, [r3, #56]	; 0x38
 800330a:	e01d      	b.n	8003348 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	4613      	mov	r3, r2
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	4413      	add	r3, r2
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	3b5a      	subs	r3, #90	; 0x5a
 8003320:	221f      	movs	r2, #31
 8003322:	fa02 f303 	lsl.w	r3, r2, r3
 8003326:	43db      	mvns	r3, r3
 8003328:	4019      	ands	r1, r3
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	6818      	ldr	r0, [r3, #0]
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685a      	ldr	r2, [r3, #4]
 8003332:	4613      	mov	r3, r2
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	4413      	add	r3, r2
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	3b5a      	subs	r3, #90	; 0x5a
 800333c:	fa00 f203 	lsl.w	r2, r0, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	430a      	orrs	r2, r1
 8003346:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f003 030c 	and.w	r3, r3, #12
 8003352:	2b00      	cmp	r3, #0
 8003354:	f040 80e5 	bne.w	8003522 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2b09      	cmp	r3, #9
 800335e:	d91c      	bls.n	800339a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6999      	ldr	r1, [r3, #24]
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	4613      	mov	r3, r2
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	4413      	add	r3, r2
 8003370:	3b1e      	subs	r3, #30
 8003372:	2207      	movs	r2, #7
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	4019      	ands	r1, r3
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	6898      	ldr	r0, [r3, #8]
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	4613      	mov	r3, r2
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	4413      	add	r3, r2
 800338a:	3b1e      	subs	r3, #30
 800338c:	fa00 f203 	lsl.w	r2, r0, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	619a      	str	r2, [r3, #24]
 8003398:	e019      	b.n	80033ce <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	6959      	ldr	r1, [r3, #20]
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	4613      	mov	r3, r2
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	4413      	add	r3, r2
 80033aa:	2207      	movs	r2, #7
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	43db      	mvns	r3, r3
 80033b2:	4019      	ands	r1, r3
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	6898      	ldr	r0, [r3, #8]
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	4613      	mov	r3, r2
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	4413      	add	r3, r2
 80033c2:	fa00 f203 	lsl.w	r2, r0, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	695a      	ldr	r2, [r3, #20]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	08db      	lsrs	r3, r3, #3
 80033da:	f003 0303 	and.w	r3, r3, #3
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	fa02 f303 	lsl.w	r3, r2, r3
 80033e4:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	3b01      	subs	r3, #1
 80033ec:	2b03      	cmp	r3, #3
 80033ee:	d84f      	bhi.n	8003490 <HAL_ADC_ConfigChannel+0x28c>
 80033f0:	a201      	add	r2, pc, #4	; (adr r2, 80033f8 <HAL_ADC_ConfigChannel+0x1f4>)
 80033f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033f6:	bf00      	nop
 80033f8:	08003409 	.word	0x08003409
 80033fc:	0800342b 	.word	0x0800342b
 8003400:	0800344d 	.word	0x0800344d
 8003404:	0800346f 	.word	0x0800346f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800340e:	4b99      	ldr	r3, [pc, #612]	; (8003674 <HAL_ADC_ConfigChannel+0x470>)
 8003410:	4013      	ands	r3, r2
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	6812      	ldr	r2, [r2, #0]
 8003416:	0691      	lsls	r1, r2, #26
 8003418:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800341a:	430a      	orrs	r2, r1
 800341c:	431a      	orrs	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003426:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003428:	e07b      	b.n	8003522 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003430:	4b90      	ldr	r3, [pc, #576]	; (8003674 <HAL_ADC_ConfigChannel+0x470>)
 8003432:	4013      	ands	r3, r2
 8003434:	683a      	ldr	r2, [r7, #0]
 8003436:	6812      	ldr	r2, [r2, #0]
 8003438:	0691      	lsls	r1, r2, #26
 800343a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800343c:	430a      	orrs	r2, r1
 800343e:	431a      	orrs	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003448:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800344a:	e06a      	b.n	8003522 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003452:	4b88      	ldr	r3, [pc, #544]	; (8003674 <HAL_ADC_ConfigChannel+0x470>)
 8003454:	4013      	ands	r3, r2
 8003456:	683a      	ldr	r2, [r7, #0]
 8003458:	6812      	ldr	r2, [r2, #0]
 800345a:	0691      	lsls	r1, r2, #26
 800345c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800345e:	430a      	orrs	r2, r1
 8003460:	431a      	orrs	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800346a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800346c:	e059      	b.n	8003522 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003474:	4b7f      	ldr	r3, [pc, #508]	; (8003674 <HAL_ADC_ConfigChannel+0x470>)
 8003476:	4013      	ands	r3, r2
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	6812      	ldr	r2, [r2, #0]
 800347c:	0691      	lsls	r1, r2, #26
 800347e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003480:	430a      	orrs	r2, r1
 8003482:	431a      	orrs	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800348c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800348e:	e048      	b.n	8003522 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003496:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	069b      	lsls	r3, r3, #26
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d107      	bne.n	80034b4 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80034b2:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	069b      	lsls	r3, r3, #26
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d107      	bne.n	80034d8 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80034d6:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	069b      	lsls	r3, r3, #26
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d107      	bne.n	80034fc <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80034fa:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003502:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	069b      	lsls	r3, r3, #26
 800350c:	429a      	cmp	r2, r3
 800350e:	d107      	bne.n	8003520 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800351e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003520:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f003 0303 	and.w	r3, r3, #3
 800352c:	2b01      	cmp	r3, #1
 800352e:	d108      	bne.n	8003542 <HAL_ADC_ConfigChannel+0x33e>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b01      	cmp	r3, #1
 800353c:	d101      	bne.n	8003542 <HAL_ADC_ConfigChannel+0x33e>
 800353e:	2301      	movs	r3, #1
 8003540:	e000      	b.n	8003544 <HAL_ADC_ConfigChannel+0x340>
 8003542:	2300      	movs	r3, #0
 8003544:	2b00      	cmp	r3, #0
 8003546:	f040 8131 	bne.w	80037ac <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d00f      	beq.n	8003572 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2201      	movs	r2, #1
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	43da      	mvns	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	400a      	ands	r2, r1
 800356c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003570:	e049      	b.n	8003606 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2201      	movs	r2, #1
 8003580:	409a      	lsls	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	430a      	orrs	r2, r1
 8003588:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2b09      	cmp	r3, #9
 8003592:	d91c      	bls.n	80035ce <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6999      	ldr	r1, [r3, #24]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	4613      	mov	r3, r2
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	4413      	add	r3, r2
 80035a4:	3b1b      	subs	r3, #27
 80035a6:	2207      	movs	r2, #7
 80035a8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ac:	43db      	mvns	r3, r3
 80035ae:	4019      	ands	r1, r3
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	6898      	ldr	r0, [r3, #8]
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	4613      	mov	r3, r2
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	4413      	add	r3, r2
 80035be:	3b1b      	subs	r3, #27
 80035c0:	fa00 f203 	lsl.w	r2, r0, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	430a      	orrs	r2, r1
 80035ca:	619a      	str	r2, [r3, #24]
 80035cc:	e01b      	b.n	8003606 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	6959      	ldr	r1, [r3, #20]
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	1c5a      	adds	r2, r3, #1
 80035da:	4613      	mov	r3, r2
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	4413      	add	r3, r2
 80035e0:	2207      	movs	r2, #7
 80035e2:	fa02 f303 	lsl.w	r3, r2, r3
 80035e6:	43db      	mvns	r3, r3
 80035e8:	4019      	ands	r1, r3
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	6898      	ldr	r0, [r3, #8]
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	1c5a      	adds	r2, r3, #1
 80035f4:	4613      	mov	r3, r2
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	4413      	add	r3, r2
 80035fa:	fa00 f203 	lsl.w	r2, r0, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	430a      	orrs	r2, r1
 8003604:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800360e:	d004      	beq.n	800361a <HAL_ADC_ConfigChannel+0x416>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a18      	ldr	r2, [pc, #96]	; (8003678 <HAL_ADC_ConfigChannel+0x474>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d101      	bne.n	800361e <HAL_ADC_ConfigChannel+0x41a>
 800361a:	4b18      	ldr	r3, [pc, #96]	; (800367c <HAL_ADC_ConfigChannel+0x478>)
 800361c:	e000      	b.n	8003620 <HAL_ADC_ConfigChannel+0x41c>
 800361e:	4b18      	ldr	r3, [pc, #96]	; (8003680 <HAL_ADC_ConfigChannel+0x47c>)
 8003620:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	2b10      	cmp	r3, #16
 8003628:	d105      	bne.n	8003636 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800362a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003632:	2b00      	cmp	r3, #0
 8003634:	d015      	beq.n	8003662 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800363a:	2b11      	cmp	r3, #17
 800363c:	d105      	bne.n	800364a <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800363e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00b      	beq.n	8003662 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800364e:	2b12      	cmp	r3, #18
 8003650:	f040 80ac 	bne.w	80037ac <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003654:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800365c:	2b00      	cmp	r3, #0
 800365e:	f040 80a5 	bne.w	80037ac <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800366a:	d10b      	bne.n	8003684 <HAL_ADC_ConfigChannel+0x480>
 800366c:	4b02      	ldr	r3, [pc, #8]	; (8003678 <HAL_ADC_ConfigChannel+0x474>)
 800366e:	60fb      	str	r3, [r7, #12]
 8003670:	e023      	b.n	80036ba <HAL_ADC_ConfigChannel+0x4b6>
 8003672:	bf00      	nop
 8003674:	83fff000 	.word	0x83fff000
 8003678:	50000100 	.word	0x50000100
 800367c:	50000300 	.word	0x50000300
 8003680:	50000700 	.word	0x50000700
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a4e      	ldr	r2, [pc, #312]	; (80037c4 <HAL_ADC_ConfigChannel+0x5c0>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d103      	bne.n	8003696 <HAL_ADC_ConfigChannel+0x492>
 800368e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003692:	60fb      	str	r3, [r7, #12]
 8003694:	e011      	b.n	80036ba <HAL_ADC_ConfigChannel+0x4b6>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a4b      	ldr	r2, [pc, #300]	; (80037c8 <HAL_ADC_ConfigChannel+0x5c4>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d102      	bne.n	80036a6 <HAL_ADC_ConfigChannel+0x4a2>
 80036a0:	4b4a      	ldr	r3, [pc, #296]	; (80037cc <HAL_ADC_ConfigChannel+0x5c8>)
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	e009      	b.n	80036ba <HAL_ADC_ConfigChannel+0x4b6>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a48      	ldr	r2, [pc, #288]	; (80037cc <HAL_ADC_ConfigChannel+0x5c8>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d102      	bne.n	80036b6 <HAL_ADC_ConfigChannel+0x4b2>
 80036b0:	4b45      	ldr	r3, [pc, #276]	; (80037c8 <HAL_ADC_ConfigChannel+0x5c4>)
 80036b2:	60fb      	str	r3, [r7, #12]
 80036b4:	e001      	b.n	80036ba <HAL_ADC_ConfigChannel+0x4b6>
 80036b6:	2300      	movs	r3, #0
 80036b8:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f003 0303 	and.w	r3, r3, #3
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d108      	bne.n	80036da <HAL_ADC_ConfigChannel+0x4d6>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d101      	bne.n	80036da <HAL_ADC_ConfigChannel+0x4d6>
 80036d6:	2301      	movs	r3, #1
 80036d8:	e000      	b.n	80036dc <HAL_ADC_ConfigChannel+0x4d8>
 80036da:	2300      	movs	r3, #0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d150      	bne.n	8003782 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80036e0:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d010      	beq.n	8003708 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f003 0303 	and.w	r3, r3, #3
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d107      	bne.n	8003702 <HAL_ADC_ConfigChannel+0x4fe>
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d101      	bne.n	8003702 <HAL_ADC_ConfigChannel+0x4fe>
 80036fe:	2301      	movs	r3, #1
 8003700:	e000      	b.n	8003704 <HAL_ADC_ConfigChannel+0x500>
 8003702:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003704:	2b00      	cmp	r3, #0
 8003706:	d13c      	bne.n	8003782 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2b10      	cmp	r3, #16
 800370e:	d11d      	bne.n	800374c <HAL_ADC_ConfigChannel+0x548>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003718:	d118      	bne.n	800374c <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800371a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003722:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003724:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003726:	4b2a      	ldr	r3, [pc, #168]	; (80037d0 <HAL_ADC_ConfigChannel+0x5cc>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a2a      	ldr	r2, [pc, #168]	; (80037d4 <HAL_ADC_ConfigChannel+0x5d0>)
 800372c:	fba2 2303 	umull	r2, r3, r2, r3
 8003730:	0c9a      	lsrs	r2, r3, #18
 8003732:	4613      	mov	r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	4413      	add	r3, r2
 8003738:	005b      	lsls	r3, r3, #1
 800373a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800373c:	e002      	b.n	8003744 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	3b01      	subs	r3, #1
 8003742:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1f9      	bne.n	800373e <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800374a:	e02e      	b.n	80037aa <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2b11      	cmp	r3, #17
 8003752:	d10b      	bne.n	800376c <HAL_ADC_ConfigChannel+0x568>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800375c:	d106      	bne.n	800376c <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800375e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003766:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003768:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800376a:	e01e      	b.n	80037aa <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2b12      	cmp	r3, #18
 8003772:	d11a      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003774:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800377c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800377e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003780:	e013      	b.n	80037aa <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003786:	f043 0220 	orr.w	r2, r3, #32
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003794:	e00a      	b.n	80037ac <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379a:	f043 0220 	orr.w	r2, r3, #32
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80037a8:	e000      	b.n	80037ac <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80037aa:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80037b4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	376c      	adds	r7, #108	; 0x6c
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr
 80037c4:	50000100 	.word	0x50000100
 80037c8:	50000400 	.word	0x50000400
 80037cc:	50000500 	.word	0x50000500
 80037d0:	2000004c 	.word	0x2000004c
 80037d4:	431bde83 	.word	0x431bde83

080037d8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80037d8:	b480      	push	{r7}
 80037da:	b099      	sub	sp, #100	; 0x64
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037e2:	2300      	movs	r3, #0
 80037e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037f0:	d102      	bne.n	80037f8 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80037f2:	4b6d      	ldr	r3, [pc, #436]	; (80039a8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80037f4:	60bb      	str	r3, [r7, #8]
 80037f6:	e01a      	b.n	800382e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a6a      	ldr	r2, [pc, #424]	; (80039a8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d103      	bne.n	800380a <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8003802:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003806:	60bb      	str	r3, [r7, #8]
 8003808:	e011      	b.n	800382e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a67      	ldr	r2, [pc, #412]	; (80039ac <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d102      	bne.n	800381a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003814:	4b66      	ldr	r3, [pc, #408]	; (80039b0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003816:	60bb      	str	r3, [r7, #8]
 8003818:	e009      	b.n	800382e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a64      	ldr	r2, [pc, #400]	; (80039b0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d102      	bne.n	800382a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003824:	4b61      	ldr	r3, [pc, #388]	; (80039ac <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003826:	60bb      	str	r3, [r7, #8]
 8003828:	e001      	b.n	800382e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800382a:	2300      	movs	r3, #0
 800382c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d101      	bne.n	8003838 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e0b0      	b.n	800399a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800383e:	2b01      	cmp	r3, #1
 8003840:	d101      	bne.n	8003846 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003842:	2302      	movs	r3, #2
 8003844:	e0a9      	b.n	800399a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2201      	movs	r2, #1
 800384a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f003 0304 	and.w	r3, r3, #4
 8003858:	2b00      	cmp	r3, #0
 800385a:	f040 808d 	bne.w	8003978 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 0304 	and.w	r3, r3, #4
 8003866:	2b00      	cmp	r3, #0
 8003868:	f040 8086 	bne.w	8003978 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003874:	d004      	beq.n	8003880 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a4b      	ldr	r2, [pc, #300]	; (80039a8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d101      	bne.n	8003884 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003880:	4b4c      	ldr	r3, [pc, #304]	; (80039b4 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003882:	e000      	b.n	8003886 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003884:	4b4c      	ldr	r3, [pc, #304]	; (80039b8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8003886:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d040      	beq.n	8003912 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003890:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	6859      	ldr	r1, [r3, #4]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80038a2:	035b      	lsls	r3, r3, #13
 80038a4:	430b      	orrs	r3, r1
 80038a6:	431a      	orrs	r2, r3
 80038a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80038aa:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	f003 0303 	and.w	r3, r3, #3
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d108      	bne.n	80038cc <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d101      	bne.n	80038cc <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80038c8:	2301      	movs	r3, #1
 80038ca:	e000      	b.n	80038ce <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80038cc:	2300      	movs	r3, #0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d15c      	bne.n	800398c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f003 0303 	and.w	r3, r3, #3
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d107      	bne.n	80038ee <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d101      	bne.n	80038ee <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80038ea:	2301      	movs	r3, #1
 80038ec:	e000      	b.n	80038f0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80038ee:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d14b      	bne.n	800398c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80038f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80038fc:	f023 030f 	bic.w	r3, r3, #15
 8003900:	683a      	ldr	r2, [r7, #0]
 8003902:	6811      	ldr	r1, [r2, #0]
 8003904:	683a      	ldr	r2, [r7, #0]
 8003906:	6892      	ldr	r2, [r2, #8]
 8003908:	430a      	orrs	r2, r1
 800390a:	431a      	orrs	r2, r3
 800390c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800390e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003910:	e03c      	b.n	800398c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003912:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800391a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800391c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	f003 0303 	and.w	r3, r3, #3
 8003928:	2b01      	cmp	r3, #1
 800392a:	d108      	bne.n	800393e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b01      	cmp	r3, #1
 8003938:	d101      	bne.n	800393e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800393a:	2301      	movs	r3, #1
 800393c:	e000      	b.n	8003940 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800393e:	2300      	movs	r3, #0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d123      	bne.n	800398c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f003 0303 	and.w	r3, r3, #3
 800394c:	2b01      	cmp	r3, #1
 800394e:	d107      	bne.n	8003960 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	2b01      	cmp	r3, #1
 800395a:	d101      	bne.n	8003960 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800395c:	2301      	movs	r3, #1
 800395e:	e000      	b.n	8003962 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003960:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003962:	2b00      	cmp	r3, #0
 8003964:	d112      	bne.n	800398c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003966:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800396e:	f023 030f 	bic.w	r3, r3, #15
 8003972:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003974:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003976:	e009      	b.n	800398c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397c:	f043 0220 	orr.w	r2, r3, #32
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800398a:	e000      	b.n	800398e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800398c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003996:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800399a:	4618      	mov	r0, r3
 800399c:	3764      	adds	r7, #100	; 0x64
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr
 80039a6:	bf00      	nop
 80039a8:	50000100 	.word	0x50000100
 80039ac:	50000400 	.word	0x50000400
 80039b0:	50000500 	.word	0x50000500
 80039b4:	50000300 	.word	0x50000300
 80039b8:	50000700 	.word	0x50000700

080039bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039c4:	2300      	movs	r3, #0
 80039c6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 0303 	and.w	r3, r3, #3
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d108      	bne.n	80039e8 <ADC_Enable+0x2c>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0301 	and.w	r3, r3, #1
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d101      	bne.n	80039e8 <ADC_Enable+0x2c>
 80039e4:	2301      	movs	r3, #1
 80039e6:	e000      	b.n	80039ea <ADC_Enable+0x2e>
 80039e8:	2300      	movs	r3, #0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d143      	bne.n	8003a76 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	689a      	ldr	r2, [r3, #8]
 80039f4:	4b22      	ldr	r3, [pc, #136]	; (8003a80 <ADC_Enable+0xc4>)
 80039f6:	4013      	ands	r3, r2
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00d      	beq.n	8003a18 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a00:	f043 0210 	orr.w	r2, r3, #16
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a0c:	f043 0201 	orr.w	r2, r3, #1
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e02f      	b.n	8003a78 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689a      	ldr	r2, [r3, #8]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f042 0201 	orr.w	r2, r2, #1
 8003a26:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003a28:	f7fe ffb6 	bl	8002998 <HAL_GetTick>
 8003a2c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003a2e:	e01b      	b.n	8003a68 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a30:	f7fe ffb2 	bl	8002998 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d914      	bls.n	8003a68 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0301 	and.w	r3, r3, #1
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d00d      	beq.n	8003a68 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a50:	f043 0210 	orr.w	r2, r3, #16
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5c:	f043 0201 	orr.w	r2, r3, #1
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e007      	b.n	8003a78 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d1dc      	bne.n	8003a30 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003a76:	2300      	movs	r3, #0
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3710      	adds	r7, #16
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	8000003f 	.word	0x8000003f

08003a84 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f003 0303 	and.w	r3, r3, #3
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d108      	bne.n	8003ab0 <ADC_Disable+0x2c>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d101      	bne.n	8003ab0 <ADC_Disable+0x2c>
 8003aac:	2301      	movs	r3, #1
 8003aae:	e000      	b.n	8003ab2 <ADC_Disable+0x2e>
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d047      	beq.n	8003b46 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	f003 030d 	and.w	r3, r3, #13
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d10f      	bne.n	8003ae4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	689a      	ldr	r2, [r3, #8]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f042 0202 	orr.w	r2, r2, #2
 8003ad2:	609a      	str	r2, [r3, #8]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2203      	movs	r2, #3
 8003ada:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003adc:	f7fe ff5c 	bl	8002998 <HAL_GetTick>
 8003ae0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003ae2:	e029      	b.n	8003b38 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae8:	f043 0210 	orr.w	r2, r3, #16
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af4:	f043 0201 	orr.w	r2, r3, #1
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e023      	b.n	8003b48 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b00:	f7fe ff4a 	bl	8002998 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d914      	bls.n	8003b38 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f003 0301 	and.w	r3, r3, #1
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d10d      	bne.n	8003b38 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b20:	f043 0210 	orr.w	r2, r3, #16
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b2c:	f043 0201 	orr.w	r2, r3, #1
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e007      	b.n	8003b48 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d0dc      	beq.n	8003b00 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003b46:	2300      	movs	r3, #0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3710      	adds	r7, #16
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <__NVIC_SetPriorityGrouping>:
{
 8003b50:	b480      	push	{r7}
 8003b52:	b085      	sub	sp, #20
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f003 0307 	and.w	r3, r3, #7
 8003b5e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b60:	4b0c      	ldr	r3, [pc, #48]	; (8003b94 <__NVIC_SetPriorityGrouping+0x44>)
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b66:	68ba      	ldr	r2, [r7, #8]
 8003b68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b82:	4a04      	ldr	r2, [pc, #16]	; (8003b94 <__NVIC_SetPriorityGrouping+0x44>)
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	60d3      	str	r3, [r2, #12]
}
 8003b88:	bf00      	nop
 8003b8a:	3714      	adds	r7, #20
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr
 8003b94:	e000ed00 	.word	0xe000ed00

08003b98 <__NVIC_GetPriorityGrouping>:
{
 8003b98:	b480      	push	{r7}
 8003b9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b9c:	4b04      	ldr	r3, [pc, #16]	; (8003bb0 <__NVIC_GetPriorityGrouping+0x18>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	0a1b      	lsrs	r3, r3, #8
 8003ba2:	f003 0307 	and.w	r3, r3, #7
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr
 8003bb0:	e000ed00 	.word	0xe000ed00

08003bb4 <__NVIC_EnableIRQ>:
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	4603      	mov	r3, r0
 8003bbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	db0b      	blt.n	8003bde <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bc6:	79fb      	ldrb	r3, [r7, #7]
 8003bc8:	f003 021f 	and.w	r2, r3, #31
 8003bcc:	4907      	ldr	r1, [pc, #28]	; (8003bec <__NVIC_EnableIRQ+0x38>)
 8003bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd2:	095b      	lsrs	r3, r3, #5
 8003bd4:	2001      	movs	r0, #1
 8003bd6:	fa00 f202 	lsl.w	r2, r0, r2
 8003bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003bde:	bf00      	nop
 8003be0:	370c      	adds	r7, #12
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	e000e100 	.word	0xe000e100

08003bf0 <__NVIC_SetPriority>:
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	6039      	str	r1, [r7, #0]
 8003bfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	db0a      	blt.n	8003c1a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	b2da      	uxtb	r2, r3
 8003c08:	490c      	ldr	r1, [pc, #48]	; (8003c3c <__NVIC_SetPriority+0x4c>)
 8003c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c0e:	0112      	lsls	r2, r2, #4
 8003c10:	b2d2      	uxtb	r2, r2
 8003c12:	440b      	add	r3, r1
 8003c14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003c18:	e00a      	b.n	8003c30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	b2da      	uxtb	r2, r3
 8003c1e:	4908      	ldr	r1, [pc, #32]	; (8003c40 <__NVIC_SetPriority+0x50>)
 8003c20:	79fb      	ldrb	r3, [r7, #7]
 8003c22:	f003 030f 	and.w	r3, r3, #15
 8003c26:	3b04      	subs	r3, #4
 8003c28:	0112      	lsls	r2, r2, #4
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	440b      	add	r3, r1
 8003c2e:	761a      	strb	r2, [r3, #24]
}
 8003c30:	bf00      	nop
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr
 8003c3c:	e000e100 	.word	0xe000e100
 8003c40:	e000ed00 	.word	0xe000ed00

08003c44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b089      	sub	sp, #36	; 0x24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f003 0307 	and.w	r3, r3, #7
 8003c56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	f1c3 0307 	rsb	r3, r3, #7
 8003c5e:	2b04      	cmp	r3, #4
 8003c60:	bf28      	it	cs
 8003c62:	2304      	movcs	r3, #4
 8003c64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	3304      	adds	r3, #4
 8003c6a:	2b06      	cmp	r3, #6
 8003c6c:	d902      	bls.n	8003c74 <NVIC_EncodePriority+0x30>
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	3b03      	subs	r3, #3
 8003c72:	e000      	b.n	8003c76 <NVIC_EncodePriority+0x32>
 8003c74:	2300      	movs	r3, #0
 8003c76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c78:	f04f 32ff 	mov.w	r2, #4294967295
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c82:	43da      	mvns	r2, r3
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	401a      	ands	r2, r3
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c8c:	f04f 31ff 	mov.w	r1, #4294967295
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	fa01 f303 	lsl.w	r3, r1, r3
 8003c96:	43d9      	mvns	r1, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c9c:	4313      	orrs	r3, r2
         );
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3724      	adds	r7, #36	; 0x24
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
	...

08003cac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003cbc:	d301      	bcc.n	8003cc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e00f      	b.n	8003ce2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003cc2:	4a0a      	ldr	r2, [pc, #40]	; (8003cec <SysTick_Config+0x40>)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003cca:	210f      	movs	r1, #15
 8003ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8003cd0:	f7ff ff8e 	bl	8003bf0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cd4:	4b05      	ldr	r3, [pc, #20]	; (8003cec <SysTick_Config+0x40>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cda:	4b04      	ldr	r3, [pc, #16]	; (8003cec <SysTick_Config+0x40>)
 8003cdc:	2207      	movs	r2, #7
 8003cde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3708      	adds	r7, #8
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	e000e010 	.word	0xe000e010

08003cf0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f7ff ff29 	bl	8003b50 <__NVIC_SetPriorityGrouping>
}
 8003cfe:	bf00      	nop
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	b086      	sub	sp, #24
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	60b9      	str	r1, [r7, #8]
 8003d10:	607a      	str	r2, [r7, #4]
 8003d12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d18:	f7ff ff3e 	bl	8003b98 <__NVIC_GetPriorityGrouping>
 8003d1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	68b9      	ldr	r1, [r7, #8]
 8003d22:	6978      	ldr	r0, [r7, #20]
 8003d24:	f7ff ff8e 	bl	8003c44 <NVIC_EncodePriority>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d2e:	4611      	mov	r1, r2
 8003d30:	4618      	mov	r0, r3
 8003d32:	f7ff ff5d 	bl	8003bf0 <__NVIC_SetPriority>
}
 8003d36:	bf00      	nop
 8003d38:	3718      	adds	r7, #24
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b082      	sub	sp, #8
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	4603      	mov	r3, r0
 8003d46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7ff ff31 	bl	8003bb4 <__NVIC_EnableIRQ>
}
 8003d52:	bf00      	nop
 8003d54:	3708      	adds	r7, #8
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d5a:	b580      	push	{r7, lr}
 8003d5c:	b082      	sub	sp, #8
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f7ff ffa2 	bl	8003cac <SysTick_Config>
 8003d68:	4603      	mov	r3, r0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3708      	adds	r7, #8
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}

08003d72 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b082      	sub	sp, #8
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d101      	bne.n	8003d84 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e014      	b.n	8003dae <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	791b      	ldrb	r3, [r3, #4]
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d105      	bne.n	8003d9a <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f7fe f963 	bl	8002060 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3708      	adds	r7, #8
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}

08003db6 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8003db6:	b480      	push	{r7}
 8003db8:	b083      	sub	sp, #12
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback1 could be implemented in the user file
   */
}
 8003dbe:	bf00      	nop
 8003dc0:	370c      	adds	r7, #12
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr

08003dca <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	b083      	sub	sp, #12
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003dd2:	bf00      	nop
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr

08003dde <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003dde:	b480      	push	{r7}
 8003de0:	b083      	sub	sp, #12
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 8003de6:	bf00      	nop
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
	...

08003df4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b086      	sub	sp, #24
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]
 8003e00:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 8003e02:	2300      	movs	r3, #0
 8003e04:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	795b      	ldrb	r3, [r3, #5]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d101      	bne.n	8003e12 <HAL_DAC_Start_DMA+0x1e>
 8003e0e:	2302      	movs	r3, #2
 8003e10:	e09b      	b.n	8003f4a <HAL_DAC_Start_DMA+0x156>
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2201      	movs	r2, #1
 8003e16:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d12f      	bne.n	8003e84 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	4a4a      	ldr	r2, [pc, #296]	; (8003f54 <HAL_DAC_Start_DMA+0x160>)
 8003e2a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	4a49      	ldr	r2, [pc, #292]	; (8003f58 <HAL_DAC_Start_DMA+0x164>)
 8003e32:	62da      	str	r2, [r3, #44]	; 0x2c
      
    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	4a48      	ldr	r2, [pc, #288]	; (8003f5c <HAL_DAC_Start_DMA+0x168>)
 8003e3a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003e4a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1U */
    switch(Alignment)
 8003e4c:	6a3b      	ldr	r3, [r7, #32]
 8003e4e:	2b08      	cmp	r3, #8
 8003e50:	d013      	beq.n	8003e7a <HAL_DAC_Start_DMA+0x86>
 8003e52:	6a3b      	ldr	r3, [r7, #32]
 8003e54:	2b08      	cmp	r3, #8
 8003e56:	d845      	bhi.n	8003ee4 <HAL_DAC_Start_DMA+0xf0>
 8003e58:	6a3b      	ldr	r3, [r7, #32]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d003      	beq.n	8003e66 <HAL_DAC_Start_DMA+0x72>
 8003e5e:	6a3b      	ldr	r3, [r7, #32]
 8003e60:	2b04      	cmp	r3, #4
 8003e62:	d005      	beq.n	8003e70 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003e64:	e03e      	b.n	8003ee4 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	3308      	adds	r3, #8
 8003e6c:	617b      	str	r3, [r7, #20]
        break;
 8003e6e:	e03c      	b.n	8003eea <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	330c      	adds	r3, #12
 8003e76:	617b      	str	r3, [r7, #20]
        break;
 8003e78:	e037      	b.n	8003eea <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	3310      	adds	r3, #16
 8003e80:	617b      	str	r3, [r7, #20]
        break;
 8003e82:	e032      	b.n	8003eea <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	4a35      	ldr	r2, [pc, #212]	; (8003f60 <HAL_DAC_Start_DMA+0x16c>)
 8003e8a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	4a34      	ldr	r2, [pc, #208]	; (8003f64 <HAL_DAC_Start_DMA+0x170>)
 8003e92:	62da      	str	r2, [r3, #44]	; 0x2c
       
    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	4a33      	ldr	r2, [pc, #204]	; (8003f68 <HAL_DAC_Start_DMA+0x174>)
 8003e9a:	631a      	str	r2, [r3, #48]	; 0x30
 
    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003eaa:	601a      	str	r2, [r3, #0]
   
    /* Case of use of channel 2U */
    switch(Alignment)
 8003eac:	6a3b      	ldr	r3, [r7, #32]
 8003eae:	2b08      	cmp	r3, #8
 8003eb0:	d013      	beq.n	8003eda <HAL_DAC_Start_DMA+0xe6>
 8003eb2:	6a3b      	ldr	r3, [r7, #32]
 8003eb4:	2b08      	cmp	r3, #8
 8003eb6:	d817      	bhi.n	8003ee8 <HAL_DAC_Start_DMA+0xf4>
 8003eb8:	6a3b      	ldr	r3, [r7, #32]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d003      	beq.n	8003ec6 <HAL_DAC_Start_DMA+0xd2>
 8003ebe:	6a3b      	ldr	r3, [r7, #32]
 8003ec0:	2b04      	cmp	r3, #4
 8003ec2:	d005      	beq.n	8003ed0 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003ec4:	e010      	b.n	8003ee8 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	3314      	adds	r3, #20
 8003ecc:	617b      	str	r3, [r7, #20]
        break;
 8003ece:	e00c      	b.n	8003eea <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	3318      	adds	r3, #24
 8003ed6:	617b      	str	r3, [r7, #20]
        break;
 8003ed8:	e007      	b.n	8003eea <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	331c      	adds	r3, #28
 8003ee0:	617b      	str	r3, [r7, #20]
        break;
 8003ee2:	e002      	b.n	8003eea <HAL_DAC_Start_DMA+0xf6>
        break;
 8003ee4:	bf00      	nop
 8003ee6:	e000      	b.n	8003eea <HAL_DAC_Start_DMA+0xf6>
        break;
 8003ee8:	bf00      	nop
    }
  }
 
  /* Enable the DMA Channel */
  if(Channel == DAC_CHANNEL_1)
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d10f      	bne.n	8003f10 <HAL_DAC_Start_DMA+0x11c>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003efe:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6898      	ldr	r0, [r3, #8]
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	697a      	ldr	r2, [r7, #20]
 8003f0a:	f000 f94d 	bl	80041a8 <HAL_DMA_Start_IT>
 8003f0e:	e00e      	b.n	8003f2e <HAL_DAC_Start_DMA+0x13a>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003f1e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	68d8      	ldr	r0, [r3, #12]
 8003f24:	6879      	ldr	r1, [r7, #4]
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	697a      	ldr	r2, [r7, #20]
 8003f2a:	f000 f93d 	bl	80041a8 <HAL_DMA_Start_IT>
  }
 
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	715a      	strb	r2, [r3, #5]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6819      	ldr	r1, [r3, #0]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	409a      	lsls	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3718      	adds	r7, #24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	08004043 	.word	0x08004043
 8003f58:	08004065 	.word	0x08004065
 8003f5c:	08004081 	.word	0x08004081
 8003f60:	080040af 	.word	0x080040af
 8003f64:	080040d1 	.word	0x080040d1
 8003f68:	080040ed 	.word	0x080040ed

08003f6c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b087      	sub	sp, #28
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	60b9      	str	r1, [r7, #8]
 8003f76:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	617b      	str	r3, [r7, #20]
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	795b      	ldrb	r3, [r3, #5]
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d101      	bne.n	8003f8c <HAL_DAC_ConfigChannel+0x20>
 8003f88:	2302      	movs	r3, #2
 8003f8a:	e036      	b.n	8003ffa <HAL_DAC_ConfigChannel+0x8e>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2202      	movs	r2, #2
 8003f96:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8003fa0:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003faa:	43db      	mvns	r3, r3
 8003fac:	697a      	ldr	r2, [r7, #20]
 8003fae:	4013      	ands	r3, r2
 8003fb0:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8003fbe:	693a      	ldr	r2, [r7, #16]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc6:	697a      	ldr	r2, [r7, #20]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	697a      	ldr	r2, [r7, #20]
 8003fd2:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	6819      	ldr	r1, [r3, #0]
 8003fda:	22c0      	movs	r2, #192	; 0xc0
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe2:	43da      	mvns	r2, r3
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	400a      	ands	r2, r1
 8003fea:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	371c      	adds	r7, #28
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr

08004006 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8004006:	b480      	push	{r7}
 8004008:	b083      	sub	sp, #12
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004022:	bf00      	nop
 8004024:	370c      	adds	r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr

0800402e <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800402e:	b480      	push	{r7}
 8004030:	b083      	sub	sp, #12
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004036:	bf00      	nop
 8004038:	370c      	adds	r7, #12
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr

08004042 <DAC_DMAConvCpltCh1>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b084      	sub	sp, #16
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404e:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8004050:	68f8      	ldr	r0, [r7, #12]
 8004052:	f7ff feb0 	bl	8003db6 <HAL_DAC_ConvCpltCallbackCh1>
#endif 
  
  hdac->State= HAL_DAC_STATE_READY;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2201      	movs	r2, #1
 800405a:	711a      	strb	r2, [r3, #4]
}
 800405c:	bf00      	nop
 800405e:	3710      	adds	r7, #16
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}

08004064 <DAC_DMAHalfConvCpltCh1>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004070:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f7ff fea9 	bl	8003dca <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif
}
 8004078:	bf00      	nop
 800407a:	3710      	adds	r7, #16
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}

08004080 <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408c:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	f043 0204 	orr.w	r2, r3, #4
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else  
  HAL_DAC_ErrorCallbackCh1(hdac); 
 800409a:	68f8      	ldr	r0, [r7, #12]
 800409c:	f7ff fe9f 	bl	8003dde <HAL_DAC_ErrorCallbackCh1>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2201      	movs	r2, #1
 80040a4:	711a      	strb	r2, [r3, #4]
}
 80040a6:	bf00      	nop
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}

080040ae <DAC_DMAConvCpltCh2>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80040ae:	b580      	push	{r7, lr}
 80040b0:	b084      	sub	sp, #16
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ba:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 80040bc:	68f8      	ldr	r0, [r7, #12]
 80040be:	f7ff ffa2 	bl	8004006 <HAL_DACEx_ConvCpltCallbackCh2>
#endif
  
  hdac->State= HAL_DAC_STATE_READY;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2201      	movs	r2, #1
 80040c6:	711a      	strb	r2, [r3, #4]
}
 80040c8:	bf00      	nop
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <DAC_DMAHalfConvCpltCh2>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040dc:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f7ff ff9b 	bl	800401a <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif
}
 80040e4:	bf00      	nop
 80040e6:	3710      	adds	r7, #16
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <DAC_DMAErrorCh2>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f8:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	f043 0204 	orr.w	r2, r3, #4
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else 
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f7ff ff91 	bl	800402e <HAL_DACEx_ErrorCallbackCh2>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2201      	movs	r2, #1
 8004110:	711a      	strb	r2, [r3, #4]
}
 8004112:	bf00      	nop
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}

0800411a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800411a:	b580      	push	{r7, lr}
 800411c:	b084      	sub	sp, #16
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004122:	2300      	movs	r3, #0
 8004124:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d101      	bne.n	8004130 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e037      	b.n	80041a0 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2202      	movs	r2, #2
 8004134:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004146:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800414a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004154:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004160:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800416c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004174:	68fa      	ldr	r2, [r7, #12]
 8004176:	4313      	orrs	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f000 f940 	bl	8004408 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2201      	movs	r2, #1
 8004192:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800419e:	2300      	movs	r3, #0
}  
 80041a0:	4618      	mov	r0, r3
 80041a2:	3710      	adds	r7, #16
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b086      	sub	sp, #24
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
 80041b4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80041b6:	2300      	movs	r3, #0
 80041b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d101      	bne.n	80041c8 <HAL_DMA_Start_IT+0x20>
 80041c4:	2302      	movs	r3, #2
 80041c6:	e04a      	b.n	800425e <HAL_DMA_Start_IT+0xb6>
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d13a      	bne.n	8004250 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2202      	movs	r2, #2
 80041de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2200      	movs	r2, #0
 80041e6:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 0201 	bic.w	r2, r2, #1
 80041f6:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	68b9      	ldr	r1, [r7, #8]
 80041fe:	68f8      	ldr	r0, [r7, #12]
 8004200:	f000 f8d4 	bl	80043ac <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004208:	2b00      	cmp	r3, #0
 800420a:	d008      	beq.n	800421e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 020e 	orr.w	r2, r2, #14
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	e00f      	b.n	800423e <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f042 020a 	orr.w	r2, r2, #10
 800422c:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f022 0204 	bic.w	r2, r2, #4
 800423c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f042 0201 	orr.w	r2, r2, #1
 800424c:	601a      	str	r2, [r3, #0]
 800424e:	e005      	b.n	800425c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004258:	2302      	movs	r3, #2
 800425a:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 800425c:	7dfb      	ldrb	r3, [r7, #23]
} 
 800425e:	4618      	mov	r0, r3
 8004260:	3718      	adds	r7, #24
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}

08004266 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004266:	b580      	push	{r7, lr}
 8004268:	b084      	sub	sp, #16
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004282:	2204      	movs	r2, #4
 8004284:	409a      	lsls	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	4013      	ands	r3, r2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d024      	beq.n	80042d8 <HAL_DMA_IRQHandler+0x72>
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	f003 0304 	and.w	r3, r3, #4
 8004294:	2b00      	cmp	r3, #0
 8004296:	d01f      	beq.n	80042d8 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0320 	and.w	r3, r3, #32
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d107      	bne.n	80042b6 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f022 0204 	bic.w	r2, r2, #4
 80042b4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042be:	2104      	movs	r1, #4
 80042c0:	fa01 f202 	lsl.w	r2, r1, r2
 80042c4:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d06a      	beq.n	80043a4 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80042d6:	e065      	b.n	80043a4 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042dc:	2202      	movs	r2, #2
 80042de:	409a      	lsls	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	4013      	ands	r3, r2
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d02c      	beq.n	8004342 <HAL_DMA_IRQHandler+0xdc>
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d027      	beq.n	8004342 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 0320 	and.w	r3, r3, #32
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d10b      	bne.n	8004318 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f022 020a 	bic.w	r2, r2, #10
 800430e:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004320:	2102      	movs	r1, #2
 8004322:	fa01 f202 	lsl.w	r2, r1, r2
 8004326:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004334:	2b00      	cmp	r3, #0
 8004336:	d035      	beq.n	80043a4 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004340:	e030      	b.n	80043a4 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004346:	2208      	movs	r2, #8
 8004348:	409a      	lsls	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	4013      	ands	r3, r2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d028      	beq.n	80043a4 <HAL_DMA_IRQHandler+0x13e>
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	f003 0308 	and.w	r3, r3, #8
 8004358:	2b00      	cmp	r3, #0
 800435a:	d023      	beq.n	80043a4 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f022 020e 	bic.w	r2, r2, #14
 800436a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004374:	2101      	movs	r1, #1
 8004376:	fa01 f202 	lsl.w	r2, r1, r2
 800437a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004396:	2b00      	cmp	r3, #0
 8004398:	d004      	beq.n	80043a4 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	4798      	blx	r3
    }
  }
}  
 80043a2:	e7ff      	b.n	80043a4 <HAL_DMA_IRQHandler+0x13e>
 80043a4:	bf00      	nop
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	607a      	str	r2, [r7, #4]
 80043b8:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043c2:	2101      	movs	r1, #1
 80043c4:	fa01 f202 	lsl.w	r2, r1, r2
 80043c8:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	683a      	ldr	r2, [r7, #0]
 80043d0:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	2b10      	cmp	r3, #16
 80043d8:	d108      	bne.n	80043ec <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68ba      	ldr	r2, [r7, #8]
 80043e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80043ea:	e007      	b.n	80043fc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68ba      	ldr	r2, [r7, #8]
 80043f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	60da      	str	r2, [r3, #12]
}
 80043fc:	bf00      	nop
 80043fe:	3714      	adds	r7, #20
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	461a      	mov	r2, r3
 8004416:	4b14      	ldr	r3, [pc, #80]	; (8004468 <DMA_CalcBaseAndBitshift+0x60>)
 8004418:	429a      	cmp	r2, r3
 800441a:	d80f      	bhi.n	800443c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	461a      	mov	r2, r3
 8004422:	4b12      	ldr	r3, [pc, #72]	; (800446c <DMA_CalcBaseAndBitshift+0x64>)
 8004424:	4413      	add	r3, r2
 8004426:	4a12      	ldr	r2, [pc, #72]	; (8004470 <DMA_CalcBaseAndBitshift+0x68>)
 8004428:	fba2 2303 	umull	r2, r3, r2, r3
 800442c:	091b      	lsrs	r3, r3, #4
 800442e:	009a      	lsls	r2, r3, #2
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a0f      	ldr	r2, [pc, #60]	; (8004474 <DMA_CalcBaseAndBitshift+0x6c>)
 8004438:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800443a:	e00e      	b.n	800445a <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	461a      	mov	r2, r3
 8004442:	4b0d      	ldr	r3, [pc, #52]	; (8004478 <DMA_CalcBaseAndBitshift+0x70>)
 8004444:	4413      	add	r3, r2
 8004446:	4a0a      	ldr	r2, [pc, #40]	; (8004470 <DMA_CalcBaseAndBitshift+0x68>)
 8004448:	fba2 2303 	umull	r2, r3, r2, r3
 800444c:	091b      	lsrs	r3, r3, #4
 800444e:	009a      	lsls	r2, r3, #2
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	4a09      	ldr	r2, [pc, #36]	; (800447c <DMA_CalcBaseAndBitshift+0x74>)
 8004458:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800445a:	bf00      	nop
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	40020407 	.word	0x40020407
 800446c:	bffdfff8 	.word	0xbffdfff8
 8004470:	cccccccd 	.word	0xcccccccd
 8004474:	40020000 	.word	0x40020000
 8004478:	bffdfbf8 	.word	0xbffdfbf8
 800447c:	40020400 	.word	0x40020400

08004480 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004480:	b480      	push	{r7}
 8004482:	b087      	sub	sp, #28
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800448a:	2300      	movs	r3, #0
 800448c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800448e:	e154      	b.n	800473a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	2101      	movs	r1, #1
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	fa01 f303 	lsl.w	r3, r1, r3
 800449c:	4013      	ands	r3, r2
 800449e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	f000 8146 	beq.w	8004734 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f003 0303 	and.w	r3, r3, #3
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d005      	beq.n	80044c0 <HAL_GPIO_Init+0x40>
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f003 0303 	and.w	r3, r3, #3
 80044bc:	2b02      	cmp	r3, #2
 80044be:	d130      	bne.n	8004522 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	2203      	movs	r2, #3
 80044cc:	fa02 f303 	lsl.w	r3, r2, r3
 80044d0:	43db      	mvns	r3, r3
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	4013      	ands	r3, r2
 80044d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	68da      	ldr	r2, [r3, #12]
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	693a      	ldr	r2, [r7, #16]
 80044ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80044f6:	2201      	movs	r2, #1
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	fa02 f303 	lsl.w	r3, r2, r3
 80044fe:	43db      	mvns	r3, r3
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	4013      	ands	r3, r2
 8004504:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	091b      	lsrs	r3, r3, #4
 800450c:	f003 0201 	and.w	r2, r3, #1
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	fa02 f303 	lsl.w	r3, r2, r3
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	4313      	orrs	r3, r2
 800451a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f003 0303 	and.w	r3, r3, #3
 800452a:	2b03      	cmp	r3, #3
 800452c:	d017      	beq.n	800455e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	2203      	movs	r2, #3
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	43db      	mvns	r3, r3
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	4013      	ands	r3, r2
 8004544:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	689a      	ldr	r2, [r3, #8]
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	fa02 f303 	lsl.w	r3, r2, r3
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	4313      	orrs	r3, r2
 8004556:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f003 0303 	and.w	r3, r3, #3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d123      	bne.n	80045b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	08da      	lsrs	r2, r3, #3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	3208      	adds	r2, #8
 8004572:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004576:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	f003 0307 	and.w	r3, r3, #7
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	220f      	movs	r2, #15
 8004582:	fa02 f303 	lsl.w	r3, r2, r3
 8004586:	43db      	mvns	r3, r3
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	4013      	ands	r3, r2
 800458c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	691a      	ldr	r2, [r3, #16]
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f003 0307 	and.w	r3, r3, #7
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	fa02 f303 	lsl.w	r3, r2, r3
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	08da      	lsrs	r2, r3, #3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	3208      	adds	r2, #8
 80045ac:	6939      	ldr	r1, [r7, #16]
 80045ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	2203      	movs	r2, #3
 80045be:	fa02 f303 	lsl.w	r3, r2, r3
 80045c2:	43db      	mvns	r3, r3
 80045c4:	693a      	ldr	r2, [r7, #16]
 80045c6:	4013      	ands	r3, r2
 80045c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f003 0203 	and.w	r2, r3, #3
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	fa02 f303 	lsl.w	r3, r2, r3
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	4313      	orrs	r3, r2
 80045de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f000 80a0 	beq.w	8004734 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045f4:	4b58      	ldr	r3, [pc, #352]	; (8004758 <HAL_GPIO_Init+0x2d8>)
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	4a57      	ldr	r2, [pc, #348]	; (8004758 <HAL_GPIO_Init+0x2d8>)
 80045fa:	f043 0301 	orr.w	r3, r3, #1
 80045fe:	6193      	str	r3, [r2, #24]
 8004600:	4b55      	ldr	r3, [pc, #340]	; (8004758 <HAL_GPIO_Init+0x2d8>)
 8004602:	699b      	ldr	r3, [r3, #24]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	60bb      	str	r3, [r7, #8]
 800460a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800460c:	4a53      	ldr	r2, [pc, #332]	; (800475c <HAL_GPIO_Init+0x2dc>)
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	089b      	lsrs	r3, r3, #2
 8004612:	3302      	adds	r3, #2
 8004614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004618:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f003 0303 	and.w	r3, r3, #3
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	220f      	movs	r2, #15
 8004624:	fa02 f303 	lsl.w	r3, r2, r3
 8004628:	43db      	mvns	r3, r3
 800462a:	693a      	ldr	r2, [r7, #16]
 800462c:	4013      	ands	r3, r2
 800462e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004636:	d019      	beq.n	800466c <HAL_GPIO_Init+0x1ec>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a49      	ldr	r2, [pc, #292]	; (8004760 <HAL_GPIO_Init+0x2e0>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d013      	beq.n	8004668 <HAL_GPIO_Init+0x1e8>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a48      	ldr	r2, [pc, #288]	; (8004764 <HAL_GPIO_Init+0x2e4>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d00d      	beq.n	8004664 <HAL_GPIO_Init+0x1e4>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a47      	ldr	r2, [pc, #284]	; (8004768 <HAL_GPIO_Init+0x2e8>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d007      	beq.n	8004660 <HAL_GPIO_Init+0x1e0>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a46      	ldr	r2, [pc, #280]	; (800476c <HAL_GPIO_Init+0x2ec>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d101      	bne.n	800465c <HAL_GPIO_Init+0x1dc>
 8004658:	2304      	movs	r3, #4
 800465a:	e008      	b.n	800466e <HAL_GPIO_Init+0x1ee>
 800465c:	2305      	movs	r3, #5
 800465e:	e006      	b.n	800466e <HAL_GPIO_Init+0x1ee>
 8004660:	2303      	movs	r3, #3
 8004662:	e004      	b.n	800466e <HAL_GPIO_Init+0x1ee>
 8004664:	2302      	movs	r3, #2
 8004666:	e002      	b.n	800466e <HAL_GPIO_Init+0x1ee>
 8004668:	2301      	movs	r3, #1
 800466a:	e000      	b.n	800466e <HAL_GPIO_Init+0x1ee>
 800466c:	2300      	movs	r3, #0
 800466e:	697a      	ldr	r2, [r7, #20]
 8004670:	f002 0203 	and.w	r2, r2, #3
 8004674:	0092      	lsls	r2, r2, #2
 8004676:	4093      	lsls	r3, r2
 8004678:	693a      	ldr	r2, [r7, #16]
 800467a:	4313      	orrs	r3, r2
 800467c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800467e:	4937      	ldr	r1, [pc, #220]	; (800475c <HAL_GPIO_Init+0x2dc>)
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	089b      	lsrs	r3, r3, #2
 8004684:	3302      	adds	r3, #2
 8004686:	693a      	ldr	r2, [r7, #16]
 8004688:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800468c:	4b38      	ldr	r3, [pc, #224]	; (8004770 <HAL_GPIO_Init+0x2f0>)
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	43db      	mvns	r3, r3
 8004696:	693a      	ldr	r2, [r7, #16]
 8004698:	4013      	ands	r3, r2
 800469a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d003      	beq.n	80046b0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80046a8:	693a      	ldr	r2, [r7, #16]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80046b0:	4a2f      	ldr	r2, [pc, #188]	; (8004770 <HAL_GPIO_Init+0x2f0>)
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80046b6:	4b2e      	ldr	r3, [pc, #184]	; (8004770 <HAL_GPIO_Init+0x2f0>)
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	43db      	mvns	r3, r3
 80046c0:	693a      	ldr	r2, [r7, #16]
 80046c2:	4013      	ands	r3, r2
 80046c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d003      	beq.n	80046da <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80046da:	4a25      	ldr	r2, [pc, #148]	; (8004770 <HAL_GPIO_Init+0x2f0>)
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80046e0:	4b23      	ldr	r3, [pc, #140]	; (8004770 <HAL_GPIO_Init+0x2f0>)
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	43db      	mvns	r3, r3
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	4013      	ands	r3, r2
 80046ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d003      	beq.n	8004704 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	4313      	orrs	r3, r2
 8004702:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004704:	4a1a      	ldr	r2, [pc, #104]	; (8004770 <HAL_GPIO_Init+0x2f0>)
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800470a:	4b19      	ldr	r3, [pc, #100]	; (8004770 <HAL_GPIO_Init+0x2f0>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	43db      	mvns	r3, r3
 8004714:	693a      	ldr	r2, [r7, #16]
 8004716:	4013      	ands	r3, r2
 8004718:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	4313      	orrs	r3, r2
 800472c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800472e:	4a10      	ldr	r2, [pc, #64]	; (8004770 <HAL_GPIO_Init+0x2f0>)
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	3301      	adds	r3, #1
 8004738:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	fa22 f303 	lsr.w	r3, r2, r3
 8004744:	2b00      	cmp	r3, #0
 8004746:	f47f aea3 	bne.w	8004490 <HAL_GPIO_Init+0x10>
  }
}
 800474a:	bf00      	nop
 800474c:	bf00      	nop
 800474e:	371c      	adds	r7, #28
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr
 8004758:	40021000 	.word	0x40021000
 800475c:	40010000 	.word	0x40010000
 8004760:	48000400 	.word	0x48000400
 8004764:	48000800 	.word	0x48000800
 8004768:	48000c00 	.word	0x48000c00
 800476c:	48001000 	.word	0x48001000
 8004770:	40010400 	.word	0x40010400

08004774 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004774:	b480      	push	{r7}
 8004776:	b085      	sub	sp, #20
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	460b      	mov	r3, r1
 800477e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	691a      	ldr	r2, [r3, #16]
 8004784:	887b      	ldrh	r3, [r7, #2]
 8004786:	4013      	ands	r3, r2
 8004788:	2b00      	cmp	r3, #0
 800478a:	d002      	beq.n	8004792 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800478c:	2301      	movs	r3, #1
 800478e:	73fb      	strb	r3, [r7, #15]
 8004790:	e001      	b.n	8004796 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004792:	2300      	movs	r3, #0
 8004794:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004796:	7bfb      	ldrb	r3, [r7, #15]
}
 8004798:	4618      	mov	r0, r3
 800479a:	3714      	adds	r7, #20
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	460b      	mov	r3, r1
 80047ae:	807b      	strh	r3, [r7, #2]
 80047b0:	4613      	mov	r3, r2
 80047b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047b4:	787b      	ldrb	r3, [r7, #1]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d003      	beq.n	80047c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80047ba:	887a      	ldrh	r2, [r7, #2]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80047c0:	e002      	b.n	80047c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80047c2:	887a      	ldrh	r2, [r7, #2]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d101      	bne.n	80047e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e081      	b.n	80048ea <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d106      	bne.n	8004800 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f7fd fca2 	bl	8002144 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2224      	movs	r2, #36	; 0x24
 8004804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f022 0201 	bic.w	r2, r2, #1
 8004816:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685a      	ldr	r2, [r3, #4]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004824:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689a      	ldr	r2, [r3, #8]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004834:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	2b01      	cmp	r3, #1
 800483c:	d107      	bne.n	800484e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	689a      	ldr	r2, [r3, #8]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800484a:	609a      	str	r2, [r3, #8]
 800484c:	e006      	b.n	800485c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	689a      	ldr	r2, [r3, #8]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800485a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	2b02      	cmp	r3, #2
 8004862:	d104      	bne.n	800486e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800486c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	687a      	ldr	r2, [r7, #4]
 8004876:	6812      	ldr	r2, [r2, #0]
 8004878:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800487c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004880:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	68da      	ldr	r2, [r3, #12]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004890:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	691a      	ldr	r2, [r3, #16]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	699b      	ldr	r3, [r3, #24]
 80048a2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	430a      	orrs	r2, r1
 80048aa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	69d9      	ldr	r1, [r3, #28]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a1a      	ldr	r2, [r3, #32]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	430a      	orrs	r2, r1
 80048ba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f042 0201 	orr.w	r2, r2, #1
 80048ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2220      	movs	r2, #32
 80048d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80048e8:	2300      	movs	r3, #0
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3708      	adds	r7, #8
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
	...

080048f4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b088      	sub	sp, #32
 80048f8:	af02      	add	r7, sp, #8
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	4608      	mov	r0, r1
 80048fe:	4611      	mov	r1, r2
 8004900:	461a      	mov	r2, r3
 8004902:	4603      	mov	r3, r0
 8004904:	817b      	strh	r3, [r7, #10]
 8004906:	460b      	mov	r3, r1
 8004908:	813b      	strh	r3, [r7, #8]
 800490a:	4613      	mov	r3, r2
 800490c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004914:	b2db      	uxtb	r3, r3
 8004916:	2b20      	cmp	r3, #32
 8004918:	f040 80f9 	bne.w	8004b0e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800491c:	6a3b      	ldr	r3, [r7, #32]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d002      	beq.n	8004928 <HAL_I2C_Mem_Write+0x34>
 8004922:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004924:	2b00      	cmp	r3, #0
 8004926:	d105      	bne.n	8004934 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800492e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e0ed      	b.n	8004b10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800493a:	2b01      	cmp	r3, #1
 800493c:	d101      	bne.n	8004942 <HAL_I2C_Mem_Write+0x4e>
 800493e:	2302      	movs	r3, #2
 8004940:	e0e6      	b.n	8004b10 <HAL_I2C_Mem_Write+0x21c>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2201      	movs	r2, #1
 8004946:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800494a:	f7fe f825 	bl	8002998 <HAL_GetTick>
 800494e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	2319      	movs	r3, #25
 8004956:	2201      	movs	r2, #1
 8004958:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f000 f955 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d001      	beq.n	800496c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e0d1      	b.n	8004b10 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2221      	movs	r2, #33	; 0x21
 8004970:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2240      	movs	r2, #64	; 0x40
 8004978:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6a3a      	ldr	r2, [r7, #32]
 8004986:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800498c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004994:	88f8      	ldrh	r0, [r7, #6]
 8004996:	893a      	ldrh	r2, [r7, #8]
 8004998:	8979      	ldrh	r1, [r7, #10]
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	9301      	str	r3, [sp, #4]
 800499e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a0:	9300      	str	r3, [sp, #0]
 80049a2:	4603      	mov	r3, r0
 80049a4:	68f8      	ldr	r0, [r7, #12]
 80049a6:	f000 f8b9 	bl	8004b1c <I2C_RequestMemoryWrite>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d005      	beq.n	80049bc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2200      	movs	r2, #0
 80049b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e0a9      	b.n	8004b10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	2bff      	cmp	r3, #255	; 0xff
 80049c4:	d90e      	bls.n	80049e4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	22ff      	movs	r2, #255	; 0xff
 80049ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	8979      	ldrh	r1, [r7, #10]
 80049d4:	2300      	movs	r3, #0
 80049d6:	9300      	str	r3, [sp, #0]
 80049d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f000 facf 	bl	8004f80 <I2C_TransferConfig>
 80049e2:	e00f      	b.n	8004a04 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049e8:	b29a      	uxth	r2, r3
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049f2:	b2da      	uxtb	r2, r3
 80049f4:	8979      	ldrh	r1, [r7, #10]
 80049f6:	2300      	movs	r3, #0
 80049f8:	9300      	str	r3, [sp, #0]
 80049fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049fe:	68f8      	ldr	r0, [r7, #12]
 8004a00:	f000 fabe 	bl	8004f80 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a04:	697a      	ldr	r2, [r7, #20]
 8004a06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f000 f94e 	bl	8004caa <I2C_WaitOnTXISFlagUntilTimeout>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d001      	beq.n	8004a18 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e07b      	b.n	8004b10 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a1c:	781a      	ldrb	r2, [r3, #0]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a28:	1c5a      	adds	r2, r3, #1
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	3b01      	subs	r3, #1
 8004a36:	b29a      	uxth	r2, r3
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a40:	3b01      	subs	r3, #1
 8004a42:	b29a      	uxth	r2, r3
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d034      	beq.n	8004abc <HAL_I2C_Mem_Write+0x1c8>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d130      	bne.n	8004abc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	9300      	str	r3, [sp, #0]
 8004a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a60:	2200      	movs	r2, #0
 8004a62:	2180      	movs	r1, #128	; 0x80
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	f000 f8d1 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d001      	beq.n	8004a74 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e04d      	b.n	8004b10 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	2bff      	cmp	r3, #255	; 0xff
 8004a7c:	d90e      	bls.n	8004a9c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	22ff      	movs	r2, #255	; 0xff
 8004a82:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a88:	b2da      	uxtb	r2, r3
 8004a8a:	8979      	ldrh	r1, [r7, #10]
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	9300      	str	r3, [sp, #0]
 8004a90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a94:	68f8      	ldr	r0, [r7, #12]
 8004a96:	f000 fa73 	bl	8004f80 <I2C_TransferConfig>
 8004a9a:	e00f      	b.n	8004abc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aaa:	b2da      	uxtb	r2, r3
 8004aac:	8979      	ldrh	r1, [r7, #10]
 8004aae:	2300      	movs	r3, #0
 8004ab0:	9300      	str	r3, [sp, #0]
 8004ab2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004ab6:	68f8      	ldr	r0, [r7, #12]
 8004ab8:	f000 fa62 	bl	8004f80 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d19e      	bne.n	8004a04 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ac6:	697a      	ldr	r2, [r7, #20]
 8004ac8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004aca:	68f8      	ldr	r0, [r7, #12]
 8004acc:	f000 f934 	bl	8004d38 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d001      	beq.n	8004ada <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e01a      	b.n	8004b10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2220      	movs	r2, #32
 8004ae0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	6859      	ldr	r1, [r3, #4]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	4b0a      	ldr	r3, [pc, #40]	; (8004b18 <HAL_I2C_Mem_Write+0x224>)
 8004aee:	400b      	ands	r3, r1
 8004af0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2220      	movs	r2, #32
 8004af6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	e000      	b.n	8004b10 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004b0e:	2302      	movs	r3, #2
  }
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3718      	adds	r7, #24
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	fe00e800 	.word	0xfe00e800

08004b1c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b086      	sub	sp, #24
 8004b20:	af02      	add	r7, sp, #8
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	4608      	mov	r0, r1
 8004b26:	4611      	mov	r1, r2
 8004b28:	461a      	mov	r2, r3
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	817b      	strh	r3, [r7, #10]
 8004b2e:	460b      	mov	r3, r1
 8004b30:	813b      	strh	r3, [r7, #8]
 8004b32:	4613      	mov	r3, r2
 8004b34:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004b36:	88fb      	ldrh	r3, [r7, #6]
 8004b38:	b2da      	uxtb	r2, r3
 8004b3a:	8979      	ldrh	r1, [r7, #10]
 8004b3c:	4b20      	ldr	r3, [pc, #128]	; (8004bc0 <I2C_RequestMemoryWrite+0xa4>)
 8004b3e:	9300      	str	r3, [sp, #0]
 8004b40:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004b44:	68f8      	ldr	r0, [r7, #12]
 8004b46:	f000 fa1b 	bl	8004f80 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b4a:	69fa      	ldr	r2, [r7, #28]
 8004b4c:	69b9      	ldr	r1, [r7, #24]
 8004b4e:	68f8      	ldr	r0, [r7, #12]
 8004b50:	f000 f8ab 	bl	8004caa <I2C_WaitOnTXISFlagUntilTimeout>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d001      	beq.n	8004b5e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e02c      	b.n	8004bb8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b5e:	88fb      	ldrh	r3, [r7, #6]
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d105      	bne.n	8004b70 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b64:	893b      	ldrh	r3, [r7, #8]
 8004b66:	b2da      	uxtb	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	629a      	str	r2, [r3, #40]	; 0x28
 8004b6e:	e015      	b.n	8004b9c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004b70:	893b      	ldrh	r3, [r7, #8]
 8004b72:	0a1b      	lsrs	r3, r3, #8
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	b2da      	uxtb	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b7e:	69fa      	ldr	r2, [r7, #28]
 8004b80:	69b9      	ldr	r1, [r7, #24]
 8004b82:	68f8      	ldr	r0, [r7, #12]
 8004b84:	f000 f891 	bl	8004caa <I2C_WaitOnTXISFlagUntilTimeout>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d001      	beq.n	8004b92 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e012      	b.n	8004bb8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b92:	893b      	ldrh	r3, [r7, #8]
 8004b94:	b2da      	uxtb	r2, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	2180      	movs	r1, #128	; 0x80
 8004ba6:	68f8      	ldr	r0, [r7, #12]
 8004ba8:	f000 f830 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d001      	beq.n	8004bb6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e000      	b.n	8004bb8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004bb6:	2300      	movs	r3, #0
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	80002000 	.word	0x80002000

08004bc4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	699b      	ldr	r3, [r3, #24]
 8004bd2:	f003 0302 	and.w	r3, r3, #2
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d103      	bne.n	8004be2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2200      	movs	r2, #0
 8004be0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	699b      	ldr	r3, [r3, #24]
 8004be8:	f003 0301 	and.w	r3, r3, #1
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d007      	beq.n	8004c00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	699a      	ldr	r2, [r3, #24]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f042 0201 	orr.w	r2, r2, #1
 8004bfe:	619a      	str	r2, [r3, #24]
  }
}
 8004c00:	bf00      	nop
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	603b      	str	r3, [r7, #0]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c1c:	e031      	b.n	8004c82 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c24:	d02d      	beq.n	8004c82 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c26:	f7fd feb7 	bl	8002998 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	683a      	ldr	r2, [r7, #0]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d302      	bcc.n	8004c3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d122      	bne.n	8004c82 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	699a      	ldr	r2, [r3, #24]
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	4013      	ands	r3, r2
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	bf0c      	ite	eq
 8004c4c:	2301      	moveq	r3, #1
 8004c4e:	2300      	movne	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	461a      	mov	r2, r3
 8004c54:	79fb      	ldrb	r3, [r7, #7]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d113      	bne.n	8004c82 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c5e:	f043 0220 	orr.w	r2, r3, #32
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e00f      	b.n	8004ca2 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	699a      	ldr	r2, [r3, #24]
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	bf0c      	ite	eq
 8004c92:	2301      	moveq	r3, #1
 8004c94:	2300      	movne	r3, #0
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	461a      	mov	r2, r3
 8004c9a:	79fb      	ldrb	r3, [r7, #7]
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d0be      	beq.n	8004c1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3710      	adds	r7, #16
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b084      	sub	sp, #16
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	60f8      	str	r0, [r7, #12]
 8004cb2:	60b9      	str	r1, [r7, #8]
 8004cb4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004cb6:	e033      	b.n	8004d20 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	68b9      	ldr	r1, [r7, #8]
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f000 f87f 	bl	8004dc0 <I2C_IsErrorOccurred>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d001      	beq.n	8004ccc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e031      	b.n	8004d30 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd2:	d025      	beq.n	8004d20 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cd4:	f7fd fe60 	bl	8002998 <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	68ba      	ldr	r2, [r7, #8]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d302      	bcc.n	8004cea <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d11a      	bne.n	8004d20 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	f003 0302 	and.w	r3, r3, #2
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d013      	beq.n	8004d20 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cfc:	f043 0220 	orr.w	r2, r3, #32
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2220      	movs	r2, #32
 8004d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e007      	b.n	8004d30 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	699b      	ldr	r3, [r3, #24]
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b02      	cmp	r3, #2
 8004d2c:	d1c4      	bne.n	8004cb8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3710      	adds	r7, #16
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d44:	e02f      	b.n	8004da6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	68b9      	ldr	r1, [r7, #8]
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f000 f838 	bl	8004dc0 <I2C_IsErrorOccurred>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e02d      	b.n	8004db6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d5a:	f7fd fe1d 	bl	8002998 <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	68ba      	ldr	r2, [r7, #8]
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d302      	bcc.n	8004d70 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d11a      	bne.n	8004da6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	f003 0320 	and.w	r3, r3, #32
 8004d7a:	2b20      	cmp	r3, #32
 8004d7c:	d013      	beq.n	8004da6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d82:	f043 0220 	orr.w	r2, r3, #32
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2220      	movs	r2, #32
 8004d8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e007      	b.n	8004db6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	699b      	ldr	r3, [r3, #24]
 8004dac:	f003 0320 	and.w	r3, r3, #32
 8004db0:	2b20      	cmp	r3, #32
 8004db2:	d1c8      	bne.n	8004d46 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3710      	adds	r7, #16
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
	...

08004dc0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b08a      	sub	sp, #40	; 0x28
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	f003 0310 	and.w	r3, r3, #16
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d068      	beq.n	8004ebe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2210      	movs	r2, #16
 8004df2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004df4:	e049      	b.n	8004e8a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dfc:	d045      	beq.n	8004e8a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004dfe:	f7fd fdcb 	bl	8002998 <HAL_GetTick>
 8004e02:	4602      	mov	r2, r0
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	1ad3      	subs	r3, r2, r3
 8004e08:	68ba      	ldr	r2, [r7, #8]
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d302      	bcc.n	8004e14 <I2C_IsErrorOccurred+0x54>
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d13a      	bne.n	8004e8a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e1e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e26:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	699b      	ldr	r3, [r3, #24]
 8004e2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e36:	d121      	bne.n	8004e7c <I2C_IsErrorOccurred+0xbc>
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e3e:	d01d      	beq.n	8004e7c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004e40:	7cfb      	ldrb	r3, [r7, #19]
 8004e42:	2b20      	cmp	r3, #32
 8004e44:	d01a      	beq.n	8004e7c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e54:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004e56:	f7fd fd9f 	bl	8002998 <HAL_GetTick>
 8004e5a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e5c:	e00e      	b.n	8004e7c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004e5e:	f7fd fd9b 	bl	8002998 <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	2b19      	cmp	r3, #25
 8004e6a:	d907      	bls.n	8004e7c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004e6c:	6a3b      	ldr	r3, [r7, #32]
 8004e6e:	f043 0320 	orr.w	r3, r3, #32
 8004e72:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004e7a:	e006      	b.n	8004e8a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	f003 0320 	and.w	r3, r3, #32
 8004e86:	2b20      	cmp	r3, #32
 8004e88:	d1e9      	bne.n	8004e5e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	f003 0320 	and.w	r3, r3, #32
 8004e94:	2b20      	cmp	r3, #32
 8004e96:	d003      	beq.n	8004ea0 <I2C_IsErrorOccurred+0xe0>
 8004e98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d0aa      	beq.n	8004df6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004ea0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d103      	bne.n	8004eb0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2220      	movs	r2, #32
 8004eae:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004eb0:	6a3b      	ldr	r3, [r7, #32]
 8004eb2:	f043 0304 	orr.w	r3, r3, #4
 8004eb6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	699b      	ldr	r3, [r3, #24]
 8004ec4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004ec6:	69bb      	ldr	r3, [r7, #24]
 8004ec8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00b      	beq.n	8004ee8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004ed0:	6a3b      	ldr	r3, [r7, #32]
 8004ed2:	f043 0301 	orr.w	r3, r3, #1
 8004ed6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ee0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00b      	beq.n	8004f0a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004ef2:	6a3b      	ldr	r3, [r7, #32]
 8004ef4:	f043 0308 	orr.w	r3, r3, #8
 8004ef8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f02:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00b      	beq.n	8004f2c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004f14:	6a3b      	ldr	r3, [r7, #32]
 8004f16:	f043 0302 	orr.w	r3, r3, #2
 8004f1a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f24:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004f2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d01c      	beq.n	8004f6e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004f34:	68f8      	ldr	r0, [r7, #12]
 8004f36:	f7ff fe45 	bl	8004bc4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	6859      	ldr	r1, [r3, #4]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	4b0d      	ldr	r3, [pc, #52]	; (8004f7c <I2C_IsErrorOccurred+0x1bc>)
 8004f46:	400b      	ands	r3, r1
 8004f48:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f4e:	6a3b      	ldr	r3, [r7, #32]
 8004f50:	431a      	orrs	r2, r3
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004f6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3728      	adds	r7, #40	; 0x28
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	fe00e800 	.word	0xfe00e800

08004f80 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b087      	sub	sp, #28
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	607b      	str	r3, [r7, #4]
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	817b      	strh	r3, [r7, #10]
 8004f8e:	4613      	mov	r3, r2
 8004f90:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f92:	897b      	ldrh	r3, [r7, #10]
 8004f94:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f98:	7a7b      	ldrb	r3, [r7, #9]
 8004f9a:	041b      	lsls	r3, r3, #16
 8004f9c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004fa0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004fa6:	6a3b      	ldr	r3, [r7, #32]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004fae:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	685a      	ldr	r2, [r3, #4]
 8004fb6:	6a3b      	ldr	r3, [r7, #32]
 8004fb8:	0d5b      	lsrs	r3, r3, #21
 8004fba:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004fbe:	4b08      	ldr	r3, [pc, #32]	; (8004fe0 <I2C_TransferConfig+0x60>)
 8004fc0:	430b      	orrs	r3, r1
 8004fc2:	43db      	mvns	r3, r3
 8004fc4:	ea02 0103 	and.w	r1, r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	697a      	ldr	r2, [r7, #20]
 8004fce:	430a      	orrs	r2, r1
 8004fd0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004fd2:	bf00      	nop
 8004fd4:	371c      	adds	r7, #28
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	03ff63ff 	.word	0x03ff63ff

08004fe4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b20      	cmp	r3, #32
 8004ff8:	d138      	bne.n	800506c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005000:	2b01      	cmp	r3, #1
 8005002:	d101      	bne.n	8005008 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005004:	2302      	movs	r3, #2
 8005006:	e032      	b.n	800506e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2224      	movs	r2, #36	; 0x24
 8005014:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f022 0201 	bic.w	r2, r2, #1
 8005026:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005036:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6819      	ldr	r1, [r3, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	683a      	ldr	r2, [r7, #0]
 8005044:	430a      	orrs	r2, r1
 8005046:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f042 0201 	orr.w	r2, r2, #1
 8005056:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2220      	movs	r2, #32
 800505c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005068:	2300      	movs	r3, #0
 800506a:	e000      	b.n	800506e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800506c:	2302      	movs	r3, #2
  }
}
 800506e:	4618      	mov	r0, r3
 8005070:	370c      	adds	r7, #12
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr

0800507a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800507a:	b480      	push	{r7}
 800507c:	b085      	sub	sp, #20
 800507e:	af00      	add	r7, sp, #0
 8005080:	6078      	str	r0, [r7, #4]
 8005082:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2b20      	cmp	r3, #32
 800508e:	d139      	bne.n	8005104 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005096:	2b01      	cmp	r3, #1
 8005098:	d101      	bne.n	800509e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800509a:	2302      	movs	r3, #2
 800509c:	e033      	b.n	8005106 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2201      	movs	r2, #1
 80050a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2224      	movs	r2, #36	; 0x24
 80050aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f022 0201 	bic.w	r2, r2, #1
 80050bc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80050cc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	021b      	lsls	r3, r3, #8
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f042 0201 	orr.w	r2, r2, #1
 80050ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2220      	movs	r2, #32
 80050f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005100:	2300      	movs	r3, #0
 8005102:	e000      	b.n	8005106 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005104:	2302      	movs	r3, #2
  }
}
 8005106:	4618      	mov	r0, r3
 8005108:	3714      	adds	r7, #20
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr

08005112 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005112:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005114:	b08b      	sub	sp, #44	; 0x2c
 8005116:	af06      	add	r7, sp, #24
 8005118:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d101      	bne.n	8005124 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e0c4      	b.n	80052ae <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b00      	cmp	r3, #0
 800512e:	d106      	bne.n	800513e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f7fd f943 	bl	80023c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2203      	movs	r2, #3
 8005142:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4618      	mov	r0, r3
 800514c:	f003 fad0 	bl	80086f0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005150:	2300      	movs	r3, #0
 8005152:	73fb      	strb	r3, [r7, #15]
 8005154:	e040      	b.n	80051d8 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005156:	7bfb      	ldrb	r3, [r7, #15]
 8005158:	6879      	ldr	r1, [r7, #4]
 800515a:	1c5a      	adds	r2, r3, #1
 800515c:	4613      	mov	r3, r2
 800515e:	009b      	lsls	r3, r3, #2
 8005160:	4413      	add	r3, r2
 8005162:	00db      	lsls	r3, r3, #3
 8005164:	440b      	add	r3, r1
 8005166:	3301      	adds	r3, #1
 8005168:	2201      	movs	r2, #1
 800516a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800516c:	7bfb      	ldrb	r3, [r7, #15]
 800516e:	6879      	ldr	r1, [r7, #4]
 8005170:	1c5a      	adds	r2, r3, #1
 8005172:	4613      	mov	r3, r2
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	4413      	add	r3, r2
 8005178:	00db      	lsls	r3, r3, #3
 800517a:	440b      	add	r3, r1
 800517c:	7bfa      	ldrb	r2, [r7, #15]
 800517e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005180:	7bfb      	ldrb	r3, [r7, #15]
 8005182:	6879      	ldr	r1, [r7, #4]
 8005184:	1c5a      	adds	r2, r3, #1
 8005186:	4613      	mov	r3, r2
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	4413      	add	r3, r2
 800518c:	00db      	lsls	r3, r3, #3
 800518e:	440b      	add	r3, r1
 8005190:	3303      	adds	r3, #3
 8005192:	2200      	movs	r2, #0
 8005194:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005196:	7bfa      	ldrb	r2, [r7, #15]
 8005198:	6879      	ldr	r1, [r7, #4]
 800519a:	4613      	mov	r3, r2
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	4413      	add	r3, r2
 80051a0:	00db      	lsls	r3, r3, #3
 80051a2:	440b      	add	r3, r1
 80051a4:	3338      	adds	r3, #56	; 0x38
 80051a6:	2200      	movs	r2, #0
 80051a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80051aa:	7bfa      	ldrb	r2, [r7, #15]
 80051ac:	6879      	ldr	r1, [r7, #4]
 80051ae:	4613      	mov	r3, r2
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	4413      	add	r3, r2
 80051b4:	00db      	lsls	r3, r3, #3
 80051b6:	440b      	add	r3, r1
 80051b8:	333c      	adds	r3, #60	; 0x3c
 80051ba:	2200      	movs	r2, #0
 80051bc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80051be:	7bfa      	ldrb	r2, [r7, #15]
 80051c0:	6879      	ldr	r1, [r7, #4]
 80051c2:	4613      	mov	r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	4413      	add	r3, r2
 80051c8:	00db      	lsls	r3, r3, #3
 80051ca:	440b      	add	r3, r1
 80051cc:	3340      	adds	r3, #64	; 0x40
 80051ce:	2200      	movs	r2, #0
 80051d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051d2:	7bfb      	ldrb	r3, [r7, #15]
 80051d4:	3301      	adds	r3, #1
 80051d6:	73fb      	strb	r3, [r7, #15]
 80051d8:	7bfa      	ldrb	r2, [r7, #15]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	429a      	cmp	r2, r3
 80051e0:	d3b9      	bcc.n	8005156 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051e2:	2300      	movs	r3, #0
 80051e4:	73fb      	strb	r3, [r7, #15]
 80051e6:	e044      	b.n	8005272 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80051e8:	7bfa      	ldrb	r2, [r7, #15]
 80051ea:	6879      	ldr	r1, [r7, #4]
 80051ec:	4613      	mov	r3, r2
 80051ee:	009b      	lsls	r3, r3, #2
 80051f0:	4413      	add	r3, r2
 80051f2:	00db      	lsls	r3, r3, #3
 80051f4:	440b      	add	r3, r1
 80051f6:	f203 1369 	addw	r3, r3, #361	; 0x169
 80051fa:	2200      	movs	r2, #0
 80051fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80051fe:	7bfa      	ldrb	r2, [r7, #15]
 8005200:	6879      	ldr	r1, [r7, #4]
 8005202:	4613      	mov	r3, r2
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	4413      	add	r3, r2
 8005208:	00db      	lsls	r3, r3, #3
 800520a:	440b      	add	r3, r1
 800520c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005210:	7bfa      	ldrb	r2, [r7, #15]
 8005212:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005214:	7bfa      	ldrb	r2, [r7, #15]
 8005216:	6879      	ldr	r1, [r7, #4]
 8005218:	4613      	mov	r3, r2
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	4413      	add	r3, r2
 800521e:	00db      	lsls	r3, r3, #3
 8005220:	440b      	add	r3, r1
 8005222:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8005226:	2200      	movs	r2, #0
 8005228:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800522a:	7bfa      	ldrb	r2, [r7, #15]
 800522c:	6879      	ldr	r1, [r7, #4]
 800522e:	4613      	mov	r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	4413      	add	r3, r2
 8005234:	00db      	lsls	r3, r3, #3
 8005236:	440b      	add	r3, r1
 8005238:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800523c:	2200      	movs	r2, #0
 800523e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005240:	7bfa      	ldrb	r2, [r7, #15]
 8005242:	6879      	ldr	r1, [r7, #4]
 8005244:	4613      	mov	r3, r2
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	4413      	add	r3, r2
 800524a:	00db      	lsls	r3, r3, #3
 800524c:	440b      	add	r3, r1
 800524e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8005252:	2200      	movs	r2, #0
 8005254:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005256:	7bfa      	ldrb	r2, [r7, #15]
 8005258:	6879      	ldr	r1, [r7, #4]
 800525a:	4613      	mov	r3, r2
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	4413      	add	r3, r2
 8005260:	00db      	lsls	r3, r3, #3
 8005262:	440b      	add	r3, r1
 8005264:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005268:	2200      	movs	r2, #0
 800526a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800526c:	7bfb      	ldrb	r3, [r7, #15]
 800526e:	3301      	adds	r3, #1
 8005270:	73fb      	strb	r3, [r7, #15]
 8005272:	7bfa      	ldrb	r2, [r7, #15]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	429a      	cmp	r2, r3
 800527a:	d3b5      	bcc.n	80051e8 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	603b      	str	r3, [r7, #0]
 8005282:	687e      	ldr	r6, [r7, #4]
 8005284:	466d      	mov	r5, sp
 8005286:	f106 0410 	add.w	r4, r6, #16
 800528a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800528c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800528e:	6823      	ldr	r3, [r4, #0]
 8005290:	602b      	str	r3, [r5, #0]
 8005292:	1d33      	adds	r3, r6, #4
 8005294:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005296:	6838      	ldr	r0, [r7, #0]
 8005298:	f003 fa45 	bl	8008726 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3714      	adds	r7, #20
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080052b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80052be:	af00      	add	r7, sp, #0
 80052c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80052c8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80052ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d102      	bne.n	80052de <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	f001 b823 	b.w	8006324 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	f000 817d 	beq.w	80055ee <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80052f4:	4bbc      	ldr	r3, [pc, #752]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	f003 030c 	and.w	r3, r3, #12
 80052fc:	2b04      	cmp	r3, #4
 80052fe:	d00c      	beq.n	800531a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005300:	4bb9      	ldr	r3, [pc, #740]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	f003 030c 	and.w	r3, r3, #12
 8005308:	2b08      	cmp	r3, #8
 800530a:	d15c      	bne.n	80053c6 <HAL_RCC_OscConfig+0x10e>
 800530c:	4bb6      	ldr	r3, [pc, #728]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005318:	d155      	bne.n	80053c6 <HAL_RCC_OscConfig+0x10e>
 800531a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800531e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005322:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8005326:	fa93 f3a3 	rbit	r3, r3
 800532a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800532e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005332:	fab3 f383 	clz	r3, r3
 8005336:	b2db      	uxtb	r3, r3
 8005338:	095b      	lsrs	r3, r3, #5
 800533a:	b2db      	uxtb	r3, r3
 800533c:	f043 0301 	orr.w	r3, r3, #1
 8005340:	b2db      	uxtb	r3, r3
 8005342:	2b01      	cmp	r3, #1
 8005344:	d102      	bne.n	800534c <HAL_RCC_OscConfig+0x94>
 8005346:	4ba8      	ldr	r3, [pc, #672]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	e015      	b.n	8005378 <HAL_RCC_OscConfig+0xc0>
 800534c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005350:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005354:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8005358:	fa93 f3a3 	rbit	r3, r3
 800535c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8005360:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005364:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8005368:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800536c:	fa93 f3a3 	rbit	r3, r3
 8005370:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8005374:	4b9c      	ldr	r3, [pc, #624]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 8005376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005378:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800537c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8005380:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8005384:	fa92 f2a2 	rbit	r2, r2
 8005388:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800538c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8005390:	fab2 f282 	clz	r2, r2
 8005394:	b2d2      	uxtb	r2, r2
 8005396:	f042 0220 	orr.w	r2, r2, #32
 800539a:	b2d2      	uxtb	r2, r2
 800539c:	f002 021f 	and.w	r2, r2, #31
 80053a0:	2101      	movs	r1, #1
 80053a2:	fa01 f202 	lsl.w	r2, r1, r2
 80053a6:	4013      	ands	r3, r2
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	f000 811f 	beq.w	80055ec <HAL_RCC_OscConfig+0x334>
 80053ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f040 8116 	bne.w	80055ec <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	f000 bfaf 	b.w	8006324 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053ca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053d6:	d106      	bne.n	80053e6 <HAL_RCC_OscConfig+0x12e>
 80053d8:	4b83      	ldr	r3, [pc, #524]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a82      	ldr	r2, [pc, #520]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 80053de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053e2:	6013      	str	r3, [r2, #0]
 80053e4:	e036      	b.n	8005454 <HAL_RCC_OscConfig+0x19c>
 80053e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d10c      	bne.n	8005410 <HAL_RCC_OscConfig+0x158>
 80053f6:	4b7c      	ldr	r3, [pc, #496]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a7b      	ldr	r2, [pc, #492]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 80053fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005400:	6013      	str	r3, [r2, #0]
 8005402:	4b79      	ldr	r3, [pc, #484]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a78      	ldr	r2, [pc, #480]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 8005408:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800540c:	6013      	str	r3, [r2, #0]
 800540e:	e021      	b.n	8005454 <HAL_RCC_OscConfig+0x19c>
 8005410:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005414:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005420:	d10c      	bne.n	800543c <HAL_RCC_OscConfig+0x184>
 8005422:	4b71      	ldr	r3, [pc, #452]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a70      	ldr	r2, [pc, #448]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 8005428:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800542c:	6013      	str	r3, [r2, #0]
 800542e:	4b6e      	ldr	r3, [pc, #440]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a6d      	ldr	r2, [pc, #436]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 8005434:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005438:	6013      	str	r3, [r2, #0]
 800543a:	e00b      	b.n	8005454 <HAL_RCC_OscConfig+0x19c>
 800543c:	4b6a      	ldr	r3, [pc, #424]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a69      	ldr	r2, [pc, #420]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 8005442:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005446:	6013      	str	r3, [r2, #0]
 8005448:	4b67      	ldr	r3, [pc, #412]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a66      	ldr	r2, [pc, #408]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 800544e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005452:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005454:	4b64      	ldr	r3, [pc, #400]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 8005456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005458:	f023 020f 	bic.w	r2, r3, #15
 800545c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005460:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	495f      	ldr	r1, [pc, #380]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 800546a:	4313      	orrs	r3, r2
 800546c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800546e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005472:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d059      	beq.n	8005532 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800547e:	f7fd fa8b 	bl	8002998 <HAL_GetTick>
 8005482:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005486:	e00a      	b.n	800549e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005488:	f7fd fa86 	bl	8002998 <HAL_GetTick>
 800548c:	4602      	mov	r2, r0
 800548e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	2b64      	cmp	r3, #100	; 0x64
 8005496:	d902      	bls.n	800549e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8005498:	2303      	movs	r3, #3
 800549a:	f000 bf43 	b.w	8006324 <HAL_RCC_OscConfig+0x106c>
 800549e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80054a2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80054aa:	fa93 f3a3 	rbit	r3, r3
 80054ae:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80054b2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054b6:	fab3 f383 	clz	r3, r3
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	095b      	lsrs	r3, r3, #5
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	f043 0301 	orr.w	r3, r3, #1
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	d102      	bne.n	80054d0 <HAL_RCC_OscConfig+0x218>
 80054ca:	4b47      	ldr	r3, [pc, #284]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	e015      	b.n	80054fc <HAL_RCC_OscConfig+0x244>
 80054d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80054d4:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054d8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80054dc:	fa93 f3a3 	rbit	r3, r3
 80054e0:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80054e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80054e8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80054ec:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80054f0:	fa93 f3a3 	rbit	r3, r3
 80054f4:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80054f8:	4b3b      	ldr	r3, [pc, #236]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 80054fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005500:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8005504:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005508:	fa92 f2a2 	rbit	r2, r2
 800550c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8005510:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8005514:	fab2 f282 	clz	r2, r2
 8005518:	b2d2      	uxtb	r2, r2
 800551a:	f042 0220 	orr.w	r2, r2, #32
 800551e:	b2d2      	uxtb	r2, r2
 8005520:	f002 021f 	and.w	r2, r2, #31
 8005524:	2101      	movs	r1, #1
 8005526:	fa01 f202 	lsl.w	r2, r1, r2
 800552a:	4013      	ands	r3, r2
 800552c:	2b00      	cmp	r3, #0
 800552e:	d0ab      	beq.n	8005488 <HAL_RCC_OscConfig+0x1d0>
 8005530:	e05d      	b.n	80055ee <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005532:	f7fd fa31 	bl	8002998 <HAL_GetTick>
 8005536:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800553a:	e00a      	b.n	8005552 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800553c:	f7fd fa2c 	bl	8002998 <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005546:	1ad3      	subs	r3, r2, r3
 8005548:	2b64      	cmp	r3, #100	; 0x64
 800554a:	d902      	bls.n	8005552 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 800554c:	2303      	movs	r3, #3
 800554e:	f000 bee9 	b.w	8006324 <HAL_RCC_OscConfig+0x106c>
 8005552:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005556:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800555a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800555e:	fa93 f3a3 	rbit	r3, r3
 8005562:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8005566:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800556a:	fab3 f383 	clz	r3, r3
 800556e:	b2db      	uxtb	r3, r3
 8005570:	095b      	lsrs	r3, r3, #5
 8005572:	b2db      	uxtb	r3, r3
 8005574:	f043 0301 	orr.w	r3, r3, #1
 8005578:	b2db      	uxtb	r3, r3
 800557a:	2b01      	cmp	r3, #1
 800557c:	d102      	bne.n	8005584 <HAL_RCC_OscConfig+0x2cc>
 800557e:	4b1a      	ldr	r3, [pc, #104]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	e015      	b.n	80055b0 <HAL_RCC_OscConfig+0x2f8>
 8005584:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005588:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800558c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8005590:	fa93 f3a3 	rbit	r3, r3
 8005594:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8005598:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800559c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80055a0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80055a4:	fa93 f3a3 	rbit	r3, r3
 80055a8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80055ac:	4b0e      	ldr	r3, [pc, #56]	; (80055e8 <HAL_RCC_OscConfig+0x330>)
 80055ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80055b4:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80055b8:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80055bc:	fa92 f2a2 	rbit	r2, r2
 80055c0:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80055c4:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80055c8:	fab2 f282 	clz	r2, r2
 80055cc:	b2d2      	uxtb	r2, r2
 80055ce:	f042 0220 	orr.w	r2, r2, #32
 80055d2:	b2d2      	uxtb	r2, r2
 80055d4:	f002 021f 	and.w	r2, r2, #31
 80055d8:	2101      	movs	r1, #1
 80055da:	fa01 f202 	lsl.w	r2, r1, r2
 80055de:	4013      	ands	r3, r2
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d1ab      	bne.n	800553c <HAL_RCC_OscConfig+0x284>
 80055e4:	e003      	b.n	80055ee <HAL_RCC_OscConfig+0x336>
 80055e6:	bf00      	nop
 80055e8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0302 	and.w	r3, r3, #2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	f000 817d 	beq.w	80058fe <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005604:	4ba6      	ldr	r3, [pc, #664]	; (80058a0 <HAL_RCC_OscConfig+0x5e8>)
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	f003 030c 	and.w	r3, r3, #12
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00b      	beq.n	8005628 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005610:	4ba3      	ldr	r3, [pc, #652]	; (80058a0 <HAL_RCC_OscConfig+0x5e8>)
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	f003 030c 	and.w	r3, r3, #12
 8005618:	2b08      	cmp	r3, #8
 800561a:	d172      	bne.n	8005702 <HAL_RCC_OscConfig+0x44a>
 800561c:	4ba0      	ldr	r3, [pc, #640]	; (80058a0 <HAL_RCC_OscConfig+0x5e8>)
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005624:	2b00      	cmp	r3, #0
 8005626:	d16c      	bne.n	8005702 <HAL_RCC_OscConfig+0x44a>
 8005628:	2302      	movs	r3, #2
 800562a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800562e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8005632:	fa93 f3a3 	rbit	r3, r3
 8005636:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800563a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800563e:	fab3 f383 	clz	r3, r3
 8005642:	b2db      	uxtb	r3, r3
 8005644:	095b      	lsrs	r3, r3, #5
 8005646:	b2db      	uxtb	r3, r3
 8005648:	f043 0301 	orr.w	r3, r3, #1
 800564c:	b2db      	uxtb	r3, r3
 800564e:	2b01      	cmp	r3, #1
 8005650:	d102      	bne.n	8005658 <HAL_RCC_OscConfig+0x3a0>
 8005652:	4b93      	ldr	r3, [pc, #588]	; (80058a0 <HAL_RCC_OscConfig+0x5e8>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	e013      	b.n	8005680 <HAL_RCC_OscConfig+0x3c8>
 8005658:	2302      	movs	r3, #2
 800565a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800565e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8005662:	fa93 f3a3 	rbit	r3, r3
 8005666:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800566a:	2302      	movs	r3, #2
 800566c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8005670:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005674:	fa93 f3a3 	rbit	r3, r3
 8005678:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800567c:	4b88      	ldr	r3, [pc, #544]	; (80058a0 <HAL_RCC_OscConfig+0x5e8>)
 800567e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005680:	2202      	movs	r2, #2
 8005682:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8005686:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800568a:	fa92 f2a2 	rbit	r2, r2
 800568e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8005692:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8005696:	fab2 f282 	clz	r2, r2
 800569a:	b2d2      	uxtb	r2, r2
 800569c:	f042 0220 	orr.w	r2, r2, #32
 80056a0:	b2d2      	uxtb	r2, r2
 80056a2:	f002 021f 	and.w	r2, r2, #31
 80056a6:	2101      	movs	r1, #1
 80056a8:	fa01 f202 	lsl.w	r2, r1, r2
 80056ac:	4013      	ands	r3, r2
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00a      	beq.n	80056c8 <HAL_RCC_OscConfig+0x410>
 80056b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d002      	beq.n	80056c8 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	f000 be2e 	b.w	8006324 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056c8:	4b75      	ldr	r3, [pc, #468]	; (80058a0 <HAL_RCC_OscConfig+0x5e8>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	695b      	ldr	r3, [r3, #20]
 80056dc:	21f8      	movs	r1, #248	; 0xf8
 80056de:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056e2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80056e6:	fa91 f1a1 	rbit	r1, r1
 80056ea:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80056ee:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80056f2:	fab1 f181 	clz	r1, r1
 80056f6:	b2c9      	uxtb	r1, r1
 80056f8:	408b      	lsls	r3, r1
 80056fa:	4969      	ldr	r1, [pc, #420]	; (80058a0 <HAL_RCC_OscConfig+0x5e8>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005700:	e0fd      	b.n	80058fe <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005702:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005706:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	2b00      	cmp	r3, #0
 8005710:	f000 8088 	beq.w	8005824 <HAL_RCC_OscConfig+0x56c>
 8005714:	2301      	movs	r3, #1
 8005716:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800571a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800571e:	fa93 f3a3 	rbit	r3, r3
 8005722:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8005726:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800572a:	fab3 f383 	clz	r3, r3
 800572e:	b2db      	uxtb	r3, r3
 8005730:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005734:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	461a      	mov	r2, r3
 800573c:	2301      	movs	r3, #1
 800573e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005740:	f7fd f92a 	bl	8002998 <HAL_GetTick>
 8005744:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005748:	e00a      	b.n	8005760 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800574a:	f7fd f925 	bl	8002998 <HAL_GetTick>
 800574e:	4602      	mov	r2, r0
 8005750:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	2b02      	cmp	r3, #2
 8005758:	d902      	bls.n	8005760 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800575a:	2303      	movs	r3, #3
 800575c:	f000 bde2 	b.w	8006324 <HAL_RCC_OscConfig+0x106c>
 8005760:	2302      	movs	r3, #2
 8005762:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005766:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800576a:	fa93 f3a3 	rbit	r3, r3
 800576e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8005772:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005776:	fab3 f383 	clz	r3, r3
 800577a:	b2db      	uxtb	r3, r3
 800577c:	095b      	lsrs	r3, r3, #5
 800577e:	b2db      	uxtb	r3, r3
 8005780:	f043 0301 	orr.w	r3, r3, #1
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2b01      	cmp	r3, #1
 8005788:	d102      	bne.n	8005790 <HAL_RCC_OscConfig+0x4d8>
 800578a:	4b45      	ldr	r3, [pc, #276]	; (80058a0 <HAL_RCC_OscConfig+0x5e8>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	e013      	b.n	80057b8 <HAL_RCC_OscConfig+0x500>
 8005790:	2302      	movs	r3, #2
 8005792:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005796:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800579a:	fa93 f3a3 	rbit	r3, r3
 800579e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80057a2:	2302      	movs	r3, #2
 80057a4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80057a8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80057ac:	fa93 f3a3 	rbit	r3, r3
 80057b0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80057b4:	4b3a      	ldr	r3, [pc, #232]	; (80058a0 <HAL_RCC_OscConfig+0x5e8>)
 80057b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b8:	2202      	movs	r2, #2
 80057ba:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80057be:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80057c2:	fa92 f2a2 	rbit	r2, r2
 80057c6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80057ca:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80057ce:	fab2 f282 	clz	r2, r2
 80057d2:	b2d2      	uxtb	r2, r2
 80057d4:	f042 0220 	orr.w	r2, r2, #32
 80057d8:	b2d2      	uxtb	r2, r2
 80057da:	f002 021f 	and.w	r2, r2, #31
 80057de:	2101      	movs	r1, #1
 80057e0:	fa01 f202 	lsl.w	r2, r1, r2
 80057e4:	4013      	ands	r3, r2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d0af      	beq.n	800574a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057ea:	4b2d      	ldr	r3, [pc, #180]	; (80058a0 <HAL_RCC_OscConfig+0x5e8>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	21f8      	movs	r1, #248	; 0xf8
 8005800:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005804:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005808:	fa91 f1a1 	rbit	r1, r1
 800580c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8005810:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8005814:	fab1 f181 	clz	r1, r1
 8005818:	b2c9      	uxtb	r1, r1
 800581a:	408b      	lsls	r3, r1
 800581c:	4920      	ldr	r1, [pc, #128]	; (80058a0 <HAL_RCC_OscConfig+0x5e8>)
 800581e:	4313      	orrs	r3, r2
 8005820:	600b      	str	r3, [r1, #0]
 8005822:	e06c      	b.n	80058fe <HAL_RCC_OscConfig+0x646>
 8005824:	2301      	movs	r3, #1
 8005826:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800582a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800582e:	fa93 f3a3 	rbit	r3, r3
 8005832:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8005836:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800583a:	fab3 f383 	clz	r3, r3
 800583e:	b2db      	uxtb	r3, r3
 8005840:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005844:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005848:	009b      	lsls	r3, r3, #2
 800584a:	461a      	mov	r2, r3
 800584c:	2300      	movs	r3, #0
 800584e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005850:	f7fd f8a2 	bl	8002998 <HAL_GetTick>
 8005854:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005858:	e00a      	b.n	8005870 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800585a:	f7fd f89d 	bl	8002998 <HAL_GetTick>
 800585e:	4602      	mov	r2, r0
 8005860:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	2b02      	cmp	r3, #2
 8005868:	d902      	bls.n	8005870 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	f000 bd5a 	b.w	8006324 <HAL_RCC_OscConfig+0x106c>
 8005870:	2302      	movs	r3, #2
 8005872:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005876:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800587a:	fa93 f3a3 	rbit	r3, r3
 800587e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8005882:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005886:	fab3 f383 	clz	r3, r3
 800588a:	b2db      	uxtb	r3, r3
 800588c:	095b      	lsrs	r3, r3, #5
 800588e:	b2db      	uxtb	r3, r3
 8005890:	f043 0301 	orr.w	r3, r3, #1
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b01      	cmp	r3, #1
 8005898:	d104      	bne.n	80058a4 <HAL_RCC_OscConfig+0x5ec>
 800589a:	4b01      	ldr	r3, [pc, #4]	; (80058a0 <HAL_RCC_OscConfig+0x5e8>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	e015      	b.n	80058cc <HAL_RCC_OscConfig+0x614>
 80058a0:	40021000 	.word	0x40021000
 80058a4:	2302      	movs	r3, #2
 80058a6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80058ae:	fa93 f3a3 	rbit	r3, r3
 80058b2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80058b6:	2302      	movs	r3, #2
 80058b8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80058bc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80058c0:	fa93 f3a3 	rbit	r3, r3
 80058c4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80058c8:	4bc8      	ldr	r3, [pc, #800]	; (8005bec <HAL_RCC_OscConfig+0x934>)
 80058ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058cc:	2202      	movs	r2, #2
 80058ce:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80058d2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80058d6:	fa92 f2a2 	rbit	r2, r2
 80058da:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80058de:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80058e2:	fab2 f282 	clz	r2, r2
 80058e6:	b2d2      	uxtb	r2, r2
 80058e8:	f042 0220 	orr.w	r2, r2, #32
 80058ec:	b2d2      	uxtb	r2, r2
 80058ee:	f002 021f 	and.w	r2, r2, #31
 80058f2:	2101      	movs	r1, #1
 80058f4:	fa01 f202 	lsl.w	r2, r1, r2
 80058f8:	4013      	ands	r3, r2
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1ad      	bne.n	800585a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005902:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 0308 	and.w	r3, r3, #8
 800590e:	2b00      	cmp	r3, #0
 8005910:	f000 8110 	beq.w	8005b34 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005914:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005918:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	699b      	ldr	r3, [r3, #24]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d079      	beq.n	8005a18 <HAL_RCC_OscConfig+0x760>
 8005924:	2301      	movs	r3, #1
 8005926:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800592a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800592e:	fa93 f3a3 	rbit	r3, r3
 8005932:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005936:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800593a:	fab3 f383 	clz	r3, r3
 800593e:	b2db      	uxtb	r3, r3
 8005940:	461a      	mov	r2, r3
 8005942:	4bab      	ldr	r3, [pc, #684]	; (8005bf0 <HAL_RCC_OscConfig+0x938>)
 8005944:	4413      	add	r3, r2
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	461a      	mov	r2, r3
 800594a:	2301      	movs	r3, #1
 800594c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800594e:	f7fd f823 	bl	8002998 <HAL_GetTick>
 8005952:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005956:	e00a      	b.n	800596e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005958:	f7fd f81e 	bl	8002998 <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	2b02      	cmp	r3, #2
 8005966:	d902      	bls.n	800596e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	f000 bcdb 	b.w	8006324 <HAL_RCC_OscConfig+0x106c>
 800596e:	2302      	movs	r3, #2
 8005970:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005974:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005978:	fa93 f3a3 	rbit	r3, r3
 800597c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005980:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005984:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005988:	2202      	movs	r2, #2
 800598a:	601a      	str	r2, [r3, #0]
 800598c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005990:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	fa93 f2a3 	rbit	r2, r3
 800599a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800599e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80059a2:	601a      	str	r2, [r3, #0]
 80059a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80059ac:	2202      	movs	r2, #2
 80059ae:	601a      	str	r2, [r3, #0]
 80059b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	fa93 f2a3 	rbit	r2, r3
 80059be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059c2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80059c6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059c8:	4b88      	ldr	r3, [pc, #544]	; (8005bec <HAL_RCC_OscConfig+0x934>)
 80059ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059d0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80059d4:	2102      	movs	r1, #2
 80059d6:	6019      	str	r1, [r3, #0]
 80059d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059dc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	fa93 f1a3 	rbit	r1, r3
 80059e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059ea:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80059ee:	6019      	str	r1, [r3, #0]
  return result;
 80059f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059f4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	fab3 f383 	clz	r3, r3
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	f003 031f 	and.w	r3, r3, #31
 8005a0a:	2101      	movs	r1, #1
 8005a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a10:	4013      	ands	r3, r2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d0a0      	beq.n	8005958 <HAL_RCC_OscConfig+0x6a0>
 8005a16:	e08d      	b.n	8005b34 <HAL_RCC_OscConfig+0x87c>
 8005a18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a1c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005a20:	2201      	movs	r2, #1
 8005a22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a28:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	fa93 f2a3 	rbit	r2, r3
 8005a32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a36:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005a3a:	601a      	str	r2, [r3, #0]
  return result;
 8005a3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a40:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005a44:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a46:	fab3 f383 	clz	r3, r3
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	4b68      	ldr	r3, [pc, #416]	; (8005bf0 <HAL_RCC_OscConfig+0x938>)
 8005a50:	4413      	add	r3, r2
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	461a      	mov	r2, r3
 8005a56:	2300      	movs	r3, #0
 8005a58:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a5a:	f7fc ff9d 	bl	8002998 <HAL_GetTick>
 8005a5e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a62:	e00a      	b.n	8005a7a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a64:	f7fc ff98 	bl	8002998 <HAL_GetTick>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a6e:	1ad3      	subs	r3, r2, r3
 8005a70:	2b02      	cmp	r3, #2
 8005a72:	d902      	bls.n	8005a7a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8005a74:	2303      	movs	r3, #3
 8005a76:	f000 bc55 	b.w	8006324 <HAL_RCC_OscConfig+0x106c>
 8005a7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a7e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005a82:	2202      	movs	r2, #2
 8005a84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a8a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	fa93 f2a3 	rbit	r2, r3
 8005a94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a98:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005a9c:	601a      	str	r2, [r3, #0]
 8005a9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aa2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005aa6:	2202      	movs	r2, #2
 8005aa8:	601a      	str	r2, [r3, #0]
 8005aaa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aae:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	fa93 f2a3 	rbit	r2, r3
 8005ab8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005abc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005ac0:	601a      	str	r2, [r3, #0]
 8005ac2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ac6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005aca:	2202      	movs	r2, #2
 8005acc:	601a      	str	r2, [r3, #0]
 8005ace:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ad2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	fa93 f2a3 	rbit	r2, r3
 8005adc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ae0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005ae4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ae6:	4b41      	ldr	r3, [pc, #260]	; (8005bec <HAL_RCC_OscConfig+0x934>)
 8005ae8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005aea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aee:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005af2:	2102      	movs	r1, #2
 8005af4:	6019      	str	r1, [r3, #0]
 8005af6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005afa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	fa93 f1a3 	rbit	r1, r3
 8005b04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b08:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005b0c:	6019      	str	r1, [r3, #0]
  return result;
 8005b0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b12:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	fab3 f383 	clz	r3, r3
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	f003 031f 	and.w	r3, r3, #31
 8005b28:	2101      	movs	r1, #1
 8005b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b2e:	4013      	ands	r3, r2
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d197      	bne.n	8005a64 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b38:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0304 	and.w	r3, r3, #4
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	f000 81a1 	beq.w	8005e8c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b50:	4b26      	ldr	r3, [pc, #152]	; (8005bec <HAL_RCC_OscConfig+0x934>)
 8005b52:	69db      	ldr	r3, [r3, #28]
 8005b54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d116      	bne.n	8005b8a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b5c:	4b23      	ldr	r3, [pc, #140]	; (8005bec <HAL_RCC_OscConfig+0x934>)
 8005b5e:	69db      	ldr	r3, [r3, #28]
 8005b60:	4a22      	ldr	r2, [pc, #136]	; (8005bec <HAL_RCC_OscConfig+0x934>)
 8005b62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b66:	61d3      	str	r3, [r2, #28]
 8005b68:	4b20      	ldr	r3, [pc, #128]	; (8005bec <HAL_RCC_OscConfig+0x934>)
 8005b6a:	69db      	ldr	r3, [r3, #28]
 8005b6c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005b70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b74:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005b78:	601a      	str	r2, [r3, #0]
 8005b7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b7e:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005b82:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005b84:	2301      	movs	r3, #1
 8005b86:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b8a:	4b1a      	ldr	r3, [pc, #104]	; (8005bf4 <HAL_RCC_OscConfig+0x93c>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d11a      	bne.n	8005bcc <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b96:	4b17      	ldr	r3, [pc, #92]	; (8005bf4 <HAL_RCC_OscConfig+0x93c>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a16      	ldr	r2, [pc, #88]	; (8005bf4 <HAL_RCC_OscConfig+0x93c>)
 8005b9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ba0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ba2:	f7fc fef9 	bl	8002998 <HAL_GetTick>
 8005ba6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005baa:	e009      	b.n	8005bc0 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bac:	f7fc fef4 	bl	8002998 <HAL_GetTick>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005bb6:	1ad3      	subs	r3, r2, r3
 8005bb8:	2b64      	cmp	r3, #100	; 0x64
 8005bba:	d901      	bls.n	8005bc0 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e3b1      	b.n	8006324 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bc0:	4b0c      	ldr	r3, [pc, #48]	; (8005bf4 <HAL_RCC_OscConfig+0x93c>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d0ef      	beq.n	8005bac <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bd0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d10d      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x940>
 8005bdc:	4b03      	ldr	r3, [pc, #12]	; (8005bec <HAL_RCC_OscConfig+0x934>)
 8005bde:	6a1b      	ldr	r3, [r3, #32]
 8005be0:	4a02      	ldr	r2, [pc, #8]	; (8005bec <HAL_RCC_OscConfig+0x934>)
 8005be2:	f043 0301 	orr.w	r3, r3, #1
 8005be6:	6213      	str	r3, [r2, #32]
 8005be8:	e03c      	b.n	8005c64 <HAL_RCC_OscConfig+0x9ac>
 8005bea:	bf00      	nop
 8005bec:	40021000 	.word	0x40021000
 8005bf0:	10908120 	.word	0x10908120
 8005bf4:	40007000 	.word	0x40007000
 8005bf8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bfc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d10c      	bne.n	8005c22 <HAL_RCC_OscConfig+0x96a>
 8005c08:	4bc1      	ldr	r3, [pc, #772]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005c0a:	6a1b      	ldr	r3, [r3, #32]
 8005c0c:	4ac0      	ldr	r2, [pc, #768]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005c0e:	f023 0301 	bic.w	r3, r3, #1
 8005c12:	6213      	str	r3, [r2, #32]
 8005c14:	4bbe      	ldr	r3, [pc, #760]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005c16:	6a1b      	ldr	r3, [r3, #32]
 8005c18:	4abd      	ldr	r2, [pc, #756]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005c1a:	f023 0304 	bic.w	r3, r3, #4
 8005c1e:	6213      	str	r3, [r2, #32]
 8005c20:	e020      	b.n	8005c64 <HAL_RCC_OscConfig+0x9ac>
 8005c22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c26:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	2b05      	cmp	r3, #5
 8005c30:	d10c      	bne.n	8005c4c <HAL_RCC_OscConfig+0x994>
 8005c32:	4bb7      	ldr	r3, [pc, #732]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	4ab6      	ldr	r2, [pc, #728]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005c38:	f043 0304 	orr.w	r3, r3, #4
 8005c3c:	6213      	str	r3, [r2, #32]
 8005c3e:	4bb4      	ldr	r3, [pc, #720]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005c40:	6a1b      	ldr	r3, [r3, #32]
 8005c42:	4ab3      	ldr	r2, [pc, #716]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005c44:	f043 0301 	orr.w	r3, r3, #1
 8005c48:	6213      	str	r3, [r2, #32]
 8005c4a:	e00b      	b.n	8005c64 <HAL_RCC_OscConfig+0x9ac>
 8005c4c:	4bb0      	ldr	r3, [pc, #704]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005c4e:	6a1b      	ldr	r3, [r3, #32]
 8005c50:	4aaf      	ldr	r2, [pc, #700]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005c52:	f023 0301 	bic.w	r3, r3, #1
 8005c56:	6213      	str	r3, [r2, #32]
 8005c58:	4bad      	ldr	r3, [pc, #692]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	4aac      	ldr	r2, [pc, #688]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005c5e:	f023 0304 	bic.w	r3, r3, #4
 8005c62:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005c64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c68:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	f000 8081 	beq.w	8005d78 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c76:	f7fc fe8f 	bl	8002998 <HAL_GetTick>
 8005c7a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c7e:	e00b      	b.n	8005c98 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c80:	f7fc fe8a 	bl	8002998 <HAL_GetTick>
 8005c84:	4602      	mov	r2, r0
 8005c86:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d901      	bls.n	8005c98 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8005c94:	2303      	movs	r3, #3
 8005c96:	e345      	b.n	8006324 <HAL_RCC_OscConfig+0x106c>
 8005c98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c9c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005ca0:	2202      	movs	r2, #2
 8005ca2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ca4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ca8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	fa93 f2a3 	rbit	r2, r3
 8005cb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cb6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8005cba:	601a      	str	r2, [r3, #0]
 8005cbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cc0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005cc4:	2202      	movs	r2, #2
 8005cc6:	601a      	str	r2, [r3, #0]
 8005cc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ccc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	fa93 f2a3 	rbit	r2, r3
 8005cd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cda:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005cde:	601a      	str	r2, [r3, #0]
  return result;
 8005ce0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ce4:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005ce8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cea:	fab3 f383 	clz	r3, r3
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	095b      	lsrs	r3, r3, #5
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	f043 0302 	orr.w	r3, r3, #2
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d102      	bne.n	8005d04 <HAL_RCC_OscConfig+0xa4c>
 8005cfe:	4b84      	ldr	r3, [pc, #528]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005d00:	6a1b      	ldr	r3, [r3, #32]
 8005d02:	e013      	b.n	8005d2c <HAL_RCC_OscConfig+0xa74>
 8005d04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d08:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005d0c:	2202      	movs	r2, #2
 8005d0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d14:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	fa93 f2a3 	rbit	r2, r3
 8005d1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d22:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8005d26:	601a      	str	r2, [r3, #0]
 8005d28:	4b79      	ldr	r3, [pc, #484]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d30:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005d34:	2102      	movs	r1, #2
 8005d36:	6011      	str	r1, [r2, #0]
 8005d38:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d3c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005d40:	6812      	ldr	r2, [r2, #0]
 8005d42:	fa92 f1a2 	rbit	r1, r2
 8005d46:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d4a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005d4e:	6011      	str	r1, [r2, #0]
  return result;
 8005d50:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d54:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005d58:	6812      	ldr	r2, [r2, #0]
 8005d5a:	fab2 f282 	clz	r2, r2
 8005d5e:	b2d2      	uxtb	r2, r2
 8005d60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d64:	b2d2      	uxtb	r2, r2
 8005d66:	f002 021f 	and.w	r2, r2, #31
 8005d6a:	2101      	movs	r1, #1
 8005d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8005d70:	4013      	ands	r3, r2
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d084      	beq.n	8005c80 <HAL_RCC_OscConfig+0x9c8>
 8005d76:	e07f      	b.n	8005e78 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d78:	f7fc fe0e 	bl	8002998 <HAL_GetTick>
 8005d7c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d80:	e00b      	b.n	8005d9a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d82:	f7fc fe09 	bl	8002998 <HAL_GetTick>
 8005d86:	4602      	mov	r2, r0
 8005d88:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d901      	bls.n	8005d9a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e2c4      	b.n	8006324 <HAL_RCC_OscConfig+0x106c>
 8005d9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d9e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005da2:	2202      	movs	r2, #2
 8005da4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005da6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005daa:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	fa93 f2a3 	rbit	r2, r3
 8005db4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005db8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005dbc:	601a      	str	r2, [r3, #0]
 8005dbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005dc2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005dc6:	2202      	movs	r2, #2
 8005dc8:	601a      	str	r2, [r3, #0]
 8005dca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005dce:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	fa93 f2a3 	rbit	r2, r3
 8005dd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ddc:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005de0:	601a      	str	r2, [r3, #0]
  return result;
 8005de2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005de6:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005dea:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dec:	fab3 f383 	clz	r3, r3
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	095b      	lsrs	r3, r3, #5
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	f043 0302 	orr.w	r3, r3, #2
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d102      	bne.n	8005e06 <HAL_RCC_OscConfig+0xb4e>
 8005e00:	4b43      	ldr	r3, [pc, #268]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005e02:	6a1b      	ldr	r3, [r3, #32]
 8005e04:	e013      	b.n	8005e2e <HAL_RCC_OscConfig+0xb76>
 8005e06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e0a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005e0e:	2202      	movs	r2, #2
 8005e10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e16:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	fa93 f2a3 	rbit	r2, r3
 8005e20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e24:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005e28:	601a      	str	r2, [r3, #0]
 8005e2a:	4b39      	ldr	r3, [pc, #228]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e2e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005e32:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005e36:	2102      	movs	r1, #2
 8005e38:	6011      	str	r1, [r2, #0]
 8005e3a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005e3e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005e42:	6812      	ldr	r2, [r2, #0]
 8005e44:	fa92 f1a2 	rbit	r1, r2
 8005e48:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005e4c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005e50:	6011      	str	r1, [r2, #0]
  return result;
 8005e52:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005e56:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005e5a:	6812      	ldr	r2, [r2, #0]
 8005e5c:	fab2 f282 	clz	r2, r2
 8005e60:	b2d2      	uxtb	r2, r2
 8005e62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e66:	b2d2      	uxtb	r2, r2
 8005e68:	f002 021f 	and.w	r2, r2, #31
 8005e6c:	2101      	movs	r1, #1
 8005e6e:	fa01 f202 	lsl.w	r2, r1, r2
 8005e72:	4013      	ands	r3, r2
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d184      	bne.n	8005d82 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005e78:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d105      	bne.n	8005e8c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e80:	4b23      	ldr	r3, [pc, #140]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005e82:	69db      	ldr	r3, [r3, #28]
 8005e84:	4a22      	ldr	r2, [pc, #136]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005e86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e8a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e90:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	69db      	ldr	r3, [r3, #28]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f000 8242 	beq.w	8006322 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e9e:	4b1c      	ldr	r3, [pc, #112]	; (8005f10 <HAL_RCC_OscConfig+0xc58>)
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	f003 030c 	and.w	r3, r3, #12
 8005ea6:	2b08      	cmp	r3, #8
 8005ea8:	f000 8213 	beq.w	80062d2 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005eac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005eb0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	69db      	ldr	r3, [r3, #28]
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	f040 8162 	bne.w	8006182 <HAL_RCC_OscConfig+0xeca>
 8005ebe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ec2:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005ec6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005eca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ecc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ed0:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	fa93 f2a3 	rbit	r2, r3
 8005eda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ede:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005ee2:	601a      	str	r2, [r3, #0]
  return result;
 8005ee4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ee8:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005eec:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eee:	fab3 f383 	clz	r3, r3
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005ef8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	461a      	mov	r2, r3
 8005f00:	2300      	movs	r3, #0
 8005f02:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f04:	f7fc fd48 	bl	8002998 <HAL_GetTick>
 8005f08:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f0c:	e00c      	b.n	8005f28 <HAL_RCC_OscConfig+0xc70>
 8005f0e:	bf00      	nop
 8005f10:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f14:	f7fc fd40 	bl	8002998 <HAL_GetTick>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	d901      	bls.n	8005f28 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	e1fd      	b.n	8006324 <HAL_RCC_OscConfig+0x106c>
 8005f28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f2c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005f30:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f3a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	fa93 f2a3 	rbit	r2, r3
 8005f44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f48:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005f4c:	601a      	str	r2, [r3, #0]
  return result;
 8005f4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f52:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005f56:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f58:	fab3 f383 	clz	r3, r3
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	095b      	lsrs	r3, r3, #5
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	f043 0301 	orr.w	r3, r3, #1
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d102      	bne.n	8005f72 <HAL_RCC_OscConfig+0xcba>
 8005f6c:	4bb0      	ldr	r3, [pc, #704]	; (8006230 <HAL_RCC_OscConfig+0xf78>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	e027      	b.n	8005fc2 <HAL_RCC_OscConfig+0xd0a>
 8005f72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f76:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005f7a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f84:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	fa93 f2a3 	rbit	r2, r3
 8005f8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f92:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8005f96:	601a      	str	r2, [r3, #0]
 8005f98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f9c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005fa0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005faa:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	fa93 f2a3 	rbit	r2, r3
 8005fb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005fb8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005fbc:	601a      	str	r2, [r3, #0]
 8005fbe:	4b9c      	ldr	r3, [pc, #624]	; (8006230 <HAL_RCC_OscConfig+0xf78>)
 8005fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005fc6:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005fca:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005fce:	6011      	str	r1, [r2, #0]
 8005fd0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005fd4:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005fd8:	6812      	ldr	r2, [r2, #0]
 8005fda:	fa92 f1a2 	rbit	r1, r2
 8005fde:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005fe2:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005fe6:	6011      	str	r1, [r2, #0]
  return result;
 8005fe8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005fec:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005ff0:	6812      	ldr	r2, [r2, #0]
 8005ff2:	fab2 f282 	clz	r2, r2
 8005ff6:	b2d2      	uxtb	r2, r2
 8005ff8:	f042 0220 	orr.w	r2, r2, #32
 8005ffc:	b2d2      	uxtb	r2, r2
 8005ffe:	f002 021f 	and.w	r2, r2, #31
 8006002:	2101      	movs	r1, #1
 8006004:	fa01 f202 	lsl.w	r2, r1, r2
 8006008:	4013      	ands	r3, r2
 800600a:	2b00      	cmp	r3, #0
 800600c:	d182      	bne.n	8005f14 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800600e:	4b88      	ldr	r3, [pc, #544]	; (8006230 <HAL_RCC_OscConfig+0xf78>)
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006016:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800601a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006022:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006026:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	430b      	orrs	r3, r1
 8006030:	497f      	ldr	r1, [pc, #508]	; (8006230 <HAL_RCC_OscConfig+0xf78>)
 8006032:	4313      	orrs	r3, r2
 8006034:	604b      	str	r3, [r1, #4]
 8006036:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800603a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800603e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006042:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006044:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006048:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	fa93 f2a3 	rbit	r2, r3
 8006052:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006056:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800605a:	601a      	str	r2, [r3, #0]
  return result;
 800605c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006060:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8006064:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006066:	fab3 f383 	clz	r3, r3
 800606a:	b2db      	uxtb	r3, r3
 800606c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006070:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	461a      	mov	r2, r3
 8006078:	2301      	movs	r3, #1
 800607a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800607c:	f7fc fc8c 	bl	8002998 <HAL_GetTick>
 8006080:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006084:	e009      	b.n	800609a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006086:	f7fc fc87 	bl	8002998 <HAL_GetTick>
 800608a:	4602      	mov	r2, r0
 800608c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	2b02      	cmp	r3, #2
 8006094:	d901      	bls.n	800609a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e144      	b.n	8006324 <HAL_RCC_OscConfig+0x106c>
 800609a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800609e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80060a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80060a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060ac:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	fa93 f2a3 	rbit	r2, r3
 80060b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060ba:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80060be:	601a      	str	r2, [r3, #0]
  return result;
 80060c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060c4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80060c8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80060ca:	fab3 f383 	clz	r3, r3
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	095b      	lsrs	r3, r3, #5
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	f043 0301 	orr.w	r3, r3, #1
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d102      	bne.n	80060e4 <HAL_RCC_OscConfig+0xe2c>
 80060de:	4b54      	ldr	r3, [pc, #336]	; (8006230 <HAL_RCC_OscConfig+0xf78>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	e027      	b.n	8006134 <HAL_RCC_OscConfig+0xe7c>
 80060e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060e8:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80060ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80060f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060f6:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	fa93 f2a3 	rbit	r2, r3
 8006100:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006104:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8006108:	601a      	str	r2, [r3, #0]
 800610a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800610e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8006112:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006116:	601a      	str	r2, [r3, #0]
 8006118:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800611c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	fa93 f2a3 	rbit	r2, r3
 8006126:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800612a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800612e:	601a      	str	r2, [r3, #0]
 8006130:	4b3f      	ldr	r3, [pc, #252]	; (8006230 <HAL_RCC_OscConfig+0xf78>)
 8006132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006134:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006138:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800613c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006140:	6011      	str	r1, [r2, #0]
 8006142:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006146:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800614a:	6812      	ldr	r2, [r2, #0]
 800614c:	fa92 f1a2 	rbit	r1, r2
 8006150:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006154:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8006158:	6011      	str	r1, [r2, #0]
  return result;
 800615a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800615e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8006162:	6812      	ldr	r2, [r2, #0]
 8006164:	fab2 f282 	clz	r2, r2
 8006168:	b2d2      	uxtb	r2, r2
 800616a:	f042 0220 	orr.w	r2, r2, #32
 800616e:	b2d2      	uxtb	r2, r2
 8006170:	f002 021f 	and.w	r2, r2, #31
 8006174:	2101      	movs	r1, #1
 8006176:	fa01 f202 	lsl.w	r2, r1, r2
 800617a:	4013      	ands	r3, r2
 800617c:	2b00      	cmp	r3, #0
 800617e:	d082      	beq.n	8006086 <HAL_RCC_OscConfig+0xdce>
 8006180:	e0cf      	b.n	8006322 <HAL_RCC_OscConfig+0x106a>
 8006182:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006186:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800618a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800618e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006190:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006194:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	fa93 f2a3 	rbit	r2, r3
 800619e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80061a2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80061a6:	601a      	str	r2, [r3, #0]
  return result;
 80061a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80061ac:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80061b0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061b2:	fab3 f383 	clz	r3, r3
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80061bc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	461a      	mov	r2, r3
 80061c4:	2300      	movs	r3, #0
 80061c6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061c8:	f7fc fbe6 	bl	8002998 <HAL_GetTick>
 80061cc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061d0:	e009      	b.n	80061e6 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061d2:	f7fc fbe1 	bl	8002998 <HAL_GetTick>
 80061d6:	4602      	mov	r2, r0
 80061d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80061dc:	1ad3      	subs	r3, r2, r3
 80061de:	2b02      	cmp	r3, #2
 80061e0:	d901      	bls.n	80061e6 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80061e2:	2303      	movs	r3, #3
 80061e4:	e09e      	b.n	8006324 <HAL_RCC_OscConfig+0x106c>
 80061e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80061ea:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80061ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80061f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80061f8:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	fa93 f2a3 	rbit	r2, r3
 8006202:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006206:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800620a:	601a      	str	r2, [r3, #0]
  return result;
 800620c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006210:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8006214:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006216:	fab3 f383 	clz	r3, r3
 800621a:	b2db      	uxtb	r3, r3
 800621c:	095b      	lsrs	r3, r3, #5
 800621e:	b2db      	uxtb	r3, r3
 8006220:	f043 0301 	orr.w	r3, r3, #1
 8006224:	b2db      	uxtb	r3, r3
 8006226:	2b01      	cmp	r3, #1
 8006228:	d104      	bne.n	8006234 <HAL_RCC_OscConfig+0xf7c>
 800622a:	4b01      	ldr	r3, [pc, #4]	; (8006230 <HAL_RCC_OscConfig+0xf78>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	e029      	b.n	8006284 <HAL_RCC_OscConfig+0xfcc>
 8006230:	40021000 	.word	0x40021000
 8006234:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006238:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800623c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006240:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006242:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006246:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	fa93 f2a3 	rbit	r2, r3
 8006250:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006254:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8006258:	601a      	str	r2, [r3, #0]
 800625a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800625e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8006262:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006266:	601a      	str	r2, [r3, #0]
 8006268:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800626c:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	fa93 f2a3 	rbit	r2, r3
 8006276:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800627a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800627e:	601a      	str	r2, [r3, #0]
 8006280:	4b2b      	ldr	r3, [pc, #172]	; (8006330 <HAL_RCC_OscConfig+0x1078>)
 8006282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006284:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006288:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800628c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006290:	6011      	str	r1, [r2, #0]
 8006292:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006296:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800629a:	6812      	ldr	r2, [r2, #0]
 800629c:	fa92 f1a2 	rbit	r1, r2
 80062a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80062a4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80062a8:	6011      	str	r1, [r2, #0]
  return result;
 80062aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80062ae:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80062b2:	6812      	ldr	r2, [r2, #0]
 80062b4:	fab2 f282 	clz	r2, r2
 80062b8:	b2d2      	uxtb	r2, r2
 80062ba:	f042 0220 	orr.w	r2, r2, #32
 80062be:	b2d2      	uxtb	r2, r2
 80062c0:	f002 021f 	and.w	r2, r2, #31
 80062c4:	2101      	movs	r1, #1
 80062c6:	fa01 f202 	lsl.w	r2, r1, r2
 80062ca:	4013      	ands	r3, r2
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d180      	bne.n	80061d2 <HAL_RCC_OscConfig+0xf1a>
 80062d0:	e027      	b.n	8006322 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80062d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80062d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	69db      	ldr	r3, [r3, #28]
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d101      	bne.n	80062e6 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e01e      	b.n	8006324 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80062e6:	4b12      	ldr	r3, [pc, #72]	; (8006330 <HAL_RCC_OscConfig+0x1078>)
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80062ee:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80062f2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80062f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80062fa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	6a1b      	ldr	r3, [r3, #32]
 8006302:	429a      	cmp	r2, r3
 8006304:	d10b      	bne.n	800631e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8006306:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800630a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800630e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006312:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800631a:	429a      	cmp	r2, r3
 800631c:	d001      	beq.n	8006322 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e000      	b.n	8006324 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8006322:	2300      	movs	r3, #0
}
 8006324:	4618      	mov	r0, r3
 8006326:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	40021000 	.word	0x40021000

08006334 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b09e      	sub	sp, #120	; 0x78
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800633e:	2300      	movs	r3, #0
 8006340:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d101      	bne.n	800634c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	e162      	b.n	8006612 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800634c:	4b90      	ldr	r3, [pc, #576]	; (8006590 <HAL_RCC_ClockConfig+0x25c>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f003 0307 	and.w	r3, r3, #7
 8006354:	683a      	ldr	r2, [r7, #0]
 8006356:	429a      	cmp	r2, r3
 8006358:	d910      	bls.n	800637c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800635a:	4b8d      	ldr	r3, [pc, #564]	; (8006590 <HAL_RCC_ClockConfig+0x25c>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f023 0207 	bic.w	r2, r3, #7
 8006362:	498b      	ldr	r1, [pc, #556]	; (8006590 <HAL_RCC_ClockConfig+0x25c>)
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	4313      	orrs	r3, r2
 8006368:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800636a:	4b89      	ldr	r3, [pc, #548]	; (8006590 <HAL_RCC_ClockConfig+0x25c>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 0307 	and.w	r3, r3, #7
 8006372:	683a      	ldr	r2, [r7, #0]
 8006374:	429a      	cmp	r2, r3
 8006376:	d001      	beq.n	800637c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	e14a      	b.n	8006612 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 0302 	and.w	r3, r3, #2
 8006384:	2b00      	cmp	r3, #0
 8006386:	d008      	beq.n	800639a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006388:	4b82      	ldr	r3, [pc, #520]	; (8006594 <HAL_RCC_ClockConfig+0x260>)
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	497f      	ldr	r1, [pc, #508]	; (8006594 <HAL_RCC_ClockConfig+0x260>)
 8006396:	4313      	orrs	r3, r2
 8006398:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 0301 	and.w	r3, r3, #1
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f000 80dc 	beq.w	8006560 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d13c      	bne.n	800642a <HAL_RCC_ClockConfig+0xf6>
 80063b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80063b4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80063b8:	fa93 f3a3 	rbit	r3, r3
 80063bc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80063be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063c0:	fab3 f383 	clz	r3, r3
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	095b      	lsrs	r3, r3, #5
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	f043 0301 	orr.w	r3, r3, #1
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d102      	bne.n	80063da <HAL_RCC_ClockConfig+0xa6>
 80063d4:	4b6f      	ldr	r3, [pc, #444]	; (8006594 <HAL_RCC_ClockConfig+0x260>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	e00f      	b.n	80063fa <HAL_RCC_ClockConfig+0xc6>
 80063da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80063de:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80063e2:	fa93 f3a3 	rbit	r3, r3
 80063e6:	667b      	str	r3, [r7, #100]	; 0x64
 80063e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80063ec:	663b      	str	r3, [r7, #96]	; 0x60
 80063ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80063f0:	fa93 f3a3 	rbit	r3, r3
 80063f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80063f6:	4b67      	ldr	r3, [pc, #412]	; (8006594 <HAL_RCC_ClockConfig+0x260>)
 80063f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80063fe:	65ba      	str	r2, [r7, #88]	; 0x58
 8006400:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006402:	fa92 f2a2 	rbit	r2, r2
 8006406:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8006408:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800640a:	fab2 f282 	clz	r2, r2
 800640e:	b2d2      	uxtb	r2, r2
 8006410:	f042 0220 	orr.w	r2, r2, #32
 8006414:	b2d2      	uxtb	r2, r2
 8006416:	f002 021f 	and.w	r2, r2, #31
 800641a:	2101      	movs	r1, #1
 800641c:	fa01 f202 	lsl.w	r2, r1, r2
 8006420:	4013      	ands	r3, r2
 8006422:	2b00      	cmp	r3, #0
 8006424:	d17b      	bne.n	800651e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e0f3      	b.n	8006612 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	2b02      	cmp	r3, #2
 8006430:	d13c      	bne.n	80064ac <HAL_RCC_ClockConfig+0x178>
 8006432:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006436:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006438:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800643a:	fa93 f3a3 	rbit	r3, r3
 800643e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006440:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006442:	fab3 f383 	clz	r3, r3
 8006446:	b2db      	uxtb	r3, r3
 8006448:	095b      	lsrs	r3, r3, #5
 800644a:	b2db      	uxtb	r3, r3
 800644c:	f043 0301 	orr.w	r3, r3, #1
 8006450:	b2db      	uxtb	r3, r3
 8006452:	2b01      	cmp	r3, #1
 8006454:	d102      	bne.n	800645c <HAL_RCC_ClockConfig+0x128>
 8006456:	4b4f      	ldr	r3, [pc, #316]	; (8006594 <HAL_RCC_ClockConfig+0x260>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	e00f      	b.n	800647c <HAL_RCC_ClockConfig+0x148>
 800645c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006460:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006462:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006464:	fa93 f3a3 	rbit	r3, r3
 8006468:	647b      	str	r3, [r7, #68]	; 0x44
 800646a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800646e:	643b      	str	r3, [r7, #64]	; 0x40
 8006470:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006472:	fa93 f3a3 	rbit	r3, r3
 8006476:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006478:	4b46      	ldr	r3, [pc, #280]	; (8006594 <HAL_RCC_ClockConfig+0x260>)
 800647a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800647c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006480:	63ba      	str	r2, [r7, #56]	; 0x38
 8006482:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006484:	fa92 f2a2 	rbit	r2, r2
 8006488:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800648a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800648c:	fab2 f282 	clz	r2, r2
 8006490:	b2d2      	uxtb	r2, r2
 8006492:	f042 0220 	orr.w	r2, r2, #32
 8006496:	b2d2      	uxtb	r2, r2
 8006498:	f002 021f 	and.w	r2, r2, #31
 800649c:	2101      	movs	r1, #1
 800649e:	fa01 f202 	lsl.w	r2, r1, r2
 80064a2:	4013      	ands	r3, r2
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d13a      	bne.n	800651e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e0b2      	b.n	8006612 <HAL_RCC_ClockConfig+0x2de>
 80064ac:	2302      	movs	r3, #2
 80064ae:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b2:	fa93 f3a3 	rbit	r3, r3
 80064b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80064b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064ba:	fab3 f383 	clz	r3, r3
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	095b      	lsrs	r3, r3, #5
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	f043 0301 	orr.w	r3, r3, #1
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d102      	bne.n	80064d4 <HAL_RCC_ClockConfig+0x1a0>
 80064ce:	4b31      	ldr	r3, [pc, #196]	; (8006594 <HAL_RCC_ClockConfig+0x260>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	e00d      	b.n	80064f0 <HAL_RCC_ClockConfig+0x1bc>
 80064d4:	2302      	movs	r3, #2
 80064d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064da:	fa93 f3a3 	rbit	r3, r3
 80064de:	627b      	str	r3, [r7, #36]	; 0x24
 80064e0:	2302      	movs	r3, #2
 80064e2:	623b      	str	r3, [r7, #32]
 80064e4:	6a3b      	ldr	r3, [r7, #32]
 80064e6:	fa93 f3a3 	rbit	r3, r3
 80064ea:	61fb      	str	r3, [r7, #28]
 80064ec:	4b29      	ldr	r3, [pc, #164]	; (8006594 <HAL_RCC_ClockConfig+0x260>)
 80064ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f0:	2202      	movs	r2, #2
 80064f2:	61ba      	str	r2, [r7, #24]
 80064f4:	69ba      	ldr	r2, [r7, #24]
 80064f6:	fa92 f2a2 	rbit	r2, r2
 80064fa:	617a      	str	r2, [r7, #20]
  return result;
 80064fc:	697a      	ldr	r2, [r7, #20]
 80064fe:	fab2 f282 	clz	r2, r2
 8006502:	b2d2      	uxtb	r2, r2
 8006504:	f042 0220 	orr.w	r2, r2, #32
 8006508:	b2d2      	uxtb	r2, r2
 800650a:	f002 021f 	and.w	r2, r2, #31
 800650e:	2101      	movs	r1, #1
 8006510:	fa01 f202 	lsl.w	r2, r1, r2
 8006514:	4013      	ands	r3, r2
 8006516:	2b00      	cmp	r3, #0
 8006518:	d101      	bne.n	800651e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	e079      	b.n	8006612 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800651e:	4b1d      	ldr	r3, [pc, #116]	; (8006594 <HAL_RCC_ClockConfig+0x260>)
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	f023 0203 	bic.w	r2, r3, #3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	491a      	ldr	r1, [pc, #104]	; (8006594 <HAL_RCC_ClockConfig+0x260>)
 800652c:	4313      	orrs	r3, r2
 800652e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006530:	f7fc fa32 	bl	8002998 <HAL_GetTick>
 8006534:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006536:	e00a      	b.n	800654e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006538:	f7fc fa2e 	bl	8002998 <HAL_GetTick>
 800653c:	4602      	mov	r2, r0
 800653e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006540:	1ad3      	subs	r3, r2, r3
 8006542:	f241 3288 	movw	r2, #5000	; 0x1388
 8006546:	4293      	cmp	r3, r2
 8006548:	d901      	bls.n	800654e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800654a:	2303      	movs	r3, #3
 800654c:	e061      	b.n	8006612 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800654e:	4b11      	ldr	r3, [pc, #68]	; (8006594 <HAL_RCC_ClockConfig+0x260>)
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f003 020c 	and.w	r2, r3, #12
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	429a      	cmp	r2, r3
 800655e:	d1eb      	bne.n	8006538 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006560:	4b0b      	ldr	r3, [pc, #44]	; (8006590 <HAL_RCC_ClockConfig+0x25c>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f003 0307 	and.w	r3, r3, #7
 8006568:	683a      	ldr	r2, [r7, #0]
 800656a:	429a      	cmp	r2, r3
 800656c:	d214      	bcs.n	8006598 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800656e:	4b08      	ldr	r3, [pc, #32]	; (8006590 <HAL_RCC_ClockConfig+0x25c>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f023 0207 	bic.w	r2, r3, #7
 8006576:	4906      	ldr	r1, [pc, #24]	; (8006590 <HAL_RCC_ClockConfig+0x25c>)
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	4313      	orrs	r3, r2
 800657c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800657e:	4b04      	ldr	r3, [pc, #16]	; (8006590 <HAL_RCC_ClockConfig+0x25c>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f003 0307 	and.w	r3, r3, #7
 8006586:	683a      	ldr	r2, [r7, #0]
 8006588:	429a      	cmp	r2, r3
 800658a:	d005      	beq.n	8006598 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e040      	b.n	8006612 <HAL_RCC_ClockConfig+0x2de>
 8006590:	40022000 	.word	0x40022000
 8006594:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f003 0304 	and.w	r3, r3, #4
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d008      	beq.n	80065b6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065a4:	4b1d      	ldr	r3, [pc, #116]	; (800661c <HAL_RCC_ClockConfig+0x2e8>)
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	491a      	ldr	r1, [pc, #104]	; (800661c <HAL_RCC_ClockConfig+0x2e8>)
 80065b2:	4313      	orrs	r3, r2
 80065b4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f003 0308 	and.w	r3, r3, #8
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d009      	beq.n	80065d6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80065c2:	4b16      	ldr	r3, [pc, #88]	; (800661c <HAL_RCC_ClockConfig+0x2e8>)
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	691b      	ldr	r3, [r3, #16]
 80065ce:	00db      	lsls	r3, r3, #3
 80065d0:	4912      	ldr	r1, [pc, #72]	; (800661c <HAL_RCC_ClockConfig+0x2e8>)
 80065d2:	4313      	orrs	r3, r2
 80065d4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80065d6:	f000 f829 	bl	800662c <HAL_RCC_GetSysClockFreq>
 80065da:	4601      	mov	r1, r0
 80065dc:	4b0f      	ldr	r3, [pc, #60]	; (800661c <HAL_RCC_ClockConfig+0x2e8>)
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80065e4:	22f0      	movs	r2, #240	; 0xf0
 80065e6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065e8:	693a      	ldr	r2, [r7, #16]
 80065ea:	fa92 f2a2 	rbit	r2, r2
 80065ee:	60fa      	str	r2, [r7, #12]
  return result;
 80065f0:	68fa      	ldr	r2, [r7, #12]
 80065f2:	fab2 f282 	clz	r2, r2
 80065f6:	b2d2      	uxtb	r2, r2
 80065f8:	40d3      	lsrs	r3, r2
 80065fa:	4a09      	ldr	r2, [pc, #36]	; (8006620 <HAL_RCC_ClockConfig+0x2ec>)
 80065fc:	5cd3      	ldrb	r3, [r2, r3]
 80065fe:	fa21 f303 	lsr.w	r3, r1, r3
 8006602:	4a08      	ldr	r2, [pc, #32]	; (8006624 <HAL_RCC_ClockConfig+0x2f0>)
 8006604:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8006606:	4b08      	ldr	r3, [pc, #32]	; (8006628 <HAL_RCC_ClockConfig+0x2f4>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4618      	mov	r0, r3
 800660c:	f7fc f980 	bl	8002910 <HAL_InitTick>
  
  return HAL_OK;
 8006610:	2300      	movs	r3, #0
}
 8006612:	4618      	mov	r0, r3
 8006614:	3778      	adds	r7, #120	; 0x78
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	40021000 	.word	0x40021000
 8006620:	0800a1f0 	.word	0x0800a1f0
 8006624:	2000004c 	.word	0x2000004c
 8006628:	20000080 	.word	0x20000080

0800662c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800662c:	b480      	push	{r7}
 800662e:	b08b      	sub	sp, #44	; 0x2c
 8006630:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006632:	2300      	movs	r3, #0
 8006634:	61fb      	str	r3, [r7, #28]
 8006636:	2300      	movs	r3, #0
 8006638:	61bb      	str	r3, [r7, #24]
 800663a:	2300      	movs	r3, #0
 800663c:	627b      	str	r3, [r7, #36]	; 0x24
 800663e:	2300      	movs	r3, #0
 8006640:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006642:	2300      	movs	r3, #0
 8006644:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8006646:	4b29      	ldr	r3, [pc, #164]	; (80066ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	f003 030c 	and.w	r3, r3, #12
 8006652:	2b04      	cmp	r3, #4
 8006654:	d002      	beq.n	800665c <HAL_RCC_GetSysClockFreq+0x30>
 8006656:	2b08      	cmp	r3, #8
 8006658:	d003      	beq.n	8006662 <HAL_RCC_GetSysClockFreq+0x36>
 800665a:	e03c      	b.n	80066d6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800665c:	4b24      	ldr	r3, [pc, #144]	; (80066f0 <HAL_RCC_GetSysClockFreq+0xc4>)
 800665e:	623b      	str	r3, [r7, #32]
      break;
 8006660:	e03c      	b.n	80066dc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006668:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800666c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800666e:	68ba      	ldr	r2, [r7, #8]
 8006670:	fa92 f2a2 	rbit	r2, r2
 8006674:	607a      	str	r2, [r7, #4]
  return result;
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	fab2 f282 	clz	r2, r2
 800667c:	b2d2      	uxtb	r2, r2
 800667e:	40d3      	lsrs	r3, r2
 8006680:	4a1c      	ldr	r2, [pc, #112]	; (80066f4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8006682:	5cd3      	ldrb	r3, [r2, r3]
 8006684:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006686:	4b19      	ldr	r3, [pc, #100]	; (80066ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8006688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800668a:	f003 030f 	and.w	r3, r3, #15
 800668e:	220f      	movs	r2, #15
 8006690:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006692:	693a      	ldr	r2, [r7, #16]
 8006694:	fa92 f2a2 	rbit	r2, r2
 8006698:	60fa      	str	r2, [r7, #12]
  return result;
 800669a:	68fa      	ldr	r2, [r7, #12]
 800669c:	fab2 f282 	clz	r2, r2
 80066a0:	b2d2      	uxtb	r2, r2
 80066a2:	40d3      	lsrs	r3, r2
 80066a4:	4a14      	ldr	r2, [pc, #80]	; (80066f8 <HAL_RCC_GetSysClockFreq+0xcc>)
 80066a6:	5cd3      	ldrb	r3, [r2, r3]
 80066a8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80066aa:	69fb      	ldr	r3, [r7, #28]
 80066ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d008      	beq.n	80066c6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80066b4:	4a0e      	ldr	r2, [pc, #56]	; (80066f0 <HAL_RCC_GetSysClockFreq+0xc4>)
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	fb02 f303 	mul.w	r3, r2, r3
 80066c2:	627b      	str	r3, [r7, #36]	; 0x24
 80066c4:	e004      	b.n	80066d0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	4a0c      	ldr	r2, [pc, #48]	; (80066fc <HAL_RCC_GetSysClockFreq+0xd0>)
 80066ca:	fb02 f303 	mul.w	r3, r2, r3
 80066ce:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80066d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d2:	623b      	str	r3, [r7, #32]
      break;
 80066d4:	e002      	b.n	80066dc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80066d6:	4b06      	ldr	r3, [pc, #24]	; (80066f0 <HAL_RCC_GetSysClockFreq+0xc4>)
 80066d8:	623b      	str	r3, [r7, #32]
      break;
 80066da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80066dc:	6a3b      	ldr	r3, [r7, #32]
}
 80066de:	4618      	mov	r0, r3
 80066e0:	372c      	adds	r7, #44	; 0x2c
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	40021000 	.word	0x40021000
 80066f0:	007a1200 	.word	0x007a1200
 80066f4:	0800a200 	.word	0x0800a200
 80066f8:	0800a210 	.word	0x0800a210
 80066fc:	003d0900 	.word	0x003d0900

08006700 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b092      	sub	sp, #72	; 0x48
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006708:	2300      	movs	r3, #0
 800670a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800670c:	2300      	movs	r3, #0
 800670e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006710:	2300      	movs	r3, #0
 8006712:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800671e:	2b00      	cmp	r3, #0
 8006720:	f000 80d4 	beq.w	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006724:	4b4e      	ldr	r3, [pc, #312]	; (8006860 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006726:	69db      	ldr	r3, [r3, #28]
 8006728:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800672c:	2b00      	cmp	r3, #0
 800672e:	d10e      	bne.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006730:	4b4b      	ldr	r3, [pc, #300]	; (8006860 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006732:	69db      	ldr	r3, [r3, #28]
 8006734:	4a4a      	ldr	r2, [pc, #296]	; (8006860 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006736:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800673a:	61d3      	str	r3, [r2, #28]
 800673c:	4b48      	ldr	r3, [pc, #288]	; (8006860 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800673e:	69db      	ldr	r3, [r3, #28]
 8006740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006744:	60bb      	str	r3, [r7, #8]
 8006746:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006748:	2301      	movs	r3, #1
 800674a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800674e:	4b45      	ldr	r3, [pc, #276]	; (8006864 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006756:	2b00      	cmp	r3, #0
 8006758:	d118      	bne.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800675a:	4b42      	ldr	r3, [pc, #264]	; (8006864 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a41      	ldr	r2, [pc, #260]	; (8006864 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006760:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006764:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006766:	f7fc f917 	bl	8002998 <HAL_GetTick>
 800676a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800676c:	e008      	b.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800676e:	f7fc f913 	bl	8002998 <HAL_GetTick>
 8006772:	4602      	mov	r2, r0
 8006774:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006776:	1ad3      	subs	r3, r2, r3
 8006778:	2b64      	cmp	r3, #100	; 0x64
 800677a:	d901      	bls.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800677c:	2303      	movs	r3, #3
 800677e:	e169      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006780:	4b38      	ldr	r3, [pc, #224]	; (8006864 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006788:	2b00      	cmp	r3, #0
 800678a:	d0f0      	beq.n	800676e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800678c:	4b34      	ldr	r3, [pc, #208]	; (8006860 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800678e:	6a1b      	ldr	r3, [r3, #32]
 8006790:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006794:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006796:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006798:	2b00      	cmp	r3, #0
 800679a:	f000 8084 	beq.w	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067a6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d07c      	beq.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80067ac:	4b2c      	ldr	r3, [pc, #176]	; (8006860 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067ae:	6a1b      	ldr	r3, [r3, #32]
 80067b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80067ba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067be:	fa93 f3a3 	rbit	r3, r3
 80067c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80067c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80067c6:	fab3 f383 	clz	r3, r3
 80067ca:	b2db      	uxtb	r3, r3
 80067cc:	461a      	mov	r2, r3
 80067ce:	4b26      	ldr	r3, [pc, #152]	; (8006868 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80067d0:	4413      	add	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	461a      	mov	r2, r3
 80067d6:	2301      	movs	r3, #1
 80067d8:	6013      	str	r3, [r2, #0]
 80067da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80067de:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067e2:	fa93 f3a3 	rbit	r3, r3
 80067e6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80067e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80067ea:	fab3 f383 	clz	r3, r3
 80067ee:	b2db      	uxtb	r3, r3
 80067f0:	461a      	mov	r2, r3
 80067f2:	4b1d      	ldr	r3, [pc, #116]	; (8006868 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80067f4:	4413      	add	r3, r2
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	461a      	mov	r2, r3
 80067fa:	2300      	movs	r3, #0
 80067fc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80067fe:	4a18      	ldr	r2, [pc, #96]	; (8006860 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006800:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006802:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006804:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006806:	f003 0301 	and.w	r3, r3, #1
 800680a:	2b00      	cmp	r3, #0
 800680c:	d04b      	beq.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800680e:	f7fc f8c3 	bl	8002998 <HAL_GetTick>
 8006812:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006814:	e00a      	b.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006816:	f7fc f8bf 	bl	8002998 <HAL_GetTick>
 800681a:	4602      	mov	r2, r0
 800681c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	f241 3288 	movw	r2, #5000	; 0x1388
 8006824:	4293      	cmp	r3, r2
 8006826:	d901      	bls.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006828:	2303      	movs	r3, #3
 800682a:	e113      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800682c:	2302      	movs	r3, #2
 800682e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006832:	fa93 f3a3 	rbit	r3, r3
 8006836:	627b      	str	r3, [r7, #36]	; 0x24
 8006838:	2302      	movs	r3, #2
 800683a:	623b      	str	r3, [r7, #32]
 800683c:	6a3b      	ldr	r3, [r7, #32]
 800683e:	fa93 f3a3 	rbit	r3, r3
 8006842:	61fb      	str	r3, [r7, #28]
  return result;
 8006844:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006846:	fab3 f383 	clz	r3, r3
 800684a:	b2db      	uxtb	r3, r3
 800684c:	095b      	lsrs	r3, r3, #5
 800684e:	b2db      	uxtb	r3, r3
 8006850:	f043 0302 	orr.w	r3, r3, #2
 8006854:	b2db      	uxtb	r3, r3
 8006856:	2b02      	cmp	r3, #2
 8006858:	d108      	bne.n	800686c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800685a:	4b01      	ldr	r3, [pc, #4]	; (8006860 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800685c:	6a1b      	ldr	r3, [r3, #32]
 800685e:	e00d      	b.n	800687c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8006860:	40021000 	.word	0x40021000
 8006864:	40007000 	.word	0x40007000
 8006868:	10908100 	.word	0x10908100
 800686c:	2302      	movs	r3, #2
 800686e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006870:	69bb      	ldr	r3, [r7, #24]
 8006872:	fa93 f3a3 	rbit	r3, r3
 8006876:	617b      	str	r3, [r7, #20]
 8006878:	4b78      	ldr	r3, [pc, #480]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800687a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800687c:	2202      	movs	r2, #2
 800687e:	613a      	str	r2, [r7, #16]
 8006880:	693a      	ldr	r2, [r7, #16]
 8006882:	fa92 f2a2 	rbit	r2, r2
 8006886:	60fa      	str	r2, [r7, #12]
  return result;
 8006888:	68fa      	ldr	r2, [r7, #12]
 800688a:	fab2 f282 	clz	r2, r2
 800688e:	b2d2      	uxtb	r2, r2
 8006890:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006894:	b2d2      	uxtb	r2, r2
 8006896:	f002 021f 	and.w	r2, r2, #31
 800689a:	2101      	movs	r1, #1
 800689c:	fa01 f202 	lsl.w	r2, r1, r2
 80068a0:	4013      	ands	r3, r2
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d0b7      	beq.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80068a6:	4b6d      	ldr	r3, [pc, #436]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	496a      	ldr	r1, [pc, #424]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068b4:	4313      	orrs	r3, r2
 80068b6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80068b8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80068bc:	2b01      	cmp	r3, #1
 80068be:	d105      	bne.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068c0:	4b66      	ldr	r3, [pc, #408]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068c2:	69db      	ldr	r3, [r3, #28]
 80068c4:	4a65      	ldr	r2, [pc, #404]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068ca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 0301 	and.w	r3, r3, #1
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d008      	beq.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80068d8:	4b60      	ldr	r3, [pc, #384]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068dc:	f023 0203 	bic.w	r2, r3, #3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	495d      	ldr	r1, [pc, #372]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068e6:	4313      	orrs	r3, r2
 80068e8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 0302 	and.w	r3, r3, #2
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d008      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80068f6:	4b59      	ldr	r3, [pc, #356]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068fa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	68db      	ldr	r3, [r3, #12]
 8006902:	4956      	ldr	r1, [pc, #344]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006904:	4313      	orrs	r3, r2
 8006906:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 0304 	and.w	r3, r3, #4
 8006910:	2b00      	cmp	r3, #0
 8006912:	d008      	beq.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006914:	4b51      	ldr	r3, [pc, #324]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006918:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	494e      	ldr	r1, [pc, #312]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006922:	4313      	orrs	r3, r2
 8006924:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f003 0320 	and.w	r3, r3, #32
 800692e:	2b00      	cmp	r3, #0
 8006930:	d008      	beq.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006932:	4b4a      	ldr	r3, [pc, #296]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006936:	f023 0210 	bic.w	r2, r3, #16
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	69db      	ldr	r3, [r3, #28]
 800693e:	4947      	ldr	r1, [pc, #284]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006940:	4313      	orrs	r3, r2
 8006942:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800694c:	2b00      	cmp	r3, #0
 800694e:	d008      	beq.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006950:	4b42      	ldr	r3, [pc, #264]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800695c:	493f      	ldr	r1, [pc, #252]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800695e:	4313      	orrs	r3, r2
 8006960:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800696a:	2b00      	cmp	r3, #0
 800696c:	d008      	beq.n	8006980 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800696e:	4b3b      	ldr	r3, [pc, #236]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006972:	f023 0220 	bic.w	r2, r3, #32
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	4938      	ldr	r1, [pc, #224]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800697c:	4313      	orrs	r3, r2
 800697e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0308 	and.w	r3, r3, #8
 8006988:	2b00      	cmp	r3, #0
 800698a:	d008      	beq.n	800699e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800698c:	4b33      	ldr	r3, [pc, #204]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800698e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006990:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	695b      	ldr	r3, [r3, #20]
 8006998:	4930      	ldr	r1, [pc, #192]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800699a:	4313      	orrs	r3, r2
 800699c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 0310 	and.w	r3, r3, #16
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d008      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80069aa:	4b2c      	ldr	r3, [pc, #176]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	699b      	ldr	r3, [r3, #24]
 80069b6:	4929      	ldr	r1, [pc, #164]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069b8:	4313      	orrs	r3, r2
 80069ba:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d008      	beq.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80069c8:	4b24      	ldr	r3, [pc, #144]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069d4:	4921      	ldr	r1, [pc, #132]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069d6:	4313      	orrs	r3, r2
 80069d8:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d008      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80069e6:	4b1d      	ldr	r3, [pc, #116]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ea:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f2:	491a      	ldr	r1, [pc, #104]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069f4:	4313      	orrs	r3, r2
 80069f6:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d008      	beq.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006a04:	4b15      	ldr	r3, [pc, #84]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a08:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a10:	4912      	ldr	r1, [pc, #72]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a12:	4313      	orrs	r3, r2
 8006a14:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d008      	beq.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006a22:	4b0e      	ldr	r3, [pc, #56]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a2e:	490b      	ldr	r1, [pc, #44]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a30:	4313      	orrs	r3, r2
 8006a32:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d008      	beq.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006a40:	4b06      	ldr	r3, [pc, #24]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a44:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a4c:	4903      	ldr	r1, [pc, #12]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006a52:	2300      	movs	r3, #0
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	3748      	adds	r7, #72	; 0x48
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}
 8006a5c:	40021000 	.word	0x40021000

08006a60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b084      	sub	sp, #16
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d101      	bne.n	8006a72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e09d      	b.n	8006bae <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d108      	bne.n	8006a8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a82:	d009      	beq.n	8006a98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	61da      	str	r2, [r3, #28]
 8006a8a:	e005      	b.n	8006a98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d106      	bne.n	8006ab8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f7fb fb8a 	bl	80021cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2202      	movs	r2, #2
 8006abc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ace:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006ad8:	d902      	bls.n	8006ae0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006ada:	2300      	movs	r3, #0
 8006adc:	60fb      	str	r3, [r7, #12]
 8006ade:	e002      	b.n	8006ae6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006ae0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ae4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	68db      	ldr	r3, [r3, #12]
 8006aea:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006aee:	d007      	beq.n	8006b00 <HAL_SPI_Init+0xa0>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	68db      	ldr	r3, [r3, #12]
 8006af4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006af8:	d002      	beq.n	8006b00 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006b10:	431a      	orrs	r2, r3
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	f003 0302 	and.w	r3, r3, #2
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	695b      	ldr	r3, [r3, #20]
 8006b20:	f003 0301 	and.w	r3, r3, #1
 8006b24:	431a      	orrs	r2, r3
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	699b      	ldr	r3, [r3, #24]
 8006b2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b2e:	431a      	orrs	r2, r3
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	69db      	ldr	r3, [r3, #28]
 8006b34:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b38:	431a      	orrs	r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6a1b      	ldr	r3, [r3, #32]
 8006b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b42:	ea42 0103 	orr.w	r1, r2, r3
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b4a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	430a      	orrs	r2, r1
 8006b54:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	699b      	ldr	r3, [r3, #24]
 8006b5a:	0c1b      	lsrs	r3, r3, #16
 8006b5c:	f003 0204 	and.w	r2, r3, #4
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b64:	f003 0310 	and.w	r3, r3, #16
 8006b68:	431a      	orrs	r2, r3
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b6e:	f003 0308 	and.w	r3, r3, #8
 8006b72:	431a      	orrs	r2, r3
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	68db      	ldr	r3, [r3, #12]
 8006b78:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006b7c:	ea42 0103 	orr.w	r1, r2, r3
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	430a      	orrs	r2, r1
 8006b8c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	69da      	ldr	r2, [r3, #28]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b9c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006bac:	2300      	movs	r3, #0
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3710      	adds	r7, #16
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b082      	sub	sp, #8
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d101      	bne.n	8006bc8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e049      	b.n	8006c5c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d106      	bne.n	8006be2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f7fb fb37 	bl	8002250 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2202      	movs	r2, #2
 8006be6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	3304      	adds	r3, #4
 8006bf2:	4619      	mov	r1, r3
 8006bf4:	4610      	mov	r0, r2
 8006bf6:	f000 ff99 	bl	8007b2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2201      	movs	r2, #1
 8006c06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2201      	movs	r2, #1
 8006c16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2201      	movs	r2, #1
 8006c26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2201      	movs	r2, #1
 8006c36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2201      	movs	r2, #1
 8006c46:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2201      	movs	r2, #1
 8006c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c5a:	2300      	movs	r3, #0
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3708      	adds	r7, #8
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}

08006c64 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b085      	sub	sp, #20
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d001      	beq.n	8006c7c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e042      	b.n	8006d02 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2202      	movs	r2, #2
 8006c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a21      	ldr	r2, [pc, #132]	; (8006d10 <HAL_TIM_Base_Start+0xac>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d018      	beq.n	8006cc0 <HAL_TIM_Base_Start+0x5c>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c96:	d013      	beq.n	8006cc0 <HAL_TIM_Base_Start+0x5c>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a1d      	ldr	r2, [pc, #116]	; (8006d14 <HAL_TIM_Base_Start+0xb0>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d00e      	beq.n	8006cc0 <HAL_TIM_Base_Start+0x5c>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a1c      	ldr	r2, [pc, #112]	; (8006d18 <HAL_TIM_Base_Start+0xb4>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d009      	beq.n	8006cc0 <HAL_TIM_Base_Start+0x5c>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a1a      	ldr	r2, [pc, #104]	; (8006d1c <HAL_TIM_Base_Start+0xb8>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d004      	beq.n	8006cc0 <HAL_TIM_Base_Start+0x5c>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a19      	ldr	r2, [pc, #100]	; (8006d20 <HAL_TIM_Base_Start+0xbc>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d115      	bne.n	8006cec <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	689a      	ldr	r2, [r3, #8]
 8006cc6:	4b17      	ldr	r3, [pc, #92]	; (8006d24 <HAL_TIM_Base_Start+0xc0>)
 8006cc8:	4013      	ands	r3, r2
 8006cca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2b06      	cmp	r3, #6
 8006cd0:	d015      	beq.n	8006cfe <HAL_TIM_Base_Start+0x9a>
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cd8:	d011      	beq.n	8006cfe <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f042 0201 	orr.w	r2, r2, #1
 8006ce8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cea:	e008      	b.n	8006cfe <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f042 0201 	orr.w	r2, r2, #1
 8006cfa:	601a      	str	r2, [r3, #0]
 8006cfc:	e000      	b.n	8006d00 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cfe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d00:	2300      	movs	r3, #0
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3714      	adds	r7, #20
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
 8006d0e:	bf00      	nop
 8006d10:	40012c00 	.word	0x40012c00
 8006d14:	40000400 	.word	0x40000400
 8006d18:	40000800 	.word	0x40000800
 8006d1c:	40013400 	.word	0x40013400
 8006d20:	40014000 	.word	0x40014000
 8006d24:	00010007 	.word	0x00010007

08006d28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b082      	sub	sp, #8
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d101      	bne.n	8006d3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e049      	b.n	8006dce <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d106      	bne.n	8006d54 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f7fb fade 	bl	8002310 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2202      	movs	r2, #2
 8006d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681a      	ldr	r2, [r3, #0]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	3304      	adds	r3, #4
 8006d64:	4619      	mov	r1, r3
 8006d66:	4610      	mov	r0, r2
 8006d68:	f000 fee0 	bl	8007b2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3708      	adds	r7, #8
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
	...

08006dd8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b084      	sub	sp, #16
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d109      	bne.n	8006dfc <HAL_TIM_PWM_Start+0x24>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	bf14      	ite	ne
 8006df4:	2301      	movne	r3, #1
 8006df6:	2300      	moveq	r3, #0
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	e03c      	b.n	8006e76 <HAL_TIM_PWM_Start+0x9e>
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	2b04      	cmp	r3, #4
 8006e00:	d109      	bne.n	8006e16 <HAL_TIM_PWM_Start+0x3e>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	bf14      	ite	ne
 8006e0e:	2301      	movne	r3, #1
 8006e10:	2300      	moveq	r3, #0
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	e02f      	b.n	8006e76 <HAL_TIM_PWM_Start+0x9e>
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	2b08      	cmp	r3, #8
 8006e1a:	d109      	bne.n	8006e30 <HAL_TIM_PWM_Start+0x58>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e22:	b2db      	uxtb	r3, r3
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	bf14      	ite	ne
 8006e28:	2301      	movne	r3, #1
 8006e2a:	2300      	moveq	r3, #0
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	e022      	b.n	8006e76 <HAL_TIM_PWM_Start+0x9e>
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	2b0c      	cmp	r3, #12
 8006e34:	d109      	bne.n	8006e4a <HAL_TIM_PWM_Start+0x72>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	bf14      	ite	ne
 8006e42:	2301      	movne	r3, #1
 8006e44:	2300      	moveq	r3, #0
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	e015      	b.n	8006e76 <HAL_TIM_PWM_Start+0x9e>
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	2b10      	cmp	r3, #16
 8006e4e:	d109      	bne.n	8006e64 <HAL_TIM_PWM_Start+0x8c>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	bf14      	ite	ne
 8006e5c:	2301      	movne	r3, #1
 8006e5e:	2300      	moveq	r3, #0
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	e008      	b.n	8006e76 <HAL_TIM_PWM_Start+0x9e>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	bf14      	ite	ne
 8006e70:	2301      	movne	r3, #1
 8006e72:	2300      	moveq	r3, #0
 8006e74:	b2db      	uxtb	r3, r3
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d001      	beq.n	8006e7e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e097      	b.n	8006fae <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d104      	bne.n	8006e8e <HAL_TIM_PWM_Start+0xb6>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2202      	movs	r2, #2
 8006e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e8c:	e023      	b.n	8006ed6 <HAL_TIM_PWM_Start+0xfe>
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	2b04      	cmp	r3, #4
 8006e92:	d104      	bne.n	8006e9e <HAL_TIM_PWM_Start+0xc6>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2202      	movs	r2, #2
 8006e98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e9c:	e01b      	b.n	8006ed6 <HAL_TIM_PWM_Start+0xfe>
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	2b08      	cmp	r3, #8
 8006ea2:	d104      	bne.n	8006eae <HAL_TIM_PWM_Start+0xd6>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2202      	movs	r2, #2
 8006ea8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006eac:	e013      	b.n	8006ed6 <HAL_TIM_PWM_Start+0xfe>
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	2b0c      	cmp	r3, #12
 8006eb2:	d104      	bne.n	8006ebe <HAL_TIM_PWM_Start+0xe6>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2202      	movs	r2, #2
 8006eb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006ebc:	e00b      	b.n	8006ed6 <HAL_TIM_PWM_Start+0xfe>
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	2b10      	cmp	r3, #16
 8006ec2:	d104      	bne.n	8006ece <HAL_TIM_PWM_Start+0xf6>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2202      	movs	r2, #2
 8006ec8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ecc:	e003      	b.n	8006ed6 <HAL_TIM_PWM_Start+0xfe>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2202      	movs	r2, #2
 8006ed2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	2201      	movs	r2, #1
 8006edc:	6839      	ldr	r1, [r7, #0]
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f001 fb42 	bl	8008568 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a33      	ldr	r2, [pc, #204]	; (8006fb8 <HAL_TIM_PWM_Start+0x1e0>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d013      	beq.n	8006f16 <HAL_TIM_PWM_Start+0x13e>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a32      	ldr	r2, [pc, #200]	; (8006fbc <HAL_TIM_PWM_Start+0x1e4>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d00e      	beq.n	8006f16 <HAL_TIM_PWM_Start+0x13e>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a30      	ldr	r2, [pc, #192]	; (8006fc0 <HAL_TIM_PWM_Start+0x1e8>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d009      	beq.n	8006f16 <HAL_TIM_PWM_Start+0x13e>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a2f      	ldr	r2, [pc, #188]	; (8006fc4 <HAL_TIM_PWM_Start+0x1ec>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d004      	beq.n	8006f16 <HAL_TIM_PWM_Start+0x13e>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a2d      	ldr	r2, [pc, #180]	; (8006fc8 <HAL_TIM_PWM_Start+0x1f0>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d101      	bne.n	8006f1a <HAL_TIM_PWM_Start+0x142>
 8006f16:	2301      	movs	r3, #1
 8006f18:	e000      	b.n	8006f1c <HAL_TIM_PWM_Start+0x144>
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d007      	beq.n	8006f30 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f2e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a20      	ldr	r2, [pc, #128]	; (8006fb8 <HAL_TIM_PWM_Start+0x1e0>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d018      	beq.n	8006f6c <HAL_TIM_PWM_Start+0x194>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f42:	d013      	beq.n	8006f6c <HAL_TIM_PWM_Start+0x194>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a20      	ldr	r2, [pc, #128]	; (8006fcc <HAL_TIM_PWM_Start+0x1f4>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d00e      	beq.n	8006f6c <HAL_TIM_PWM_Start+0x194>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a1f      	ldr	r2, [pc, #124]	; (8006fd0 <HAL_TIM_PWM_Start+0x1f8>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d009      	beq.n	8006f6c <HAL_TIM_PWM_Start+0x194>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a17      	ldr	r2, [pc, #92]	; (8006fbc <HAL_TIM_PWM_Start+0x1e4>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d004      	beq.n	8006f6c <HAL_TIM_PWM_Start+0x194>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a16      	ldr	r2, [pc, #88]	; (8006fc0 <HAL_TIM_PWM_Start+0x1e8>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d115      	bne.n	8006f98 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	689a      	ldr	r2, [r3, #8]
 8006f72:	4b18      	ldr	r3, [pc, #96]	; (8006fd4 <HAL_TIM_PWM_Start+0x1fc>)
 8006f74:	4013      	ands	r3, r2
 8006f76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2b06      	cmp	r3, #6
 8006f7c:	d015      	beq.n	8006faa <HAL_TIM_PWM_Start+0x1d2>
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f84:	d011      	beq.n	8006faa <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f042 0201 	orr.w	r2, r2, #1
 8006f94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f96:	e008      	b.n	8006faa <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f042 0201 	orr.w	r2, r2, #1
 8006fa6:	601a      	str	r2, [r3, #0]
 8006fa8:	e000      	b.n	8006fac <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006faa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006fac:	2300      	movs	r3, #0
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3710      	adds	r7, #16
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}
 8006fb6:	bf00      	nop
 8006fb8:	40012c00 	.word	0x40012c00
 8006fbc:	40013400 	.word	0x40013400
 8006fc0:	40014000 	.word	0x40014000
 8006fc4:	40014400 	.word	0x40014400
 8006fc8:	40014800 	.word	0x40014800
 8006fcc:	40000400 	.word	0x40000400
 8006fd0:	40000800 	.word	0x40000800
 8006fd4:	00010007 	.word	0x00010007

08006fd8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d101      	bne.n	8006fea <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e049      	b.n	800707e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d106      	bne.n	8007004 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 f841 	bl	8007086 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2202      	movs	r2, #2
 8007008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	3304      	adds	r3, #4
 8007014:	4619      	mov	r1, r3
 8007016:	4610      	mov	r0, r2
 8007018:	f000 fd88 	bl	8007b2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2201      	movs	r2, #1
 8007028:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2201      	movs	r2, #1
 8007030:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2201      	movs	r2, #1
 8007068:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3708      	adds	r7, #8
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}

08007086 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007086:	b480      	push	{r7}
 8007088:	b083      	sub	sp, #12
 800708a:	af00      	add	r7, sp, #0
 800708c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800708e:	bf00      	nop
 8007090:	370c      	adds	r7, #12
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr
	...

0800709c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070a6:	2300      	movs	r3, #0
 80070a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d104      	bne.n	80070ba <HAL_TIM_IC_Start_IT+0x1e>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	e023      	b.n	8007102 <HAL_TIM_IC_Start_IT+0x66>
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	2b04      	cmp	r3, #4
 80070be:	d104      	bne.n	80070ca <HAL_TIM_IC_Start_IT+0x2e>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	e01b      	b.n	8007102 <HAL_TIM_IC_Start_IT+0x66>
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	2b08      	cmp	r3, #8
 80070ce:	d104      	bne.n	80070da <HAL_TIM_IC_Start_IT+0x3e>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80070d6:	b2db      	uxtb	r3, r3
 80070d8:	e013      	b.n	8007102 <HAL_TIM_IC_Start_IT+0x66>
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	2b0c      	cmp	r3, #12
 80070de:	d104      	bne.n	80070ea <HAL_TIM_IC_Start_IT+0x4e>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	e00b      	b.n	8007102 <HAL_TIM_IC_Start_IT+0x66>
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	2b10      	cmp	r3, #16
 80070ee:	d104      	bne.n	80070fa <HAL_TIM_IC_Start_IT+0x5e>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	e003      	b.n	8007102 <HAL_TIM_IC_Start_IT+0x66>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007100:	b2db      	uxtb	r3, r3
 8007102:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d104      	bne.n	8007114 <HAL_TIM_IC_Start_IT+0x78>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007110:	b2db      	uxtb	r3, r3
 8007112:	e013      	b.n	800713c <HAL_TIM_IC_Start_IT+0xa0>
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	2b04      	cmp	r3, #4
 8007118:	d104      	bne.n	8007124 <HAL_TIM_IC_Start_IT+0x88>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007120:	b2db      	uxtb	r3, r3
 8007122:	e00b      	b.n	800713c <HAL_TIM_IC_Start_IT+0xa0>
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	2b08      	cmp	r3, #8
 8007128:	d104      	bne.n	8007134 <HAL_TIM_IC_Start_IT+0x98>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007130:	b2db      	uxtb	r3, r3
 8007132:	e003      	b.n	800713c <HAL_TIM_IC_Start_IT+0xa0>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800713a:	b2db      	uxtb	r3, r3
 800713c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800713e:	7bbb      	ldrb	r3, [r7, #14]
 8007140:	2b01      	cmp	r3, #1
 8007142:	d102      	bne.n	800714a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007144:	7b7b      	ldrb	r3, [r7, #13]
 8007146:	2b01      	cmp	r3, #1
 8007148:	d001      	beq.n	800714e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800714a:	2301      	movs	r3, #1
 800714c:	e0d8      	b.n	8007300 <HAL_TIM_IC_Start_IT+0x264>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d104      	bne.n	800715e <HAL_TIM_IC_Start_IT+0xc2>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2202      	movs	r2, #2
 8007158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800715c:	e023      	b.n	80071a6 <HAL_TIM_IC_Start_IT+0x10a>
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	2b04      	cmp	r3, #4
 8007162:	d104      	bne.n	800716e <HAL_TIM_IC_Start_IT+0xd2>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2202      	movs	r2, #2
 8007168:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800716c:	e01b      	b.n	80071a6 <HAL_TIM_IC_Start_IT+0x10a>
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	2b08      	cmp	r3, #8
 8007172:	d104      	bne.n	800717e <HAL_TIM_IC_Start_IT+0xe2>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2202      	movs	r2, #2
 8007178:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800717c:	e013      	b.n	80071a6 <HAL_TIM_IC_Start_IT+0x10a>
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	2b0c      	cmp	r3, #12
 8007182:	d104      	bne.n	800718e <HAL_TIM_IC_Start_IT+0xf2>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2202      	movs	r2, #2
 8007188:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800718c:	e00b      	b.n	80071a6 <HAL_TIM_IC_Start_IT+0x10a>
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	2b10      	cmp	r3, #16
 8007192:	d104      	bne.n	800719e <HAL_TIM_IC_Start_IT+0x102>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2202      	movs	r2, #2
 8007198:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800719c:	e003      	b.n	80071a6 <HAL_TIM_IC_Start_IT+0x10a>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2202      	movs	r2, #2
 80071a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d104      	bne.n	80071b6 <HAL_TIM_IC_Start_IT+0x11a>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2202      	movs	r2, #2
 80071b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071b4:	e013      	b.n	80071de <HAL_TIM_IC_Start_IT+0x142>
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	2b04      	cmp	r3, #4
 80071ba:	d104      	bne.n	80071c6 <HAL_TIM_IC_Start_IT+0x12a>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2202      	movs	r2, #2
 80071c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071c4:	e00b      	b.n	80071de <HAL_TIM_IC_Start_IT+0x142>
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	2b08      	cmp	r3, #8
 80071ca:	d104      	bne.n	80071d6 <HAL_TIM_IC_Start_IT+0x13a>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2202      	movs	r2, #2
 80071d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80071d4:	e003      	b.n	80071de <HAL_TIM_IC_Start_IT+0x142>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2202      	movs	r2, #2
 80071da:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	2b0c      	cmp	r3, #12
 80071e2:	d841      	bhi.n	8007268 <HAL_TIM_IC_Start_IT+0x1cc>
 80071e4:	a201      	add	r2, pc, #4	; (adr r2, 80071ec <HAL_TIM_IC_Start_IT+0x150>)
 80071e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ea:	bf00      	nop
 80071ec:	08007221 	.word	0x08007221
 80071f0:	08007269 	.word	0x08007269
 80071f4:	08007269 	.word	0x08007269
 80071f8:	08007269 	.word	0x08007269
 80071fc:	08007233 	.word	0x08007233
 8007200:	08007269 	.word	0x08007269
 8007204:	08007269 	.word	0x08007269
 8007208:	08007269 	.word	0x08007269
 800720c:	08007245 	.word	0x08007245
 8007210:	08007269 	.word	0x08007269
 8007214:	08007269 	.word	0x08007269
 8007218:	08007269 	.word	0x08007269
 800721c:	08007257 	.word	0x08007257
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	68da      	ldr	r2, [r3, #12]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f042 0202 	orr.w	r2, r2, #2
 800722e:	60da      	str	r2, [r3, #12]
      break;
 8007230:	e01d      	b.n	800726e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68da      	ldr	r2, [r3, #12]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f042 0204 	orr.w	r2, r2, #4
 8007240:	60da      	str	r2, [r3, #12]
      break;
 8007242:	e014      	b.n	800726e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	68da      	ldr	r2, [r3, #12]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f042 0208 	orr.w	r2, r2, #8
 8007252:	60da      	str	r2, [r3, #12]
      break;
 8007254:	e00b      	b.n	800726e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	68da      	ldr	r2, [r3, #12]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f042 0210 	orr.w	r2, r2, #16
 8007264:	60da      	str	r2, [r3, #12]
      break;
 8007266:	e002      	b.n	800726e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	73fb      	strb	r3, [r7, #15]
      break;
 800726c:	bf00      	nop
  }

  if (status == HAL_OK)
 800726e:	7bfb      	ldrb	r3, [r7, #15]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d144      	bne.n	80072fe <HAL_TIM_IC_Start_IT+0x262>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	2201      	movs	r2, #1
 800727a:	6839      	ldr	r1, [r7, #0]
 800727c:	4618      	mov	r0, r3
 800727e:	f001 f973 	bl	8008568 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a20      	ldr	r2, [pc, #128]	; (8007308 <HAL_TIM_IC_Start_IT+0x26c>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d018      	beq.n	80072be <HAL_TIM_IC_Start_IT+0x222>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007294:	d013      	beq.n	80072be <HAL_TIM_IC_Start_IT+0x222>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a1c      	ldr	r2, [pc, #112]	; (800730c <HAL_TIM_IC_Start_IT+0x270>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d00e      	beq.n	80072be <HAL_TIM_IC_Start_IT+0x222>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a1a      	ldr	r2, [pc, #104]	; (8007310 <HAL_TIM_IC_Start_IT+0x274>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d009      	beq.n	80072be <HAL_TIM_IC_Start_IT+0x222>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a19      	ldr	r2, [pc, #100]	; (8007314 <HAL_TIM_IC_Start_IT+0x278>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d004      	beq.n	80072be <HAL_TIM_IC_Start_IT+0x222>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a17      	ldr	r2, [pc, #92]	; (8007318 <HAL_TIM_IC_Start_IT+0x27c>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d115      	bne.n	80072ea <HAL_TIM_IC_Start_IT+0x24e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	689a      	ldr	r2, [r3, #8]
 80072c4:	4b15      	ldr	r3, [pc, #84]	; (800731c <HAL_TIM_IC_Start_IT+0x280>)
 80072c6:	4013      	ands	r3, r2
 80072c8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	2b06      	cmp	r3, #6
 80072ce:	d015      	beq.n	80072fc <HAL_TIM_IC_Start_IT+0x260>
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072d6:	d011      	beq.n	80072fc <HAL_TIM_IC_Start_IT+0x260>
      {
        __HAL_TIM_ENABLE(htim);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f042 0201 	orr.w	r2, r2, #1
 80072e6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072e8:	e008      	b.n	80072fc <HAL_TIM_IC_Start_IT+0x260>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f042 0201 	orr.w	r2, r2, #1
 80072f8:	601a      	str	r2, [r3, #0]
 80072fa:	e000      	b.n	80072fe <HAL_TIM_IC_Start_IT+0x262>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072fc:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80072fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007300:	4618      	mov	r0, r3
 8007302:	3710      	adds	r7, #16
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}
 8007308:	40012c00 	.word	0x40012c00
 800730c:	40000400 	.word	0x40000400
 8007310:	40000800 	.word	0x40000800
 8007314:	40013400 	.word	0x40013400
 8007318:	40014000 	.word	0x40014000
 800731c:	00010007 	.word	0x00010007

08007320 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b082      	sub	sp, #8
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	f003 0302 	and.w	r3, r3, #2
 8007332:	2b02      	cmp	r3, #2
 8007334:	d122      	bne.n	800737c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	f003 0302 	and.w	r3, r3, #2
 8007340:	2b02      	cmp	r3, #2
 8007342:	d11b      	bne.n	800737c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f06f 0202 	mvn.w	r2, #2
 800734c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2201      	movs	r2, #1
 8007352:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	699b      	ldr	r3, [r3, #24]
 800735a:	f003 0303 	and.w	r3, r3, #3
 800735e:	2b00      	cmp	r3, #0
 8007360:	d003      	beq.n	800736a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f7f9 ff18 	bl	8001198 <HAL_TIM_IC_CaptureCallback>
 8007368:	e005      	b.n	8007376 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 fbc0 	bl	8007af0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 fbc7 	bl	8007b04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2200      	movs	r2, #0
 800737a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	691b      	ldr	r3, [r3, #16]
 8007382:	f003 0304 	and.w	r3, r3, #4
 8007386:	2b04      	cmp	r3, #4
 8007388:	d122      	bne.n	80073d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	f003 0304 	and.w	r3, r3, #4
 8007394:	2b04      	cmp	r3, #4
 8007396:	d11b      	bne.n	80073d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f06f 0204 	mvn.w	r2, #4
 80073a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2202      	movs	r2, #2
 80073a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	699b      	ldr	r3, [r3, #24]
 80073ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d003      	beq.n	80073be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f7f9 feee 	bl	8001198 <HAL_TIM_IC_CaptureCallback>
 80073bc:	e005      	b.n	80073ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 fb96 	bl	8007af0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f000 fb9d 	bl	8007b04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	f003 0308 	and.w	r3, r3, #8
 80073da:	2b08      	cmp	r3, #8
 80073dc:	d122      	bne.n	8007424 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	68db      	ldr	r3, [r3, #12]
 80073e4:	f003 0308 	and.w	r3, r3, #8
 80073e8:	2b08      	cmp	r3, #8
 80073ea:	d11b      	bne.n	8007424 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f06f 0208 	mvn.w	r2, #8
 80073f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2204      	movs	r2, #4
 80073fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	69db      	ldr	r3, [r3, #28]
 8007402:	f003 0303 	and.w	r3, r3, #3
 8007406:	2b00      	cmp	r3, #0
 8007408:	d003      	beq.n	8007412 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f7f9 fec4 	bl	8001198 <HAL_TIM_IC_CaptureCallback>
 8007410:	e005      	b.n	800741e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f000 fb6c 	bl	8007af0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007418:	6878      	ldr	r0, [r7, #4]
 800741a:	f000 fb73 	bl	8007b04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	691b      	ldr	r3, [r3, #16]
 800742a:	f003 0310 	and.w	r3, r3, #16
 800742e:	2b10      	cmp	r3, #16
 8007430:	d122      	bne.n	8007478 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	f003 0310 	and.w	r3, r3, #16
 800743c:	2b10      	cmp	r3, #16
 800743e:	d11b      	bne.n	8007478 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f06f 0210 	mvn.w	r2, #16
 8007448:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2208      	movs	r2, #8
 800744e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	69db      	ldr	r3, [r3, #28]
 8007456:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800745a:	2b00      	cmp	r3, #0
 800745c:	d003      	beq.n	8007466 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f7f9 fe9a 	bl	8001198 <HAL_TIM_IC_CaptureCallback>
 8007464:	e005      	b.n	8007472 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 fb42 	bl	8007af0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f000 fb49 	bl	8007b04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	691b      	ldr	r3, [r3, #16]
 800747e:	f003 0301 	and.w	r3, r3, #1
 8007482:	2b01      	cmp	r3, #1
 8007484:	d10e      	bne.n	80074a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	68db      	ldr	r3, [r3, #12]
 800748c:	f003 0301 	and.w	r3, r3, #1
 8007490:	2b01      	cmp	r3, #1
 8007492:	d107      	bne.n	80074a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f06f 0201 	mvn.w	r2, #1
 800749c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f000 fb1c 	bl	8007adc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	691b      	ldr	r3, [r3, #16]
 80074aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074ae:	2b80      	cmp	r3, #128	; 0x80
 80074b0:	d10e      	bne.n	80074d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	68db      	ldr	r3, [r3, #12]
 80074b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074bc:	2b80      	cmp	r3, #128	; 0x80
 80074be:	d107      	bne.n	80074d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80074c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f001 f8fc 	bl	80086c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	691b      	ldr	r3, [r3, #16]
 80074d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074de:	d10e      	bne.n	80074fe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074ea:	2b80      	cmp	r3, #128	; 0x80
 80074ec:	d107      	bne.n	80074fe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80074f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80074f8:	6878      	ldr	r0, [r7, #4]
 80074fa:	f001 f8ef 	bl	80086dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	691b      	ldr	r3, [r3, #16]
 8007504:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007508:	2b40      	cmp	r3, #64	; 0x40
 800750a:	d10e      	bne.n	800752a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	68db      	ldr	r3, [r3, #12]
 8007512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007516:	2b40      	cmp	r3, #64	; 0x40
 8007518:	d107      	bne.n	800752a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007522:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f000 faf7 	bl	8007b18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	691b      	ldr	r3, [r3, #16]
 8007530:	f003 0320 	and.w	r3, r3, #32
 8007534:	2b20      	cmp	r3, #32
 8007536:	d10e      	bne.n	8007556 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	68db      	ldr	r3, [r3, #12]
 800753e:	f003 0320 	and.w	r3, r3, #32
 8007542:	2b20      	cmp	r3, #32
 8007544:	d107      	bne.n	8007556 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f06f 0220 	mvn.w	r2, #32
 800754e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f001 f8af 	bl	80086b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007556:	bf00      	nop
 8007558:	3708      	adds	r7, #8
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}

0800755e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800755e:	b580      	push	{r7, lr}
 8007560:	b086      	sub	sp, #24
 8007562:	af00      	add	r7, sp, #0
 8007564:	60f8      	str	r0, [r7, #12]
 8007566:	60b9      	str	r1, [r7, #8]
 8007568:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800756a:	2300      	movs	r3, #0
 800756c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007574:	2b01      	cmp	r3, #1
 8007576:	d101      	bne.n	800757c <HAL_TIM_IC_ConfigChannel+0x1e>
 8007578:	2302      	movs	r3, #2
 800757a:	e088      	b.n	800768e <HAL_TIM_IC_ConfigChannel+0x130>
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d11b      	bne.n	80075c2 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800759a:	f000 fe2d 	bl	80081f8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	699a      	ldr	r2, [r3, #24]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f022 020c 	bic.w	r2, r2, #12
 80075ac:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	6999      	ldr	r1, [r3, #24]
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	689a      	ldr	r2, [r3, #8]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	430a      	orrs	r2, r1
 80075be:	619a      	str	r2, [r3, #24]
 80075c0:	e060      	b.n	8007684 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2b04      	cmp	r3, #4
 80075c6:	d11c      	bne.n	8007602 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80075d8:	f000 fea5 	bl	8008326 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	699a      	ldr	r2, [r3, #24]
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80075ea:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	6999      	ldr	r1, [r3, #24]
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	021a      	lsls	r2, r3, #8
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	430a      	orrs	r2, r1
 80075fe:	619a      	str	r2, [r3, #24]
 8007600:	e040      	b.n	8007684 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2b08      	cmp	r3, #8
 8007606:	d11b      	bne.n	8007640 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007618:	f000 fef2 	bl	8008400 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	69da      	ldr	r2, [r3, #28]
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f022 020c 	bic.w	r2, r2, #12
 800762a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	69d9      	ldr	r1, [r3, #28]
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	689a      	ldr	r2, [r3, #8]
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	430a      	orrs	r2, r1
 800763c:	61da      	str	r2, [r3, #28]
 800763e:	e021      	b.n	8007684 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2b0c      	cmp	r3, #12
 8007644:	d11c      	bne.n	8007680 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007656:	f000 ff0f 	bl	8008478 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	69da      	ldr	r2, [r3, #28]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007668:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	69d9      	ldr	r1, [r3, #28]
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	021a      	lsls	r2, r3, #8
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	430a      	orrs	r2, r1
 800767c:	61da      	str	r2, [r3, #28]
 800767e:	e001      	b.n	8007684 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007680:	2301      	movs	r3, #1
 8007682:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2200      	movs	r2, #0
 8007688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800768c:	7dfb      	ldrb	r3, [r7, #23]
}
 800768e:	4618      	mov	r0, r3
 8007690:	3718      	adds	r7, #24
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}
	...

08007698 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b086      	sub	sp, #24
 800769c:	af00      	add	r7, sp, #0
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076a4:	2300      	movs	r3, #0
 80076a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d101      	bne.n	80076b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80076b2:	2302      	movs	r3, #2
 80076b4:	e0ff      	b.n	80078b6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2201      	movs	r2, #1
 80076ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2b14      	cmp	r3, #20
 80076c2:	f200 80f0 	bhi.w	80078a6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80076c6:	a201      	add	r2, pc, #4	; (adr r2, 80076cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80076c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076cc:	08007721 	.word	0x08007721
 80076d0:	080078a7 	.word	0x080078a7
 80076d4:	080078a7 	.word	0x080078a7
 80076d8:	080078a7 	.word	0x080078a7
 80076dc:	08007761 	.word	0x08007761
 80076e0:	080078a7 	.word	0x080078a7
 80076e4:	080078a7 	.word	0x080078a7
 80076e8:	080078a7 	.word	0x080078a7
 80076ec:	080077a3 	.word	0x080077a3
 80076f0:	080078a7 	.word	0x080078a7
 80076f4:	080078a7 	.word	0x080078a7
 80076f8:	080078a7 	.word	0x080078a7
 80076fc:	080077e3 	.word	0x080077e3
 8007700:	080078a7 	.word	0x080078a7
 8007704:	080078a7 	.word	0x080078a7
 8007708:	080078a7 	.word	0x080078a7
 800770c:	08007825 	.word	0x08007825
 8007710:	080078a7 	.word	0x080078a7
 8007714:	080078a7 	.word	0x080078a7
 8007718:	080078a7 	.word	0x080078a7
 800771c:	08007865 	.word	0x08007865
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	68b9      	ldr	r1, [r7, #8]
 8007726:	4618      	mov	r0, r3
 8007728:	f000 fa90 	bl	8007c4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	699a      	ldr	r2, [r3, #24]
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f042 0208 	orr.w	r2, r2, #8
 800773a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	699a      	ldr	r2, [r3, #24]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f022 0204 	bic.w	r2, r2, #4
 800774a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	6999      	ldr	r1, [r3, #24]
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	691a      	ldr	r2, [r3, #16]
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	430a      	orrs	r2, r1
 800775c:	619a      	str	r2, [r3, #24]
      break;
 800775e:	e0a5      	b.n	80078ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	68b9      	ldr	r1, [r7, #8]
 8007766:	4618      	mov	r0, r3
 8007768:	f000 fb00 	bl	8007d6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	699a      	ldr	r2, [r3, #24]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800777a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	699a      	ldr	r2, [r3, #24]
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800778a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	6999      	ldr	r1, [r3, #24]
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	691b      	ldr	r3, [r3, #16]
 8007796:	021a      	lsls	r2, r3, #8
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	430a      	orrs	r2, r1
 800779e:	619a      	str	r2, [r3, #24]
      break;
 80077a0:	e084      	b.n	80078ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	68b9      	ldr	r1, [r7, #8]
 80077a8:	4618      	mov	r0, r3
 80077aa:	f000 fb69 	bl	8007e80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	69da      	ldr	r2, [r3, #28]
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f042 0208 	orr.w	r2, r2, #8
 80077bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	69da      	ldr	r2, [r3, #28]
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f022 0204 	bic.w	r2, r2, #4
 80077cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	69d9      	ldr	r1, [r3, #28]
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	691a      	ldr	r2, [r3, #16]
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	430a      	orrs	r2, r1
 80077de:	61da      	str	r2, [r3, #28]
      break;
 80077e0:	e064      	b.n	80078ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	68b9      	ldr	r1, [r7, #8]
 80077e8:	4618      	mov	r0, r3
 80077ea:	f000 fbd1 	bl	8007f90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	69da      	ldr	r2, [r3, #28]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80077fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	69da      	ldr	r2, [r3, #28]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800780c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	69d9      	ldr	r1, [r3, #28]
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	691b      	ldr	r3, [r3, #16]
 8007818:	021a      	lsls	r2, r3, #8
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	430a      	orrs	r2, r1
 8007820:	61da      	str	r2, [r3, #28]
      break;
 8007822:	e043      	b.n	80078ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	68b9      	ldr	r1, [r7, #8]
 800782a:	4618      	mov	r0, r3
 800782c:	f000 fc1a 	bl	8008064 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f042 0208 	orr.w	r2, r2, #8
 800783e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f022 0204 	bic.w	r2, r2, #4
 800784e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	691a      	ldr	r2, [r3, #16]
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	430a      	orrs	r2, r1
 8007860:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007862:	e023      	b.n	80078ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	68b9      	ldr	r1, [r7, #8]
 800786a:	4618      	mov	r0, r3
 800786c:	f000 fc5e 	bl	800812c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800787e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800788e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	691b      	ldr	r3, [r3, #16]
 800789a:	021a      	lsls	r2, r3, #8
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	430a      	orrs	r2, r1
 80078a2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80078a4:	e002      	b.n	80078ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80078a6:	2301      	movs	r3, #1
 80078a8:	75fb      	strb	r3, [r7, #23]
      break;
 80078aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80078b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3718      	adds	r7, #24
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop

080078c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b084      	sub	sp, #16
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80078ca:	2300      	movs	r3, #0
 80078cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d101      	bne.n	80078dc <HAL_TIM_ConfigClockSource+0x1c>
 80078d8:	2302      	movs	r3, #2
 80078da:	e0b6      	b.n	8007a4a <HAL_TIM_ConfigClockSource+0x18a>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2201      	movs	r2, #1
 80078e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2202      	movs	r2, #2
 80078e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80078fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007906:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	68ba      	ldr	r2, [r7, #8]
 800790e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007918:	d03e      	beq.n	8007998 <HAL_TIM_ConfigClockSource+0xd8>
 800791a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800791e:	f200 8087 	bhi.w	8007a30 <HAL_TIM_ConfigClockSource+0x170>
 8007922:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007926:	f000 8086 	beq.w	8007a36 <HAL_TIM_ConfigClockSource+0x176>
 800792a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800792e:	d87f      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x170>
 8007930:	2b70      	cmp	r3, #112	; 0x70
 8007932:	d01a      	beq.n	800796a <HAL_TIM_ConfigClockSource+0xaa>
 8007934:	2b70      	cmp	r3, #112	; 0x70
 8007936:	d87b      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x170>
 8007938:	2b60      	cmp	r3, #96	; 0x60
 800793a:	d050      	beq.n	80079de <HAL_TIM_ConfigClockSource+0x11e>
 800793c:	2b60      	cmp	r3, #96	; 0x60
 800793e:	d877      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x170>
 8007940:	2b50      	cmp	r3, #80	; 0x50
 8007942:	d03c      	beq.n	80079be <HAL_TIM_ConfigClockSource+0xfe>
 8007944:	2b50      	cmp	r3, #80	; 0x50
 8007946:	d873      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x170>
 8007948:	2b40      	cmp	r3, #64	; 0x40
 800794a:	d058      	beq.n	80079fe <HAL_TIM_ConfigClockSource+0x13e>
 800794c:	2b40      	cmp	r3, #64	; 0x40
 800794e:	d86f      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x170>
 8007950:	2b30      	cmp	r3, #48	; 0x30
 8007952:	d064      	beq.n	8007a1e <HAL_TIM_ConfigClockSource+0x15e>
 8007954:	2b30      	cmp	r3, #48	; 0x30
 8007956:	d86b      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x170>
 8007958:	2b20      	cmp	r3, #32
 800795a:	d060      	beq.n	8007a1e <HAL_TIM_ConfigClockSource+0x15e>
 800795c:	2b20      	cmp	r3, #32
 800795e:	d867      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x170>
 8007960:	2b00      	cmp	r3, #0
 8007962:	d05c      	beq.n	8007a1e <HAL_TIM_ConfigClockSource+0x15e>
 8007964:	2b10      	cmp	r3, #16
 8007966:	d05a      	beq.n	8007a1e <HAL_TIM_ConfigClockSource+0x15e>
 8007968:	e062      	b.n	8007a30 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800797a:	f000 fdd5 	bl	8008528 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800798c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	68ba      	ldr	r2, [r7, #8]
 8007994:	609a      	str	r2, [r3, #8]
      break;
 8007996:	e04f      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80079a8:	f000 fdbe 	bl	8008528 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	689a      	ldr	r2, [r3, #8]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80079ba:	609a      	str	r2, [r3, #8]
      break;
 80079bc:	e03c      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079ca:	461a      	mov	r2, r3
 80079cc:	f000 fc7c 	bl	80082c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2150      	movs	r1, #80	; 0x50
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 fd8b 	bl	80084f2 <TIM_ITRx_SetConfig>
      break;
 80079dc:	e02c      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80079ea:	461a      	mov	r2, r3
 80079ec:	f000 fcd8 	bl	80083a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2160      	movs	r1, #96	; 0x60
 80079f6:	4618      	mov	r0, r3
 80079f8:	f000 fd7b 	bl	80084f2 <TIM_ITRx_SetConfig>
      break;
 80079fc:	e01c      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	f000 fc5c 	bl	80082c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	2140      	movs	r1, #64	; 0x40
 8007a16:	4618      	mov	r0, r3
 8007a18:	f000 fd6b 	bl	80084f2 <TIM_ITRx_SetConfig>
      break;
 8007a1c:	e00c      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681a      	ldr	r2, [r3, #0]
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	4619      	mov	r1, r3
 8007a28:	4610      	mov	r0, r2
 8007a2a:	f000 fd62 	bl	80084f2 <TIM_ITRx_SetConfig>
      break;
 8007a2e:	e003      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007a30:	2301      	movs	r3, #1
 8007a32:	73fb      	strb	r3, [r7, #15]
      break;
 8007a34:	e000      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007a36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2200      	movs	r2, #0
 8007a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	3710      	adds	r7, #16
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}
	...

08007a54 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b085      	sub	sp, #20
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
 8007a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	2b0c      	cmp	r3, #12
 8007a66:	d831      	bhi.n	8007acc <HAL_TIM_ReadCapturedValue+0x78>
 8007a68:	a201      	add	r2, pc, #4	; (adr r2, 8007a70 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a6e:	bf00      	nop
 8007a70:	08007aa5 	.word	0x08007aa5
 8007a74:	08007acd 	.word	0x08007acd
 8007a78:	08007acd 	.word	0x08007acd
 8007a7c:	08007acd 	.word	0x08007acd
 8007a80:	08007aaf 	.word	0x08007aaf
 8007a84:	08007acd 	.word	0x08007acd
 8007a88:	08007acd 	.word	0x08007acd
 8007a8c:	08007acd 	.word	0x08007acd
 8007a90:	08007ab9 	.word	0x08007ab9
 8007a94:	08007acd 	.word	0x08007acd
 8007a98:	08007acd 	.word	0x08007acd
 8007a9c:	08007acd 	.word	0x08007acd
 8007aa0:	08007ac3 	.word	0x08007ac3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007aaa:	60fb      	str	r3, [r7, #12]

      break;
 8007aac:	e00f      	b.n	8007ace <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ab4:	60fb      	str	r3, [r7, #12]

      break;
 8007ab6:	e00a      	b.n	8007ace <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007abe:	60fb      	str	r3, [r7, #12]

      break;
 8007ac0:	e005      	b.n	8007ace <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac8:	60fb      	str	r3, [r7, #12]

      break;
 8007aca:	e000      	b.n	8007ace <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007acc:	bf00      	nop
  }

  return tmpreg;
 8007ace:	68fb      	ldr	r3, [r7, #12]
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3714      	adds	r7, #20
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr

08007adc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b083      	sub	sp, #12
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007ae4:	bf00      	nop
 8007ae6:	370c      	adds	r7, #12
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr

08007af0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b083      	sub	sp, #12
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007af8:	bf00      	nop
 8007afa:	370c      	adds	r7, #12
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr

08007b04 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b0c:	bf00      	nop
 8007b0e:	370c      	adds	r7, #12
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr

08007b18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b083      	sub	sp, #12
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b20:	bf00      	nop
 8007b22:	370c      	adds	r7, #12
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b085      	sub	sp, #20
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	4a3c      	ldr	r2, [pc, #240]	; (8007c30 <TIM_Base_SetConfig+0x104>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d00f      	beq.n	8007b64 <TIM_Base_SetConfig+0x38>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b4a:	d00b      	beq.n	8007b64 <TIM_Base_SetConfig+0x38>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	4a39      	ldr	r2, [pc, #228]	; (8007c34 <TIM_Base_SetConfig+0x108>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d007      	beq.n	8007b64 <TIM_Base_SetConfig+0x38>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	4a38      	ldr	r2, [pc, #224]	; (8007c38 <TIM_Base_SetConfig+0x10c>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d003      	beq.n	8007b64 <TIM_Base_SetConfig+0x38>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	4a37      	ldr	r2, [pc, #220]	; (8007c3c <TIM_Base_SetConfig+0x110>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d108      	bne.n	8007b76 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	68fa      	ldr	r2, [r7, #12]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	4a2d      	ldr	r2, [pc, #180]	; (8007c30 <TIM_Base_SetConfig+0x104>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d01b      	beq.n	8007bb6 <TIM_Base_SetConfig+0x8a>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b84:	d017      	beq.n	8007bb6 <TIM_Base_SetConfig+0x8a>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	4a2a      	ldr	r2, [pc, #168]	; (8007c34 <TIM_Base_SetConfig+0x108>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d013      	beq.n	8007bb6 <TIM_Base_SetConfig+0x8a>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a29      	ldr	r2, [pc, #164]	; (8007c38 <TIM_Base_SetConfig+0x10c>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d00f      	beq.n	8007bb6 <TIM_Base_SetConfig+0x8a>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a28      	ldr	r2, [pc, #160]	; (8007c3c <TIM_Base_SetConfig+0x110>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d00b      	beq.n	8007bb6 <TIM_Base_SetConfig+0x8a>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4a27      	ldr	r2, [pc, #156]	; (8007c40 <TIM_Base_SetConfig+0x114>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d007      	beq.n	8007bb6 <TIM_Base_SetConfig+0x8a>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	4a26      	ldr	r2, [pc, #152]	; (8007c44 <TIM_Base_SetConfig+0x118>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d003      	beq.n	8007bb6 <TIM_Base_SetConfig+0x8a>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	4a25      	ldr	r2, [pc, #148]	; (8007c48 <TIM_Base_SetConfig+0x11c>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d108      	bne.n	8007bc8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	68db      	ldr	r3, [r3, #12]
 8007bc2:	68fa      	ldr	r2, [r7, #12]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	695b      	ldr	r3, [r3, #20]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	68fa      	ldr	r2, [r7, #12]
 8007bda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	689a      	ldr	r2, [r3, #8]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	681a      	ldr	r2, [r3, #0]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	4a10      	ldr	r2, [pc, #64]	; (8007c30 <TIM_Base_SetConfig+0x104>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d00f      	beq.n	8007c14 <TIM_Base_SetConfig+0xe8>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	4a11      	ldr	r2, [pc, #68]	; (8007c3c <TIM_Base_SetConfig+0x110>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d00b      	beq.n	8007c14 <TIM_Base_SetConfig+0xe8>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	4a10      	ldr	r2, [pc, #64]	; (8007c40 <TIM_Base_SetConfig+0x114>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d007      	beq.n	8007c14 <TIM_Base_SetConfig+0xe8>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	4a0f      	ldr	r2, [pc, #60]	; (8007c44 <TIM_Base_SetConfig+0x118>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d003      	beq.n	8007c14 <TIM_Base_SetConfig+0xe8>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	4a0e      	ldr	r2, [pc, #56]	; (8007c48 <TIM_Base_SetConfig+0x11c>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d103      	bne.n	8007c1c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	691a      	ldr	r2, [r3, #16]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	615a      	str	r2, [r3, #20]
}
 8007c22:	bf00      	nop
 8007c24:	3714      	adds	r7, #20
 8007c26:	46bd      	mov	sp, r7
 8007c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2c:	4770      	bx	lr
 8007c2e:	bf00      	nop
 8007c30:	40012c00 	.word	0x40012c00
 8007c34:	40000400 	.word	0x40000400
 8007c38:	40000800 	.word	0x40000800
 8007c3c:	40013400 	.word	0x40013400
 8007c40:	40014000 	.word	0x40014000
 8007c44:	40014400 	.word	0x40014400
 8007c48:	40014800 	.word	0x40014800

08007c4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b087      	sub	sp, #28
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6a1b      	ldr	r3, [r3, #32]
 8007c5a:	f023 0201 	bic.w	r2, r3, #1
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6a1b      	ldr	r3, [r3, #32]
 8007c66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	685b      	ldr	r3, [r3, #4]
 8007c6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	699b      	ldr	r3, [r3, #24]
 8007c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f023 0303 	bic.w	r3, r3, #3
 8007c86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	68fa      	ldr	r2, [r7, #12]
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	f023 0302 	bic.w	r3, r3, #2
 8007c98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	697a      	ldr	r2, [r7, #20]
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	4a2c      	ldr	r2, [pc, #176]	; (8007d58 <TIM_OC1_SetConfig+0x10c>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d00f      	beq.n	8007ccc <TIM_OC1_SetConfig+0x80>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	4a2b      	ldr	r2, [pc, #172]	; (8007d5c <TIM_OC1_SetConfig+0x110>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d00b      	beq.n	8007ccc <TIM_OC1_SetConfig+0x80>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	4a2a      	ldr	r2, [pc, #168]	; (8007d60 <TIM_OC1_SetConfig+0x114>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d007      	beq.n	8007ccc <TIM_OC1_SetConfig+0x80>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	4a29      	ldr	r2, [pc, #164]	; (8007d64 <TIM_OC1_SetConfig+0x118>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d003      	beq.n	8007ccc <TIM_OC1_SetConfig+0x80>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	4a28      	ldr	r2, [pc, #160]	; (8007d68 <TIM_OC1_SetConfig+0x11c>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d10c      	bne.n	8007ce6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	f023 0308 	bic.w	r3, r3, #8
 8007cd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	697a      	ldr	r2, [r7, #20]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	f023 0304 	bic.w	r3, r3, #4
 8007ce4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	4a1b      	ldr	r2, [pc, #108]	; (8007d58 <TIM_OC1_SetConfig+0x10c>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d00f      	beq.n	8007d0e <TIM_OC1_SetConfig+0xc2>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	4a1a      	ldr	r2, [pc, #104]	; (8007d5c <TIM_OC1_SetConfig+0x110>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d00b      	beq.n	8007d0e <TIM_OC1_SetConfig+0xc2>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	4a19      	ldr	r2, [pc, #100]	; (8007d60 <TIM_OC1_SetConfig+0x114>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d007      	beq.n	8007d0e <TIM_OC1_SetConfig+0xc2>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	4a18      	ldr	r2, [pc, #96]	; (8007d64 <TIM_OC1_SetConfig+0x118>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d003      	beq.n	8007d0e <TIM_OC1_SetConfig+0xc2>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	4a17      	ldr	r2, [pc, #92]	; (8007d68 <TIM_OC1_SetConfig+0x11c>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d111      	bne.n	8007d32 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	695b      	ldr	r3, [r3, #20]
 8007d22:	693a      	ldr	r2, [r7, #16]
 8007d24:	4313      	orrs	r3, r2
 8007d26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	699b      	ldr	r3, [r3, #24]
 8007d2c:	693a      	ldr	r2, [r7, #16]
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	693a      	ldr	r2, [r7, #16]
 8007d36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	68fa      	ldr	r2, [r7, #12]
 8007d3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	685a      	ldr	r2, [r3, #4]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	697a      	ldr	r2, [r7, #20]
 8007d4a:	621a      	str	r2, [r3, #32]
}
 8007d4c:	bf00      	nop
 8007d4e:	371c      	adds	r7, #28
 8007d50:	46bd      	mov	sp, r7
 8007d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d56:	4770      	bx	lr
 8007d58:	40012c00 	.word	0x40012c00
 8007d5c:	40013400 	.word	0x40013400
 8007d60:	40014000 	.word	0x40014000
 8007d64:	40014400 	.word	0x40014400
 8007d68:	40014800 	.word	0x40014800

08007d6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b087      	sub	sp, #28
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a1b      	ldr	r3, [r3, #32]
 8007d7a:	f023 0210 	bic.w	r2, r3, #16
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a1b      	ldr	r3, [r3, #32]
 8007d86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	699b      	ldr	r3, [r3, #24]
 8007d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007da6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	021b      	lsls	r3, r3, #8
 8007dae:	68fa      	ldr	r2, [r7, #12]
 8007db0:	4313      	orrs	r3, r2
 8007db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	f023 0320 	bic.w	r3, r3, #32
 8007dba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	011b      	lsls	r3, r3, #4
 8007dc2:	697a      	ldr	r2, [r7, #20]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	4a28      	ldr	r2, [pc, #160]	; (8007e6c <TIM_OC2_SetConfig+0x100>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d003      	beq.n	8007dd8 <TIM_OC2_SetConfig+0x6c>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	4a27      	ldr	r2, [pc, #156]	; (8007e70 <TIM_OC2_SetConfig+0x104>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d10d      	bne.n	8007df4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007dde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	68db      	ldr	r3, [r3, #12]
 8007de4:	011b      	lsls	r3, r3, #4
 8007de6:	697a      	ldr	r2, [r7, #20]
 8007de8:	4313      	orrs	r3, r2
 8007dea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007df2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	4a1d      	ldr	r2, [pc, #116]	; (8007e6c <TIM_OC2_SetConfig+0x100>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d00f      	beq.n	8007e1c <TIM_OC2_SetConfig+0xb0>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	4a1c      	ldr	r2, [pc, #112]	; (8007e70 <TIM_OC2_SetConfig+0x104>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d00b      	beq.n	8007e1c <TIM_OC2_SetConfig+0xb0>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	4a1b      	ldr	r2, [pc, #108]	; (8007e74 <TIM_OC2_SetConfig+0x108>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d007      	beq.n	8007e1c <TIM_OC2_SetConfig+0xb0>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	4a1a      	ldr	r2, [pc, #104]	; (8007e78 <TIM_OC2_SetConfig+0x10c>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d003      	beq.n	8007e1c <TIM_OC2_SetConfig+0xb0>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	4a19      	ldr	r2, [pc, #100]	; (8007e7c <TIM_OC2_SetConfig+0x110>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d113      	bne.n	8007e44 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007e1c:	693b      	ldr	r3, [r7, #16]
 8007e1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007e22:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007e2a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	695b      	ldr	r3, [r3, #20]
 8007e30:	009b      	lsls	r3, r3, #2
 8007e32:	693a      	ldr	r2, [r7, #16]
 8007e34:	4313      	orrs	r3, r2
 8007e36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	699b      	ldr	r3, [r3, #24]
 8007e3c:	009b      	lsls	r3, r3, #2
 8007e3e:	693a      	ldr	r2, [r7, #16]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	693a      	ldr	r2, [r7, #16]
 8007e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	68fa      	ldr	r2, [r7, #12]
 8007e4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	685a      	ldr	r2, [r3, #4]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	697a      	ldr	r2, [r7, #20]
 8007e5c:	621a      	str	r2, [r3, #32]
}
 8007e5e:	bf00      	nop
 8007e60:	371c      	adds	r7, #28
 8007e62:	46bd      	mov	sp, r7
 8007e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e68:	4770      	bx	lr
 8007e6a:	bf00      	nop
 8007e6c:	40012c00 	.word	0x40012c00
 8007e70:	40013400 	.word	0x40013400
 8007e74:	40014000 	.word	0x40014000
 8007e78:	40014400 	.word	0x40014400
 8007e7c:	40014800 	.word	0x40014800

08007e80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b087      	sub	sp, #28
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6a1b      	ldr	r3, [r3, #32]
 8007e8e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6a1b      	ldr	r3, [r3, #32]
 8007e9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	69db      	ldr	r3, [r3, #28]
 8007ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007eae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f023 0303 	bic.w	r3, r3, #3
 8007eba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	68fa      	ldr	r2, [r7, #12]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ecc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	021b      	lsls	r3, r3, #8
 8007ed4:	697a      	ldr	r2, [r7, #20]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	4a27      	ldr	r2, [pc, #156]	; (8007f7c <TIM_OC3_SetConfig+0xfc>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d003      	beq.n	8007eea <TIM_OC3_SetConfig+0x6a>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	4a26      	ldr	r2, [pc, #152]	; (8007f80 <TIM_OC3_SetConfig+0x100>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d10d      	bne.n	8007f06 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ef0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	68db      	ldr	r3, [r3, #12]
 8007ef6:	021b      	lsls	r3, r3, #8
 8007ef8:	697a      	ldr	r2, [r7, #20]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007f04:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	4a1c      	ldr	r2, [pc, #112]	; (8007f7c <TIM_OC3_SetConfig+0xfc>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d00f      	beq.n	8007f2e <TIM_OC3_SetConfig+0xae>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	4a1b      	ldr	r2, [pc, #108]	; (8007f80 <TIM_OC3_SetConfig+0x100>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d00b      	beq.n	8007f2e <TIM_OC3_SetConfig+0xae>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	4a1a      	ldr	r2, [pc, #104]	; (8007f84 <TIM_OC3_SetConfig+0x104>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d007      	beq.n	8007f2e <TIM_OC3_SetConfig+0xae>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	4a19      	ldr	r2, [pc, #100]	; (8007f88 <TIM_OC3_SetConfig+0x108>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d003      	beq.n	8007f2e <TIM_OC3_SetConfig+0xae>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	4a18      	ldr	r2, [pc, #96]	; (8007f8c <TIM_OC3_SetConfig+0x10c>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d113      	bne.n	8007f56 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	695b      	ldr	r3, [r3, #20]
 8007f42:	011b      	lsls	r3, r3, #4
 8007f44:	693a      	ldr	r2, [r7, #16]
 8007f46:	4313      	orrs	r3, r2
 8007f48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	699b      	ldr	r3, [r3, #24]
 8007f4e:	011b      	lsls	r3, r3, #4
 8007f50:	693a      	ldr	r2, [r7, #16]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	693a      	ldr	r2, [r7, #16]
 8007f5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	68fa      	ldr	r2, [r7, #12]
 8007f60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	685a      	ldr	r2, [r3, #4]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	697a      	ldr	r2, [r7, #20]
 8007f6e:	621a      	str	r2, [r3, #32]
}
 8007f70:	bf00      	nop
 8007f72:	371c      	adds	r7, #28
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr
 8007f7c:	40012c00 	.word	0x40012c00
 8007f80:	40013400 	.word	0x40013400
 8007f84:	40014000 	.word	0x40014000
 8007f88:	40014400 	.word	0x40014400
 8007f8c:	40014800 	.word	0x40014800

08007f90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b087      	sub	sp, #28
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
 8007f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6a1b      	ldr	r3, [r3, #32]
 8007f9e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6a1b      	ldr	r3, [r3, #32]
 8007faa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	69db      	ldr	r3, [r3, #28]
 8007fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007fbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	021b      	lsls	r3, r3, #8
 8007fd2:	68fa      	ldr	r2, [r7, #12]
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007fde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	031b      	lsls	r3, r3, #12
 8007fe6:	693a      	ldr	r2, [r7, #16]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	4a18      	ldr	r2, [pc, #96]	; (8008050 <TIM_OC4_SetConfig+0xc0>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d00f      	beq.n	8008014 <TIM_OC4_SetConfig+0x84>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	4a17      	ldr	r2, [pc, #92]	; (8008054 <TIM_OC4_SetConfig+0xc4>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d00b      	beq.n	8008014 <TIM_OC4_SetConfig+0x84>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	4a16      	ldr	r2, [pc, #88]	; (8008058 <TIM_OC4_SetConfig+0xc8>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d007      	beq.n	8008014 <TIM_OC4_SetConfig+0x84>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	4a15      	ldr	r2, [pc, #84]	; (800805c <TIM_OC4_SetConfig+0xcc>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d003      	beq.n	8008014 <TIM_OC4_SetConfig+0x84>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	4a14      	ldr	r2, [pc, #80]	; (8008060 <TIM_OC4_SetConfig+0xd0>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d109      	bne.n	8008028 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800801a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	695b      	ldr	r3, [r3, #20]
 8008020:	019b      	lsls	r3, r3, #6
 8008022:	697a      	ldr	r2, [r7, #20]
 8008024:	4313      	orrs	r3, r2
 8008026:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	697a      	ldr	r2, [r7, #20]
 800802c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	685a      	ldr	r2, [r3, #4]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	693a      	ldr	r2, [r7, #16]
 8008040:	621a      	str	r2, [r3, #32]
}
 8008042:	bf00      	nop
 8008044:	371c      	adds	r7, #28
 8008046:	46bd      	mov	sp, r7
 8008048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804c:	4770      	bx	lr
 800804e:	bf00      	nop
 8008050:	40012c00 	.word	0x40012c00
 8008054:	40013400 	.word	0x40013400
 8008058:	40014000 	.word	0x40014000
 800805c:	40014400 	.word	0x40014400
 8008060:	40014800 	.word	0x40014800

08008064 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008064:	b480      	push	{r7}
 8008066:	b087      	sub	sp, #28
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
 800806c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6a1b      	ldr	r3, [r3, #32]
 8008072:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6a1b      	ldr	r3, [r3, #32]
 800807e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	685b      	ldr	r3, [r3, #4]
 8008084:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800808a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008092:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008096:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	68fa      	ldr	r2, [r7, #12]
 800809e:	4313      	orrs	r3, r2
 80080a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80080a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	041b      	lsls	r3, r3, #16
 80080b0:	693a      	ldr	r2, [r7, #16]
 80080b2:	4313      	orrs	r3, r2
 80080b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	4a17      	ldr	r2, [pc, #92]	; (8008118 <TIM_OC5_SetConfig+0xb4>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d00f      	beq.n	80080de <TIM_OC5_SetConfig+0x7a>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	4a16      	ldr	r2, [pc, #88]	; (800811c <TIM_OC5_SetConfig+0xb8>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d00b      	beq.n	80080de <TIM_OC5_SetConfig+0x7a>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	4a15      	ldr	r2, [pc, #84]	; (8008120 <TIM_OC5_SetConfig+0xbc>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d007      	beq.n	80080de <TIM_OC5_SetConfig+0x7a>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	4a14      	ldr	r2, [pc, #80]	; (8008124 <TIM_OC5_SetConfig+0xc0>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d003      	beq.n	80080de <TIM_OC5_SetConfig+0x7a>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	4a13      	ldr	r2, [pc, #76]	; (8008128 <TIM_OC5_SetConfig+0xc4>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d109      	bne.n	80080f2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80080de:	697b      	ldr	r3, [r7, #20]
 80080e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80080e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	695b      	ldr	r3, [r3, #20]
 80080ea:	021b      	lsls	r3, r3, #8
 80080ec:	697a      	ldr	r2, [r7, #20]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	697a      	ldr	r2, [r7, #20]
 80080f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	68fa      	ldr	r2, [r7, #12]
 80080fc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	685a      	ldr	r2, [r3, #4]
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	693a      	ldr	r2, [r7, #16]
 800810a:	621a      	str	r2, [r3, #32]
}
 800810c:	bf00      	nop
 800810e:	371c      	adds	r7, #28
 8008110:	46bd      	mov	sp, r7
 8008112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008116:	4770      	bx	lr
 8008118:	40012c00 	.word	0x40012c00
 800811c:	40013400 	.word	0x40013400
 8008120:	40014000 	.word	0x40014000
 8008124:	40014400 	.word	0x40014400
 8008128:	40014800 	.word	0x40014800

0800812c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800812c:	b480      	push	{r7}
 800812e:	b087      	sub	sp, #28
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
 8008134:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6a1b      	ldr	r3, [r3, #32]
 800813a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6a1b      	ldr	r3, [r3, #32]
 8008146:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800815a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800815e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	021b      	lsls	r3, r3, #8
 8008166:	68fa      	ldr	r2, [r7, #12]
 8008168:	4313      	orrs	r3, r2
 800816a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008172:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	051b      	lsls	r3, r3, #20
 800817a:	693a      	ldr	r2, [r7, #16]
 800817c:	4313      	orrs	r3, r2
 800817e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	4a18      	ldr	r2, [pc, #96]	; (80081e4 <TIM_OC6_SetConfig+0xb8>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d00f      	beq.n	80081a8 <TIM_OC6_SetConfig+0x7c>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	4a17      	ldr	r2, [pc, #92]	; (80081e8 <TIM_OC6_SetConfig+0xbc>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d00b      	beq.n	80081a8 <TIM_OC6_SetConfig+0x7c>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	4a16      	ldr	r2, [pc, #88]	; (80081ec <TIM_OC6_SetConfig+0xc0>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d007      	beq.n	80081a8 <TIM_OC6_SetConfig+0x7c>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	4a15      	ldr	r2, [pc, #84]	; (80081f0 <TIM_OC6_SetConfig+0xc4>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d003      	beq.n	80081a8 <TIM_OC6_SetConfig+0x7c>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	4a14      	ldr	r2, [pc, #80]	; (80081f4 <TIM_OC6_SetConfig+0xc8>)
 80081a4:	4293      	cmp	r3, r2
 80081a6:	d109      	bne.n	80081bc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80081ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	695b      	ldr	r3, [r3, #20]
 80081b4:	029b      	lsls	r3, r3, #10
 80081b6:	697a      	ldr	r2, [r7, #20]
 80081b8:	4313      	orrs	r3, r2
 80081ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	697a      	ldr	r2, [r7, #20]
 80081c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	68fa      	ldr	r2, [r7, #12]
 80081c6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	685a      	ldr	r2, [r3, #4]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	693a      	ldr	r2, [r7, #16]
 80081d4:	621a      	str	r2, [r3, #32]
}
 80081d6:	bf00      	nop
 80081d8:	371c      	adds	r7, #28
 80081da:	46bd      	mov	sp, r7
 80081dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e0:	4770      	bx	lr
 80081e2:	bf00      	nop
 80081e4:	40012c00 	.word	0x40012c00
 80081e8:	40013400 	.word	0x40013400
 80081ec:	40014000 	.word	0x40014000
 80081f0:	40014400 	.word	0x40014400
 80081f4:	40014800 	.word	0x40014800

080081f8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b087      	sub	sp, #28
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	60f8      	str	r0, [r7, #12]
 8008200:	60b9      	str	r1, [r7, #8]
 8008202:	607a      	str	r2, [r7, #4]
 8008204:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	6a1b      	ldr	r3, [r3, #32]
 800820a:	f023 0201 	bic.w	r2, r3, #1
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	699b      	ldr	r3, [r3, #24]
 8008216:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6a1b      	ldr	r3, [r3, #32]
 800821c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	4a24      	ldr	r2, [pc, #144]	; (80082b4 <TIM_TI1_SetConfig+0xbc>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d013      	beq.n	800824e <TIM_TI1_SetConfig+0x56>
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800822c:	d00f      	beq.n	800824e <TIM_TI1_SetConfig+0x56>
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	4a21      	ldr	r2, [pc, #132]	; (80082b8 <TIM_TI1_SetConfig+0xc0>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d00b      	beq.n	800824e <TIM_TI1_SetConfig+0x56>
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	4a20      	ldr	r2, [pc, #128]	; (80082bc <TIM_TI1_SetConfig+0xc4>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d007      	beq.n	800824e <TIM_TI1_SetConfig+0x56>
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	4a1f      	ldr	r2, [pc, #124]	; (80082c0 <TIM_TI1_SetConfig+0xc8>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d003      	beq.n	800824e <TIM_TI1_SetConfig+0x56>
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	4a1e      	ldr	r2, [pc, #120]	; (80082c4 <TIM_TI1_SetConfig+0xcc>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d101      	bne.n	8008252 <TIM_TI1_SetConfig+0x5a>
 800824e:	2301      	movs	r3, #1
 8008250:	e000      	b.n	8008254 <TIM_TI1_SetConfig+0x5c>
 8008252:	2300      	movs	r3, #0
 8008254:	2b00      	cmp	r3, #0
 8008256:	d008      	beq.n	800826a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	f023 0303 	bic.w	r3, r3, #3
 800825e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008260:	697a      	ldr	r2, [r7, #20]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	4313      	orrs	r3, r2
 8008266:	617b      	str	r3, [r7, #20]
 8008268:	e003      	b.n	8008272 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	f043 0301 	orr.w	r3, r3, #1
 8008270:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008278:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	011b      	lsls	r3, r3, #4
 800827e:	b2db      	uxtb	r3, r3
 8008280:	697a      	ldr	r2, [r7, #20]
 8008282:	4313      	orrs	r3, r2
 8008284:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	f023 030a 	bic.w	r3, r3, #10
 800828c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	f003 030a 	and.w	r3, r3, #10
 8008294:	693a      	ldr	r2, [r7, #16]
 8008296:	4313      	orrs	r3, r2
 8008298:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	697a      	ldr	r2, [r7, #20]
 800829e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	693a      	ldr	r2, [r7, #16]
 80082a4:	621a      	str	r2, [r3, #32]
}
 80082a6:	bf00      	nop
 80082a8:	371c      	adds	r7, #28
 80082aa:	46bd      	mov	sp, r7
 80082ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b0:	4770      	bx	lr
 80082b2:	bf00      	nop
 80082b4:	40012c00 	.word	0x40012c00
 80082b8:	40000400 	.word	0x40000400
 80082bc:	40000800 	.word	0x40000800
 80082c0:	40013400 	.word	0x40013400
 80082c4:	40014000 	.word	0x40014000

080082c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b087      	sub	sp, #28
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	60f8      	str	r0, [r7, #12]
 80082d0:	60b9      	str	r1, [r7, #8]
 80082d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	6a1b      	ldr	r3, [r3, #32]
 80082d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	6a1b      	ldr	r3, [r3, #32]
 80082de:	f023 0201 	bic.w	r2, r3, #1
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	699b      	ldr	r3, [r3, #24]
 80082ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80082f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	011b      	lsls	r3, r3, #4
 80082f8:	693a      	ldr	r2, [r7, #16]
 80082fa:	4313      	orrs	r3, r2
 80082fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	f023 030a 	bic.w	r3, r3, #10
 8008304:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008306:	697a      	ldr	r2, [r7, #20]
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	4313      	orrs	r3, r2
 800830c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	693a      	ldr	r2, [r7, #16]
 8008312:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	697a      	ldr	r2, [r7, #20]
 8008318:	621a      	str	r2, [r3, #32]
}
 800831a:	bf00      	nop
 800831c:	371c      	adds	r7, #28
 800831e:	46bd      	mov	sp, r7
 8008320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008324:	4770      	bx	lr

08008326 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008326:	b480      	push	{r7}
 8008328:	b087      	sub	sp, #28
 800832a:	af00      	add	r7, sp, #0
 800832c:	60f8      	str	r0, [r7, #12]
 800832e:	60b9      	str	r1, [r7, #8]
 8008330:	607a      	str	r2, [r7, #4]
 8008332:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	6a1b      	ldr	r3, [r3, #32]
 8008338:	f023 0210 	bic.w	r2, r3, #16
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	699b      	ldr	r3, [r3, #24]
 8008344:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	6a1b      	ldr	r3, [r3, #32]
 800834a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008352:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	021b      	lsls	r3, r3, #8
 8008358:	697a      	ldr	r2, [r7, #20]
 800835a:	4313      	orrs	r3, r2
 800835c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008364:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	031b      	lsls	r3, r3, #12
 800836a:	b29b      	uxth	r3, r3
 800836c:	697a      	ldr	r2, [r7, #20]
 800836e:	4313      	orrs	r3, r2
 8008370:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008378:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	011b      	lsls	r3, r3, #4
 800837e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008382:	693a      	ldr	r2, [r7, #16]
 8008384:	4313      	orrs	r3, r2
 8008386:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	697a      	ldr	r2, [r7, #20]
 800838c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	693a      	ldr	r2, [r7, #16]
 8008392:	621a      	str	r2, [r3, #32]
}
 8008394:	bf00      	nop
 8008396:	371c      	adds	r7, #28
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr

080083a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b087      	sub	sp, #28
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	60b9      	str	r1, [r7, #8]
 80083aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	6a1b      	ldr	r3, [r3, #32]
 80083b0:	f023 0210 	bic.w	r2, r3, #16
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	699b      	ldr	r3, [r3, #24]
 80083bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	6a1b      	ldr	r3, [r3, #32]
 80083c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80083c4:	697b      	ldr	r3, [r7, #20]
 80083c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80083ca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	031b      	lsls	r3, r3, #12
 80083d0:	697a      	ldr	r2, [r7, #20]
 80083d2:	4313      	orrs	r3, r2
 80083d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80083dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	011b      	lsls	r3, r3, #4
 80083e2:	693a      	ldr	r2, [r7, #16]
 80083e4:	4313      	orrs	r3, r2
 80083e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	697a      	ldr	r2, [r7, #20]
 80083ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	693a      	ldr	r2, [r7, #16]
 80083f2:	621a      	str	r2, [r3, #32]
}
 80083f4:	bf00      	nop
 80083f6:	371c      	adds	r7, #28
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008400:	b480      	push	{r7}
 8008402:	b087      	sub	sp, #28
 8008404:	af00      	add	r7, sp, #0
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	60b9      	str	r1, [r7, #8]
 800840a:	607a      	str	r2, [r7, #4]
 800840c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	6a1b      	ldr	r3, [r3, #32]
 8008412:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	69db      	ldr	r3, [r3, #28]
 800841e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	6a1b      	ldr	r3, [r3, #32]
 8008424:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008426:	697b      	ldr	r3, [r7, #20]
 8008428:	f023 0303 	bic.w	r3, r3, #3
 800842c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800842e:	697a      	ldr	r2, [r7, #20]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	4313      	orrs	r3, r2
 8008434:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800843c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	011b      	lsls	r3, r3, #4
 8008442:	b2db      	uxtb	r3, r3
 8008444:	697a      	ldr	r2, [r7, #20]
 8008446:	4313      	orrs	r3, r2
 8008448:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800844a:	693b      	ldr	r3, [r7, #16]
 800844c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008450:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	021b      	lsls	r3, r3, #8
 8008456:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800845a:	693a      	ldr	r2, [r7, #16]
 800845c:	4313      	orrs	r3, r2
 800845e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	697a      	ldr	r2, [r7, #20]
 8008464:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	693a      	ldr	r2, [r7, #16]
 800846a:	621a      	str	r2, [r3, #32]
}
 800846c:	bf00      	nop
 800846e:	371c      	adds	r7, #28
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr

08008478 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008478:	b480      	push	{r7}
 800847a:	b087      	sub	sp, #28
 800847c:	af00      	add	r7, sp, #0
 800847e:	60f8      	str	r0, [r7, #12]
 8008480:	60b9      	str	r1, [r7, #8]
 8008482:	607a      	str	r2, [r7, #4]
 8008484:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	6a1b      	ldr	r3, [r3, #32]
 800848a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	69db      	ldr	r3, [r3, #28]
 8008496:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	6a1b      	ldr	r3, [r3, #32]
 800849c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800849e:	697b      	ldr	r3, [r7, #20]
 80084a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084a4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	021b      	lsls	r3, r3, #8
 80084aa:	697a      	ldr	r2, [r7, #20]
 80084ac:	4313      	orrs	r3, r2
 80084ae:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80084b6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	031b      	lsls	r3, r3, #12
 80084bc:	b29b      	uxth	r3, r3
 80084be:	697a      	ldr	r2, [r7, #20]
 80084c0:	4313      	orrs	r3, r2
 80084c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80084ca:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	031b      	lsls	r3, r3, #12
 80084d0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80084d4:	693a      	ldr	r2, [r7, #16]
 80084d6:	4313      	orrs	r3, r2
 80084d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	697a      	ldr	r2, [r7, #20]
 80084de:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	693a      	ldr	r2, [r7, #16]
 80084e4:	621a      	str	r2, [r3, #32]
}
 80084e6:	bf00      	nop
 80084e8:	371c      	adds	r7, #28
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr

080084f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80084f2:	b480      	push	{r7}
 80084f4:	b085      	sub	sp, #20
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	6078      	str	r0, [r7, #4]
 80084fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008508:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800850a:	683a      	ldr	r2, [r7, #0]
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	4313      	orrs	r3, r2
 8008510:	f043 0307 	orr.w	r3, r3, #7
 8008514:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	68fa      	ldr	r2, [r7, #12]
 800851a:	609a      	str	r2, [r3, #8]
}
 800851c:	bf00      	nop
 800851e:	3714      	adds	r7, #20
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008528:	b480      	push	{r7}
 800852a:	b087      	sub	sp, #28
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	607a      	str	r2, [r7, #4]
 8008534:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008542:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	021a      	lsls	r2, r3, #8
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	431a      	orrs	r2, r3
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	4313      	orrs	r3, r2
 8008550:	697a      	ldr	r2, [r7, #20]
 8008552:	4313      	orrs	r3, r2
 8008554:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	697a      	ldr	r2, [r7, #20]
 800855a:	609a      	str	r2, [r3, #8]
}
 800855c:	bf00      	nop
 800855e:	371c      	adds	r7, #28
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008568:	b480      	push	{r7}
 800856a:	b087      	sub	sp, #28
 800856c:	af00      	add	r7, sp, #0
 800856e:	60f8      	str	r0, [r7, #12]
 8008570:	60b9      	str	r1, [r7, #8]
 8008572:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	f003 031f 	and.w	r3, r3, #31
 800857a:	2201      	movs	r2, #1
 800857c:	fa02 f303 	lsl.w	r3, r2, r3
 8008580:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	6a1a      	ldr	r2, [r3, #32]
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	43db      	mvns	r3, r3
 800858a:	401a      	ands	r2, r3
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	6a1a      	ldr	r2, [r3, #32]
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	f003 031f 	and.w	r3, r3, #31
 800859a:	6879      	ldr	r1, [r7, #4]
 800859c:	fa01 f303 	lsl.w	r3, r1, r3
 80085a0:	431a      	orrs	r2, r3
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	621a      	str	r2, [r3, #32]
}
 80085a6:	bf00      	nop
 80085a8:	371c      	adds	r7, #28
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr
	...

080085b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80085b4:	b480      	push	{r7}
 80085b6:	b085      	sub	sp, #20
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d101      	bne.n	80085cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80085c8:	2302      	movs	r3, #2
 80085ca:	e063      	b.n	8008694 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2201      	movs	r2, #1
 80085d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2202      	movs	r2, #2
 80085d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a2b      	ldr	r2, [pc, #172]	; (80086a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d004      	beq.n	8008600 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a2a      	ldr	r2, [pc, #168]	; (80086a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d108      	bne.n	8008612 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008606:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	68fa      	ldr	r2, [r7, #12]
 800860e:	4313      	orrs	r3, r2
 8008610:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008618:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	68fa      	ldr	r2, [r7, #12]
 8008620:	4313      	orrs	r3, r2
 8008622:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	68fa      	ldr	r2, [r7, #12]
 800862a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a1b      	ldr	r2, [pc, #108]	; (80086a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d018      	beq.n	8008668 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800863e:	d013      	beq.n	8008668 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4a18      	ldr	r2, [pc, #96]	; (80086a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d00e      	beq.n	8008668 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4a17      	ldr	r2, [pc, #92]	; (80086ac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d009      	beq.n	8008668 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4a12      	ldr	r2, [pc, #72]	; (80086a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d004      	beq.n	8008668 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a13      	ldr	r2, [pc, #76]	; (80086b0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d10c      	bne.n	8008682 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800866e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	68ba      	ldr	r2, [r7, #8]
 8008676:	4313      	orrs	r3, r2
 8008678:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	68ba      	ldr	r2, [r7, #8]
 8008680:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2201      	movs	r2, #1
 8008686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2200      	movs	r2, #0
 800868e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008692:	2300      	movs	r3, #0
}
 8008694:	4618      	mov	r0, r3
 8008696:	3714      	adds	r7, #20
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr
 80086a0:	40012c00 	.word	0x40012c00
 80086a4:	40013400 	.word	0x40013400
 80086a8:	40000400 	.word	0x40000400
 80086ac:	40000800 	.word	0x40000800
 80086b0:	40014000 	.word	0x40014000

080086b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b083      	sub	sp, #12
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80086bc:	bf00      	nop
 80086be:	370c      	adds	r7, #12
 80086c0:	46bd      	mov	sp, r7
 80086c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c6:	4770      	bx	lr

080086c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b083      	sub	sp, #12
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80086d0:	bf00      	nop
 80086d2:	370c      	adds	r7, #12
 80086d4:	46bd      	mov	sp, r7
 80086d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086da:	4770      	bx	lr

080086dc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80086dc:	b480      	push	{r7}
 80086de:	b083      	sub	sp, #12
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80086e4:	bf00      	nop
 80086e6:	370c      	adds	r7, #12
 80086e8:	46bd      	mov	sp, r7
 80086ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ee:	4770      	bx	lr

080086f0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b085      	sub	sp, #20
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80086f8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80086fc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008704:	b29a      	uxth	r2, r3
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	b29b      	uxth	r3, r3
 800870a:	43db      	mvns	r3, r3
 800870c:	b29b      	uxth	r3, r3
 800870e:	4013      	ands	r3, r2
 8008710:	b29a      	uxth	r2, r3
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008718:	2300      	movs	r3, #0
}
 800871a:	4618      	mov	r0, r3
 800871c:	3714      	adds	r7, #20
 800871e:	46bd      	mov	sp, r7
 8008720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008724:	4770      	bx	lr

08008726 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008726:	b084      	sub	sp, #16
 8008728:	b480      	push	{r7}
 800872a:	b083      	sub	sp, #12
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
 8008730:	f107 0014 	add.w	r0, r7, #20
 8008734:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2201      	movs	r2, #1
 800873c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2200      	movs	r2, #0
 8008744:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2200      	movs	r2, #0
 800874c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	370c      	adds	r7, #12
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	b004      	add	sp, #16
 8008766:	4770      	bx	lr

08008768 <malloc>:
 8008768:	4b02      	ldr	r3, [pc, #8]	; (8008774 <malloc+0xc>)
 800876a:	4601      	mov	r1, r0
 800876c:	6818      	ldr	r0, [r3, #0]
 800876e:	f000 b823 	b.w	80087b8 <_malloc_r>
 8008772:	bf00      	nop
 8008774:	200000d4 	.word	0x200000d4

08008778 <sbrk_aligned>:
 8008778:	b570      	push	{r4, r5, r6, lr}
 800877a:	4e0e      	ldr	r6, [pc, #56]	; (80087b4 <sbrk_aligned+0x3c>)
 800877c:	460c      	mov	r4, r1
 800877e:	6831      	ldr	r1, [r6, #0]
 8008780:	4605      	mov	r5, r0
 8008782:	b911      	cbnz	r1, 800878a <sbrk_aligned+0x12>
 8008784:	f000 f8de 	bl	8008944 <_sbrk_r>
 8008788:	6030      	str	r0, [r6, #0]
 800878a:	4621      	mov	r1, r4
 800878c:	4628      	mov	r0, r5
 800878e:	f000 f8d9 	bl	8008944 <_sbrk_r>
 8008792:	1c43      	adds	r3, r0, #1
 8008794:	d00a      	beq.n	80087ac <sbrk_aligned+0x34>
 8008796:	1cc4      	adds	r4, r0, #3
 8008798:	f024 0403 	bic.w	r4, r4, #3
 800879c:	42a0      	cmp	r0, r4
 800879e:	d007      	beq.n	80087b0 <sbrk_aligned+0x38>
 80087a0:	1a21      	subs	r1, r4, r0
 80087a2:	4628      	mov	r0, r5
 80087a4:	f000 f8ce 	bl	8008944 <_sbrk_r>
 80087a8:	3001      	adds	r0, #1
 80087aa:	d101      	bne.n	80087b0 <sbrk_aligned+0x38>
 80087ac:	f04f 34ff 	mov.w	r4, #4294967295
 80087b0:	4620      	mov	r0, r4
 80087b2:	bd70      	pop	{r4, r5, r6, pc}
 80087b4:	200007e8 	.word	0x200007e8

080087b8 <_malloc_r>:
 80087b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087bc:	1ccd      	adds	r5, r1, #3
 80087be:	f025 0503 	bic.w	r5, r5, #3
 80087c2:	3508      	adds	r5, #8
 80087c4:	2d0c      	cmp	r5, #12
 80087c6:	bf38      	it	cc
 80087c8:	250c      	movcc	r5, #12
 80087ca:	2d00      	cmp	r5, #0
 80087cc:	4607      	mov	r7, r0
 80087ce:	db01      	blt.n	80087d4 <_malloc_r+0x1c>
 80087d0:	42a9      	cmp	r1, r5
 80087d2:	d905      	bls.n	80087e0 <_malloc_r+0x28>
 80087d4:	230c      	movs	r3, #12
 80087d6:	603b      	str	r3, [r7, #0]
 80087d8:	2600      	movs	r6, #0
 80087da:	4630      	mov	r0, r6
 80087dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087e0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80088b4 <_malloc_r+0xfc>
 80087e4:	f000 f868 	bl	80088b8 <__malloc_lock>
 80087e8:	f8d8 3000 	ldr.w	r3, [r8]
 80087ec:	461c      	mov	r4, r3
 80087ee:	bb5c      	cbnz	r4, 8008848 <_malloc_r+0x90>
 80087f0:	4629      	mov	r1, r5
 80087f2:	4638      	mov	r0, r7
 80087f4:	f7ff ffc0 	bl	8008778 <sbrk_aligned>
 80087f8:	1c43      	adds	r3, r0, #1
 80087fa:	4604      	mov	r4, r0
 80087fc:	d155      	bne.n	80088aa <_malloc_r+0xf2>
 80087fe:	f8d8 4000 	ldr.w	r4, [r8]
 8008802:	4626      	mov	r6, r4
 8008804:	2e00      	cmp	r6, #0
 8008806:	d145      	bne.n	8008894 <_malloc_r+0xdc>
 8008808:	2c00      	cmp	r4, #0
 800880a:	d048      	beq.n	800889e <_malloc_r+0xe6>
 800880c:	6823      	ldr	r3, [r4, #0]
 800880e:	4631      	mov	r1, r6
 8008810:	4638      	mov	r0, r7
 8008812:	eb04 0903 	add.w	r9, r4, r3
 8008816:	f000 f895 	bl	8008944 <_sbrk_r>
 800881a:	4581      	cmp	r9, r0
 800881c:	d13f      	bne.n	800889e <_malloc_r+0xe6>
 800881e:	6821      	ldr	r1, [r4, #0]
 8008820:	1a6d      	subs	r5, r5, r1
 8008822:	4629      	mov	r1, r5
 8008824:	4638      	mov	r0, r7
 8008826:	f7ff ffa7 	bl	8008778 <sbrk_aligned>
 800882a:	3001      	adds	r0, #1
 800882c:	d037      	beq.n	800889e <_malloc_r+0xe6>
 800882e:	6823      	ldr	r3, [r4, #0]
 8008830:	442b      	add	r3, r5
 8008832:	6023      	str	r3, [r4, #0]
 8008834:	f8d8 3000 	ldr.w	r3, [r8]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d038      	beq.n	80088ae <_malloc_r+0xf6>
 800883c:	685a      	ldr	r2, [r3, #4]
 800883e:	42a2      	cmp	r2, r4
 8008840:	d12b      	bne.n	800889a <_malloc_r+0xe2>
 8008842:	2200      	movs	r2, #0
 8008844:	605a      	str	r2, [r3, #4]
 8008846:	e00f      	b.n	8008868 <_malloc_r+0xb0>
 8008848:	6822      	ldr	r2, [r4, #0]
 800884a:	1b52      	subs	r2, r2, r5
 800884c:	d41f      	bmi.n	800888e <_malloc_r+0xd6>
 800884e:	2a0b      	cmp	r2, #11
 8008850:	d917      	bls.n	8008882 <_malloc_r+0xca>
 8008852:	1961      	adds	r1, r4, r5
 8008854:	42a3      	cmp	r3, r4
 8008856:	6025      	str	r5, [r4, #0]
 8008858:	bf18      	it	ne
 800885a:	6059      	strne	r1, [r3, #4]
 800885c:	6863      	ldr	r3, [r4, #4]
 800885e:	bf08      	it	eq
 8008860:	f8c8 1000 	streq.w	r1, [r8]
 8008864:	5162      	str	r2, [r4, r5]
 8008866:	604b      	str	r3, [r1, #4]
 8008868:	4638      	mov	r0, r7
 800886a:	f104 060b 	add.w	r6, r4, #11
 800886e:	f000 f829 	bl	80088c4 <__malloc_unlock>
 8008872:	f026 0607 	bic.w	r6, r6, #7
 8008876:	1d23      	adds	r3, r4, #4
 8008878:	1af2      	subs	r2, r6, r3
 800887a:	d0ae      	beq.n	80087da <_malloc_r+0x22>
 800887c:	1b9b      	subs	r3, r3, r6
 800887e:	50a3      	str	r3, [r4, r2]
 8008880:	e7ab      	b.n	80087da <_malloc_r+0x22>
 8008882:	42a3      	cmp	r3, r4
 8008884:	6862      	ldr	r2, [r4, #4]
 8008886:	d1dd      	bne.n	8008844 <_malloc_r+0x8c>
 8008888:	f8c8 2000 	str.w	r2, [r8]
 800888c:	e7ec      	b.n	8008868 <_malloc_r+0xb0>
 800888e:	4623      	mov	r3, r4
 8008890:	6864      	ldr	r4, [r4, #4]
 8008892:	e7ac      	b.n	80087ee <_malloc_r+0x36>
 8008894:	4634      	mov	r4, r6
 8008896:	6876      	ldr	r6, [r6, #4]
 8008898:	e7b4      	b.n	8008804 <_malloc_r+0x4c>
 800889a:	4613      	mov	r3, r2
 800889c:	e7cc      	b.n	8008838 <_malloc_r+0x80>
 800889e:	230c      	movs	r3, #12
 80088a0:	603b      	str	r3, [r7, #0]
 80088a2:	4638      	mov	r0, r7
 80088a4:	f000 f80e 	bl	80088c4 <__malloc_unlock>
 80088a8:	e797      	b.n	80087da <_malloc_r+0x22>
 80088aa:	6025      	str	r5, [r4, #0]
 80088ac:	e7dc      	b.n	8008868 <_malloc_r+0xb0>
 80088ae:	605b      	str	r3, [r3, #4]
 80088b0:	deff      	udf	#255	; 0xff
 80088b2:	bf00      	nop
 80088b4:	200007e4 	.word	0x200007e4

080088b8 <__malloc_lock>:
 80088b8:	4801      	ldr	r0, [pc, #4]	; (80088c0 <__malloc_lock+0x8>)
 80088ba:	f000 b87d 	b.w	80089b8 <__retarget_lock_acquire_recursive>
 80088be:	bf00      	nop
 80088c0:	20000928 	.word	0x20000928

080088c4 <__malloc_unlock>:
 80088c4:	4801      	ldr	r0, [pc, #4]	; (80088cc <__malloc_unlock+0x8>)
 80088c6:	f000 b878 	b.w	80089ba <__retarget_lock_release_recursive>
 80088ca:	bf00      	nop
 80088cc:	20000928 	.word	0x20000928

080088d0 <siprintf>:
 80088d0:	b40e      	push	{r1, r2, r3}
 80088d2:	b500      	push	{lr}
 80088d4:	b09c      	sub	sp, #112	; 0x70
 80088d6:	ab1d      	add	r3, sp, #116	; 0x74
 80088d8:	9002      	str	r0, [sp, #8]
 80088da:	9006      	str	r0, [sp, #24]
 80088dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80088e0:	4809      	ldr	r0, [pc, #36]	; (8008908 <siprintf+0x38>)
 80088e2:	9107      	str	r1, [sp, #28]
 80088e4:	9104      	str	r1, [sp, #16]
 80088e6:	4909      	ldr	r1, [pc, #36]	; (800890c <siprintf+0x3c>)
 80088e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80088ec:	9105      	str	r1, [sp, #20]
 80088ee:	6800      	ldr	r0, [r0, #0]
 80088f0:	9301      	str	r3, [sp, #4]
 80088f2:	a902      	add	r1, sp, #8
 80088f4:	f000 f908 	bl	8008b08 <_svfiprintf_r>
 80088f8:	9b02      	ldr	r3, [sp, #8]
 80088fa:	2200      	movs	r2, #0
 80088fc:	701a      	strb	r2, [r3, #0]
 80088fe:	b01c      	add	sp, #112	; 0x70
 8008900:	f85d eb04 	ldr.w	lr, [sp], #4
 8008904:	b003      	add	sp, #12
 8008906:	4770      	bx	lr
 8008908:	200000d4 	.word	0x200000d4
 800890c:	ffff0208 	.word	0xffff0208

08008910 <memset>:
 8008910:	4402      	add	r2, r0
 8008912:	4603      	mov	r3, r0
 8008914:	4293      	cmp	r3, r2
 8008916:	d100      	bne.n	800891a <memset+0xa>
 8008918:	4770      	bx	lr
 800891a:	f803 1b01 	strb.w	r1, [r3], #1
 800891e:	e7f9      	b.n	8008914 <memset+0x4>

08008920 <strncmp>:
 8008920:	b510      	push	{r4, lr}
 8008922:	b16a      	cbz	r2, 8008940 <strncmp+0x20>
 8008924:	3901      	subs	r1, #1
 8008926:	1884      	adds	r4, r0, r2
 8008928:	f810 2b01 	ldrb.w	r2, [r0], #1
 800892c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008930:	429a      	cmp	r2, r3
 8008932:	d103      	bne.n	800893c <strncmp+0x1c>
 8008934:	42a0      	cmp	r0, r4
 8008936:	d001      	beq.n	800893c <strncmp+0x1c>
 8008938:	2a00      	cmp	r2, #0
 800893a:	d1f5      	bne.n	8008928 <strncmp+0x8>
 800893c:	1ad0      	subs	r0, r2, r3
 800893e:	bd10      	pop	{r4, pc}
 8008940:	4610      	mov	r0, r2
 8008942:	e7fc      	b.n	800893e <strncmp+0x1e>

08008944 <_sbrk_r>:
 8008944:	b538      	push	{r3, r4, r5, lr}
 8008946:	4d06      	ldr	r5, [pc, #24]	; (8008960 <_sbrk_r+0x1c>)
 8008948:	2300      	movs	r3, #0
 800894a:	4604      	mov	r4, r0
 800894c:	4608      	mov	r0, r1
 800894e:	602b      	str	r3, [r5, #0]
 8008950:	f7f9 fe0c 	bl	800256c <_sbrk>
 8008954:	1c43      	adds	r3, r0, #1
 8008956:	d102      	bne.n	800895e <_sbrk_r+0x1a>
 8008958:	682b      	ldr	r3, [r5, #0]
 800895a:	b103      	cbz	r3, 800895e <_sbrk_r+0x1a>
 800895c:	6023      	str	r3, [r4, #0]
 800895e:	bd38      	pop	{r3, r4, r5, pc}
 8008960:	20000924 	.word	0x20000924

08008964 <__errno>:
 8008964:	4b01      	ldr	r3, [pc, #4]	; (800896c <__errno+0x8>)
 8008966:	6818      	ldr	r0, [r3, #0]
 8008968:	4770      	bx	lr
 800896a:	bf00      	nop
 800896c:	200000d4 	.word	0x200000d4

08008970 <__libc_init_array>:
 8008970:	b570      	push	{r4, r5, r6, lr}
 8008972:	4d0d      	ldr	r5, [pc, #52]	; (80089a8 <__libc_init_array+0x38>)
 8008974:	4c0d      	ldr	r4, [pc, #52]	; (80089ac <__libc_init_array+0x3c>)
 8008976:	1b64      	subs	r4, r4, r5
 8008978:	10a4      	asrs	r4, r4, #2
 800897a:	2600      	movs	r6, #0
 800897c:	42a6      	cmp	r6, r4
 800897e:	d109      	bne.n	8008994 <__libc_init_array+0x24>
 8008980:	4d0b      	ldr	r5, [pc, #44]	; (80089b0 <__libc_init_array+0x40>)
 8008982:	4c0c      	ldr	r4, [pc, #48]	; (80089b4 <__libc_init_array+0x44>)
 8008984:	f001 fbf0 	bl	800a168 <_init>
 8008988:	1b64      	subs	r4, r4, r5
 800898a:	10a4      	asrs	r4, r4, #2
 800898c:	2600      	movs	r6, #0
 800898e:	42a6      	cmp	r6, r4
 8008990:	d105      	bne.n	800899e <__libc_init_array+0x2e>
 8008992:	bd70      	pop	{r4, r5, r6, pc}
 8008994:	f855 3b04 	ldr.w	r3, [r5], #4
 8008998:	4798      	blx	r3
 800899a:	3601      	adds	r6, #1
 800899c:	e7ee      	b.n	800897c <__libc_init_array+0xc>
 800899e:	f855 3b04 	ldr.w	r3, [r5], #4
 80089a2:	4798      	blx	r3
 80089a4:	3601      	adds	r6, #1
 80089a6:	e7f2      	b.n	800898e <__libc_init_array+0x1e>
 80089a8:	0800a430 	.word	0x0800a430
 80089ac:	0800a430 	.word	0x0800a430
 80089b0:	0800a430 	.word	0x0800a430
 80089b4:	0800a434 	.word	0x0800a434

080089b8 <__retarget_lock_acquire_recursive>:
 80089b8:	4770      	bx	lr

080089ba <__retarget_lock_release_recursive>:
 80089ba:	4770      	bx	lr

080089bc <_free_r>:
 80089bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80089be:	2900      	cmp	r1, #0
 80089c0:	d044      	beq.n	8008a4c <_free_r+0x90>
 80089c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089c6:	9001      	str	r0, [sp, #4]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	f1a1 0404 	sub.w	r4, r1, #4
 80089ce:	bfb8      	it	lt
 80089d0:	18e4      	addlt	r4, r4, r3
 80089d2:	f7ff ff71 	bl	80088b8 <__malloc_lock>
 80089d6:	4a1e      	ldr	r2, [pc, #120]	; (8008a50 <_free_r+0x94>)
 80089d8:	9801      	ldr	r0, [sp, #4]
 80089da:	6813      	ldr	r3, [r2, #0]
 80089dc:	b933      	cbnz	r3, 80089ec <_free_r+0x30>
 80089de:	6063      	str	r3, [r4, #4]
 80089e0:	6014      	str	r4, [r2, #0]
 80089e2:	b003      	add	sp, #12
 80089e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80089e8:	f7ff bf6c 	b.w	80088c4 <__malloc_unlock>
 80089ec:	42a3      	cmp	r3, r4
 80089ee:	d908      	bls.n	8008a02 <_free_r+0x46>
 80089f0:	6825      	ldr	r5, [r4, #0]
 80089f2:	1961      	adds	r1, r4, r5
 80089f4:	428b      	cmp	r3, r1
 80089f6:	bf01      	itttt	eq
 80089f8:	6819      	ldreq	r1, [r3, #0]
 80089fa:	685b      	ldreq	r3, [r3, #4]
 80089fc:	1949      	addeq	r1, r1, r5
 80089fe:	6021      	streq	r1, [r4, #0]
 8008a00:	e7ed      	b.n	80089de <_free_r+0x22>
 8008a02:	461a      	mov	r2, r3
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	b10b      	cbz	r3, 8008a0c <_free_r+0x50>
 8008a08:	42a3      	cmp	r3, r4
 8008a0a:	d9fa      	bls.n	8008a02 <_free_r+0x46>
 8008a0c:	6811      	ldr	r1, [r2, #0]
 8008a0e:	1855      	adds	r5, r2, r1
 8008a10:	42a5      	cmp	r5, r4
 8008a12:	d10b      	bne.n	8008a2c <_free_r+0x70>
 8008a14:	6824      	ldr	r4, [r4, #0]
 8008a16:	4421      	add	r1, r4
 8008a18:	1854      	adds	r4, r2, r1
 8008a1a:	42a3      	cmp	r3, r4
 8008a1c:	6011      	str	r1, [r2, #0]
 8008a1e:	d1e0      	bne.n	80089e2 <_free_r+0x26>
 8008a20:	681c      	ldr	r4, [r3, #0]
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	6053      	str	r3, [r2, #4]
 8008a26:	440c      	add	r4, r1
 8008a28:	6014      	str	r4, [r2, #0]
 8008a2a:	e7da      	b.n	80089e2 <_free_r+0x26>
 8008a2c:	d902      	bls.n	8008a34 <_free_r+0x78>
 8008a2e:	230c      	movs	r3, #12
 8008a30:	6003      	str	r3, [r0, #0]
 8008a32:	e7d6      	b.n	80089e2 <_free_r+0x26>
 8008a34:	6825      	ldr	r5, [r4, #0]
 8008a36:	1961      	adds	r1, r4, r5
 8008a38:	428b      	cmp	r3, r1
 8008a3a:	bf04      	itt	eq
 8008a3c:	6819      	ldreq	r1, [r3, #0]
 8008a3e:	685b      	ldreq	r3, [r3, #4]
 8008a40:	6063      	str	r3, [r4, #4]
 8008a42:	bf04      	itt	eq
 8008a44:	1949      	addeq	r1, r1, r5
 8008a46:	6021      	streq	r1, [r4, #0]
 8008a48:	6054      	str	r4, [r2, #4]
 8008a4a:	e7ca      	b.n	80089e2 <_free_r+0x26>
 8008a4c:	b003      	add	sp, #12
 8008a4e:	bd30      	pop	{r4, r5, pc}
 8008a50:	200007e4 	.word	0x200007e4

08008a54 <__ssputs_r>:
 8008a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a58:	688e      	ldr	r6, [r1, #8]
 8008a5a:	461f      	mov	r7, r3
 8008a5c:	42be      	cmp	r6, r7
 8008a5e:	680b      	ldr	r3, [r1, #0]
 8008a60:	4682      	mov	sl, r0
 8008a62:	460c      	mov	r4, r1
 8008a64:	4690      	mov	r8, r2
 8008a66:	d82c      	bhi.n	8008ac2 <__ssputs_r+0x6e>
 8008a68:	898a      	ldrh	r2, [r1, #12]
 8008a6a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a6e:	d026      	beq.n	8008abe <__ssputs_r+0x6a>
 8008a70:	6965      	ldr	r5, [r4, #20]
 8008a72:	6909      	ldr	r1, [r1, #16]
 8008a74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a78:	eba3 0901 	sub.w	r9, r3, r1
 8008a7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a80:	1c7b      	adds	r3, r7, #1
 8008a82:	444b      	add	r3, r9
 8008a84:	106d      	asrs	r5, r5, #1
 8008a86:	429d      	cmp	r5, r3
 8008a88:	bf38      	it	cc
 8008a8a:	461d      	movcc	r5, r3
 8008a8c:	0553      	lsls	r3, r2, #21
 8008a8e:	d527      	bpl.n	8008ae0 <__ssputs_r+0x8c>
 8008a90:	4629      	mov	r1, r5
 8008a92:	f7ff fe91 	bl	80087b8 <_malloc_r>
 8008a96:	4606      	mov	r6, r0
 8008a98:	b360      	cbz	r0, 8008af4 <__ssputs_r+0xa0>
 8008a9a:	6921      	ldr	r1, [r4, #16]
 8008a9c:	464a      	mov	r2, r9
 8008a9e:	f000 fadb 	bl	8009058 <memcpy>
 8008aa2:	89a3      	ldrh	r3, [r4, #12]
 8008aa4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008aa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008aac:	81a3      	strh	r3, [r4, #12]
 8008aae:	6126      	str	r6, [r4, #16]
 8008ab0:	6165      	str	r5, [r4, #20]
 8008ab2:	444e      	add	r6, r9
 8008ab4:	eba5 0509 	sub.w	r5, r5, r9
 8008ab8:	6026      	str	r6, [r4, #0]
 8008aba:	60a5      	str	r5, [r4, #8]
 8008abc:	463e      	mov	r6, r7
 8008abe:	42be      	cmp	r6, r7
 8008ac0:	d900      	bls.n	8008ac4 <__ssputs_r+0x70>
 8008ac2:	463e      	mov	r6, r7
 8008ac4:	6820      	ldr	r0, [r4, #0]
 8008ac6:	4632      	mov	r2, r6
 8008ac8:	4641      	mov	r1, r8
 8008aca:	f000 faab 	bl	8009024 <memmove>
 8008ace:	68a3      	ldr	r3, [r4, #8]
 8008ad0:	1b9b      	subs	r3, r3, r6
 8008ad2:	60a3      	str	r3, [r4, #8]
 8008ad4:	6823      	ldr	r3, [r4, #0]
 8008ad6:	4433      	add	r3, r6
 8008ad8:	6023      	str	r3, [r4, #0]
 8008ada:	2000      	movs	r0, #0
 8008adc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ae0:	462a      	mov	r2, r5
 8008ae2:	f000 fac7 	bl	8009074 <_realloc_r>
 8008ae6:	4606      	mov	r6, r0
 8008ae8:	2800      	cmp	r0, #0
 8008aea:	d1e0      	bne.n	8008aae <__ssputs_r+0x5a>
 8008aec:	6921      	ldr	r1, [r4, #16]
 8008aee:	4650      	mov	r0, sl
 8008af0:	f7ff ff64 	bl	80089bc <_free_r>
 8008af4:	230c      	movs	r3, #12
 8008af6:	f8ca 3000 	str.w	r3, [sl]
 8008afa:	89a3      	ldrh	r3, [r4, #12]
 8008afc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b00:	81a3      	strh	r3, [r4, #12]
 8008b02:	f04f 30ff 	mov.w	r0, #4294967295
 8008b06:	e7e9      	b.n	8008adc <__ssputs_r+0x88>

08008b08 <_svfiprintf_r>:
 8008b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b0c:	4698      	mov	r8, r3
 8008b0e:	898b      	ldrh	r3, [r1, #12]
 8008b10:	061b      	lsls	r3, r3, #24
 8008b12:	b09d      	sub	sp, #116	; 0x74
 8008b14:	4607      	mov	r7, r0
 8008b16:	460d      	mov	r5, r1
 8008b18:	4614      	mov	r4, r2
 8008b1a:	d50e      	bpl.n	8008b3a <_svfiprintf_r+0x32>
 8008b1c:	690b      	ldr	r3, [r1, #16]
 8008b1e:	b963      	cbnz	r3, 8008b3a <_svfiprintf_r+0x32>
 8008b20:	2140      	movs	r1, #64	; 0x40
 8008b22:	f7ff fe49 	bl	80087b8 <_malloc_r>
 8008b26:	6028      	str	r0, [r5, #0]
 8008b28:	6128      	str	r0, [r5, #16]
 8008b2a:	b920      	cbnz	r0, 8008b36 <_svfiprintf_r+0x2e>
 8008b2c:	230c      	movs	r3, #12
 8008b2e:	603b      	str	r3, [r7, #0]
 8008b30:	f04f 30ff 	mov.w	r0, #4294967295
 8008b34:	e0d0      	b.n	8008cd8 <_svfiprintf_r+0x1d0>
 8008b36:	2340      	movs	r3, #64	; 0x40
 8008b38:	616b      	str	r3, [r5, #20]
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b3e:	2320      	movs	r3, #32
 8008b40:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b44:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b48:	2330      	movs	r3, #48	; 0x30
 8008b4a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008cf0 <_svfiprintf_r+0x1e8>
 8008b4e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b52:	f04f 0901 	mov.w	r9, #1
 8008b56:	4623      	mov	r3, r4
 8008b58:	469a      	mov	sl, r3
 8008b5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b5e:	b10a      	cbz	r2, 8008b64 <_svfiprintf_r+0x5c>
 8008b60:	2a25      	cmp	r2, #37	; 0x25
 8008b62:	d1f9      	bne.n	8008b58 <_svfiprintf_r+0x50>
 8008b64:	ebba 0b04 	subs.w	fp, sl, r4
 8008b68:	d00b      	beq.n	8008b82 <_svfiprintf_r+0x7a>
 8008b6a:	465b      	mov	r3, fp
 8008b6c:	4622      	mov	r2, r4
 8008b6e:	4629      	mov	r1, r5
 8008b70:	4638      	mov	r0, r7
 8008b72:	f7ff ff6f 	bl	8008a54 <__ssputs_r>
 8008b76:	3001      	adds	r0, #1
 8008b78:	f000 80a9 	beq.w	8008cce <_svfiprintf_r+0x1c6>
 8008b7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b7e:	445a      	add	r2, fp
 8008b80:	9209      	str	r2, [sp, #36]	; 0x24
 8008b82:	f89a 3000 	ldrb.w	r3, [sl]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	f000 80a1 	beq.w	8008cce <_svfiprintf_r+0x1c6>
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	f04f 32ff 	mov.w	r2, #4294967295
 8008b92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b96:	f10a 0a01 	add.w	sl, sl, #1
 8008b9a:	9304      	str	r3, [sp, #16]
 8008b9c:	9307      	str	r3, [sp, #28]
 8008b9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ba2:	931a      	str	r3, [sp, #104]	; 0x68
 8008ba4:	4654      	mov	r4, sl
 8008ba6:	2205      	movs	r2, #5
 8008ba8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bac:	4850      	ldr	r0, [pc, #320]	; (8008cf0 <_svfiprintf_r+0x1e8>)
 8008bae:	f7f7 fb0f 	bl	80001d0 <memchr>
 8008bb2:	9a04      	ldr	r2, [sp, #16]
 8008bb4:	b9d8      	cbnz	r0, 8008bee <_svfiprintf_r+0xe6>
 8008bb6:	06d0      	lsls	r0, r2, #27
 8008bb8:	bf44      	itt	mi
 8008bba:	2320      	movmi	r3, #32
 8008bbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bc0:	0711      	lsls	r1, r2, #28
 8008bc2:	bf44      	itt	mi
 8008bc4:	232b      	movmi	r3, #43	; 0x2b
 8008bc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bca:	f89a 3000 	ldrb.w	r3, [sl]
 8008bce:	2b2a      	cmp	r3, #42	; 0x2a
 8008bd0:	d015      	beq.n	8008bfe <_svfiprintf_r+0xf6>
 8008bd2:	9a07      	ldr	r2, [sp, #28]
 8008bd4:	4654      	mov	r4, sl
 8008bd6:	2000      	movs	r0, #0
 8008bd8:	f04f 0c0a 	mov.w	ip, #10
 8008bdc:	4621      	mov	r1, r4
 8008bde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008be2:	3b30      	subs	r3, #48	; 0x30
 8008be4:	2b09      	cmp	r3, #9
 8008be6:	d94d      	bls.n	8008c84 <_svfiprintf_r+0x17c>
 8008be8:	b1b0      	cbz	r0, 8008c18 <_svfiprintf_r+0x110>
 8008bea:	9207      	str	r2, [sp, #28]
 8008bec:	e014      	b.n	8008c18 <_svfiprintf_r+0x110>
 8008bee:	eba0 0308 	sub.w	r3, r0, r8
 8008bf2:	fa09 f303 	lsl.w	r3, r9, r3
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	9304      	str	r3, [sp, #16]
 8008bfa:	46a2      	mov	sl, r4
 8008bfc:	e7d2      	b.n	8008ba4 <_svfiprintf_r+0x9c>
 8008bfe:	9b03      	ldr	r3, [sp, #12]
 8008c00:	1d19      	adds	r1, r3, #4
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	9103      	str	r1, [sp, #12]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	bfbb      	ittet	lt
 8008c0a:	425b      	neglt	r3, r3
 8008c0c:	f042 0202 	orrlt.w	r2, r2, #2
 8008c10:	9307      	strge	r3, [sp, #28]
 8008c12:	9307      	strlt	r3, [sp, #28]
 8008c14:	bfb8      	it	lt
 8008c16:	9204      	strlt	r2, [sp, #16]
 8008c18:	7823      	ldrb	r3, [r4, #0]
 8008c1a:	2b2e      	cmp	r3, #46	; 0x2e
 8008c1c:	d10c      	bne.n	8008c38 <_svfiprintf_r+0x130>
 8008c1e:	7863      	ldrb	r3, [r4, #1]
 8008c20:	2b2a      	cmp	r3, #42	; 0x2a
 8008c22:	d134      	bne.n	8008c8e <_svfiprintf_r+0x186>
 8008c24:	9b03      	ldr	r3, [sp, #12]
 8008c26:	1d1a      	adds	r2, r3, #4
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	9203      	str	r2, [sp, #12]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	bfb8      	it	lt
 8008c30:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c34:	3402      	adds	r4, #2
 8008c36:	9305      	str	r3, [sp, #20]
 8008c38:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008d00 <_svfiprintf_r+0x1f8>
 8008c3c:	7821      	ldrb	r1, [r4, #0]
 8008c3e:	2203      	movs	r2, #3
 8008c40:	4650      	mov	r0, sl
 8008c42:	f7f7 fac5 	bl	80001d0 <memchr>
 8008c46:	b138      	cbz	r0, 8008c58 <_svfiprintf_r+0x150>
 8008c48:	9b04      	ldr	r3, [sp, #16]
 8008c4a:	eba0 000a 	sub.w	r0, r0, sl
 8008c4e:	2240      	movs	r2, #64	; 0x40
 8008c50:	4082      	lsls	r2, r0
 8008c52:	4313      	orrs	r3, r2
 8008c54:	3401      	adds	r4, #1
 8008c56:	9304      	str	r3, [sp, #16]
 8008c58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c5c:	4825      	ldr	r0, [pc, #148]	; (8008cf4 <_svfiprintf_r+0x1ec>)
 8008c5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c62:	2206      	movs	r2, #6
 8008c64:	f7f7 fab4 	bl	80001d0 <memchr>
 8008c68:	2800      	cmp	r0, #0
 8008c6a:	d038      	beq.n	8008cde <_svfiprintf_r+0x1d6>
 8008c6c:	4b22      	ldr	r3, [pc, #136]	; (8008cf8 <_svfiprintf_r+0x1f0>)
 8008c6e:	bb1b      	cbnz	r3, 8008cb8 <_svfiprintf_r+0x1b0>
 8008c70:	9b03      	ldr	r3, [sp, #12]
 8008c72:	3307      	adds	r3, #7
 8008c74:	f023 0307 	bic.w	r3, r3, #7
 8008c78:	3308      	adds	r3, #8
 8008c7a:	9303      	str	r3, [sp, #12]
 8008c7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c7e:	4433      	add	r3, r6
 8008c80:	9309      	str	r3, [sp, #36]	; 0x24
 8008c82:	e768      	b.n	8008b56 <_svfiprintf_r+0x4e>
 8008c84:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c88:	460c      	mov	r4, r1
 8008c8a:	2001      	movs	r0, #1
 8008c8c:	e7a6      	b.n	8008bdc <_svfiprintf_r+0xd4>
 8008c8e:	2300      	movs	r3, #0
 8008c90:	3401      	adds	r4, #1
 8008c92:	9305      	str	r3, [sp, #20]
 8008c94:	4619      	mov	r1, r3
 8008c96:	f04f 0c0a 	mov.w	ip, #10
 8008c9a:	4620      	mov	r0, r4
 8008c9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ca0:	3a30      	subs	r2, #48	; 0x30
 8008ca2:	2a09      	cmp	r2, #9
 8008ca4:	d903      	bls.n	8008cae <_svfiprintf_r+0x1a6>
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d0c6      	beq.n	8008c38 <_svfiprintf_r+0x130>
 8008caa:	9105      	str	r1, [sp, #20]
 8008cac:	e7c4      	b.n	8008c38 <_svfiprintf_r+0x130>
 8008cae:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cb2:	4604      	mov	r4, r0
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	e7f0      	b.n	8008c9a <_svfiprintf_r+0x192>
 8008cb8:	ab03      	add	r3, sp, #12
 8008cba:	9300      	str	r3, [sp, #0]
 8008cbc:	462a      	mov	r2, r5
 8008cbe:	4b0f      	ldr	r3, [pc, #60]	; (8008cfc <_svfiprintf_r+0x1f4>)
 8008cc0:	a904      	add	r1, sp, #16
 8008cc2:	4638      	mov	r0, r7
 8008cc4:	f3af 8000 	nop.w
 8008cc8:	1c42      	adds	r2, r0, #1
 8008cca:	4606      	mov	r6, r0
 8008ccc:	d1d6      	bne.n	8008c7c <_svfiprintf_r+0x174>
 8008cce:	89ab      	ldrh	r3, [r5, #12]
 8008cd0:	065b      	lsls	r3, r3, #25
 8008cd2:	f53f af2d 	bmi.w	8008b30 <_svfiprintf_r+0x28>
 8008cd6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cd8:	b01d      	add	sp, #116	; 0x74
 8008cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cde:	ab03      	add	r3, sp, #12
 8008ce0:	9300      	str	r3, [sp, #0]
 8008ce2:	462a      	mov	r2, r5
 8008ce4:	4b05      	ldr	r3, [pc, #20]	; (8008cfc <_svfiprintf_r+0x1f4>)
 8008ce6:	a904      	add	r1, sp, #16
 8008ce8:	4638      	mov	r0, r7
 8008cea:	f000 f879 	bl	8008de0 <_printf_i>
 8008cee:	e7eb      	b.n	8008cc8 <_svfiprintf_r+0x1c0>
 8008cf0:	0800a220 	.word	0x0800a220
 8008cf4:	0800a22a 	.word	0x0800a22a
 8008cf8:	00000000 	.word	0x00000000
 8008cfc:	08008a55 	.word	0x08008a55
 8008d00:	0800a226 	.word	0x0800a226

08008d04 <_printf_common>:
 8008d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d08:	4616      	mov	r6, r2
 8008d0a:	4699      	mov	r9, r3
 8008d0c:	688a      	ldr	r2, [r1, #8]
 8008d0e:	690b      	ldr	r3, [r1, #16]
 8008d10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d14:	4293      	cmp	r3, r2
 8008d16:	bfb8      	it	lt
 8008d18:	4613      	movlt	r3, r2
 8008d1a:	6033      	str	r3, [r6, #0]
 8008d1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d20:	4607      	mov	r7, r0
 8008d22:	460c      	mov	r4, r1
 8008d24:	b10a      	cbz	r2, 8008d2a <_printf_common+0x26>
 8008d26:	3301      	adds	r3, #1
 8008d28:	6033      	str	r3, [r6, #0]
 8008d2a:	6823      	ldr	r3, [r4, #0]
 8008d2c:	0699      	lsls	r1, r3, #26
 8008d2e:	bf42      	ittt	mi
 8008d30:	6833      	ldrmi	r3, [r6, #0]
 8008d32:	3302      	addmi	r3, #2
 8008d34:	6033      	strmi	r3, [r6, #0]
 8008d36:	6825      	ldr	r5, [r4, #0]
 8008d38:	f015 0506 	ands.w	r5, r5, #6
 8008d3c:	d106      	bne.n	8008d4c <_printf_common+0x48>
 8008d3e:	f104 0a19 	add.w	sl, r4, #25
 8008d42:	68e3      	ldr	r3, [r4, #12]
 8008d44:	6832      	ldr	r2, [r6, #0]
 8008d46:	1a9b      	subs	r3, r3, r2
 8008d48:	42ab      	cmp	r3, r5
 8008d4a:	dc26      	bgt.n	8008d9a <_printf_common+0x96>
 8008d4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008d50:	1e13      	subs	r3, r2, #0
 8008d52:	6822      	ldr	r2, [r4, #0]
 8008d54:	bf18      	it	ne
 8008d56:	2301      	movne	r3, #1
 8008d58:	0692      	lsls	r2, r2, #26
 8008d5a:	d42b      	bmi.n	8008db4 <_printf_common+0xb0>
 8008d5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008d60:	4649      	mov	r1, r9
 8008d62:	4638      	mov	r0, r7
 8008d64:	47c0      	blx	r8
 8008d66:	3001      	adds	r0, #1
 8008d68:	d01e      	beq.n	8008da8 <_printf_common+0xa4>
 8008d6a:	6823      	ldr	r3, [r4, #0]
 8008d6c:	6922      	ldr	r2, [r4, #16]
 8008d6e:	f003 0306 	and.w	r3, r3, #6
 8008d72:	2b04      	cmp	r3, #4
 8008d74:	bf02      	ittt	eq
 8008d76:	68e5      	ldreq	r5, [r4, #12]
 8008d78:	6833      	ldreq	r3, [r6, #0]
 8008d7a:	1aed      	subeq	r5, r5, r3
 8008d7c:	68a3      	ldr	r3, [r4, #8]
 8008d7e:	bf0c      	ite	eq
 8008d80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d84:	2500      	movne	r5, #0
 8008d86:	4293      	cmp	r3, r2
 8008d88:	bfc4      	itt	gt
 8008d8a:	1a9b      	subgt	r3, r3, r2
 8008d8c:	18ed      	addgt	r5, r5, r3
 8008d8e:	2600      	movs	r6, #0
 8008d90:	341a      	adds	r4, #26
 8008d92:	42b5      	cmp	r5, r6
 8008d94:	d11a      	bne.n	8008dcc <_printf_common+0xc8>
 8008d96:	2000      	movs	r0, #0
 8008d98:	e008      	b.n	8008dac <_printf_common+0xa8>
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	4652      	mov	r2, sl
 8008d9e:	4649      	mov	r1, r9
 8008da0:	4638      	mov	r0, r7
 8008da2:	47c0      	blx	r8
 8008da4:	3001      	adds	r0, #1
 8008da6:	d103      	bne.n	8008db0 <_printf_common+0xac>
 8008da8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008db0:	3501      	adds	r5, #1
 8008db2:	e7c6      	b.n	8008d42 <_printf_common+0x3e>
 8008db4:	18e1      	adds	r1, r4, r3
 8008db6:	1c5a      	adds	r2, r3, #1
 8008db8:	2030      	movs	r0, #48	; 0x30
 8008dba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008dbe:	4422      	add	r2, r4
 8008dc0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008dc4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008dc8:	3302      	adds	r3, #2
 8008dca:	e7c7      	b.n	8008d5c <_printf_common+0x58>
 8008dcc:	2301      	movs	r3, #1
 8008dce:	4622      	mov	r2, r4
 8008dd0:	4649      	mov	r1, r9
 8008dd2:	4638      	mov	r0, r7
 8008dd4:	47c0      	blx	r8
 8008dd6:	3001      	adds	r0, #1
 8008dd8:	d0e6      	beq.n	8008da8 <_printf_common+0xa4>
 8008dda:	3601      	adds	r6, #1
 8008ddc:	e7d9      	b.n	8008d92 <_printf_common+0x8e>
	...

08008de0 <_printf_i>:
 8008de0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008de4:	7e0f      	ldrb	r7, [r1, #24]
 8008de6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008de8:	2f78      	cmp	r7, #120	; 0x78
 8008dea:	4691      	mov	r9, r2
 8008dec:	4680      	mov	r8, r0
 8008dee:	460c      	mov	r4, r1
 8008df0:	469a      	mov	sl, r3
 8008df2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008df6:	d807      	bhi.n	8008e08 <_printf_i+0x28>
 8008df8:	2f62      	cmp	r7, #98	; 0x62
 8008dfa:	d80a      	bhi.n	8008e12 <_printf_i+0x32>
 8008dfc:	2f00      	cmp	r7, #0
 8008dfe:	f000 80d4 	beq.w	8008faa <_printf_i+0x1ca>
 8008e02:	2f58      	cmp	r7, #88	; 0x58
 8008e04:	f000 80c0 	beq.w	8008f88 <_printf_i+0x1a8>
 8008e08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008e10:	e03a      	b.n	8008e88 <_printf_i+0xa8>
 8008e12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008e16:	2b15      	cmp	r3, #21
 8008e18:	d8f6      	bhi.n	8008e08 <_printf_i+0x28>
 8008e1a:	a101      	add	r1, pc, #4	; (adr r1, 8008e20 <_printf_i+0x40>)
 8008e1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e20:	08008e79 	.word	0x08008e79
 8008e24:	08008e8d 	.word	0x08008e8d
 8008e28:	08008e09 	.word	0x08008e09
 8008e2c:	08008e09 	.word	0x08008e09
 8008e30:	08008e09 	.word	0x08008e09
 8008e34:	08008e09 	.word	0x08008e09
 8008e38:	08008e8d 	.word	0x08008e8d
 8008e3c:	08008e09 	.word	0x08008e09
 8008e40:	08008e09 	.word	0x08008e09
 8008e44:	08008e09 	.word	0x08008e09
 8008e48:	08008e09 	.word	0x08008e09
 8008e4c:	08008f91 	.word	0x08008f91
 8008e50:	08008eb9 	.word	0x08008eb9
 8008e54:	08008f4b 	.word	0x08008f4b
 8008e58:	08008e09 	.word	0x08008e09
 8008e5c:	08008e09 	.word	0x08008e09
 8008e60:	08008fb3 	.word	0x08008fb3
 8008e64:	08008e09 	.word	0x08008e09
 8008e68:	08008eb9 	.word	0x08008eb9
 8008e6c:	08008e09 	.word	0x08008e09
 8008e70:	08008e09 	.word	0x08008e09
 8008e74:	08008f53 	.word	0x08008f53
 8008e78:	682b      	ldr	r3, [r5, #0]
 8008e7a:	1d1a      	adds	r2, r3, #4
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	602a      	str	r2, [r5, #0]
 8008e80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e88:	2301      	movs	r3, #1
 8008e8a:	e09f      	b.n	8008fcc <_printf_i+0x1ec>
 8008e8c:	6820      	ldr	r0, [r4, #0]
 8008e8e:	682b      	ldr	r3, [r5, #0]
 8008e90:	0607      	lsls	r7, r0, #24
 8008e92:	f103 0104 	add.w	r1, r3, #4
 8008e96:	6029      	str	r1, [r5, #0]
 8008e98:	d501      	bpl.n	8008e9e <_printf_i+0xbe>
 8008e9a:	681e      	ldr	r6, [r3, #0]
 8008e9c:	e003      	b.n	8008ea6 <_printf_i+0xc6>
 8008e9e:	0646      	lsls	r6, r0, #25
 8008ea0:	d5fb      	bpl.n	8008e9a <_printf_i+0xba>
 8008ea2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008ea6:	2e00      	cmp	r6, #0
 8008ea8:	da03      	bge.n	8008eb2 <_printf_i+0xd2>
 8008eaa:	232d      	movs	r3, #45	; 0x2d
 8008eac:	4276      	negs	r6, r6
 8008eae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008eb2:	485a      	ldr	r0, [pc, #360]	; (800901c <_printf_i+0x23c>)
 8008eb4:	230a      	movs	r3, #10
 8008eb6:	e012      	b.n	8008ede <_printf_i+0xfe>
 8008eb8:	682b      	ldr	r3, [r5, #0]
 8008eba:	6820      	ldr	r0, [r4, #0]
 8008ebc:	1d19      	adds	r1, r3, #4
 8008ebe:	6029      	str	r1, [r5, #0]
 8008ec0:	0605      	lsls	r5, r0, #24
 8008ec2:	d501      	bpl.n	8008ec8 <_printf_i+0xe8>
 8008ec4:	681e      	ldr	r6, [r3, #0]
 8008ec6:	e002      	b.n	8008ece <_printf_i+0xee>
 8008ec8:	0641      	lsls	r1, r0, #25
 8008eca:	d5fb      	bpl.n	8008ec4 <_printf_i+0xe4>
 8008ecc:	881e      	ldrh	r6, [r3, #0]
 8008ece:	4853      	ldr	r0, [pc, #332]	; (800901c <_printf_i+0x23c>)
 8008ed0:	2f6f      	cmp	r7, #111	; 0x6f
 8008ed2:	bf0c      	ite	eq
 8008ed4:	2308      	moveq	r3, #8
 8008ed6:	230a      	movne	r3, #10
 8008ed8:	2100      	movs	r1, #0
 8008eda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008ede:	6865      	ldr	r5, [r4, #4]
 8008ee0:	60a5      	str	r5, [r4, #8]
 8008ee2:	2d00      	cmp	r5, #0
 8008ee4:	bfa2      	ittt	ge
 8008ee6:	6821      	ldrge	r1, [r4, #0]
 8008ee8:	f021 0104 	bicge.w	r1, r1, #4
 8008eec:	6021      	strge	r1, [r4, #0]
 8008eee:	b90e      	cbnz	r6, 8008ef4 <_printf_i+0x114>
 8008ef0:	2d00      	cmp	r5, #0
 8008ef2:	d04b      	beq.n	8008f8c <_printf_i+0x1ac>
 8008ef4:	4615      	mov	r5, r2
 8008ef6:	fbb6 f1f3 	udiv	r1, r6, r3
 8008efa:	fb03 6711 	mls	r7, r3, r1, r6
 8008efe:	5dc7      	ldrb	r7, [r0, r7]
 8008f00:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008f04:	4637      	mov	r7, r6
 8008f06:	42bb      	cmp	r3, r7
 8008f08:	460e      	mov	r6, r1
 8008f0a:	d9f4      	bls.n	8008ef6 <_printf_i+0x116>
 8008f0c:	2b08      	cmp	r3, #8
 8008f0e:	d10b      	bne.n	8008f28 <_printf_i+0x148>
 8008f10:	6823      	ldr	r3, [r4, #0]
 8008f12:	07de      	lsls	r6, r3, #31
 8008f14:	d508      	bpl.n	8008f28 <_printf_i+0x148>
 8008f16:	6923      	ldr	r3, [r4, #16]
 8008f18:	6861      	ldr	r1, [r4, #4]
 8008f1a:	4299      	cmp	r1, r3
 8008f1c:	bfde      	ittt	le
 8008f1e:	2330      	movle	r3, #48	; 0x30
 8008f20:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008f24:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008f28:	1b52      	subs	r2, r2, r5
 8008f2a:	6122      	str	r2, [r4, #16]
 8008f2c:	f8cd a000 	str.w	sl, [sp]
 8008f30:	464b      	mov	r3, r9
 8008f32:	aa03      	add	r2, sp, #12
 8008f34:	4621      	mov	r1, r4
 8008f36:	4640      	mov	r0, r8
 8008f38:	f7ff fee4 	bl	8008d04 <_printf_common>
 8008f3c:	3001      	adds	r0, #1
 8008f3e:	d14a      	bne.n	8008fd6 <_printf_i+0x1f6>
 8008f40:	f04f 30ff 	mov.w	r0, #4294967295
 8008f44:	b004      	add	sp, #16
 8008f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f4a:	6823      	ldr	r3, [r4, #0]
 8008f4c:	f043 0320 	orr.w	r3, r3, #32
 8008f50:	6023      	str	r3, [r4, #0]
 8008f52:	4833      	ldr	r0, [pc, #204]	; (8009020 <_printf_i+0x240>)
 8008f54:	2778      	movs	r7, #120	; 0x78
 8008f56:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008f5a:	6823      	ldr	r3, [r4, #0]
 8008f5c:	6829      	ldr	r1, [r5, #0]
 8008f5e:	061f      	lsls	r7, r3, #24
 8008f60:	f851 6b04 	ldr.w	r6, [r1], #4
 8008f64:	d402      	bmi.n	8008f6c <_printf_i+0x18c>
 8008f66:	065f      	lsls	r7, r3, #25
 8008f68:	bf48      	it	mi
 8008f6a:	b2b6      	uxthmi	r6, r6
 8008f6c:	07df      	lsls	r7, r3, #31
 8008f6e:	bf48      	it	mi
 8008f70:	f043 0320 	orrmi.w	r3, r3, #32
 8008f74:	6029      	str	r1, [r5, #0]
 8008f76:	bf48      	it	mi
 8008f78:	6023      	strmi	r3, [r4, #0]
 8008f7a:	b91e      	cbnz	r6, 8008f84 <_printf_i+0x1a4>
 8008f7c:	6823      	ldr	r3, [r4, #0]
 8008f7e:	f023 0320 	bic.w	r3, r3, #32
 8008f82:	6023      	str	r3, [r4, #0]
 8008f84:	2310      	movs	r3, #16
 8008f86:	e7a7      	b.n	8008ed8 <_printf_i+0xf8>
 8008f88:	4824      	ldr	r0, [pc, #144]	; (800901c <_printf_i+0x23c>)
 8008f8a:	e7e4      	b.n	8008f56 <_printf_i+0x176>
 8008f8c:	4615      	mov	r5, r2
 8008f8e:	e7bd      	b.n	8008f0c <_printf_i+0x12c>
 8008f90:	682b      	ldr	r3, [r5, #0]
 8008f92:	6826      	ldr	r6, [r4, #0]
 8008f94:	6961      	ldr	r1, [r4, #20]
 8008f96:	1d18      	adds	r0, r3, #4
 8008f98:	6028      	str	r0, [r5, #0]
 8008f9a:	0635      	lsls	r5, r6, #24
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	d501      	bpl.n	8008fa4 <_printf_i+0x1c4>
 8008fa0:	6019      	str	r1, [r3, #0]
 8008fa2:	e002      	b.n	8008faa <_printf_i+0x1ca>
 8008fa4:	0670      	lsls	r0, r6, #25
 8008fa6:	d5fb      	bpl.n	8008fa0 <_printf_i+0x1c0>
 8008fa8:	8019      	strh	r1, [r3, #0]
 8008faa:	2300      	movs	r3, #0
 8008fac:	6123      	str	r3, [r4, #16]
 8008fae:	4615      	mov	r5, r2
 8008fb0:	e7bc      	b.n	8008f2c <_printf_i+0x14c>
 8008fb2:	682b      	ldr	r3, [r5, #0]
 8008fb4:	1d1a      	adds	r2, r3, #4
 8008fb6:	602a      	str	r2, [r5, #0]
 8008fb8:	681d      	ldr	r5, [r3, #0]
 8008fba:	6862      	ldr	r2, [r4, #4]
 8008fbc:	2100      	movs	r1, #0
 8008fbe:	4628      	mov	r0, r5
 8008fc0:	f7f7 f906 	bl	80001d0 <memchr>
 8008fc4:	b108      	cbz	r0, 8008fca <_printf_i+0x1ea>
 8008fc6:	1b40      	subs	r0, r0, r5
 8008fc8:	6060      	str	r0, [r4, #4]
 8008fca:	6863      	ldr	r3, [r4, #4]
 8008fcc:	6123      	str	r3, [r4, #16]
 8008fce:	2300      	movs	r3, #0
 8008fd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fd4:	e7aa      	b.n	8008f2c <_printf_i+0x14c>
 8008fd6:	6923      	ldr	r3, [r4, #16]
 8008fd8:	462a      	mov	r2, r5
 8008fda:	4649      	mov	r1, r9
 8008fdc:	4640      	mov	r0, r8
 8008fde:	47d0      	blx	sl
 8008fe0:	3001      	adds	r0, #1
 8008fe2:	d0ad      	beq.n	8008f40 <_printf_i+0x160>
 8008fe4:	6823      	ldr	r3, [r4, #0]
 8008fe6:	079b      	lsls	r3, r3, #30
 8008fe8:	d413      	bmi.n	8009012 <_printf_i+0x232>
 8008fea:	68e0      	ldr	r0, [r4, #12]
 8008fec:	9b03      	ldr	r3, [sp, #12]
 8008fee:	4298      	cmp	r0, r3
 8008ff0:	bfb8      	it	lt
 8008ff2:	4618      	movlt	r0, r3
 8008ff4:	e7a6      	b.n	8008f44 <_printf_i+0x164>
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	4632      	mov	r2, r6
 8008ffa:	4649      	mov	r1, r9
 8008ffc:	4640      	mov	r0, r8
 8008ffe:	47d0      	blx	sl
 8009000:	3001      	adds	r0, #1
 8009002:	d09d      	beq.n	8008f40 <_printf_i+0x160>
 8009004:	3501      	adds	r5, #1
 8009006:	68e3      	ldr	r3, [r4, #12]
 8009008:	9903      	ldr	r1, [sp, #12]
 800900a:	1a5b      	subs	r3, r3, r1
 800900c:	42ab      	cmp	r3, r5
 800900e:	dcf2      	bgt.n	8008ff6 <_printf_i+0x216>
 8009010:	e7eb      	b.n	8008fea <_printf_i+0x20a>
 8009012:	2500      	movs	r5, #0
 8009014:	f104 0619 	add.w	r6, r4, #25
 8009018:	e7f5      	b.n	8009006 <_printf_i+0x226>
 800901a:	bf00      	nop
 800901c:	0800a231 	.word	0x0800a231
 8009020:	0800a242 	.word	0x0800a242

08009024 <memmove>:
 8009024:	4288      	cmp	r0, r1
 8009026:	b510      	push	{r4, lr}
 8009028:	eb01 0402 	add.w	r4, r1, r2
 800902c:	d902      	bls.n	8009034 <memmove+0x10>
 800902e:	4284      	cmp	r4, r0
 8009030:	4623      	mov	r3, r4
 8009032:	d807      	bhi.n	8009044 <memmove+0x20>
 8009034:	1e43      	subs	r3, r0, #1
 8009036:	42a1      	cmp	r1, r4
 8009038:	d008      	beq.n	800904c <memmove+0x28>
 800903a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800903e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009042:	e7f8      	b.n	8009036 <memmove+0x12>
 8009044:	4402      	add	r2, r0
 8009046:	4601      	mov	r1, r0
 8009048:	428a      	cmp	r2, r1
 800904a:	d100      	bne.n	800904e <memmove+0x2a>
 800904c:	bd10      	pop	{r4, pc}
 800904e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009052:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009056:	e7f7      	b.n	8009048 <memmove+0x24>

08009058 <memcpy>:
 8009058:	440a      	add	r2, r1
 800905a:	4291      	cmp	r1, r2
 800905c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009060:	d100      	bne.n	8009064 <memcpy+0xc>
 8009062:	4770      	bx	lr
 8009064:	b510      	push	{r4, lr}
 8009066:	f811 4b01 	ldrb.w	r4, [r1], #1
 800906a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800906e:	4291      	cmp	r1, r2
 8009070:	d1f9      	bne.n	8009066 <memcpy+0xe>
 8009072:	bd10      	pop	{r4, pc}

08009074 <_realloc_r>:
 8009074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009078:	4680      	mov	r8, r0
 800907a:	4614      	mov	r4, r2
 800907c:	460e      	mov	r6, r1
 800907e:	b921      	cbnz	r1, 800908a <_realloc_r+0x16>
 8009080:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009084:	4611      	mov	r1, r2
 8009086:	f7ff bb97 	b.w	80087b8 <_malloc_r>
 800908a:	b92a      	cbnz	r2, 8009098 <_realloc_r+0x24>
 800908c:	f7ff fc96 	bl	80089bc <_free_r>
 8009090:	4625      	mov	r5, r4
 8009092:	4628      	mov	r0, r5
 8009094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009098:	f000 f81b 	bl	80090d2 <_malloc_usable_size_r>
 800909c:	4284      	cmp	r4, r0
 800909e:	4607      	mov	r7, r0
 80090a0:	d802      	bhi.n	80090a8 <_realloc_r+0x34>
 80090a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80090a6:	d812      	bhi.n	80090ce <_realloc_r+0x5a>
 80090a8:	4621      	mov	r1, r4
 80090aa:	4640      	mov	r0, r8
 80090ac:	f7ff fb84 	bl	80087b8 <_malloc_r>
 80090b0:	4605      	mov	r5, r0
 80090b2:	2800      	cmp	r0, #0
 80090b4:	d0ed      	beq.n	8009092 <_realloc_r+0x1e>
 80090b6:	42bc      	cmp	r4, r7
 80090b8:	4622      	mov	r2, r4
 80090ba:	4631      	mov	r1, r6
 80090bc:	bf28      	it	cs
 80090be:	463a      	movcs	r2, r7
 80090c0:	f7ff ffca 	bl	8009058 <memcpy>
 80090c4:	4631      	mov	r1, r6
 80090c6:	4640      	mov	r0, r8
 80090c8:	f7ff fc78 	bl	80089bc <_free_r>
 80090cc:	e7e1      	b.n	8009092 <_realloc_r+0x1e>
 80090ce:	4635      	mov	r5, r6
 80090d0:	e7df      	b.n	8009092 <_realloc_r+0x1e>

080090d2 <_malloc_usable_size_r>:
 80090d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090d6:	1f18      	subs	r0, r3, #4
 80090d8:	2b00      	cmp	r3, #0
 80090da:	bfbc      	itt	lt
 80090dc:	580b      	ldrlt	r3, [r1, r0]
 80090de:	18c0      	addlt	r0, r0, r3
 80090e0:	4770      	bx	lr
 80090e2:	0000      	movs	r0, r0
 80090e4:	0000      	movs	r0, r0
	...

080090e8 <sin>:
 80090e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80090ea:	ec53 2b10 	vmov	r2, r3, d0
 80090ee:	4828      	ldr	r0, [pc, #160]	; (8009190 <sin+0xa8>)
 80090f0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80090f4:	4281      	cmp	r1, r0
 80090f6:	dc07      	bgt.n	8009108 <sin+0x20>
 80090f8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8009188 <sin+0xa0>
 80090fc:	2000      	movs	r0, #0
 80090fe:	b005      	add	sp, #20
 8009100:	f85d eb04 	ldr.w	lr, [sp], #4
 8009104:	f000 b910 	b.w	8009328 <__kernel_sin>
 8009108:	4822      	ldr	r0, [pc, #136]	; (8009194 <sin+0xac>)
 800910a:	4281      	cmp	r1, r0
 800910c:	dd09      	ble.n	8009122 <sin+0x3a>
 800910e:	ee10 0a10 	vmov	r0, s0
 8009112:	4619      	mov	r1, r3
 8009114:	f7f7 f8b0 	bl	8000278 <__aeabi_dsub>
 8009118:	ec41 0b10 	vmov	d0, r0, r1
 800911c:	b005      	add	sp, #20
 800911e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009122:	4668      	mov	r0, sp
 8009124:	f000 f9c0 	bl	80094a8 <__ieee754_rem_pio2>
 8009128:	f000 0003 	and.w	r0, r0, #3
 800912c:	2801      	cmp	r0, #1
 800912e:	d00c      	beq.n	800914a <sin+0x62>
 8009130:	2802      	cmp	r0, #2
 8009132:	d011      	beq.n	8009158 <sin+0x70>
 8009134:	b9f0      	cbnz	r0, 8009174 <sin+0x8c>
 8009136:	ed9d 1b02 	vldr	d1, [sp, #8]
 800913a:	ed9d 0b00 	vldr	d0, [sp]
 800913e:	2001      	movs	r0, #1
 8009140:	f000 f8f2 	bl	8009328 <__kernel_sin>
 8009144:	ec51 0b10 	vmov	r0, r1, d0
 8009148:	e7e6      	b.n	8009118 <sin+0x30>
 800914a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800914e:	ed9d 0b00 	vldr	d0, [sp]
 8009152:	f000 f821 	bl	8009198 <__kernel_cos>
 8009156:	e7f5      	b.n	8009144 <sin+0x5c>
 8009158:	ed9d 1b02 	vldr	d1, [sp, #8]
 800915c:	ed9d 0b00 	vldr	d0, [sp]
 8009160:	2001      	movs	r0, #1
 8009162:	f000 f8e1 	bl	8009328 <__kernel_sin>
 8009166:	ec53 2b10 	vmov	r2, r3, d0
 800916a:	ee10 0a10 	vmov	r0, s0
 800916e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009172:	e7d1      	b.n	8009118 <sin+0x30>
 8009174:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009178:	ed9d 0b00 	vldr	d0, [sp]
 800917c:	f000 f80c 	bl	8009198 <__kernel_cos>
 8009180:	e7f1      	b.n	8009166 <sin+0x7e>
 8009182:	bf00      	nop
 8009184:	f3af 8000 	nop.w
	...
 8009190:	3fe921fb 	.word	0x3fe921fb
 8009194:	7fefffff 	.word	0x7fefffff

08009198 <__kernel_cos>:
 8009198:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800919c:	ec57 6b10 	vmov	r6, r7, d0
 80091a0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80091a4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80091a8:	ed8d 1b00 	vstr	d1, [sp]
 80091ac:	da07      	bge.n	80091be <__kernel_cos+0x26>
 80091ae:	ee10 0a10 	vmov	r0, s0
 80091b2:	4639      	mov	r1, r7
 80091b4:	f7f7 fcb2 	bl	8000b1c <__aeabi_d2iz>
 80091b8:	2800      	cmp	r0, #0
 80091ba:	f000 8088 	beq.w	80092ce <__kernel_cos+0x136>
 80091be:	4632      	mov	r2, r6
 80091c0:	463b      	mov	r3, r7
 80091c2:	4630      	mov	r0, r6
 80091c4:	4639      	mov	r1, r7
 80091c6:	f7f7 fa0f 	bl	80005e8 <__aeabi_dmul>
 80091ca:	4b51      	ldr	r3, [pc, #324]	; (8009310 <__kernel_cos+0x178>)
 80091cc:	2200      	movs	r2, #0
 80091ce:	4604      	mov	r4, r0
 80091d0:	460d      	mov	r5, r1
 80091d2:	f7f7 fa09 	bl	80005e8 <__aeabi_dmul>
 80091d6:	a340      	add	r3, pc, #256	; (adr r3, 80092d8 <__kernel_cos+0x140>)
 80091d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091dc:	4682      	mov	sl, r0
 80091de:	468b      	mov	fp, r1
 80091e0:	4620      	mov	r0, r4
 80091e2:	4629      	mov	r1, r5
 80091e4:	f7f7 fa00 	bl	80005e8 <__aeabi_dmul>
 80091e8:	a33d      	add	r3, pc, #244	; (adr r3, 80092e0 <__kernel_cos+0x148>)
 80091ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ee:	f7f7 f845 	bl	800027c <__adddf3>
 80091f2:	4622      	mov	r2, r4
 80091f4:	462b      	mov	r3, r5
 80091f6:	f7f7 f9f7 	bl	80005e8 <__aeabi_dmul>
 80091fa:	a33b      	add	r3, pc, #236	; (adr r3, 80092e8 <__kernel_cos+0x150>)
 80091fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009200:	f7f7 f83a 	bl	8000278 <__aeabi_dsub>
 8009204:	4622      	mov	r2, r4
 8009206:	462b      	mov	r3, r5
 8009208:	f7f7 f9ee 	bl	80005e8 <__aeabi_dmul>
 800920c:	a338      	add	r3, pc, #224	; (adr r3, 80092f0 <__kernel_cos+0x158>)
 800920e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009212:	f7f7 f833 	bl	800027c <__adddf3>
 8009216:	4622      	mov	r2, r4
 8009218:	462b      	mov	r3, r5
 800921a:	f7f7 f9e5 	bl	80005e8 <__aeabi_dmul>
 800921e:	a336      	add	r3, pc, #216	; (adr r3, 80092f8 <__kernel_cos+0x160>)
 8009220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009224:	f7f7 f828 	bl	8000278 <__aeabi_dsub>
 8009228:	4622      	mov	r2, r4
 800922a:	462b      	mov	r3, r5
 800922c:	f7f7 f9dc 	bl	80005e8 <__aeabi_dmul>
 8009230:	a333      	add	r3, pc, #204	; (adr r3, 8009300 <__kernel_cos+0x168>)
 8009232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009236:	f7f7 f821 	bl	800027c <__adddf3>
 800923a:	4622      	mov	r2, r4
 800923c:	462b      	mov	r3, r5
 800923e:	f7f7 f9d3 	bl	80005e8 <__aeabi_dmul>
 8009242:	4622      	mov	r2, r4
 8009244:	462b      	mov	r3, r5
 8009246:	f7f7 f9cf 	bl	80005e8 <__aeabi_dmul>
 800924a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800924e:	4604      	mov	r4, r0
 8009250:	460d      	mov	r5, r1
 8009252:	4630      	mov	r0, r6
 8009254:	4639      	mov	r1, r7
 8009256:	f7f7 f9c7 	bl	80005e8 <__aeabi_dmul>
 800925a:	460b      	mov	r3, r1
 800925c:	4602      	mov	r2, r0
 800925e:	4629      	mov	r1, r5
 8009260:	4620      	mov	r0, r4
 8009262:	f7f7 f809 	bl	8000278 <__aeabi_dsub>
 8009266:	4b2b      	ldr	r3, [pc, #172]	; (8009314 <__kernel_cos+0x17c>)
 8009268:	4598      	cmp	r8, r3
 800926a:	4606      	mov	r6, r0
 800926c:	460f      	mov	r7, r1
 800926e:	dc10      	bgt.n	8009292 <__kernel_cos+0xfa>
 8009270:	4602      	mov	r2, r0
 8009272:	460b      	mov	r3, r1
 8009274:	4650      	mov	r0, sl
 8009276:	4659      	mov	r1, fp
 8009278:	f7f6 fffe 	bl	8000278 <__aeabi_dsub>
 800927c:	460b      	mov	r3, r1
 800927e:	4926      	ldr	r1, [pc, #152]	; (8009318 <__kernel_cos+0x180>)
 8009280:	4602      	mov	r2, r0
 8009282:	2000      	movs	r0, #0
 8009284:	f7f6 fff8 	bl	8000278 <__aeabi_dsub>
 8009288:	ec41 0b10 	vmov	d0, r0, r1
 800928c:	b003      	add	sp, #12
 800928e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009292:	4b22      	ldr	r3, [pc, #136]	; (800931c <__kernel_cos+0x184>)
 8009294:	4920      	ldr	r1, [pc, #128]	; (8009318 <__kernel_cos+0x180>)
 8009296:	4598      	cmp	r8, r3
 8009298:	bfcc      	ite	gt
 800929a:	4d21      	ldrgt	r5, [pc, #132]	; (8009320 <__kernel_cos+0x188>)
 800929c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80092a0:	2400      	movs	r4, #0
 80092a2:	4622      	mov	r2, r4
 80092a4:	462b      	mov	r3, r5
 80092a6:	2000      	movs	r0, #0
 80092a8:	f7f6 ffe6 	bl	8000278 <__aeabi_dsub>
 80092ac:	4622      	mov	r2, r4
 80092ae:	4680      	mov	r8, r0
 80092b0:	4689      	mov	r9, r1
 80092b2:	462b      	mov	r3, r5
 80092b4:	4650      	mov	r0, sl
 80092b6:	4659      	mov	r1, fp
 80092b8:	f7f6 ffde 	bl	8000278 <__aeabi_dsub>
 80092bc:	4632      	mov	r2, r6
 80092be:	463b      	mov	r3, r7
 80092c0:	f7f6 ffda 	bl	8000278 <__aeabi_dsub>
 80092c4:	4602      	mov	r2, r0
 80092c6:	460b      	mov	r3, r1
 80092c8:	4640      	mov	r0, r8
 80092ca:	4649      	mov	r1, r9
 80092cc:	e7da      	b.n	8009284 <__kernel_cos+0xec>
 80092ce:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8009308 <__kernel_cos+0x170>
 80092d2:	e7db      	b.n	800928c <__kernel_cos+0xf4>
 80092d4:	f3af 8000 	nop.w
 80092d8:	be8838d4 	.word	0xbe8838d4
 80092dc:	bda8fae9 	.word	0xbda8fae9
 80092e0:	bdb4b1c4 	.word	0xbdb4b1c4
 80092e4:	3e21ee9e 	.word	0x3e21ee9e
 80092e8:	809c52ad 	.word	0x809c52ad
 80092ec:	3e927e4f 	.word	0x3e927e4f
 80092f0:	19cb1590 	.word	0x19cb1590
 80092f4:	3efa01a0 	.word	0x3efa01a0
 80092f8:	16c15177 	.word	0x16c15177
 80092fc:	3f56c16c 	.word	0x3f56c16c
 8009300:	5555554c 	.word	0x5555554c
 8009304:	3fa55555 	.word	0x3fa55555
 8009308:	00000000 	.word	0x00000000
 800930c:	3ff00000 	.word	0x3ff00000
 8009310:	3fe00000 	.word	0x3fe00000
 8009314:	3fd33332 	.word	0x3fd33332
 8009318:	3ff00000 	.word	0x3ff00000
 800931c:	3fe90000 	.word	0x3fe90000
 8009320:	3fd20000 	.word	0x3fd20000
 8009324:	00000000 	.word	0x00000000

08009328 <__kernel_sin>:
 8009328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800932c:	ed2d 8b04 	vpush	{d8-d9}
 8009330:	eeb0 8a41 	vmov.f32	s16, s2
 8009334:	eef0 8a61 	vmov.f32	s17, s3
 8009338:	ec55 4b10 	vmov	r4, r5, d0
 800933c:	b083      	sub	sp, #12
 800933e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009342:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8009346:	9001      	str	r0, [sp, #4]
 8009348:	da06      	bge.n	8009358 <__kernel_sin+0x30>
 800934a:	ee10 0a10 	vmov	r0, s0
 800934e:	4629      	mov	r1, r5
 8009350:	f7f7 fbe4 	bl	8000b1c <__aeabi_d2iz>
 8009354:	2800      	cmp	r0, #0
 8009356:	d051      	beq.n	80093fc <__kernel_sin+0xd4>
 8009358:	4622      	mov	r2, r4
 800935a:	462b      	mov	r3, r5
 800935c:	4620      	mov	r0, r4
 800935e:	4629      	mov	r1, r5
 8009360:	f7f7 f942 	bl	80005e8 <__aeabi_dmul>
 8009364:	4682      	mov	sl, r0
 8009366:	468b      	mov	fp, r1
 8009368:	4602      	mov	r2, r0
 800936a:	460b      	mov	r3, r1
 800936c:	4620      	mov	r0, r4
 800936e:	4629      	mov	r1, r5
 8009370:	f7f7 f93a 	bl	80005e8 <__aeabi_dmul>
 8009374:	a341      	add	r3, pc, #260	; (adr r3, 800947c <__kernel_sin+0x154>)
 8009376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800937a:	4680      	mov	r8, r0
 800937c:	4689      	mov	r9, r1
 800937e:	4650      	mov	r0, sl
 8009380:	4659      	mov	r1, fp
 8009382:	f7f7 f931 	bl	80005e8 <__aeabi_dmul>
 8009386:	a33f      	add	r3, pc, #252	; (adr r3, 8009484 <__kernel_sin+0x15c>)
 8009388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800938c:	f7f6 ff74 	bl	8000278 <__aeabi_dsub>
 8009390:	4652      	mov	r2, sl
 8009392:	465b      	mov	r3, fp
 8009394:	f7f7 f928 	bl	80005e8 <__aeabi_dmul>
 8009398:	a33c      	add	r3, pc, #240	; (adr r3, 800948c <__kernel_sin+0x164>)
 800939a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800939e:	f7f6 ff6d 	bl	800027c <__adddf3>
 80093a2:	4652      	mov	r2, sl
 80093a4:	465b      	mov	r3, fp
 80093a6:	f7f7 f91f 	bl	80005e8 <__aeabi_dmul>
 80093aa:	a33a      	add	r3, pc, #232	; (adr r3, 8009494 <__kernel_sin+0x16c>)
 80093ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b0:	f7f6 ff62 	bl	8000278 <__aeabi_dsub>
 80093b4:	4652      	mov	r2, sl
 80093b6:	465b      	mov	r3, fp
 80093b8:	f7f7 f916 	bl	80005e8 <__aeabi_dmul>
 80093bc:	a337      	add	r3, pc, #220	; (adr r3, 800949c <__kernel_sin+0x174>)
 80093be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c2:	f7f6 ff5b 	bl	800027c <__adddf3>
 80093c6:	9b01      	ldr	r3, [sp, #4]
 80093c8:	4606      	mov	r6, r0
 80093ca:	460f      	mov	r7, r1
 80093cc:	b9eb      	cbnz	r3, 800940a <__kernel_sin+0xe2>
 80093ce:	4602      	mov	r2, r0
 80093d0:	460b      	mov	r3, r1
 80093d2:	4650      	mov	r0, sl
 80093d4:	4659      	mov	r1, fp
 80093d6:	f7f7 f907 	bl	80005e8 <__aeabi_dmul>
 80093da:	a325      	add	r3, pc, #148	; (adr r3, 8009470 <__kernel_sin+0x148>)
 80093dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e0:	f7f6 ff4a 	bl	8000278 <__aeabi_dsub>
 80093e4:	4642      	mov	r2, r8
 80093e6:	464b      	mov	r3, r9
 80093e8:	f7f7 f8fe 	bl	80005e8 <__aeabi_dmul>
 80093ec:	4602      	mov	r2, r0
 80093ee:	460b      	mov	r3, r1
 80093f0:	4620      	mov	r0, r4
 80093f2:	4629      	mov	r1, r5
 80093f4:	f7f6 ff42 	bl	800027c <__adddf3>
 80093f8:	4604      	mov	r4, r0
 80093fa:	460d      	mov	r5, r1
 80093fc:	ec45 4b10 	vmov	d0, r4, r5
 8009400:	b003      	add	sp, #12
 8009402:	ecbd 8b04 	vpop	{d8-d9}
 8009406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800940a:	4b1b      	ldr	r3, [pc, #108]	; (8009478 <__kernel_sin+0x150>)
 800940c:	ec51 0b18 	vmov	r0, r1, d8
 8009410:	2200      	movs	r2, #0
 8009412:	f7f7 f8e9 	bl	80005e8 <__aeabi_dmul>
 8009416:	4632      	mov	r2, r6
 8009418:	ec41 0b19 	vmov	d9, r0, r1
 800941c:	463b      	mov	r3, r7
 800941e:	4640      	mov	r0, r8
 8009420:	4649      	mov	r1, r9
 8009422:	f7f7 f8e1 	bl	80005e8 <__aeabi_dmul>
 8009426:	4602      	mov	r2, r0
 8009428:	460b      	mov	r3, r1
 800942a:	ec51 0b19 	vmov	r0, r1, d9
 800942e:	f7f6 ff23 	bl	8000278 <__aeabi_dsub>
 8009432:	4652      	mov	r2, sl
 8009434:	465b      	mov	r3, fp
 8009436:	f7f7 f8d7 	bl	80005e8 <__aeabi_dmul>
 800943a:	ec53 2b18 	vmov	r2, r3, d8
 800943e:	f7f6 ff1b 	bl	8000278 <__aeabi_dsub>
 8009442:	a30b      	add	r3, pc, #44	; (adr r3, 8009470 <__kernel_sin+0x148>)
 8009444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009448:	4606      	mov	r6, r0
 800944a:	460f      	mov	r7, r1
 800944c:	4640      	mov	r0, r8
 800944e:	4649      	mov	r1, r9
 8009450:	f7f7 f8ca 	bl	80005e8 <__aeabi_dmul>
 8009454:	4602      	mov	r2, r0
 8009456:	460b      	mov	r3, r1
 8009458:	4630      	mov	r0, r6
 800945a:	4639      	mov	r1, r7
 800945c:	f7f6 ff0e 	bl	800027c <__adddf3>
 8009460:	4602      	mov	r2, r0
 8009462:	460b      	mov	r3, r1
 8009464:	4620      	mov	r0, r4
 8009466:	4629      	mov	r1, r5
 8009468:	f7f6 ff06 	bl	8000278 <__aeabi_dsub>
 800946c:	e7c4      	b.n	80093f8 <__kernel_sin+0xd0>
 800946e:	bf00      	nop
 8009470:	55555549 	.word	0x55555549
 8009474:	3fc55555 	.word	0x3fc55555
 8009478:	3fe00000 	.word	0x3fe00000
 800947c:	5acfd57c 	.word	0x5acfd57c
 8009480:	3de5d93a 	.word	0x3de5d93a
 8009484:	8a2b9ceb 	.word	0x8a2b9ceb
 8009488:	3e5ae5e6 	.word	0x3e5ae5e6
 800948c:	57b1fe7d 	.word	0x57b1fe7d
 8009490:	3ec71de3 	.word	0x3ec71de3
 8009494:	19c161d5 	.word	0x19c161d5
 8009498:	3f2a01a0 	.word	0x3f2a01a0
 800949c:	1110f8a6 	.word	0x1110f8a6
 80094a0:	3f811111 	.word	0x3f811111
 80094a4:	00000000 	.word	0x00000000

080094a8 <__ieee754_rem_pio2>:
 80094a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ac:	ed2d 8b02 	vpush	{d8}
 80094b0:	ec55 4b10 	vmov	r4, r5, d0
 80094b4:	4bca      	ldr	r3, [pc, #808]	; (80097e0 <__ieee754_rem_pio2+0x338>)
 80094b6:	b08b      	sub	sp, #44	; 0x2c
 80094b8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80094bc:	4598      	cmp	r8, r3
 80094be:	4682      	mov	sl, r0
 80094c0:	9502      	str	r5, [sp, #8]
 80094c2:	dc08      	bgt.n	80094d6 <__ieee754_rem_pio2+0x2e>
 80094c4:	2200      	movs	r2, #0
 80094c6:	2300      	movs	r3, #0
 80094c8:	ed80 0b00 	vstr	d0, [r0]
 80094cc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80094d0:	f04f 0b00 	mov.w	fp, #0
 80094d4:	e028      	b.n	8009528 <__ieee754_rem_pio2+0x80>
 80094d6:	4bc3      	ldr	r3, [pc, #780]	; (80097e4 <__ieee754_rem_pio2+0x33c>)
 80094d8:	4598      	cmp	r8, r3
 80094da:	dc78      	bgt.n	80095ce <__ieee754_rem_pio2+0x126>
 80094dc:	9b02      	ldr	r3, [sp, #8]
 80094de:	4ec2      	ldr	r6, [pc, #776]	; (80097e8 <__ieee754_rem_pio2+0x340>)
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	ee10 0a10 	vmov	r0, s0
 80094e6:	a3b0      	add	r3, pc, #704	; (adr r3, 80097a8 <__ieee754_rem_pio2+0x300>)
 80094e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ec:	4629      	mov	r1, r5
 80094ee:	dd39      	ble.n	8009564 <__ieee754_rem_pio2+0xbc>
 80094f0:	f7f6 fec2 	bl	8000278 <__aeabi_dsub>
 80094f4:	45b0      	cmp	r8, r6
 80094f6:	4604      	mov	r4, r0
 80094f8:	460d      	mov	r5, r1
 80094fa:	d01b      	beq.n	8009534 <__ieee754_rem_pio2+0x8c>
 80094fc:	a3ac      	add	r3, pc, #688	; (adr r3, 80097b0 <__ieee754_rem_pio2+0x308>)
 80094fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009502:	f7f6 feb9 	bl	8000278 <__aeabi_dsub>
 8009506:	4602      	mov	r2, r0
 8009508:	460b      	mov	r3, r1
 800950a:	e9ca 2300 	strd	r2, r3, [sl]
 800950e:	4620      	mov	r0, r4
 8009510:	4629      	mov	r1, r5
 8009512:	f7f6 feb1 	bl	8000278 <__aeabi_dsub>
 8009516:	a3a6      	add	r3, pc, #664	; (adr r3, 80097b0 <__ieee754_rem_pio2+0x308>)
 8009518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800951c:	f7f6 feac 	bl	8000278 <__aeabi_dsub>
 8009520:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009524:	f04f 0b01 	mov.w	fp, #1
 8009528:	4658      	mov	r0, fp
 800952a:	b00b      	add	sp, #44	; 0x2c
 800952c:	ecbd 8b02 	vpop	{d8}
 8009530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009534:	a3a0      	add	r3, pc, #640	; (adr r3, 80097b8 <__ieee754_rem_pio2+0x310>)
 8009536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800953a:	f7f6 fe9d 	bl	8000278 <__aeabi_dsub>
 800953e:	a3a0      	add	r3, pc, #640	; (adr r3, 80097c0 <__ieee754_rem_pio2+0x318>)
 8009540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009544:	4604      	mov	r4, r0
 8009546:	460d      	mov	r5, r1
 8009548:	f7f6 fe96 	bl	8000278 <__aeabi_dsub>
 800954c:	4602      	mov	r2, r0
 800954e:	460b      	mov	r3, r1
 8009550:	e9ca 2300 	strd	r2, r3, [sl]
 8009554:	4620      	mov	r0, r4
 8009556:	4629      	mov	r1, r5
 8009558:	f7f6 fe8e 	bl	8000278 <__aeabi_dsub>
 800955c:	a398      	add	r3, pc, #608	; (adr r3, 80097c0 <__ieee754_rem_pio2+0x318>)
 800955e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009562:	e7db      	b.n	800951c <__ieee754_rem_pio2+0x74>
 8009564:	f7f6 fe8a 	bl	800027c <__adddf3>
 8009568:	45b0      	cmp	r8, r6
 800956a:	4604      	mov	r4, r0
 800956c:	460d      	mov	r5, r1
 800956e:	d016      	beq.n	800959e <__ieee754_rem_pio2+0xf6>
 8009570:	a38f      	add	r3, pc, #572	; (adr r3, 80097b0 <__ieee754_rem_pio2+0x308>)
 8009572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009576:	f7f6 fe81 	bl	800027c <__adddf3>
 800957a:	4602      	mov	r2, r0
 800957c:	460b      	mov	r3, r1
 800957e:	e9ca 2300 	strd	r2, r3, [sl]
 8009582:	4620      	mov	r0, r4
 8009584:	4629      	mov	r1, r5
 8009586:	f7f6 fe77 	bl	8000278 <__aeabi_dsub>
 800958a:	a389      	add	r3, pc, #548	; (adr r3, 80097b0 <__ieee754_rem_pio2+0x308>)
 800958c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009590:	f7f6 fe74 	bl	800027c <__adddf3>
 8009594:	f04f 3bff 	mov.w	fp, #4294967295
 8009598:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800959c:	e7c4      	b.n	8009528 <__ieee754_rem_pio2+0x80>
 800959e:	a386      	add	r3, pc, #536	; (adr r3, 80097b8 <__ieee754_rem_pio2+0x310>)
 80095a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095a4:	f7f6 fe6a 	bl	800027c <__adddf3>
 80095a8:	a385      	add	r3, pc, #532	; (adr r3, 80097c0 <__ieee754_rem_pio2+0x318>)
 80095aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ae:	4604      	mov	r4, r0
 80095b0:	460d      	mov	r5, r1
 80095b2:	f7f6 fe63 	bl	800027c <__adddf3>
 80095b6:	4602      	mov	r2, r0
 80095b8:	460b      	mov	r3, r1
 80095ba:	e9ca 2300 	strd	r2, r3, [sl]
 80095be:	4620      	mov	r0, r4
 80095c0:	4629      	mov	r1, r5
 80095c2:	f7f6 fe59 	bl	8000278 <__aeabi_dsub>
 80095c6:	a37e      	add	r3, pc, #504	; (adr r3, 80097c0 <__ieee754_rem_pio2+0x318>)
 80095c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095cc:	e7e0      	b.n	8009590 <__ieee754_rem_pio2+0xe8>
 80095ce:	4b87      	ldr	r3, [pc, #540]	; (80097ec <__ieee754_rem_pio2+0x344>)
 80095d0:	4598      	cmp	r8, r3
 80095d2:	f300 80d8 	bgt.w	8009786 <__ieee754_rem_pio2+0x2de>
 80095d6:	f000 f96d 	bl	80098b4 <fabs>
 80095da:	ec55 4b10 	vmov	r4, r5, d0
 80095de:	ee10 0a10 	vmov	r0, s0
 80095e2:	a379      	add	r3, pc, #484	; (adr r3, 80097c8 <__ieee754_rem_pio2+0x320>)
 80095e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095e8:	4629      	mov	r1, r5
 80095ea:	f7f6 fffd 	bl	80005e8 <__aeabi_dmul>
 80095ee:	4b80      	ldr	r3, [pc, #512]	; (80097f0 <__ieee754_rem_pio2+0x348>)
 80095f0:	2200      	movs	r2, #0
 80095f2:	f7f6 fe43 	bl	800027c <__adddf3>
 80095f6:	f7f7 fa91 	bl	8000b1c <__aeabi_d2iz>
 80095fa:	4683      	mov	fp, r0
 80095fc:	f7f6 ff8a 	bl	8000514 <__aeabi_i2d>
 8009600:	4602      	mov	r2, r0
 8009602:	460b      	mov	r3, r1
 8009604:	ec43 2b18 	vmov	d8, r2, r3
 8009608:	a367      	add	r3, pc, #412	; (adr r3, 80097a8 <__ieee754_rem_pio2+0x300>)
 800960a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800960e:	f7f6 ffeb 	bl	80005e8 <__aeabi_dmul>
 8009612:	4602      	mov	r2, r0
 8009614:	460b      	mov	r3, r1
 8009616:	4620      	mov	r0, r4
 8009618:	4629      	mov	r1, r5
 800961a:	f7f6 fe2d 	bl	8000278 <__aeabi_dsub>
 800961e:	a364      	add	r3, pc, #400	; (adr r3, 80097b0 <__ieee754_rem_pio2+0x308>)
 8009620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009624:	4606      	mov	r6, r0
 8009626:	460f      	mov	r7, r1
 8009628:	ec51 0b18 	vmov	r0, r1, d8
 800962c:	f7f6 ffdc 	bl	80005e8 <__aeabi_dmul>
 8009630:	f1bb 0f1f 	cmp.w	fp, #31
 8009634:	4604      	mov	r4, r0
 8009636:	460d      	mov	r5, r1
 8009638:	dc0d      	bgt.n	8009656 <__ieee754_rem_pio2+0x1ae>
 800963a:	4b6e      	ldr	r3, [pc, #440]	; (80097f4 <__ieee754_rem_pio2+0x34c>)
 800963c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8009640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009644:	4543      	cmp	r3, r8
 8009646:	d006      	beq.n	8009656 <__ieee754_rem_pio2+0x1ae>
 8009648:	4622      	mov	r2, r4
 800964a:	462b      	mov	r3, r5
 800964c:	4630      	mov	r0, r6
 800964e:	4639      	mov	r1, r7
 8009650:	f7f6 fe12 	bl	8000278 <__aeabi_dsub>
 8009654:	e00e      	b.n	8009674 <__ieee754_rem_pio2+0x1cc>
 8009656:	462b      	mov	r3, r5
 8009658:	4622      	mov	r2, r4
 800965a:	4630      	mov	r0, r6
 800965c:	4639      	mov	r1, r7
 800965e:	f7f6 fe0b 	bl	8000278 <__aeabi_dsub>
 8009662:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009666:	9303      	str	r3, [sp, #12]
 8009668:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800966c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8009670:	2b10      	cmp	r3, #16
 8009672:	dc02      	bgt.n	800967a <__ieee754_rem_pio2+0x1d2>
 8009674:	e9ca 0100 	strd	r0, r1, [sl]
 8009678:	e039      	b.n	80096ee <__ieee754_rem_pio2+0x246>
 800967a:	a34f      	add	r3, pc, #316	; (adr r3, 80097b8 <__ieee754_rem_pio2+0x310>)
 800967c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009680:	ec51 0b18 	vmov	r0, r1, d8
 8009684:	f7f6 ffb0 	bl	80005e8 <__aeabi_dmul>
 8009688:	4604      	mov	r4, r0
 800968a:	460d      	mov	r5, r1
 800968c:	4602      	mov	r2, r0
 800968e:	460b      	mov	r3, r1
 8009690:	4630      	mov	r0, r6
 8009692:	4639      	mov	r1, r7
 8009694:	f7f6 fdf0 	bl	8000278 <__aeabi_dsub>
 8009698:	4602      	mov	r2, r0
 800969a:	460b      	mov	r3, r1
 800969c:	4680      	mov	r8, r0
 800969e:	4689      	mov	r9, r1
 80096a0:	4630      	mov	r0, r6
 80096a2:	4639      	mov	r1, r7
 80096a4:	f7f6 fde8 	bl	8000278 <__aeabi_dsub>
 80096a8:	4622      	mov	r2, r4
 80096aa:	462b      	mov	r3, r5
 80096ac:	f7f6 fde4 	bl	8000278 <__aeabi_dsub>
 80096b0:	a343      	add	r3, pc, #268	; (adr r3, 80097c0 <__ieee754_rem_pio2+0x318>)
 80096b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b6:	4604      	mov	r4, r0
 80096b8:	460d      	mov	r5, r1
 80096ba:	ec51 0b18 	vmov	r0, r1, d8
 80096be:	f7f6 ff93 	bl	80005e8 <__aeabi_dmul>
 80096c2:	4622      	mov	r2, r4
 80096c4:	462b      	mov	r3, r5
 80096c6:	f7f6 fdd7 	bl	8000278 <__aeabi_dsub>
 80096ca:	4602      	mov	r2, r0
 80096cc:	460b      	mov	r3, r1
 80096ce:	4604      	mov	r4, r0
 80096d0:	460d      	mov	r5, r1
 80096d2:	4640      	mov	r0, r8
 80096d4:	4649      	mov	r1, r9
 80096d6:	f7f6 fdcf 	bl	8000278 <__aeabi_dsub>
 80096da:	9a03      	ldr	r2, [sp, #12]
 80096dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80096e0:	1ad3      	subs	r3, r2, r3
 80096e2:	2b31      	cmp	r3, #49	; 0x31
 80096e4:	dc24      	bgt.n	8009730 <__ieee754_rem_pio2+0x288>
 80096e6:	e9ca 0100 	strd	r0, r1, [sl]
 80096ea:	4646      	mov	r6, r8
 80096ec:	464f      	mov	r7, r9
 80096ee:	e9da 8900 	ldrd	r8, r9, [sl]
 80096f2:	4630      	mov	r0, r6
 80096f4:	4642      	mov	r2, r8
 80096f6:	464b      	mov	r3, r9
 80096f8:	4639      	mov	r1, r7
 80096fa:	f7f6 fdbd 	bl	8000278 <__aeabi_dsub>
 80096fe:	462b      	mov	r3, r5
 8009700:	4622      	mov	r2, r4
 8009702:	f7f6 fdb9 	bl	8000278 <__aeabi_dsub>
 8009706:	9b02      	ldr	r3, [sp, #8]
 8009708:	2b00      	cmp	r3, #0
 800970a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800970e:	f6bf af0b 	bge.w	8009528 <__ieee754_rem_pio2+0x80>
 8009712:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009716:	f8ca 3004 	str.w	r3, [sl, #4]
 800971a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800971e:	f8ca 8000 	str.w	r8, [sl]
 8009722:	f8ca 0008 	str.w	r0, [sl, #8]
 8009726:	f8ca 300c 	str.w	r3, [sl, #12]
 800972a:	f1cb 0b00 	rsb	fp, fp, #0
 800972e:	e6fb      	b.n	8009528 <__ieee754_rem_pio2+0x80>
 8009730:	a327      	add	r3, pc, #156	; (adr r3, 80097d0 <__ieee754_rem_pio2+0x328>)
 8009732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009736:	ec51 0b18 	vmov	r0, r1, d8
 800973a:	f7f6 ff55 	bl	80005e8 <__aeabi_dmul>
 800973e:	4604      	mov	r4, r0
 8009740:	460d      	mov	r5, r1
 8009742:	4602      	mov	r2, r0
 8009744:	460b      	mov	r3, r1
 8009746:	4640      	mov	r0, r8
 8009748:	4649      	mov	r1, r9
 800974a:	f7f6 fd95 	bl	8000278 <__aeabi_dsub>
 800974e:	4602      	mov	r2, r0
 8009750:	460b      	mov	r3, r1
 8009752:	4606      	mov	r6, r0
 8009754:	460f      	mov	r7, r1
 8009756:	4640      	mov	r0, r8
 8009758:	4649      	mov	r1, r9
 800975a:	f7f6 fd8d 	bl	8000278 <__aeabi_dsub>
 800975e:	4622      	mov	r2, r4
 8009760:	462b      	mov	r3, r5
 8009762:	f7f6 fd89 	bl	8000278 <__aeabi_dsub>
 8009766:	a31c      	add	r3, pc, #112	; (adr r3, 80097d8 <__ieee754_rem_pio2+0x330>)
 8009768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800976c:	4604      	mov	r4, r0
 800976e:	460d      	mov	r5, r1
 8009770:	ec51 0b18 	vmov	r0, r1, d8
 8009774:	f7f6 ff38 	bl	80005e8 <__aeabi_dmul>
 8009778:	4622      	mov	r2, r4
 800977a:	462b      	mov	r3, r5
 800977c:	f7f6 fd7c 	bl	8000278 <__aeabi_dsub>
 8009780:	4604      	mov	r4, r0
 8009782:	460d      	mov	r5, r1
 8009784:	e760      	b.n	8009648 <__ieee754_rem_pio2+0x1a0>
 8009786:	4b1c      	ldr	r3, [pc, #112]	; (80097f8 <__ieee754_rem_pio2+0x350>)
 8009788:	4598      	cmp	r8, r3
 800978a:	dd37      	ble.n	80097fc <__ieee754_rem_pio2+0x354>
 800978c:	ee10 2a10 	vmov	r2, s0
 8009790:	462b      	mov	r3, r5
 8009792:	4620      	mov	r0, r4
 8009794:	4629      	mov	r1, r5
 8009796:	f7f6 fd6f 	bl	8000278 <__aeabi_dsub>
 800979a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800979e:	e9ca 0100 	strd	r0, r1, [sl]
 80097a2:	e695      	b.n	80094d0 <__ieee754_rem_pio2+0x28>
 80097a4:	f3af 8000 	nop.w
 80097a8:	54400000 	.word	0x54400000
 80097ac:	3ff921fb 	.word	0x3ff921fb
 80097b0:	1a626331 	.word	0x1a626331
 80097b4:	3dd0b461 	.word	0x3dd0b461
 80097b8:	1a600000 	.word	0x1a600000
 80097bc:	3dd0b461 	.word	0x3dd0b461
 80097c0:	2e037073 	.word	0x2e037073
 80097c4:	3ba3198a 	.word	0x3ba3198a
 80097c8:	6dc9c883 	.word	0x6dc9c883
 80097cc:	3fe45f30 	.word	0x3fe45f30
 80097d0:	2e000000 	.word	0x2e000000
 80097d4:	3ba3198a 	.word	0x3ba3198a
 80097d8:	252049c1 	.word	0x252049c1
 80097dc:	397b839a 	.word	0x397b839a
 80097e0:	3fe921fb 	.word	0x3fe921fb
 80097e4:	4002d97b 	.word	0x4002d97b
 80097e8:	3ff921fb 	.word	0x3ff921fb
 80097ec:	413921fb 	.word	0x413921fb
 80097f0:	3fe00000 	.word	0x3fe00000
 80097f4:	0800a254 	.word	0x0800a254
 80097f8:	7fefffff 	.word	0x7fefffff
 80097fc:	ea4f 5628 	mov.w	r6, r8, asr #20
 8009800:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8009804:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8009808:	4620      	mov	r0, r4
 800980a:	460d      	mov	r5, r1
 800980c:	f7f7 f986 	bl	8000b1c <__aeabi_d2iz>
 8009810:	f7f6 fe80 	bl	8000514 <__aeabi_i2d>
 8009814:	4602      	mov	r2, r0
 8009816:	460b      	mov	r3, r1
 8009818:	4620      	mov	r0, r4
 800981a:	4629      	mov	r1, r5
 800981c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009820:	f7f6 fd2a 	bl	8000278 <__aeabi_dsub>
 8009824:	4b21      	ldr	r3, [pc, #132]	; (80098ac <__ieee754_rem_pio2+0x404>)
 8009826:	2200      	movs	r2, #0
 8009828:	f7f6 fede 	bl	80005e8 <__aeabi_dmul>
 800982c:	460d      	mov	r5, r1
 800982e:	4604      	mov	r4, r0
 8009830:	f7f7 f974 	bl	8000b1c <__aeabi_d2iz>
 8009834:	f7f6 fe6e 	bl	8000514 <__aeabi_i2d>
 8009838:	4602      	mov	r2, r0
 800983a:	460b      	mov	r3, r1
 800983c:	4620      	mov	r0, r4
 800983e:	4629      	mov	r1, r5
 8009840:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009844:	f7f6 fd18 	bl	8000278 <__aeabi_dsub>
 8009848:	4b18      	ldr	r3, [pc, #96]	; (80098ac <__ieee754_rem_pio2+0x404>)
 800984a:	2200      	movs	r2, #0
 800984c:	f7f6 fecc 	bl	80005e8 <__aeabi_dmul>
 8009850:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009854:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8009858:	2703      	movs	r7, #3
 800985a:	2400      	movs	r4, #0
 800985c:	2500      	movs	r5, #0
 800985e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8009862:	4622      	mov	r2, r4
 8009864:	462b      	mov	r3, r5
 8009866:	46b9      	mov	r9, r7
 8009868:	3f01      	subs	r7, #1
 800986a:	f7f7 f925 	bl	8000ab8 <__aeabi_dcmpeq>
 800986e:	2800      	cmp	r0, #0
 8009870:	d1f5      	bne.n	800985e <__ieee754_rem_pio2+0x3b6>
 8009872:	4b0f      	ldr	r3, [pc, #60]	; (80098b0 <__ieee754_rem_pio2+0x408>)
 8009874:	9301      	str	r3, [sp, #4]
 8009876:	2302      	movs	r3, #2
 8009878:	9300      	str	r3, [sp, #0]
 800987a:	4632      	mov	r2, r6
 800987c:	464b      	mov	r3, r9
 800987e:	4651      	mov	r1, sl
 8009880:	a804      	add	r0, sp, #16
 8009882:	f000 f821 	bl	80098c8 <__kernel_rem_pio2>
 8009886:	9b02      	ldr	r3, [sp, #8]
 8009888:	2b00      	cmp	r3, #0
 800988a:	4683      	mov	fp, r0
 800988c:	f6bf ae4c 	bge.w	8009528 <__ieee754_rem_pio2+0x80>
 8009890:	e9da 2100 	ldrd	r2, r1, [sl]
 8009894:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009898:	e9ca 2300 	strd	r2, r3, [sl]
 800989c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80098a0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80098a4:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80098a8:	e73f      	b.n	800972a <__ieee754_rem_pio2+0x282>
 80098aa:	bf00      	nop
 80098ac:	41700000 	.word	0x41700000
 80098b0:	0800a2d4 	.word	0x0800a2d4

080098b4 <fabs>:
 80098b4:	ec51 0b10 	vmov	r0, r1, d0
 80098b8:	ee10 2a10 	vmov	r2, s0
 80098bc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80098c0:	ec43 2b10 	vmov	d0, r2, r3
 80098c4:	4770      	bx	lr
	...

080098c8 <__kernel_rem_pio2>:
 80098c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098cc:	ed2d 8b02 	vpush	{d8}
 80098d0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80098d4:	f112 0f14 	cmn.w	r2, #20
 80098d8:	9306      	str	r3, [sp, #24]
 80098da:	9104      	str	r1, [sp, #16]
 80098dc:	4bc2      	ldr	r3, [pc, #776]	; (8009be8 <__kernel_rem_pio2+0x320>)
 80098de:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80098e0:	9009      	str	r0, [sp, #36]	; 0x24
 80098e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80098e6:	9300      	str	r3, [sp, #0]
 80098e8:	9b06      	ldr	r3, [sp, #24]
 80098ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80098ee:	bfa8      	it	ge
 80098f0:	1ed4      	subge	r4, r2, #3
 80098f2:	9305      	str	r3, [sp, #20]
 80098f4:	bfb2      	itee	lt
 80098f6:	2400      	movlt	r4, #0
 80098f8:	2318      	movge	r3, #24
 80098fa:	fb94 f4f3 	sdivge	r4, r4, r3
 80098fe:	f06f 0317 	mvn.w	r3, #23
 8009902:	fb04 3303 	mla	r3, r4, r3, r3
 8009906:	eb03 0a02 	add.w	sl, r3, r2
 800990a:	9b00      	ldr	r3, [sp, #0]
 800990c:	9a05      	ldr	r2, [sp, #20]
 800990e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8009bd8 <__kernel_rem_pio2+0x310>
 8009912:	eb03 0802 	add.w	r8, r3, r2
 8009916:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8009918:	1aa7      	subs	r7, r4, r2
 800991a:	ae20      	add	r6, sp, #128	; 0x80
 800991c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009920:	2500      	movs	r5, #0
 8009922:	4545      	cmp	r5, r8
 8009924:	dd13      	ble.n	800994e <__kernel_rem_pio2+0x86>
 8009926:	9b06      	ldr	r3, [sp, #24]
 8009928:	aa20      	add	r2, sp, #128	; 0x80
 800992a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800992e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8009932:	f04f 0800 	mov.w	r8, #0
 8009936:	9b00      	ldr	r3, [sp, #0]
 8009938:	4598      	cmp	r8, r3
 800993a:	dc31      	bgt.n	80099a0 <__kernel_rem_pio2+0xd8>
 800993c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8009bd8 <__kernel_rem_pio2+0x310>
 8009940:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009944:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009948:	462f      	mov	r7, r5
 800994a:	2600      	movs	r6, #0
 800994c:	e01b      	b.n	8009986 <__kernel_rem_pio2+0xbe>
 800994e:	42ef      	cmn	r7, r5
 8009950:	d407      	bmi.n	8009962 <__kernel_rem_pio2+0x9a>
 8009952:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8009956:	f7f6 fddd 	bl	8000514 <__aeabi_i2d>
 800995a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800995e:	3501      	adds	r5, #1
 8009960:	e7df      	b.n	8009922 <__kernel_rem_pio2+0x5a>
 8009962:	ec51 0b18 	vmov	r0, r1, d8
 8009966:	e7f8      	b.n	800995a <__kernel_rem_pio2+0x92>
 8009968:	e9d7 2300 	ldrd	r2, r3, [r7]
 800996c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8009970:	f7f6 fe3a 	bl	80005e8 <__aeabi_dmul>
 8009974:	4602      	mov	r2, r0
 8009976:	460b      	mov	r3, r1
 8009978:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800997c:	f7f6 fc7e 	bl	800027c <__adddf3>
 8009980:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009984:	3601      	adds	r6, #1
 8009986:	9b05      	ldr	r3, [sp, #20]
 8009988:	429e      	cmp	r6, r3
 800998a:	f1a7 0708 	sub.w	r7, r7, #8
 800998e:	ddeb      	ble.n	8009968 <__kernel_rem_pio2+0xa0>
 8009990:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009994:	f108 0801 	add.w	r8, r8, #1
 8009998:	ecab 7b02 	vstmia	fp!, {d7}
 800999c:	3508      	adds	r5, #8
 800999e:	e7ca      	b.n	8009936 <__kernel_rem_pio2+0x6e>
 80099a0:	9b00      	ldr	r3, [sp, #0]
 80099a2:	aa0c      	add	r2, sp, #48	; 0x30
 80099a4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80099a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80099aa:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80099ac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80099b0:	9c00      	ldr	r4, [sp, #0]
 80099b2:	930a      	str	r3, [sp, #40]	; 0x28
 80099b4:	00e3      	lsls	r3, r4, #3
 80099b6:	9308      	str	r3, [sp, #32]
 80099b8:	ab98      	add	r3, sp, #608	; 0x260
 80099ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80099be:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80099c2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 80099c6:	ab70      	add	r3, sp, #448	; 0x1c0
 80099c8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 80099cc:	46c3      	mov	fp, r8
 80099ce:	46a1      	mov	r9, r4
 80099d0:	f1b9 0f00 	cmp.w	r9, #0
 80099d4:	f1a5 0508 	sub.w	r5, r5, #8
 80099d8:	dc77      	bgt.n	8009aca <__kernel_rem_pio2+0x202>
 80099da:	ec47 6b10 	vmov	d0, r6, r7
 80099de:	4650      	mov	r0, sl
 80099e0:	f000 fac2 	bl	8009f68 <scalbn>
 80099e4:	ec57 6b10 	vmov	r6, r7, d0
 80099e8:	2200      	movs	r2, #0
 80099ea:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80099ee:	ee10 0a10 	vmov	r0, s0
 80099f2:	4639      	mov	r1, r7
 80099f4:	f7f6 fdf8 	bl	80005e8 <__aeabi_dmul>
 80099f8:	ec41 0b10 	vmov	d0, r0, r1
 80099fc:	f000 fb34 	bl	800a068 <floor>
 8009a00:	4b7a      	ldr	r3, [pc, #488]	; (8009bec <__kernel_rem_pio2+0x324>)
 8009a02:	ec51 0b10 	vmov	r0, r1, d0
 8009a06:	2200      	movs	r2, #0
 8009a08:	f7f6 fdee 	bl	80005e8 <__aeabi_dmul>
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	460b      	mov	r3, r1
 8009a10:	4630      	mov	r0, r6
 8009a12:	4639      	mov	r1, r7
 8009a14:	f7f6 fc30 	bl	8000278 <__aeabi_dsub>
 8009a18:	460f      	mov	r7, r1
 8009a1a:	4606      	mov	r6, r0
 8009a1c:	f7f7 f87e 	bl	8000b1c <__aeabi_d2iz>
 8009a20:	9002      	str	r0, [sp, #8]
 8009a22:	f7f6 fd77 	bl	8000514 <__aeabi_i2d>
 8009a26:	4602      	mov	r2, r0
 8009a28:	460b      	mov	r3, r1
 8009a2a:	4630      	mov	r0, r6
 8009a2c:	4639      	mov	r1, r7
 8009a2e:	f7f6 fc23 	bl	8000278 <__aeabi_dsub>
 8009a32:	f1ba 0f00 	cmp.w	sl, #0
 8009a36:	4606      	mov	r6, r0
 8009a38:	460f      	mov	r7, r1
 8009a3a:	dd6d      	ble.n	8009b18 <__kernel_rem_pio2+0x250>
 8009a3c:	1e61      	subs	r1, r4, #1
 8009a3e:	ab0c      	add	r3, sp, #48	; 0x30
 8009a40:	9d02      	ldr	r5, [sp, #8]
 8009a42:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009a46:	f1ca 0018 	rsb	r0, sl, #24
 8009a4a:	fa43 f200 	asr.w	r2, r3, r0
 8009a4e:	4415      	add	r5, r2
 8009a50:	4082      	lsls	r2, r0
 8009a52:	1a9b      	subs	r3, r3, r2
 8009a54:	aa0c      	add	r2, sp, #48	; 0x30
 8009a56:	9502      	str	r5, [sp, #8]
 8009a58:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8009a5c:	f1ca 0217 	rsb	r2, sl, #23
 8009a60:	fa43 fb02 	asr.w	fp, r3, r2
 8009a64:	f1bb 0f00 	cmp.w	fp, #0
 8009a68:	dd65      	ble.n	8009b36 <__kernel_rem_pio2+0x26e>
 8009a6a:	9b02      	ldr	r3, [sp, #8]
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	3301      	adds	r3, #1
 8009a70:	9302      	str	r3, [sp, #8]
 8009a72:	4615      	mov	r5, r2
 8009a74:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8009a78:	4294      	cmp	r4, r2
 8009a7a:	f300 809f 	bgt.w	8009bbc <__kernel_rem_pio2+0x2f4>
 8009a7e:	f1ba 0f00 	cmp.w	sl, #0
 8009a82:	dd07      	ble.n	8009a94 <__kernel_rem_pio2+0x1cc>
 8009a84:	f1ba 0f01 	cmp.w	sl, #1
 8009a88:	f000 80c1 	beq.w	8009c0e <__kernel_rem_pio2+0x346>
 8009a8c:	f1ba 0f02 	cmp.w	sl, #2
 8009a90:	f000 80c7 	beq.w	8009c22 <__kernel_rem_pio2+0x35a>
 8009a94:	f1bb 0f02 	cmp.w	fp, #2
 8009a98:	d14d      	bne.n	8009b36 <__kernel_rem_pio2+0x26e>
 8009a9a:	4632      	mov	r2, r6
 8009a9c:	463b      	mov	r3, r7
 8009a9e:	4954      	ldr	r1, [pc, #336]	; (8009bf0 <__kernel_rem_pio2+0x328>)
 8009aa0:	2000      	movs	r0, #0
 8009aa2:	f7f6 fbe9 	bl	8000278 <__aeabi_dsub>
 8009aa6:	4606      	mov	r6, r0
 8009aa8:	460f      	mov	r7, r1
 8009aaa:	2d00      	cmp	r5, #0
 8009aac:	d043      	beq.n	8009b36 <__kernel_rem_pio2+0x26e>
 8009aae:	4650      	mov	r0, sl
 8009ab0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8009be0 <__kernel_rem_pio2+0x318>
 8009ab4:	f000 fa58 	bl	8009f68 <scalbn>
 8009ab8:	4630      	mov	r0, r6
 8009aba:	4639      	mov	r1, r7
 8009abc:	ec53 2b10 	vmov	r2, r3, d0
 8009ac0:	f7f6 fbda 	bl	8000278 <__aeabi_dsub>
 8009ac4:	4606      	mov	r6, r0
 8009ac6:	460f      	mov	r7, r1
 8009ac8:	e035      	b.n	8009b36 <__kernel_rem_pio2+0x26e>
 8009aca:	4b4a      	ldr	r3, [pc, #296]	; (8009bf4 <__kernel_rem_pio2+0x32c>)
 8009acc:	2200      	movs	r2, #0
 8009ace:	4630      	mov	r0, r6
 8009ad0:	4639      	mov	r1, r7
 8009ad2:	f7f6 fd89 	bl	80005e8 <__aeabi_dmul>
 8009ad6:	f7f7 f821 	bl	8000b1c <__aeabi_d2iz>
 8009ada:	f7f6 fd1b 	bl	8000514 <__aeabi_i2d>
 8009ade:	4602      	mov	r2, r0
 8009ae0:	460b      	mov	r3, r1
 8009ae2:	ec43 2b18 	vmov	d8, r2, r3
 8009ae6:	4b44      	ldr	r3, [pc, #272]	; (8009bf8 <__kernel_rem_pio2+0x330>)
 8009ae8:	2200      	movs	r2, #0
 8009aea:	f7f6 fd7d 	bl	80005e8 <__aeabi_dmul>
 8009aee:	4602      	mov	r2, r0
 8009af0:	460b      	mov	r3, r1
 8009af2:	4630      	mov	r0, r6
 8009af4:	4639      	mov	r1, r7
 8009af6:	f7f6 fbbf 	bl	8000278 <__aeabi_dsub>
 8009afa:	f7f7 f80f 	bl	8000b1c <__aeabi_d2iz>
 8009afe:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009b02:	f84b 0b04 	str.w	r0, [fp], #4
 8009b06:	ec51 0b18 	vmov	r0, r1, d8
 8009b0a:	f7f6 fbb7 	bl	800027c <__adddf3>
 8009b0e:	f109 39ff 	add.w	r9, r9, #4294967295
 8009b12:	4606      	mov	r6, r0
 8009b14:	460f      	mov	r7, r1
 8009b16:	e75b      	b.n	80099d0 <__kernel_rem_pio2+0x108>
 8009b18:	d106      	bne.n	8009b28 <__kernel_rem_pio2+0x260>
 8009b1a:	1e63      	subs	r3, r4, #1
 8009b1c:	aa0c      	add	r2, sp, #48	; 0x30
 8009b1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b22:	ea4f 5be3 	mov.w	fp, r3, asr #23
 8009b26:	e79d      	b.n	8009a64 <__kernel_rem_pio2+0x19c>
 8009b28:	4b34      	ldr	r3, [pc, #208]	; (8009bfc <__kernel_rem_pio2+0x334>)
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	f7f6 ffe2 	bl	8000af4 <__aeabi_dcmpge>
 8009b30:	2800      	cmp	r0, #0
 8009b32:	d140      	bne.n	8009bb6 <__kernel_rem_pio2+0x2ee>
 8009b34:	4683      	mov	fp, r0
 8009b36:	2200      	movs	r2, #0
 8009b38:	2300      	movs	r3, #0
 8009b3a:	4630      	mov	r0, r6
 8009b3c:	4639      	mov	r1, r7
 8009b3e:	f7f6 ffbb 	bl	8000ab8 <__aeabi_dcmpeq>
 8009b42:	2800      	cmp	r0, #0
 8009b44:	f000 80c1 	beq.w	8009cca <__kernel_rem_pio2+0x402>
 8009b48:	1e65      	subs	r5, r4, #1
 8009b4a:	462b      	mov	r3, r5
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	9900      	ldr	r1, [sp, #0]
 8009b50:	428b      	cmp	r3, r1
 8009b52:	da6d      	bge.n	8009c30 <__kernel_rem_pio2+0x368>
 8009b54:	2a00      	cmp	r2, #0
 8009b56:	f000 808a 	beq.w	8009c6e <__kernel_rem_pio2+0x3a6>
 8009b5a:	ab0c      	add	r3, sp, #48	; 0x30
 8009b5c:	f1aa 0a18 	sub.w	sl, sl, #24
 8009b60:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	f000 80ae 	beq.w	8009cc6 <__kernel_rem_pio2+0x3fe>
 8009b6a:	4650      	mov	r0, sl
 8009b6c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8009be0 <__kernel_rem_pio2+0x318>
 8009b70:	f000 f9fa 	bl	8009f68 <scalbn>
 8009b74:	1c6b      	adds	r3, r5, #1
 8009b76:	00da      	lsls	r2, r3, #3
 8009b78:	9205      	str	r2, [sp, #20]
 8009b7a:	ec57 6b10 	vmov	r6, r7, d0
 8009b7e:	aa70      	add	r2, sp, #448	; 0x1c0
 8009b80:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8009bf4 <__kernel_rem_pio2+0x32c>
 8009b84:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8009b88:	462c      	mov	r4, r5
 8009b8a:	f04f 0800 	mov.w	r8, #0
 8009b8e:	2c00      	cmp	r4, #0
 8009b90:	f280 80d4 	bge.w	8009d3c <__kernel_rem_pio2+0x474>
 8009b94:	462c      	mov	r4, r5
 8009b96:	2c00      	cmp	r4, #0
 8009b98:	f2c0 8102 	blt.w	8009da0 <__kernel_rem_pio2+0x4d8>
 8009b9c:	4b18      	ldr	r3, [pc, #96]	; (8009c00 <__kernel_rem_pio2+0x338>)
 8009b9e:	461e      	mov	r6, r3
 8009ba0:	ab70      	add	r3, sp, #448	; 0x1c0
 8009ba2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 8009ba6:	1b2b      	subs	r3, r5, r4
 8009ba8:	f04f 0900 	mov.w	r9, #0
 8009bac:	f04f 0a00 	mov.w	sl, #0
 8009bb0:	2700      	movs	r7, #0
 8009bb2:	9306      	str	r3, [sp, #24]
 8009bb4:	e0e6      	b.n	8009d84 <__kernel_rem_pio2+0x4bc>
 8009bb6:	f04f 0b02 	mov.w	fp, #2
 8009bba:	e756      	b.n	8009a6a <__kernel_rem_pio2+0x1a2>
 8009bbc:	f8d8 3000 	ldr.w	r3, [r8]
 8009bc0:	bb05      	cbnz	r5, 8009c04 <__kernel_rem_pio2+0x33c>
 8009bc2:	b123      	cbz	r3, 8009bce <__kernel_rem_pio2+0x306>
 8009bc4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8009bc8:	f8c8 3000 	str.w	r3, [r8]
 8009bcc:	2301      	movs	r3, #1
 8009bce:	3201      	adds	r2, #1
 8009bd0:	f108 0804 	add.w	r8, r8, #4
 8009bd4:	461d      	mov	r5, r3
 8009bd6:	e74f      	b.n	8009a78 <__kernel_rem_pio2+0x1b0>
	...
 8009be4:	3ff00000 	.word	0x3ff00000
 8009be8:	0800a420 	.word	0x0800a420
 8009bec:	40200000 	.word	0x40200000
 8009bf0:	3ff00000 	.word	0x3ff00000
 8009bf4:	3e700000 	.word	0x3e700000
 8009bf8:	41700000 	.word	0x41700000
 8009bfc:	3fe00000 	.word	0x3fe00000
 8009c00:	0800a3e0 	.word	0x0800a3e0
 8009c04:	1acb      	subs	r3, r1, r3
 8009c06:	f8c8 3000 	str.w	r3, [r8]
 8009c0a:	462b      	mov	r3, r5
 8009c0c:	e7df      	b.n	8009bce <__kernel_rem_pio2+0x306>
 8009c0e:	1e62      	subs	r2, r4, #1
 8009c10:	ab0c      	add	r3, sp, #48	; 0x30
 8009c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c16:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009c1a:	a90c      	add	r1, sp, #48	; 0x30
 8009c1c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8009c20:	e738      	b.n	8009a94 <__kernel_rem_pio2+0x1cc>
 8009c22:	1e62      	subs	r2, r4, #1
 8009c24:	ab0c      	add	r3, sp, #48	; 0x30
 8009c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c2a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009c2e:	e7f4      	b.n	8009c1a <__kernel_rem_pio2+0x352>
 8009c30:	a90c      	add	r1, sp, #48	; 0x30
 8009c32:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009c36:	3b01      	subs	r3, #1
 8009c38:	430a      	orrs	r2, r1
 8009c3a:	e788      	b.n	8009b4e <__kernel_rem_pio2+0x286>
 8009c3c:	3301      	adds	r3, #1
 8009c3e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8009c42:	2900      	cmp	r1, #0
 8009c44:	d0fa      	beq.n	8009c3c <__kernel_rem_pio2+0x374>
 8009c46:	9a08      	ldr	r2, [sp, #32]
 8009c48:	f502 7218 	add.w	r2, r2, #608	; 0x260
 8009c4c:	446a      	add	r2, sp
 8009c4e:	3a98      	subs	r2, #152	; 0x98
 8009c50:	9208      	str	r2, [sp, #32]
 8009c52:	9a06      	ldr	r2, [sp, #24]
 8009c54:	a920      	add	r1, sp, #128	; 0x80
 8009c56:	18a2      	adds	r2, r4, r2
 8009c58:	18e3      	adds	r3, r4, r3
 8009c5a:	f104 0801 	add.w	r8, r4, #1
 8009c5e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8009c62:	9302      	str	r3, [sp, #8]
 8009c64:	9b02      	ldr	r3, [sp, #8]
 8009c66:	4543      	cmp	r3, r8
 8009c68:	da04      	bge.n	8009c74 <__kernel_rem_pio2+0x3ac>
 8009c6a:	461c      	mov	r4, r3
 8009c6c:	e6a2      	b.n	80099b4 <__kernel_rem_pio2+0xec>
 8009c6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c70:	2301      	movs	r3, #1
 8009c72:	e7e4      	b.n	8009c3e <__kernel_rem_pio2+0x376>
 8009c74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c76:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8009c7a:	f7f6 fc4b 	bl	8000514 <__aeabi_i2d>
 8009c7e:	e8e5 0102 	strd	r0, r1, [r5], #8
 8009c82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c84:	46ab      	mov	fp, r5
 8009c86:	461c      	mov	r4, r3
 8009c88:	f04f 0900 	mov.w	r9, #0
 8009c8c:	2600      	movs	r6, #0
 8009c8e:	2700      	movs	r7, #0
 8009c90:	9b05      	ldr	r3, [sp, #20]
 8009c92:	4599      	cmp	r9, r3
 8009c94:	dd06      	ble.n	8009ca4 <__kernel_rem_pio2+0x3dc>
 8009c96:	9b08      	ldr	r3, [sp, #32]
 8009c98:	e8e3 6702 	strd	r6, r7, [r3], #8
 8009c9c:	f108 0801 	add.w	r8, r8, #1
 8009ca0:	9308      	str	r3, [sp, #32]
 8009ca2:	e7df      	b.n	8009c64 <__kernel_rem_pio2+0x39c>
 8009ca4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8009ca8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8009cac:	f7f6 fc9c 	bl	80005e8 <__aeabi_dmul>
 8009cb0:	4602      	mov	r2, r0
 8009cb2:	460b      	mov	r3, r1
 8009cb4:	4630      	mov	r0, r6
 8009cb6:	4639      	mov	r1, r7
 8009cb8:	f7f6 fae0 	bl	800027c <__adddf3>
 8009cbc:	f109 0901 	add.w	r9, r9, #1
 8009cc0:	4606      	mov	r6, r0
 8009cc2:	460f      	mov	r7, r1
 8009cc4:	e7e4      	b.n	8009c90 <__kernel_rem_pio2+0x3c8>
 8009cc6:	3d01      	subs	r5, #1
 8009cc8:	e747      	b.n	8009b5a <__kernel_rem_pio2+0x292>
 8009cca:	ec47 6b10 	vmov	d0, r6, r7
 8009cce:	f1ca 0000 	rsb	r0, sl, #0
 8009cd2:	f000 f949 	bl	8009f68 <scalbn>
 8009cd6:	ec57 6b10 	vmov	r6, r7, d0
 8009cda:	4ba0      	ldr	r3, [pc, #640]	; (8009f5c <__kernel_rem_pio2+0x694>)
 8009cdc:	ee10 0a10 	vmov	r0, s0
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	4639      	mov	r1, r7
 8009ce4:	f7f6 ff06 	bl	8000af4 <__aeabi_dcmpge>
 8009ce8:	b1f8      	cbz	r0, 8009d2a <__kernel_rem_pio2+0x462>
 8009cea:	4b9d      	ldr	r3, [pc, #628]	; (8009f60 <__kernel_rem_pio2+0x698>)
 8009cec:	2200      	movs	r2, #0
 8009cee:	4630      	mov	r0, r6
 8009cf0:	4639      	mov	r1, r7
 8009cf2:	f7f6 fc79 	bl	80005e8 <__aeabi_dmul>
 8009cf6:	f7f6 ff11 	bl	8000b1c <__aeabi_d2iz>
 8009cfa:	4680      	mov	r8, r0
 8009cfc:	f7f6 fc0a 	bl	8000514 <__aeabi_i2d>
 8009d00:	4b96      	ldr	r3, [pc, #600]	; (8009f5c <__kernel_rem_pio2+0x694>)
 8009d02:	2200      	movs	r2, #0
 8009d04:	f7f6 fc70 	bl	80005e8 <__aeabi_dmul>
 8009d08:	460b      	mov	r3, r1
 8009d0a:	4602      	mov	r2, r0
 8009d0c:	4639      	mov	r1, r7
 8009d0e:	4630      	mov	r0, r6
 8009d10:	f7f6 fab2 	bl	8000278 <__aeabi_dsub>
 8009d14:	f7f6 ff02 	bl	8000b1c <__aeabi_d2iz>
 8009d18:	1c65      	adds	r5, r4, #1
 8009d1a:	ab0c      	add	r3, sp, #48	; 0x30
 8009d1c:	f10a 0a18 	add.w	sl, sl, #24
 8009d20:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009d24:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8009d28:	e71f      	b.n	8009b6a <__kernel_rem_pio2+0x2a2>
 8009d2a:	4630      	mov	r0, r6
 8009d2c:	4639      	mov	r1, r7
 8009d2e:	f7f6 fef5 	bl	8000b1c <__aeabi_d2iz>
 8009d32:	ab0c      	add	r3, sp, #48	; 0x30
 8009d34:	4625      	mov	r5, r4
 8009d36:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009d3a:	e716      	b.n	8009b6a <__kernel_rem_pio2+0x2a2>
 8009d3c:	ab0c      	add	r3, sp, #48	; 0x30
 8009d3e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009d42:	f7f6 fbe7 	bl	8000514 <__aeabi_i2d>
 8009d46:	4632      	mov	r2, r6
 8009d48:	463b      	mov	r3, r7
 8009d4a:	f7f6 fc4d 	bl	80005e8 <__aeabi_dmul>
 8009d4e:	4642      	mov	r2, r8
 8009d50:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8009d54:	464b      	mov	r3, r9
 8009d56:	4630      	mov	r0, r6
 8009d58:	4639      	mov	r1, r7
 8009d5a:	f7f6 fc45 	bl	80005e8 <__aeabi_dmul>
 8009d5e:	3c01      	subs	r4, #1
 8009d60:	4606      	mov	r6, r0
 8009d62:	460f      	mov	r7, r1
 8009d64:	e713      	b.n	8009b8e <__kernel_rem_pio2+0x2c6>
 8009d66:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8009d6a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8009d6e:	f7f6 fc3b 	bl	80005e8 <__aeabi_dmul>
 8009d72:	4602      	mov	r2, r0
 8009d74:	460b      	mov	r3, r1
 8009d76:	4648      	mov	r0, r9
 8009d78:	4651      	mov	r1, sl
 8009d7a:	f7f6 fa7f 	bl	800027c <__adddf3>
 8009d7e:	3701      	adds	r7, #1
 8009d80:	4681      	mov	r9, r0
 8009d82:	468a      	mov	sl, r1
 8009d84:	9b00      	ldr	r3, [sp, #0]
 8009d86:	429f      	cmp	r7, r3
 8009d88:	dc02      	bgt.n	8009d90 <__kernel_rem_pio2+0x4c8>
 8009d8a:	9b06      	ldr	r3, [sp, #24]
 8009d8c:	429f      	cmp	r7, r3
 8009d8e:	ddea      	ble.n	8009d66 <__kernel_rem_pio2+0x49e>
 8009d90:	9a06      	ldr	r2, [sp, #24]
 8009d92:	ab48      	add	r3, sp, #288	; 0x120
 8009d94:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8009d98:	e9c6 9a00 	strd	r9, sl, [r6]
 8009d9c:	3c01      	subs	r4, #1
 8009d9e:	e6fa      	b.n	8009b96 <__kernel_rem_pio2+0x2ce>
 8009da0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8009da2:	2b02      	cmp	r3, #2
 8009da4:	dc0b      	bgt.n	8009dbe <__kernel_rem_pio2+0x4f6>
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	dc39      	bgt.n	8009e1e <__kernel_rem_pio2+0x556>
 8009daa:	d05d      	beq.n	8009e68 <__kernel_rem_pio2+0x5a0>
 8009dac:	9b02      	ldr	r3, [sp, #8]
 8009dae:	f003 0007 	and.w	r0, r3, #7
 8009db2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8009db6:	ecbd 8b02 	vpop	{d8}
 8009dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dbe:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8009dc0:	2b03      	cmp	r3, #3
 8009dc2:	d1f3      	bne.n	8009dac <__kernel_rem_pio2+0x4e4>
 8009dc4:	9b05      	ldr	r3, [sp, #20]
 8009dc6:	9500      	str	r5, [sp, #0]
 8009dc8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8009dcc:	eb0d 0403 	add.w	r4, sp, r3
 8009dd0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8009dd4:	46a2      	mov	sl, r4
 8009dd6:	9b00      	ldr	r3, [sp, #0]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	f1aa 0a08 	sub.w	sl, sl, #8
 8009dde:	dc69      	bgt.n	8009eb4 <__kernel_rem_pio2+0x5ec>
 8009de0:	46aa      	mov	sl, r5
 8009de2:	f1ba 0f01 	cmp.w	sl, #1
 8009de6:	f1a4 0408 	sub.w	r4, r4, #8
 8009dea:	f300 8083 	bgt.w	8009ef4 <__kernel_rem_pio2+0x62c>
 8009dee:	9c05      	ldr	r4, [sp, #20]
 8009df0:	ab48      	add	r3, sp, #288	; 0x120
 8009df2:	441c      	add	r4, r3
 8009df4:	2000      	movs	r0, #0
 8009df6:	2100      	movs	r1, #0
 8009df8:	2d01      	cmp	r5, #1
 8009dfa:	f300 809a 	bgt.w	8009f32 <__kernel_rem_pio2+0x66a>
 8009dfe:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 8009e02:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8009e06:	f1bb 0f00 	cmp.w	fp, #0
 8009e0a:	f040 8098 	bne.w	8009f3e <__kernel_rem_pio2+0x676>
 8009e0e:	9b04      	ldr	r3, [sp, #16]
 8009e10:	e9c3 7800 	strd	r7, r8, [r3]
 8009e14:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8009e18:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8009e1c:	e7c6      	b.n	8009dac <__kernel_rem_pio2+0x4e4>
 8009e1e:	9e05      	ldr	r6, [sp, #20]
 8009e20:	ab48      	add	r3, sp, #288	; 0x120
 8009e22:	441e      	add	r6, r3
 8009e24:	462c      	mov	r4, r5
 8009e26:	2000      	movs	r0, #0
 8009e28:	2100      	movs	r1, #0
 8009e2a:	2c00      	cmp	r4, #0
 8009e2c:	da33      	bge.n	8009e96 <__kernel_rem_pio2+0x5ce>
 8009e2e:	f1bb 0f00 	cmp.w	fp, #0
 8009e32:	d036      	beq.n	8009ea2 <__kernel_rem_pio2+0x5da>
 8009e34:	4602      	mov	r2, r0
 8009e36:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009e3a:	9c04      	ldr	r4, [sp, #16]
 8009e3c:	e9c4 2300 	strd	r2, r3, [r4]
 8009e40:	4602      	mov	r2, r0
 8009e42:	460b      	mov	r3, r1
 8009e44:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8009e48:	f7f6 fa16 	bl	8000278 <__aeabi_dsub>
 8009e4c:	ae4a      	add	r6, sp, #296	; 0x128
 8009e4e:	2401      	movs	r4, #1
 8009e50:	42a5      	cmp	r5, r4
 8009e52:	da29      	bge.n	8009ea8 <__kernel_rem_pio2+0x5e0>
 8009e54:	f1bb 0f00 	cmp.w	fp, #0
 8009e58:	d002      	beq.n	8009e60 <__kernel_rem_pio2+0x598>
 8009e5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009e5e:	4619      	mov	r1, r3
 8009e60:	9b04      	ldr	r3, [sp, #16]
 8009e62:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8009e66:	e7a1      	b.n	8009dac <__kernel_rem_pio2+0x4e4>
 8009e68:	9c05      	ldr	r4, [sp, #20]
 8009e6a:	ab48      	add	r3, sp, #288	; 0x120
 8009e6c:	441c      	add	r4, r3
 8009e6e:	2000      	movs	r0, #0
 8009e70:	2100      	movs	r1, #0
 8009e72:	2d00      	cmp	r5, #0
 8009e74:	da09      	bge.n	8009e8a <__kernel_rem_pio2+0x5c2>
 8009e76:	f1bb 0f00 	cmp.w	fp, #0
 8009e7a:	d002      	beq.n	8009e82 <__kernel_rem_pio2+0x5ba>
 8009e7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009e80:	4619      	mov	r1, r3
 8009e82:	9b04      	ldr	r3, [sp, #16]
 8009e84:	e9c3 0100 	strd	r0, r1, [r3]
 8009e88:	e790      	b.n	8009dac <__kernel_rem_pio2+0x4e4>
 8009e8a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009e8e:	f7f6 f9f5 	bl	800027c <__adddf3>
 8009e92:	3d01      	subs	r5, #1
 8009e94:	e7ed      	b.n	8009e72 <__kernel_rem_pio2+0x5aa>
 8009e96:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8009e9a:	f7f6 f9ef 	bl	800027c <__adddf3>
 8009e9e:	3c01      	subs	r4, #1
 8009ea0:	e7c3      	b.n	8009e2a <__kernel_rem_pio2+0x562>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	e7c8      	b.n	8009e3a <__kernel_rem_pio2+0x572>
 8009ea8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8009eac:	f7f6 f9e6 	bl	800027c <__adddf3>
 8009eb0:	3401      	adds	r4, #1
 8009eb2:	e7cd      	b.n	8009e50 <__kernel_rem_pio2+0x588>
 8009eb4:	e9da 8900 	ldrd	r8, r9, [sl]
 8009eb8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8009ebc:	9b00      	ldr	r3, [sp, #0]
 8009ebe:	3b01      	subs	r3, #1
 8009ec0:	9300      	str	r3, [sp, #0]
 8009ec2:	4632      	mov	r2, r6
 8009ec4:	463b      	mov	r3, r7
 8009ec6:	4640      	mov	r0, r8
 8009ec8:	4649      	mov	r1, r9
 8009eca:	f7f6 f9d7 	bl	800027c <__adddf3>
 8009ece:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	460b      	mov	r3, r1
 8009ed6:	4640      	mov	r0, r8
 8009ed8:	4649      	mov	r1, r9
 8009eda:	f7f6 f9cd 	bl	8000278 <__aeabi_dsub>
 8009ede:	4632      	mov	r2, r6
 8009ee0:	463b      	mov	r3, r7
 8009ee2:	f7f6 f9cb 	bl	800027c <__adddf3>
 8009ee6:	ed9d 7b06 	vldr	d7, [sp, #24]
 8009eea:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009eee:	ed8a 7b00 	vstr	d7, [sl]
 8009ef2:	e770      	b.n	8009dd6 <__kernel_rem_pio2+0x50e>
 8009ef4:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009ef8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8009efc:	4640      	mov	r0, r8
 8009efe:	4632      	mov	r2, r6
 8009f00:	463b      	mov	r3, r7
 8009f02:	4649      	mov	r1, r9
 8009f04:	f7f6 f9ba 	bl	800027c <__adddf3>
 8009f08:	e9cd 0100 	strd	r0, r1, [sp]
 8009f0c:	4602      	mov	r2, r0
 8009f0e:	460b      	mov	r3, r1
 8009f10:	4640      	mov	r0, r8
 8009f12:	4649      	mov	r1, r9
 8009f14:	f7f6 f9b0 	bl	8000278 <__aeabi_dsub>
 8009f18:	4632      	mov	r2, r6
 8009f1a:	463b      	mov	r3, r7
 8009f1c:	f7f6 f9ae 	bl	800027c <__adddf3>
 8009f20:	ed9d 7b00 	vldr	d7, [sp]
 8009f24:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009f28:	ed84 7b00 	vstr	d7, [r4]
 8009f2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009f30:	e757      	b.n	8009de2 <__kernel_rem_pio2+0x51a>
 8009f32:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009f36:	f7f6 f9a1 	bl	800027c <__adddf3>
 8009f3a:	3d01      	subs	r5, #1
 8009f3c:	e75c      	b.n	8009df8 <__kernel_rem_pio2+0x530>
 8009f3e:	9b04      	ldr	r3, [sp, #16]
 8009f40:	9a04      	ldr	r2, [sp, #16]
 8009f42:	601f      	str	r7, [r3, #0]
 8009f44:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8009f48:	605c      	str	r4, [r3, #4]
 8009f4a:	609d      	str	r5, [r3, #8]
 8009f4c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009f50:	60d3      	str	r3, [r2, #12]
 8009f52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009f56:	6110      	str	r0, [r2, #16]
 8009f58:	6153      	str	r3, [r2, #20]
 8009f5a:	e727      	b.n	8009dac <__kernel_rem_pio2+0x4e4>
 8009f5c:	41700000 	.word	0x41700000
 8009f60:	3e700000 	.word	0x3e700000
 8009f64:	00000000 	.word	0x00000000

08009f68 <scalbn>:
 8009f68:	b570      	push	{r4, r5, r6, lr}
 8009f6a:	ec55 4b10 	vmov	r4, r5, d0
 8009f6e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8009f72:	4606      	mov	r6, r0
 8009f74:	462b      	mov	r3, r5
 8009f76:	b999      	cbnz	r1, 8009fa0 <scalbn+0x38>
 8009f78:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009f7c:	4323      	orrs	r3, r4
 8009f7e:	d03f      	beq.n	800a000 <scalbn+0x98>
 8009f80:	4b35      	ldr	r3, [pc, #212]	; (800a058 <scalbn+0xf0>)
 8009f82:	4629      	mov	r1, r5
 8009f84:	ee10 0a10 	vmov	r0, s0
 8009f88:	2200      	movs	r2, #0
 8009f8a:	f7f6 fb2d 	bl	80005e8 <__aeabi_dmul>
 8009f8e:	4b33      	ldr	r3, [pc, #204]	; (800a05c <scalbn+0xf4>)
 8009f90:	429e      	cmp	r6, r3
 8009f92:	4604      	mov	r4, r0
 8009f94:	460d      	mov	r5, r1
 8009f96:	da10      	bge.n	8009fba <scalbn+0x52>
 8009f98:	a327      	add	r3, pc, #156	; (adr r3, 800a038 <scalbn+0xd0>)
 8009f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f9e:	e01f      	b.n	8009fe0 <scalbn+0x78>
 8009fa0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8009fa4:	4291      	cmp	r1, r2
 8009fa6:	d10c      	bne.n	8009fc2 <scalbn+0x5a>
 8009fa8:	ee10 2a10 	vmov	r2, s0
 8009fac:	4620      	mov	r0, r4
 8009fae:	4629      	mov	r1, r5
 8009fb0:	f7f6 f964 	bl	800027c <__adddf3>
 8009fb4:	4604      	mov	r4, r0
 8009fb6:	460d      	mov	r5, r1
 8009fb8:	e022      	b.n	800a000 <scalbn+0x98>
 8009fba:	460b      	mov	r3, r1
 8009fbc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009fc0:	3936      	subs	r1, #54	; 0x36
 8009fc2:	f24c 3250 	movw	r2, #50000	; 0xc350
 8009fc6:	4296      	cmp	r6, r2
 8009fc8:	dd0d      	ble.n	8009fe6 <scalbn+0x7e>
 8009fca:	2d00      	cmp	r5, #0
 8009fcc:	a11c      	add	r1, pc, #112	; (adr r1, 800a040 <scalbn+0xd8>)
 8009fce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009fd2:	da02      	bge.n	8009fda <scalbn+0x72>
 8009fd4:	a11c      	add	r1, pc, #112	; (adr r1, 800a048 <scalbn+0xe0>)
 8009fd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009fda:	a319      	add	r3, pc, #100	; (adr r3, 800a040 <scalbn+0xd8>)
 8009fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe0:	f7f6 fb02 	bl	80005e8 <__aeabi_dmul>
 8009fe4:	e7e6      	b.n	8009fb4 <scalbn+0x4c>
 8009fe6:	1872      	adds	r2, r6, r1
 8009fe8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009fec:	428a      	cmp	r2, r1
 8009fee:	dcec      	bgt.n	8009fca <scalbn+0x62>
 8009ff0:	2a00      	cmp	r2, #0
 8009ff2:	dd08      	ble.n	800a006 <scalbn+0x9e>
 8009ff4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009ff8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009ffc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a000:	ec45 4b10 	vmov	d0, r4, r5
 800a004:	bd70      	pop	{r4, r5, r6, pc}
 800a006:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a00a:	da08      	bge.n	800a01e <scalbn+0xb6>
 800a00c:	2d00      	cmp	r5, #0
 800a00e:	a10a      	add	r1, pc, #40	; (adr r1, 800a038 <scalbn+0xd0>)
 800a010:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a014:	dac0      	bge.n	8009f98 <scalbn+0x30>
 800a016:	a10e      	add	r1, pc, #56	; (adr r1, 800a050 <scalbn+0xe8>)
 800a018:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a01c:	e7bc      	b.n	8009f98 <scalbn+0x30>
 800a01e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a022:	3236      	adds	r2, #54	; 0x36
 800a024:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a028:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a02c:	4620      	mov	r0, r4
 800a02e:	4b0c      	ldr	r3, [pc, #48]	; (800a060 <scalbn+0xf8>)
 800a030:	2200      	movs	r2, #0
 800a032:	e7d5      	b.n	8009fe0 <scalbn+0x78>
 800a034:	f3af 8000 	nop.w
 800a038:	c2f8f359 	.word	0xc2f8f359
 800a03c:	01a56e1f 	.word	0x01a56e1f
 800a040:	8800759c 	.word	0x8800759c
 800a044:	7e37e43c 	.word	0x7e37e43c
 800a048:	8800759c 	.word	0x8800759c
 800a04c:	fe37e43c 	.word	0xfe37e43c
 800a050:	c2f8f359 	.word	0xc2f8f359
 800a054:	81a56e1f 	.word	0x81a56e1f
 800a058:	43500000 	.word	0x43500000
 800a05c:	ffff3cb0 	.word	0xffff3cb0
 800a060:	3c900000 	.word	0x3c900000
 800a064:	00000000 	.word	0x00000000

0800a068 <floor>:
 800a068:	ec51 0b10 	vmov	r0, r1, d0
 800a06c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a074:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800a078:	2e13      	cmp	r6, #19
 800a07a:	ee10 5a10 	vmov	r5, s0
 800a07e:	ee10 8a10 	vmov	r8, s0
 800a082:	460c      	mov	r4, r1
 800a084:	dc31      	bgt.n	800a0ea <floor+0x82>
 800a086:	2e00      	cmp	r6, #0
 800a088:	da14      	bge.n	800a0b4 <floor+0x4c>
 800a08a:	a333      	add	r3, pc, #204	; (adr r3, 800a158 <floor+0xf0>)
 800a08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a090:	f7f6 f8f4 	bl	800027c <__adddf3>
 800a094:	2200      	movs	r2, #0
 800a096:	2300      	movs	r3, #0
 800a098:	f7f6 fd36 	bl	8000b08 <__aeabi_dcmpgt>
 800a09c:	b138      	cbz	r0, 800a0ae <floor+0x46>
 800a09e:	2c00      	cmp	r4, #0
 800a0a0:	da53      	bge.n	800a14a <floor+0xe2>
 800a0a2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800a0a6:	4325      	orrs	r5, r4
 800a0a8:	d052      	beq.n	800a150 <floor+0xe8>
 800a0aa:	4c2d      	ldr	r4, [pc, #180]	; (800a160 <floor+0xf8>)
 800a0ac:	2500      	movs	r5, #0
 800a0ae:	4621      	mov	r1, r4
 800a0b0:	4628      	mov	r0, r5
 800a0b2:	e024      	b.n	800a0fe <floor+0x96>
 800a0b4:	4f2b      	ldr	r7, [pc, #172]	; (800a164 <floor+0xfc>)
 800a0b6:	4137      	asrs	r7, r6
 800a0b8:	ea01 0307 	and.w	r3, r1, r7
 800a0bc:	4303      	orrs	r3, r0
 800a0be:	d01e      	beq.n	800a0fe <floor+0x96>
 800a0c0:	a325      	add	r3, pc, #148	; (adr r3, 800a158 <floor+0xf0>)
 800a0c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c6:	f7f6 f8d9 	bl	800027c <__adddf3>
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	f7f6 fd1b 	bl	8000b08 <__aeabi_dcmpgt>
 800a0d2:	2800      	cmp	r0, #0
 800a0d4:	d0eb      	beq.n	800a0ae <floor+0x46>
 800a0d6:	2c00      	cmp	r4, #0
 800a0d8:	bfbe      	ittt	lt
 800a0da:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800a0de:	4133      	asrlt	r3, r6
 800a0e0:	18e4      	addlt	r4, r4, r3
 800a0e2:	ea24 0407 	bic.w	r4, r4, r7
 800a0e6:	2500      	movs	r5, #0
 800a0e8:	e7e1      	b.n	800a0ae <floor+0x46>
 800a0ea:	2e33      	cmp	r6, #51	; 0x33
 800a0ec:	dd0b      	ble.n	800a106 <floor+0x9e>
 800a0ee:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a0f2:	d104      	bne.n	800a0fe <floor+0x96>
 800a0f4:	ee10 2a10 	vmov	r2, s0
 800a0f8:	460b      	mov	r3, r1
 800a0fa:	f7f6 f8bf 	bl	800027c <__adddf3>
 800a0fe:	ec41 0b10 	vmov	d0, r0, r1
 800a102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a106:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800a10a:	f04f 37ff 	mov.w	r7, #4294967295
 800a10e:	40df      	lsrs	r7, r3
 800a110:	4238      	tst	r0, r7
 800a112:	d0f4      	beq.n	800a0fe <floor+0x96>
 800a114:	a310      	add	r3, pc, #64	; (adr r3, 800a158 <floor+0xf0>)
 800a116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a11a:	f7f6 f8af 	bl	800027c <__adddf3>
 800a11e:	2200      	movs	r2, #0
 800a120:	2300      	movs	r3, #0
 800a122:	f7f6 fcf1 	bl	8000b08 <__aeabi_dcmpgt>
 800a126:	2800      	cmp	r0, #0
 800a128:	d0c1      	beq.n	800a0ae <floor+0x46>
 800a12a:	2c00      	cmp	r4, #0
 800a12c:	da0a      	bge.n	800a144 <floor+0xdc>
 800a12e:	2e14      	cmp	r6, #20
 800a130:	d101      	bne.n	800a136 <floor+0xce>
 800a132:	3401      	adds	r4, #1
 800a134:	e006      	b.n	800a144 <floor+0xdc>
 800a136:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800a13a:	2301      	movs	r3, #1
 800a13c:	40b3      	lsls	r3, r6
 800a13e:	441d      	add	r5, r3
 800a140:	45a8      	cmp	r8, r5
 800a142:	d8f6      	bhi.n	800a132 <floor+0xca>
 800a144:	ea25 0507 	bic.w	r5, r5, r7
 800a148:	e7b1      	b.n	800a0ae <floor+0x46>
 800a14a:	2500      	movs	r5, #0
 800a14c:	462c      	mov	r4, r5
 800a14e:	e7ae      	b.n	800a0ae <floor+0x46>
 800a150:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800a154:	e7ab      	b.n	800a0ae <floor+0x46>
 800a156:	bf00      	nop
 800a158:	8800759c 	.word	0x8800759c
 800a15c:	7e37e43c 	.word	0x7e37e43c
 800a160:	bff00000 	.word	0xbff00000
 800a164:	000fffff 	.word	0x000fffff

0800a168 <_init>:
 800a168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a16a:	bf00      	nop
 800a16c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a16e:	bc08      	pop	{r3}
 800a170:	469e      	mov	lr, r3
 800a172:	4770      	bx	lr

0800a174 <_fini>:
 800a174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a176:	bf00      	nop
 800a178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a17a:	bc08      	pop	{r3}
 800a17c:	469e      	mov	lr, r3
 800a17e:	4770      	bx	lr
