{"vcs1":{"timestamp_begin":1685118519.359276013, "rt":1.35, "ut":0.30, "st":0.19}}
{"vcselab":{"timestamp_begin":1685118520.782488188, "rt":0.90, "ut":0.28, "st":0.05}}
{"link":{"timestamp_begin":1685118521.742769172, "rt":0.63, "ut":0.27, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685118518.891276399}
{"VCS_COMP_START_TIME": 1685118518.891276399}
{"VCS_COMP_END_TIME": 1685118523.931376628}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349136}}
{"stitch_vcselab": {"peak_mem": 230452}}
