
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.60000000000000000000;
1.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_12_1";
mvm_32_32_12_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_12_1' with
	the parameters "32,32,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b12_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "1,32,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "12,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b12_SIZE32_LOGSIZE5/105 |   32   |   12    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 921 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b12_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b12_g1'
  Processing 'mvm_32_32_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b12_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b12_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b12_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b12_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b12_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b12_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b12_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b12_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b12_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b12_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b12_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b12_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_20_DW_mult_tc_0'
  Mapping 'mac_b12_g1_21_DW_mult_tc_0'
  Mapping 'mac_b12_g1_22_DW_mult_tc_0'
  Mapping 'mac_b12_g1_23_DW_mult_tc_0'
  Mapping 'mac_b12_g1_24_DW_mult_tc_0'
  Mapping 'mac_b12_g1_25_DW_mult_tc_0'
  Mapping 'mac_b12_g1_26_DW_mult_tc_0'
  Mapping 'mac_b12_g1_27_DW_mult_tc_0'
  Mapping 'mac_b12_g1_28_DW_mult_tc_0'
  Mapping 'mac_b12_g1_29_DW_mult_tc_0'
  Mapping 'mac_b12_g1_30_DW_mult_tc_0'
  Mapping 'mac_b12_g1_31_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:55  296646.1      0.86    9795.0   58523.1                          
    0:00:55  296646.1      0.86    9795.0   58523.1                          
    0:00:56  297247.8      0.86    9788.1   58103.6                          
    0:00:56  297841.5      0.86    9781.2   57684.1                          
    0:00:56  298435.2      0.86    9774.3   57264.6                          
    0:00:57  299029.0      0.86    9767.4   56845.1                          
    0:00:57  299622.7      0.86    9760.5   56425.6                          
    0:00:58  300216.4      0.86    9753.6   56006.1                          
    0:00:58  300805.8      0.86    7572.6   43057.7                          
    0:00:59  301398.5      0.86    5242.7   29484.2                          
    0:01:00  301995.6      0.86    2912.7   15820.4                          
    0:01:00  302578.2      0.86     729.0    2646.4                          
    0:01:20  305272.2      0.81     416.4    1151.6                          
    0:01:21  305221.2      0.81     416.4    1151.6                          
    0:01:21  305221.2      0.81     416.4    1151.6                          
    0:01:22  305221.4      0.81     416.4    1151.6                          
    0:01:22  305221.4      0.81     416.4    1151.6                          
    0:01:23  305221.4      0.81     416.4    1151.6                          
    0:01:47  257993.7      0.77     268.5       0.0                          
    0:01:50  257577.6      0.77     266.7       0.0                          
    0:01:53  257592.0      0.77     264.8       0.0                          
    0:02:01  257603.2      0.77     263.0       0.0                          
    0:02:02  257617.0      0.77     261.2       0.0                          
    0:02:03  257628.7      0.77     259.3       0.0                          
    0:02:05  257639.3      0.68     258.4       0.0                          
    0:02:06  257655.8      0.68     257.3       0.0                          
    0:02:07  257673.4      0.68     256.3       0.0                          
    0:02:08  257673.1      0.68     256.3       0.0                          
    0:02:08  257673.1      0.68     256.3       0.0                          
    0:02:08  257673.1      0.68     256.3       0.0                          
    0:02:09  257673.1      0.68     256.3       0.0                          
    0:02:09  257673.1      0.68     256.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:09  257673.1      0.68     256.3       0.0                          
    0:02:09  257727.4      0.68     254.7      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257781.4      0.67     253.2     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257821.3      0.67     252.4     266.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257861.2      0.67     251.6     339.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257913.1      0.67     249.2     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257946.8      0.66     246.8     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257989.9      0.66     244.4     363.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258066.5      0.66     243.4     532.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258081.2      0.66     242.5     532.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258152.7      0.65     241.7     702.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258176.9      0.65     240.0     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258207.5      0.65     237.7     702.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258232.0      0.65     235.8     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258253.5      0.64     234.1     702.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258280.4      0.64     232.5     702.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258309.1      0.64     230.8     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258329.1      0.63     229.3     702.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258356.0      0.63     227.6     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258381.0      0.63     226.2     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258407.6      0.63     224.7     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258427.2      0.63     223.6     702.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258452.8      0.62     222.3     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258476.2      0.62     220.8     702.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258492.4      0.62     219.8     702.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258506.2      0.62     219.0     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258527.3      0.61     217.9     702.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258550.1      0.61     216.8     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258574.3      0.61     215.4     702.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258600.7      0.61     214.0     702.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258619.8      0.60     213.0     702.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258644.6      0.60     211.8     702.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258663.4      0.60     210.6     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258682.9      0.60     209.7     702.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258708.1      0.60     208.4     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258731.5      0.60     207.1     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258754.4      0.59     206.1     702.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258769.8      0.59     205.3     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258805.5      0.59     203.6     702.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258827.3      0.59     202.5     702.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258844.6      0.58     201.8     702.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258871.2      0.58     200.2     702.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  258887.2      0.58     199.5     702.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  258910.0      0.58     198.4     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  258931.0      0.57     197.6     702.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  258944.6      0.57     196.9     702.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  258964.6      0.57     196.1     702.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  258982.1      0.57     195.3     702.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259003.1      0.57     194.3     702.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259030.3      0.57     193.0     702.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259051.8      0.56     192.2     702.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259063.2      0.56     191.7     702.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259081.1      0.56     190.7     702.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259109.0      0.56     189.3     702.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259122.6      0.55     188.7     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259152.6      0.55     187.3     702.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259168.1      0.55     186.7     702.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259192.8      0.55     185.8     702.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259207.7      0.55     185.1     702.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259221.5      0.55     184.6     702.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259239.9      0.54     183.7     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259258.0      0.54     182.9     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259286.4      0.54     181.7     702.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259300.8      0.54     181.1     702.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  259317.0      0.54     180.2     702.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259338.8      0.53     179.2     702.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259351.9      0.53     178.6     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259368.3      0.53     177.8     702.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259389.1      0.53     177.0     702.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259404.3      0.53     176.4     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259427.1      0.52     175.5     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259446.6      0.52     174.6     702.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259459.1      0.52     174.1     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259473.7      0.52     173.3     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259489.4      0.52     172.7     702.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259505.9      0.52     172.0     702.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259526.4      0.52     171.1     702.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259546.0      0.51     170.1     702.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259563.9      0.51     169.6     702.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259577.4      0.51     169.0     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259583.3      0.51     168.8     702.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259591.0      0.51     168.4     702.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259596.6      0.51     168.2     702.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259609.3      0.50     167.7     702.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259619.7      0.50     167.1     702.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259632.2      0.50     166.6     702.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259634.6      0.50     166.5     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  259649.0      0.50     165.8     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259651.1      0.50     165.8     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259662.0      0.50     165.4     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259667.9      0.50     165.2     702.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259679.3      0.50     164.7     702.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259699.8      0.49     163.9     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259709.6      0.49     163.4     702.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259716.0      0.49     163.0     702.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259722.4      0.49     162.6     702.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259731.4      0.49     162.2     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259750.3      0.49     161.6     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259761.5      0.49     161.0     702.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259769.2      0.49     160.5     702.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259777.5      0.49     159.9     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259780.1      0.49     159.6     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259788.4      0.49     159.2     702.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259796.3      0.49     158.7     702.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259797.1      0.48     158.5     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259811.5      0.48     158.1     702.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259811.5      0.48     158.1     702.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259812.3      0.48     157.9     702.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  259815.8      0.48     157.4     702.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259828.3      0.48     156.8     702.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259842.1      0.48     156.3     702.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259842.1      0.48     156.2     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259851.7      0.48     155.9     702.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259867.4      0.48     155.2     702.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259874.3      0.48     154.8     702.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259879.9      0.48     154.6     702.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259891.3      0.48     153.8     702.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259904.6      0.47     153.4     702.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259916.6      0.47     152.8     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259921.9      0.47     152.3     702.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259933.3      0.47     151.8     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259946.6      0.47     151.4     702.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259954.9      0.47     150.9     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259957.5      0.47     150.8     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259957.5      0.47     150.7     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259964.5      0.47     150.6     702.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259973.8      0.46     150.0     702.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259976.2      0.46     149.8     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259980.9      0.46     149.5     702.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259990.0      0.46     149.2     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259995.6      0.46     148.7     702.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260001.2      0.46     148.5     702.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260002.0      0.46     148.4     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260006.7      0.46     148.1     702.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260012.6      0.46     147.8     702.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260017.9      0.46     147.5     702.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260020.8      0.46     147.3     702.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260020.8      0.46     147.2     702.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260020.8      0.46     147.2     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260020.8      0.46     147.2     702.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260037.9      0.46     146.6     702.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260048.0      0.45     146.3     702.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260049.6      0.45     146.2     702.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260051.2      0.45     146.3     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260051.2      0.45     146.2     702.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260054.4      0.45     146.0     702.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260066.1      0.45     145.6     702.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260066.9      0.45     145.4     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  260066.9      0.45     145.3     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260066.9      0.45     145.3     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260066.9      0.45     145.2     702.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260080.2      0.45     144.7     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260081.8      0.45     144.6     702.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260094.5      0.45     144.2     702.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260102.5      0.45     143.8     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260106.2      0.45     143.4     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260112.4      0.45     143.1     702.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260112.4      0.45     143.0     702.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260112.4      0.45     143.0     702.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260112.4      0.45     143.0     702.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260120.9      0.45     142.7     702.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260132.0      0.44     142.2     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260142.4      0.44     141.8     702.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260148.8      0.44     141.5     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260148.8      0.44     141.5     702.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260155.2      0.44     141.4     702.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260166.3      0.44     140.9     702.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  260173.0      0.44     140.7     702.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260172.7      0.44     140.6     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260180.7      0.44     140.2     702.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260189.2      0.44     140.0     702.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260190.0      0.44     139.9     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260190.8      0.44     140.0     702.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260202.3      0.44     139.7     702.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260203.3      0.44     139.7     702.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260211.0      0.44     139.4     702.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260211.8      0.44     139.4     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260212.9      0.44     139.4     702.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260225.1      0.43     138.8     702.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260225.1      0.43     138.7     702.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260226.2      0.43     138.7     702.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260227.0      0.43     138.7     702.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260241.9      0.43     138.0     702.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260247.2      0.43     137.6     702.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260247.2      0.43     137.6     702.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260248.0      0.43     137.5     702.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  260248.0      0.43     137.5     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260252.8      0.43     137.2     702.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260252.5      0.43     137.2     702.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260260.8      0.43     136.9     702.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260268.5      0.43     136.7     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260268.5      0.43     136.7     702.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260274.3      0.43     136.4     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260274.3      0.43     136.4     702.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260279.7      0.43     136.2     702.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260279.7      0.43     136.2     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260283.4      0.43     136.0     702.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260293.0      0.42     135.7     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260300.1      0.42     135.3     702.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260311.6      0.42     134.9     702.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260316.9      0.42     134.7     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260318.2      0.42     134.7     702.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260318.2      0.42     134.6     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260319.8      0.42     134.4     702.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260320.6      0.42     134.4     702.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260326.7      0.42     134.0     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  260331.0      0.42     134.1     702.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260337.9      0.42     133.8     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260348.0      0.42     133.5     702.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260349.6      0.42     133.4     702.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260349.6      0.42     133.4     702.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260357.9      0.42     133.3     702.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260357.9      0.42     133.3     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260359.5      0.42     133.2     702.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260359.5      0.42     133.2     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260359.5      0.41     133.1     702.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260366.1      0.41     132.7     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260366.1      0.41     132.7     702.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260366.9      0.41     132.6     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260367.7      0.41     132.5     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260375.7      0.41     132.4     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260385.0      0.41     132.0     702.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260385.8      0.41     131.9     702.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260386.6      0.41     131.8     702.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260388.2      0.41     131.9     702.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260388.2      0.41     131.8     702.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260388.2      0.41     131.7     702.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260394.3      0.41     131.5     702.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260395.1      0.41     131.5     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260407.9      0.41     130.9     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260415.9      0.41     130.7     702.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260415.9      0.41     130.7     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260422.5      0.41     130.4     702.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260423.3      0.41     130.4     702.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260431.8      0.41     130.0     702.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260432.3      0.41     129.8     702.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260432.3      0.41     129.8     702.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260432.3      0.41     129.8     702.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260435.0      0.41     129.7     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260435.8      0.41     129.6     702.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260436.6      0.41     129.6     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260443.3      0.40     129.2     702.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260452.6      0.40     128.9     702.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260466.4      0.40     128.6     702.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260476.5      0.40     128.2     702.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260489.0      0.40     127.8     702.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260505.5      0.40     127.3     702.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260516.9      0.39     126.8     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260543.5      0.39     126.1     702.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260556.8      0.39     125.5     702.3 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:21  260555.5      0.39     124.7     702.3 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:21  260554.2      0.39     124.0     702.3 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:21  260552.8      0.39     123.2     702.3 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:21  260553.1      0.39     122.7     702.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260570.7      0.39     122.0     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260596.2      0.39     121.6     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260606.3      0.38     121.3     702.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260620.1      0.38     120.8     702.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260633.7      0.38     120.3     702.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260645.1      0.38     120.0     702.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260656.9      0.38     119.6     702.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260666.4      0.38     119.4     702.3 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:22  260682.4      0.38     119.0     702.3 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:22  260698.3      0.38     118.7     702.3 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:22  260710.6      0.38     118.2     702.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260730.0      0.38     117.8     702.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260741.4      0.37     117.5     702.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260751.3      0.37     117.1     702.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260764.1      0.37     116.7     702.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260776.6      0.37     116.2     702.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260787.7      0.37     116.1     702.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260796.5      0.37     115.7     702.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260807.4      0.37     115.4     702.3 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:02:22  260823.4      0.37     114.7     702.3 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:22  260839.9      0.37     114.1     702.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260848.6      0.37     113.8     702.3 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:22  260856.6      0.37     113.5     702.3 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260864.6      0.37     113.2     702.3 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260872.6      0.37     112.9     702.3 path/genblk1[31].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260883.8      0.36     112.5     702.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260892.5      0.36     112.2     702.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260900.0      0.36     112.2     702.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260908.8      0.36     112.0     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260920.2      0.36     111.6     702.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260930.8      0.36     111.2     702.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260941.7      0.36     110.5     702.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260952.9      0.35     110.5     702.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260951.6      0.35     109.3     702.3 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260950.3      0.35     108.1     702.3 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260948.9      0.35     107.0     702.3 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260947.6      0.35     105.8     702.3 path/genblk1[31].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260955.6      0.35     105.4     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260967.5      0.35     105.2     702.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260978.7      0.35     105.0     702.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260989.4      0.35     104.8     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  261000.0      0.35     104.4     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261011.2      0.35     103.8     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261018.3      0.34     103.5     702.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261026.3      0.34     103.1     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261028.7      0.34     103.0     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261043.6      0.34     101.3     702.3 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:24  261055.3      0.34     100.3     702.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261060.9      0.34     100.0     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261069.2      0.34      99.5     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261079.0      0.34      99.0     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261083.8      0.34      98.7     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261091.8      0.34      98.5     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261098.1      0.33      98.2     702.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261105.3      0.33      97.8     702.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261108.5      0.33      97.7     702.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261113.8      0.33      97.5     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261122.1      0.33      97.3     702.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261126.1      0.33      97.2     702.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261130.3      0.33      97.1     702.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261136.2      0.33      97.1     702.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261138.8      0.33      97.0     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261144.4      0.33      96.7     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  261148.7      0.33      96.8     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261151.3      0.33      96.8     702.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261153.2      0.33      96.8     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261154.8      0.33      96.8     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261158.3      0.33      96.7     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261162.3      0.33      96.7     702.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261165.4      0.33      96.6     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261165.4      0.33      96.6     702.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261168.6      0.33      96.6     702.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261174.5      0.33      96.5     702.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261177.9      0.33      96.4     702.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261181.4      0.33      96.3     702.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261184.9      0.33      96.3     702.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261189.9      0.33      96.2     702.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261191.8      0.32      96.2     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261197.6      0.32      96.1     702.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261201.9      0.32      96.1     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261207.5      0.32      96.1     702.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261208.5      0.32      96.0     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261212.8      0.32      96.0     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261216.3      0.32      96.0     702.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  261217.8      0.32      95.9     702.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261225.6      0.32      95.6     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261230.1      0.32      95.6     702.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261233.3      0.32      95.5     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261234.3      0.32      95.6     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261236.2      0.32      95.6     702.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261236.2      0.32      95.6     702.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261237.0      0.32      95.5     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261239.4      0.32      95.5     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261241.0      0.32      95.5     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261242.1      0.32      95.5     702.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261242.9      0.32      95.4     702.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261245.5      0.32      95.4     702.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261247.1      0.32      95.4     702.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261250.6      0.32      95.4     702.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261253.8      0.32      95.3     702.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261254.6      0.32      95.3     702.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  261256.2      0.32      95.3     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  261258.8      0.32      95.3     702.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  261258.8      0.32      95.3     702.3                          
    0:02:29  260850.2      0.32      95.4     702.3                          
    0:02:29  260850.2      0.32      95.4     702.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:29  260850.2      0.32      95.4     702.3                          
    0:02:29  260888.8      0.32      95.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260888.8      0.32      95.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260888.8      0.32      95.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260888.8      0.32      95.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260891.2      0.32      95.2       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260890.9      0.32      95.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260892.0      0.32      95.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260892.0      0.32      95.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260895.7      0.32      94.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260895.7      0.32      94.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260895.7      0.32      94.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260895.7      0.32      94.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260895.7      0.32      94.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260898.9      0.32      94.7       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260899.7      0.32      94.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260900.5      0.32      94.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260900.5      0.32      94.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260900.5      0.32      94.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260901.6      0.32      94.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260902.4      0.32      94.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260902.4      0.32      94.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260902.4      0.32      94.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260902.4      0.32      94.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260901.6      0.32      94.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260904.0      0.32      94.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260905.8      0.32      94.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260907.4      0.32      94.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  260907.4      0.32      94.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  260911.1      0.32      94.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  260911.1      0.32      94.0       0.0                          
    0:02:31  260911.1      0.32      94.0       0.0                          
    0:02:31  260912.2      0.32      93.9       0.0                          
    0:02:31  260913.8      0.32      94.0       0.0                          
    0:02:31  260914.6      0.32      94.0       0.0                          
    0:02:31  260916.5      0.32      94.0       0.0                          
    0:02:31  260917.3      0.32      94.0       0.0                          
    0:02:31  260919.1      0.32      93.9       0.0                          
    0:02:31  260919.1      0.31      93.9       0.0                          
    0:02:31  260919.9      0.31      93.9       0.0                          
    0:02:31  260919.9      0.31      93.9       0.0                          
    0:02:31  260923.7      0.31      93.8       0.0                          
    0:02:31  260925.2      0.31      93.8       0.0                          
    0:02:31  260925.5      0.31      93.8       0.0                          
    0:02:31  260926.6      0.31      93.8       0.0                          
    0:02:31  260928.4      0.31      93.8       0.0                          
    0:02:32  260928.4      0.31      93.8       0.0                          
    0:02:32  260930.3      0.31      93.7       0.0                          
    0:02:32  260930.3      0.31      93.7       0.0                          
    0:02:32  260932.2      0.31      93.7       0.0                          
    0:02:32  260933.0      0.31      93.7       0.0                          
    0:02:32  260933.2      0.31      93.6       0.0                          
    0:02:32  260934.0      0.31      93.6       0.0                          
    0:02:32  260934.0      0.31      93.5       0.0                          
    0:02:32  260935.6      0.31      93.6       0.0                          
    0:02:32  260937.2      0.31      93.5       0.0                          
    0:02:32  260940.9      0.31      93.5       0.0                          
    0:02:32  260941.2      0.31      93.5       0.0                          
    0:02:32  260943.9      0.31      93.4       0.0                          
    0:02:32  260944.4      0.31      93.4       0.0                          
    0:02:32  260946.3      0.31      93.3       0.0                          
    0:02:32  260949.7      0.31      93.2       0.0                          
    0:02:32  260950.8      0.31      93.2       0.0                          
    0:02:32  260949.7      0.31      93.2       0.0                          
    0:02:32  260953.4      0.31      93.1       0.0                          
    0:02:32  260957.4      0.31      93.0       0.0                          
    0:02:33  260959.3      0.31      93.0       0.0                          
    0:02:33  260961.4      0.31      93.0       0.0                          
    0:02:33  260966.2      0.31      92.9       0.0                          
    0:02:33  260967.8      0.31      92.8       0.0                          
    0:02:33  260969.7      0.31      92.7       0.0                          
    0:02:33  260970.5      0.31      92.7       0.0                          
    0:02:33  260976.3      0.31      92.6       0.0                          
    0:02:33  260978.2      0.31      92.5       0.0                          
    0:02:33  260978.7      0.31      92.5       0.0                          
    0:02:33  261003.7      0.31      92.0       0.0                          
    0:02:33  261005.6      0.31      92.0       0.0                          
    0:02:33  261005.3      0.31      91.9       0.0                          
    0:02:33  261007.2      0.31      91.9       0.0                          
    0:02:33  261007.2      0.31      91.9       0.0                          
    0:02:33  261008.0      0.31      91.8       0.0                          
    0:02:33  261008.8      0.31      91.8       0.0                          
    0:02:33  261008.8      0.31      91.8       0.0                          
    0:02:33  261010.6      0.31      91.8       0.0                          
    0:02:33  261010.6      0.31      91.8       0.0                          
    0:02:33  261010.6      0.31      91.8       0.0                          
    0:02:33  261013.3      0.31      91.8       0.0                          
    0:02:34  261014.4      0.31      91.8       0.0                          
    0:02:34  261013.3      0.31      91.8       0.0                          
    0:02:34  261016.0      0.31      91.7       0.0                          
    0:02:34  261016.8      0.31      91.7       0.0                          
    0:02:34  261019.4      0.31      91.6       0.0                          
    0:02:34  261038.8      0.31      90.1       0.0                          
    0:02:34  261039.6      0.31      90.1       0.0                          
    0:02:34  261041.5      0.31      90.0       0.0                          
    0:02:34  261041.5      0.31      90.0       0.0                          
    0:02:34  261042.3      0.31      90.0       0.0                          
    0:02:34  261043.9      0.31      90.0       0.0                          
    0:02:34  261043.6      0.31      89.9       0.0                          
    0:02:34  261043.9      0.31      89.9       0.0                          
    0:02:34  261044.7      0.31      89.8       0.0                          
    0:02:34  261044.7      0.31      89.8       0.0                          
    0:02:34  261048.7      0.31      89.7       0.0                          
    0:02:34  261048.7      0.31      89.7       0.0                          
    0:02:34  261049.5      0.31      89.7       0.0                          
    0:02:34  261049.5      0.31      89.6       0.0                          
    0:02:34  261050.3      0.31      89.6       0.0                          
    0:02:34  261050.3      0.31      89.6       0.0                          
    0:02:35  261053.2      0.31      89.5       0.0                          
    0:02:35  261054.5      0.31      89.4       0.0                          
    0:02:35  261056.4      0.31      89.4       0.0                          
    0:02:35  261059.0      0.31      89.4       0.0                          
    0:02:35  261060.9      0.31      89.3       0.0                          
    0:02:35  261060.9      0.31      89.2       0.0                          
    0:02:35  261064.9      0.31      89.1       0.0                          
    0:02:35  261065.7      0.31      89.1       0.0                          
    0:02:35  261067.6      0.31      89.1       0.0                          
    0:02:35  261067.6      0.31      89.0       0.0                          
    0:02:35  261070.2      0.31      88.9       0.0                          
    0:02:35  261071.0      0.31      88.9       0.0                          
    0:02:35  261072.9      0.31      88.9       0.0                          
    0:02:35  261074.7      0.31      88.8       0.0                          
    0:02:35  261075.8      0.31      88.8       0.0                          
    0:02:35  261085.9      0.31      88.5       0.0                          
    0:02:35  261087.8      0.31      88.5       0.0                          
    0:02:35  261089.6      0.31      88.4       0.0                          
    0:02:35  261091.5      0.31      88.4       0.0                          
    0:02:35  261091.5      0.31      88.4       0.0                          
    0:02:35  261092.3      0.31      88.4       0.0                          
    0:02:35  261093.1      0.31      88.0       0.0                          
    0:02:36  261094.2      0.31      87.4       0.0                          
    0:02:36  261095.2      0.31      86.9       0.0                          
    0:02:36  261096.3      0.31      86.9       0.0                          
    0:02:36  261097.3      0.31      86.8       0.0                          
    0:02:36  261098.4      0.31      86.8       0.0                          
    0:02:36  261099.5      0.31      86.8       0.0                          
    0:02:36  261100.5      0.31      86.7       0.0                          
    0:02:36  261103.5      0.31      86.7       0.0                          
    0:02:36  261105.9      0.31      86.6       0.0                          
    0:02:36  261110.4      0.31      86.4       0.0                          
    0:02:36  261117.0      0.31      86.1       0.0                          
    0:02:36  261123.7      0.31      85.8       0.0                          
    0:02:36  261130.3      0.31      85.5       0.0                          
    0:02:36  261135.7      0.31      85.3       0.0                          
    0:02:36  261138.6      0.31      85.2       0.0                          
    0:02:36  261139.6      0.31      85.2       0.0                          
    0:02:36  261141.8      0.31      85.1       0.0                          
    0:02:37  261141.8      0.31      85.0       0.0                          
    0:02:37  261142.8      0.31      85.0       0.0                          
    0:02:37  261146.0      0.31      84.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:37  261146.0      0.31      84.9       0.0                          
    0:02:37  261146.0      0.31      84.9       0.0                          
    0:02:43  260658.7      0.31      84.9       0.0                          
    0:02:45  260586.9      0.31      84.9       0.0                          
    0:02:47  260523.6      0.31      84.9       0.0                          
    0:02:48  260495.4      0.31      84.9       0.0                          
    0:02:48  260477.8      0.31      84.9       0.0                          
    0:02:48  260460.3      0.31      84.9       0.0                          
    0:02:48  260442.7      0.31      84.9       0.0                          
    0:02:49  260425.2      0.31      84.9       0.0                          
    0:02:49  260407.6      0.31      84.9       0.0                          
    0:02:49  260390.1      0.31      85.0       0.0                          
    0:02:49  260372.5      0.31      85.0       0.0                          
    0:02:49  260372.5      0.31      85.0       0.0                          
    0:02:51  260372.5      0.31      85.0       0.0                          
    0:02:51  260316.6      0.31      85.1       0.0                          
    0:02:51  260304.9      0.31      85.1       0.0                          
    0:02:51  260304.9      0.31      85.1       0.0                          
    0:02:51  260304.9      0.31      85.1       0.0                          
    0:02:52  260304.9      0.31      85.1       0.0                          
    0:02:52  260304.9      0.31      85.1       0.0                          
    0:02:52  260304.9      0.31      85.1       0.0                          
    0:02:53  260302.5      0.31      85.1       0.0                          
    0:02:59  260211.6      0.31      85.1       0.0                          
    0:02:59  260150.9      0.31      85.1       0.0                          
    0:02:59  260055.2      0.31      85.1       0.0                          
    0:03:00  259944.2      0.31      85.1       0.0                          
    0:03:00  259833.3      0.31      85.1       0.0                          
    0:03:01  259722.4      0.31      85.1       0.0                          
    0:03:01  259611.5      0.31      85.1       0.0                          
    0:03:02  259499.0      0.31      85.1       0.0                          
    0:03:02  259388.0      0.31      85.1       0.0                          
    0:03:03  259277.1      0.31      85.1       0.0                          
    0:03:03  259166.2      0.31      85.1       0.0                          
    0:03:04  259055.3      0.31      85.1       0.0                          
    0:03:04  258944.3      0.31      85.1       0.0                          
    0:03:05  258861.4      0.31      85.1       0.0                          
    0:03:05  258819.1      0.31      84.9       0.0                          
    0:03:05  258775.2      0.31      84.9       0.0                          
    0:03:06  258728.9      0.31      84.9       0.0                          
    0:03:06  258690.6      0.31      84.9       0.0                          
    0:03:06  258647.5      0.31      84.9       0.0                          
    0:03:06  258599.6      0.31      84.9       0.0                          
    0:03:07  258561.3      0.31      84.9       0.0                          
    0:03:07  258515.8      0.31      84.9       0.0                          
    0:03:07  258470.3      0.31      84.9       0.0                          
    0:03:08  258432.8      0.31      84.9       0.0                          
    0:03:08  258387.3      0.31      84.9       0.0                          
    0:03:08  258340.3      0.31      84.8       0.0                          
    0:03:08  258302.8      0.31      84.8       0.0                          
    0:03:09  258237.3      0.31      84.8       0.0                          
    0:03:09  258155.1      0.31      84.8       0.0                          
    0:03:10  258072.1      0.31      84.8       0.0                          
    0:03:10  257989.9      0.31      84.8       0.0                          
    0:03:11  257906.9      0.31      84.8       0.0                          
    0:03:11  257824.8      0.31      84.8       0.0                          
    0:03:12  257741.8      0.31      84.8       0.0                          
    0:03:12  257663.8      0.31      84.8       0.0                          
    0:03:12  257656.6      0.31      84.8       0.0                          
    0:03:14  257653.7      0.31      84.7       0.0                          
    0:03:20  257652.9      0.31      84.7       0.0                          
    0:03:20  257646.3      0.31      84.7       0.0                          
    0:03:21  257645.5      0.31      84.6       0.0                          
    0:03:21  257645.5      0.31      84.6       0.0                          
    0:03:21  257645.5      0.31      84.6       0.0                          
    0:03:21  257645.5      0.31      84.6       0.0                          
    0:03:21  257645.5      0.31      84.6       0.0                          
    0:03:21  257645.5      0.31      84.6       0.0                          
    0:03:22  257645.5      0.31      84.6       0.0                          
    0:03:22  257645.5      0.31      84.6       0.0                          
    0:03:22  257646.3      0.31      84.6       0.0                          
    0:03:22  257645.2      0.31      84.6       0.0                          
    0:03:22  257645.2      0.31      84.5       0.0                          
    0:03:22  257645.2      0.31      84.5       0.0                          
    0:03:22  257644.1      0.31      84.5       0.0                          
    0:03:22  257642.5      0.31      84.5       0.0                          
    0:03:23  257642.5      0.31      84.5       0.0                          
    0:03:23  257641.5      0.31      84.5       0.0                          
    0:03:23  257641.5      0.31      84.5       0.0                          
    0:03:23  257643.3      0.31      84.4       0.0                          
    0:03:23  257644.4      0.31      84.4       0.0                          
    0:03:23  257642.5      0.31      84.4       0.0                          
    0:03:23  257643.3      0.31      84.4       0.0                          
    0:03:23  257645.5      0.31      84.3       0.0                          
    0:03:23  257647.1      0.31      84.3       0.0                          
    0:03:23  257647.1      0.31      84.3       0.0                          
    0:03:23  257646.0      0.31      84.3       0.0                          
    0:03:23  257646.8      0.31      84.3       0.0                          
    0:03:23  257645.7      0.31      84.3       0.0                          
    0:03:24  257645.7      0.31      84.2       0.0                          
    0:03:24  257645.7      0.31      84.2       0.0                          
    0:03:24  257647.6      0.31      84.2       0.0                          
    0:03:24  257647.6      0.31      84.2       0.0                          
    0:03:24  257647.6      0.31      84.2       0.0                          
    0:03:24  257648.7      0.31      84.2       0.0                          
    0:03:24  257650.5      0.31      84.2       0.0                          
    0:03:24  257651.3      0.31      84.1       0.0                          
    0:03:24  257653.2      0.31      84.1       0.0                          
    0:03:24  257653.2      0.31      84.1       0.0                          
    0:03:24  257654.0      0.31      84.1       0.0                          
    0:03:24  257654.8      0.31      84.1       0.0                          
    0:03:25  257654.8      0.31      84.1       0.0                          
    0:03:25  257654.8      0.31      84.1       0.0                          
    0:03:25  257655.3      0.31      84.1       0.0                          
    0:03:25  257659.0      0.31      83.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:25  257664.9      0.31      83.7       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:25  257666.2      0.31      83.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:26  257667.0      0.31      83.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:26  257670.5      0.31      83.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:26  257672.1      0.30      83.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:26  257677.9      0.30      83.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:26  257679.5      0.30      83.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:26  257681.9      0.30      83.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:26  257684.6      0.30      83.7       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:26  257686.4      0.30      83.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:26  257689.6      0.30      83.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:26  257694.4      0.30      83.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:26  257697.6      0.30      83.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:26  257697.6      0.30      83.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1347 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 30729 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:22:07 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             115680.474746
Buf/Inv area:                     5466.299974
Noncombinational area:          142017.129023
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                257697.603770
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:22:17 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 102.9493 mW   (90%)
  Net Switching Power  =  11.4124 mW   (10%)
                         ---------
Total Dynamic Power    = 114.3617 mW  (100%)

Cell Leakage Power     =   5.3166 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       9.8485e+04        1.4970e+03        2.4232e+06        1.0240e+05  (  85.56%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.4700e+03        9.9150e+03        2.8935e+06        1.7278e+04  (  14.44%)
--------------------------------------------------------------------------------------------------
Total          1.0296e+05 uW     1.1412e+04 uW     5.3166e+06 nW     1.1968e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:22:17 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[24].path/path/add_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[24].path/path/add_out_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[24].path/path/add_out_reg[0]/Q (DFF_X1)
                                                          0.09       0.09 f
  path/genblk1[24].path/path/add_42/B[0] (mac_b12_g1_8_DW01_add_0)
                                                          0.00       0.09 f
  path/genblk1[24].path/path/add_42/U6/ZN (AND2_X1)       0.04       0.13 f
  path/genblk1[24].path/path/add_42/U40/CO (FA_X1)        0.09       0.22 f
  path/genblk1[24].path/path/add_42/U9/ZN (NAND2_X1)      0.03       0.25 r
  path/genblk1[24].path/path/add_42/U47/ZN (NAND3_X1)     0.03       0.29 f
  path/genblk1[24].path/path/add_42/U161/ZN (NAND2_X1)
                                                          0.03       0.32 r
  path/genblk1[24].path/path/add_42/U164/ZN (NAND3_X1)
                                                          0.04       0.36 f
  path/genblk1[24].path/path/add_42/U168/ZN (NAND2_X1)
                                                          0.04       0.39 r
  path/genblk1[24].path/path/add_42/U170/ZN (NAND3_X1)
                                                          0.04       0.43 f
  path/genblk1[24].path/path/add_42/U96/ZN (NAND2_X1)     0.04       0.47 r
  path/genblk1[24].path/path/add_42/U84/ZN (NAND3_X1)     0.04       0.50 f
  path/genblk1[24].path/path/add_42/U106/ZN (NAND2_X1)
                                                          0.04       0.54 r
  path/genblk1[24].path/path/add_42/U101/ZN (NAND3_X1)
                                                          0.04       0.58 f
  path/genblk1[24].path/path/add_42/U112/ZN (NAND2_X1)
                                                          0.03       0.61 r
  path/genblk1[24].path/path/add_42/U115/ZN (NAND3_X1)
                                                          0.04       0.65 f
  path/genblk1[24].path/path/add_42/U121/ZN (NAND2_X1)
                                                          0.04       0.69 r
  path/genblk1[24].path/path/add_42/U123/ZN (NAND3_X1)
                                                          0.04       0.72 f
  path/genblk1[24].path/path/add_42/U141/ZN (NAND2_X1)
                                                          0.04       0.76 r
  path/genblk1[24].path/path/add_42/U143/ZN (NAND3_X1)
                                                          0.04       0.80 f
  path/genblk1[24].path/path/add_42/U31/ZN (NAND2_X1)     0.03       0.84 r
  path/genblk1[24].path/path/add_42/U42/ZN (NAND3_X1)     0.04       0.87 f
  path/genblk1[24].path/path/add_42/U192/ZN (NAND2_X1)
                                                          0.03       0.90 r
  path/genblk1[24].path/path/add_42/U39/ZN (NAND3_X1)     0.04       0.94 f
  path/genblk1[24].path/path/add_42/U75/ZN (NAND2_X1)     0.04       0.98 r
  path/genblk1[24].path/path/add_42/U68/ZN (NAND3_X1)     0.04       1.01 f
  path/genblk1[24].path/path/add_42/U146/ZN (NAND2_X1)
                                                          0.04       1.05 r
  path/genblk1[24].path/path/add_42/U99/ZN (NAND3_X1)     0.04       1.09 f
  path/genblk1[24].path/path/add_42/U156/ZN (NAND2_X1)
                                                          0.03       1.12 r
  path/genblk1[24].path/path/add_42/U85/ZN (NAND3_X1)     0.04       1.16 f
  path/genblk1[24].path/path/add_42/U173/ZN (NAND2_X1)
                                                          0.04       1.20 r
  path/genblk1[24].path/path/add_42/U54/ZN (NAND3_X1)     0.04       1.23 f
  path/genblk1[24].path/path/add_42/U182/ZN (NAND2_X1)
                                                          0.04       1.27 r
  path/genblk1[24].path/path/add_42/U24/ZN (NAND3_X1)     0.04       1.31 f
  path/genblk1[24].path/path/add_42/U187/ZN (NAND2_X1)
                                                          0.04       1.34 r
  path/genblk1[24].path/path/add_42/U80/ZN (NAND3_X1)     0.04       1.39 f
  path/genblk1[24].path/path/add_42/U13/ZN (NAND2_X1)     0.03       1.42 r
  path/genblk1[24].path/path/add_42/U81/ZN (NAND3_X1)     0.03       1.45 f
  path/genblk1[24].path/path/add_42/U200/ZN (NAND2_X1)
                                                          0.04       1.49 r
  path/genblk1[24].path/path/add_42/U196/ZN (NAND3_X1)
                                                          0.04       1.52 f
  path/genblk1[24].path/path/add_42/U206/ZN (NAND2_X1)
                                                          0.04       1.56 r
  path/genblk1[24].path/path/add_42/U124/ZN (NAND3_X1)
                                                          0.04       1.60 f
  path/genblk1[24].path/path/add_42/U16/ZN (NAND2_X1)     0.03       1.64 r
  path/genblk1[24].path/path/add_42/U137/ZN (NAND3_X1)
                                                          0.03       1.67 f
  path/genblk1[24].path/path/add_42/U129/ZN (NAND2_X1)
                                                          0.03       1.70 r
  path/genblk1[24].path/path/add_42/U131/ZN (NAND3_X1)
                                                          0.03       1.73 f
  path/genblk1[24].path/path/add_42/U189/ZN (XNOR2_X1)
                                                          0.05       1.78 r
  path/genblk1[24].path/path/add_42/SUM[23] (mac_b12_g1_8_DW01_add_0)
                                                          0.00       1.78 r
  path/genblk1[24].path/path/out[23] (mac_b12_g1_8)       0.00       1.78 r
  path/genblk1[24].path/genblk1.Vec_y_Mem/data_in[23] (seqMemory_b24_SIZE1_8)
                                                          0.00       1.78 r
  path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/data_in[23] (memory_b24_SIZE1_LOGSIZE1_8)
                                                          0.00       1.78 r
  path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/U79/ZN (INV_X1)
                                                          0.02       1.81 f
  path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/U80/ZN (OAI22_X1)
                                                          0.05       1.85 r
  path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D (DFF_X1)
                                                          0.01       1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/CK (DFF_X1)
                                                          0.00       1.60 r
  library setup time                                     -0.04       1.56
  data required time                                                 1.56
  --------------------------------------------------------------------------
  data required time                                                 1.56
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
