// Seed: 2943909010
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_4 = id_3;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    input  logic id_2
    , id_4
);
  assign id_4 = 1'o0;
  always id_4 = 1 || id_4;
  assign id_0 = 1'h0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
  id_5(
      id_0, 1
  );
  tri1 id_6;
  always $display(id_1, 1, id_6 - id_1);
  wire id_7, id_8;
  final id_0 <= id_2;
  wire id_9 = id_7;
  wire id_10;
  wire id_11;
  wire id_12, id_13;
endmodule
