<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - ODIN_II/SRC/odin_ii.cpp</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">ODIN_II/SRC</a> - odin_ii.cpp<span style="font-size: 80%;"> (source / <a href="odin_ii.cpp.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">193</td>
            <td class="headerCovTableEntry">219</td>
            <td class="headerCovTableEntryMed">88.1 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-06-27 10:07:14</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">5</td>
            <td class="headerCovTableEntry">5</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            : Permission is hereby granted, free of charge, to any person</a>
<a name="3"><span class="lineNum">       3 </span>            : obtaining a copy of this software and associated documentation</a>
<a name="4"><span class="lineNum">       4 </span>            : files (the &quot;Software&quot;), to deal in the Software without</a>
<a name="5"><span class="lineNum">       5 </span>            : restriction, including without limitation the rights to use,</a>
<a name="6"><span class="lineNum">       6 </span>            : copy, modify, merge, publish, distribute, sublicense, and/or sell</a>
<a name="7"><span class="lineNum">       7 </span>            : copies of the Software, and to permit persons to whom the</a>
<a name="8"><span class="lineNum">       8 </span>            : Software is furnished to do so, subject to the following</a>
<a name="9"><span class="lineNum">       9 </span>            : conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            : </a>
<a name="11"><span class="lineNum">      11 </span>            : The above copyright notice and this permission notice shall be</a>
<a name="12"><span class="lineNum">      12 </span>            : included in all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span>            : THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</a>
<a name="15"><span class="lineNum">      15 </span>            : EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES</a>
<a name="16"><span class="lineNum">      16 </span>            : OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</a>
<a name="17"><span class="lineNum">      17 </span>            : NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT</a>
<a name="18"><span class="lineNum">      18 </span>            : HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,</a>
<a name="19"><span class="lineNum">      19 </span>            : WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</a>
<a name="20"><span class="lineNum">      20 </span>            : FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="21"><span class="lineNum">      21 </span>            : OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="22"><span class="lineNum">      22 </span>            : */</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &lt;stdlib.h&gt;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;stdio.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;string.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;sstream&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;vtr_error.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;vtr_time.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;argparse.hpp&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;arch_util.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;soft_logic_def_parser.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;globals.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;types.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;netlist_utils.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &quot;arch_types.h&quot;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;parse_making_ast.h&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &quot;netlist_create_from_ast.h&quot;</a>
<a name="42"><span class="lineNum">      42 </span>            : #include &quot;ast_util.h&quot;</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;read_xml_config_file.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : #include &quot;read_xml_arch_file.h&quot;</a>
<a name="45"><span class="lineNum">      45 </span>            : #include &quot;partial_map.h&quot;</a>
<a name="46"><span class="lineNum">      46 </span>            : #include &quot;multipliers.h&quot;</a>
<a name="47"><span class="lineNum">      47 </span>            : #include &quot;netlist_check.h&quot;</a>
<a name="48"><span class="lineNum">      48 </span>            : #include &quot;read_blif.h&quot;</a>
<a name="49"><span class="lineNum">      49 </span>            : #include &quot;output_blif.h&quot;</a>
<a name="50"><span class="lineNum">      50 </span>            : #include &quot;netlist_cleanup.h&quot;</a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span>            : #include &quot;hard_blocks.h&quot;</a>
<a name="53"><span class="lineNum">      53 </span>            : #include &quot;memories.h&quot;</a>
<a name="54"><span class="lineNum">      54 </span>            : #include &quot;simulate_blif.h&quot;</a>
<a name="55"><span class="lineNum">      55 </span>            : </a>
<a name="56"><span class="lineNum">      56 </span>            : #include &quot;netlist_visualizer.h&quot;</a>
<a name="57"><span class="lineNum">      57 </span>            : #include &quot;adders.h&quot;</a>
<a name="58"><span class="lineNum">      58 </span>            : #include &quot;subtractions.h&quot;</a>
<a name="59"><span class="lineNum">      59 </span>            : #include &quot;vtr_util.h&quot;</a>
<a name="60"><span class="lineNum">      60 </span>            : #include &quot;vtr_path.h&quot;</a>
<a name="61"><span class="lineNum">      61 </span>            : #include &quot;vtr_memory.h&quot;</a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span>            : #define DEFAULT_OUTPUT &quot;OUTPUT/&quot;</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            : size_t current_parse_file;</a>
<a name="66"><span class="lineNum">      66 </span>            : t_arch Arch;</a>
<a name="67"><span class="lineNum">      67 </span>            : global_args_t global_args;</a>
<a name="68"><span class="lineNum">      68 </span>            : t_type_descriptor* type_descriptors;</a>
<a name="69"><span class="lineNum">      69 </span>            : int block_tag;</a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span>            : void set_default_config();</a>
<a name="72"><span class="lineNum">      72 </span>            : void get_options(int argc, char **argv);</a>
<a name="73"><span class="lineNum">      73 </span>            : void parse_adder_def_file();</a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">       1147 : int main(int argc, char **argv)</span></a>
<a name="76"><span class="lineNum">      76 </span>            : {</a>
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">       2294 :     vtr::ScopedFinishTimer t(&quot;Odin II&quot;);</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">       1147 :         int num_types=0;</span></a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span>            :         /* Some initialization */</a>
<a name="81"><span class="lineNum">      81 </span><span class="lineCov">       1147 :         one_string = vtr::strdup(&quot;ONE_VCC_CNS&quot;);</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">       1147 :         zero_string = vtr::strdup(&quot;ZERO_GND_ZERO&quot;);</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">       1147 :         pad_string = vtr::strdup(&quot;ZERO_PAD_ZERO&quot;);</span></a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">       1147 :         printf(&quot;--------------------------------------------------------------------\n&quot;);</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">       1147 :         printf(&quot;Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)\n&quot;);</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">       1147 :         printf(&quot;Email: jamieson.peter@gmail.com and ken@unb.ca for support issues\n\n&quot;);</span></a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            :         /* Set up the global arguments to their default. */</a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">       1147 :         set_default_config();</span></a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span>            :         /* get the command line options */</a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">       1147 :         get_options(argc, argv);</span></a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span>            :         /* read the confirguration file .. get options presets the config values just in case theyr'e not read in with config file */</a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">       1147 :         if (global_args.config_file != NULL)</span></a>
<a name="98"><span class="lineNum">      98 </span>            :         {</a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 printf(&quot;Reading Configuration file\n&quot;);</span></a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 :                 read_config_file(global_args.config_file);</span></a>
<a name="101"><span class="lineNum">     101 </span>            :         }</a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span>            :         /* read the FPGA architecture file */</a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">       1147 :         if (global_args.arch_file != NULL)</span></a>
<a name="105"><span class="lineNum">     105 </span>            :         {</a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">        577 :                 printf(&quot;Reading FPGA Architecture file\n&quot;);</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">        577 :         try {</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">        577 :             XmlReadArch(global_args.arch_file, false, &amp;Arch, &amp;type_descriptors, &amp;num_types);</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :         } catch(vtr::VtrError&amp; vtr_error) {</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :             printf(&quot;Failed to load architecture file: %s\n&quot;, vtr_error.what());</span></a>
<a name="111"><span class="lineNum">     111 </span>            :             //Clean-up</a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 :             free_arch(&amp;Arch);</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :             free_type_descriptors(type_descriptors, num_types);</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :             return 1;</span></a>
<a name="115"><span class="lineNum">     115 </span>            :         }</a>
<a name="116"><span class="lineNum">     116 </span>            :         }</a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span>            :         /* do High level Synthesis */</a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">       1147 :         if (!global_args.blif_file)</span></a>
<a name="120"><span class="lineNum">     120 </span>            :         {</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span><span class="lineCov">        651 :                 double elaboration_time = wall_time();</span></a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">        651 :                 printf(&quot;--------------------------------------------------------------------\n&quot;);</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">        651 :                 printf(&quot;High-level synthesis Begin\n&quot;);</span></a>
<a name="126"><span class="lineNum">     126 </span>            :                 /* Perform any initialization routines here */</a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">        651 :                 find_hard_multipliers();</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineCov">        651 :                 find_hard_adders();</span></a>
<a name="129"><span class="lineNum">     129 </span>            :                 //find_hard_adders_for_sub();</a>
<a name="130"><span class="lineNum">     130 </span><span class="lineCov">        651 :                 register_hard_blocks();</span></a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span>            :     /* get odin soft_logic definition file */</a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">       1302 :     std::string soft_distribution(global_args.adder_def);</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">       1302 :     if(!hard_adders &amp;&amp; soft_distribution == &quot;default&quot;)</span></a>
<a name="135"><span class="lineNum">     135 </span>            :     {</a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">        651 :       if(soft_distribution == &quot;optimized&quot;)</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :         soft_distribution = vtr::dirname(argv[0]) + &quot;odin.soft_config&quot;;</span></a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">       1953 :       read_soft_def_file(soft_distribution);</span></a>
<a name="140"><span class="lineNum">     140 </span>            :     }</a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">        651 :                 global_param_table_sc = sc_new_string_cache();</span></a>
<a name="143"><span class="lineNum">     143 </span>            : </a>
<a name="144"><span class="lineNum">     144 </span>            :                 /* parse to abstract syntax tree */</a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">        651 :                 printf(&quot;Parser starting - we'll create an abstract syntax tree.  &quot;</span></a>
<a name="146"><span class="lineNum">     146 </span>            :                                 &quot;Note this tree can be viewed using Grap Viz (see documentation)\n&quot;);</a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">        651 :                 parse_to_ast();</span></a>
<a name="148"><span class="lineNum">     148 </span>            :                 /* Note that the entry point for ast optimzations is done per module with the</a>
<a name="149"><span class="lineNum">     149 </span>            :                  * function void next_parsed_verilog_file(ast_node_t *file_items_list) */</a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span>            :                 /* after the ast is made potentially do tagging for downstream links to verilog */</a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">        651 :                 if (global_args.high_level_block)</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :                         add_tag_data();</span></a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span>            :                 /* Now that we have a parse tree (abstract syntax tree [ast]) of</a>
<a name="156"><span class="lineNum">     156 </span>            :                  * the Verilog we want to make into a netlist. */</a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">        651 :                 printf(&quot;Converting AST into a Netlist. &quot;</span></a>
<a name="158"><span class="lineNum">     158 </span>            :                                 &quot;Note this netlist can be viewed using GraphViz (see documentation)\n&quot;);</a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">        651 :                 create_netlist();</span></a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span>            :                 // Can't levelize yet since the large muxes can look like combinational loops when they're not</a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">        651 :                 check_netlist(verilog_netlist);</span></a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span>            :                 //START ################# NETLIST OPTIMIZATION ############################</a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span>            :                 /* point for all netlist optimizations. */</a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">        651 :                 printf(&quot;Performing Optimizations of the Netlist\n&quot;);</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">        651 :     if(hard_multipliers)</span></a>
<a name="169"><span class="lineNum">     169 </span>            :     {</a>
<a name="170"><span class="lineNum">     170 </span>            :                         /* Perform a splitting of the multipliers for hard block mults */</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">        329 :                   reduce_operations(verilog_netlist, MULTIPLY);</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">        329 :                         iterate_multipliers(verilog_netlist);</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">        329 :                         clean_multipliers();</span></a>
<a name="174"><span class="lineNum">     174 </span>            :     }</a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">        651 :     if (sp_memory_list || dp_memory_list)</span></a>
<a name="177"><span class="lineNum">     177 </span>            :     {</a>
<a name="178"><span class="lineNum">     178 </span>            :                         /* Perform a splitting of any hard block memories */</a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">         34 :                         iterate_memories(verilog_netlist);</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineCov">         34 :                         free_memory_lists();</span></a>
<a name="181"><span class="lineNum">     181 </span>            :     }</a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">        651 :     if(hard_adders)</span></a>
<a name="184"><span class="lineNum">     184 </span>            :     {</a>
<a name="185"><span class="lineNum">     185 </span>            :                         /* Perform a splitting of the adders for hard block add */</a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :                         reduce_operations(verilog_netlist, ADD);</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :                         iterate_adders(verilog_netlist);</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :                         clean_adders();</span></a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span>            :                         /* Perform a splitting of the adders for hard block sub */</a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :                         reduce_operations(verilog_netlist, MINUS);</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :                         iterate_adders_for_sub(verilog_netlist);</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :                         clean_adders_for_sub();</span></a>
<a name="194"><span class="lineNum">     194 </span>            :     }</a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span>            :                 //END ################# NETLIST OPTIMIZATION ############################</a>
<a name="197"><span class="lineNum">     197 </span>            : </a>
<a name="198"><span class="lineNum">     198 </span><span class="lineCov">        651 :                 if (configuration.output_netlist_graphs )</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :                         graphVizOutputNetlist(configuration.debug_output_path, &quot;optimized&quot;, 1, verilog_netlist); /* Path is where we are */</span></a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span>            :                 //*******</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            :                 /* point where we convert netlist to FPGA or other hardware target compatible format */</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineCov">        651 :                 printf(&quot;Performing Partial Map to target device\n&quot;);</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineCov">        651 :                 partial_map_top(verilog_netlist);</span></a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            :                 /* Find any unused logic in the netlist and remove it */</a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">        651 :                 remove_unused_logic(verilog_netlist);</span></a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span>            :                 /* point for outputs.  This includes soft and hard mapping all structures to the</a>
<a name="211"><span class="lineNum">     211 </span>            :                  * target format.  Some of these could be considred optimizations */</a>
<a name="212"><span class="lineNum">     212 </span><span class="lineCov">        651 :                 printf(&quot;Outputting the netlist to the specified output format\n&quot;);</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineCov">        651 :                 output_blif(global_args.output_file, verilog_netlist);</span></a>
<a name="214"><span class="lineNum">     214 </span>            : </a>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">        651 :                 elaboration_time = wall_time() - elaboration_time;</span></a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span><span class="lineCov">        651 :                 printf(&quot;Successful High-level synthesis by Odin in &quot;);</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineCov">        651 :                 print_time(elaboration_time);</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">        651 :                 printf(&quot;\n&quot;);</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">        651 :                 printf(&quot;--------------------------------------------------------------------\n&quot;);</span></a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            :                 // FIXME: free contents?</a>
<a name="223"><span class="lineNum">     223 </span><span class="lineCov">        651 :                 sc_free_string_cache(global_param_table_sc);</span></a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span>            :         }</a>
<a name="226"><span class="lineNum">     226 </span>            :         else</a>
<a name="227"><span class="lineNum">     227 </span>            :         {</a>
<a name="228"><span class="lineNum">     228 </span><span class="lineCov">        496 :         try {</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineCov">        496 :             read_blif(global_args.blif_file);</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         } catch(vtr::VtrError&amp; vtr_error) {</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :             printf(&quot;Failed to load blif file: %s\n&quot;, vtr_error.what());</span></a>
<a name="232"><span class="lineNum">     232 </span>            :         }</a>
<a name="233"><span class="lineNum">     233 </span>            :         }</a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span>            :         /* Simulate netlist */</a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">       1147 :         if (global_args.sim_num_test_vectors || global_args.sim_vector_input_file){</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">       1073 :                 printf(&quot;Netlist Simulation Begin\n&quot;);</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineCov">       1073 :                 simulate_netlist(verilog_netlist);</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineCov">       1073 :                 printf(&quot;--------------------------------------------------------------------\n&quot;);</span></a>
<a name="240"><span class="lineNum">     240 </span>            :         }</a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span><span class="lineCov">       1147 :         report_mult_distribution();</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineCov">       1147 :         report_add_distribution();</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineCov">       1147 :         report_sub_distribution();</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">       1147 :         deregister_hard_blocks();</span></a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span>            :     //Clean-up</a>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">       1147 :     free_arch(&amp;Arch);</span></a>
<a name="249"><span class="lineNum">     249 </span><span class="lineCov">       1147 :     free_type_descriptors(type_descriptors, num_types);</span></a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span>            :         return 0;</a>
<a name="252"><span class="lineNum">     252 </span>            : }</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            : struct ParseInitRegState {</a>
<a name="255"><span class="lineNum">     255 </span><span class="lineCov">       1147 :     int from_str(std::string str) {</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineCov">       1147 :         if      (str == &quot;0&quot;) return 0;</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineCov">       1147 :         else if (str == &quot;1&quot;) return 1;</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">       1147 :         else if (str == &quot;X&quot;) return -1;</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 :         std::stringstream msg;</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :         msg &lt;&lt; &quot;Invalid conversion from '&quot; &lt;&lt; str &lt;&lt; &quot;' (expected one of: &quot; &lt;&lt; argparse::join(default_choices(), &quot;, &quot;) &lt;&lt; &quot;)&quot;;</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :         throw argparse::ArgParseConversionError(msg.str());</span></a>
<a name="262"><span class="lineNum">     262 </span>            :     }</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            :     std::string to_str(int val) {</a>
<a name="265"><span class="lineNum">     265 </span>            :         if (val == 0)       return &quot;0&quot;;</a>
<a name="266"><span class="lineNum">     266 </span>            :         else if (val == 1)  return &quot;1&quot;;</a>
<a name="267"><span class="lineNum">     267 </span>            :         else if (val == -1) return &quot;X&quot;;</a>
<a name="268"><span class="lineNum">     268 </span>            :         std::stringstream msg;</a>
<a name="269"><span class="lineNum">     269 </span>            :         msg &lt;&lt; &quot;Invalid conversion from &quot; &lt;&lt; val;</a>
<a name="270"><span class="lineNum">     270 </span>            :         throw argparse::ArgParseConversionError(msg.str());</a>
<a name="271"><span class="lineNum">     271 </span>            :     }</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">       1147 :     std::vector&lt;std::string&gt; default_choices() {</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineCov">       4588 :         return {&quot;0&quot;, &quot;1&quot;, &quot;X&quot;};</span></a>
<a name="275"><span class="lineNum">     275 </span>            :     }</a>
<a name="276"><span class="lineNum">     276 </span>            : };</a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="279"><span class="lineNum">     279 </span>            :  * (function: get_options)</a>
<a name="280"><span class="lineNum">     280 </span>            :  *-------------------------------------------------------------------------*/</a>
<a name="281"><span class="lineNum">     281 </span><span class="lineCov">       1147 : void get_options(int argc, char** argv) {</span></a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span><span class="lineCov">       2294 :     auto parser = argparse::ArgumentParser(argv[0]);</span></a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span><span class="lineCov">       1147 :     auto&amp; input_grp = parser.add_argument_group(&quot;input files&quot;);</span></a>
<a name="286"><span class="lineNum">     286 </span>            : </a>
<a name="287"><span class="lineNum">     287 </span><span class="lineCov">       1147 :     input_grp.add_argument(global_args.config_file, &quot;-c&quot;)</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineCov">       2294 :             .help(&quot;Configuration file&quot;)</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineCov">       2294 :             .metavar(&quot;XML_CONFIGURATION_FILE&quot;);</span></a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span><span class="lineCov">       1147 :     input_grp.add_argument(global_args.verilog_file, &quot;-V&quot;)</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineCov">       2294 :             .help(&quot;Verilog HDL file&quot;)</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineCov">       2294 :             .metavar(&quot;VERILOG_FILE&quot;);</span></a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span><span class="lineCov">       1147 :     input_grp.add_argument(global_args.blif_file, &quot;-b&quot;)</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineCov">       2294 :             .help(&quot;BLIF file&quot;)</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineCov">       2294 :             .metavar(&quot;BLIF_FILE&quot;);</span></a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span><span class="lineCov">       1147 :     auto&amp; output_grp = parser.add_argument_group(&quot;output files&quot;);</span></a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span><span class="lineCov">       1147 :     output_grp.add_argument(global_args.output_file, &quot;-o&quot;)</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineCov">       2294 :             .help(&quot;Output file path&quot;)</span></a>
<a name="303"><span class="lineNum">     303 </span><span class="lineCov">       2294 :             .default_value(&quot;OUTPUT/default_out.blif&quot;)</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineCov">       2294 :             .metavar(&quot;OUTPUT_FILE_PATH&quot;);</span></a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span><span class="lineCov">       1147 :     auto&amp; other_grp = parser.add_argument_group(&quot;other options&quot;);</span></a>
<a name="307"><span class="lineNum">     307 </span>            : </a>
<a name="308"><span class="lineNum">     308 </span><span class="lineCov">       1147 :     other_grp.add_argument(global_args.show_help, &quot;-h&quot;)</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineCov">       2294 :             .help(&quot;Display this help message&quot;)</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineCov">       1147 :             .action(argparse::Action::HELP);</span></a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span><span class="lineCov">       1147 :     other_grp.add_argument(global_args.arch_file, &quot;-a&quot;)</span></a>
<a name="313"><span class="lineNum">     313 </span><span class="lineCov">       2294 :             .help(&quot;VTR FPGA architecture description file (XML)&quot;)</span></a>
<a name="314"><span class="lineNum">     314 </span><span class="lineCov">       2294 :             .metavar(&quot;ARCHITECTURE_FILE&quot;);</span></a>
<a name="315"><span class="lineNum">     315 </span>            : </a>
<a name="316"><span class="lineNum">     316 </span><span class="lineCov">       1147 :     other_grp.add_argument(global_args.write_netlist_as_dot, &quot;-G&quot;)</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineCov">       2294 :             .help(&quot;Output netlist graph in graphviz .dot format&quot;)</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineCov">       2294 :             .default_value(&quot;false&quot;)</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineCov">       1147 :             .action(argparse::Action::STORE_TRUE);</span></a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span><span class="lineCov">       1147 :     other_grp.add_argument(global_args.write_ast_as_dot, &quot;-A&quot;)</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineCov">       2294 :             .help(&quot;Output AST graph in graphviz .dot format&quot;)</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineCov">       2294 :             .default_value(&quot;false&quot;)</span></a>
<a name="324"><span class="lineNum">     324 </span><span class="lineCov">       1147 :             .action(argparse::Action::STORE_TRUE);</span></a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span><span class="lineCov">       1147 :     other_grp.add_argument(global_args.all_warnings, &quot;-W&quot;)</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineCov">       2294 :             .help(&quot;Print all warnings (can be substantial)&quot;)</span></a>
<a name="328"><span class="lineNum">     328 </span><span class="lineCov">       2294 :             .default_value(&quot;false&quot;)</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineCov">       1147 :             .action(argparse::Action::STORE_TRUE);</span></a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span><span class="lineCov">       1147 :     other_grp.add_argument(global_args.black_box_latches, &quot;-black_box_latches&quot;)</span></a>
<a name="332"><span class="lineNum">     332 </span><span class="lineCov">       2294 :             .help(&quot;Output all Latches as Black Boxes&quot;)</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineCov">       2294 :             .default_value(&quot;false&quot;)</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineCov">       1147 :             .action(argparse::Action::STORE_TRUE);</span></a>
<a name="335"><span class="lineNum">     335 </span>            : </a>
<a name="336"><span class="lineNum">     336 </span><span class="lineCov">       1147 :     other_grp.add_argument(global_args.adder_def, &quot;--adder_type&quot;)</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineCov">       2294 :             .help(&quot;input file defining adder_type, default is to use \&quot;optimized\&quot; values, use \&quot;ripple\&quot; to fall back onto simple ripple adder&quot;)</span></a>
<a name="338"><span class="lineNum">     338 </span><span class="lineCov">       2294 :                 .default_value(&quot;default&quot;)</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineCov">       2294 :                 .metavar(&quot;INPUT_FILE&quot;)</span></a>
<a name="340"><span class="lineNum">     340 </span>            :                 ;</a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span><span class="lineCov">       1147 :     auto&amp; rand_sim_grp = parser.add_argument_group(&quot;random simulation options&quot;);</span></a>
<a name="343"><span class="lineNum">     343 </span>            : </a>
<a name="344"><span class="lineNum">     344 </span><span class="lineCov">       1147 :     rand_sim_grp.add_argument(global_args.sim_num_test_vectors, &quot;-g&quot;)</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineCov">       2294 :             .help(&quot;Number of random test vectors to generate&quot;)</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineCov">       2294 :             .metavar(&quot;NUM_VECTORS&quot;);</span></a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span><span class="lineCov">       1147 :     rand_sim_grp.add_argument(global_args.sim_random_seed, &quot;-r&quot;)</span></a>
<a name="349"><span class="lineNum">     349 </span><span class="lineCov">       2294 :             .help(&quot;Random seed&quot;)</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineCov">       2294 :             .default_value(&quot;0&quot;)</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineCov">       2294 :             .metavar(&quot;SEED&quot;);</span></a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span><span class="lineCov">       1147 :     rand_sim_grp.add_argument(global_args.sim_hold_low, &quot;-L&quot;)</span></a>
<a name="354"><span class="lineNum">     354 </span><span class="lineCov">       2294 :             .help(&quot;Comma-separated list of primary inputs to hold high at cycle 0, and low for all subsequent cycles&quot;)</span></a>
<a name="355"><span class="lineNum">     355 </span><span class="lineCov">       2294 :             .metavar(&quot;PRIMARY_INPUTS&quot;);</span></a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span><span class="lineCov">       1147 :     rand_sim_grp.add_argument(global_args.sim_hold_high, &quot;-H&quot;)</span></a>
<a name="358"><span class="lineNum">     358 </span><span class="lineCov">       2294 :             .help(&quot;Comma-separated list of primary inputs to hold low at cycle 0, and high for all subsequent cycles&quot;)</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineCov">       2294 :             .metavar(&quot;PRIMARY_INPUTS&quot;);</span></a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span>            : </a>
<a name="362"><span class="lineNum">     362 </span><span class="lineCov">       1147 :     auto&amp; vec_sim_grp = parser.add_argument_group(&quot;vector simulation options&quot;);</span></a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span><span class="lineCov">       1147 :     vec_sim_grp.add_argument(global_args.sim_vector_input_file, &quot;-t&quot;)</span></a>
<a name="365"><span class="lineNum">     365 </span><span class="lineCov">       2294 :             .help(&quot;File of predefined input vectors to simulate&quot;)</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineCov">       2294 :             .metavar(&quot;INPUT_VECTOR_FILE&quot;);</span></a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span><span class="lineCov">       1147 :     vec_sim_grp.add_argument(global_args.sim_vector_output_file, &quot;-T&quot;)</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineCov">       2294 :             .help(&quot;File of predefined output vectors to check against simulation&quot;)</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineCov">       2294 :             .metavar(&quot;OUTPUT_VECTOR_FILE&quot;);</span></a>
<a name="371"><span class="lineNum">     371 </span>            : </a>
<a name="372"><span class="lineNum">     372 </span><span class="lineCov">       1147 :     auto&amp; other_sim_grp = parser.add_argument_group(&quot;other simulation options&quot;);</span></a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span><span class="lineCov">       1147 :     other_sim_grp.add_argument(global_args.sim_directory, &quot;-sim_dir&quot;)</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineCov">       2294 :             .help(&quot;Directory output for simulation&quot;)</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineCov">       2294 :             .default_value(DEFAULT_OUTPUT)</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineCov">       2294 :             .metavar(&quot;SIMULATION_DIRECTORY&quot;);</span></a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span><span class="lineCov">       1147 :     other_sim_grp.add_argument(global_args.sim_generate_three_valued_logic, &quot;-3&quot;)</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineCov">       2294 :             .help(&quot;Generate three valued logic, instead of binary&quot;)</span></a>
<a name="381"><span class="lineNum">     381 </span><span class="lineCov">       2294 :             .default_value(&quot;false&quot;)</span></a>
<a name="382"><span class="lineNum">     382 </span><span class="lineCov">       1147 :             .action(argparse::Action::STORE_TRUE);</span></a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span><span class="lineCov">       1147 :     other_sim_grp.add_argument&lt;int,ParseInitRegState&gt;(global_args.sim_initial_value, &quot;-U&quot;)</span></a>
<a name="385"><span class="lineNum">     385 </span><span class="lineCov">       2294 :             .help(&quot;Default initial register state&quot;)</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineCov">       2294 :             .default_value(&quot;X&quot;)</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineCov">       2294 :             .metavar(&quot;INIT_REG_STATE&quot;);</span></a>
<a name="388"><span class="lineNum">     388 </span>            : </a>
<a name="389"><span class="lineNum">     389 </span><span class="lineCov">       1147 :     other_sim_grp.add_argument(global_args.sim_output_both_edges, &quot;-E&quot;)</span></a>
<a name="390"><span class="lineNum">     390 </span><span class="lineCov">       2294 :             .help(&quot;Output after both edges of the clock (Default only after the falling edge)&quot;)</span></a>
<a name="391"><span class="lineNum">     391 </span><span class="lineCov">       2294 :             .default_value(&quot;false&quot;)</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineCov">       1147 :             .action(argparse::Action::STORE_TRUE);</span></a>
<a name="393"><span class="lineNum">     393 </span>            : </a>
<a name="394"><span class="lineNum">     394 </span><span class="lineCov">       1147 :     other_sim_grp.add_argument(global_args.sim_output_both_edges, &quot;-R&quot;)</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineCov">       2294 :             .help(&quot;Output after rising edges of the clock only (Default only after the falling edge)&quot;)</span></a>
<a name="396"><span class="lineNum">     396 </span><span class="lineCov">       2294 :             .default_value(&quot;false&quot;)</span></a>
<a name="397"><span class="lineNum">     397 </span><span class="lineCov">       1147 :             .action(argparse::Action::STORE_TRUE);</span></a>
<a name="398"><span class="lineNum">     398 </span>            : </a>
<a name="399"><span class="lineNum">     399 </span><span class="lineCov">       1147 :     other_sim_grp.add_argument(global_args.sim_additional_pins, &quot;-p&quot;)</span></a>
<a name="400"><span class="lineNum">     400 </span>            :             .help(&quot;Comma-separated list of additional pins/nodes to monitor during simulation.\n&quot;</a>
<a name="401"><span class="lineNum">     401 </span>            :                   &quot;Eg: \&quot;-p input~0,input~1\&quot; monitors pin 0 and 1 of input, \n&quot;</a>
<a name="402"><span class="lineNum">     402 </span>            :                   &quot;  or \&quot;-p input\&quot; monitors all pins of input as a single port. \n&quot;</a>
<a name="403"><span class="lineNum">     403 </span>            :                   &quot;  or \&quot;-p input~\&quot; monitors all pins of input as separate ports. (split) \n&quot;</a>
<a name="404"><span class="lineNum">     404 </span>            :                   &quot;- Note: Non-existent pins are ignored. \n&quot;</a>
<a name="405"><span class="lineNum">     405 </span>            :                   &quot;- Matching is done via strstr so general strings will match \n&quot;</a>
<a name="406"><span class="lineNum">     406 </span>            :                   &quot;  all similar pins and nodes.\n&quot;</a>
<a name="407"><span class="lineNum">     407 </span><span class="lineCov">       2294 :                   &quot;    (Eg: FF_NODE will create a single port with all flipflops) \n&quot;)</span></a>
<a name="408"><span class="lineNum">     408 </span><span class="lineCov">       2294 :             .metavar(&quot;PINS_TO_MONITOR&quot;);</span></a>
<a name="409"><span class="lineNum">     409 </span>            : </a>
<a name="410"><span class="lineNum">     410 </span><span class="lineCov">       1147 :     parser.parse_args(argc, argv);</span></a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span>            :     //Check required options</a>
<a name="413"><span class="lineNum">     413 </span><span class="lineCov">       1147 :     if (   !global_args.config_file</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineCov">       1147 :         &amp;&amp; !global_args.blif_file</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineCov">       1798 :         &amp;&amp; !global_args.verilog_file) {</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :         parser.print_usage();</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :         error_message(-1,0,-1,&quot;Must include either &quot;</span></a>
<a name="418"><span class="lineNum">     418 </span>            :                               &quot;a config file, a blif netlist, or a verilog file\n&quot;);</a>
<a name="419"><span class="lineNum">     419 </span><span class="lineCov">       1147 :     } else if (global_args.config_file &amp;&amp; global_args.verilog_file) {</span></a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :         warning_message(-1,0,-1, &quot;Using command line options for verilog input file when a config file was specified!\n&quot;);</span></a>
<a name="421"><span class="lineNum">     421 </span>            :     }</a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span>            :     //Allow some config values to be overriden from command line</a>
<a name="424"><span class="lineNum">     424 </span><span class="lineCov">       1147 :     if (global_args.arch_file.provenance() == argparse::Provenance::SPECIFIED) {</span></a>
<a name="425"><span class="lineNum">     425 </span><span class="lineCov">        577 :         configuration.arch_file = global_args.arch_file;</span></a>
<a name="426"><span class="lineNum">     426 </span>            :     }</a>
<a name="427"><span class="lineNum">     427 </span><span class="lineCov">       1147 :     if (global_args.write_netlist_as_dot.provenance() == argparse::Provenance::SPECIFIED) {</span></a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 :         configuration.output_netlist_graphs = global_args.write_netlist_as_dot;</span></a>
<a name="429"><span class="lineNum">     429 </span>            :     }</a>
<a name="430"><span class="lineNum">     430 </span><span class="lineCov">       1147 :     if (global_args.write_ast_as_dot.provenance() == argparse::Provenance::SPECIFIED) {</span></a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 :         configuration.output_ast_graphs = global_args.write_ast_as_dot;</span></a>
<a name="432"><span class="lineNum">     432 </span>            :     }</a>
<a name="433"><span class="lineNum">     433 </span><span class="lineCov">       1147 :     if (configuration.debug_output_path == DEFAULT_OUTPUT) {</span></a>
<a name="434"><span class="lineNum">     434 </span><span class="lineCov">       1147 :         configuration.debug_output_path = std::string(global_args.sim_directory);</span></a>
<a name="435"><span class="lineNum">     435 </span>            :     }</a>
<a name="436"><span class="lineNum">     436 </span><span class="lineCov">       1147 :     if (global_args.adder_def.provenance() == argparse::Provenance::SPECIFIED) {</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineCov">       1147 :         printf(&quot;using experimental soft_logic optimization \n&quot;);</span></a>
<a name="438"><span class="lineNum">     438 </span>            :     }</a>
<a name="439"><span class="lineNum">     439 </span><span class="lineCov">       1147 : }</span></a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span>            : /*---------------------------------------------------------------------------</a>
<a name="442"><span class="lineNum">     442 </span>            :  * (function: set_default_options)</a>
<a name="443"><span class="lineNum">     443 </span>            :  *-------------------------------------------------------------------------*/</a>
<a name="444"><span class="lineNum">     444 </span><span class="lineCov">       1147 : void set_default_config()</span></a>
<a name="445"><span class="lineNum">     445 </span>            : {</a>
<a name="446"><span class="lineNum">     446 </span>            :         /* Set up the global configuration. */</a>
<a name="447"><span class="lineNum">     447 </span><span class="lineCov">       1147 :         configuration.list_of_file_names = NULL;</span></a>
<a name="448"><span class="lineNum">     448 </span><span class="lineCov">       1147 :         configuration.num_list_of_file_names = 0;</span></a>
<a name="449"><span class="lineNum">     449 </span><span class="lineCov">       1147 :         configuration.output_type = std::string(&quot;blif&quot;);</span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineCov">       1147 :         configuration.output_ast_graphs = 0;</span></a>
<a name="451"><span class="lineNum">     451 </span><span class="lineCov">       1147 :         configuration.output_netlist_graphs = 0;</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineCov">       1147 :         configuration.print_parse_tokens = 0;</span></a>
<a name="453"><span class="lineNum">     453 </span><span class="lineCov">       1147 :         configuration.output_preproc_source = 0;</span></a>
<a name="454"><span class="lineNum">     454 </span><span class="lineCov">       1147 :         configuration.debug_output_path = std::string(DEFAULT_OUTPUT);</span></a>
<a name="455"><span class="lineNum">     455 </span><span class="lineCov">       1147 :         configuration.arch_file = NULL;</span></a>
<a name="456"><span class="lineNum">     456 </span>            : </a>
<a name="457"><span class="lineNum">     457 </span><span class="lineCov">       1147 :         configuration.fixed_hard_multiplier = 0;</span></a>
<a name="458"><span class="lineNum">     458 </span><span class="lineCov">       1147 :         configuration.split_hard_multiplier = 0;</span></a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span><span class="lineCov">       1147 :         configuration.split_memory_width = 0;</span></a>
<a name="461"><span class="lineNum">     461 </span><span class="lineCov">       1147 :         configuration.split_memory_depth = 0;</span></a>
<a name="462"><span class="lineNum">     462 </span>            : </a>
<a name="463"><span class="lineNum">     463 </span>            :         /*</a>
<a name="464"><span class="lineNum">     464 </span>            :          * Soft logic cutoffs. If a memory or a memory resulting from a split</a>
<a name="465"><span class="lineNum">     465 </span>            :          * has a width AND depth below these, it will be converted to soft logic.</a>
<a name="466"><span class="lineNum">     466 </span>            :          */</a>
<a name="467"><span class="lineNum">     467 </span><span class="lineCov">       1147 :         configuration.soft_logic_memory_width_threshold = 0;</span></a>
<a name="468"><span class="lineNum">     468 </span><span class="lineCov">       1147 :         configuration.soft_logic_memory_depth_threshold = 0;</span></a>
<a name="469"><span class="lineNum">     469 </span><span class="lineCov">       1147 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
