#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Sep 17 12:44:35 2023
# Process ID: 3764
# Current directory: C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.runs/synth_1
# Command line: vivado.exe -log fulladder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fulladder.tcl
# Log file: C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.runs/synth_1/fulladder.vds
# Journal file: C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fulladder.tcl -notrace
Command: synth_design -top fulladder -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6544 
WARNING: [Synth 8-2611] redeclaration of ansi port c is not allowed [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/fulladder.v:31]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 368.215 ; gain = 111.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fulladder' [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/fulladder.v:23]
INFO: [Synth 8-6157] synthesizing module 'halfadder' [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/halfadder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'halfadder' (1#1) [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/halfadder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 's' does not match port width (6) of module 'halfadder' [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/fulladder.v:32]
WARNING: [Synth 8-6104] Input port 'cin' has an internal driver [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/fulladder.v:32]
WARNING: [Synth 8-350] instance 'ha0' of module 'halfadder' requires 4 connections, but only 3 given [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/fulladder.v:32]
WARNING: [Synth 8-689] width (1) of port connection 'a' does not match port width (6) of module 'halfadder' [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/fulladder.v:33]
WARNING: [Synth 8-689] width (1) of port connection 'b' does not match port width (6) of module 'halfadder' [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/fulladder.v:33]
WARNING: [Synth 8-689] width (1) of port connection 'c' does not match port width (6) of module 'halfadder' [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/fulladder.v:33]
WARNING: [Synth 8-3848] Net s1 in module/entity fulladder does not have driver. [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/fulladder.v:31]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (2#1) [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/fulladder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 401.047 ; gain = 144.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 401.047 ; gain = 144.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 401.047 ; gain = 144.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 401.047 ; gain = 144.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module halfadder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 530.398 ; gain = 273.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 530.398 ; gain = 273.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 530.398 ; gain = 273.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 530.398 ; gain = 273.402
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_OBUF[5] with 1st driver pin 'cin_IBUF_inst/O' [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/fulladder.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_OBUF[5] with 2nd driver pin 'i_0/O' [C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.srcs/sources_1/new/halfadder.v:30]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 530.398 ; gain = 273.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 530.398 ; gain = 273.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 530.398 ; gain = 273.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 530.398 ; gain = 273.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 530.398 ; gain = 273.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |IBUF |     3|
|3     |OBUF |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    11|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 530.398 ; gain = 273.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 530.398 ; gain = 273.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 530.398 ; gain = 273.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 638.609 ; gain = 394.074
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SA-Lab/Desktop/2020901/pipeline/pipeline.runs/synth_1/fulladder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fulladder_utilization_synth.rpt -pb fulladder_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 638.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 12:44:53 2023...
