# ZedBoard


# Timing Specification Constraints


# FPGA Pin Location Constrain

set_property PACKAGE_PIN AA11 [get_ports {SCL}]
set_property IOSTANDARD LVCMOS18 [get_ports {SCL}]
set_property PACKAGE_PIN Y10 [get_ports {SDA}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDA}]
set_property PACKAGE_PIN AJ21 [get_ports {CS}]
set_property IOSTANDARD LVCMOS18 [get_ports {CS}]
set_property PACKAGE_PIN AB21 [get_ports {ADDRALT}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADDRALT}]
