Analysis & Synthesis report for Processor
Tue Nov 19 20:48:26 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: ARMStruct:arm|ControlUnit:controller|condLogic:cl|FlipFlop:flagreg1
 12. Parameter Settings for User Entity Instance: ARMStruct:arm|ControlUnit:controller|condLogic:cl|FlipFlop:flagreg0
 13. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|mux2x1_nBits:pcmux
 14. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg
 15. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|fulladder:pcadd1
 16. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|fulladder:pcadd2
 17. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|mux2x1_nBits:ra1mux
 18. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|mux2x1_nBits:ra2mux
 19. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|mux2x1_nBits:resmux
 20. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|mux2x1_nBits:srcbmux
 21. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu
 22. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|and_gate:and_module
 23. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|or_gate:or_module
 24. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|xor_gate:xor_module
 25. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|mux_not:mux_not_module
 26. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|fulladder:fulladder_module
 27. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|slr:slr_module
 28. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|sll:sll_module
 29. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|mux_result:mux_result_module
 30. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|flag_generator:flag_generator_module
 31. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|sar:sar_module
 32. Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|sc:sc_module
 33. Port Connectivity Checks: "KeyboardDriver:comb_4"
 34. Port Connectivity Checks: "KeyboardRegister:comb_3"
 35. Port Connectivity Checks: "BombRegister:br"
 36. Port Connectivity Checks: "EnemiesRegister:er"
 37. Port Connectivity Checks: "addressingDecoder:addrDeco"
 38. Port Connectivity Checks: "ARMStruct:arm|datapath:Datapath|ALU:alu"
 39. Port Connectivity Checks: "ARMStruct:arm|datapath:Datapath|mux2x1_nBits:ra1mux"
 40. Port Connectivity Checks: "ARMStruct:arm|datapath:Datapath|fulladder:pcadd2"
 41. Port Connectivity Checks: "ARMStruct:arm|datapath:Datapath|fulladder:pcadd1"
 42. Port Connectivity Checks: "ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg"
 43. Port Connectivity Checks: "ARMStruct:arm|datapath:Datapath"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 19 20:48:25 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Processor                                   ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; Processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                              ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+
; top.sv                           ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/top.sv               ;         ;
; flag_generator.sv                ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/flag_generator.sv    ;         ;
; EnemiesRegister.sv               ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/EnemiesRegister.sv   ;         ;
; dataMem.sv                       ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/dataMem.sv           ;         ;
; ControlUnit.sv                   ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/ControlUnit.sv       ;         ;
; condLogic.sv                     ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/condLogic.sv         ;         ;
; condCheck.sv                     ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/condCheck.sv         ;         ;
; BombRegister.sv                  ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/BombRegister.sv      ;         ;
; ARMStruct.sv                     ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/ARMStruct.sv         ;         ;
; addressingDecoder.sv             ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/addressingDecoder.sv ;         ;
; instructionMem.sv                ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/instructionMem.sv    ;         ;
; bitextender.sv                   ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/bitextender.sv       ;         ;
; decoder.sv                       ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/decoder.sv           ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/datapath.sv          ;         ;
; fulladder.sv                     ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/fulladder.sv         ;         ;
; mux2x1_nBits.sv                  ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/mux2x1_nBits.sv      ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/ALU.sv               ;         ;
; and_gate.sv                      ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/and_gate.sv          ;         ;
; mux_not.sv                       ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/mux_not.sv           ;         ;
; mux_result.sv                    ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/mux_result.sv        ;         ;
; or_gate.sv                       ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/or_gate.sv           ;         ;
; sar.sv                           ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/sar.sv               ;         ;
; sc.sv                            ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/sc.sv                ;         ;
; sll.sv                           ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/sll.sv               ;         ;
; slr.sv                           ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/slr.sv               ;         ;
; xor_gate.sv                      ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/xor_gate.sv          ;         ;
; FlipFlop.sv                      ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/FlipFlop.sv          ;         ;
; bankReg.sv                       ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/bankReg.sv           ;         ;
; KeyboardDriver.sv                ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/KeyboardDriver.sv    ;         ;
; KeyboardRegister.sv              ; yes             ; User SystemVerilog HDL File  ; F:/MinComputerARMv4-master/Processor/KeyboardRegister.sv  ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 68    ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; reset ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 68    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |top                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 68   ; 0            ; |top                ; top         ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+----------------------------------------------------------------------------+----------------------------------------+
; Register name                                                              ; Reason for Removal                     ;
+----------------------------------------------------------------------------+----------------------------------------+
; instructionMem:imem|instruction[0..31]                                     ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|ControlUnit:controller|condLogic:cl|FlipFlop:flagreg0|q[0,1] ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|ControlUnit:controller|condLogic:cl|FlipFlop:flagreg1|q[0,1] ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[0..31]                    ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~32                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~33                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~34                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~35                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~36                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~37                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~38                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~39                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~40                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~41                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~42                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~43                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~44                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~45                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~46                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~47                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~48                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~49                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~50                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~51                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~52                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~53                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~54                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~55                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~56                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~57                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~58                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~59                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~60                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~61                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~62                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~63                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~64                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~65                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~66                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~67                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~68                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~69                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~70                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~71                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~72                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~73                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~74                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~75                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~76                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~77                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~78                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~79                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~80                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~81                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~82                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~83                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~84                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~85                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~86                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~87                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~88                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~89                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~90                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~91                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~92                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~93                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~94                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~95                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~96                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~97                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~98                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~99                           ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~100                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~101                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~102                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~103                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~104                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~105                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~106                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~107                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~108                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~109                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~110                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~111                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~112                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~113                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~114                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~115                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~116                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~117                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~118                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~119                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~120                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~121                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~122                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~123                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~124                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~125                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~126                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~127                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~128                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~129                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~130                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~131                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~132                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~133                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~134                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~135                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~136                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~137                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~138                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~139                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~140                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~141                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~142                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~143                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~144                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~145                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~146                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~147                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~148                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~149                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~150                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~151                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~152                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~153                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~154                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~155                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~156                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~157                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~158                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~159                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~160                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~161                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~162                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~163                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~164                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~165                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~166                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~167                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~168                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~169                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~170                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~171                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~172                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~173                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~174                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~175                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~176                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~177                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~178                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~179                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~180                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~181                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~182                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~183                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~184                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~185                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~186                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~187                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~188                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~189                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~190                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~191                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~192                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~193                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~194                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~195                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~196                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~197                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~198                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~199                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~200                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~201                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~202                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~203                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~204                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~205                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~206                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~207                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~208                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~209                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~210                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~211                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~212                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~213                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~214                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~215                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~216                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~217                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~218                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~219                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~220                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~221                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~222                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~223                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~224                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~225                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~226                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~227                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~228                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~229                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~230                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~231                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~232                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~233                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~234                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~235                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~236                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~237                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~238                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~239                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~240                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~241                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~242                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~243                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~244                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~245                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~246                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~247                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~248                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~249                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~250                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~251                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~252                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~253                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~254                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~255                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~256                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~257                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~258                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~259                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~260                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~261                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~262                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~263                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~264                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~265                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~266                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~267                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~268                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~269                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~270                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~271                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~272                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~273                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~274                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~275                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~276                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~277                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~278                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~279                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~280                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~281                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~282                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~283                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~284                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~285                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~286                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~287                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~288                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~289                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~290                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~291                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~292                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~293                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~294                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~295                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~296                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~297                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~298                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~299                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~300                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~301                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~302                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~303                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~304                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~305                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~306                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~307                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~308                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~309                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~310                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~311                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~312                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~313                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~314                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~315                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~316                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~317                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~318                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~319                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~320                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~321                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~322                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~323                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~324                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~325                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~326                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~327                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~328                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~329                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~330                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~331                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~332                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~333                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~334                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~335                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~336                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~337                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~338                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~339                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~340                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~341                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~342                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~343                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~344                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~345                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~346                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~347                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~348                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~349                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~350                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~351                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~352                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~353                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~354                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~355                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~356                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~357                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~358                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~359                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~360                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~361                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~362                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~363                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~364                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~365                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~366                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~367                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~368                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~369                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~370                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~371                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~372                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~373                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~374                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~375                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~376                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~377                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~378                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~379                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~380                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~381                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~382                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~383                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~384                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~385                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~386                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~387                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~388                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~389                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~390                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~391                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~392                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~393                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~394                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~395                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~396                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~397                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~398                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~399                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~400                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~401                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~402                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~403                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~404                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~405                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~406                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~407                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~408                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~409                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~410                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~411                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~412                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~413                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~414                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~415                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~416                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~417                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~418                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~419                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~420                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~421                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~422                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~423                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~424                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~425                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~426                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~427                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~428                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~429                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~430                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~431                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~432                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~433                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~434                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~435                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~436                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~437                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~438                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~439                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~440                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~441                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~442                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~443                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~444                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~445                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~446                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~447                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~448                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~449                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~450                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~451                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~452                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~453                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~454                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~455                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~456                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~457                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~458                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~459                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~460                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~461                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~462                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~463                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~464                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~465                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~466                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~467                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~468                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~469                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~470                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~471                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~472                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~473                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~474                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~475                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~476                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~477                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~478                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~479                          ; Lost fanout                            ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~0                            ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~1                            ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~2                            ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~3                            ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~4                            ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~5                            ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~6                            ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~7                            ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~8                            ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~9                            ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~10                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~11                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~12                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~13                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~14                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~15                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~16                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~17                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~18                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~19                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~20                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~21                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~22                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~23                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~24                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~25                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~26                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~27                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~28                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~29                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~30                           ; Stuck at GND due to stuck port data_in ;
; ARMStruct:arm|datapath:Datapath|bankReg:rf|rf~31                           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 548                                    ;                                        ;
+----------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+-------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+-------------------------------------+---------------------------+---------------------------------------------------------------------------+
; instructionMem:imem|instruction[20] ; Stuck at GND              ; ARMStruct:arm|ControlUnit:controller|condLogic:cl|FlipFlop:flagreg0|q[0], ;
;                                     ; due to stuck port data_in ; ARMStruct:arm|ControlUnit:controller|condLogic:cl|FlipFlop:flagreg0|q[1], ;
;                                     ;                           ; ARMStruct:arm|ControlUnit:controller|condLogic:cl|FlipFlop:flagreg1|q[0], ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[28],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[26],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[24],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[22],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[20],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[18],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[16],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[14],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[12],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[10],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[8],                      ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[6],                      ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[2]                       ;
; instructionMem:imem|instruction[0]  ; Stuck at GND              ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[29],                     ;
;                                     ; due to stuck port data_in ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[27],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[25],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[23],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[21],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[19],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[17],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[15],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[13],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[11],                     ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[9],                      ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[7],                      ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[5],                      ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[3],                      ;
;                                     ;                           ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[1]                       ;
; instructionMem:imem|instruction[26] ; Stuck at GND              ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[30],                     ;
;                                     ; due to stuck port data_in ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[4]                       ;
; instructionMem:imem|instruction[28] ; Stuck at GND              ; ARMStruct:arm|ControlUnit:controller|condLogic:cl|FlipFlop:flagreg1|q[1], ;
;                                     ; due to stuck port data_in ; ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg|q[0]                       ;
+-------------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|ControlUnit:controller|condLogic:cl|FlipFlop:flagreg1 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|ControlUnit:controller|condLogic:cl|FlipFlop:flagreg0 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|mux2x1_nBits:pcmux ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|fulladder:pcadd1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|fulladder:pcadd2 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|mux2x1_nBits:ra1mux ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|mux2x1_nBits:ra2mux ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|mux2x1_nBits:resmux ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|mux2x1_nBits:srcbmux ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; bits           ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|and_gate:and_module ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|or_gate:or_module ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|xor_gate:xor_module ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|mux_not:mux_not_module ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|fulladder:fulladder_module ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|slr:slr_module ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|sll:sll_module ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|mux_result:mux_result_module ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|flag_generator:flag_generator_module ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|sar:sar_module ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARMStruct:arm|datapath:Datapath|ALU:alu|sc:sc_module ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyboardDriver:comb_4"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; code ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyboardRegister:comb_3"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RD   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BombRegister:br"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; RD    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RXpos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RYpos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EnemiesRegister:er"                                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; RD    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RXpos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RYpos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "addressingDecoder:addrDeco"                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; enablePointer ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enableLifes   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "ARMStruct:arm|datapath:Datapath|ALU:alu" ;
+------------------+-------+----------+-------------------------------+
; Port             ; Type  ; Severity ; Details                       ;
+------------------+-------+----------+-------------------------------+
; ALUControl[3..2] ; Input ; Info     ; Stuck at GND                  ;
+------------------+-------+----------+-------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARMStruct:arm|datapath:Datapath|mux2x1_nBits:ra1mux" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; E1   ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARMStruct:arm|datapath:Datapath|fulladder:pcadd2"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARMStruct:arm|datapath:Datapath|fulladder:pcadd1"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARMStruct:arm|datapath:Datapath"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; N    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; V    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; C    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 68                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 19 20:47:16 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: F:/MinComputerARMv4-master/Processor/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bitextendertb.sv
    Info (12023): Found entity 1: bitextenderTB File: F:/MinComputerARMv4-master/Processor/bitextenderTB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flag_generator.sv
    Info (12023): Found entity 1: flag_generator File: F:/MinComputerARMv4-master/Processor/flag_generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file substractor.sv
    Info (12023): Found entity 1: Substractor File: F:/MinComputerARMv4-master/Processor/Substractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file enemiesregister.sv
    Info (12023): Found entity 1: EnemiesRegister File: F:/MinComputerARMv4-master/Processor/EnemiesRegister.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamem.sv
    Info (12023): Found entity 1: dataMem File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: ControlUnit File: F:/MinComputerARMv4-master/Processor/ControlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condlogic.sv
    Info (12023): Found entity 1: condLogic File: F:/MinComputerARMv4-master/Processor/condLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condcheck.sv
    Info (12023): Found entity 1: condCheck File: F:/MinComputerARMv4-master/Processor/condCheck.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: comparator File: F:/MinComputerARMv4-master/Processor/comparator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bombregister.sv
    Info (12023): Found entity 1: BombRegister File: F:/MinComputerARMv4-master/Processor/BombRegister.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file armstruct.sv
    Info (12023): Found entity 1: ARMStruct File: F:/MinComputerARMv4-master/Processor/ARMStruct.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addressingdecoder.sv
    Info (12023): Found entity 1: addressingDecoder File: F:/MinComputerARMv4-master/Processor/addressingDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmem.sv
    Info (12023): Found entity 1: instructionMem File: F:/MinComputerARMv4-master/Processor/instructionMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regdecoder.sv
    Info (12023): Found entity 1: regDecoder File: F:/MinComputerARMv4-master/Processor/regDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bitextender.sv
    Info (12023): Found entity 1: bitextender File: F:/MinComputerARMv4-master/Processor/bitextender.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: F:/MinComputerARMv4-master/Processor/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: F:/MinComputerARMv4-master/Processor/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.sv
    Info (12023): Found entity 1: fulladder File: F:/MinComputerARMv4-master/Processor/fulladder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1_nbits.sv
    Info (12023): Found entity 1: mux2x1_nBits File: F:/MinComputerARMv4-master/Processor/mux2x1_nBits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1.sv
    Info (12023): Found entity 1: mux2x1 File: F:/MinComputerARMv4-master/Processor/mux2x1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: F:/MinComputerARMv4-master/Processor/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_gate.sv
    Info (12023): Found entity 1: and_gate File: F:/MinComputerARMv4-master/Processor/and_gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_not.sv
    Info (12023): Found entity 1: mux_not File: F:/MinComputerARMv4-master/Processor/mux_not.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_result.sv
    Info (12023): Found entity 1: mux_result File: F:/MinComputerARMv4-master/Processor/mux_result.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_gate.sv
    Info (12023): Found entity 1: or_gate File: F:/MinComputerARMv4-master/Processor/or_gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sar.sv
    Info (12023): Found entity 1: sar File: F:/MinComputerARMv4-master/Processor/sar.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sc.sv
    Info (12023): Found entity 1: sc File: F:/MinComputerARMv4-master/Processor/sc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sll.sv
    Info (12023): Found entity 1: sll File: F:/MinComputerARMv4-master/Processor/sll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slr.sv
    Info (12023): Found entity 1: slr File: F:/MinComputerARMv4-master/Processor/slr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_gate.sv
    Info (12023): Found entity 1: xor_gate File: F:/MinComputerARMv4-master/Processor/xor_gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflop.sv
    Info (12023): Found entity 1: FlipFlop File: F:/MinComputerARMv4-master/Processor/FlipFlop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bankreg.sv
    Info (12023): Found entity 1: bankReg File: F:/MinComputerARMv4-master/Processor/bankReg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toptb.sv
    Info (12023): Found entity 1: topTB File: F:/MinComputerARMv4-master/Processor/topTB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboarddriver.sv
    Info (12023): Found entity 1: KeyboardDriver File: F:/MinComputerARMv4-master/Processor/KeyboardDriver.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file keyboarddriver_testbench.sv
    Info (12023): Found entity 1: KeyboardDriver_testbench File: F:/MinComputerARMv4-master/Processor/KeyboardDriver_testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboardregister.sv
    Info (12023): Found entity 1: KeyboardRegister File: F:/MinComputerARMv4-master/Processor/KeyboardRegister.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4x1.sv
    Info (12023): Found entity 1: mux4x1 File: F:/MinComputerARMv4-master/Processor/mux4x1.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file mux4x1selector.sv
Critical Warning (10846): Verilog HDL Instantiation warning at top.sv(22): instance has no name File: F:/MinComputerARMv4-master/Processor/top.sv Line: 22
Critical Warning (10846): Verilog HDL Instantiation warning at top.sv(24): instance has no name File: F:/MinComputerARMv4-master/Processor/top.sv Line: 24
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "ARMStruct" for hierarchy "ARMStruct:arm" File: F:/MinComputerARMv4-master/Processor/top.sv Line: 10
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ARMStruct:arm|ControlUnit:controller" File: F:/MinComputerARMv4-master/Processor/ARMStruct.sv Line: 12
Info (12128): Elaborating entity "decoder" for hierarchy "ARMStruct:arm|ControlUnit:controller|decoder:dec" File: F:/MinComputerARMv4-master/Processor/ControlUnit.sv Line: 18
Info (12128): Elaborating entity "condLogic" for hierarchy "ARMStruct:arm|ControlUnit:controller|condLogic:cl" File: F:/MinComputerARMv4-master/Processor/ControlUnit.sv Line: 20
Info (12128): Elaborating entity "FlipFlop" for hierarchy "ARMStruct:arm|ControlUnit:controller|condLogic:cl|FlipFlop:flagreg1" File: F:/MinComputerARMv4-master/Processor/condLogic.sv Line: 11
Info (12128): Elaborating entity "condCheck" for hierarchy "ARMStruct:arm|ControlUnit:controller|condLogic:cl|condCheck:cc" File: F:/MinComputerARMv4-master/Processor/condLogic.sv Line: 18
Info (12128): Elaborating entity "datapath" for hierarchy "ARMStruct:arm|datapath:Datapath" File: F:/MinComputerARMv4-master/Processor/ARMStruct.sv Line: 13
Info (12128): Elaborating entity "mux2x1_nBits" for hierarchy "ARMStruct:arm|datapath:Datapath|mux2x1_nBits:pcmux" File: F:/MinComputerARMv4-master/Processor/datapath.sv Line: 22
Info (12128): Elaborating entity "FlipFlop" for hierarchy "ARMStruct:arm|datapath:Datapath|FlipFlop:pcreg" File: F:/MinComputerARMv4-master/Processor/datapath.sv Line: 23
Info (12128): Elaborating entity "fulladder" for hierarchy "ARMStruct:arm|datapath:Datapath|fulladder:pcadd1" File: F:/MinComputerARMv4-master/Processor/datapath.sv Line: 27
Info (12128): Elaborating entity "mux2x1_nBits" for hierarchy "ARMStruct:arm|datapath:Datapath|mux2x1_nBits:ra1mux" File: F:/MinComputerARMv4-master/Processor/datapath.sv Line: 31
Info (12128): Elaborating entity "bankReg" for hierarchy "ARMStruct:arm|datapath:Datapath|bankReg:rf" File: F:/MinComputerARMv4-master/Processor/datapath.sv Line: 35
Info (12128): Elaborating entity "bitextender" for hierarchy "ARMStruct:arm|datapath:Datapath|bitextender:ext" File: F:/MinComputerARMv4-master/Processor/datapath.sv Line: 38
Info (12128): Elaborating entity "ALU" for hierarchy "ARMStruct:arm|datapath:Datapath|ALU:alu" File: F:/MinComputerARMv4-master/Processor/datapath.sv Line: 43
Info (12128): Elaborating entity "and_gate" for hierarchy "ARMStruct:arm|datapath:Datapath|ALU:alu|and_gate:and_module" File: F:/MinComputerARMv4-master/Processor/ALU.sv Line: 18
Info (12128): Elaborating entity "or_gate" for hierarchy "ARMStruct:arm|datapath:Datapath|ALU:alu|or_gate:or_module" File: F:/MinComputerARMv4-master/Processor/ALU.sv Line: 19
Info (12128): Elaborating entity "xor_gate" for hierarchy "ARMStruct:arm|datapath:Datapath|ALU:alu|xor_gate:xor_module" File: F:/MinComputerARMv4-master/Processor/ALU.sv Line: 20
Info (12128): Elaborating entity "mux_not" for hierarchy "ARMStruct:arm|datapath:Datapath|ALU:alu|mux_not:mux_not_module" File: F:/MinComputerARMv4-master/Processor/ALU.sv Line: 21
Info (12128): Elaborating entity "fulladder" for hierarchy "ARMStruct:arm|datapath:Datapath|ALU:alu|fulladder:fulladder_module" File: F:/MinComputerARMv4-master/Processor/ALU.sv Line: 22
Info (12128): Elaborating entity "slr" for hierarchy "ARMStruct:arm|datapath:Datapath|ALU:alu|slr:slr_module" File: F:/MinComputerARMv4-master/Processor/ALU.sv Line: 23
Info (12128): Elaborating entity "sll" for hierarchy "ARMStruct:arm|datapath:Datapath|ALU:alu|sll:sll_module" File: F:/MinComputerARMv4-master/Processor/ALU.sv Line: 24
Info (12128): Elaborating entity "mux_result" for hierarchy "ARMStruct:arm|datapath:Datapath|ALU:alu|mux_result:mux_result_module" File: F:/MinComputerARMv4-master/Processor/ALU.sv Line: 25
Info (12128): Elaborating entity "flag_generator" for hierarchy "ARMStruct:arm|datapath:Datapath|ALU:alu|flag_generator:flag_generator_module" File: F:/MinComputerARMv4-master/Processor/ALU.sv Line: 26
Info (12128): Elaborating entity "sar" for hierarchy "ARMStruct:arm|datapath:Datapath|ALU:alu|sar:sar_module" File: F:/MinComputerARMv4-master/Processor/ALU.sv Line: 27
Info (12128): Elaborating entity "sc" for hierarchy "ARMStruct:arm|datapath:Datapath|ALU:alu|sc:sc_module" File: F:/MinComputerARMv4-master/Processor/ALU.sv Line: 28
Info (12128): Elaborating entity "instructionMem" for hierarchy "instructionMem:imem" File: F:/MinComputerARMv4-master/Processor/top.sv Line: 12
Warning (10858): Verilog HDL warning at instructionMem.sv(5): object ram used but never assigned File: F:/MinComputerARMv4-master/Processor/instructionMem.sv Line: 5
Info (12128): Elaborating entity "addressingDecoder" for hierarchy "addressingDecoder:addrDeco" File: F:/MinComputerARMv4-master/Processor/top.sv Line: 14
Info (12128): Elaborating entity "dataMem" for hierarchy "dataMem:deme" File: F:/MinComputerARMv4-master/Processor/top.sv Line: 16
Info (12128): Elaborating entity "EnemiesRegister" for hierarchy "EnemiesRegister:er" File: F:/MinComputerARMv4-master/Processor/top.sv Line: 18
Info (12128): Elaborating entity "BombRegister" for hierarchy "BombRegister:br" File: F:/MinComputerARMv4-master/Processor/top.sv Line: 20
Info (12128): Elaborating entity "KeyboardRegister" for hierarchy "KeyboardRegister:comb_3" File: F:/MinComputerARMv4-master/Processor/top.sv Line: 22
Info (12128): Elaborating entity "KeyboardDriver" for hierarchy "KeyboardDriver:comb_4" File: F:/MinComputerARMv4-master/Processor/top.sv Line: 24
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "ARMStruct:arm|datapath:Datapath|bankReg:rf|rf" is uninferred due to asynchronous read logic File: F:/MinComputerARMv4-master/Processor/bankReg.sv Line: 7
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[0]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[1]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[2]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[3]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[4]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[5]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[6]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[7]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[8]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[9]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[10]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[11]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[12]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[13]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[14]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[15]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[16]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[17]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[18]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[19]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[20]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[21]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[22]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[23]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[24]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[25]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[26]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[27]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[28]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[29]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[30]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
    Warning (13049): Converted tri-state buffer "dataMem:deme|RD[31]" feeding internal logic into a wire File: F:/MinComputerARMv4-master/Processor/dataMem.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "WriteData[0]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[1]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[2]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[3]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[4]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[5]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[6]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[7]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[8]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[9]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[10]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[11]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[12]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[13]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[14]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[15]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[16]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[17]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[18]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[19]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[20]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[21]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[22]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[23]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[24]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[25]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[26]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[27]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[28]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[29]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[30]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "WriteData[31]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[0]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[1]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[2]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[3]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[4]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[5]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[6]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[7]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[8]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[9]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[10]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[11]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[12]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[13]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[14]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[15]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[16]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[17]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[18]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[19]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[20]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[21]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[22]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[23]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[24]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[25]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[26]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[27]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[28]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[29]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[30]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "DataAdr[31]" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 2
    Warning (13410): Pin "MemWrite" is stuck at GND File: F:/MinComputerARMv4-master/Processor/top.sv Line: 3
Info (17049): 480 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/MinComputerARMv4-master/Processor/output_files/Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset" File: F:/MinComputerARMv4-master/Processor/top.sv Line: 1
    Warning (15610): No output dependent on input pin "data" File: F:/MinComputerARMv4-master/Processor/top.sv Line: 1
    Warning (15610): No output dependent on input pin "clk" File: F:/MinComputerARMv4-master/Processor/top.sv Line: 1
Info (21057): Implemented 68 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 65 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 667 megabytes
    Info: Processing ended: Tue Nov 19 20:48:27 2019
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:01:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/MinComputerARMv4-master/Processor/output_files/Processor.map.smsg.


