[{"DBLP title": "Near-Memory Data Services.", "DBLP authors": ["Babak Falsafi", "Mircea Stan", "Kevin Skadron", "Nuwan Jayasena", "Yunji Chen", "Jinhua Tao", "Ravi Nair", "Jaime H. Moreno", "Naveen Muralimanohar", "Karthikeyan Sankaralingam", "Cristian Estan"], "year": 2016, "MAG papers": [{"PaperId": 2289604917, "PaperTitle": "near memory data services", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of wisconsin madison", "ibm", "university of virginia", "chinese academy of sciences", "advanced micro devices", "ibm", "ecole polytechnique federale de lausanne", "university of virginia", "hewlett packard", "chinese academy of sciences", "google"]}], "source": "ES"}, {"DBLP title": "Near-DRAM Acceleration with Single-ISA Heterogeneous Processing in Standard Memory Modules.", "DBLP authors": ["Hadi Asghari Moghaddam", "Amin Farmahini Farahani", "Katherine Morrow", "Jung Ho Ahn", "Nam Sung Kim"], "year": 2016, "MAG papers": [{"PaperId": 2290773042, "PaperTitle": "near dram acceleration with single isa heterogeneous processing in standard memory modules", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Resilient Chip Multiprocessors with Mixed-Grained Reconfigurability.", "DBLP authors": ["Ioannis Sourdis", "Danish Anis Khan", "Alirad Malek", "Stavros Tzilis", "Georgios Smaragdos", "Christos Strydis"], "year": 2016, "MAG papers": [{"PaperId": 2291011484, "PaperTitle": "resilient chip multiprocessors with mixed grained reconfigurability", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["chalmers university of technology", "chalmers university of technology", "chalmers university of technology", "chalmers university of technology", "erasmus university rotterdam", "erasmus university rotterdam"]}], "source": "ES"}, {"DBLP title": "Automated Algorithmic Error Resilience Based on Outlier Detection.", "DBLP authors": ["Amoghavarsha Suresh", "John Sartori"], "year": 2016, "MAG papers": [{"PaperId": 2090833989, "PaperTitle": "automated algorithmic error resilience based on outlier detection", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "The 2014 MICRO Test of Time Award Winners: From 1978 to 1992.", "DBLP authors": ["Onur Mutlu", "Rich Belgard", "Nick Tredennick", "Mike Schlansker"], "year": 2016, "MAG papers": [{"PaperId": 2292174810, "PaperTitle": "the 2014 micro test of time award winners from 1978 to 1992", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, "hewlett packard", null]}], "source": "ES"}, {"DBLP title": "An Agile Approach to Building RISC-V Microprocessors.", "DBLP authors": ["Yunsup Lee", "Andrew Waterman", "Henry Cook", "Brian Zimmer", "Ben Keller", "Alberto Puggelli", "Jaehwa Kwak", "Ruzica Jevtic", "Stevo Bailey", "Milovan Blagojevic", "Pi-Feng Chiu", "Rimas Avizienis", "Brian C. Richards", "Jonathan Bachrach", "David A. Patterson", "Elad Alon", "Bora Nikolic", "Krste Asanovic"], "year": 2016, "MAG papers": [{"PaperId": 2318354022, "PaperTitle": "an agile approach to building risc v microprocessors", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Graphics and Multimedia in 28-nm Carrizo Accelerated Processing Unit.", "DBLP authors": ["Guhan Krishnan", "Dan Bouvier", "Samuel Naffziger"], "year": 2016, "MAG papers": [{"PaperId": 2339666327, "PaperTitle": "energy efficient graphics and multimedia in 28 nm carrizo accelerated processing unit", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["advanced micro devices", "advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Knights Landing: Second-Generation Intel Xeon Phi Product.", "DBLP authors": ["Avinash Sodani", "Roger Gramunt", "Jes\u00fas Corbal", "Ho-Seop Kim", "Krishna Vinod", "Sundaram Chinthamani", "Steven Hutsell", "Rajat Agarwal", "Yen-Chen Liu"], "year": 2016, "MAG papers": [{"PaperId": 2340076492, "PaperTitle": "knights landing second generation intel xeon phi product", "Year": 2016, "CitationCount": 114, "EstimatedCitation": 178, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "A 16-nm Multiprocessing System-on-Chip Field-Programmable Gate Array Platform.", "DBLP authors": ["Sagheer Ahmad", "Vamsi Boppana", "Ilya Ganusov", "Vinod Kathail", "Vidya Rajagopalan", "Ralph Wittig"], "year": 2016, "MAG papers": [{"PaperId": 2338919664, "PaperTitle": "a 16 nm multiprocessing system on chip field programmable gate array platform", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["xilinx", "xilinx", "xilinx", "xilinx", "xilinx", "xilinx"]}], "source": "ES"}, {"DBLP title": "Hot Chips 27 Highlights.", "DBLP authors": ["Rajeevan Amirtharajah", "Behnam Robatmili"], "year": 2016, "MAG papers": [{"PaperId": 2339145555, "PaperTitle": "hot chips 27 highlights", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california davis", null]}], "source": "ES"}, {"DBLP title": "Top Picks from the 2015 Computer Architecture Conferences.", "DBLP authors": ["Milo M. K. Martin", "Daniel J. Sorin"], "year": 2016, "MAG papers": [{"PaperId": 2416333064, "PaperTitle": "top picks from the 2015 computer architecture conferences", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["google", "duke university"]}], "source": "ES"}, {"DBLP title": "Practical Multidimensional Branch Prediction.", "DBLP authors": ["Andr\u00e9 Seznec", "Joshua San Miguel", "Jorge Albericio"], "year": 2016, "MAG papers": [{"PaperId": 2433819772, "PaperTitle": "practical multidimensional branch prediction", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "university of toronto", null]}], "source": "ES"}, {"DBLP title": "A Heterogeneous Von Neumann/Explicit Dataflow Processor.", "DBLP authors": ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam"], "year": 2016, "MAG papers": [{"PaperId": 2420674287, "PaperTitle": "a heterogeneous von neumann explicit dataflow processor", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Accelerating the Accelerator Memory Interface with Access-Execute and Dataflow.", "DBLP authors": ["Chen-Han Ho", "Sung Jin Kim", "Karthikeyan Sankaralingam"], "year": 2016, "MAG papers": [{"PaperId": 2432817829, "PaperTitle": "accelerating the accelerator memory interface with access execute and dataflow", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Sirius Implications for Future Warehouse-Scale Computers.", "DBLP authors": ["Johann Hauswald", "Michael A. Laurenzano", "Yunqi Zhang", "Cheng Li", "Austin Rovinski", "Arjun Khurana", "Ronald G. Dreslinski", "Trevor N. Mudge", "Vinicius Petrucci", "Lingjia Tang", "Jason Mars"], "year": 2016, "MAG papers": [{"PaperId": 2394835206, "PaperTitle": "sirius implications for future warehouse scale computers", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "federal university of bahia", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Profiling a Warehouse-Scale Computer.", "DBLP authors": ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "year": 2016, "MAG papers": [{"PaperId": 2398646962, "PaperTitle": "profiling a warehouse scale computer", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["harvard university", "google", "google", "google", "google", "google", "harvard university"]}], "source": "ES"}, {"DBLP title": "MBus: A System Integration Bus for the Modular Microscale Computing Class.", "DBLP authors": ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "year": 2016, "MAG papers": [{"PaperId": 2413966807, "PaperTitle": "mbus a system integration bus for the modular microscale computing class", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "sungkyunkwan university", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Nonvolatile Processor Architectures: Efficient, Reliable Progress with Unstable Power.", "DBLP authors": ["Kaisheng Ma", "Xueqing Li", "Karthik Swaminathan", "Yang Zheng", "Shuangchen Li", "Yongpan Liu", "Yuan Xie", "John (Jack) Morgan Sampson", "Vijaykrishnan Narayanan"], "year": 2016, "MAG papers": [{"PaperId": 2436300686, "PaperTitle": "nonvolatile processor architectures efficient reliable progress with unstable power", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "university of california santa barbara", "university of california santa barbara", "ibm", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Exploiting Interposer Technologies to Disintegrate and Reintegrate Multicore Processors.", "DBLP authors": ["Ajaykumar Kannan", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "year": 2016, "MAG papers": [{"PaperId": 2415968792, "PaperTitle": "exploiting interposer technologies to disintegrate and reintegrate multicore processors", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of toronto", "advanced micro devices", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Achieving One Billion Key-Value Requests per Second on a Single Server.", "DBLP authors": ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "year": 2016, "MAG papers": [{"PaperId": 2320759162, "PaperTitle": "achieving one billion key value requests per second on a single server", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["intel", "intel", "seoul national university", "intel", "seoul national university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "seoul national university", "intel"]}], "source": "ES"}, {"DBLP title": "Unlocking Ordered Parallelism with the Swarm Architecture.", "DBLP authors": ["Mark C. Jeffrey", "Suvinay Subramanian", "Cong Yan", "Joel S. Emer", "Daniel S\u00e1nchez"], "year": 2016, "MAG papers": [{"PaperId": 2327526361, "PaperTitle": "unlocking ordered parallelism with the swarm architecture", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "university of washington", "massachusetts institute of technology", "nvidia"]}], "source": "ES"}, {"DBLP title": "Range Translations for Fast Virtual Memory.", "DBLP authors": ["Jayneel Gandhi", "Vasileios Karakostas", "Furkan Ayar", "Adri\u00e1n Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "year": 2016, "MAG papers": [{"PaperId": 2330744268, "PaperTitle": "range translations for fast virtual memory", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["barcelona supercomputing center", "barcelona supercomputing center", "university of wisconsin madison", "barcelona supercomputing center", "university of wisconsin madison", "microsoft", "university of wisconsin madison", "barcelona supercomputing center", null]}], "source": "ES"}, {"DBLP title": "Exploiting Offload-Enabled Network Interfaces.", "DBLP authors": ["Salvatore Di Girolamo", "Pierre Jolivet", "Keith D. Underwood", "Torsten Hoefler"], "year": 2016, "MAG papers": [{"PaperId": 2512599018, "PaperTitle": "exploiting offload enabled network interfaces", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["centre national de la recherche scientifique", "eth zurich", "intel", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Implementing Ultra-Low-Latency Datacenter Services with Programmable Logic.", "DBLP authors": ["John W. Lockwood", "Madhu Monga"], "year": 2016, "MAG papers": [{"PaperId": 2512282182, "PaperTitle": "implementing ultra low latency datacenter services with programmable logic", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Supporting NUMA-Aware I/O in Virtual Machines.", "DBLP authors": ["Amitabha Banerjee", "Rishi Mehta", "Zach Shen"], "year": 2016, "MAG papers": [{"PaperId": 2514109225, "PaperTitle": "supporting numa aware i o in virtual machines", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["vmware", "vmware", "vmware"]}], "source": "ES"}, {"DBLP title": "Enabling Scalable High-Performance Systems with the Intel Omni-Path Architecture.", "DBLP authors": ["Mark S. Birrittella", "Mark Debbage", "Ram Huggahalli", "James Kunz", "Tom Lovett", "Todd Rimmer", "Keith D. Underwood", "Robert C. Zak"], "year": 2016, "MAG papers": [{"PaperId": 2517041302, "PaperTitle": "enabling scalable high performance systems with the intel omni path architecture", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Impact of Future Technologies on Architecture.", "DBLP authors": ["Trevor N. Mudge", "Frederic T. Chong", "Igor L. Markov", "Resit Sendag", "Joshua J. Yi", "Derek Chiou"], "year": 2016, "MAG papers": [{"PaperId": 2514346735, "PaperTitle": "impact of future technologies on architecture", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at austin", "university of chicago", "university of rhode island", "university of michigan", "university of michigan", null]}], "source": "ES"}, {"DBLP title": "Proprietary versus Open Instruction Sets.", "DBLP authors": ["Mark D. Hill", "Dave Christie", "David A. Patterson", "Joshua J. Yi", "Derek Chiou", "Resit Sendag"], "year": 2016, "MAG papers": [{"PaperId": 2515096075, "PaperTitle": "proprietary versus open instruction sets", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "advanced micro devices", "university of wisconsin madison", "university of texas at austin", "university of rhode island", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Common Bonds: MIPS, HPS, Two-Level Branch Prediction, and Compressed Code RISC Processor.", "DBLP authors": ["Onur Mutlu", "Rich Belgard", "Thomas R. Gross", "Norman P. Jouppi", "John L. Hennessy", "Steven A. Przybylski", "Chris Rowen", "Yale N. Patt", "Wen-mei W. Hwu", "Stephen W. Melvin", "Michael Shebanow", "Tse-Yu Yeh", "Andy Wolfe"], "year": 2016, "MAG papers": [{"PaperId": 2515374451, "PaperTitle": "common bonds mips hps two level branch prediction and compressed code risc processor", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["google", "cadence design systems", null, "santa clara university", "stanford university", "eth zurich", "samsung", "university of texas at austin", "university of illinois at urbana champaign", null, null, "apple inc", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Newcache: Secure Cache Architecture Thwarting Cache Side-Channel Attacks.", "DBLP authors": ["Fangfei Liu", "Hao Wu", "Kenneth Mai", "Ruby B. Lee"], "year": 2016, "MAG papers": [{"PaperId": 2540422252, "PaperTitle": "newcache secure cache architecture thwarting cache side channel attacks", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["princeton university", "carnegie mellon university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Detecting Hardware Covert Timing Channels.", "DBLP authors": ["Guru Venkataramani", "Jie Chen", "Milos Doroslovacki"], "year": 2016, "MAG papers": [{"PaperId": 2540054680, "PaperTitle": "detecting hardware covert timing channels", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["george washington university", "george washington university", "george washington university"]}], "source": "ES"}, {"DBLP title": "Monitoring and Attestation of Virtual Machine Security Health in Cloud Computing.", "DBLP authors": ["Tianwei Zhang", "Ruby B. Lee"], "year": 2016, "MAG papers": [{"PaperId": 2544510561, "PaperTitle": "monitoring and attestation of virtual machine security health in cloud computing", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Fast Protection-Domain Crossing in the CHERI Capability-System Architecture.", "DBLP authors": ["Robert N. M. Watson", "Robert M. Norton", "Jonathan Woodruff", "Simon W. Moore", "Peter G. Neumann", "Jonathan Anderson", "David Chisnall", "Brooks Davis", "Ben Laurie", "Michael Roe", "Nirav H. Dave", "Khilan Gudka", "Alexandre Joannou", "A. Theodore Markettos", "Ed Maste", "Steven J. Murdoch", "Colin Rothwell", "Stacey D. Son", "Munraj Vadera"], "year": 2016, "MAG papers": [{"PaperId": 2528661589, "PaperTitle": "fast protection domain crossing in the cheri capability system architecture", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of cambridge", "university of cambridge", "university college london", "university of cambridge", "university of cambridge", "university of cambridge", "university of cambridge", "university of cambridge", "university of cambridge", "university of cambridge", "memorial university of newfoundland", "google", "university of cambridge", "sri international", "sri international", "university of cambridge", "google", "university of cambridge", "university of cambridge"]}], "source": "ES"}, {"DBLP title": "A Comparative Security Analysis of Current and Emerging Technologies.", "DBLP authors": ["Chandra K. H. Suresh", "Bodhisatwa Mazumdar", "Sk Subidh Ali", "Ozgur Sinanoglu"], "year": 2016, "MAG papers": [{"PaperId": 2541200941, "PaperTitle": "a comparative security analysis of current and emerging technologies", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["new york university", "indian institutes of technology", "new york university abu dhabi", "new york university abu dhabi"]}], "source": "ES"}, {"DBLP title": "Heterogeneous Wireless Sensor Nodes that Target the Internet of Things.", "DBLP authors": ["Andreas Engel", "Andreas Koch"], "year": 2016, "MAG papers": [{"PaperId": 2558741255, "PaperTitle": "heterogeneous wireless sensor nodes that target the internet of things", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["technische universitat darmstadt", "technische universitat darmstadt"]}], "source": "ES"}, {"DBLP title": "Heterogeneous Distributed Shared Memory for Lightweight Internet of Things Devices.", "DBLP authors": ["Bongjun Kim", "Seonyeong Heo", "Gyeongmin Lee", "Soyeon Park", "Hanjun Kim", "Jong Kim"], "year": 2016, "MAG papers": [{"PaperId": 2558605795, "PaperTitle": "heterogeneous distributed shared memory for lightweight internet of things devices", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "On the Feasibility of Attribute-Based Encryption on Internet of Things Devices.", "DBLP authors": ["Moreno Ambrosin", "Arman Anzanpour", "Mauro Conti", "Tooska Dargahi", "Sanaz Rahimi Moosavi", "Amir-Mohammad Rahmani", "Pasi Liljeberg"], "year": 2016, "MAG papers": [{"PaperId": 2558090922, "PaperTitle": "on the feasibility of attribute based encryption on internet of things devices", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of padua", "university of turku", "university of turku", "university of turku", "university of padua", null, "university of turku"]}], "source": "ES"}, {"DBLP title": "Emergent Behaviors in the Internet of Things: The Ultimate Ultra-Large-Scale System.", "DBLP authors": ["Damian Roca", "Daniel Nemirovsky", "Mario Nemirovsky", "Rodolfo A. Milito", "Mateo Valero"], "year": 2016, "MAG papers": [{"PaperId": 2559528493, "PaperTitle": "emergent behaviors in the internet of things the ultimate ultra large scale system", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["cisco systems inc", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Visual IoT: Architectural Challenges and Opportunities; Toward a Self-Learning and Energy-Neutral IoT.", "DBLP authors": ["Ravi Iyer", "Emre Ozer"], "year": 2016, "MAG papers": [{"PaperId": 2557840637, "PaperTitle": "visual iot architectural challenges and opportunities toward a self learning and energy neutral iot", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, "intel"]}], "source": "ES"}, {"DBLP title": "Unbiased Quantized Congestion Notification for Scalable Server Fabrics.", "DBLP authors": ["Nikolaos Chrysos", "Fredy D. Neeser", "Rolf Clauberg", "Daniel Crisan", "Kenneth M. Valk", "Claude Basso", "Cyriel Minkenberg", "Mitchell Gusat"], "year": 2016, "MAG papers": [{"PaperId": 2344530030, "PaperTitle": "unbiased quantized congestion notification for scalable server fabrics", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}]