

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s'
================================================================
* Date:           Sun Aug 10 20:24:42 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.410 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       38|       38| 0.190 us | 0.190 us |   10|   10| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_364  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        2|        2| 10.000 ns | 10.000 ns |    3|    3| function |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1149|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      1|     186|    627|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    378|    -|
|Register         |        -|      -|    1111|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|    1297|   2154|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_mul_17ns_18s_26_2_1_U2425                               |myproject_axi_mul_17ns_18s_26_2_1                          |        0|      1|   75|    2|    0|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_364  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  111|  625|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                 |                                                           |        0|      1|  186|  627|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table3_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tabckv  |        1|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table4_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_clv  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        2|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln746_fu_1601_p2              |     +    |      0|  0|  24|          17|          17|
    |p_Val2_22_fu_1523_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_25_fu_1595_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_29_fu_1644_p2              |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_1630_p2                |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_1509_p2                  |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_1_fu_587_p2            |     -    |      0|  0|  21|          15|          15|
    |sub_ln1193_2_fu_642_p2            |     -    |      0|  0|  21|          15|          15|
    |sub_ln1193_3_fu_697_p2            |     -    |      0|  0|  21|          15|          15|
    |sub_ln1193_4_fu_752_p2            |     -    |      0|  0|  21|          15|          15|
    |sub_ln1193_5_fu_807_p2            |     -    |      0|  0|  21|          15|          15|
    |sub_ln1193_6_fu_862_p2            |     -    |      0|  0|  21|          15|          15|
    |sub_ln1193_7_fu_917_p2            |     -    |      0|  0|  21|          15|          15|
    |sub_ln1193_8_fu_972_p2            |     -    |      0|  0|  21|          15|          15|
    |sub_ln1193_9_fu_1027_p2           |     -    |      0|  0|  21|          15|          15|
    |sub_ln1193_fu_532_p2              |     -    |      0|  0|  21|          15|          15|
    |and_ln786_1_fu_615_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_670_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_725_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_780_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_835_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_890_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_945_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_8_fu_1000_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_9_fu_1055_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_560_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op400         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op50          |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_1663_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_1541_p2              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_435_p2           |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1496_2_fu_457_p2           |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1496_3_fu_439_p2           |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1496_4_fu_443_p2           |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1496_5_fu_481_p2           |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1496_6_fu_495_p2           |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1496_7_fu_505_p2           |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1496_8_fu_514_p2           |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1496_fu_431_p2             |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1559_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_1681_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_633_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_688_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_743_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_798_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_853_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_908_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_963_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1018_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1073_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_578_p2                |    or    |      0|  0|   2|           1|           1|
    |p_Val2_26_fu_1581_p3              |  select  |      0|  0|  18|           1|          18|
    |p_Val2_27_fu_1613_p3              |  select  |      0|  0|  17|           1|           2|
    |select_ln340_10_fu_1259_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_12_fu_1293_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_14_fu_1327_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_16_fu_1361_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_18_fu_1395_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_20_fu_1565_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_22_fu_1697_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_1123_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_1157_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_1191_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_1225_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_1089_p3           |  select  |      0|  0|  10|           1|           9|
    |select_ln388_10_fu_1573_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_11_fu_1705_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_1_fu_1131_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_1165_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_1199_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_1233_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_1267_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_6_fu_1301_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_7_fu_1335_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_8_fu_1369_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_9_fu_1403_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_1097_p3           |  select  |      0|  0|  11|           1|          11|
    |select_ln66_1_fu_452_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln66_2_fu_463_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln66_3_fu_471_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln66_4_fu_476_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln66_5_fu_487_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln66_6_fu_499_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln66_7_fu_509_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln66_fu_447_p3             |  select  |      0|  0|  14|           1|          14|
    |x_max_V_fu_519_p3                 |  select  |      0|  0|  14|           1|          14|
    |y_V_10_fu_1713_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_1_fu_1139_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_1173_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_1207_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_1241_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_1275_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_6_fu_1309_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_7_fu_1343_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_8_fu_1377_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_9_fu_1411_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_1105_p3                    |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_566_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_11_fu_621_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_12_fu_676_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_731_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_14_fu_786_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_15_fu_841_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_16_fu_896_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_951_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_18_fu_1006_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_19_fu_1061_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_627_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_20_fu_1547_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_21_fu_1553_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_22_fu_1669_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_23_fu_1675_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_682_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_737_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_792_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_847_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_6_fu_902_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_7_fu_957_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_8_fu_1012_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_1067_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_572_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_1535_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_11_fu_1657_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_609_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_664_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_719_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_774_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_829_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_884_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_939_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_994_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_1049_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_554_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1149|         497|         988|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                       Name                                      | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                        |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter0                                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                                                          |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n                                                            |   9|          2|    1|          2|
    |exp_table3_address0                                                              |  50|         11|   10|        110|
    |grp_fu_326_p0                                                                    |  50|         11|   17|        187|
    |grp_fu_326_p1                                                                    |  15|          3|   18|         54|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_364_x_V_offset  |  15|          3|    5|         15|
    |res_V_data_0_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                                                             |   9|          2|    1|          2|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                            | 378|         83|   73|        421|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0_reg                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                            |   1|   0|    1|          0|
    |data_array_0_V_reg_1829                                                            |  14|   0|   14|          0|
    |data_array_1_V_reg_1836                                                            |  14|   0|   14|          0|
    |data_array_2_V_reg_1843                                                            |  14|   0|   14|          0|
    |data_array_3_V_reg_1850                                                            |  14|   0|   14|          0|
    |data_array_4_V_reg_1857                                                            |  14|   0|   14|          0|
    |data_array_5_V_reg_1864                                                            |  14|   0|   14|          0|
    |data_array_6_V_reg_1871                                                            |  14|   0|   14|          0|
    |data_array_7_V_reg_1878                                                            |  14|   0|   14|          0|
    |data_array_8_V_reg_1885                                                            |  14|   0|   14|          0|
    |data_array_9_V_reg_1892                                                            |  14|   0|   14|          0|
    |exp_res_0_V_1_reg_2002                                                             |  17|   0|   17|          0|
    |exp_res_0_V_1_reg_2002_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_0_V_fu_130                                                                 |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2013                                                             |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2013_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_1_V_fu_134                                                                 |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2024                                                             |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2024_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_2_V_fu_138                                                                 |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2035                                                             |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2035_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_3_V_fu_142                                                                 |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2046                                                             |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2046_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_4_V_fu_146                                                                 |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2057                                                             |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2057_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_5_V_fu_150                                                                 |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2068                                                             |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2068_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_6_V_fu_154                                                                 |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2078                                                             |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2078_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_7_V_fu_158                                                                 |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2088                                                             |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2088_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_8_V_fu_162                                                                 |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2100                                                             |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2100_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_9_V_fu_166                                                                 |  17|   0|   17|          0|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_364_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1496_1_reg_1904                                                             |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_1909                                                             |   1|   0|    1|          0|
    |icmp_ln1496_4_reg_1914                                                             |   1|   0|    1|          0|
    |icmp_ln1496_7_reg_1937                                                             |   1|   0|    1|          0|
    |icmp_ln1496_reg_1899                                                               |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_2141                                                             |  18|   0|   18|          0|
    |p_Val2_19_reg_2107                                                                 |  18|   0|   18|          0|
    |p_Val2_1_reg_2113                                                                  |  18|   0|   18|          0|
    |p_Val2_26_reg_2119                                                                 |  18|   0|   18|          0|
    |p_Val2_27_reg_2125                                                                 |  17|   0|   17|          0|
    |select_ln66_2_reg_1919                                                             |  14|   0|   14|          0|
    |select_ln66_5_reg_1925                                                             |  14|   0|   14|          0|
    |select_ln66_6_reg_1931                                                             |  14|   0|   14|          0|
    |sext_ln241_reg_2146                                                                |  26|   0|   26|          0|
    |tmp_data_0_V_reg_2156                                                              |  16|   0|   16|          0|
    |tmp_data_1_V_reg_2166                                                              |  16|   0|   16|          0|
    |tmp_data_2_V_reg_2176                                                              |  16|   0|   16|          0|
    |tmp_data_3_V_reg_2186                                                              |  16|   0|   16|          0|
    |tmp_data_4_V_reg_2196                                                              |  16|   0|   16|          0|
    |tmp_data_5_V_reg_2206                                                              |  16|   0|   16|          0|
    |tmp_data_6_V_reg_2216                                                              |  16|   0|   16|          0|
    |tmp_data_7_V_reg_2226                                                              |  16|   0|   16|          0|
    |tmp_data_8_V_reg_2236                                                              |  16|   0|   16|          0|
    |tmp_data_9_V_reg_2246                                                              |  16|   0|   16|          0|
    |x_max_V_reg_1942                                                                   |  14|   0|   14|          0|
    |y_V_10_reg_2131                                                                    |  10|   0|   10|          0|
    |y_V_1_reg_1952                                                                     |  10|   0|   10|          0|
    |y_V_2_reg_1957                                                                     |  10|   0|   10|          0|
    |y_V_3_reg_1962                                                                     |  10|   0|   10|          0|
    |y_V_4_reg_1967                                                                     |  10|   0|   10|          0|
    |y_V_5_reg_1972                                                                     |  10|   0|   10|          0|
    |y_V_6_reg_1977                                                                     |  10|   0|   10|          0|
    |y_V_7_reg_1982                                                                     |  10|   0|   10|          0|
    |y_V_8_reg_1987                                                                     |  10|   0|   10|          0|
    |y_V_9_reg_1992                                                                     |  10|   0|   10|          0|
    |y_V_reg_1947                                                                       |  10|   0|   10|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |1111|   0| 1111|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|data_V_data_0_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|data_V_data_1_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|data_V_data_2_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|data_V_data_3_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|data_V_data_4_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|data_V_data_5_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|data_V_data_6_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|data_V_data_7_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|data_V_data_8_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|data_V_data_9_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|res_V_data_0_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|res_V_data_1_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|res_V_data_2_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|res_V_data_3_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|res_V_data_4_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|res_V_data_5_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|res_V_data_6_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|res_V_data_7_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|res_V_data_8_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|res_V_data_9_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12> | return value |
|data_V_data_0_V_dout     |  in |   14|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |   14|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |   14|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |   14|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout     |  in |   14|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout     |  in |   14|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout     |  in |   14|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout     |  in |   14|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout     |  in |   14|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read     | out |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout     |  in |   14|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read     | out |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din       | out |   16|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din       | out |   16|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

