@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running 'C:/Xilinx/Vivado_HLS/2015.1/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'Enyu Luo' on host 'enyubootcampwin' (Windows NT_amd64 version 6.2) on Tue Sep 29 13:59:34 -0500 2015
            in directory 'Z:/Documents/UIUC/ECE527/ECE_527_MP/mp3'
@I [HLS-10] Opening project 'Z:/Documents/UIUC/ECE527/ECE_527_MP/mp3/parta_2'.
@I [HLS-10] Adding design file 'parta_2/matrixmath.h' to the project
@I [HLS-10] Adding design file 'parta_2/matrixmath.c' to the project
@I [HLS-10] Adding test bench file 'parta_2/matrixmath_test.c' to the project
@I [HLS-10] Opening solution 'Z:/Documents/UIUC/ECE527/ECE_527_MP/mp3/parta_2/solution2_fifo_pipeline'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'parta_2/matrixmath.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@W [XFORM-124] Array 'C' (parta_2/matrixmath.c:5) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'B' (parta_2/matrixmath.c:5) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'A' (parta_2/matrixmath.c:4) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@I [XFORM-401] Performing if-conversion on hyperblock from (parta_2/matrixmath.c:39:7) to (parta_2/matrixmath.c:38:32) in function 'MAT_Multiply'... converting 3 basic blocks.
@W [XFORM-542] Cannot flatten a loop nest 'Col' (parta_2/matrixmath.c:18:5) in function 'MAT_Multiply' : 
               more than one sub loop.
@I [XFORM-541] Flattening a loop nest 'Row' (parta_2/matrixmath.c:17:4) in function 'MAT_Multiply'.
@I [HLS-111] Elapsed time: 83.812 seconds; current memory usage: 70.1 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'MAT_Multiply' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'RowCaching'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'ColCaching'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Product'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.25 seconds; current memory usage: 72.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 72.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/A' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/B' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/C' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/mA' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/nA' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/mB' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/nB' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/mC' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/nC' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'MAT_Multiply' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'MAT_Multiply_mul_32s_32s_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'MAT_Multiply'.
@I [HLS-111] Elapsed time: 0.187 seconds; current memory usage: 71.9 MB.
@I [RTMG-282] Generating pipelined core: 'MAT_Multiply_mul_32s_32s_32_6_MulnS_0'
@I [RTMG-278] Implementing memory 'MAT_Multiply_A_cached_row_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'MAT_Multiply_B_cached_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'MAT_Multiply'.
@I [WVHDL-304] Generating RTL VHDL for 'MAT_Multiply'.
@I [WVLOG-307] Generating RTL Verilog for 'MAT_Multiply'.
@I [HLS-112] Total elapsed time: 86.703 seconds; peak memory usage: 72.1 MB.
@I [LIC-101] Checked in feature [HLS]
