// Seed: 1156889606
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input wor id_8,
    input uwire id_9
);
  assign id_3 = id_5;
  assign id_4 = 1;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    output uwire id_4,
    output wand id_5,
    output uwire id_6,
    input wand id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wor id_10,
    input wor id_11,
    input wire id_12,
    input tri0 id_13,
    inout tri id_14,
    input wand id_15,
    input wand id_16,
    input uwire id_17,
    input tri1 id_18
);
  wire id_20;
  tri0 id_21;
  module_0(
      id_2, id_15, id_14, id_5, id_0, id_3, id_14, id_18, id_14, id_16
  );
  assign id_21 = 1;
  wire id_22;
  assign id_5 = id_10;
endmodule
