#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a58d70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a26320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a2da90 .functor NOT 1, L_0x1a85070, C4<0>, C4<0>, C4<0>;
L_0x1a84e50 .functor XOR 2, L_0x1a84cf0, L_0x1a84db0, C4<00>, C4<00>;
L_0x1a84f60 .functor XOR 2, L_0x1a84e50, L_0x1a84ec0, C4<00>, C4<00>;
v0x1a81470_0 .net *"_ivl_10", 1 0, L_0x1a84ec0;  1 drivers
v0x1a81570_0 .net *"_ivl_12", 1 0, L_0x1a84f60;  1 drivers
v0x1a81650_0 .net *"_ivl_2", 1 0, L_0x1a84c30;  1 drivers
v0x1a81710_0 .net *"_ivl_4", 1 0, L_0x1a84cf0;  1 drivers
v0x1a817f0_0 .net *"_ivl_6", 1 0, L_0x1a84db0;  1 drivers
v0x1a81920_0 .net *"_ivl_8", 1 0, L_0x1a84e50;  1 drivers
v0x1a81a00_0 .net "a", 0 0, v0x1a7f110_0;  1 drivers
v0x1a81aa0_0 .net "b", 0 0, v0x1a7f1b0_0;  1 drivers
v0x1a81b40_0 .net "c", 0 0, v0x1a7f250_0;  1 drivers
v0x1a81be0_0 .var "clk", 0 0;
v0x1a81c80_0 .net "d", 0 0, v0x1a7f390_0;  1 drivers
v0x1a81d20_0 .net "out_pos_dut", 0 0, L_0x1a84aa0;  1 drivers
v0x1a81dc0_0 .net "out_pos_ref", 0 0, L_0x1a83400;  1 drivers
v0x1a81e60_0 .net "out_sop_dut", 0 0, L_0x1a83c70;  1 drivers
v0x1a81f00_0 .net "out_sop_ref", 0 0, L_0x1a5a280;  1 drivers
v0x1a81fa0_0 .var/2u "stats1", 223 0;
v0x1a82040_0 .var/2u "strobe", 0 0;
v0x1a821f0_0 .net "tb_match", 0 0, L_0x1a85070;  1 drivers
v0x1a822c0_0 .net "tb_mismatch", 0 0, L_0x1a2da90;  1 drivers
v0x1a82360_0 .net "wavedrom_enable", 0 0, v0x1a7f660_0;  1 drivers
v0x1a82430_0 .net "wavedrom_title", 511 0, v0x1a7f700_0;  1 drivers
L_0x1a84c30 .concat [ 1 1 0 0], L_0x1a83400, L_0x1a5a280;
L_0x1a84cf0 .concat [ 1 1 0 0], L_0x1a83400, L_0x1a5a280;
L_0x1a84db0 .concat [ 1 1 0 0], L_0x1a84aa0, L_0x1a83c70;
L_0x1a84ec0 .concat [ 1 1 0 0], L_0x1a83400, L_0x1a5a280;
L_0x1a85070 .cmp/eeq 2, L_0x1a84c30, L_0x1a84f60;
S_0x1a2a7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a26320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a2de70 .functor AND 1, v0x1a7f250_0, v0x1a7f390_0, C4<1>, C4<1>;
L_0x1a2e250 .functor NOT 1, v0x1a7f110_0, C4<0>, C4<0>, C4<0>;
L_0x1a2e630 .functor NOT 1, v0x1a7f1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a2e8b0 .functor AND 1, L_0x1a2e250, L_0x1a2e630, C4<1>, C4<1>;
L_0x1a45cf0 .functor AND 1, L_0x1a2e8b0, v0x1a7f250_0, C4<1>, C4<1>;
L_0x1a5a280 .functor OR 1, L_0x1a2de70, L_0x1a45cf0, C4<0>, C4<0>;
L_0x1a82880 .functor NOT 1, v0x1a7f1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a828f0 .functor OR 1, L_0x1a82880, v0x1a7f390_0, C4<0>, C4<0>;
L_0x1a82a00 .functor AND 1, v0x1a7f250_0, L_0x1a828f0, C4<1>, C4<1>;
L_0x1a82ac0 .functor NOT 1, v0x1a7f110_0, C4<0>, C4<0>, C4<0>;
L_0x1a82b90 .functor OR 1, L_0x1a82ac0, v0x1a7f1b0_0, C4<0>, C4<0>;
L_0x1a82c00 .functor AND 1, L_0x1a82a00, L_0x1a82b90, C4<1>, C4<1>;
L_0x1a82d80 .functor NOT 1, v0x1a7f1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a82df0 .functor OR 1, L_0x1a82d80, v0x1a7f390_0, C4<0>, C4<0>;
L_0x1a82d10 .functor AND 1, v0x1a7f250_0, L_0x1a82df0, C4<1>, C4<1>;
L_0x1a82f80 .functor NOT 1, v0x1a7f110_0, C4<0>, C4<0>, C4<0>;
L_0x1a83080 .functor OR 1, L_0x1a82f80, v0x1a7f390_0, C4<0>, C4<0>;
L_0x1a83140 .functor AND 1, L_0x1a82d10, L_0x1a83080, C4<1>, C4<1>;
L_0x1a832f0 .functor XNOR 1, L_0x1a82c00, L_0x1a83140, C4<0>, C4<0>;
v0x1a2d3c0_0 .net *"_ivl_0", 0 0, L_0x1a2de70;  1 drivers
v0x1a2d7c0_0 .net *"_ivl_12", 0 0, L_0x1a82880;  1 drivers
v0x1a2dba0_0 .net *"_ivl_14", 0 0, L_0x1a828f0;  1 drivers
v0x1a2df80_0 .net *"_ivl_16", 0 0, L_0x1a82a00;  1 drivers
v0x1a2e360_0 .net *"_ivl_18", 0 0, L_0x1a82ac0;  1 drivers
v0x1a2e740_0 .net *"_ivl_2", 0 0, L_0x1a2e250;  1 drivers
v0x1a2e9c0_0 .net *"_ivl_20", 0 0, L_0x1a82b90;  1 drivers
v0x1a7d680_0 .net *"_ivl_24", 0 0, L_0x1a82d80;  1 drivers
v0x1a7d760_0 .net *"_ivl_26", 0 0, L_0x1a82df0;  1 drivers
v0x1a7d840_0 .net *"_ivl_28", 0 0, L_0x1a82d10;  1 drivers
v0x1a7d920_0 .net *"_ivl_30", 0 0, L_0x1a82f80;  1 drivers
v0x1a7da00_0 .net *"_ivl_32", 0 0, L_0x1a83080;  1 drivers
v0x1a7dae0_0 .net *"_ivl_36", 0 0, L_0x1a832f0;  1 drivers
L_0x7fb95beb4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a7dba0_0 .net *"_ivl_38", 0 0, L_0x7fb95beb4018;  1 drivers
v0x1a7dc80_0 .net *"_ivl_4", 0 0, L_0x1a2e630;  1 drivers
v0x1a7dd60_0 .net *"_ivl_6", 0 0, L_0x1a2e8b0;  1 drivers
v0x1a7de40_0 .net *"_ivl_8", 0 0, L_0x1a45cf0;  1 drivers
v0x1a7df20_0 .net "a", 0 0, v0x1a7f110_0;  alias, 1 drivers
v0x1a7dfe0_0 .net "b", 0 0, v0x1a7f1b0_0;  alias, 1 drivers
v0x1a7e0a0_0 .net "c", 0 0, v0x1a7f250_0;  alias, 1 drivers
v0x1a7e160_0 .net "d", 0 0, v0x1a7f390_0;  alias, 1 drivers
v0x1a7e220_0 .net "out_pos", 0 0, L_0x1a83400;  alias, 1 drivers
v0x1a7e2e0_0 .net "out_sop", 0 0, L_0x1a5a280;  alias, 1 drivers
v0x1a7e3a0_0 .net "pos0", 0 0, L_0x1a82c00;  1 drivers
v0x1a7e460_0 .net "pos1", 0 0, L_0x1a83140;  1 drivers
L_0x1a83400 .functor MUXZ 1, L_0x7fb95beb4018, L_0x1a82c00, L_0x1a832f0, C4<>;
S_0x1a7e5e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a26320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a7f110_0 .var "a", 0 0;
v0x1a7f1b0_0 .var "b", 0 0;
v0x1a7f250_0 .var "c", 0 0;
v0x1a7f2f0_0 .net "clk", 0 0, v0x1a81be0_0;  1 drivers
v0x1a7f390_0 .var "d", 0 0;
v0x1a7f480_0 .var/2u "fail", 0 0;
v0x1a7f520_0 .var/2u "fail1", 0 0;
v0x1a7f5c0_0 .net "tb_match", 0 0, L_0x1a85070;  alias, 1 drivers
v0x1a7f660_0 .var "wavedrom_enable", 0 0;
v0x1a7f700_0 .var "wavedrom_title", 511 0;
E_0x1a395b0/0 .event negedge, v0x1a7f2f0_0;
E_0x1a395b0/1 .event posedge, v0x1a7f2f0_0;
E_0x1a395b0 .event/or E_0x1a395b0/0, E_0x1a395b0/1;
S_0x1a7e910 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a7e5e0;
 .timescale -12 -12;
v0x1a7eb50_0 .var/2s "i", 31 0;
E_0x1a39450 .event posedge, v0x1a7f2f0_0;
S_0x1a7ec50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a7e5e0;
 .timescale -12 -12;
v0x1a7ee50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a7ef30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a7e5e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a7f8e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a26320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a835b0 .functor AND 1, v0x1a7f250_0, v0x1a7f390_0, C4<1>, C4<1>;
L_0x1a83860 .functor NOT 1, v0x1a7f110_0, C4<0>, C4<0>, C4<0>;
L_0x1a838f0 .functor NOT 1, v0x1a7f1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a83a70 .functor AND 1, L_0x1a83860, L_0x1a838f0, C4<1>, C4<1>;
L_0x1a83bb0 .functor AND 1, L_0x1a83a70, v0x1a7f250_0, C4<1>, C4<1>;
L_0x1a83c70 .functor OR 1, L_0x1a835b0, L_0x1a83bb0, C4<0>, C4<0>;
L_0x1a83e10 .functor NOT 1, v0x1a7f1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a83e80 .functor OR 1, L_0x1a83e10, v0x1a7f390_0, C4<0>, C4<0>;
L_0x1a83f90 .functor AND 1, v0x1a7f250_0, L_0x1a83e80, C4<1>, C4<1>;
L_0x1a84050 .functor NOT 1, v0x1a7f110_0, C4<0>, C4<0>, C4<0>;
L_0x1a84230 .functor OR 1, L_0x1a84050, v0x1a7f1b0_0, C4<0>, C4<0>;
L_0x1a842a0 .functor AND 1, L_0x1a83f90, L_0x1a84230, C4<1>, C4<1>;
L_0x1a84420 .functor NOT 1, v0x1a7f1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a84490 .functor OR 1, L_0x1a84420, v0x1a7f390_0, C4<0>, C4<0>;
L_0x1a843b0 .functor AND 1, v0x1a7f250_0, L_0x1a84490, C4<1>, C4<1>;
L_0x1a84620 .functor NOT 1, v0x1a7f110_0, C4<0>, C4<0>, C4<0>;
L_0x1a84720 .functor OR 1, L_0x1a84620, v0x1a7f390_0, C4<0>, C4<0>;
L_0x1a847e0 .functor AND 1, L_0x1a843b0, L_0x1a84720, C4<1>, C4<1>;
L_0x1a84990 .functor XNOR 1, L_0x1a842a0, L_0x1a847e0, C4<0>, C4<0>;
v0x1a7faa0_0 .net *"_ivl_12", 0 0, L_0x1a83e10;  1 drivers
v0x1a7fb80_0 .net *"_ivl_14", 0 0, L_0x1a83e80;  1 drivers
v0x1a7fc60_0 .net *"_ivl_16", 0 0, L_0x1a83f90;  1 drivers
v0x1a7fd50_0 .net *"_ivl_18", 0 0, L_0x1a84050;  1 drivers
v0x1a7fe30_0 .net *"_ivl_2", 0 0, L_0x1a83860;  1 drivers
v0x1a7ff60_0 .net *"_ivl_20", 0 0, L_0x1a84230;  1 drivers
v0x1a80040_0 .net *"_ivl_24", 0 0, L_0x1a84420;  1 drivers
v0x1a80120_0 .net *"_ivl_26", 0 0, L_0x1a84490;  1 drivers
v0x1a80200_0 .net *"_ivl_28", 0 0, L_0x1a843b0;  1 drivers
v0x1a80370_0 .net *"_ivl_30", 0 0, L_0x1a84620;  1 drivers
v0x1a80450_0 .net *"_ivl_32", 0 0, L_0x1a84720;  1 drivers
v0x1a80530_0 .net *"_ivl_36", 0 0, L_0x1a84990;  1 drivers
L_0x7fb95beb4060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a805f0_0 .net *"_ivl_38", 0 0, L_0x7fb95beb4060;  1 drivers
v0x1a806d0_0 .net *"_ivl_4", 0 0, L_0x1a838f0;  1 drivers
v0x1a807b0_0 .net *"_ivl_6", 0 0, L_0x1a83a70;  1 drivers
v0x1a80890_0 .net "a", 0 0, v0x1a7f110_0;  alias, 1 drivers
v0x1a80930_0 .net "and_cd", 0 0, L_0x1a835b0;  1 drivers
v0x1a80b00_0 .net "and_not_ab_c", 0 0, L_0x1a83bb0;  1 drivers
v0x1a80bc0_0 .net "b", 0 0, v0x1a7f1b0_0;  alias, 1 drivers
v0x1a80cb0_0 .net "c", 0 0, v0x1a7f250_0;  alias, 1 drivers
v0x1a80da0_0 .net "d", 0 0, v0x1a7f390_0;  alias, 1 drivers
v0x1a80e90_0 .net "out_pos", 0 0, L_0x1a84aa0;  alias, 1 drivers
v0x1a80f50_0 .net "out_sop", 0 0, L_0x1a83c70;  alias, 1 drivers
v0x1a81010_0 .net "pos0", 0 0, L_0x1a842a0;  1 drivers
v0x1a810d0_0 .net "pos1", 0 0, L_0x1a847e0;  1 drivers
L_0x1a84aa0 .functor MUXZ 1, L_0x7fb95beb4060, L_0x1a842a0, L_0x1a84990, C4<>;
S_0x1a81250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a26320;
 .timescale -12 -12;
E_0x1a229f0 .event anyedge, v0x1a82040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a82040_0;
    %nor/r;
    %assign/vec4 v0x1a82040_0, 0;
    %wait E_0x1a229f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a7e5e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7f480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7f520_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a7e5e0;
T_4 ;
    %wait E_0x1a395b0;
    %load/vec4 v0x1a7f5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a7f480_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a7e5e0;
T_5 ;
    %wait E_0x1a39450;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
    %wait E_0x1a39450;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
    %wait E_0x1a39450;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
    %wait E_0x1a39450;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
    %wait E_0x1a39450;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
    %wait E_0x1a39450;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
    %wait E_0x1a39450;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
    %wait E_0x1a39450;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
    %wait E_0x1a39450;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
    %wait E_0x1a39450;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
    %wait E_0x1a39450;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
    %wait E_0x1a39450;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
    %wait E_0x1a39450;
    %load/vec4 v0x1a7f480_0;
    %store/vec4 v0x1a7f520_0, 0, 1;
    %fork t_1, S_0x1a7e910;
    %jmp t_0;
    .scope S_0x1a7e910;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a7eb50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a7eb50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a39450;
    %load/vec4 v0x1a7eb50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a7eb50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a7eb50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a7e5e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a395b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a7f390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a7f1b0_0, 0;
    %assign/vec4 v0x1a7f110_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a7f480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a7f520_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a26320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a81be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a82040_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a26320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a81be0_0;
    %inv;
    %store/vec4 v0x1a81be0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a26320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a7f2f0_0, v0x1a822c0_0, v0x1a81a00_0, v0x1a81aa0_0, v0x1a81b40_0, v0x1a81c80_0, v0x1a81f00_0, v0x1a81e60_0, v0x1a81dc0_0, v0x1a81d20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a26320;
T_9 ;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a26320;
T_10 ;
    %wait E_0x1a395b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a81fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a81fa0_0, 4, 32;
    %load/vec4 v0x1a821f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a81fa0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a81fa0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a81fa0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a81f00_0;
    %load/vec4 v0x1a81f00_0;
    %load/vec4 v0x1a81e60_0;
    %xor;
    %load/vec4 v0x1a81f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a81fa0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a81fa0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a81dc0_0;
    %load/vec4 v0x1a81dc0_0;
    %load/vec4 v0x1a81d20_0;
    %xor;
    %load/vec4 v0x1a81dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a81fa0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a81fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a81fa0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/ece241_2013_q2/iter0/response0/top_module.sv";
