// Seed: 986347515
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output uwire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_12 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd42,
    parameter id_14 = 32'd29,
    parameter id_15 = 32'd73,
    parameter id_23 = 32'd21,
    parameter id_6  = 32'd19
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    _id_23
);
  inout wire _id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire _id_15;
  inout wire _id_14;
  inout wire id_13;
  output wire id_12;
  output supply1 id_11;
  output logic [7:0] id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  inout wire _id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_13,
      id_4,
      id_3,
      id_13,
      id_17,
      id_3,
      id_4,
      id_13,
      id_20,
      id_4,
      id_19,
      id_2,
      id_13,
      id_12
  );
  input wire _id_1;
  wire id_24;
  assign id_11 = 1;
  always @(posedge -1);
  logic [id_1 : id_14] id_25;
  ;
  assign id_21 = id_8[id_23^id_15 : 1];
endmodule
