/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [8:0] _04_;
  reg [5:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [20:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [33:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [26:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [19:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [6:0] celloutsig_0_69z;
  wire [17:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [43:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [24:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[45] ? in_data[40] : in_data[65]);
  assign celloutsig_0_30z = !(celloutsig_0_22z[0] ? celloutsig_0_25z : celloutsig_0_3z);
  assign celloutsig_0_3z = !(celloutsig_0_2z[1] ? celloutsig_0_2z[2] : in_data[18]);
  assign celloutsig_0_4z = !(celloutsig_0_2z[1] ? in_data[67] : in_data[42]);
  assign celloutsig_0_5z = !(in_data[83] ? celloutsig_0_2z[0] : celloutsig_0_1z[0]);
  assign celloutsig_0_70z = !(celloutsig_0_69z[2] ? celloutsig_0_22z[1] : celloutsig_0_41z[0]);
  assign celloutsig_1_1z = !(in_data[172] ? in_data[155] : celloutsig_1_0z[3]);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? celloutsig_1_0z[4] : in_data[129]);
  assign celloutsig_1_3z = !(in_data[135] ? in_data[137] : celloutsig_1_2z);
  assign celloutsig_1_4z = !(celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_1_5z = !(celloutsig_1_0z[2] ? in_data[129] : celloutsig_1_2z);
  assign celloutsig_1_10z = !(celloutsig_1_7z[4] ? celloutsig_1_5z : celloutsig_1_0z[3]);
  assign celloutsig_0_8z = !(celloutsig_0_5z ? celloutsig_0_4z : celloutsig_0_4z);
  assign celloutsig_1_14z = !(celloutsig_1_9z[0] ? celloutsig_1_2z : _01_);
  assign celloutsig_1_15z = !(_02_ ? celloutsig_1_2z : celloutsig_1_9z[1]);
  assign celloutsig_1_16z = !(celloutsig_1_5z ? celloutsig_1_6z[2] : celloutsig_1_9z[1]);
  assign celloutsig_0_10z = !(celloutsig_0_7z[3] ? celloutsig_0_0z : celloutsig_0_9z[2]);
  assign celloutsig_0_13z = !(celloutsig_0_2z[4] ? celloutsig_0_10z : celloutsig_0_7z[1]);
  assign celloutsig_0_14z = !(in_data[90] ? celloutsig_0_6z[12] : celloutsig_0_13z);
  assign celloutsig_0_17z = !(celloutsig_0_6z[4] ? celloutsig_0_9z[31] : celloutsig_0_7z[11]);
  assign celloutsig_0_25z = !(celloutsig_0_5z ? celloutsig_0_17z : celloutsig_0_4z);
  assign celloutsig_0_27z = !(in_data[9] ? celloutsig_0_2z[4] : celloutsig_0_22z[1]);
  reg [6:0] _28_;
  always_ff @(posedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 7'h00;
    else _28_ <= { in_data[181:176], celloutsig_1_4z };
  assign { _03_[6:2], _01_, _00_ } = _28_;
  reg [8:0] _29_;
  always_ff @(posedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 9'h000;
    else _29_ <= { celloutsig_1_7z[2:1], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign { _04_[8:4], _02_, _04_[2:0] } = _29_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 6'h00;
    else _05_ <= { _03_[6:2], _01_ };
  assign celloutsig_0_37z = { celloutsig_0_26z[24:10], celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_18z } % { 1'h1, in_data[47:30], celloutsig_0_10z };
  assign celloutsig_0_41z = celloutsig_0_37z[15:6] % { 1'h1, celloutsig_0_9z[22:15], celloutsig_0_27z };
  assign celloutsig_0_6z = { celloutsig_0_2z[5:4], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z } % { 1'h1, in_data[94:78] };
  assign celloutsig_1_0z = in_data[191:187] % { 1'h1, in_data[143:140] };
  assign celloutsig_0_7z = { celloutsig_0_6z[17:1], celloutsig_0_0z } % { 1'h1, in_data[66:50] };
  assign celloutsig_1_6z = { celloutsig_1_0z[3:1], celloutsig_1_2z } % { 1'h1, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_0z } % { 1'h1, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, celloutsig_1_0z[2], celloutsig_1_4z };
  assign celloutsig_1_17z = { _04_[5:4], _02_, _04_[2:0], celloutsig_1_14z, celloutsig_1_1z } % { 1'h1, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_18z = _05_ % { 1'h1, celloutsig_1_17z[1], celloutsig_1_16z, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_5z, _04_[8:4], _02_, _04_[2:0], celloutsig_1_16z, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_6z[6], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z } % { 1'h1, celloutsig_0_6z[15:0], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[64:63], celloutsig_0_0z } % { 1'h1, in_data[7], in_data[0] };
  assign celloutsig_0_15z = in_data[46:26] % { 1'h1, celloutsig_0_6z[16:0], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_18z = { celloutsig_0_1z[2:1], celloutsig_0_13z } % { 1'h1, celloutsig_0_6z[11], celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_6z[15:1], celloutsig_0_3z, celloutsig_0_6z } % { 1'h1, celloutsig_0_9z[33:2], celloutsig_0_5z };
  assign celloutsig_0_21z = celloutsig_0_15z[18:2] % { 1'h1, celloutsig_0_15z[17:3], in_data[0] };
  assign celloutsig_0_22z = { celloutsig_0_15z[3:2], celloutsig_0_3z } % { 1'h1, celloutsig_0_9z[7], celloutsig_0_8z };
  assign celloutsig_0_2z = { in_data[29:25], celloutsig_0_0z } % { 1'h1, in_data[31:27] };
  assign celloutsig_0_26z = { celloutsig_0_21z[10:9], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_15z } % { 1'h1, in_data[88:64], celloutsig_0_5z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_69z = 7'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_69z = celloutsig_0_19z[8:2];
  assign _03_[1:0] = { _01_, _00_ };
  assign _04_[3] = _02_;
  assign { out_data[133:128], out_data[120:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
