<?xml version="1.0" encoding="UTF-8"?>
<model fullName="Add_Frame" name="Add_Frame" subtype="Subsystem" synthesizable="true" type="SubSystem" checksum="2709407376" modelLocation="E:\FPGA\SOC\Quartus\quartus\dsp_builder\design\VIP_LIB\Add_Frame\Add_Frame.slx" modelDate="2015-02-27"><clockdomain export="false" name="Clock" InitialClockValue="1" Period="7.499999999999999 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="5" Reset="aclr" ResetType="ACTIVE_HIGH" ClockName="Clock"/><block><system fullName="Add_Frame/Add Frame Module" name="Add_Frame_Add_Frame_Module" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="sop" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eop" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="addr" index="3" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="write" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="writedata" index="5" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid" index="6" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_out" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="7.499999999999999 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="5" Reset="aclr" ResetType="ACTIVE_HIGH" ClockName="Clock"/><block><libraryBlock fullName="Add_Frame/Add Frame Module/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/sop" name="sop" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/eop" name="eop" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/addr" name="addr" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="3"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/write" name="write" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/writedata" name="writedata" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="32"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/valid" name="valid" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><system fullName="Add_Frame/Add Frame Module/CTRL_DECODER" name="Add_Frame_Add_Frame_Module_CTRL_DECODER" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="sop" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="valid" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="width" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="height" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="7.499999999999999 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="5" Reset="aclr" ResetType="ACTIVE_HIGH" ClockName="Clock"/><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/data" name="data" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/sop" name="sop" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/valid" name="valid" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Concatenation1" name="Bus_Concatenation1" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="4"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Concatenation2" name="Bus_Concatenation2" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="8"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Concatenation3" name="Bus_Concatenation3" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="12"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Concatenation4" name="Bus_Concatenation4" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="4"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Concatenation5" name="Bus_Concatenation5" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="8"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Concatenation6" name="Bus_Concatenation6" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="4"/><generic name="widtha" value="12"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Conversion1" name="Bus_Conversion1" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="24"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Conversion2" name="Bus_Conversion2" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="8"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="16"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Conversion3" name="Bus_Conversion3" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="16"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="8"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Conversion4" name="Bus_Conversion4" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="24"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Conversion5" name="Bus_Conversion5" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="8"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="16"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Conversion6" name="Bus_Conversion6" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="16"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="8"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Conversion7" name="Bus_Conversion7" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="24"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Conversion8" name="Bus_Conversion8" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="8"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="16"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Bus Conversion9" name="Bus_Conversion9" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="16"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="4"/><generic name="width_inl" value="8"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="3"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="010"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Counter" name="Counter" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="ndirection" value="1"/><generic name="use_sload" value="0"/><generic name="svalue" value="1"/><generic name="width" value="3"/><generic name="use_cnt_ena" value="1"/><generic name="use_sclr" value="1"/><generic name="modulus" value="-1"/><generic name="use_ena" value="0"/><generic name="use_sset" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Decoder" name="Decoder" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="000000000000000000001111"/><generic name="pipeline" value="0"/><generic name="width" value="24"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Decoder1" name="Decoder1" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="000000000000000000000000"/><generic name="pipeline" value="0"/><generic name="width" value="24"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Decoder2" name="Decoder2" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="000000000000000000000000"/><generic name="pipeline" value="0"/><generic name="width" value="24"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="16"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0000000000000000"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="1"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="0"/><generic name="BitPattern" value="1"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="16"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0000000000000000"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="24"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="0"/><generic name="BitPattern" value="000000000000000000000001"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Delay4" name="Delay4" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="24"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="0"/><generic name="BitPattern" value="000000000000000000000001"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="24"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="0"/><generic name="BitPattern" value="000000000000000000000001"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/If Statement" name="If_Statement" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="(a&lt;b)"/><generic name="signed" value="0"/><generic name="width" value="3"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltOR"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Logical Bit Operator2" name="Logical_Bit_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Logical Bit Operator3" name="Logical_Bit_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="1"/><generic name="LogicalOp" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Logical Bit Operator4" name="Logical_Bit_Operator4" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/width" name="width" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/CTRL_DECODER/height" name="height" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="16"/></libraryBlock></block><signal name="Bus_Concatenation1_output_Bus_Concatenation2_a" type="wire"><src block="Bus_Concatenation1" port="output"/><dst block="Bus_Concatenation2" port="a"/></signal><signal name="Bus_Concatenation2_output_Bus_Concatenation3_a" type="wire"><src block="Bus_Concatenation2" port="output"/><dst block="Bus_Concatenation3" port="a"/></signal><signal name="Bus_Concatenation4_output_Bus_Concatenation5_a" type="wire"><src block="Bus_Concatenation4" port="output"/><dst block="Bus_Concatenation5" port="a"/></signal><signal name="Bus_Concatenation5_output_Bus_Concatenation6_a" type="wire"><src block="Bus_Concatenation5" port="output"/><dst block="Bus_Concatenation6" port="a"/></signal><signal name="Bus_Conversion1_output_Bus_Concatenation1_a" type="wire"><src block="Bus_Conversion1" port="output"/><dst block="Bus_Concatenation1" port="a"/></signal><signal name="Bus_Conversion2_output_Bus_Concatenation1_b" type="wire"><src block="Bus_Conversion2" port="output"/><dst block="Bus_Concatenation1" port="b"/></signal><signal name="Bus_Conversion3_output_Bus_Concatenation2_b" type="wire"><src block="Bus_Conversion3" port="output"/><dst block="Bus_Concatenation2" port="b"/></signal><signal name="Bus_Conversion4_output_Bus_Concatenation3_b" type="wire"><src block="Bus_Conversion4" port="output"/><dst block="Bus_Concatenation3" port="b"/></signal><signal name="Bus_Conversion5_output_Bus_Concatenation4_a" type="wire"><src block="Bus_Conversion5" port="output"/><dst block="Bus_Concatenation4" port="a"/></signal><signal name="Bus_Conversion6_output_Bus_Concatenation4_b" type="wire"><src block="Bus_Conversion6" port="output"/><dst block="Bus_Concatenation4" port="b"/></signal><signal name="Bus_Conversion7_output_Bus_Concatenation5_b" type="wire"><src block="Bus_Conversion7" port="output"/><dst block="Bus_Concatenation5" port="b"/></signal><signal name="Bus_Conversion8_output_Bus_Concatenation6_b" type="wire"><src block="Bus_Conversion8" port="output"/><dst block="Bus_Concatenation6" port="b"/></signal><signal name="data_output_Decoder_data" type="wire"><src block="data" port="output"/><dst block="Decoder" port="data"/></signal><signal name="Bus_Concatenation3_output_Delay_input" type="wire"><src block="Bus_Concatenation3" port="output"/><dst block="Delay" port="input"/></signal><signal name="Bus_Concatenation6_output_Delay2_input" type="wire"><src block="Bus_Concatenation6" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay3_output_Bus_Conversion1_input" type="wire"><src block="Delay3" port="output"/><dst block="Bus_Conversion1" port="input"/></signal><signal name="Delay3_output_Bus_Conversion2_input" type="wire"><src block="Delay3" port="output"/><dst block="Bus_Conversion2" port="input"/></signal><signal name="Delay3_output_Bus_Conversion3_input" type="wire"><src block="Delay3" port="output"/><dst block="Bus_Conversion3" port="input"/></signal><signal name="Delay4_output_Delay3_input" type="wire"><src block="Delay4" port="output"/><dst block="Delay3" port="input"/></signal><signal name="Delay4_output_Bus_Conversion4_input" type="wire"><src block="Delay4" port="output"/><dst block="Bus_Conversion4" port="input"/></signal><signal name="Delay4_output_Bus_Conversion5_input" type="wire"><src block="Delay4" port="output"/><dst block="Bus_Conversion5" port="input"/></signal><signal name="Delay4_output_Bus_Conversion6_input" type="wire"><src block="Delay4" port="output"/><dst block="Bus_Conversion6" port="input"/></signal><signal name="data_output_Delay5_input" type="wire"><src block="data" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay5_output_Delay4_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay4" port="input"/></signal><signal name="Delay5_output_Bus_Conversion7_input" type="wire"><src block="Delay5" port="output"/><dst block="Bus_Conversion7" port="input"/></signal><signal name="Delay5_output_Bus_Conversion8_input" type="wire"><src block="Delay5" port="output"/><dst block="Bus_Conversion8" port="input"/></signal><signal name="Delay5_output_Bus_Conversion9_input" type="wire"><src block="Delay5" port="output"/><dst block="Bus_Conversion9" port="input"/></signal><signal name="data_output_Decoder1_data" type="wire"><src block="data" port="output"/><dst block="Decoder1" port="data"/></signal><signal name="data_output_Decoder2_data" type="wire"><src block="data" port="output"/><dst block="Decoder2" port="data"/></signal><signal name="Constant2_output_If_Statement_a" type="wire"><src block="Constant2" port="output"/><dst block="If_Statement" port="a"/></signal><signal name="Counter_q_If_Statement_b" type="wire"><src block="Counter" port="q"/><dst block="If_Statement" port="b"/></signal><signal name="Decoder_dec_Logical_Bit_Operator_data0" type="wire"><src block="Decoder" port="dec"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="sop_output_Logical_Bit_Operator_data1" type="wire"><src block="sop" port="output"/><dst block="Logical_Bit_Operator" port="data1"/></signal><signal name="Logical_Bit_Operator_result_Delay1_input" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Delay1" port="input"/></signal><signal name="Logical_Bit_Operator_result_Logical_Bit_Operator1_data0" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="If_Statement_true_Logical_Bit_Operator1_data1" type="wire"><src block="If_Statement" port="true"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator1_result_Delay1_ena" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Delay1" port="ena"/></signal><signal name="sop_output_Logical_Bit_Operator2_data0" type="wire"><src block="sop" port="output"/><dst block="Logical_Bit_Operator2" port="data0"/></signal><signal name="Decoder1_dec_Logical_Bit_Operator2_data1" type="wire"><src block="Decoder1" port="dec"/><dst block="Logical_Bit_Operator2" port="data1"/></signal><signal name="Logical_Bit_Operator2_result_Delay_ena" type="wire"><src block="Logical_Bit_Operator2" port="result"/><dst block="Delay" port="ena"/></signal><signal name="Delay1_output_Logical_Bit_Operator3_data0" type="wire"><src block="Delay1" port="output"/><dst block="Logical_Bit_Operator3" port="data0"/></signal><signal name="Logical_Bit_Operator3_result_Counter_sclr" type="wire"><src block="Logical_Bit_Operator3" port="result"/><dst block="Counter" port="sclr"/></signal><signal name="sop_output_Logical_Bit_Operator4_data0" type="wire"><src block="sop" port="output"/><dst block="Logical_Bit_Operator4" port="data0"/></signal><signal name="Decoder2_dec_Logical_Bit_Operator4_data1" type="wire"><src block="Decoder2" port="dec"/><dst block="Logical_Bit_Operator4" port="data1"/></signal><signal name="Logical_Bit_Operator4_result_Delay2_ena" type="wire"><src block="Logical_Bit_Operator4" port="result"/><dst block="Delay2" port="ena"/></signal><signal name="Delay1_output_Logical_Bit_Operator5_data0" type="wire"><src block="Delay1" port="output"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="valid_output_Logical_Bit_Operator5_data1" type="wire"><src block="valid" port="output"/><dst block="Logical_Bit_Operator5" port="data1"/></signal><signal name="Logical_Bit_Operator5_result_Counter_cnt_ena" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="Counter" port="cnt_ena"/></signal><signal name="Logical_Bit_Operator5_result_Delay3_ena" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="Delay3" port="ena"/></signal><signal name="Logical_Bit_Operator5_result_Delay4_ena" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="Delay4" port="ena"/></signal><signal name="Logical_Bit_Operator5_result_Delay5_ena" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="Delay5" port="ena"/></signal><signal name="Delay_output_width_input" type="wire"><src block="Delay" port="output"/><dst block="width" port="input"/></signal><signal name="Delay2_output_height_input" type="wire"><src block="Delay2" port="output"/><dst block="height" port="input"/></signal></system></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000000000000001"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Constant10" name="Constant10" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000001111111100000000"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Constant11" name="Constant11" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="111111110000000000000000"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000000000"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000001111"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000000000"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000000000000001"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="111111111111111111111111"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="0000000000000001"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Constant9" name="Constant9" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000011111111"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Counter" name="Counter" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="ndirection" value="1"/><generic name="use_sload" value="0"/><generic name="svalue" value="1"/><generic name="width" value="16"/><generic name="use_cnt_ena" value="1"/><generic name="use_sclr" value="1"/><generic name="modulus" value="-1"/><generic name="use_ena" value="0"/><generic name="use_sset" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Counter1" name="Counter1" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="ndirection" value="1"/><generic name="use_sload" value="0"/><generic name="svalue" value="1"/><generic name="width" value="16"/><generic name="use_cnt_ena" value="1"/><generic name="use_sclr" value="1"/><generic name="modulus" value="-1"/><generic name="use_ena" value="0"/><generic name="use_sset" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="1"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="width" value="1"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="0"/><generic name="BitPattern" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="width" value="1"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="0"/><generic name="BitPattern" value="0"/></libraryBlock></block><block><system fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER" name="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="addr" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="write" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="writedata" index="2" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="sop" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data" index="4" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="enble" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="vertex_col" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="vertex_row" index="2" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="width" index="3" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="height" index="4" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="color" index="5" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="7.499999999999999 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="5" Reset="aclr" ResetType="ACTIVE_HIGH" ClockName="Clock"/><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/addr" name="addr" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="3"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/write" name="write" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/writedata" name="writedata" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="32"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/sop" name="sop" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/data" name="data" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Bus Conversion1" name="Bus_Conversion1" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="1"/><generic name="width_inl" value="32"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Bus Conversion2" name="Bus_Conversion2" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="16"/><generic name="width_inl" value="32"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Bus Conversion3" name="Bus_Conversion3" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="16"/><generic name="width_inl" value="32"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Bus Conversion4" name="Bus_Conversion4" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="16"/><generic name="width_inl" value="32"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Bus Conversion5" name="Bus_Conversion5" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="3"/><generic name="width_inl" value="32"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Bus Conversion8" name="Bus_Conversion8" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="16"/><generic name="width_inl" value="32"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Decoder" name="Decoder" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="001"/><generic name="pipeline" value="1"/><generic name="width" value="3"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Decoder1" name="Decoder1" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="000000000000000000001111"/><generic name="pipeline" value="0"/><generic name="width" value="24"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Decoder10" name="Decoder10" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="110"/><generic name="pipeline" value="1"/><generic name="width" value="3"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Decoder11" name="Decoder11" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="000000000000000000001111"/><generic name="pipeline" value="0"/><generic name="width" value="24"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Decoder2" name="Decoder2" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="010"/><generic name="pipeline" value="1"/><generic name="width" value="3"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Decoder3" name="Decoder3" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="000000000000000000001111"/><generic name="pipeline" value="0"/><generic name="width" value="24"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Decoder4" name="Decoder4" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="011"/><generic name="pipeline" value="1"/><generic name="width" value="3"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Decoder5" name="Decoder5" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="000000000000000000001111"/><generic name="pipeline" value="0"/><generic name="width" value="24"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Decoder6" name="Decoder6" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="100"/><generic name="pipeline" value="1"/><generic name="width" value="3"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Decoder7" name="Decoder7" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="000000000000000000001111"/><generic name="pipeline" value="0"/><generic name="width" value="24"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Decoder8" name="Decoder8" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="101"/><generic name="pipeline" value="1"/><generic name="width" value="3"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Decoder9" name="Decoder9" subtype="com.altera.dspbuilder.blockset.gatecontrol.Decoder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_decoder"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="dec" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="decode" value="000000000000000000001111"/><generic name="pipeline" value="0"/><generic name="width" value="24"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="16"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0000000000001010"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="16"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0000000000001010"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Delay11" name="Delay11" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="16"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0000000000001010"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Delay12" name="Delay12" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="3"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="000"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="16"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0000000000001010"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="3"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="000"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Delay4" name="Delay4" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="1"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="1"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="16"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0000000000001010"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Delay7" name="Delay7" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="16"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0000000000001010"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Delay8" name="Delay8" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="16"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0000000000001010"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="width" value="16"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0000000000001010"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Logical Bit Operator10" name="Logical_Bit_Operator10" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Logical Bit Operator11" name="Logical_Bit_Operator11" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Logical Bit Operator12" name="Logical_Bit_Operator12" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Logical Bit Operator2" name="Logical_Bit_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Logical Bit Operator3" name="Logical_Bit_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Logical Bit Operator4" name="Logical_Bit_Operator4" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Logical Bit Operator6" name="Logical_Bit_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Logical Bit Operator7" name="Logical_Bit_Operator7" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Logical Bit Operator8" name="Logical_Bit_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/Logical Bit Operator9" name="Logical_Bit_Operator9" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/enble" name="enble" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/vertex_col" name="vertex_col" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/vertex_row" name="vertex_row" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/width" name="width" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/height" name="height" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/FRAME_PARAMETER/color" name="color" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="3"/></libraryBlock></block><signal name="writedata_output_Bus_Conversion1_input" type="wire"><src block="writedata" port="output"/><dst block="Bus_Conversion1" port="input"/></signal><signal name="writedata_output_Bus_Conversion2_input" type="wire"><src block="writedata" port="output"/><dst block="Bus_Conversion2" port="input"/></signal><signal name="writedata_output_Bus_Conversion3_input" type="wire"><src block="writedata" port="output"/><dst block="Bus_Conversion3" port="input"/></signal><signal name="writedata_output_Bus_Conversion4_input" type="wire"><src block="writedata" port="output"/><dst block="Bus_Conversion4" port="input"/></signal><signal name="writedata_output_Bus_Conversion5_input" type="wire"><src block="writedata" port="output"/><dst block="Bus_Conversion5" port="input"/></signal><signal name="writedata_output_Bus_Conversion8_input" type="wire"><src block="writedata" port="output"/><dst block="Bus_Conversion8" port="input"/></signal><signal name="addr_output_Decoder_data" type="wire"><src block="addr" port="output"/><dst block="Decoder" port="data"/></signal><signal name="addr_output_Decoder10_data" type="wire"><src block="addr" port="output"/><dst block="Decoder10" port="data"/></signal><signal name="addr_output_Decoder2_data" type="wire"><src block="addr" port="output"/><dst block="Decoder2" port="data"/></signal><signal name="addr_output_Decoder4_data" type="wire"><src block="addr" port="output"/><dst block="Decoder4" port="data"/></signal><signal name="addr_output_Decoder6_data" type="wire"><src block="addr" port="output"/><dst block="Decoder6" port="data"/></signal><signal name="addr_output_Decoder8_data" type="wire"><src block="addr" port="output"/><dst block="Decoder8" port="data"/></signal><signal name="Bus_Conversion4_output_Delay1_input" type="wire"><src block="Bus_Conversion4" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Bus_Conversion8_output_Delay10_input" type="wire"><src block="Bus_Conversion8" port="output"/><dst block="Delay10" port="input"/></signal><signal name="Delay10_output_Delay11_input" type="wire"><src block="Delay10" port="output"/><dst block="Delay11" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Bus_Conversion5_output_Delay3_input" type="wire"><src block="Bus_Conversion5" port="output"/><dst block="Delay3" port="input"/></signal><signal name="Delay3_output_Delay12_input" type="wire"><src block="Delay3" port="output"/><dst block="Delay12" port="input"/></signal><signal name="Bus_Conversion1_output_Delay4_input" type="wire"><src block="Bus_Conversion1" port="output"/><dst block="Delay4" port="input"/></signal><signal name="Delay4_output_Delay5_input" type="wire"><src block="Delay4" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Bus_Conversion2_output_Delay6_input" type="wire"><src block="Bus_Conversion2" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay6_output_Delay7_input" type="wire"><src block="Delay6" port="output"/><dst block="Delay7" port="input"/></signal><signal name="Bus_Conversion3_output_Delay8_input" type="wire"><src block="Bus_Conversion3" port="output"/><dst block="Delay8" port="input"/></signal><signal name="Delay8_output_Delay9_input" type="wire"><src block="Delay8" port="output"/><dst block="Delay9" port="input"/></signal><signal name="data_output_Decoder9_data" type="wire"><src block="data" port="output"/><dst block="Decoder9" port="data"/></signal><signal name="data_output_Decoder11_data" type="wire"><src block="data" port="output"/><dst block="Decoder11" port="data"/></signal><signal name="data_output_Decoder5_data" type="wire"><src block="data" port="output"/><dst block="Decoder5" port="data"/></signal><signal name="data_output_Decoder1_data" type="wire"><src block="data" port="output"/><dst block="Decoder1" port="data"/></signal><signal name="data_output_Decoder7_data" type="wire"><src block="data" port="output"/><dst block="Decoder7" port="data"/></signal><signal name="data_output_Decoder3_data" type="wire"><src block="data" port="output"/><dst block="Decoder3" port="data"/></signal><signal name="Decoder_dec_Logical_Bit_Operator1_data0" type="wire"><src block="Decoder" port="dec"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="write_output_Logical_Bit_Operator1_data1" type="wire"><src block="write" port="output"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator1_result_Delay4_ena" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Delay4" port="ena"/></signal><signal name="sop_output_Logical_Bit_Operator10_data0" type="wire"><src block="sop" port="output"/><dst block="Logical_Bit_Operator10" port="data0"/></signal><signal name="Decoder9_dec_Logical_Bit_Operator10_data1" type="wire"><src block="Decoder9" port="dec"/><dst block="Logical_Bit_Operator10" port="data1"/></signal><signal name="Logical_Bit_Operator10_result_Delay2_ena" type="wire"><src block="Logical_Bit_Operator10" port="result"/><dst block="Delay2" port="ena"/></signal><signal name="sop_output_Logical_Bit_Operator11_data0" type="wire"><src block="sop" port="output"/><dst block="Logical_Bit_Operator11" port="data0"/></signal><signal name="Decoder11_dec_Logical_Bit_Operator11_data1" type="wire"><src block="Decoder11" port="dec"/><dst block="Logical_Bit_Operator11" port="data1"/></signal><signal name="Logical_Bit_Operator11_result_Delay12_ena" type="wire"><src block="Logical_Bit_Operator11" port="result"/><dst block="Delay12" port="ena"/></signal><signal name="Decoder10_dec_Logical_Bit_Operator12_data0" type="wire"><src block="Decoder10" port="dec"/><dst block="Logical_Bit_Operator12" port="data0"/></signal><signal name="write_output_Logical_Bit_Operator12_data1" type="wire"><src block="write" port="output"/><dst block="Logical_Bit_Operator12" port="data1"/></signal><signal name="Logical_Bit_Operator12_result_Delay3_ena" type="wire"><src block="Logical_Bit_Operator12" port="result"/><dst block="Delay3" port="ena"/></signal><signal name="Decoder8_dec_Logical_Bit_Operator2_data0" type="wire"><src block="Decoder8" port="dec"/><dst block="Logical_Bit_Operator2" port="data0"/></signal><signal name="write_output_Logical_Bit_Operator2_data1" type="wire"><src block="write" port="output"/><dst block="Logical_Bit_Operator2" port="data1"/></signal><signal name="Logical_Bit_Operator2_result_Delay1_ena" type="wire"><src block="Logical_Bit_Operator2" port="result"/><dst block="Delay1" port="ena"/></signal><signal name="sop_output_Logical_Bit_Operator3_data0" type="wire"><src block="sop" port="output"/><dst block="Logical_Bit_Operator3" port="data0"/></signal><signal name="Decoder1_dec_Logical_Bit_Operator3_data1" type="wire"><src block="Decoder1" port="dec"/><dst block="Logical_Bit_Operator3" port="data1"/></signal><signal name="Logical_Bit_Operator3_result_Delay5_ena" type="wire"><src block="Logical_Bit_Operator3" port="result"/><dst block="Delay5" port="ena"/></signal><signal name="Decoder2_dec_Logical_Bit_Operator4_data0" type="wire"><src block="Decoder2" port="dec"/><dst block="Logical_Bit_Operator4" port="data0"/></signal><signal name="write_output_Logical_Bit_Operator4_data1" type="wire"><src block="write" port="output"/><dst block="Logical_Bit_Operator4" port="data1"/></signal><signal name="Logical_Bit_Operator4_result_Delay6_ena" type="wire"><src block="Logical_Bit_Operator4" port="result"/><dst block="Delay6" port="ena"/></signal><signal name="sop_output_Logical_Bit_Operator5_data0" type="wire"><src block="sop" port="output"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="Decoder3_dec_Logical_Bit_Operator5_data1" type="wire"><src block="Decoder3" port="dec"/><dst block="Logical_Bit_Operator5" port="data1"/></signal><signal name="Logical_Bit_Operator5_result_Delay7_ena" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="Delay7" port="ena"/></signal><signal name="Decoder4_dec_Logical_Bit_Operator6_data0" type="wire"><src block="Decoder4" port="dec"/><dst block="Logical_Bit_Operator6" port="data0"/></signal><signal name="write_output_Logical_Bit_Operator6_data1" type="wire"><src block="write" port="output"/><dst block="Logical_Bit_Operator6" port="data1"/></signal><signal name="Logical_Bit_Operator6_result_Delay8_ena" type="wire"><src block="Logical_Bit_Operator6" port="result"/><dst block="Delay8" port="ena"/></signal><signal name="sop_output_Logical_Bit_Operator7_data0" type="wire"><src block="sop" port="output"/><dst block="Logical_Bit_Operator7" port="data0"/></signal><signal name="Decoder5_dec_Logical_Bit_Operator7_data1" type="wire"><src block="Decoder5" port="dec"/><dst block="Logical_Bit_Operator7" port="data1"/></signal><signal name="Logical_Bit_Operator7_result_Delay9_ena" type="wire"><src block="Logical_Bit_Operator7" port="result"/><dst block="Delay9" port="ena"/></signal><signal name="Decoder6_dec_Logical_Bit_Operator8_data0" type="wire"><src block="Decoder6" port="dec"/><dst block="Logical_Bit_Operator8" port="data0"/></signal><signal name="write_output_Logical_Bit_Operator8_data1" type="wire"><src block="write" port="output"/><dst block="Logical_Bit_Operator8" port="data1"/></signal><signal name="Logical_Bit_Operator8_result_Delay10_ena" type="wire"><src block="Logical_Bit_Operator8" port="result"/><dst block="Delay10" port="ena"/></signal><signal name="sop_output_Logical_Bit_Operator9_data0" type="wire"><src block="sop" port="output"/><dst block="Logical_Bit_Operator9" port="data0"/></signal><signal name="Decoder7_dec_Logical_Bit_Operator9_data1" type="wire"><src block="Decoder7" port="dec"/><dst block="Logical_Bit_Operator9" port="data1"/></signal><signal name="Logical_Bit_Operator9_result_Delay11_ena" type="wire"><src block="Logical_Bit_Operator9" port="result"/><dst block="Delay11" port="ena"/></signal><signal name="Delay5_output_enble_input" type="wire"><src block="Delay5" port="output"/><dst block="enble" port="input"/></signal><signal name="Delay7_output_vertex_col_input" type="wire"><src block="Delay7" port="output"/><dst block="vertex_col" port="input"/></signal><signal name="Delay9_output_vertex_row_input" type="wire"><src block="Delay9" port="output"/><dst block="vertex_row" port="input"/></signal><signal name="Delay11_output_width_input" type="wire"><src block="Delay11" port="output"/><dst block="width" port="input"/></signal><signal name="Delay2_output_height_input" type="wire"><src block="Delay2" port="output"/><dst block="height" port="input"/></signal><signal name="Delay12_output_color_input" type="wire"><src block="Delay12" port="output"/><dst block="color" port="input"/></signal></system></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Frame Control" name="Frame_Control" subtype="com.altera.dspbuilder.blockset.statemachinefunctions.StateMachineEditor" synthesizable="true" type="LibraryBlock" entityName="FrameControl_import"><connectionPoint name="reset" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="ctrl_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="frame_in" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="state" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/If Statement" name="If_Statement" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="c" index="2" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="d" index="3" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="e" index="4" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="f" index="5" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="(((a>b) or (a=b)) and ((a&lt;c) or (a=c)) and (d=e)) or ((d>e) and (d&lt;f) and (a=b)) or ((d>e) and (d&lt;f) and (a=c)) or (((a>b) or (a=b)) and ((a&lt;c) or (a=c)) and (d=f))"/><generic name="signed" value="0"/><generic name="width" value="16"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="6"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/If Statement1" name="If_Statement1" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="c" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="(a=b) and (a /= c)"/><generic name="signed" value="0"/><generic name="width" value="24"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="3"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/If Statement2" name="If_Statement2" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="(a=b)"/><generic name="signed" value="0"/><generic name="width" value="16"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/If Statement3" name="If_Statement3" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="(a=b)"/><generic name="signed" value="0"/><generic name="width" value="16"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/If Statement4" name="If_Statement4" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="(a=b)"/><generic name="signed" value="0"/><generic name="width" value="16"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Logical Bit Operator2" name="Logical_Bit_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Logical Bit Operator3" name="Logical_Bit_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="1"/><generic name="LogicalOp" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Logical Bit Operator4" name="Logical_Bit_Operator4" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltOR"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="1"/><generic name="LogicalOp" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Logical Bit Operator6" name="Logical_Bit_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="3"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Logical Bit Operator7" name="Logical_Bit_Operator7" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Multiplexer1" name="Multiplexer1" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in2" index="3" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="use_one_hot_select_bus" value="1"/><generic name="pipeline" value="0"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Multiplexer2" name="Multiplexer2" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in2" index="3" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in3" index="4" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in4" index="5" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="use_one_hot_select_bus" value="0"/><generic name="pipeline" value="0"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="5"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="or_aclr_inputs" value="1"/><generic name="use_carry_port" value="0"/><generic name="ndirection" value="1"/><generic name="pipeline" value="0"/><generic name="width" value="16"/><generic name="Signed" value="0"/><generic name="use_carry_out_port" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Pipelined Adder1" name="Pipelined_Adder1" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="or_aclr_inputs" value="1"/><generic name="use_carry_port" value="0"/><generic name="ndirection" value="1"/><generic name="pipeline" value="0"/><generic name="width" value="16"/><generic name="Signed" value="0"/><generic name="use_carry_out_port" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Pipelined Adder2" name="Pipelined_Adder2" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="or_aclr_inputs" value="1"/><generic name="use_carry_port" value="0"/><generic name="ndirection" value="0"/><generic name="pipeline" value="0"/><generic name="width" value="16"/><generic name="Signed" value="0"/><generic name="use_carry_out_port" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Pipelined Adder3" name="Pipelined_Adder3" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="or_aclr_inputs" value="1"/><generic name="use_carry_port" value="0"/><generic name="ndirection" value="0"/><generic name="pipeline" value="0"/><generic name="width" value="16"/><generic name="Signed" value="0"/><generic name="use_carry_out_port" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Pipelined Adder4" name="Pipelined_Adder4" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="or_aclr_inputs" value="1"/><generic name="use_carry_port" value="0"/><generic name="ndirection" value="0"/><generic name="pipeline" value="0"/><generic name="width" value="16"/><generic name="Signed" value="0"/><generic name="use_carry_out_port" value="0"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/Single Pulse" name="Single_Pulse" subtype="com.altera.dspbuilder.blockset.gatecontrol.SinglePulse" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_single_pulse"><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="impulse_width" value="1"/><generic name="delay" value="1"/><generic name="signal_type" value="Step Down"/></libraryBlock></block><block><libraryBlock fullName="Add_Frame/Add Frame Module/data_out" name="data_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><signal name="sop_output_Add_Frame_Add_Frame_Module_CTRL_DECODER_sop" type="wire"><src block="sop" port="output"/><dst block="Add_Frame_Add_Frame_Module_CTRL_DECODER" port="sop"/></signal><signal name="valid_output_Add_Frame_Add_Frame_Module_CTRL_DECODER_valid" type="wire"><src block="valid" port="output"/><dst block="Add_Frame_Add_Frame_Module_CTRL_DECODER" port="valid"/></signal><signal name="Delay2_output_Delay1_sclr" type="wire"><src block="Delay2" port="output"/><dst block="Delay1" port="sclr"/></signal><signal name="Delay3_output_Delay1_input" type="wire"><src block="Delay3" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay3_output_Delay1_ena" type="wire"><src block="Delay3" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="addr_output_Add_Frame_Add_Frame_Module_FRAME_PARAMETER_addr" type="wire"><src block="addr" port="output"/><dst block="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" port="addr"/></signal><signal name="write_output_Add_Frame_Add_Frame_Module_FRAME_PARAMETER_write" type="wire"><src block="write" port="output"/><dst block="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" port="write"/></signal><signal name="writedata_output_Add_Frame_Add_Frame_Module_FRAME_PARAMETER_writedata" type="wire"><src block="writedata" port="output"/><dst block="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" port="writedata"/></signal><signal name="sop_output_Add_Frame_Add_Frame_Module_FRAME_PARAMETER_sop" type="wire"><src block="sop" port="output"/><dst block="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" port="sop"/></signal><signal name="data_in_output_Add_Frame_Add_Frame_Module_FRAME_PARAMETER_data" type="wire"><src block="data_in" port="output"/><dst block="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" port="data"/></signal><signal name="Delay1_output_Frame_Control_data_in" type="wire"><src block="Delay1" port="output"/><dst block="Frame_Control" port="data_in"/></signal><signal name="Counter_q_If_Statement_a" type="wire"><src block="Counter" port="q"/><dst block="If_Statement" port="a"/></signal><signal name="Add_Frame_Add_Frame_Module_FRAME_PARAMETER_vertex_col_If_Statement_b" type="wire"><src block="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" port="vertex_col"/><dst block="If_Statement" port="b"/></signal><signal name="Counter1_q_If_Statement_d" type="wire"><src block="Counter1" port="q"/><dst block="If_Statement" port="d"/></signal><signal name="Add_Frame_Add_Frame_Module_FRAME_PARAMETER_vertex_row_If_Statement_e" type="wire"><src block="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" port="vertex_row"/><dst block="If_Statement" port="e"/></signal><signal name="data_in_output_If_Statement1_a" type="wire"><src block="data_in" port="output"/><dst block="If_Statement1" port="a"/></signal><signal name="Constant3_output_If_Statement1_b" type="wire"><src block="Constant3" port="output"/><dst block="If_Statement1" port="b"/></signal><signal name="Constant4_output_If_Statement1_c" type="wire"><src block="Constant4" port="output"/><dst block="If_Statement1" port="c"/></signal><signal name="Counter_q_If_Statement2_b" type="wire"><src block="Counter" port="q"/><dst block="If_Statement2" port="b"/></signal><signal name="Counter_q_If_Statement3_b" type="wire"><src block="Counter" port="q"/><dst block="If_Statement3" port="b"/></signal><signal name="Counter1_q_If_Statement4_b" type="wire"><src block="Counter1" port="q"/><dst block="If_Statement4" port="b"/></signal><signal name="If_Statement1_true_Logical_Bit_Operator_data0" type="wire"><src block="If_Statement1" port="true"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="sop_output_Logical_Bit_Operator_data1" type="wire"><src block="sop" port="output"/><dst block="Logical_Bit_Operator" port="data1"/></signal><signal name="Logical_Bit_Operator_result_Delay3_input" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Delay3" port="input"/></signal><signal name="Delay1_output_Logical_Bit_Operator1_data0" type="wire"><src block="Delay1" port="output"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="valid_output_Logical_Bit_Operator1_data1" type="wire"><src block="valid" port="output"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator1_result_Counter_cnt_ena" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Counter" port="cnt_ena"/></signal><signal name="eop_output_Logical_Bit_Operator2_data0" type="wire"><src block="eop" port="output"/><dst block="Logical_Bit_Operator2" port="data0"/></signal><signal name="Delay1_output_Logical_Bit_Operator2_data1" type="wire"><src block="Delay1" port="output"/><dst block="Logical_Bit_Operator2" port="data1"/></signal><signal name="Logical_Bit_Operator2_result_Delay2_input" type="wire"><src block="Logical_Bit_Operator2" port="result"/><dst block="Delay2" port="input"/></signal><signal name="Delay1_output_Logical_Bit_Operator3_data0" type="wire"><src block="Delay1" port="output"/><dst block="Logical_Bit_Operator3" port="data0"/></signal><signal name="Logical_Bit_Operator3_result_Frame_Control_ctrl_in" type="wire"><src block="Logical_Bit_Operator3" port="result"/><dst block="Frame_Control" port="ctrl_in"/></signal><signal name="If_Statement4_true_Logical_Bit_Operator4_data0" type="wire"><src block="If_Statement4" port="true"/><dst block="Logical_Bit_Operator4" port="data0"/></signal><signal name="If_Statement3_true_Logical_Bit_Operator4_data1" type="wire"><src block="If_Statement3" port="true"/><dst block="Logical_Bit_Operator4" port="data1"/></signal><signal name="Logical_Bit_Operator4_result_Counter_sclr" type="wire"><src block="Logical_Bit_Operator4" port="result"/><dst block="Counter" port="sclr"/></signal><signal name="Delay1_output_Logical_Bit_Operator5_data0" type="wire"><src block="Delay1" port="output"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="Logical_Bit_Operator5_result_Counter1_sclr" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="Counter1" port="sclr"/></signal><signal name="Delay1_output_Logical_Bit_Operator6_data0" type="wire"><src block="Delay1" port="output"/><dst block="Logical_Bit_Operator6" port="data0"/></signal><signal name="If_Statement2_true_Logical_Bit_Operator6_data1" type="wire"><src block="If_Statement2" port="true"/><dst block="Logical_Bit_Operator6" port="data1"/></signal><signal name="valid_output_Logical_Bit_Operator6_data2" type="wire"><src block="valid" port="output"/><dst block="Logical_Bit_Operator6" port="data2"/></signal><signal name="Logical_Bit_Operator6_result_Counter1_cnt_ena" type="wire"><src block="Logical_Bit_Operator6" port="result"/><dst block="Counter1" port="cnt_ena"/></signal><signal name="Add_Frame_Add_Frame_Module_FRAME_PARAMETER_enble_Logical_Bit_Operator7_data0" type="wire"><src block="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" port="enble"/><dst block="Logical_Bit_Operator7" port="data0"/></signal><signal name="If_Statement_true_Logical_Bit_Operator7_data1" type="wire"><src block="If_Statement" port="true"/><dst block="Logical_Bit_Operator7" port="data1"/></signal><signal name="Logical_Bit_Operator7_result_Frame_Control_frame_in" type="wire"><src block="Logical_Bit_Operator7" port="result"/><dst block="Frame_Control" port="frame_in"/></signal><signal name="Frame_Control_state_Multiplexer1_sel" type="wire"><src block="Frame_Control" port="state"/><dst block="Multiplexer1" port="sel"/></signal><signal name="data_in_output_Multiplexer1_in0" type="wire"><src block="data_in" port="output"/><dst block="Multiplexer1" port="in0"/></signal><signal name="data_in_output_Multiplexer1_in1" type="wire"><src block="data_in" port="output"/><dst block="Multiplexer1" port="in1"/></signal><signal name="Multiplexer1_result_Add_Frame_Add_Frame_Module_CTRL_DECODER_data" type="wire"><src block="Multiplexer1" port="result"/><dst block="Add_Frame_Add_Frame_Module_CTRL_DECODER" port="data"/></signal><signal name="Add_Frame_Add_Frame_Module_FRAME_PARAMETER_color_Multiplexer2_sel" type="wire"><src block="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" port="color"/><dst block="Multiplexer2" port="sel"/></signal><signal name="Constant5_output_Multiplexer2_in0" type="wire"><src block="Constant5" port="output"/><dst block="Multiplexer2" port="in0"/></signal><signal name="Constant7_output_Multiplexer2_in1" type="wire"><src block="Constant7" port="output"/><dst block="Multiplexer2" port="in1"/></signal><signal name="Constant9_output_Multiplexer2_in2" type="wire"><src block="Constant9" port="output"/><dst block="Multiplexer2" port="in2"/></signal><signal name="Constant10_output_Multiplexer2_in3" type="wire"><src block="Constant10" port="output"/><dst block="Multiplexer2" port="in3"/></signal><signal name="Constant11_output_Multiplexer2_in4" type="wire"><src block="Constant11" port="output"/><dst block="Multiplexer2" port="in4"/></signal><signal name="Multiplexer2_result_Multiplexer1_in2" type="wire"><src block="Multiplexer2" port="result"/><dst block="Multiplexer1" port="in2"/></signal><signal name="Add_Frame_Add_Frame_Module_FRAME_PARAMETER_vertex_col_Pipelined_Adder_dataa" type="wire"><src block="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" port="vertex_col"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Add_Frame_Add_Frame_Module_FRAME_PARAMETER_width_Pipelined_Adder_datab" type="wire"><src block="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" port="width"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="Pipelined_Adder_result_If_Statement_c" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="If_Statement" port="c"/></signal><signal name="Add_Frame_Add_Frame_Module_FRAME_PARAMETER_vertex_row_Pipelined_Adder1_dataa" type="wire"><src block="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" port="vertex_row"/><dst block="Pipelined_Adder1" port="dataa"/></signal><signal name="Add_Frame_Add_Frame_Module_FRAME_PARAMETER_height_Pipelined_Adder1_datab" type="wire"><src block="Add_Frame_Add_Frame_Module_FRAME_PARAMETER" port="height"/><dst block="Pipelined_Adder1" port="datab"/></signal><signal name="Pipelined_Adder1_result_If_Statement_f" type="wire"><src block="Pipelined_Adder1" port="result"/><dst block="If_Statement" port="f"/></signal><signal name="Constant1_output_Pipelined_Adder2_datab" type="wire"><src block="Constant1" port="output"/><dst block="Pipelined_Adder2" port="datab"/></signal><signal name="Pipelined_Adder2_result_If_Statement2_a" type="wire"><src block="Pipelined_Adder2" port="result"/><dst block="If_Statement2" port="a"/></signal><signal name="Add_Frame_Add_Frame_Module_CTRL_DECODER_width_Pipelined_Adder3_dataa" type="wire"><src block="Add_Frame_Add_Frame_Module_CTRL_DECODER" port="width"/><dst block="Pipelined_Adder3" port="dataa"/></signal><signal name="Constant6_output_Pipelined_Adder3_datab" type="wire"><src block="Constant6" port="output"/><dst block="Pipelined_Adder3" port="datab"/></signal><signal name="Pipelined_Adder3_result_If_Statement3_a" type="wire"><src block="Pipelined_Adder3" port="result"/><dst block="If_Statement3" port="a"/></signal><signal name="Pipelined_Adder3_result_Pipelined_Adder2_dataa" type="wire"><src block="Pipelined_Adder3" port="result"/><dst block="Pipelined_Adder2" port="dataa"/></signal><signal name="Add_Frame_Add_Frame_Module_CTRL_DECODER_height_Pipelined_Adder4_dataa" type="wire"><src block="Add_Frame_Add_Frame_Module_CTRL_DECODER" port="height"/><dst block="Pipelined_Adder4" port="dataa"/></signal><signal name="Constant8_output_Pipelined_Adder4_datab" type="wire"><src block="Constant8" port="output"/><dst block="Pipelined_Adder4" port="datab"/></signal><signal name="Pipelined_Adder4_result_If_Statement4_a" type="wire"><src block="Pipelined_Adder4" port="result"/><dst block="If_Statement4" port="a"/></signal><signal name="Single_Pulse_result_Frame_Control_reset" type="wire"><src block="Single_Pulse" port="result"/><dst block="Frame_Control" port="reset"/></signal><signal name="Multiplexer1_result_data_out_input" type="wire"><src block="Multiplexer1" port="result"/><dst block="data_out" port="input"/></signal></system></block><block><interfaceBlock fullName="Add_Frame/Avalon-MM Slave" name="Avalon_MM_Slave" subtype="com.altera.dspbuilder.blockset.avalonmm.Slave" synthesizable="true" type="InterfaceBlock" entityName="avalon" isStart="false"><connectionPoint name="Avalon_MM_Slave_address" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="address" implicit="none"/><connectionPoint name="Avalon_MM_Slave_address_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="Avalon_MM_Slave_write" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="write" implicit="none"/><connectionPoint name="Avalon_MM_Slave_write_simulink" index="1" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="Avalon_MM_Slave_writedata" index="2" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="writedata" implicit="none"/><connectionPoint name="Avalon_MM_Slave_writedata_simulink" index="2" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="readWaitTime" value="0"/><generic name="addressAlignment" value="DYNAMIC"/><generic name="writeWaitTime" value="1"/><generic name="readLatency" value="0"/><ioFile portname="Avalon_MM_Slave_address" filename="Add%5FFrame_Avalon-MM+Slave_address.salt"/><ioFile portname="Avalon_MM_Slave_writedata" filename="Add%5FFrame_Avalon-MM+Slave_writedata.salt"/><ioFile portname="Avalon_MM_Slave_write" filename="Add%5FFrame_Avalon-MM+Slave_write.salt"/></interfaceBlock></block><block><interfaceBlock fullName="Add_Frame/Avalon-ST Sink" name="Avalon_ST_Sink" subtype="com.altera.dspbuilder.blockset.avalonst.Sink" synthesizable="true" type="InterfaceBlock" entityName="avalon_streaming" isStart="false"><connectionPoint name="Avalon_ST_Sink_data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="data" implicit="none"/><connectionPoint name="Avalon_ST_Sink_data_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Sink_valid" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="valid" implicit="none"/><connectionPoint name="Avalon_ST_Sink_valid_simulink" index="1" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Sink_ready" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="ready" implicit="none"/><connectionPoint name="Avalon_ST_Sink_ready_simulink" index="2" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Sink_startofpacket" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="startofpacket" implicit="none"/><connectionPoint name="Avalon_ST_Sink_startofpacket_simulink" index="3" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Sink_endofpacket" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="endofpacket" implicit="none"/><connectionPoint name="Avalon_ST_Sink_endofpacket_simulink" index="4" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="readyLatency" value="1"/><generic name="symbolsPerBeat" value="3"/><generic name="dataBitsPerSymbol" value="8"/><ioFile portname="Avalon_ST_Sink_data" filename="Add%5FFrame_Avalon-ST+Sink_data.salt"/><ioFile portname="Avalon_ST_Sink_endofpacket" filename="Add%5FFrame_Avalon-ST+Sink_endofpacket.salt"/><ioFile portname="Avalon_ST_Sink_valid" filename="Add%5FFrame_Avalon-ST+Sink_valid.salt"/><ioFile portname="Avalon_ST_Sink_ready" filename="Add%5FFrame_Avalon-ST+Sink_ready.capture"/><ioFile portname="Avalon_ST_Sink_startofpacket" filename="Add%5FFrame_Avalon-ST+Sink_startofpacket.salt"/></interfaceBlock></block><block><interfaceBlock fullName="Add_Frame/Avalon-ST Source" name="Avalon_ST_Source" subtype="com.altera.dspbuilder.blockset.avalonst.Source" synthesizable="true" type="InterfaceBlock" entityName="avalon_streaming" isStart="true"><connectionPoint name="Avalon_ST_Source_data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="data" implicit="none"/><connectionPoint name="Avalon_ST_Source_data_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Source_valid" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="valid" implicit="none"/><connectionPoint name="Avalon_ST_Source_valid_simulink" index="1" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Source_ready" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="ready" implicit="none"/><connectionPoint name="Avalon_ST_Source_ready_simulink" index="2" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Source_startofpacket" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="startofpacket" implicit="none"/><connectionPoint name="Avalon_ST_Source_startofpacket_simulink" index="3" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Source_endofpacket" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="endofpacket" implicit="none"/><connectionPoint name="Avalon_ST_Source_endofpacket_simulink" index="4" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="readyLatency" value="1"/><generic name="symbolsPerBeat" value="3"/><generic name="dataBitsPerSymbol" value="8"/><ioFile portname="Avalon_ST_Source_startofpacket" filename="Add%5FFrame_Avalon-ST+Source_startofpacket.capture"/><ioFile portname="Avalon_ST_Source_valid" filename="Add%5FFrame_Avalon-ST+Source_valid.capture"/><ioFile portname="Avalon_ST_Source_ready" filename="Add%5FFrame_Avalon-ST+Source_ready.salt"/><ioFile portname="Avalon_ST_Source_endofpacket" filename="Add%5FFrame_Avalon-ST+Source_endofpacket.capture"/><ioFile portname="Avalon_ST_Source_data" filename="Add%5FFrame_Avalon-ST+Source_data.capture"/></interfaceBlock></block><block><simulinkBlock fullName="Add_Frame/Clock" name="Clock_1" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="PhaseOffset" value="0"/><generic name="ResetLatency" value="0"/><generic name="ClockPeriodUnit" value="ns"/><generic name="ClockPeriod" value="7.5"/><generic name="ResetType" value="Active High"/><generic name="SimulationStartCycle" value="5"/><generic name="ResetRegisterCascadeDepth" value="0"/><generic name="SampleTime" value="1"/><generic name="Export" value="off"/><generic name="Reset" value="aclr"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Data Type Conversion" name="Data_Type_Conversion" subtype="DataTypeConversion" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="SaturateOnIntegerOverflow" value="off"/><generic name="RndMeth" value="Floor"/><generic name="LockScale" value="off"/><generic name="ConvertRealWorld" value="Real World Value (RWV)"/><generic name="OutMin" value="[]"/><generic name="OutMax" value="[]"/><generic name="OutDataTypeStr" value="boolean"/><generic name="SampleTime" value="-1"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/From&#xa;Workspace" name="From_Workspace" subtype="FromWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="VariableName" value="simin"/><generic name="ZeroCross" value="on"/><generic name="Interpolate" value="off"/><generic name="OutDataTypeStr" value="Inherit: auto"/><generic name="SampleTime" value="-1"/><generic name="OutputAfterFinalValue" value="Setting to zero"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/From&#xa;Workspace1" name="From_Workspace1" subtype="FromWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="VariableName" value="sop"/><generic name="ZeroCross" value="on"/><generic name="Interpolate" value="off"/><generic name="OutDataTypeStr" value="Inherit: auto"/><generic name="SampleTime" value="-1"/><generic name="OutputAfterFinalValue" value="Setting to zero"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/From&#xa;Workspace2" name="From_Workspace2" subtype="FromWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="VariableName" value="eop"/><generic name="ZeroCross" value="on"/><generic name="Interpolate" value="off"/><generic name="OutDataTypeStr" value="Inherit: auto"/><generic name="SampleTime" value="-1"/><generic name="OutputAfterFinalValue" value="Setting to zero"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/From&#xa;Workspace3" name="From_Workspace3" subtype="FromWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="VariableName" value="valid"/><generic name="ZeroCross" value="on"/><generic name="Interpolate" value="off"/><generic name="OutDataTypeStr" value="Inherit: auto"/><generic name="SampleTime" value="-1"/><generic name="OutputAfterFinalValue" value="Setting to zero"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Manual Switch1" name="Manual_Switch1" subtype="ManualSwitch" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in1" index="1" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="varsize" value="off"/><generic name="SampleTime" value="-1"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Manual Switch2" name="Manual_Switch2" subtype="ManualSwitch" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in1" index="1" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="varsize" value="off"/><generic name="SampleTime" value="-1"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Manual Switch3" name="Manual_Switch3" subtype="ManualSwitch" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in1" index="1" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="varsize" value="off"/><generic name="SampleTime" value="-1"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Manual Switch4" name="Manual_Switch4" subtype="ManualSwitch" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in1" index="1" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="varsize" value="off"/><generic name="SampleTime" value="-1"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Repeating&#xa;Sequence&#xa;Stair" name="Repeating_Sequence_Stair" subtype="SubSystem" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="LockScale" value="off"/><generic name="tsamp" value="-1"/><generic name="OutMin" value="[]"/><generic name="OutMax" value="[]"/><generic name="OutDataTypeStr" value="double"/><generic name="OutValues" value="[0 0 1 0 0 0 1 0 1].'"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Repeating&#xa;Sequence&#xa;Stair1" name="Repeating_Sequence_Stair1" subtype="SubSystem" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="LockScale" value="off"/><generic name="tsamp" value="-1"/><generic name="OutMin" value="[]"/><generic name="OutMax" value="[]"/><generic name="OutDataTypeStr" value="double"/><generic name="OutValues" value="[0 0 1 0 0 0 1 0 0 0].'"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Scope1" name="Scope1" subtype="Scope" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in1" index="1" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in2" index="2" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in3" index="3" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in4" index="4" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="Open" value="off"/><generic name="DataFormat" value="StructureWithTime"/><generic name="MaxDataPoints" value="5000"/><generic name="Location" value="5    48  1925  1039"/><generic name="SaveToWorkspace" value="off"/><generic name="TimeRange" value="auto"/><generic name="AxesTitles" value="Unsupported parameter type : struct"/><generic name="TickLabels" value="OneTimeTick"/><generic name="Decimation" value="1"/><generic name="SaveName" value="ScopeData1"/><generic name="ZoomMode" value="on"/><generic name="Grid" value="on"/><generic name="NumInputPorts" value="5"/><generic name="YMin" value="0~-5~-5~-5~-5"/><generic name="SampleInput" value="off"/><generic name="LimitDataPoints" value="on"/><generic name="SampleTime" value="0.5"/><generic name="YMax" value="255~5~5~5~5"/></simulinkBlock></block><block><system fullName="Add_Frame/Signal Builder" name="Add_Frame_Signal_Builder" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="write" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><block><simulinkBlock fullName="Add_Frame/Signal Builder/Demux" name="Demux" subtype="Demux" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="Outputs" value="1"/><generic name="BusSelectionMode" value="off"/><generic name="DisplayOption" value="none"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Signal Builder/FromWs" name="FromWs" subtype="FromWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="VariableName" value="tuvar"/><generic name="ZeroCross" value="on"/><generic name="Interpolate" value="on"/><generic name="OutDataTypeStr" value="Inherit: auto"/><generic name="SampleTime" value="0"/><generic name="OutputAfterFinalValue" value="Setting to zero"/></simulinkBlock></block><block><libraryBlock fullName="Add_Frame/Signal Builder/write" name="write" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="output" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="-1"/></libraryBlock></block><signal name="FromWs_out0_Demux_in0" type="wire"><src block="FromWs" port="out0"/><dst block="Demux" port="in0"/></signal><signal name="Demux_out0_write_input" type="wire"><src block="Demux" port="out0"/><dst block="write" port="input"/></signal></system></block><block><simulinkBlock fullName="Add_Frame/Signal Compiler" name="Signal_Compiler" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="DeviceName" value="AUTO"/><generic name="ExportDir" value="C:\Users\Given_Jiang\Documents"/><generic name="DeviceFamily" value="Cyclone V"/><generic name="EnableSignalTap" value="off"/><generic name="StpClock" value="Clock"/><generic name="UseBoardBlock" value="off"/><generic name="SignalTapDepth" value="128"/><generic name="StpUseDefaultClock" value="on"/><generic name="DisableEarlyHDLGeneration" value="off"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Step6" name="Step6" subtype="Step" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="ZeroCross" value="on"/><generic name="Time" value="1"/><generic name="Before" value="0"/><generic name="SampleTime" value="0"/><generic name="VectorParams1D" value="on"/><generic name="After" value="1"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/TestBench" name="TestBench" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><annotation name="knownblock" value="testbench"/><generic name="advancedMode" value="on"/><generic name="simdatafile" value="E:\FPGA\SOC\Quartus\quartus\dsp_builder\design\VIP_LIB\Add_Frame\tb_Add_Frame\Add_Frame.simdata.tcl"/><generic name="mismatchErrorLevel" value="Error"/><generic name="enable" value="on"/><generic name="maxDisplayErrors" value="10"/><generic name="modelSimGui" value="on"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/To Workspace" name="To_Workspace" subtype="ToWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="VariableName" value="simout"/><generic name="Decimation" value="1"/><generic name="FixptAsFi" value="off"/><generic name="MaxDataPoints" value="inf"/><generic name="SampleTime" value="-1"/><generic name="SaveFormat" value="Structure With Time"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Variable Integer Delay" name="Variable_Integer_Delay" subtype="Delay" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="RemoveProtectionDelayLength" value="off"/><generic name="DelayLength" value="5"/><generic name="DelayLengthUpperLimit" value="100"/><generic name="StateMustResolveToSignalObject" value="off"/><generic name="StateName" value="null"/><generic name="PreventDirectFeedthrough" value="off"/><generic name="InputProcessing" value="Elements as channels (sample based)"/><generic name="DelayLengthSource" value="Dialog"/><generic name="UseCircularBuffer" value="off"/><generic name="InitialCondition" value="0.0"/><generic name="InitialConditionSource" value="Dialog"/><generic name="DiagnosticForOutOfRangeDelayLength" value="None"/><generic name="SampleTime" value="-1"/><generic name="CodeGenStateStorageTypeQualifier" value="null"/><generic name="StateStorageClass" value="Auto"/><generic name="StateSignalObject" value="null"/><generic name="ExternalReset" value="None"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Variable Integer Delay1" name="Variable_Integer_Delay1" subtype="Delay" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="RemoveProtectionDelayLength" value="off"/><generic name="DelayLength" value="5"/><generic name="DelayLengthUpperLimit" value="100"/><generic name="StateMustResolveToSignalObject" value="off"/><generic name="StateName" value="null"/><generic name="PreventDirectFeedthrough" value="off"/><generic name="InputProcessing" value="Elements as channels (sample based)"/><generic name="DelayLengthSource" value="Dialog"/><generic name="UseCircularBuffer" value="off"/><generic name="InitialCondition" value="0.0"/><generic name="InitialConditionSource" value="Dialog"/><generic name="DiagnosticForOutOfRangeDelayLength" value="None"/><generic name="SampleTime" value="-1"/><generic name="CodeGenStateStorageTypeQualifier" value="null"/><generic name="StateStorageClass" value="Auto"/><generic name="StateSignalObject" value="null"/><generic name="ExternalReset" value="None"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Variable Integer Delay2" name="Variable_Integer_Delay2" subtype="Delay" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="RemoveProtectionDelayLength" value="off"/><generic name="DelayLength" value="5"/><generic name="DelayLengthUpperLimit" value="100"/><generic name="StateMustResolveToSignalObject" value="off"/><generic name="StateName" value="null"/><generic name="PreventDirectFeedthrough" value="off"/><generic name="InputProcessing" value="Elements as channels (sample based)"/><generic name="DelayLengthSource" value="Dialog"/><generic name="UseCircularBuffer" value="off"/><generic name="InitialCondition" value="0.0"/><generic name="InitialConditionSource" value="Dialog"/><generic name="DiagnosticForOutOfRangeDelayLength" value="None"/><generic name="SampleTime" value="-1"/><generic name="CodeGenStateStorageTypeQualifier" value="null"/><generic name="StateStorageClass" value="Auto"/><generic name="StateSignalObject" value="null"/><generic name="ExternalReset" value="None"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/Variable Integer Delay3" name="Variable_Integer_Delay3" subtype="Delay" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="RemoveProtectionDelayLength" value="off"/><generic name="DelayLength" value="5"/><generic name="DelayLengthUpperLimit" value="100"/><generic name="StateMustResolveToSignalObject" value="off"/><generic name="StateName" value="null"/><generic name="PreventDirectFeedthrough" value="off"/><generic name="InputProcessing" value="Elements as channels (sample based)"/><generic name="DelayLengthSource" value="Dialog"/><generic name="UseCircularBuffer" value="off"/><generic name="InitialCondition" value="0.0"/><generic name="InitialConditionSource" value="Dialog"/><generic name="DiagnosticForOutOfRangeDelayLength" value="None"/><generic name="SampleTime" value="-1"/><generic name="CodeGenStateStorageTypeQualifier" value="null"/><generic name="StateStorageClass" value="Auto"/><generic name="StateSignalObject" value="null"/><generic name="ExternalReset" value="None"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/addr" name="addr" subtype="Constant" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="FramePeriod" value="inf"/><generic name="Value" value="0"/><generic name="LockScale" value="off"/><generic name="OutMin" value="[]"/><generic name="OutMax" value="[]"/><generic name="SamplingMode" value="Sample based"/><generic name="OutDataTypeStr" value="uint8"/><generic name="SampleTime" value="inf"/><generic name="VectorParams1D" value="on"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/data" name="data" subtype="Constant" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="FramePeriod" value="inf"/><generic name="Value" value="10"/><generic name="LockScale" value="off"/><generic name="OutMin" value="[]"/><generic name="OutMax" value="[]"/><generic name="SamplingMode" value="Sample based"/><generic name="OutDataTypeStr" value="uint32"/><generic name="SampleTime" value="inf"/><generic name="VectorParams1D" value="on"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/data packet1" name="data_packet1" subtype="SubSystem" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="rep_seq_t" value="[1 2 3 4 5 6 7 8 9 10 11]"/><generic name="rep_seq_y" value="uint32([0 0 15 524800 65536 14 0 1 2 3 0])"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/data packet2" name="data_packet2" subtype="SubSystem" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="rep_seq_t" value="[1 2 3 4 5 6 7 8 9 10 11]"/><generic name="rep_seq_y" value="uint32([0 0 15 262400 0 15 0 0 0 0 0])"/></simulinkBlock></block><block><simulinkBlock fullName="Add_Frame/data packet3" name="data_packet3" subtype="SubSystem" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="rep_seq_t" value="[1 2 3 4 5 6 7 8 9 10 11]"/><generic name="rep_seq_y" value="uint32([0 0 0 0 0 1 0 0 0 0 1])"/></simulinkBlock></block><signal name="Avalon_MM_Slave_Avalon_MM_Slave_address_Add_Frame_Add_Frame_Module_addr" type="wire"><src block="Avalon_MM_Slave" port="Avalon_MM_Slave_address"/><dst block="Add_Frame_Add_Frame_Module" port="addr"/></signal><signal name="Avalon_MM_Slave_Avalon_MM_Slave_write_Add_Frame_Add_Frame_Module_write" type="wire"><src block="Avalon_MM_Slave" port="Avalon_MM_Slave_write"/><dst block="Add_Frame_Add_Frame_Module" port="write"/></signal><signal name="Avalon_MM_Slave_Avalon_MM_Slave_writedata_Add_Frame_Add_Frame_Module_writedata" type="wire"><src block="Avalon_MM_Slave" port="Avalon_MM_Slave_writedata"/><dst block="Add_Frame_Add_Frame_Module" port="writedata"/></signal><signal name="Avalon_ST_Sink_Avalon_ST_Sink_data_Add_Frame_Add_Frame_Module_data_in" type="wire"><src block="Avalon_ST_Sink" port="Avalon_ST_Sink_data"/><dst block="Add_Frame_Add_Frame_Module" port="data_in"/></signal><signal name="Avalon_ST_Sink_Avalon_ST_Sink_valid_Add_Frame_Add_Frame_Module_valid" type="wire"><src block="Avalon_ST_Sink" port="Avalon_ST_Sink_valid"/><dst block="Add_Frame_Add_Frame_Module" port="valid"/></signal><signal name="Avalon_ST_Sink_Avalon_ST_Sink_startofpacket_Add_Frame_Add_Frame_Module_sop" type="wire"><src block="Avalon_ST_Sink" port="Avalon_ST_Sink_startofpacket"/><dst block="Add_Frame_Add_Frame_Module" port="sop"/></signal><signal name="Avalon_ST_Sink_Avalon_ST_Sink_endofpacket_Add_Frame_Add_Frame_Module_eop" type="wire"><src block="Avalon_ST_Sink" port="Avalon_ST_Sink_endofpacket"/><dst block="Add_Frame_Add_Frame_Module" port="eop"/></signal><signal name="Add_Frame_Add_Frame_Module_data_out_Avalon_ST_Source_Avalon_ST_Source_data" type="wire"><src block="Add_Frame_Add_Frame_Module" port="data_out"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_data"/></signal><signal name="Avalon_ST_Sink_Avalon_ST_Sink_valid_Avalon_ST_Source_Avalon_ST_Source_valid" type="wire"><src block="Avalon_ST_Sink" port="Avalon_ST_Sink_valid"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_valid"/></signal><signal name="Avalon_ST_Sink_Avalon_ST_Sink_startofpacket_Avalon_ST_Source_Avalon_ST_Source_startofpacket" type="wire"><src block="Avalon_ST_Sink" port="Avalon_ST_Sink_startofpacket"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_startofpacket"/></signal><signal name="Avalon_ST_Sink_Avalon_ST_Sink_endofpacket_Avalon_ST_Source_Avalon_ST_Source_endofpacket" type="wire"><src block="Avalon_ST_Sink" port="Avalon_ST_Sink_endofpacket"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_endofpacket"/></signal><signal name="Avalon_ST_Source_Avalon_ST_Source_ready_Avalon_ST_Sink_Avalon_ST_Sink_ready" type="wire"><src block="Avalon_ST_Source" port="Avalon_ST_Source_ready"/><dst block="Avalon_ST_Sink" port="Avalon_ST_Sink_ready"/></signal><signal name="Data_Type_Conversion_out0_Avalon_MM_Slave_Avalon_MM_Slave_write_simulink" type="wire"><src block="Data_Type_Conversion" port="out0"/><dst block="Avalon_MM_Slave" port="Avalon_MM_Slave_write_simulink"/></signal><signal name="Manual_Switch1_out0_Avalon_ST_Sink_Avalon_ST_Sink_data_simulink" type="wire"><src block="Manual_Switch1" port="out0"/><dst block="Avalon_ST_Sink" port="Avalon_ST_Sink_data_simulink"/></signal><signal name="Manual_Switch2_out0_Avalon_ST_Sink_Avalon_ST_Sink_valid_simulink" type="wire"><src block="Manual_Switch2" port="out0"/><dst block="Avalon_ST_Sink" port="Avalon_ST_Sink_valid_simulink"/></signal><signal name="Manual_Switch3_out0_Avalon_ST_Sink_Avalon_ST_Sink_startofpacket_simulink" type="wire"><src block="Manual_Switch3" port="out0"/><dst block="Avalon_ST_Sink" port="Avalon_ST_Sink_startofpacket_simulink"/></signal><signal name="Manual_Switch4_out0_Avalon_ST_Sink_Avalon_ST_Sink_endofpacket_simulink" type="wire"><src block="Manual_Switch4" port="out0"/><dst block="Avalon_ST_Sink" port="Avalon_ST_Sink_endofpacket_simulink"/></signal><signal name="Repeating_Sequence_Stair_out0_Manual_Switch2_in1" type="wire"><src block="Repeating_Sequence_Stair" port="out0"/><dst block="Manual_Switch2" port="in1"/></signal><signal name="Repeating_Sequence_Stair1_out0_Manual_Switch3_in1" type="wire"><src block="Repeating_Sequence_Stair1" port="out0"/><dst block="Manual_Switch3" port="in1"/></signal><signal name="Avalon_ST_Source_Avalon_ST_Source_data_simulink_Scope1_in0" type="wire"><src block="Avalon_ST_Source" port="Avalon_ST_Source_data_simulink"/><dst block="Scope1" port="in0"/></signal><signal name="Avalon_ST_Source_Avalon_ST_Source_valid_simulink_Scope1_in1" type="wire"><src block="Avalon_ST_Source" port="Avalon_ST_Source_valid_simulink"/><dst block="Scope1" port="in1"/></signal><signal name="Avalon_ST_Source_Avalon_ST_Source_startofpacket_simulink_Scope1_in2" type="wire"><src block="Avalon_ST_Source" port="Avalon_ST_Source_startofpacket_simulink"/><dst block="Scope1" port="in2"/></signal><signal name="Avalon_ST_Source_Avalon_ST_Source_endofpacket_simulink_Scope1_in3" type="wire"><src block="Avalon_ST_Source" port="Avalon_ST_Source_endofpacket_simulink"/><dst block="Scope1" port="in3"/></signal><signal name="Add_Frame_Signal_Builder_write_Data_Type_Conversion_in0" type="wire"><src block="Add_Frame_Signal_Builder" port="write"/><dst block="Data_Type_Conversion" port="in0"/></signal><signal name="Step6_out0_Avalon_ST_Source_Avalon_ST_Source_ready_simulink" type="wire"><src block="Step6" port="out0"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_ready_simulink"/></signal><signal name="Avalon_ST_Source_Avalon_ST_Source_data_simulink_To_Workspace_in0" type="wire"><src block="Avalon_ST_Source" port="Avalon_ST_Source_data_simulink"/><dst block="To_Workspace" port="in0"/></signal><signal name="From_Workspace_out0_Variable_Integer_Delay_in0" type="wire"><src block="From_Workspace" port="out0"/><dst block="Variable_Integer_Delay" port="in0"/></signal><signal name="Variable_Integer_Delay_out0_Manual_Switch1_in0" type="wire"><src block="Variable_Integer_Delay" port="out0"/><dst block="Manual_Switch1" port="in0"/></signal><signal name="From_Workspace1_out0_Variable_Integer_Delay1_in0" type="wire"><src block="From_Workspace1" port="out0"/><dst block="Variable_Integer_Delay1" port="in0"/></signal><signal name="Variable_Integer_Delay1_out0_Manual_Switch3_in0" type="wire"><src block="Variable_Integer_Delay1" port="out0"/><dst block="Manual_Switch3" port="in0"/></signal><signal name="From_Workspace2_out0_Variable_Integer_Delay2_in0" type="wire"><src block="From_Workspace2" port="out0"/><dst block="Variable_Integer_Delay2" port="in0"/></signal><signal name="Variable_Integer_Delay2_out0_Manual_Switch4_in0" type="wire"><src block="Variable_Integer_Delay2" port="out0"/><dst block="Manual_Switch4" port="in0"/></signal><signal name="From_Workspace3_out0_Variable_Integer_Delay3_in0" type="wire"><src block="From_Workspace3" port="out0"/><dst block="Variable_Integer_Delay3" port="in0"/></signal><signal name="Variable_Integer_Delay3_out0_Manual_Switch2_in0" type="wire"><src block="Variable_Integer_Delay3" port="out0"/><dst block="Manual_Switch2" port="in0"/></signal><signal name="addr_out0_Avalon_MM_Slave_Avalon_MM_Slave_address_simulink" type="wire"><src block="addr" port="out0"/><dst block="Avalon_MM_Slave" port="Avalon_MM_Slave_address_simulink"/></signal><signal name="data_out0_Avalon_MM_Slave_Avalon_MM_Slave_writedata_simulink" type="wire"><src block="data" port="out0"/><dst block="Avalon_MM_Slave" port="Avalon_MM_Slave_writedata_simulink"/></signal><signal name="data_packet2_out0_Manual_Switch1_in1" type="wire"><src block="data_packet2" port="out0"/><dst block="Manual_Switch1" port="in1"/></signal><signal name="data_packet3_out0_Manual_Switch4_in1" type="wire"><src block="data_packet3" port="out0"/><dst block="Manual_Switch4" port="in1"/></signal><version numbers="13 1" longstring="13.1 Build 162 10/23/2013" shortstring="13.1" date="2015-02-27"/></model>