
PID-Motor-Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008620  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  080087f0  080087f0  000097f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b80  08008b80  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008b80  08008b80  00009b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b88  08008b88  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b88  08008b88  00009b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008b8c  08008b8c  00009b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008b90  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f4  200001d4  08008d64  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009c8  08008d64  0000a9c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000134f3  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002750  00000000  00000000  0001d6f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001100  00000000  00000000  0001fe48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d3a  00000000  00000000  00020f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002784a  00000000  00000000  00021c82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014904  00000000  00000000  000494cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4689  00000000  00000000  0005ddd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00152459  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059bc  00000000  00000000  0015249c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  00157e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080087d8 	.word	0x080087d8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	080087d8 	.word	0x080087d8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000edc:	f000 fe01 	bl	8001ae2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee0:	f000 f842 	bl	8000f68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee4:	f000 fa0c 	bl	8001300 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000ee8:	f000 f9ac 	bl	8001244 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000eec:	f000 f9da 	bl	80012a4 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 8000ef0:	f000 f94e 	bl	8001190 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000ef4:	f000 f8a0 	bl	8001038 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000ef8:	f000 f8f8 	bl	80010ec <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000efc:	2108      	movs	r1, #8
 8000efe:	4814      	ldr	r0, [pc, #80]	@ (8000f50 <main+0x78>)
 8000f00:	f002 fc74 	bl	80037ec <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8000f04:	213c      	movs	r1, #60	@ 0x3c
 8000f06:	4813      	ldr	r0, [pc, #76]	@ (8000f54 <main+0x7c>)
 8000f08:	f002 fe10 	bl	8003b2c <HAL_TIM_Encoder_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 80);
 8000f0c:	4b10      	ldr	r3, [pc, #64]	@ (8000f50 <main+0x78>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2250      	movs	r2, #80	@ 0x50
 8000f12:	63da      	str	r2, [r3, #60]	@ 0x3c

	  encoder_position = __HAL_TIM_GET_COUNTER(&htim1);
 8000f14:	4b0f      	ldr	r3, [pc, #60]	@ (8000f54 <main+0x7c>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f58 <main+0x80>)
 8000f1e:	601a      	str	r2, [r3, #0]
	  sprintf(message, "%4i\n", encoder_position);
 8000f20:	4b0d      	ldr	r3, [pc, #52]	@ (8000f58 <main+0x80>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	461a      	mov	r2, r3
 8000f26:	490d      	ldr	r1, [pc, #52]	@ (8000f5c <main+0x84>)
 8000f28:	480d      	ldr	r0, [pc, #52]	@ (8000f60 <main+0x88>)
 8000f2a:	f005 fb29 	bl	8006580 <siprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 8000f2e:	480c      	ldr	r0, [pc, #48]	@ (8000f60 <main+0x88>)
 8000f30:	f7ff f9be 	bl	80002b0 <strlen>
 8000f34:	4603      	mov	r3, r0
 8000f36:	b29a      	uxth	r2, r3
 8000f38:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3c:	4908      	ldr	r1, [pc, #32]	@ (8000f60 <main+0x88>)
 8000f3e:	4809      	ldr	r0, [pc, #36]	@ (8000f64 <main+0x8c>)
 8000f40:	f003 fe5e 	bl	8004c00 <HAL_UART_Transmit>
	  HAL_Delay(1);
 8000f44:	2001      	movs	r0, #1
 8000f46:	f000 fe29 	bl	8001b9c <HAL_Delay>
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 80);
 8000f4a:	bf00      	nop
 8000f4c:	e7de      	b.n	8000f0c <main+0x34>
 8000f4e:	bf00      	nop
 8000f50:	20000288 	.word	0x20000288
 8000f54:	200001f0 	.word	0x200001f0
 8000f58:	2000083c 	.word	0x2000083c
 8000f5c:	080087f0 	.word	0x080087f0
 8000f60:	20000840 	.word	0x20000840
 8000f64:	200002d4 	.word	0x200002d4

08000f68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b094      	sub	sp, #80	@ 0x50
 8000f6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f6e:	f107 0320 	add.w	r3, r7, #32
 8000f72:	2230      	movs	r2, #48	@ 0x30
 8000f74:	2100      	movs	r1, #0
 8000f76:	4618      	mov	r0, r3
 8000f78:	f005 fb65 	bl	8006646 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f7c:	f107 030c 	add.w	r3, r7, #12
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000f8c:	f001 fa3c 	bl	8002408 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f90:	4b27      	ldr	r3, [pc, #156]	@ (8001030 <SystemClock_Config+0xc8>)
 8000f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f94:	4a26      	ldr	r2, [pc, #152]	@ (8001030 <SystemClock_Config+0xc8>)
 8000f96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f9c:	4b24      	ldr	r3, [pc, #144]	@ (8001030 <SystemClock_Config+0xc8>)
 8000f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fa4:	60bb      	str	r3, [r7, #8]
 8000fa6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000fa8:	4b22      	ldr	r3, [pc, #136]	@ (8001034 <SystemClock_Config+0xcc>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000fb0:	4a20      	ldr	r2, [pc, #128]	@ (8001034 <SystemClock_Config+0xcc>)
 8000fb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fb6:	6013      	str	r3, [r2, #0]
 8000fb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001034 <SystemClock_Config+0xcc>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000fc8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000fcc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fd2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fd8:	2304      	movs	r3, #4
 8000fda:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000fdc:	2348      	movs	r3, #72	@ 0x48
 8000fde:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe8:	f107 0320 	add.w	r3, r7, #32
 8000fec:	4618      	mov	r0, r3
 8000fee:	f001 fa1b 	bl	8002428 <HAL_RCC_OscConfig>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ff8:	f000 fa74 	bl	80014e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ffc:	230f      	movs	r3, #15
 8000ffe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001000:	2302      	movs	r3, #2
 8001002:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001004:	2300      	movs	r3, #0
 8001006:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001008:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800100c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800100e:	2300      	movs	r3, #0
 8001010:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001012:	f107 030c 	add.w	r3, r7, #12
 8001016:	2102      	movs	r1, #2
 8001018:	4618      	mov	r0, r3
 800101a:	f001 fca9 	bl	8002970 <HAL_RCC_ClockConfig>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001024:	f000 fa5e 	bl	80014e4 <Error_Handler>
  }
}
 8001028:	bf00      	nop
 800102a:	3750      	adds	r7, #80	@ 0x50
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40023800 	.word	0x40023800
 8001034:	40007000 	.word	0x40007000

08001038 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b08c      	sub	sp, #48	@ 0x30
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800103e:	f107 030c 	add.w	r3, r7, #12
 8001042:	2224      	movs	r2, #36	@ 0x24
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f005 fafd 	bl	8006646 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800104c:	463b      	mov	r3, r7
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001056:	4b23      	ldr	r3, [pc, #140]	@ (80010e4 <MX_TIM1_Init+0xac>)
 8001058:	4a23      	ldr	r2, [pc, #140]	@ (80010e8 <MX_TIM1_Init+0xb0>)
 800105a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800105c:	4b21      	ldr	r3, [pc, #132]	@ (80010e4 <MX_TIM1_Init+0xac>)
 800105e:	2200      	movs	r2, #0
 8001060:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001062:	4b20      	ldr	r3, [pc, #128]	@ (80010e4 <MX_TIM1_Init+0xac>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1919;
 8001068:	4b1e      	ldr	r3, [pc, #120]	@ (80010e4 <MX_TIM1_Init+0xac>)
 800106a:	f240 727f 	movw	r2, #1919	@ 0x77f
 800106e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001070:	4b1c      	ldr	r3, [pc, #112]	@ (80010e4 <MX_TIM1_Init+0xac>)
 8001072:	2200      	movs	r2, #0
 8001074:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001076:	4b1b      	ldr	r3, [pc, #108]	@ (80010e4 <MX_TIM1_Init+0xac>)
 8001078:	2200      	movs	r2, #0
 800107a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800107c:	4b19      	ldr	r3, [pc, #100]	@ (80010e4 <MX_TIM1_Init+0xac>)
 800107e:	2200      	movs	r2, #0
 8001080:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001082:	2303      	movs	r3, #3
 8001084:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001086:	2300      	movs	r3, #0
 8001088:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800108a:	2301      	movs	r3, #1
 800108c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800108e:	2300      	movs	r3, #0
 8001090:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001092:	2300      	movs	r3, #0
 8001094:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001096:	2300      	movs	r3, #0
 8001098:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800109a:	2301      	movs	r3, #1
 800109c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800109e:	2300      	movs	r3, #0
 80010a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80010a6:	f107 030c 	add.w	r3, r7, #12
 80010aa:	4619      	mov	r1, r3
 80010ac:	480d      	ldr	r0, [pc, #52]	@ (80010e4 <MX_TIM1_Init+0xac>)
 80010ae:	f002 fc97 	bl	80039e0 <HAL_TIM_Encoder_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80010b8:	f000 fa14 	bl	80014e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010bc:	2300      	movs	r3, #0
 80010be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010c0:	2300      	movs	r3, #0
 80010c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c4:	2300      	movs	r3, #0
 80010c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010c8:	463b      	mov	r3, r7
 80010ca:	4619      	mov	r1, r3
 80010cc:	4805      	ldr	r0, [pc, #20]	@ (80010e4 <MX_TIM1_Init+0xac>)
 80010ce:	f003 fc9d 	bl	8004a0c <HAL_TIMEx_MasterConfigSynchronization>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80010d8:	f000 fa04 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80010dc:	bf00      	nop
 80010de:	3730      	adds	r7, #48	@ 0x30
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	200001f0 	.word	0x200001f0
 80010e8:	40010000 	.word	0x40010000

080010ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b088      	sub	sp, #32
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010f2:	f107 0310 	add.w	r3, r7, #16
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800110a:	4b20      	ldr	r3, [pc, #128]	@ (800118c <MX_TIM2_Init+0xa0>)
 800110c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001110:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001112:	4b1e      	ldr	r3, [pc, #120]	@ (800118c <MX_TIM2_Init+0xa0>)
 8001114:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001118:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800111a:	4b1c      	ldr	r3, [pc, #112]	@ (800118c <MX_TIM2_Init+0xa0>)
 800111c:	2200      	movs	r2, #0
 800111e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001120:	4b1a      	ldr	r3, [pc, #104]	@ (800118c <MX_TIM2_Init+0xa0>)
 8001122:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001126:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001128:	4b18      	ldr	r3, [pc, #96]	@ (800118c <MX_TIM2_Init+0xa0>)
 800112a:	2200      	movs	r2, #0
 800112c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800112e:	4b17      	ldr	r3, [pc, #92]	@ (800118c <MX_TIM2_Init+0xa0>)
 8001130:	2200      	movs	r2, #0
 8001132:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001134:	4815      	ldr	r0, [pc, #84]	@ (800118c <MX_TIM2_Init+0xa0>)
 8001136:	f002 fa31 	bl	800359c <HAL_TIM_Base_Init>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001140:	f000 f9d0 	bl	80014e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001144:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001148:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800114a:	f107 0310 	add.w	r3, r7, #16
 800114e:	4619      	mov	r1, r3
 8001150:	480e      	ldr	r0, [pc, #56]	@ (800118c <MX_TIM2_Init+0xa0>)
 8001152:	f002 ff95 	bl	8004080 <HAL_TIM_ConfigClockSource>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800115c:	f000 f9c2 	bl	80014e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001160:	2300      	movs	r3, #0
 8001162:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001164:	2300      	movs	r3, #0
 8001166:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001168:	1d3b      	adds	r3, r7, #4
 800116a:	4619      	mov	r1, r3
 800116c:	4807      	ldr	r0, [pc, #28]	@ (800118c <MX_TIM2_Init+0xa0>)
 800116e:	f003 fc4d 	bl	8004a0c <HAL_TIMEx_MasterConfigSynchronization>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001178:	f000 f9b4 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 800117c:	4803      	ldr	r0, [pc, #12]	@ (800118c <MX_TIM2_Init+0xa0>)
 800117e:	f002 fa65 	bl	800364c <HAL_TIM_Base_Start_IT>

  /* USER CODE END TIM2_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	3720      	adds	r7, #32
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	2000023c 	.word	0x2000023c

08001190 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08a      	sub	sp, #40	@ 0x28
 8001194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001196:	f107 031c 	add.w	r3, r7, #28
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	605a      	str	r2, [r3, #4]
 80011a0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011a2:	463b      	mov	r3, r7
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	611a      	str	r2, [r3, #16]
 80011b0:	615a      	str	r2, [r3, #20]
 80011b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011b4:	4b21      	ldr	r3, [pc, #132]	@ (800123c <MX_TIM3_Init+0xac>)
 80011b6:	4a22      	ldr	r2, [pc, #136]	@ (8001240 <MX_TIM3_Init+0xb0>)
 80011b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80011ba:	4b20      	ldr	r3, [pc, #128]	@ (800123c <MX_TIM3_Init+0xac>)
 80011bc:	2247      	movs	r2, #71	@ 0x47
 80011be:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011c0:	4b1e      	ldr	r3, [pc, #120]	@ (800123c <MX_TIM3_Init+0xac>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80011c6:	4b1d      	ldr	r3, [pc, #116]	@ (800123c <MX_TIM3_Init+0xac>)
 80011c8:	2263      	movs	r2, #99	@ 0x63
 80011ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011cc:	4b1b      	ldr	r3, [pc, #108]	@ (800123c <MX_TIM3_Init+0xac>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011d2:	4b1a      	ldr	r3, [pc, #104]	@ (800123c <MX_TIM3_Init+0xac>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80011d8:	4818      	ldr	r0, [pc, #96]	@ (800123c <MX_TIM3_Init+0xac>)
 80011da:	f002 faaf 	bl	800373c <HAL_TIM_PWM_Init>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80011e4:	f000 f97e 	bl	80014e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011e8:	2300      	movs	r3, #0
 80011ea:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ec:	2300      	movs	r3, #0
 80011ee:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011f0:	f107 031c 	add.w	r3, r7, #28
 80011f4:	4619      	mov	r1, r3
 80011f6:	4811      	ldr	r0, [pc, #68]	@ (800123c <MX_TIM3_Init+0xac>)
 80011f8:	f003 fc08 	bl	8004a0c <HAL_TIMEx_MasterConfigSynchronization>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001202:	f000 f96f 	bl	80014e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001206:	2360      	movs	r3, #96	@ 0x60
 8001208:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800120a:	2300      	movs	r3, #0
 800120c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800120e:	2300      	movs	r3, #0
 8001210:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001212:	2300      	movs	r3, #0
 8001214:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001216:	463b      	mov	r3, r7
 8001218:	2208      	movs	r2, #8
 800121a:	4619      	mov	r1, r3
 800121c:	4807      	ldr	r0, [pc, #28]	@ (800123c <MX_TIM3_Init+0xac>)
 800121e:	f002 fe1b 	bl	8003e58 <HAL_TIM_PWM_ConfigChannel>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001228:	f000 f95c 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800122c:	4803      	ldr	r0, [pc, #12]	@ (800123c <MX_TIM3_Init+0xac>)
 800122e:	f000 fa0b 	bl	8001648 <HAL_TIM_MspPostInit>

}
 8001232:	bf00      	nop
 8001234:	3728      	adds	r7, #40	@ 0x28
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000288 	.word	0x20000288
 8001240:	40000400 	.word	0x40000400

08001244 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001248:	4b14      	ldr	r3, [pc, #80]	@ (800129c <MX_USART3_UART_Init+0x58>)
 800124a:	4a15      	ldr	r2, [pc, #84]	@ (80012a0 <MX_USART3_UART_Init+0x5c>)
 800124c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800124e:	4b13      	ldr	r3, [pc, #76]	@ (800129c <MX_USART3_UART_Init+0x58>)
 8001250:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001254:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001256:	4b11      	ldr	r3, [pc, #68]	@ (800129c <MX_USART3_UART_Init+0x58>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800125c:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <MX_USART3_UART_Init+0x58>)
 800125e:	2200      	movs	r2, #0
 8001260:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001262:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <MX_USART3_UART_Init+0x58>)
 8001264:	2200      	movs	r2, #0
 8001266:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001268:	4b0c      	ldr	r3, [pc, #48]	@ (800129c <MX_USART3_UART_Init+0x58>)
 800126a:	220c      	movs	r2, #12
 800126c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800126e:	4b0b      	ldr	r3, [pc, #44]	@ (800129c <MX_USART3_UART_Init+0x58>)
 8001270:	2200      	movs	r2, #0
 8001272:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001274:	4b09      	ldr	r3, [pc, #36]	@ (800129c <MX_USART3_UART_Init+0x58>)
 8001276:	2200      	movs	r2, #0
 8001278:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800127a:	4b08      	ldr	r3, [pc, #32]	@ (800129c <MX_USART3_UART_Init+0x58>)
 800127c:	2200      	movs	r2, #0
 800127e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001280:	4b06      	ldr	r3, [pc, #24]	@ (800129c <MX_USART3_UART_Init+0x58>)
 8001282:	2200      	movs	r2, #0
 8001284:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001286:	4805      	ldr	r0, [pc, #20]	@ (800129c <MX_USART3_UART_Init+0x58>)
 8001288:	f003 fc6c 	bl	8004b64 <HAL_UART_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001292:	f000 f927 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	200002d4 	.word	0x200002d4
 80012a0:	40004800 	.word	0x40004800

080012a4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80012a8:	4b14      	ldr	r3, [pc, #80]	@ (80012fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012aa:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80012ae:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80012b0:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012b2:	2206      	movs	r2, #6
 80012b4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80012b6:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012b8:	2202      	movs	r2, #2
 80012ba:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80012bc:	4b0f      	ldr	r3, [pc, #60]	@ (80012fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012be:	2200      	movs	r2, #0
 80012c0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80012c2:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012c4:	2202      	movs	r2, #2
 80012c6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80012c8:	4b0c      	ldr	r3, [pc, #48]	@ (80012fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012ca:	2201      	movs	r2, #1
 80012cc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80012ce:	4b0b      	ldr	r3, [pc, #44]	@ (80012fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80012d4:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80012da:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012dc:	2201      	movs	r2, #1
 80012de:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80012e0:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80012e6:	4805      	ldr	r0, [pc, #20]	@ (80012fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012e8:	f000 ff53 	bl	8002192 <HAL_PCD_Init>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80012f2:	f000 f8f7 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	2000035c 	.word	0x2000035c

08001300 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b08c      	sub	sp, #48	@ 0x30
 8001304:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001306:	f107 031c 	add.w	r3, r7, #28
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	605a      	str	r2, [r3, #4]
 8001310:	609a      	str	r2, [r3, #8]
 8001312:	60da      	str	r2, [r3, #12]
 8001314:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001316:	4b6e      	ldr	r3, [pc, #440]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131a:	4a6d      	ldr	r2, [pc, #436]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 800131c:	f043 0304 	orr.w	r3, r3, #4
 8001320:	6313      	str	r3, [r2, #48]	@ 0x30
 8001322:	4b6b      	ldr	r3, [pc, #428]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001326:	f003 0304 	and.w	r3, r3, #4
 800132a:	61bb      	str	r3, [r7, #24]
 800132c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800132e:	4b68      	ldr	r3, [pc, #416]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001332:	4a67      	ldr	r2, [pc, #412]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 8001334:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001338:	6313      	str	r3, [r2, #48]	@ 0x30
 800133a:	4b65      	ldr	r3, [pc, #404]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001342:	617b      	str	r3, [r7, #20]
 8001344:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001346:	4b62      	ldr	r3, [pc, #392]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	4a61      	ldr	r2, [pc, #388]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 800134c:	f043 0301 	orr.w	r3, r3, #1
 8001350:	6313      	str	r3, [r2, #48]	@ 0x30
 8001352:	4b5f      	ldr	r3, [pc, #380]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001356:	f003 0301 	and.w	r3, r3, #1
 800135a:	613b      	str	r3, [r7, #16]
 800135c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800135e:	4b5c      	ldr	r3, [pc, #368]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001362:	4a5b      	ldr	r2, [pc, #364]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 8001364:	f043 0302 	orr.w	r3, r3, #2
 8001368:	6313      	str	r3, [r2, #48]	@ 0x30
 800136a:	4b59      	ldr	r3, [pc, #356]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001376:	4b56      	ldr	r3, [pc, #344]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137a:	4a55      	ldr	r2, [pc, #340]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 800137c:	f043 0310 	orr.w	r3, r3, #16
 8001380:	6313      	str	r3, [r2, #48]	@ 0x30
 8001382:	4b53      	ldr	r3, [pc, #332]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001386:	f003 0310 	and.w	r3, r3, #16
 800138a:	60bb      	str	r3, [r7, #8]
 800138c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800138e:	4b50      	ldr	r3, [pc, #320]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001392:	4a4f      	ldr	r2, [pc, #316]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 8001394:	f043 0308 	orr.w	r3, r3, #8
 8001398:	6313      	str	r3, [r2, #48]	@ 0x30
 800139a:	4b4d      	ldr	r3, [pc, #308]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139e:	f003 0308 	and.w	r3, r3, #8
 80013a2:	607b      	str	r3, [r7, #4]
 80013a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013a6:	4b4a      	ldr	r3, [pc, #296]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	4a49      	ldr	r2, [pc, #292]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 80013ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b2:	4b47      	ldr	r3, [pc, #284]	@ (80014d0 <MX_GPIO_Init+0x1d0>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013ba:	603b      	str	r3, [r7, #0]
 80013bc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80013be:	2200      	movs	r2, #0
 80013c0:	f244 0181 	movw	r1, #16513	@ 0x4081
 80013c4:	4843      	ldr	r0, [pc, #268]	@ (80014d4 <MX_GPIO_Init+0x1d4>)
 80013c6:	f000 fecb 	bl	8002160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2140      	movs	r1, #64	@ 0x40
 80013ce:	4842      	ldr	r0, [pc, #264]	@ (80014d8 <MX_GPIO_Init+0x1d8>)
 80013d0:	f000 fec6 	bl	8002160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80013d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013da:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80013e4:	f107 031c 	add.w	r3, r7, #28
 80013e8:	4619      	mov	r1, r3
 80013ea:	483c      	ldr	r0, [pc, #240]	@ (80014dc <MX_GPIO_Init+0x1dc>)
 80013ec:	f000 fd0c 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80013f0:	2332      	movs	r3, #50	@ 0x32
 80013f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f4:	2302      	movs	r3, #2
 80013f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013fc:	2303      	movs	r3, #3
 80013fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001400:	230b      	movs	r3, #11
 8001402:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001404:	f107 031c 	add.w	r3, r7, #28
 8001408:	4619      	mov	r1, r3
 800140a:	4834      	ldr	r0, [pc, #208]	@ (80014dc <MX_GPIO_Init+0x1dc>)
 800140c:	f000 fcfc 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001410:	2386      	movs	r3, #134	@ 0x86
 8001412:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001414:	2302      	movs	r3, #2
 8001416:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001418:	2300      	movs	r3, #0
 800141a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800141c:	2303      	movs	r3, #3
 800141e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001420:	230b      	movs	r3, #11
 8001422:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001424:	f107 031c 	add.w	r3, r7, #28
 8001428:	4619      	mov	r1, r3
 800142a:	482d      	ldr	r0, [pc, #180]	@ (80014e0 <MX_GPIO_Init+0x1e0>)
 800142c:	f000 fcec 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001430:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001434:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001436:	2301      	movs	r3, #1
 8001438:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143e:	2300      	movs	r3, #0
 8001440:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001442:	f107 031c 	add.w	r3, r7, #28
 8001446:	4619      	mov	r1, r3
 8001448:	4822      	ldr	r0, [pc, #136]	@ (80014d4 <MX_GPIO_Init+0x1d4>)
 800144a:	f000 fcdd 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800144e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001452:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001454:	2302      	movs	r3, #2
 8001456:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145c:	2303      	movs	r3, #3
 800145e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001460:	230b      	movs	r3, #11
 8001462:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001464:	f107 031c 	add.w	r3, r7, #28
 8001468:	4619      	mov	r1, r3
 800146a:	481a      	ldr	r0, [pc, #104]	@ (80014d4 <MX_GPIO_Init+0x1d4>)
 800146c:	f000 fccc 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001470:	2340      	movs	r3, #64	@ 0x40
 8001472:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001474:	2301      	movs	r3, #1
 8001476:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147c:	2300      	movs	r3, #0
 800147e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001480:	f107 031c 	add.w	r3, r7, #28
 8001484:	4619      	mov	r1, r3
 8001486:	4814      	ldr	r0, [pc, #80]	@ (80014d8 <MX_GPIO_Init+0x1d8>)
 8001488:	f000 fcbe 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800148c:	2380      	movs	r3, #128	@ 0x80
 800148e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001490:	2300      	movs	r3, #0
 8001492:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001498:	f107 031c 	add.w	r3, r7, #28
 800149c:	4619      	mov	r1, r3
 800149e:	480e      	ldr	r0, [pc, #56]	@ (80014d8 <MX_GPIO_Init+0x1d8>)
 80014a0:	f000 fcb2 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80014a4:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80014a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014aa:	2302      	movs	r3, #2
 80014ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b2:	2303      	movs	r3, #3
 80014b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014b6:	230b      	movs	r3, #11
 80014b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014ba:	f107 031c 	add.w	r3, r7, #28
 80014be:	4619      	mov	r1, r3
 80014c0:	4805      	ldr	r0, [pc, #20]	@ (80014d8 <MX_GPIO_Init+0x1d8>)
 80014c2:	f000 fca1 	bl	8001e08 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014c6:	bf00      	nop
 80014c8:	3730      	adds	r7, #48	@ 0x30
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40023800 	.word	0x40023800
 80014d4:	40020400 	.word	0x40020400
 80014d8:	40021800 	.word	0x40021800
 80014dc:	40020800 	.word	0x40020800
 80014e0:	40020000 	.word	0x40020000

080014e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014e8:	b672      	cpsid	i
}
 80014ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014ec:	bf00      	nop
 80014ee:	e7fd      	b.n	80014ec <Error_Handler+0x8>

080014f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80014f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001534 <HAL_MspInit+0x44>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001534 <HAL_MspInit+0x44>)
 80014fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001500:	6413      	str	r3, [r2, #64]	@ 0x40
 8001502:	4b0c      	ldr	r3, [pc, #48]	@ (8001534 <HAL_MspInit+0x44>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800150e:	4b09      	ldr	r3, [pc, #36]	@ (8001534 <HAL_MspInit+0x44>)
 8001510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001512:	4a08      	ldr	r2, [pc, #32]	@ (8001534 <HAL_MspInit+0x44>)
 8001514:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001518:	6453      	str	r3, [r2, #68]	@ 0x44
 800151a:	4b06      	ldr	r3, [pc, #24]	@ (8001534 <HAL_MspInit+0x44>)
 800151c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800151e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001522:	603b      	str	r3, [r7, #0]
 8001524:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	40023800 	.word	0x40023800

08001538 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08a      	sub	sp, #40	@ 0x28
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001540:	f107 0314 	add.w	r3, r7, #20
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]
 800154e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a17      	ldr	r2, [pc, #92]	@ (80015b4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d128      	bne.n	80015ac <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800155a:	4b17      	ldr	r3, [pc, #92]	@ (80015b8 <HAL_TIM_Encoder_MspInit+0x80>)
 800155c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800155e:	4a16      	ldr	r2, [pc, #88]	@ (80015b8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	6453      	str	r3, [r2, #68]	@ 0x44
 8001566:	4b14      	ldr	r3, [pc, #80]	@ (80015b8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001572:	4b11      	ldr	r3, [pc, #68]	@ (80015b8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	4a10      	ldr	r2, [pc, #64]	@ (80015b8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001578:	f043 0310 	orr.w	r3, r3, #16
 800157c:	6313      	str	r3, [r2, #48]	@ 0x30
 800157e:	4b0e      	ldr	r3, [pc, #56]	@ (80015b8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	f003 0310 	and.w	r3, r3, #16
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800158a:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800158e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001590:	2302      	movs	r3, #2
 8001592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2300      	movs	r3, #0
 800159a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800159c:	2301      	movs	r3, #1
 800159e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	4619      	mov	r1, r3
 80015a6:	4805      	ldr	r0, [pc, #20]	@ (80015bc <HAL_TIM_Encoder_MspInit+0x84>)
 80015a8:	f000 fc2e 	bl	8001e08 <HAL_GPIO_Init>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80015ac:	bf00      	nop
 80015ae:	3728      	adds	r7, #40	@ 0x28
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40010000 	.word	0x40010000
 80015b8:	40023800 	.word	0x40023800
 80015bc:	40021000 	.word	0x40021000

080015c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015d0:	d113      	bne.n	80015fa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001604 <HAL_TIM_Base_MspInit+0x44>)
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001604 <HAL_TIM_Base_MspInit+0x44>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015de:	4b09      	ldr	r3, [pc, #36]	@ (8001604 <HAL_TIM_Base_MspInit+0x44>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	201c      	movs	r0, #28
 80015f0:	f000 fbd3 	bl	8001d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015f4:	201c      	movs	r0, #28
 80015f6:	f000 fbec 	bl	8001dd2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80015fa:	bf00      	nop
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40023800 	.word	0x40023800

08001608 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001608:	b480      	push	{r7}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a0a      	ldr	r2, [pc, #40]	@ (8001640 <HAL_TIM_PWM_MspInit+0x38>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d10b      	bne.n	8001632 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800161a:	4b0a      	ldr	r3, [pc, #40]	@ (8001644 <HAL_TIM_PWM_MspInit+0x3c>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161e:	4a09      	ldr	r2, [pc, #36]	@ (8001644 <HAL_TIM_PWM_MspInit+0x3c>)
 8001620:	f043 0302 	orr.w	r3, r3, #2
 8001624:	6413      	str	r3, [r2, #64]	@ 0x40
 8001626:	4b07      	ldr	r3, [pc, #28]	@ (8001644 <HAL_TIM_PWM_MspInit+0x3c>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162a:	f003 0302 	and.w	r3, r3, #2
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001632:	bf00      	nop
 8001634:	3714      	adds	r7, #20
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	40000400 	.word	0x40000400
 8001644:	40023800 	.word	0x40023800

08001648 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b088      	sub	sp, #32
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001650:	f107 030c 	add.w	r3, r7, #12
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a11      	ldr	r2, [pc, #68]	@ (80016ac <HAL_TIM_MspPostInit+0x64>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d11c      	bne.n	80016a4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800166a:	4b11      	ldr	r3, [pc, #68]	@ (80016b0 <HAL_TIM_MspPostInit+0x68>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	4a10      	ldr	r2, [pc, #64]	@ (80016b0 <HAL_TIM_MspPostInit+0x68>)
 8001670:	f043 0304 	orr.w	r3, r3, #4
 8001674:	6313      	str	r3, [r2, #48]	@ 0x30
 8001676:	4b0e      	ldr	r3, [pc, #56]	@ (80016b0 <HAL_TIM_MspPostInit+0x68>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167a:	f003 0304 	and.w	r3, r3, #4
 800167e:	60bb      	str	r3, [r7, #8]
 8001680:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001682:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001686:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001688:	2302      	movs	r3, #2
 800168a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001690:	2300      	movs	r3, #0
 8001692:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001694:	2302      	movs	r3, #2
 8001696:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001698:	f107 030c 	add.w	r3, r7, #12
 800169c:	4619      	mov	r1, r3
 800169e:	4805      	ldr	r0, [pc, #20]	@ (80016b4 <HAL_TIM_MspPostInit+0x6c>)
 80016a0:	f000 fbb2 	bl	8001e08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80016a4:	bf00      	nop
 80016a6:	3720      	adds	r7, #32
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40000400 	.word	0x40000400
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40020800 	.word	0x40020800

080016b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b0aa      	sub	sp, #168	@ 0xa8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]
 80016ca:	609a      	str	r2, [r3, #8]
 80016cc:	60da      	str	r2, [r3, #12]
 80016ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016d0:	f107 0310 	add.w	r3, r7, #16
 80016d4:	2284      	movs	r2, #132	@ 0x84
 80016d6:	2100      	movs	r1, #0
 80016d8:	4618      	mov	r0, r3
 80016da:	f004 ffb4 	bl	8006646 <memset>
  if(huart->Instance==USART3)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a22      	ldr	r2, [pc, #136]	@ (800176c <HAL_UART_MspInit+0xb4>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d13c      	bne.n	8001762 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80016e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016ec:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80016ee:	2300      	movs	r3, #0
 80016f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016f2:	f107 0310 	add.w	r3, r7, #16
 80016f6:	4618      	mov	r0, r3
 80016f8:	f001 fb60 	bl	8002dbc <HAL_RCCEx_PeriphCLKConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001702:	f7ff feef 	bl	80014e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001706:	4b1a      	ldr	r3, [pc, #104]	@ (8001770 <HAL_UART_MspInit+0xb8>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170a:	4a19      	ldr	r2, [pc, #100]	@ (8001770 <HAL_UART_MspInit+0xb8>)
 800170c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001710:	6413      	str	r3, [r2, #64]	@ 0x40
 8001712:	4b17      	ldr	r3, [pc, #92]	@ (8001770 <HAL_UART_MspInit+0xb8>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001716:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800171e:	4b14      	ldr	r3, [pc, #80]	@ (8001770 <HAL_UART_MspInit+0xb8>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	4a13      	ldr	r2, [pc, #76]	@ (8001770 <HAL_UART_MspInit+0xb8>)
 8001724:	f043 0308 	orr.w	r3, r3, #8
 8001728:	6313      	str	r3, [r2, #48]	@ 0x30
 800172a:	4b11      	ldr	r3, [pc, #68]	@ (8001770 <HAL_UART_MspInit+0xb8>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172e:	f003 0308 	and.w	r3, r3, #8
 8001732:	60bb      	str	r3, [r7, #8]
 8001734:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001736:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800173a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173e:	2302      	movs	r3, #2
 8001740:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001744:	2301      	movs	r3, #1
 8001746:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800174a:	2303      	movs	r3, #3
 800174c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001750:	2307      	movs	r3, #7
 8001752:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001756:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800175a:	4619      	mov	r1, r3
 800175c:	4805      	ldr	r0, [pc, #20]	@ (8001774 <HAL_UART_MspInit+0xbc>)
 800175e:	f000 fb53 	bl	8001e08 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001762:	bf00      	nop
 8001764:	37a8      	adds	r7, #168	@ 0xa8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40004800 	.word	0x40004800
 8001770:	40023800 	.word	0x40023800
 8001774:	40020c00 	.word	0x40020c00

08001778 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b0ac      	sub	sp, #176	@ 0xb0
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001780:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]
 800178e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001790:	f107 0318 	add.w	r3, r7, #24
 8001794:	2284      	movs	r2, #132	@ 0x84
 8001796:	2100      	movs	r1, #0
 8001798:	4618      	mov	r0, r3
 800179a:	f004 ff54 	bl	8006646 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80017a6:	d159      	bne.n	800185c <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80017a8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80017ac:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80017ae:	2300      	movs	r3, #0
 80017b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017b4:	f107 0318 	add.w	r3, r7, #24
 80017b8:	4618      	mov	r0, r3
 80017ba:	f001 faff 	bl	8002dbc <HAL_RCCEx_PeriphCLKConfig>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80017c4:	f7ff fe8e 	bl	80014e4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c8:	4b26      	ldr	r3, [pc, #152]	@ (8001864 <HAL_PCD_MspInit+0xec>)
 80017ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017cc:	4a25      	ldr	r2, [pc, #148]	@ (8001864 <HAL_PCD_MspInit+0xec>)
 80017ce:	f043 0301 	orr.w	r3, r3, #1
 80017d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d4:	4b23      	ldr	r3, [pc, #140]	@ (8001864 <HAL_PCD_MspInit+0xec>)
 80017d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d8:	f003 0301 	and.w	r3, r3, #1
 80017dc:	617b      	str	r3, [r7, #20]
 80017de:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80017e0:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80017e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e8:	2302      	movs	r3, #2
 80017ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f4:	2303      	movs	r3, #3
 80017f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80017fa:	230a      	movs	r3, #10
 80017fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001800:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001804:	4619      	mov	r1, r3
 8001806:	4818      	ldr	r0, [pc, #96]	@ (8001868 <HAL_PCD_MspInit+0xf0>)
 8001808:	f000 fafe 	bl	8001e08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800180c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001810:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001814:	2300      	movs	r3, #0
 8001816:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001820:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001824:	4619      	mov	r1, r3
 8001826:	4810      	ldr	r0, [pc, #64]	@ (8001868 <HAL_PCD_MspInit+0xf0>)
 8001828:	f000 faee 	bl	8001e08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800182c:	4b0d      	ldr	r3, [pc, #52]	@ (8001864 <HAL_PCD_MspInit+0xec>)
 800182e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001830:	4a0c      	ldr	r2, [pc, #48]	@ (8001864 <HAL_PCD_MspInit+0xec>)
 8001832:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001836:	6353      	str	r3, [r2, #52]	@ 0x34
 8001838:	4b0a      	ldr	r3, [pc, #40]	@ (8001864 <HAL_PCD_MspInit+0xec>)
 800183a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800183c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001840:	613b      	str	r3, [r7, #16]
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	4b07      	ldr	r3, [pc, #28]	@ (8001864 <HAL_PCD_MspInit+0xec>)
 8001846:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001848:	4a06      	ldr	r2, [pc, #24]	@ (8001864 <HAL_PCD_MspInit+0xec>)
 800184a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800184e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001850:	4b04      	ldr	r3, [pc, #16]	@ (8001864 <HAL_PCD_MspInit+0xec>)
 8001852:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001854:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001858:	60fb      	str	r3, [r7, #12]
 800185a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800185c:	bf00      	nop
 800185e:	37b0      	adds	r7, #176	@ 0xb0
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40023800 	.word	0x40023800
 8001868:	40020000 	.word	0x40020000

0800186c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001870:	bf00      	nop
 8001872:	e7fd      	b.n	8001870 <NMI_Handler+0x4>

08001874 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001878:	bf00      	nop
 800187a:	e7fd      	b.n	8001878 <HardFault_Handler+0x4>

0800187c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001880:	bf00      	nop
 8001882:	e7fd      	b.n	8001880 <MemManage_Handler+0x4>

08001884 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001888:	bf00      	nop
 800188a:	e7fd      	b.n	8001888 <BusFault_Handler+0x4>

0800188c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001890:	bf00      	nop
 8001892:	e7fd      	b.n	8001890 <UsageFault_Handler+0x4>

08001894 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr

080018a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018a2:	b480      	push	{r7}
 80018a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018a6:	bf00      	nop
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr

080018b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018b4:	bf00      	nop
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr

080018be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018c2:	f000 f94b 	bl	8001b5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
	...

080018cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018d0:	4802      	ldr	r0, [pc, #8]	@ (80018dc <TIM2_IRQHandler+0x10>)
 80018d2:	f002 f9b9 	bl	8003c48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	2000023c 	.word	0x2000023c

080018e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  return 1;
 80018e4:	2301      	movs	r3, #1
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <_kill>:

int _kill(int pid, int sig)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018fa:	f004 fef7 	bl	80066ec <__errno>
 80018fe:	4603      	mov	r3, r0
 8001900:	2216      	movs	r2, #22
 8001902:	601a      	str	r2, [r3, #0]
  return -1;
 8001904:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001908:	4618      	mov	r0, r3
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <_exit>:

void _exit (int status)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001918:	f04f 31ff 	mov.w	r1, #4294967295
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7ff ffe7 	bl	80018f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001922:	bf00      	nop
 8001924:	e7fd      	b.n	8001922 <_exit+0x12>

08001926 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b086      	sub	sp, #24
 800192a:	af00      	add	r7, sp, #0
 800192c:	60f8      	str	r0, [r7, #12]
 800192e:	60b9      	str	r1, [r7, #8]
 8001930:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001932:	2300      	movs	r3, #0
 8001934:	617b      	str	r3, [r7, #20]
 8001936:	e00a      	b.n	800194e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001938:	f3af 8000 	nop.w
 800193c:	4601      	mov	r1, r0
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	1c5a      	adds	r2, r3, #1
 8001942:	60ba      	str	r2, [r7, #8]
 8001944:	b2ca      	uxtb	r2, r1
 8001946:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	3301      	adds	r3, #1
 800194c:	617b      	str	r3, [r7, #20]
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	429a      	cmp	r2, r3
 8001954:	dbf0      	blt.n	8001938 <_read+0x12>
  }

  return len;
 8001956:	687b      	ldr	r3, [r7, #4]
}
 8001958:	4618      	mov	r0, r3
 800195a:	3718      	adds	r7, #24
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	e009      	b.n	8001986 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	1c5a      	adds	r2, r3, #1
 8001976:	60ba      	str	r2, [r7, #8]
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	4618      	mov	r0, r3
 800197c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	3301      	adds	r3, #1
 8001984:	617b      	str	r3, [r7, #20]
 8001986:	697a      	ldr	r2, [r7, #20]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	429a      	cmp	r2, r3
 800198c:	dbf1      	blt.n	8001972 <_write+0x12>
  }
  return len;
 800198e:	687b      	ldr	r3, [r7, #4]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3718      	adds	r7, #24
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <_close>:

int _close(int file)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019c0:	605a      	str	r2, [r3, #4]
  return 0;
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <_isatty>:

int _isatty(int file)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019d8:	2301      	movs	r3, #1
}
 80019da:	4618      	mov	r0, r3
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b085      	sub	sp, #20
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a08:	4a14      	ldr	r2, [pc, #80]	@ (8001a5c <_sbrk+0x5c>)
 8001a0a:	4b15      	ldr	r3, [pc, #84]	@ (8001a60 <_sbrk+0x60>)
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a14:	4b13      	ldr	r3, [pc, #76]	@ (8001a64 <_sbrk+0x64>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d102      	bne.n	8001a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a1c:	4b11      	ldr	r3, [pc, #68]	@ (8001a64 <_sbrk+0x64>)
 8001a1e:	4a12      	ldr	r2, [pc, #72]	@ (8001a68 <_sbrk+0x68>)
 8001a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a22:	4b10      	ldr	r3, [pc, #64]	@ (8001a64 <_sbrk+0x64>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4413      	add	r3, r2
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d207      	bcs.n	8001a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a30:	f004 fe5c 	bl	80066ec <__errno>
 8001a34:	4603      	mov	r3, r0
 8001a36:	220c      	movs	r2, #12
 8001a38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3e:	e009      	b.n	8001a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a40:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <_sbrk+0x64>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a46:	4b07      	ldr	r3, [pc, #28]	@ (8001a64 <_sbrk+0x64>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	4a05      	ldr	r2, [pc, #20]	@ (8001a64 <_sbrk+0x64>)
 8001a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a52:	68fb      	ldr	r3, [r7, #12]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20050000 	.word	0x20050000
 8001a60:	00000400 	.word	0x00000400
 8001a64:	20000874 	.word	0x20000874
 8001a68:	200009c8 	.word	0x200009c8

08001a6c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a70:	4b06      	ldr	r3, [pc, #24]	@ (8001a8c <SystemInit+0x20>)
 8001a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a76:	4a05      	ldr	r2, [pc, #20]	@ (8001a8c <SystemInit+0x20>)
 8001a78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ac8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a94:	f7ff ffea 	bl	8001a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a98:	480c      	ldr	r0, [pc, #48]	@ (8001acc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a9a:	490d      	ldr	r1, [pc, #52]	@ (8001ad0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ad4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aa0:	e002      	b.n	8001aa8 <LoopCopyDataInit>

08001aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aa6:	3304      	adds	r3, #4

08001aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001aac:	d3f9      	bcc.n	8001aa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aae:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ab0:	4c0a      	ldr	r4, [pc, #40]	@ (8001adc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ab4:	e001      	b.n	8001aba <LoopFillZerobss>

08001ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ab8:	3204      	adds	r2, #4

08001aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001abc:	d3fb      	bcc.n	8001ab6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001abe:	f004 fe1b 	bl	80066f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ac2:	f7ff fa09 	bl	8000ed8 <main>
  bx  lr    
 8001ac6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ac8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001acc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ad0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ad4:	08008b90 	.word	0x08008b90
  ldr r2, =_sbss
 8001ad8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001adc:	200009c8 	.word	0x200009c8

08001ae0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ae0:	e7fe      	b.n	8001ae0 <ADC_IRQHandler>

08001ae2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae6:	2003      	movs	r0, #3
 8001ae8:	f000 f94c 	bl	8001d84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aec:	2000      	movs	r0, #0
 8001aee:	f000 f805 	bl	8001afc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001af2:	f7ff fcfd 	bl	80014f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	bd80      	pop	{r7, pc}

08001afc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b04:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <HAL_InitTick+0x54>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	4b12      	ldr	r3, [pc, #72]	@ (8001b54 <HAL_InitTick+0x58>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 f967 	bl	8001dee <HAL_SYSTICK_Config>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e00e      	b.n	8001b48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2b0f      	cmp	r3, #15
 8001b2e:	d80a      	bhi.n	8001b46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b30:	2200      	movs	r2, #0
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	f04f 30ff 	mov.w	r0, #4294967295
 8001b38:	f000 f92f 	bl	8001d9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b3c:	4a06      	ldr	r2, [pc, #24]	@ (8001b58 <HAL_InitTick+0x5c>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b42:	2300      	movs	r3, #0
 8001b44:	e000      	b.n	8001b48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000000 	.word	0x20000000
 8001b54:	20000008 	.word	0x20000008
 8001b58:	20000004 	.word	0x20000004

08001b5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b60:	4b06      	ldr	r3, [pc, #24]	@ (8001b7c <HAL_IncTick+0x20>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	461a      	mov	r2, r3
 8001b66:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <HAL_IncTick+0x24>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a04      	ldr	r2, [pc, #16]	@ (8001b80 <HAL_IncTick+0x24>)
 8001b6e:	6013      	str	r3, [r2, #0]
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000008 	.word	0x20000008
 8001b80:	20000878 	.word	0x20000878

08001b84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return uwTick;
 8001b88:	4b03      	ldr	r3, [pc, #12]	@ (8001b98 <HAL_GetTick+0x14>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	20000878 	.word	0x20000878

08001b9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ba4:	f7ff ffee 	bl	8001b84 <HAL_GetTick>
 8001ba8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bb4:	d005      	beq.n	8001bc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8001be0 <HAL_Delay+0x44>)
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	461a      	mov	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bc2:	bf00      	nop
 8001bc4:	f7ff ffde 	bl	8001b84 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	68fa      	ldr	r2, [r7, #12]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d8f7      	bhi.n	8001bc4 <HAL_Delay+0x28>
  {
  }
}
 8001bd4:	bf00      	nop
 8001bd6:	bf00      	nop
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000008 	.word	0x20000008

08001be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8001c24 <__NVIC_SetPriorityGrouping+0x40>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bfa:	68ba      	ldr	r2, [r7, #8]
 8001bfc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c00:	4013      	ands	r3, r2
 8001c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001c0c:	4b06      	ldr	r3, [pc, #24]	@ (8001c28 <__NVIC_SetPriorityGrouping+0x44>)
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c12:	4a04      	ldr	r2, [pc, #16]	@ (8001c24 <__NVIC_SetPriorityGrouping+0x40>)
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	60d3      	str	r3, [r2, #12]
}
 8001c18:	bf00      	nop
 8001c1a:	3714      	adds	r7, #20
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	e000ed00 	.word	0xe000ed00
 8001c28:	05fa0000 	.word	0x05fa0000

08001c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c30:	4b04      	ldr	r3, [pc, #16]	@ (8001c44 <__NVIC_GetPriorityGrouping+0x18>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	0a1b      	lsrs	r3, r3, #8
 8001c36:	f003 0307 	and.w	r3, r3, #7
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	db0b      	blt.n	8001c72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	f003 021f 	and.w	r2, r3, #31
 8001c60:	4907      	ldr	r1, [pc, #28]	@ (8001c80 <__NVIC_EnableIRQ+0x38>)
 8001c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c66:	095b      	lsrs	r3, r3, #5
 8001c68:	2001      	movs	r0, #1
 8001c6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	e000e100 	.word	0xe000e100

08001c84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	6039      	str	r1, [r7, #0]
 8001c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	db0a      	blt.n	8001cae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	490c      	ldr	r1, [pc, #48]	@ (8001cd0 <__NVIC_SetPriority+0x4c>)
 8001c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca2:	0112      	lsls	r2, r2, #4
 8001ca4:	b2d2      	uxtb	r2, r2
 8001ca6:	440b      	add	r3, r1
 8001ca8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cac:	e00a      	b.n	8001cc4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	4908      	ldr	r1, [pc, #32]	@ (8001cd4 <__NVIC_SetPriority+0x50>)
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	f003 030f 	and.w	r3, r3, #15
 8001cba:	3b04      	subs	r3, #4
 8001cbc:	0112      	lsls	r2, r2, #4
 8001cbe:	b2d2      	uxtb	r2, r2
 8001cc0:	440b      	add	r3, r1
 8001cc2:	761a      	strb	r2, [r3, #24]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	e000e100 	.word	0xe000e100
 8001cd4:	e000ed00 	.word	0xe000ed00

08001cd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b089      	sub	sp, #36	@ 0x24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	f1c3 0307 	rsb	r3, r3, #7
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	bf28      	it	cs
 8001cf6:	2304      	movcs	r3, #4
 8001cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	2b06      	cmp	r3, #6
 8001d00:	d902      	bls.n	8001d08 <NVIC_EncodePriority+0x30>
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	3b03      	subs	r3, #3
 8001d06:	e000      	b.n	8001d0a <NVIC_EncodePriority+0x32>
 8001d08:	2300      	movs	r3, #0
 8001d0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	43da      	mvns	r2, r3
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	401a      	ands	r2, r3
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d20:	f04f 31ff 	mov.w	r1, #4294967295
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2a:	43d9      	mvns	r1, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d30:	4313      	orrs	r3, r2
         );
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3724      	adds	r7, #36	@ 0x24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
	...

08001d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	3b01      	subs	r3, #1
 8001d4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d50:	d301      	bcc.n	8001d56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d52:	2301      	movs	r3, #1
 8001d54:	e00f      	b.n	8001d76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d56:	4a0a      	ldr	r2, [pc, #40]	@ (8001d80 <SysTick_Config+0x40>)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d5e:	210f      	movs	r1, #15
 8001d60:	f04f 30ff 	mov.w	r0, #4294967295
 8001d64:	f7ff ff8e 	bl	8001c84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d68:	4b05      	ldr	r3, [pc, #20]	@ (8001d80 <SysTick_Config+0x40>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d6e:	4b04      	ldr	r3, [pc, #16]	@ (8001d80 <SysTick_Config+0x40>)
 8001d70:	2207      	movs	r2, #7
 8001d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	e000e010 	.word	0xe000e010

08001d84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff ff29 	bl	8001be4 <__NVIC_SetPriorityGrouping>
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b086      	sub	sp, #24
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	4603      	mov	r3, r0
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	607a      	str	r2, [r7, #4]
 8001da6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dac:	f7ff ff3e 	bl	8001c2c <__NVIC_GetPriorityGrouping>
 8001db0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	68b9      	ldr	r1, [r7, #8]
 8001db6:	6978      	ldr	r0, [r7, #20]
 8001db8:	f7ff ff8e 	bl	8001cd8 <NVIC_EncodePriority>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dc2:	4611      	mov	r1, r2
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ff5d 	bl	8001c84 <__NVIC_SetPriority>
}
 8001dca:	bf00      	nop
 8001dcc:	3718      	adds	r7, #24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b082      	sub	sp, #8
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	4603      	mov	r3, r0
 8001dda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ff31 	bl	8001c48 <__NVIC_EnableIRQ>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f7ff ffa2 	bl	8001d40 <SysTick_Config>
 8001dfc:	4603      	mov	r3, r0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b089      	sub	sp, #36	@ 0x24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001e12:	2300      	movs	r3, #0
 8001e14:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001e16:	2300      	movs	r3, #0
 8001e18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001e22:	2300      	movs	r3, #0
 8001e24:	61fb      	str	r3, [r7, #28]
 8001e26:	e175      	b.n	8002114 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001e28:	2201      	movs	r2, #1
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	697a      	ldr	r2, [r7, #20]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	f040 8164 	bne.w	800210e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f003 0303 	and.w	r3, r3, #3
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d005      	beq.n	8001e5e <HAL_GPIO_Init+0x56>
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f003 0303 	and.w	r3, r3, #3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d130      	bne.n	8001ec0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	2203      	movs	r2, #3
 8001e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	4013      	ands	r3, r2
 8001e74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	68da      	ldr	r2, [r3, #12]
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	4313      	orrs	r3, r2
 8001e86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e94:	2201      	movs	r2, #1
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	69ba      	ldr	r2, [r7, #24]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	091b      	lsrs	r3, r3, #4
 8001eaa:	f003 0201 	and.w	r2, r3, #1
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f003 0303 	and.w	r3, r3, #3
 8001ec8:	2b03      	cmp	r3, #3
 8001eca:	d017      	beq.n	8001efc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	2203      	movs	r2, #3
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	43db      	mvns	r3, r3
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	689a      	ldr	r2, [r3, #8]
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f003 0303 	and.w	r3, r3, #3
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d123      	bne.n	8001f50 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	08da      	lsrs	r2, r3, #3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3208      	adds	r2, #8
 8001f10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	f003 0307 	and.w	r3, r3, #7
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	220f      	movs	r2, #15
 8001f20:	fa02 f303 	lsl.w	r3, r2, r3
 8001f24:	43db      	mvns	r3, r3
 8001f26:	69ba      	ldr	r2, [r7, #24]
 8001f28:	4013      	ands	r3, r2
 8001f2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	691a      	ldr	r2, [r3, #16]
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	f003 0307 	and.w	r3, r3, #7
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	08da      	lsrs	r2, r3, #3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	3208      	adds	r2, #8
 8001f4a:	69b9      	ldr	r1, [r7, #24]
 8001f4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	2203      	movs	r2, #3
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	43db      	mvns	r3, r3
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	4013      	ands	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f003 0203 	and.w	r2, r3, #3
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f000 80be 	beq.w	800210e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f92:	4b66      	ldr	r3, [pc, #408]	@ (800212c <HAL_GPIO_Init+0x324>)
 8001f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f96:	4a65      	ldr	r2, [pc, #404]	@ (800212c <HAL_GPIO_Init+0x324>)
 8001f98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f9e:	4b63      	ldr	r3, [pc, #396]	@ (800212c <HAL_GPIO_Init+0x324>)
 8001fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001faa:	4a61      	ldr	r2, [pc, #388]	@ (8002130 <HAL_GPIO_Init+0x328>)
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	089b      	lsrs	r3, r3, #2
 8001fb0:	3302      	adds	r3, #2
 8001fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	f003 0303 	and.w	r3, r3, #3
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	220f      	movs	r2, #15
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a58      	ldr	r2, [pc, #352]	@ (8002134 <HAL_GPIO_Init+0x32c>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d037      	beq.n	8002046 <HAL_GPIO_Init+0x23e>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a57      	ldr	r2, [pc, #348]	@ (8002138 <HAL_GPIO_Init+0x330>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d031      	beq.n	8002042 <HAL_GPIO_Init+0x23a>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a56      	ldr	r2, [pc, #344]	@ (800213c <HAL_GPIO_Init+0x334>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d02b      	beq.n	800203e <HAL_GPIO_Init+0x236>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a55      	ldr	r2, [pc, #340]	@ (8002140 <HAL_GPIO_Init+0x338>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d025      	beq.n	800203a <HAL_GPIO_Init+0x232>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a54      	ldr	r2, [pc, #336]	@ (8002144 <HAL_GPIO_Init+0x33c>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d01f      	beq.n	8002036 <HAL_GPIO_Init+0x22e>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a53      	ldr	r2, [pc, #332]	@ (8002148 <HAL_GPIO_Init+0x340>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d019      	beq.n	8002032 <HAL_GPIO_Init+0x22a>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a52      	ldr	r2, [pc, #328]	@ (800214c <HAL_GPIO_Init+0x344>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d013      	beq.n	800202e <HAL_GPIO_Init+0x226>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a51      	ldr	r2, [pc, #324]	@ (8002150 <HAL_GPIO_Init+0x348>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d00d      	beq.n	800202a <HAL_GPIO_Init+0x222>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a50      	ldr	r2, [pc, #320]	@ (8002154 <HAL_GPIO_Init+0x34c>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d007      	beq.n	8002026 <HAL_GPIO_Init+0x21e>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a4f      	ldr	r2, [pc, #316]	@ (8002158 <HAL_GPIO_Init+0x350>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d101      	bne.n	8002022 <HAL_GPIO_Init+0x21a>
 800201e:	2309      	movs	r3, #9
 8002020:	e012      	b.n	8002048 <HAL_GPIO_Init+0x240>
 8002022:	230a      	movs	r3, #10
 8002024:	e010      	b.n	8002048 <HAL_GPIO_Init+0x240>
 8002026:	2308      	movs	r3, #8
 8002028:	e00e      	b.n	8002048 <HAL_GPIO_Init+0x240>
 800202a:	2307      	movs	r3, #7
 800202c:	e00c      	b.n	8002048 <HAL_GPIO_Init+0x240>
 800202e:	2306      	movs	r3, #6
 8002030:	e00a      	b.n	8002048 <HAL_GPIO_Init+0x240>
 8002032:	2305      	movs	r3, #5
 8002034:	e008      	b.n	8002048 <HAL_GPIO_Init+0x240>
 8002036:	2304      	movs	r3, #4
 8002038:	e006      	b.n	8002048 <HAL_GPIO_Init+0x240>
 800203a:	2303      	movs	r3, #3
 800203c:	e004      	b.n	8002048 <HAL_GPIO_Init+0x240>
 800203e:	2302      	movs	r3, #2
 8002040:	e002      	b.n	8002048 <HAL_GPIO_Init+0x240>
 8002042:	2301      	movs	r3, #1
 8002044:	e000      	b.n	8002048 <HAL_GPIO_Init+0x240>
 8002046:	2300      	movs	r3, #0
 8002048:	69fa      	ldr	r2, [r7, #28]
 800204a:	f002 0203 	and.w	r2, r2, #3
 800204e:	0092      	lsls	r2, r2, #2
 8002050:	4093      	lsls	r3, r2
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	4313      	orrs	r3, r2
 8002056:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002058:	4935      	ldr	r1, [pc, #212]	@ (8002130 <HAL_GPIO_Init+0x328>)
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	089b      	lsrs	r3, r3, #2
 800205e:	3302      	adds	r3, #2
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002066:	4b3d      	ldr	r3, [pc, #244]	@ (800215c <HAL_GPIO_Init+0x354>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	43db      	mvns	r3, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4013      	ands	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d003      	beq.n	800208a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	4313      	orrs	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800208a:	4a34      	ldr	r2, [pc, #208]	@ (800215c <HAL_GPIO_Init+0x354>)
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002090:	4b32      	ldr	r3, [pc, #200]	@ (800215c <HAL_GPIO_Init+0x354>)
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	43db      	mvns	r3, r3
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	4013      	ands	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020b4:	4a29      	ldr	r2, [pc, #164]	@ (800215c <HAL_GPIO_Init+0x354>)
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020ba:	4b28      	ldr	r3, [pc, #160]	@ (800215c <HAL_GPIO_Init+0x354>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	43db      	mvns	r3, r3
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	4013      	ands	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d003      	beq.n	80020de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	4313      	orrs	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020de:	4a1f      	ldr	r2, [pc, #124]	@ (800215c <HAL_GPIO_Init+0x354>)
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020e4:	4b1d      	ldr	r3, [pc, #116]	@ (800215c <HAL_GPIO_Init+0x354>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	43db      	mvns	r3, r3
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	4013      	ands	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d003      	beq.n	8002108 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	4313      	orrs	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002108:	4a14      	ldr	r2, [pc, #80]	@ (800215c <HAL_GPIO_Init+0x354>)
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	3301      	adds	r3, #1
 8002112:	61fb      	str	r3, [r7, #28]
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	2b0f      	cmp	r3, #15
 8002118:	f67f ae86 	bls.w	8001e28 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800211c:	bf00      	nop
 800211e:	bf00      	nop
 8002120:	3724      	adds	r7, #36	@ 0x24
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	40023800 	.word	0x40023800
 8002130:	40013800 	.word	0x40013800
 8002134:	40020000 	.word	0x40020000
 8002138:	40020400 	.word	0x40020400
 800213c:	40020800 	.word	0x40020800
 8002140:	40020c00 	.word	0x40020c00
 8002144:	40021000 	.word	0x40021000
 8002148:	40021400 	.word	0x40021400
 800214c:	40021800 	.word	0x40021800
 8002150:	40021c00 	.word	0x40021c00
 8002154:	40022000 	.word	0x40022000
 8002158:	40022400 	.word	0x40022400
 800215c:	40013c00 	.word	0x40013c00

08002160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	460b      	mov	r3, r1
 800216a:	807b      	strh	r3, [r7, #2]
 800216c:	4613      	mov	r3, r2
 800216e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002170:	787b      	ldrb	r3, [r7, #1]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002176:	887a      	ldrh	r2, [r7, #2]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800217c:	e003      	b.n	8002186 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800217e:	887b      	ldrh	r3, [r7, #2]
 8002180:	041a      	lsls	r2, r3, #16
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	619a      	str	r2, [r3, #24]
}
 8002186:	bf00      	nop
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002192:	b580      	push	{r7, lr}
 8002194:	b086      	sub	sp, #24
 8002196:	af02      	add	r7, sp, #8
 8002198:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d101      	bne.n	80021a4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e108      	b.n	80023b6 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d106      	bne.n	80021c4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f7ff fada 	bl	8001778 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2203      	movs	r2, #3
 80021c8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021d2:	d102      	bne.n	80021da <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2200      	movs	r2, #0
 80021d8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4618      	mov	r0, r3
 80021e0:	f003 fa20 	bl	8005624 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6818      	ldr	r0, [r3, #0]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	7c1a      	ldrb	r2, [r3, #16]
 80021ec:	f88d 2000 	strb.w	r2, [sp]
 80021f0:	3304      	adds	r3, #4
 80021f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021f4:	f003 f9bc 	bl	8005570 <USB_CoreInit>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d005      	beq.n	800220a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2202      	movs	r2, #2
 8002202:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e0d5      	b.n	80023b6 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2100      	movs	r1, #0
 8002210:	4618      	mov	r0, r3
 8002212:	f003 fa18 	bl	8005646 <USB_SetCurrentMode>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d005      	beq.n	8002228 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2202      	movs	r2, #2
 8002220:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e0c6      	b.n	80023b6 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002228:	2300      	movs	r3, #0
 800222a:	73fb      	strb	r3, [r7, #15]
 800222c:	e04a      	b.n	80022c4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800222e:	7bfa      	ldrb	r2, [r7, #15]
 8002230:	6879      	ldr	r1, [r7, #4]
 8002232:	4613      	mov	r3, r2
 8002234:	00db      	lsls	r3, r3, #3
 8002236:	4413      	add	r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	440b      	add	r3, r1
 800223c:	3315      	adds	r3, #21
 800223e:	2201      	movs	r2, #1
 8002240:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002242:	7bfa      	ldrb	r2, [r7, #15]
 8002244:	6879      	ldr	r1, [r7, #4]
 8002246:	4613      	mov	r3, r2
 8002248:	00db      	lsls	r3, r3, #3
 800224a:	4413      	add	r3, r2
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	440b      	add	r3, r1
 8002250:	3314      	adds	r3, #20
 8002252:	7bfa      	ldrb	r2, [r7, #15]
 8002254:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002256:	7bfa      	ldrb	r2, [r7, #15]
 8002258:	7bfb      	ldrb	r3, [r7, #15]
 800225a:	b298      	uxth	r0, r3
 800225c:	6879      	ldr	r1, [r7, #4]
 800225e:	4613      	mov	r3, r2
 8002260:	00db      	lsls	r3, r3, #3
 8002262:	4413      	add	r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	440b      	add	r3, r1
 8002268:	332e      	adds	r3, #46	@ 0x2e
 800226a:	4602      	mov	r2, r0
 800226c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800226e:	7bfa      	ldrb	r2, [r7, #15]
 8002270:	6879      	ldr	r1, [r7, #4]
 8002272:	4613      	mov	r3, r2
 8002274:	00db      	lsls	r3, r3, #3
 8002276:	4413      	add	r3, r2
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	440b      	add	r3, r1
 800227c:	3318      	adds	r3, #24
 800227e:	2200      	movs	r2, #0
 8002280:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002282:	7bfa      	ldrb	r2, [r7, #15]
 8002284:	6879      	ldr	r1, [r7, #4]
 8002286:	4613      	mov	r3, r2
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	4413      	add	r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	440b      	add	r3, r1
 8002290:	331c      	adds	r3, #28
 8002292:	2200      	movs	r2, #0
 8002294:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002296:	7bfa      	ldrb	r2, [r7, #15]
 8002298:	6879      	ldr	r1, [r7, #4]
 800229a:	4613      	mov	r3, r2
 800229c:	00db      	lsls	r3, r3, #3
 800229e:	4413      	add	r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	440b      	add	r3, r1
 80022a4:	3320      	adds	r3, #32
 80022a6:	2200      	movs	r2, #0
 80022a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80022aa:	7bfa      	ldrb	r2, [r7, #15]
 80022ac:	6879      	ldr	r1, [r7, #4]
 80022ae:	4613      	mov	r3, r2
 80022b0:	00db      	lsls	r3, r3, #3
 80022b2:	4413      	add	r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	440b      	add	r3, r1
 80022b8:	3324      	adds	r3, #36	@ 0x24
 80022ba:	2200      	movs	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022be:	7bfb      	ldrb	r3, [r7, #15]
 80022c0:	3301      	adds	r3, #1
 80022c2:	73fb      	strb	r3, [r7, #15]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	791b      	ldrb	r3, [r3, #4]
 80022c8:	7bfa      	ldrb	r2, [r7, #15]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d3af      	bcc.n	800222e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022ce:	2300      	movs	r3, #0
 80022d0:	73fb      	strb	r3, [r7, #15]
 80022d2:	e044      	b.n	800235e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80022d4:	7bfa      	ldrb	r2, [r7, #15]
 80022d6:	6879      	ldr	r1, [r7, #4]
 80022d8:	4613      	mov	r3, r2
 80022da:	00db      	lsls	r3, r3, #3
 80022dc:	4413      	add	r3, r2
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	440b      	add	r3, r1
 80022e2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80022e6:	2200      	movs	r2, #0
 80022e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80022ea:	7bfa      	ldrb	r2, [r7, #15]
 80022ec:	6879      	ldr	r1, [r7, #4]
 80022ee:	4613      	mov	r3, r2
 80022f0:	00db      	lsls	r3, r3, #3
 80022f2:	4413      	add	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	440b      	add	r3, r1
 80022f8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80022fc:	7bfa      	ldrb	r2, [r7, #15]
 80022fe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002300:	7bfa      	ldrb	r2, [r7, #15]
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	4613      	mov	r3, r2
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	4413      	add	r3, r2
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	440b      	add	r3, r1
 800230e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002312:	2200      	movs	r2, #0
 8002314:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002316:	7bfa      	ldrb	r2, [r7, #15]
 8002318:	6879      	ldr	r1, [r7, #4]
 800231a:	4613      	mov	r3, r2
 800231c:	00db      	lsls	r3, r3, #3
 800231e:	4413      	add	r3, r2
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	440b      	add	r3, r1
 8002324:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800232c:	7bfa      	ldrb	r2, [r7, #15]
 800232e:	6879      	ldr	r1, [r7, #4]
 8002330:	4613      	mov	r3, r2
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	4413      	add	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	440b      	add	r3, r1
 800233a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002342:	7bfa      	ldrb	r2, [r7, #15]
 8002344:	6879      	ldr	r1, [r7, #4]
 8002346:	4613      	mov	r3, r2
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	4413      	add	r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	440b      	add	r3, r1
 8002350:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002354:	2200      	movs	r2, #0
 8002356:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002358:	7bfb      	ldrb	r3, [r7, #15]
 800235a:	3301      	adds	r3, #1
 800235c:	73fb      	strb	r3, [r7, #15]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	791b      	ldrb	r3, [r3, #4]
 8002362:	7bfa      	ldrb	r2, [r7, #15]
 8002364:	429a      	cmp	r2, r3
 8002366:	d3b5      	bcc.n	80022d4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6818      	ldr	r0, [r3, #0]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	7c1a      	ldrb	r2, [r3, #16]
 8002370:	f88d 2000 	strb.w	r2, [sp]
 8002374:	3304      	adds	r3, #4
 8002376:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002378:	f003 f9b2 	bl	80056e0 <USB_DevInit>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d005      	beq.n	800238e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2202      	movs	r2, #2
 8002386:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e013      	b.n	80023b6 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	7b1b      	ldrb	r3, [r3, #12]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d102      	bne.n	80023aa <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f000 f80b 	bl	80023c0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f003 fb6d 	bl	8005a8e <USB_DevDisconnect>

  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
	...

080023c0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2201      	movs	r2, #1
 80023d2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2200      	movs	r2, #0
 80023da:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	699b      	ldr	r3, [r3, #24]
 80023e2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80023ee:	4b05      	ldr	r3, [pc, #20]	@ (8002404 <HAL_PCDEx_ActivateLPM+0x44>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80023f6:	2300      	movs	r3, #0
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3714      	adds	r7, #20
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	10000003 	.word	0x10000003

08002408 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800240c:	4b05      	ldr	r3, [pc, #20]	@ (8002424 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a04      	ldr	r2, [pc, #16]	@ (8002424 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002412:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002416:	6013      	str	r3, [r2, #0]
}
 8002418:	bf00      	nop
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	40007000 	.word	0x40007000

08002428 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b086      	sub	sp, #24
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002430:	2300      	movs	r3, #0
 8002432:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d101      	bne.n	800243e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e291      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0301 	and.w	r3, r3, #1
 8002446:	2b00      	cmp	r3, #0
 8002448:	f000 8087 	beq.w	800255a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800244c:	4b96      	ldr	r3, [pc, #600]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f003 030c 	and.w	r3, r3, #12
 8002454:	2b04      	cmp	r3, #4
 8002456:	d00c      	beq.n	8002472 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002458:	4b93      	ldr	r3, [pc, #588]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f003 030c 	and.w	r3, r3, #12
 8002460:	2b08      	cmp	r3, #8
 8002462:	d112      	bne.n	800248a <HAL_RCC_OscConfig+0x62>
 8002464:	4b90      	ldr	r3, [pc, #576]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800246c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002470:	d10b      	bne.n	800248a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002472:	4b8d      	ldr	r3, [pc, #564]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d06c      	beq.n	8002558 <HAL_RCC_OscConfig+0x130>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d168      	bne.n	8002558 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e26b      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002492:	d106      	bne.n	80024a2 <HAL_RCC_OscConfig+0x7a>
 8002494:	4b84      	ldr	r3, [pc, #528]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a83      	ldr	r2, [pc, #524]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 800249a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	e02e      	b.n	8002500 <HAL_RCC_OscConfig+0xd8>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10c      	bne.n	80024c4 <HAL_RCC_OscConfig+0x9c>
 80024aa:	4b7f      	ldr	r3, [pc, #508]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a7e      	ldr	r2, [pc, #504]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80024b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024b4:	6013      	str	r3, [r2, #0]
 80024b6:	4b7c      	ldr	r3, [pc, #496]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a7b      	ldr	r2, [pc, #492]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80024bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024c0:	6013      	str	r3, [r2, #0]
 80024c2:	e01d      	b.n	8002500 <HAL_RCC_OscConfig+0xd8>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024cc:	d10c      	bne.n	80024e8 <HAL_RCC_OscConfig+0xc0>
 80024ce:	4b76      	ldr	r3, [pc, #472]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a75      	ldr	r2, [pc, #468]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80024d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024d8:	6013      	str	r3, [r2, #0]
 80024da:	4b73      	ldr	r3, [pc, #460]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a72      	ldr	r2, [pc, #456]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80024e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024e4:	6013      	str	r3, [r2, #0]
 80024e6:	e00b      	b.n	8002500 <HAL_RCC_OscConfig+0xd8>
 80024e8:	4b6f      	ldr	r3, [pc, #444]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a6e      	ldr	r2, [pc, #440]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80024ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024f2:	6013      	str	r3, [r2, #0]
 80024f4:	4b6c      	ldr	r3, [pc, #432]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a6b      	ldr	r2, [pc, #428]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80024fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d013      	beq.n	8002530 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002508:	f7ff fb3c 	bl	8001b84 <HAL_GetTick>
 800250c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800250e:	e008      	b.n	8002522 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002510:	f7ff fb38 	bl	8001b84 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b64      	cmp	r3, #100	@ 0x64
 800251c:	d901      	bls.n	8002522 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e21f      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002522:	4b61      	ldr	r3, [pc, #388]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d0f0      	beq.n	8002510 <HAL_RCC_OscConfig+0xe8>
 800252e:	e014      	b.n	800255a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002530:	f7ff fb28 	bl	8001b84 <HAL_GetTick>
 8002534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002536:	e008      	b.n	800254a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002538:	f7ff fb24 	bl	8001b84 <HAL_GetTick>
 800253c:	4602      	mov	r2, r0
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	2b64      	cmp	r3, #100	@ 0x64
 8002544:	d901      	bls.n	800254a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e20b      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800254a:	4b57      	ldr	r3, [pc, #348]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1f0      	bne.n	8002538 <HAL_RCC_OscConfig+0x110>
 8002556:	e000      	b.n	800255a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0302 	and.w	r3, r3, #2
 8002562:	2b00      	cmp	r3, #0
 8002564:	d069      	beq.n	800263a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002566:	4b50      	ldr	r3, [pc, #320]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f003 030c 	and.w	r3, r3, #12
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00b      	beq.n	800258a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002572:	4b4d      	ldr	r3, [pc, #308]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f003 030c 	and.w	r3, r3, #12
 800257a:	2b08      	cmp	r3, #8
 800257c:	d11c      	bne.n	80025b8 <HAL_RCC_OscConfig+0x190>
 800257e:	4b4a      	ldr	r3, [pc, #296]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d116      	bne.n	80025b8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800258a:	4b47      	ldr	r3, [pc, #284]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	2b00      	cmp	r3, #0
 8002594:	d005      	beq.n	80025a2 <HAL_RCC_OscConfig+0x17a>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	2b01      	cmp	r3, #1
 800259c:	d001      	beq.n	80025a2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e1df      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a2:	4b41      	ldr	r3, [pc, #260]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	00db      	lsls	r3, r3, #3
 80025b0:	493d      	ldr	r1, [pc, #244]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80025b2:	4313      	orrs	r3, r2
 80025b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025b6:	e040      	b.n	800263a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d023      	beq.n	8002608 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025c0:	4b39      	ldr	r3, [pc, #228]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a38      	ldr	r2, [pc, #224]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80025c6:	f043 0301 	orr.w	r3, r3, #1
 80025ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025cc:	f7ff fada 	bl	8001b84 <HAL_GetTick>
 80025d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025d2:	e008      	b.n	80025e6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025d4:	f7ff fad6 	bl	8001b84 <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e1bd      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025e6:	4b30      	ldr	r3, [pc, #192]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0302 	and.w	r3, r3, #2
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d0f0      	beq.n	80025d4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f2:	4b2d      	ldr	r3, [pc, #180]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	00db      	lsls	r3, r3, #3
 8002600:	4929      	ldr	r1, [pc, #164]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002602:	4313      	orrs	r3, r2
 8002604:	600b      	str	r3, [r1, #0]
 8002606:	e018      	b.n	800263a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002608:	4b27      	ldr	r3, [pc, #156]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a26      	ldr	r2, [pc, #152]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 800260e:	f023 0301 	bic.w	r3, r3, #1
 8002612:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002614:	f7ff fab6 	bl	8001b84 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800261c:	f7ff fab2 	bl	8001b84 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e199      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800262e:	4b1e      	ldr	r3, [pc, #120]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1f0      	bne.n	800261c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0308 	and.w	r3, r3, #8
 8002642:	2b00      	cmp	r3, #0
 8002644:	d038      	beq.n	80026b8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d019      	beq.n	8002682 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800264e:	4b16      	ldr	r3, [pc, #88]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002650:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002652:	4a15      	ldr	r2, [pc, #84]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002654:	f043 0301 	orr.w	r3, r3, #1
 8002658:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800265a:	f7ff fa93 	bl	8001b84 <HAL_GetTick>
 800265e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002660:	e008      	b.n	8002674 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002662:	f7ff fa8f 	bl	8001b84 <HAL_GetTick>
 8002666:	4602      	mov	r2, r0
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	2b02      	cmp	r3, #2
 800266e:	d901      	bls.n	8002674 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e176      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002674:	4b0c      	ldr	r3, [pc, #48]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002676:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002678:	f003 0302 	and.w	r3, r3, #2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d0f0      	beq.n	8002662 <HAL_RCC_OscConfig+0x23a>
 8002680:	e01a      	b.n	80026b8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002682:	4b09      	ldr	r3, [pc, #36]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002686:	4a08      	ldr	r2, [pc, #32]	@ (80026a8 <HAL_RCC_OscConfig+0x280>)
 8002688:	f023 0301 	bic.w	r3, r3, #1
 800268c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800268e:	f7ff fa79 	bl	8001b84 <HAL_GetTick>
 8002692:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002694:	e00a      	b.n	80026ac <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002696:	f7ff fa75 	bl	8001b84 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d903      	bls.n	80026ac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e15c      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
 80026a8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ac:	4b91      	ldr	r3, [pc, #580]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 80026ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026b0:	f003 0302 	and.w	r3, r3, #2
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1ee      	bne.n	8002696 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0304 	and.w	r3, r3, #4
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	f000 80a4 	beq.w	800280e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026c6:	4b8b      	ldr	r3, [pc, #556]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d10d      	bne.n	80026ee <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80026d2:	4b88      	ldr	r3, [pc, #544]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 80026d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d6:	4a87      	ldr	r2, [pc, #540]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 80026d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80026de:	4b85      	ldr	r3, [pc, #532]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 80026e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e6:	60bb      	str	r3, [r7, #8]
 80026e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026ea:	2301      	movs	r3, #1
 80026ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026ee:	4b82      	ldr	r3, [pc, #520]	@ (80028f8 <HAL_RCC_OscConfig+0x4d0>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d118      	bne.n	800272c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80026fa:	4b7f      	ldr	r3, [pc, #508]	@ (80028f8 <HAL_RCC_OscConfig+0x4d0>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a7e      	ldr	r2, [pc, #504]	@ (80028f8 <HAL_RCC_OscConfig+0x4d0>)
 8002700:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002704:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002706:	f7ff fa3d 	bl	8001b84 <HAL_GetTick>
 800270a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800270c:	e008      	b.n	8002720 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800270e:	f7ff fa39 	bl	8001b84 <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	2b64      	cmp	r3, #100	@ 0x64
 800271a:	d901      	bls.n	8002720 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e120      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002720:	4b75      	ldr	r3, [pc, #468]	@ (80028f8 <HAL_RCC_OscConfig+0x4d0>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002728:	2b00      	cmp	r3, #0
 800272a:	d0f0      	beq.n	800270e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d106      	bne.n	8002742 <HAL_RCC_OscConfig+0x31a>
 8002734:	4b6f      	ldr	r3, [pc, #444]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 8002736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002738:	4a6e      	ldr	r2, [pc, #440]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 800273a:	f043 0301 	orr.w	r3, r3, #1
 800273e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002740:	e02d      	b.n	800279e <HAL_RCC_OscConfig+0x376>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d10c      	bne.n	8002764 <HAL_RCC_OscConfig+0x33c>
 800274a:	4b6a      	ldr	r3, [pc, #424]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 800274c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800274e:	4a69      	ldr	r2, [pc, #420]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 8002750:	f023 0301 	bic.w	r3, r3, #1
 8002754:	6713      	str	r3, [r2, #112]	@ 0x70
 8002756:	4b67      	ldr	r3, [pc, #412]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 8002758:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800275a:	4a66      	ldr	r2, [pc, #408]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 800275c:	f023 0304 	bic.w	r3, r3, #4
 8002760:	6713      	str	r3, [r2, #112]	@ 0x70
 8002762:	e01c      	b.n	800279e <HAL_RCC_OscConfig+0x376>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	2b05      	cmp	r3, #5
 800276a:	d10c      	bne.n	8002786 <HAL_RCC_OscConfig+0x35e>
 800276c:	4b61      	ldr	r3, [pc, #388]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 800276e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002770:	4a60      	ldr	r2, [pc, #384]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 8002772:	f043 0304 	orr.w	r3, r3, #4
 8002776:	6713      	str	r3, [r2, #112]	@ 0x70
 8002778:	4b5e      	ldr	r3, [pc, #376]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 800277a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800277c:	4a5d      	ldr	r2, [pc, #372]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 800277e:	f043 0301 	orr.w	r3, r3, #1
 8002782:	6713      	str	r3, [r2, #112]	@ 0x70
 8002784:	e00b      	b.n	800279e <HAL_RCC_OscConfig+0x376>
 8002786:	4b5b      	ldr	r3, [pc, #364]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 8002788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800278a:	4a5a      	ldr	r2, [pc, #360]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 800278c:	f023 0301 	bic.w	r3, r3, #1
 8002790:	6713      	str	r3, [r2, #112]	@ 0x70
 8002792:	4b58      	ldr	r3, [pc, #352]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 8002794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002796:	4a57      	ldr	r2, [pc, #348]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 8002798:	f023 0304 	bic.w	r3, r3, #4
 800279c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d015      	beq.n	80027d2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a6:	f7ff f9ed 	bl	8001b84 <HAL_GetTick>
 80027aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ac:	e00a      	b.n	80027c4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ae:	f7ff f9e9 	bl	8001b84 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027bc:	4293      	cmp	r3, r2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e0ce      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c4:	4b4b      	ldr	r3, [pc, #300]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 80027c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027c8:	f003 0302 	and.w	r3, r3, #2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d0ee      	beq.n	80027ae <HAL_RCC_OscConfig+0x386>
 80027d0:	e014      	b.n	80027fc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d2:	f7ff f9d7 	bl	8001b84 <HAL_GetTick>
 80027d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027d8:	e00a      	b.n	80027f0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027da:	f7ff f9d3 	bl	8001b84 <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d901      	bls.n	80027f0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	e0b8      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f0:	4b40      	ldr	r3, [pc, #256]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 80027f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027f4:	f003 0302 	and.w	r3, r3, #2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1ee      	bne.n	80027da <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027fc:	7dfb      	ldrb	r3, [r7, #23]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d105      	bne.n	800280e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002802:	4b3c      	ldr	r3, [pc, #240]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002806:	4a3b      	ldr	r2, [pc, #236]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 8002808:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800280c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	2b00      	cmp	r3, #0
 8002814:	f000 80a4 	beq.w	8002960 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002818:	4b36      	ldr	r3, [pc, #216]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f003 030c 	and.w	r3, r3, #12
 8002820:	2b08      	cmp	r3, #8
 8002822:	d06b      	beq.n	80028fc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	2b02      	cmp	r3, #2
 800282a:	d149      	bne.n	80028c0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800282c:	4b31      	ldr	r3, [pc, #196]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a30      	ldr	r2, [pc, #192]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 8002832:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002836:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002838:	f7ff f9a4 	bl	8001b84 <HAL_GetTick>
 800283c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800283e:	e008      	b.n	8002852 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002840:	f7ff f9a0 	bl	8001b84 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e087      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002852:	4b28      	ldr	r3, [pc, #160]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d1f0      	bne.n	8002840 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	69da      	ldr	r2, [r3, #28]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a1b      	ldr	r3, [r3, #32]
 8002866:	431a      	orrs	r2, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286c:	019b      	lsls	r3, r3, #6
 800286e:	431a      	orrs	r2, r3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002874:	085b      	lsrs	r3, r3, #1
 8002876:	3b01      	subs	r3, #1
 8002878:	041b      	lsls	r3, r3, #16
 800287a:	431a      	orrs	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002880:	061b      	lsls	r3, r3, #24
 8002882:	4313      	orrs	r3, r2
 8002884:	4a1b      	ldr	r2, [pc, #108]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 8002886:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800288a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800288c:	4b19      	ldr	r3, [pc, #100]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a18      	ldr	r2, [pc, #96]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 8002892:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002896:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002898:	f7ff f974 	bl	8001b84 <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800289e:	e008      	b.n	80028b2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a0:	f7ff f970 	bl	8001b84 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e057      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028b2:	4b10      	ldr	r3, [pc, #64]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d0f0      	beq.n	80028a0 <HAL_RCC_OscConfig+0x478>
 80028be:	e04f      	b.n	8002960 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028c0:	4b0c      	ldr	r3, [pc, #48]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a0b      	ldr	r2, [pc, #44]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 80028c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028cc:	f7ff f95a 	bl	8001b84 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028d4:	f7ff f956 	bl	8001b84 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e03d      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028e6:	4b03      	ldr	r3, [pc, #12]	@ (80028f4 <HAL_RCC_OscConfig+0x4cc>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1f0      	bne.n	80028d4 <HAL_RCC_OscConfig+0x4ac>
 80028f2:	e035      	b.n	8002960 <HAL_RCC_OscConfig+0x538>
 80028f4:	40023800 	.word	0x40023800
 80028f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80028fc:	4b1b      	ldr	r3, [pc, #108]	@ (800296c <HAL_RCC_OscConfig+0x544>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d028      	beq.n	800295c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002914:	429a      	cmp	r2, r3
 8002916:	d121      	bne.n	800295c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002922:	429a      	cmp	r2, r3
 8002924:	d11a      	bne.n	800295c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800292c:	4013      	ands	r3, r2
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002932:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002934:	4293      	cmp	r3, r2
 8002936:	d111      	bne.n	800295c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002942:	085b      	lsrs	r3, r3, #1
 8002944:	3b01      	subs	r3, #1
 8002946:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002948:	429a      	cmp	r2, r3
 800294a:	d107      	bne.n	800295c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002956:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002958:	429a      	cmp	r2, r3
 800295a:	d001      	beq.n	8002960 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e000      	b.n	8002962 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3718      	adds	r7, #24
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40023800 	.word	0x40023800

08002970 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800297a:	2300      	movs	r3, #0
 800297c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d101      	bne.n	8002988 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e0d0      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002988:	4b6a      	ldr	r3, [pc, #424]	@ (8002b34 <HAL_RCC_ClockConfig+0x1c4>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 030f 	and.w	r3, r3, #15
 8002990:	683a      	ldr	r2, [r7, #0]
 8002992:	429a      	cmp	r2, r3
 8002994:	d910      	bls.n	80029b8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002996:	4b67      	ldr	r3, [pc, #412]	@ (8002b34 <HAL_RCC_ClockConfig+0x1c4>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f023 020f 	bic.w	r2, r3, #15
 800299e:	4965      	ldr	r1, [pc, #404]	@ (8002b34 <HAL_RCC_ClockConfig+0x1c4>)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029a6:	4b63      	ldr	r3, [pc, #396]	@ (8002b34 <HAL_RCC_ClockConfig+0x1c4>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 030f 	and.w	r3, r3, #15
 80029ae:	683a      	ldr	r2, [r7, #0]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d001      	beq.n	80029b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e0b8      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d020      	beq.n	8002a06 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0304 	and.w	r3, r3, #4
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d005      	beq.n	80029dc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029d0:	4b59      	ldr	r3, [pc, #356]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	4a58      	ldr	r2, [pc, #352]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 80029d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80029da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0308 	and.w	r3, r3, #8
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d005      	beq.n	80029f4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029e8:	4b53      	ldr	r3, [pc, #332]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	4a52      	ldr	r2, [pc, #328]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 80029ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80029f2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029f4:	4b50      	ldr	r3, [pc, #320]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	494d      	ldr	r1, [pc, #308]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d040      	beq.n	8002a94 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d107      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a1a:	4b47      	ldr	r3, [pc, #284]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d115      	bne.n	8002a52 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e07f      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d107      	bne.n	8002a42 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a32:	4b41      	ldr	r3, [pc, #260]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d109      	bne.n	8002a52 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e073      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a42:	4b3d      	ldr	r3, [pc, #244]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e06b      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a52:	4b39      	ldr	r3, [pc, #228]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f023 0203 	bic.w	r2, r3, #3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	4936      	ldr	r1, [pc, #216]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a64:	f7ff f88e 	bl	8001b84 <HAL_GetTick>
 8002a68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a6a:	e00a      	b.n	8002a82 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a6c:	f7ff f88a 	bl	8001b84 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e053      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a82:	4b2d      	ldr	r3, [pc, #180]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	f003 020c 	and.w	r2, r3, #12
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d1eb      	bne.n	8002a6c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a94:	4b27      	ldr	r3, [pc, #156]	@ (8002b34 <HAL_RCC_ClockConfig+0x1c4>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 030f 	and.w	r3, r3, #15
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d210      	bcs.n	8002ac4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa2:	4b24      	ldr	r3, [pc, #144]	@ (8002b34 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f023 020f 	bic.w	r2, r3, #15
 8002aaa:	4922      	ldr	r1, [pc, #136]	@ (8002b34 <HAL_RCC_ClockConfig+0x1c4>)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ab2:	4b20      	ldr	r3, [pc, #128]	@ (8002b34 <HAL_RCC_ClockConfig+0x1c4>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 030f 	and.w	r3, r3, #15
 8002aba:	683a      	ldr	r2, [r7, #0]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d001      	beq.n	8002ac4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e032      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0304 	and.w	r3, r3, #4
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d008      	beq.n	8002ae2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ad0:	4b19      	ldr	r3, [pc, #100]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	4916      	ldr	r1, [pc, #88]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0308 	and.w	r3, r3, #8
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d009      	beq.n	8002b02 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002aee:	4b12      	ldr	r3, [pc, #72]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	00db      	lsls	r3, r3, #3
 8002afc:	490e      	ldr	r1, [pc, #56]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 8002afe:	4313      	orrs	r3, r2
 8002b00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b02:	f000 f821 	bl	8002b48 <HAL_RCC_GetSysClockFreq>
 8002b06:	4602      	mov	r2, r0
 8002b08:	4b0b      	ldr	r3, [pc, #44]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c8>)
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	091b      	lsrs	r3, r3, #4
 8002b0e:	f003 030f 	and.w	r3, r3, #15
 8002b12:	490a      	ldr	r1, [pc, #40]	@ (8002b3c <HAL_RCC_ClockConfig+0x1cc>)
 8002b14:	5ccb      	ldrb	r3, [r1, r3]
 8002b16:	fa22 f303 	lsr.w	r3, r2, r3
 8002b1a:	4a09      	ldr	r2, [pc, #36]	@ (8002b40 <HAL_RCC_ClockConfig+0x1d0>)
 8002b1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b1e:	4b09      	ldr	r3, [pc, #36]	@ (8002b44 <HAL_RCC_ClockConfig+0x1d4>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7fe ffea 	bl	8001afc <HAL_InitTick>

  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40023c00 	.word	0x40023c00
 8002b38:	40023800 	.word	0x40023800
 8002b3c:	080087f8 	.word	0x080087f8
 8002b40:	20000000 	.word	0x20000000
 8002b44:	20000004 	.word	0x20000004

08002b48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b4c:	b094      	sub	sp, #80	@ 0x50
 8002b4e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002b50:	2300      	movs	r3, #0
 8002b52:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b54:	2300      	movs	r3, #0
 8002b56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b58:	2300      	movs	r3, #0
 8002b5a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b60:	4b79      	ldr	r3, [pc, #484]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f003 030c 	and.w	r3, r3, #12
 8002b68:	2b08      	cmp	r3, #8
 8002b6a:	d00d      	beq.n	8002b88 <HAL_RCC_GetSysClockFreq+0x40>
 8002b6c:	2b08      	cmp	r3, #8
 8002b6e:	f200 80e1 	bhi.w	8002d34 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d002      	beq.n	8002b7c <HAL_RCC_GetSysClockFreq+0x34>
 8002b76:	2b04      	cmp	r3, #4
 8002b78:	d003      	beq.n	8002b82 <HAL_RCC_GetSysClockFreq+0x3a>
 8002b7a:	e0db      	b.n	8002d34 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b7c:	4b73      	ldr	r3, [pc, #460]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x204>)
 8002b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b80:	e0db      	b.n	8002d3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b82:	4b73      	ldr	r3, [pc, #460]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0x208>)
 8002b84:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b86:	e0d8      	b.n	8002d3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b88:	4b6f      	ldr	r3, [pc, #444]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b90:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002b92:	4b6d      	ldr	r3, [pc, #436]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d063      	beq.n	8002c66 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b9e:	4b6a      	ldr	r3, [pc, #424]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	099b      	lsrs	r3, r3, #6
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ba8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bb6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002bba:	4622      	mov	r2, r4
 8002bbc:	462b      	mov	r3, r5
 8002bbe:	f04f 0000 	mov.w	r0, #0
 8002bc2:	f04f 0100 	mov.w	r1, #0
 8002bc6:	0159      	lsls	r1, r3, #5
 8002bc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bcc:	0150      	lsls	r0, r2, #5
 8002bce:	4602      	mov	r2, r0
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	4621      	mov	r1, r4
 8002bd4:	1a51      	subs	r1, r2, r1
 8002bd6:	6139      	str	r1, [r7, #16]
 8002bd8:	4629      	mov	r1, r5
 8002bda:	eb63 0301 	sbc.w	r3, r3, r1
 8002bde:	617b      	str	r3, [r7, #20]
 8002be0:	f04f 0200 	mov.w	r2, #0
 8002be4:	f04f 0300 	mov.w	r3, #0
 8002be8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002bec:	4659      	mov	r1, fp
 8002bee:	018b      	lsls	r3, r1, #6
 8002bf0:	4651      	mov	r1, sl
 8002bf2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002bf6:	4651      	mov	r1, sl
 8002bf8:	018a      	lsls	r2, r1, #6
 8002bfa:	4651      	mov	r1, sl
 8002bfc:	ebb2 0801 	subs.w	r8, r2, r1
 8002c00:	4659      	mov	r1, fp
 8002c02:	eb63 0901 	sbc.w	r9, r3, r1
 8002c06:	f04f 0200 	mov.w	r2, #0
 8002c0a:	f04f 0300 	mov.w	r3, #0
 8002c0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c1a:	4690      	mov	r8, r2
 8002c1c:	4699      	mov	r9, r3
 8002c1e:	4623      	mov	r3, r4
 8002c20:	eb18 0303 	adds.w	r3, r8, r3
 8002c24:	60bb      	str	r3, [r7, #8]
 8002c26:	462b      	mov	r3, r5
 8002c28:	eb49 0303 	adc.w	r3, r9, r3
 8002c2c:	60fb      	str	r3, [r7, #12]
 8002c2e:	f04f 0200 	mov.w	r2, #0
 8002c32:	f04f 0300 	mov.w	r3, #0
 8002c36:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c3a:	4629      	mov	r1, r5
 8002c3c:	024b      	lsls	r3, r1, #9
 8002c3e:	4621      	mov	r1, r4
 8002c40:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002c44:	4621      	mov	r1, r4
 8002c46:	024a      	lsls	r2, r1, #9
 8002c48:	4610      	mov	r0, r2
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c4e:	2200      	movs	r2, #0
 8002c50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c54:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002c58:	f7fd ffc6 	bl	8000be8 <__aeabi_uldivmod>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	460b      	mov	r3, r1
 8002c60:	4613      	mov	r3, r2
 8002c62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c64:	e058      	b.n	8002d18 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c66:	4b38      	ldr	r3, [pc, #224]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	099b      	lsrs	r3, r3, #6
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	4618      	mov	r0, r3
 8002c70:	4611      	mov	r1, r2
 8002c72:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002c76:	623b      	str	r3, [r7, #32]
 8002c78:	2300      	movs	r3, #0
 8002c7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c7c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c80:	4642      	mov	r2, r8
 8002c82:	464b      	mov	r3, r9
 8002c84:	f04f 0000 	mov.w	r0, #0
 8002c88:	f04f 0100 	mov.w	r1, #0
 8002c8c:	0159      	lsls	r1, r3, #5
 8002c8e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c92:	0150      	lsls	r0, r2, #5
 8002c94:	4602      	mov	r2, r0
 8002c96:	460b      	mov	r3, r1
 8002c98:	4641      	mov	r1, r8
 8002c9a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c9e:	4649      	mov	r1, r9
 8002ca0:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ca4:	f04f 0200 	mov.w	r2, #0
 8002ca8:	f04f 0300 	mov.w	r3, #0
 8002cac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002cb0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002cb4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002cb8:	ebb2 040a 	subs.w	r4, r2, sl
 8002cbc:	eb63 050b 	sbc.w	r5, r3, fp
 8002cc0:	f04f 0200 	mov.w	r2, #0
 8002cc4:	f04f 0300 	mov.w	r3, #0
 8002cc8:	00eb      	lsls	r3, r5, #3
 8002cca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002cce:	00e2      	lsls	r2, r4, #3
 8002cd0:	4614      	mov	r4, r2
 8002cd2:	461d      	mov	r5, r3
 8002cd4:	4643      	mov	r3, r8
 8002cd6:	18e3      	adds	r3, r4, r3
 8002cd8:	603b      	str	r3, [r7, #0]
 8002cda:	464b      	mov	r3, r9
 8002cdc:	eb45 0303 	adc.w	r3, r5, r3
 8002ce0:	607b      	str	r3, [r7, #4]
 8002ce2:	f04f 0200 	mov.w	r2, #0
 8002ce6:	f04f 0300 	mov.w	r3, #0
 8002cea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002cee:	4629      	mov	r1, r5
 8002cf0:	028b      	lsls	r3, r1, #10
 8002cf2:	4621      	mov	r1, r4
 8002cf4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002cf8:	4621      	mov	r1, r4
 8002cfa:	028a      	lsls	r2, r1, #10
 8002cfc:	4610      	mov	r0, r2
 8002cfe:	4619      	mov	r1, r3
 8002d00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d02:	2200      	movs	r2, #0
 8002d04:	61bb      	str	r3, [r7, #24]
 8002d06:	61fa      	str	r2, [r7, #28]
 8002d08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d0c:	f7fd ff6c 	bl	8000be8 <__aeabi_uldivmod>
 8002d10:	4602      	mov	r2, r0
 8002d12:	460b      	mov	r3, r1
 8002d14:	4613      	mov	r3, r2
 8002d16:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002d18:	4b0b      	ldr	r3, [pc, #44]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	0c1b      	lsrs	r3, r3, #16
 8002d1e:	f003 0303 	and.w	r3, r3, #3
 8002d22:	3301      	adds	r3, #1
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002d28:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d32:	e002      	b.n	8002d3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d34:	4b05      	ldr	r3, [pc, #20]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x204>)
 8002d36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3750      	adds	r7, #80	@ 0x50
 8002d40:	46bd      	mov	sp, r7
 8002d42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d46:	bf00      	nop
 8002d48:	40023800 	.word	0x40023800
 8002d4c:	00f42400 	.word	0x00f42400
 8002d50:	007a1200 	.word	0x007a1200

08002d54 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d58:	4b03      	ldr	r3, [pc, #12]	@ (8002d68 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	20000000 	.word	0x20000000

08002d6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d70:	f7ff fff0 	bl	8002d54 <HAL_RCC_GetHCLKFreq>
 8002d74:	4602      	mov	r2, r0
 8002d76:	4b05      	ldr	r3, [pc, #20]	@ (8002d8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	0a9b      	lsrs	r3, r3, #10
 8002d7c:	f003 0307 	and.w	r3, r3, #7
 8002d80:	4903      	ldr	r1, [pc, #12]	@ (8002d90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d82:	5ccb      	ldrb	r3, [r1, r3]
 8002d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40023800 	.word	0x40023800
 8002d90:	08008808 	.word	0x08008808

08002d94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d98:	f7ff ffdc 	bl	8002d54 <HAL_RCC_GetHCLKFreq>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	4b05      	ldr	r3, [pc, #20]	@ (8002db4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	0b5b      	lsrs	r3, r3, #13
 8002da4:	f003 0307 	and.w	r3, r3, #7
 8002da8:	4903      	ldr	r1, [pc, #12]	@ (8002db8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002daa:	5ccb      	ldrb	r3, [r1, r3]
 8002dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	40023800 	.word	0x40023800
 8002db8:	08008808 	.word	0x08008808

08002dbc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b088      	sub	sp, #32
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0301 	and.w	r3, r3, #1
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d012      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002de4:	4b69      	ldr	r3, [pc, #420]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	4a68      	ldr	r2, [pc, #416]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dea:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002dee:	6093      	str	r3, [r2, #8]
 8002df0:	4b66      	ldr	r3, [pc, #408]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002df2:	689a      	ldr	r2, [r3, #8]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002df8:	4964      	ldr	r1, [pc, #400]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002e06:	2301      	movs	r3, #1
 8002e08:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d017      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e16:	4b5d      	ldr	r3, [pc, #372]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e1c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e24:	4959      	ldr	r1, [pc, #356]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002e34:	d101      	bne.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002e36:	2301      	movs	r3, #1
 8002e38:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d101      	bne.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002e42:	2301      	movs	r3, #1
 8002e44:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d017      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e52:	4b4e      	ldr	r3, [pc, #312]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e58:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e60:	494a      	ldr	r1, [pc, #296]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e70:	d101      	bne.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002e72:	2301      	movs	r3, #1
 8002e74:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0320 	and.w	r3, r3, #32
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 808b 	beq.w	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ea0:	4b3a      	ldr	r3, [pc, #232]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea4:	4a39      	ldr	r2, [pc, #228]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ea6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eaa:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eac:	4b37      	ldr	r3, [pc, #220]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eb4:	60bb      	str	r3, [r7, #8]
 8002eb6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002eb8:	4b35      	ldr	r3, [pc, #212]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a34      	ldr	r2, [pc, #208]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ebe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ec2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ec4:	f7fe fe5e 	bl	8001b84 <HAL_GetTick>
 8002ec8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002eca:	e008      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ecc:	f7fe fe5a 	bl	8001b84 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b64      	cmp	r3, #100	@ 0x64
 8002ed8:	d901      	bls.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e357      	b.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002ede:	4b2c      	ldr	r3, [pc, #176]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d0f0      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002eea:	4b28      	ldr	r3, [pc, #160]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ef2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d035      	beq.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f02:	693a      	ldr	r2, [r7, #16]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d02e      	beq.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f08:	4b20      	ldr	r3, [pc, #128]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f10:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f12:	4b1e      	ldr	r3, [pc, #120]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f16:	4a1d      	ldr	r2, [pc, #116]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f1c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f22:	4a1a      	ldr	r2, [pc, #104]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f28:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002f2a:	4a18      	ldr	r2, [pc, #96]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002f30:	4b16      	ldr	r3, [pc, #88]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f34:	f003 0301 	and.w	r3, r3, #1
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d114      	bne.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f3c:	f7fe fe22 	bl	8001b84 <HAL_GetTick>
 8002f40:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f42:	e00a      	b.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f44:	f7fe fe1e 	bl	8001b84 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d901      	bls.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e319      	b.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f5e:	f003 0302 	and.w	r3, r3, #2
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d0ee      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f72:	d111      	bne.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002f74:	4b05      	ldr	r3, [pc, #20]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f80:	4b04      	ldr	r3, [pc, #16]	@ (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002f82:	400b      	ands	r3, r1
 8002f84:	4901      	ldr	r1, [pc, #4]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	608b      	str	r3, [r1, #8]
 8002f8a:	e00b      	b.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002f8c:	40023800 	.word	0x40023800
 8002f90:	40007000 	.word	0x40007000
 8002f94:	0ffffcff 	.word	0x0ffffcff
 8002f98:	4baa      	ldr	r3, [pc, #680]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	4aa9      	ldr	r2, [pc, #676]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f9e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002fa2:	6093      	str	r3, [r2, #8]
 8002fa4:	4ba7      	ldr	r3, [pc, #668]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fa6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fb0:	49a4      	ldr	r1, [pc, #656]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0310 	and.w	r3, r3, #16
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d010      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002fc2:	4ba0      	ldr	r3, [pc, #640]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fc8:	4a9e      	ldr	r2, [pc, #632]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002fd2:	4b9c      	ldr	r3, [pc, #624]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fd4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fdc:	4999      	ldr	r1, [pc, #612]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00a      	beq.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ff0:	4b94      	ldr	r3, [pc, #592]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ffe:	4991      	ldr	r1, [pc, #580]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003000:	4313      	orrs	r3, r2
 8003002:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00a      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003012:	4b8c      	ldr	r3, [pc, #560]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003018:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003020:	4988      	ldr	r1, [pc, #544]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003022:	4313      	orrs	r3, r2
 8003024:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00a      	beq.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003034:	4b83      	ldr	r3, [pc, #524]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003036:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800303a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003042:	4980      	ldr	r1, [pc, #512]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003044:	4313      	orrs	r3, r2
 8003046:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d00a      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003056:	4b7b      	ldr	r3, [pc, #492]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800305c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003064:	4977      	ldr	r1, [pc, #476]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003066:	4313      	orrs	r3, r2
 8003068:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003074:	2b00      	cmp	r3, #0
 8003076:	d00a      	beq.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003078:	4b72      	ldr	r3, [pc, #456]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800307a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800307e:	f023 0203 	bic.w	r2, r3, #3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003086:	496f      	ldr	r1, [pc, #444]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003088:	4313      	orrs	r3, r2
 800308a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00a      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800309a:	4b6a      	ldr	r3, [pc, #424]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800309c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030a0:	f023 020c 	bic.w	r2, r3, #12
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030a8:	4966      	ldr	r1, [pc, #408]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d00a      	beq.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030bc:	4b61      	ldr	r3, [pc, #388]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030c2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030ca:	495e      	ldr	r1, [pc, #376]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00a      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80030de:	4b59      	ldr	r3, [pc, #356]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030e4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030ec:	4955      	ldr	r1, [pc, #340]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00a      	beq.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003100:	4b50      	ldr	r3, [pc, #320]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003106:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800310e:	494d      	ldr	r1, [pc, #308]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003110:	4313      	orrs	r3, r2
 8003112:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800311e:	2b00      	cmp	r3, #0
 8003120:	d00a      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003122:	4b48      	ldr	r3, [pc, #288]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003124:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003128:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003130:	4944      	ldr	r1, [pc, #272]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003132:	4313      	orrs	r3, r2
 8003134:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00a      	beq.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003144:	4b3f      	ldr	r3, [pc, #252]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800314a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003152:	493c      	ldr	r1, [pc, #240]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003154:	4313      	orrs	r3, r2
 8003156:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00a      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003166:	4b37      	ldr	r3, [pc, #220]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003168:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800316c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003174:	4933      	ldr	r1, [pc, #204]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003176:	4313      	orrs	r3, r2
 8003178:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00a      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003188:	4b2e      	ldr	r3, [pc, #184]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800318a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800318e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003196:	492b      	ldr	r1, [pc, #172]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003198:	4313      	orrs	r3, r2
 800319a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d011      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80031aa:	4b26      	ldr	r3, [pc, #152]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80031b8:	4922      	ldr	r1, [pc, #136]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80031c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031c8:	d101      	bne.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80031ca:	2301      	movs	r3, #1
 80031cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0308 	and.w	r3, r3, #8
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d001      	beq.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80031da:	2301      	movs	r3, #1
 80031dc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d00a      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031ea:	4b16      	ldr	r3, [pc, #88]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031f0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031f8:	4912      	ldr	r1, [pc, #72]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00b      	beq.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800320c:	4b0d      	ldr	r3, [pc, #52]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800320e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003212:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800321c:	4909      	ldr	r1, [pc, #36]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800321e:	4313      	orrs	r3, r2
 8003220:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d006      	beq.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003232:	2b00      	cmp	r3, #0
 8003234:	f000 80d9 	beq.w	80033ea <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003238:	4b02      	ldr	r3, [pc, #8]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a01      	ldr	r2, [pc, #4]	@ (8003244 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800323e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003242:	e001      	b.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003244:	40023800 	.word	0x40023800
 8003248:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800324a:	f7fe fc9b 	bl	8001b84 <HAL_GetTick>
 800324e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003250:	e008      	b.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003252:	f7fe fc97 	bl	8001b84 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b64      	cmp	r3, #100	@ 0x64
 800325e:	d901      	bls.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e194      	b.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003264:	4b6c      	ldr	r3, [pc, #432]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1f0      	bne.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0301 	and.w	r3, r3, #1
 8003278:	2b00      	cmp	r3, #0
 800327a:	d021      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003280:	2b00      	cmp	r3, #0
 8003282:	d11d      	bne.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003284:	4b64      	ldr	r3, [pc, #400]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003286:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800328a:	0c1b      	lsrs	r3, r3, #16
 800328c:	f003 0303 	and.w	r3, r3, #3
 8003290:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003292:	4b61      	ldr	r3, [pc, #388]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003294:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003298:	0e1b      	lsrs	r3, r3, #24
 800329a:	f003 030f 	and.w	r3, r3, #15
 800329e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	019a      	lsls	r2, r3, #6
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	041b      	lsls	r3, r3, #16
 80032aa:	431a      	orrs	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	061b      	lsls	r3, r3, #24
 80032b0:	431a      	orrs	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	071b      	lsls	r3, r3, #28
 80032b8:	4957      	ldr	r1, [pc, #348]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d004      	beq.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032d4:	d00a      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d02e      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032ea:	d129      	bne.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80032ec:	4b4a      	ldr	r3, [pc, #296]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80032f2:	0c1b      	lsrs	r3, r3, #16
 80032f4:	f003 0303 	and.w	r3, r3, #3
 80032f8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80032fa:	4b47      	ldr	r3, [pc, #284]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003300:	0f1b      	lsrs	r3, r3, #28
 8003302:	f003 0307 	and.w	r3, r3, #7
 8003306:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	019a      	lsls	r2, r3, #6
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	041b      	lsls	r3, r3, #16
 8003312:	431a      	orrs	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	061b      	lsls	r3, r3, #24
 800331a:	431a      	orrs	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	071b      	lsls	r3, r3, #28
 8003320:	493d      	ldr	r1, [pc, #244]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003322:	4313      	orrs	r3, r2
 8003324:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003328:	4b3b      	ldr	r3, [pc, #236]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800332a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800332e:	f023 021f 	bic.w	r2, r3, #31
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003336:	3b01      	subs	r3, #1
 8003338:	4937      	ldr	r1, [pc, #220]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800333a:	4313      	orrs	r3, r2
 800333c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003348:	2b00      	cmp	r3, #0
 800334a:	d01d      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800334c:	4b32      	ldr	r3, [pc, #200]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800334e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003352:	0e1b      	lsrs	r3, r3, #24
 8003354:	f003 030f 	and.w	r3, r3, #15
 8003358:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800335a:	4b2f      	ldr	r3, [pc, #188]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800335c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003360:	0f1b      	lsrs	r3, r3, #28
 8003362:	f003 0307 	and.w	r3, r3, #7
 8003366:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	019a      	lsls	r2, r3, #6
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	041b      	lsls	r3, r3, #16
 8003374:	431a      	orrs	r2, r3
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	061b      	lsls	r3, r3, #24
 800337a:	431a      	orrs	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	071b      	lsls	r3, r3, #28
 8003380:	4925      	ldr	r1, [pc, #148]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003382:	4313      	orrs	r3, r2
 8003384:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d011      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	019a      	lsls	r2, r3, #6
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	691b      	ldr	r3, [r3, #16]
 800339e:	041b      	lsls	r3, r3, #16
 80033a0:	431a      	orrs	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	061b      	lsls	r3, r3, #24
 80033a8:	431a      	orrs	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	071b      	lsls	r3, r3, #28
 80033b0:	4919      	ldr	r1, [pc, #100]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80033b8:	4b17      	ldr	r3, [pc, #92]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a16      	ldr	r2, [pc, #88]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80033c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033c4:	f7fe fbde 	bl	8001b84 <HAL_GetTick>
 80033c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80033ca:	e008      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80033cc:	f7fe fbda 	bl	8001b84 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b64      	cmp	r3, #100	@ 0x64
 80033d8:	d901      	bls.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e0d7      	b.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80033de:	4b0e      	ldr	r3, [pc, #56]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d0f0      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80033ea:	69bb      	ldr	r3, [r7, #24]
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	f040 80cd 	bne.w	800358c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80033f2:	4b09      	ldr	r3, [pc, #36]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a08      	ldr	r2, [pc, #32]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033fe:	f7fe fbc1 	bl	8001b84 <HAL_GetTick>
 8003402:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003404:	e00a      	b.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003406:	f7fe fbbd 	bl	8001b84 <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b64      	cmp	r3, #100	@ 0x64
 8003412:	d903      	bls.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e0ba      	b.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003418:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800341c:	4b5e      	ldr	r3, [pc, #376]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003424:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003428:	d0ed      	beq.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d003      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800343a:	2b00      	cmp	r3, #0
 800343c:	d009      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003446:	2b00      	cmp	r3, #0
 8003448:	d02e      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344e:	2b00      	cmp	r3, #0
 8003450:	d12a      	bne.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003452:	4b51      	ldr	r3, [pc, #324]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003458:	0c1b      	lsrs	r3, r3, #16
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003460:	4b4d      	ldr	r3, [pc, #308]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003466:	0f1b      	lsrs	r3, r3, #28
 8003468:	f003 0307 	and.w	r3, r3, #7
 800346c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	019a      	lsls	r2, r3, #6
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	041b      	lsls	r3, r3, #16
 8003478:	431a      	orrs	r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	061b      	lsls	r3, r3, #24
 8003480:	431a      	orrs	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	071b      	lsls	r3, r3, #28
 8003486:	4944      	ldr	r1, [pc, #272]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003488:	4313      	orrs	r3, r2
 800348a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800348e:	4b42      	ldr	r3, [pc, #264]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003490:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003494:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800349c:	3b01      	subs	r3, #1
 800349e:	021b      	lsls	r3, r3, #8
 80034a0:	493d      	ldr	r1, [pc, #244]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d022      	beq.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034bc:	d11d      	bne.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80034be:	4b36      	ldr	r3, [pc, #216]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80034c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034c4:	0e1b      	lsrs	r3, r3, #24
 80034c6:	f003 030f 	and.w	r3, r3, #15
 80034ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80034cc:	4b32      	ldr	r3, [pc, #200]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80034ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034d2:	0f1b      	lsrs	r3, r3, #28
 80034d4:	f003 0307 	and.w	r3, r3, #7
 80034d8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	019a      	lsls	r2, r3, #6
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a1b      	ldr	r3, [r3, #32]
 80034e4:	041b      	lsls	r3, r3, #16
 80034e6:	431a      	orrs	r2, r3
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	061b      	lsls	r3, r3, #24
 80034ec:	431a      	orrs	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	071b      	lsls	r3, r3, #28
 80034f2:	4929      	ldr	r1, [pc, #164]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0308 	and.w	r3, r3, #8
 8003502:	2b00      	cmp	r3, #0
 8003504:	d028      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003506:	4b24      	ldr	r3, [pc, #144]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350c:	0e1b      	lsrs	r3, r3, #24
 800350e:	f003 030f 	and.w	r3, r3, #15
 8003512:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003514:	4b20      	ldr	r3, [pc, #128]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800351a:	0c1b      	lsrs	r3, r3, #16
 800351c:	f003 0303 	and.w	r3, r3, #3
 8003520:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	695b      	ldr	r3, [r3, #20]
 8003526:	019a      	lsls	r2, r3, #6
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	041b      	lsls	r3, r3, #16
 800352c:	431a      	orrs	r2, r3
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	061b      	lsls	r3, r3, #24
 8003532:	431a      	orrs	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	69db      	ldr	r3, [r3, #28]
 8003538:	071b      	lsls	r3, r3, #28
 800353a:	4917      	ldr	r1, [pc, #92]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800353c:	4313      	orrs	r3, r2
 800353e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003542:	4b15      	ldr	r3, [pc, #84]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003544:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003548:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003550:	4911      	ldr	r1, [pc, #68]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003552:	4313      	orrs	r3, r2
 8003554:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003558:	4b0f      	ldr	r3, [pc, #60]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a0e      	ldr	r2, [pc, #56]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800355e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003562:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003564:	f7fe fb0e 	bl	8001b84 <HAL_GetTick>
 8003568:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800356a:	e008      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800356c:	f7fe fb0a 	bl	8001b84 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	2b64      	cmp	r3, #100	@ 0x64
 8003578:	d901      	bls.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e007      	b.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800357e:	4b06      	ldr	r3, [pc, #24]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003586:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800358a:	d1ef      	bne.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	3720      	adds	r7, #32
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	40023800 	.word	0x40023800

0800359c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d101      	bne.n	80035ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e049      	b.n	8003642 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d106      	bne.n	80035c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f7fd fffc 	bl	80015c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2202      	movs	r2, #2
 80035cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3304      	adds	r3, #4
 80035d8:	4619      	mov	r1, r3
 80035da:	4610      	mov	r0, r2
 80035dc:	f000 fe4c 	bl	8004278 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3708      	adds	r7, #8
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
	...

0800364c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800365a:	b2db      	uxtb	r3, r3
 800365c:	2b01      	cmp	r3, #1
 800365e:	d001      	beq.n	8003664 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e054      	b.n	800370e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2202      	movs	r2, #2
 8003668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68da      	ldr	r2, [r3, #12]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f042 0201 	orr.w	r2, r2, #1
 800367a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a26      	ldr	r2, [pc, #152]	@ (800371c <HAL_TIM_Base_Start_IT+0xd0>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d022      	beq.n	80036cc <HAL_TIM_Base_Start_IT+0x80>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800368e:	d01d      	beq.n	80036cc <HAL_TIM_Base_Start_IT+0x80>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a22      	ldr	r2, [pc, #136]	@ (8003720 <HAL_TIM_Base_Start_IT+0xd4>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d018      	beq.n	80036cc <HAL_TIM_Base_Start_IT+0x80>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a21      	ldr	r2, [pc, #132]	@ (8003724 <HAL_TIM_Base_Start_IT+0xd8>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d013      	beq.n	80036cc <HAL_TIM_Base_Start_IT+0x80>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a1f      	ldr	r2, [pc, #124]	@ (8003728 <HAL_TIM_Base_Start_IT+0xdc>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d00e      	beq.n	80036cc <HAL_TIM_Base_Start_IT+0x80>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a1e      	ldr	r2, [pc, #120]	@ (800372c <HAL_TIM_Base_Start_IT+0xe0>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d009      	beq.n	80036cc <HAL_TIM_Base_Start_IT+0x80>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a1c      	ldr	r2, [pc, #112]	@ (8003730 <HAL_TIM_Base_Start_IT+0xe4>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d004      	beq.n	80036cc <HAL_TIM_Base_Start_IT+0x80>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a1b      	ldr	r2, [pc, #108]	@ (8003734 <HAL_TIM_Base_Start_IT+0xe8>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d115      	bne.n	80036f8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	689a      	ldr	r2, [r3, #8]
 80036d2:	4b19      	ldr	r3, [pc, #100]	@ (8003738 <HAL_TIM_Base_Start_IT+0xec>)
 80036d4:	4013      	ands	r3, r2
 80036d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2b06      	cmp	r3, #6
 80036dc:	d015      	beq.n	800370a <HAL_TIM_Base_Start_IT+0xbe>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036e4:	d011      	beq.n	800370a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f042 0201 	orr.w	r2, r2, #1
 80036f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036f6:	e008      	b.n	800370a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f042 0201 	orr.w	r2, r2, #1
 8003706:	601a      	str	r2, [r3, #0]
 8003708:	e000      	b.n	800370c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800370a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3714      	adds	r7, #20
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	40010000 	.word	0x40010000
 8003720:	40000400 	.word	0x40000400
 8003724:	40000800 	.word	0x40000800
 8003728:	40000c00 	.word	0x40000c00
 800372c:	40010400 	.word	0x40010400
 8003730:	40014000 	.word	0x40014000
 8003734:	40001800 	.word	0x40001800
 8003738:	00010007 	.word	0x00010007

0800373c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d101      	bne.n	800374e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e049      	b.n	80037e2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d106      	bne.n	8003768 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f7fd ff50 	bl	8001608 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2202      	movs	r2, #2
 800376c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3304      	adds	r3, #4
 8003778:	4619      	mov	r1, r3
 800377a:	4610      	mov	r0, r2
 800377c:	f000 fd7c 	bl	8004278 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3708      	adds	r7, #8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
	...

080037ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d109      	bne.n	8003810 <HAL_TIM_PWM_Start+0x24>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003802:	b2db      	uxtb	r3, r3
 8003804:	2b01      	cmp	r3, #1
 8003806:	bf14      	ite	ne
 8003808:	2301      	movne	r3, #1
 800380a:	2300      	moveq	r3, #0
 800380c:	b2db      	uxtb	r3, r3
 800380e:	e03c      	b.n	800388a <HAL_TIM_PWM_Start+0x9e>
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	2b04      	cmp	r3, #4
 8003814:	d109      	bne.n	800382a <HAL_TIM_PWM_Start+0x3e>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b01      	cmp	r3, #1
 8003820:	bf14      	ite	ne
 8003822:	2301      	movne	r3, #1
 8003824:	2300      	moveq	r3, #0
 8003826:	b2db      	uxtb	r3, r3
 8003828:	e02f      	b.n	800388a <HAL_TIM_PWM_Start+0x9e>
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	2b08      	cmp	r3, #8
 800382e:	d109      	bne.n	8003844 <HAL_TIM_PWM_Start+0x58>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003836:	b2db      	uxtb	r3, r3
 8003838:	2b01      	cmp	r3, #1
 800383a:	bf14      	ite	ne
 800383c:	2301      	movne	r3, #1
 800383e:	2300      	moveq	r3, #0
 8003840:	b2db      	uxtb	r3, r3
 8003842:	e022      	b.n	800388a <HAL_TIM_PWM_Start+0x9e>
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	2b0c      	cmp	r3, #12
 8003848:	d109      	bne.n	800385e <HAL_TIM_PWM_Start+0x72>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b01      	cmp	r3, #1
 8003854:	bf14      	ite	ne
 8003856:	2301      	movne	r3, #1
 8003858:	2300      	moveq	r3, #0
 800385a:	b2db      	uxtb	r3, r3
 800385c:	e015      	b.n	800388a <HAL_TIM_PWM_Start+0x9e>
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	2b10      	cmp	r3, #16
 8003862:	d109      	bne.n	8003878 <HAL_TIM_PWM_Start+0x8c>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2b01      	cmp	r3, #1
 800386e:	bf14      	ite	ne
 8003870:	2301      	movne	r3, #1
 8003872:	2300      	moveq	r3, #0
 8003874:	b2db      	uxtb	r3, r3
 8003876:	e008      	b.n	800388a <HAL_TIM_PWM_Start+0x9e>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b01      	cmp	r3, #1
 8003882:	bf14      	ite	ne
 8003884:	2301      	movne	r3, #1
 8003886:	2300      	moveq	r3, #0
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e092      	b.n	80039b8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d104      	bne.n	80038a2 <HAL_TIM_PWM_Start+0xb6>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2202      	movs	r2, #2
 800389c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038a0:	e023      	b.n	80038ea <HAL_TIM_PWM_Start+0xfe>
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	2b04      	cmp	r3, #4
 80038a6:	d104      	bne.n	80038b2 <HAL_TIM_PWM_Start+0xc6>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2202      	movs	r2, #2
 80038ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038b0:	e01b      	b.n	80038ea <HAL_TIM_PWM_Start+0xfe>
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	2b08      	cmp	r3, #8
 80038b6:	d104      	bne.n	80038c2 <HAL_TIM_PWM_Start+0xd6>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2202      	movs	r2, #2
 80038bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038c0:	e013      	b.n	80038ea <HAL_TIM_PWM_Start+0xfe>
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	2b0c      	cmp	r3, #12
 80038c6:	d104      	bne.n	80038d2 <HAL_TIM_PWM_Start+0xe6>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2202      	movs	r2, #2
 80038cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80038d0:	e00b      	b.n	80038ea <HAL_TIM_PWM_Start+0xfe>
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	2b10      	cmp	r3, #16
 80038d6:	d104      	bne.n	80038e2 <HAL_TIM_PWM_Start+0xf6>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2202      	movs	r2, #2
 80038dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038e0:	e003      	b.n	80038ea <HAL_TIM_PWM_Start+0xfe>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2202      	movs	r2, #2
 80038e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2201      	movs	r2, #1
 80038f0:	6839      	ldr	r1, [r7, #0]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f001 f864 	bl	80049c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a30      	ldr	r2, [pc, #192]	@ (80039c0 <HAL_TIM_PWM_Start+0x1d4>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d004      	beq.n	800390c <HAL_TIM_PWM_Start+0x120>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a2f      	ldr	r2, [pc, #188]	@ (80039c4 <HAL_TIM_PWM_Start+0x1d8>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d101      	bne.n	8003910 <HAL_TIM_PWM_Start+0x124>
 800390c:	2301      	movs	r3, #1
 800390e:	e000      	b.n	8003912 <HAL_TIM_PWM_Start+0x126>
 8003910:	2300      	movs	r3, #0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d007      	beq.n	8003926 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003924:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a25      	ldr	r2, [pc, #148]	@ (80039c0 <HAL_TIM_PWM_Start+0x1d4>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d022      	beq.n	8003976 <HAL_TIM_PWM_Start+0x18a>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003938:	d01d      	beq.n	8003976 <HAL_TIM_PWM_Start+0x18a>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a22      	ldr	r2, [pc, #136]	@ (80039c8 <HAL_TIM_PWM_Start+0x1dc>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d018      	beq.n	8003976 <HAL_TIM_PWM_Start+0x18a>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a20      	ldr	r2, [pc, #128]	@ (80039cc <HAL_TIM_PWM_Start+0x1e0>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d013      	beq.n	8003976 <HAL_TIM_PWM_Start+0x18a>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a1f      	ldr	r2, [pc, #124]	@ (80039d0 <HAL_TIM_PWM_Start+0x1e4>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d00e      	beq.n	8003976 <HAL_TIM_PWM_Start+0x18a>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a19      	ldr	r2, [pc, #100]	@ (80039c4 <HAL_TIM_PWM_Start+0x1d8>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d009      	beq.n	8003976 <HAL_TIM_PWM_Start+0x18a>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a1b      	ldr	r2, [pc, #108]	@ (80039d4 <HAL_TIM_PWM_Start+0x1e8>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d004      	beq.n	8003976 <HAL_TIM_PWM_Start+0x18a>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a19      	ldr	r2, [pc, #100]	@ (80039d8 <HAL_TIM_PWM_Start+0x1ec>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d115      	bne.n	80039a2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689a      	ldr	r2, [r3, #8]
 800397c:	4b17      	ldr	r3, [pc, #92]	@ (80039dc <HAL_TIM_PWM_Start+0x1f0>)
 800397e:	4013      	ands	r3, r2
 8003980:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2b06      	cmp	r3, #6
 8003986:	d015      	beq.n	80039b4 <HAL_TIM_PWM_Start+0x1c8>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800398e:	d011      	beq.n	80039b4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f042 0201 	orr.w	r2, r2, #1
 800399e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039a0:	e008      	b.n	80039b4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f042 0201 	orr.w	r2, r2, #1
 80039b0:	601a      	str	r2, [r3, #0]
 80039b2:	e000      	b.n	80039b6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039b4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	40010000 	.word	0x40010000
 80039c4:	40010400 	.word	0x40010400
 80039c8:	40000400 	.word	0x40000400
 80039cc:	40000800 	.word	0x40000800
 80039d0:	40000c00 	.word	0x40000c00
 80039d4:	40014000 	.word	0x40014000
 80039d8:	40001800 	.word	0x40001800
 80039dc:	00010007 	.word	0x00010007

080039e0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d101      	bne.n	80039f4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e08f      	b.n	8003b14 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d106      	bne.n	8003a0e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f7fd fd95 	bl	8001538 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2202      	movs	r2, #2
 8003a12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	6899      	ldr	r1, [r3, #8]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	4b3e      	ldr	r3, [pc, #248]	@ (8003b1c <HAL_TIM_Encoder_Init+0x13c>)
 8003a22:	400b      	ands	r3, r1
 8003a24:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	3304      	adds	r3, #4
 8003a2e:	4619      	mov	r1, r3
 8003a30:	4610      	mov	r0, r2
 8003a32:	f000 fc21 	bl	8004278 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	6a1b      	ldr	r3, [r3, #32]
 8003a4c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	697a      	ldr	r2, [r7, #20]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003a58:	693a      	ldr	r2, [r7, #16]
 8003a5a:	4b31      	ldr	r3, [pc, #196]	@ (8003b20 <HAL_TIM_Encoder_Init+0x140>)
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	689a      	ldr	r2, [r3, #8]
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	021b      	lsls	r3, r3, #8
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	693a      	ldr	r2, [r7, #16]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	4b2b      	ldr	r3, [pc, #172]	@ (8003b24 <HAL_TIM_Encoder_Init+0x144>)
 8003a76:	4013      	ands	r3, r2
 8003a78:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	4b2a      	ldr	r3, [pc, #168]	@ (8003b28 <HAL_TIM_Encoder_Init+0x148>)
 8003a7e:	4013      	ands	r3, r2
 8003a80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	68da      	ldr	r2, [r3, #12]
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	69db      	ldr	r3, [r3, #28]
 8003a8a:	021b      	lsls	r3, r3, #8
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	011a      	lsls	r2, r3, #4
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	031b      	lsls	r3, r3, #12
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003aae:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003ab6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	695b      	ldr	r3, [r3, #20]
 8003ac0:	011b      	lsls	r3, r3, #4
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2201      	movs	r2, #1
 8003af6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2201      	movs	r2, #1
 8003afe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2201      	movs	r2, #1
 8003b06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3718      	adds	r7, #24
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	fffebff8 	.word	0xfffebff8
 8003b20:	fffffcfc 	.word	0xfffffcfc
 8003b24:	fffff3f3 	.word	0xfffff3f3
 8003b28:	ffff0f0f 	.word	0xffff0f0f

08003b2c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b3c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003b44:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b4c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003b54:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d110      	bne.n	8003b7e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b5c:	7bfb      	ldrb	r3, [r7, #15]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d102      	bne.n	8003b68 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b62:	7b7b      	ldrb	r3, [r7, #13]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d001      	beq.n	8003b6c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e069      	b.n	8003c40 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2202      	movs	r2, #2
 8003b78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b7c:	e031      	b.n	8003be2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	2b04      	cmp	r3, #4
 8003b82:	d110      	bne.n	8003ba6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b84:	7bbb      	ldrb	r3, [r7, #14]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d102      	bne.n	8003b90 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b8a:	7b3b      	ldrb	r3, [r7, #12]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d001      	beq.n	8003b94 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e055      	b.n	8003c40 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2202      	movs	r2, #2
 8003b98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ba4:	e01d      	b.n	8003be2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ba6:	7bfb      	ldrb	r3, [r7, #15]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d108      	bne.n	8003bbe <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003bac:	7bbb      	ldrb	r3, [r7, #14]
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d105      	bne.n	8003bbe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003bb2:	7b7b      	ldrb	r3, [r7, #13]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d102      	bne.n	8003bbe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003bb8:	7b3b      	ldrb	r3, [r7, #12]
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d001      	beq.n	8003bc2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e03e      	b.n	8003c40 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2202      	movs	r2, #2
 8003bc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2202      	movs	r2, #2
 8003bce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2202      	movs	r2, #2
 8003bd6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2202      	movs	r2, #2
 8003bde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d003      	beq.n	8003bf0 <HAL_TIM_Encoder_Start+0xc4>
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	2b04      	cmp	r3, #4
 8003bec:	d008      	beq.n	8003c00 <HAL_TIM_Encoder_Start+0xd4>
 8003bee:	e00f      	b.n	8003c10 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f000 fee1 	bl	80049c0 <TIM_CCxChannelCmd>
      break;
 8003bfe:	e016      	b.n	8003c2e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2201      	movs	r2, #1
 8003c06:	2104      	movs	r1, #4
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f000 fed9 	bl	80049c0 <TIM_CCxChannelCmd>
      break;
 8003c0e:	e00e      	b.n	8003c2e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2201      	movs	r2, #1
 8003c16:	2100      	movs	r1, #0
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f000 fed1 	bl	80049c0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2201      	movs	r2, #1
 8003c24:	2104      	movs	r1, #4
 8003c26:	4618      	mov	r0, r3
 8003c28:	f000 feca 	bl	80049c0 <TIM_CCxChannelCmd>
      break;
 8003c2c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f042 0201 	orr.w	r2, r2, #1
 8003c3c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3710      	adds	r7, #16
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d020      	beq.n	8003cac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f003 0302 	and.w	r3, r3, #2
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d01b      	beq.n	8003cac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f06f 0202 	mvn.w	r2, #2
 8003c7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	f003 0303 	and.w	r3, r3, #3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d003      	beq.n	8003c9a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 fad2 	bl	800423c <HAL_TIM_IC_CaptureCallback>
 8003c98:	e005      	b.n	8003ca6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f000 fac4 	bl	8004228 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f000 fad5 	bl	8004250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	f003 0304 	and.w	r3, r3, #4
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d020      	beq.n	8003cf8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f003 0304 	and.w	r3, r3, #4
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d01b      	beq.n	8003cf8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f06f 0204 	mvn.w	r2, #4
 8003cc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2202      	movs	r2, #2
 8003cce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	699b      	ldr	r3, [r3, #24]
 8003cd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d003      	beq.n	8003ce6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 faac 	bl	800423c <HAL_TIM_IC_CaptureCallback>
 8003ce4:	e005      	b.n	8003cf2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 fa9e 	bl	8004228 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 faaf 	bl	8004250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	f003 0308 	and.w	r3, r3, #8
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d020      	beq.n	8003d44 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f003 0308 	and.w	r3, r3, #8
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d01b      	beq.n	8003d44 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f06f 0208 	mvn.w	r2, #8
 8003d14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2204      	movs	r2, #4
 8003d1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	f003 0303 	and.w	r3, r3, #3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d003      	beq.n	8003d32 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 fa86 	bl	800423c <HAL_TIM_IC_CaptureCallback>
 8003d30:	e005      	b.n	8003d3e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 fa78 	bl	8004228 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f000 fa89 	bl	8004250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	f003 0310 	and.w	r3, r3, #16
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d020      	beq.n	8003d90 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	f003 0310 	and.w	r3, r3, #16
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d01b      	beq.n	8003d90 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f06f 0210 	mvn.w	r2, #16
 8003d60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2208      	movs	r2, #8
 8003d66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	69db      	ldr	r3, [r3, #28]
 8003d6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d003      	beq.n	8003d7e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 fa60 	bl	800423c <HAL_TIM_IC_CaptureCallback>
 8003d7c:	e005      	b.n	8003d8a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 fa52 	bl	8004228 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f000 fa63 	bl	8004250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00c      	beq.n	8003db4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d007      	beq.n	8003db4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f06f 0201 	mvn.w	r2, #1
 8003dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f000 fa30 	bl	8004214 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d104      	bne.n	8003dc8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00c      	beq.n	8003de2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d007      	beq.n	8003de2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003dda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 fead 	bl	8004b3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00c      	beq.n	8003e06 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d007      	beq.n	8003e06 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003dfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f000 fea5 	bl	8004b50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00c      	beq.n	8003e2a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d007      	beq.n	8003e2a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003e22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f000 fa1d 	bl	8004264 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	f003 0320 	and.w	r3, r3, #32
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00c      	beq.n	8003e4e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f003 0320 	and.w	r3, r3, #32
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d007      	beq.n	8003e4e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f06f 0220 	mvn.w	r2, #32
 8003e46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 fe6d 	bl	8004b28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e4e:	bf00      	nop
 8003e50:	3710      	adds	r7, #16
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
	...

08003e58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b086      	sub	sp, #24
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e64:	2300      	movs	r3, #0
 8003e66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d101      	bne.n	8003e76 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003e72:	2302      	movs	r3, #2
 8003e74:	e0ff      	b.n	8004076 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b14      	cmp	r3, #20
 8003e82:	f200 80f0 	bhi.w	8004066 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003e86:	a201      	add	r2, pc, #4	@ (adr r2, 8003e8c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e8c:	08003ee1 	.word	0x08003ee1
 8003e90:	08004067 	.word	0x08004067
 8003e94:	08004067 	.word	0x08004067
 8003e98:	08004067 	.word	0x08004067
 8003e9c:	08003f21 	.word	0x08003f21
 8003ea0:	08004067 	.word	0x08004067
 8003ea4:	08004067 	.word	0x08004067
 8003ea8:	08004067 	.word	0x08004067
 8003eac:	08003f63 	.word	0x08003f63
 8003eb0:	08004067 	.word	0x08004067
 8003eb4:	08004067 	.word	0x08004067
 8003eb8:	08004067 	.word	0x08004067
 8003ebc:	08003fa3 	.word	0x08003fa3
 8003ec0:	08004067 	.word	0x08004067
 8003ec4:	08004067 	.word	0x08004067
 8003ec8:	08004067 	.word	0x08004067
 8003ecc:	08003fe5 	.word	0x08003fe5
 8003ed0:	08004067 	.word	0x08004067
 8003ed4:	08004067 	.word	0x08004067
 8003ed8:	08004067 	.word	0x08004067
 8003edc:	08004025 	.word	0x08004025
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68b9      	ldr	r1, [r7, #8]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 fa72 	bl	80043d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	699a      	ldr	r2, [r3, #24]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f042 0208 	orr.w	r2, r2, #8
 8003efa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	699a      	ldr	r2, [r3, #24]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f022 0204 	bic.w	r2, r2, #4
 8003f0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	6999      	ldr	r1, [r3, #24]
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	691a      	ldr	r2, [r3, #16]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	619a      	str	r2, [r3, #24]
      break;
 8003f1e:	e0a5      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68b9      	ldr	r1, [r7, #8]
 8003f26:	4618      	mov	r0, r3
 8003f28:	f000 fac4 	bl	80044b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	699a      	ldr	r2, [r3, #24]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	699a      	ldr	r2, [r3, #24]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	6999      	ldr	r1, [r3, #24]
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	021a      	lsls	r2, r3, #8
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	430a      	orrs	r2, r1
 8003f5e:	619a      	str	r2, [r3, #24]
      break;
 8003f60:	e084      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68b9      	ldr	r1, [r7, #8]
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f000 fb1b 	bl	80045a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	69da      	ldr	r2, [r3, #28]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f042 0208 	orr.w	r2, r2, #8
 8003f7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	69da      	ldr	r2, [r3, #28]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 0204 	bic.w	r2, r2, #4
 8003f8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	69d9      	ldr	r1, [r3, #28]
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	691a      	ldr	r2, [r3, #16]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	430a      	orrs	r2, r1
 8003f9e:	61da      	str	r2, [r3, #28]
      break;
 8003fa0:	e064      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68b9      	ldr	r1, [r7, #8]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f000 fb71 	bl	8004690 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	69da      	ldr	r2, [r3, #28]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	69da      	ldr	r2, [r3, #28]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	69d9      	ldr	r1, [r3, #28]
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	021a      	lsls	r2, r3, #8
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	61da      	str	r2, [r3, #28]
      break;
 8003fe2:	e043      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68b9      	ldr	r1, [r7, #8]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f000 fba8 	bl	8004740 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f042 0208 	orr.w	r2, r2, #8
 8003ffe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f022 0204 	bic.w	r2, r2, #4
 800400e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	691a      	ldr	r2, [r3, #16]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	430a      	orrs	r2, r1
 8004020:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004022:	e023      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	68b9      	ldr	r1, [r7, #8]
 800402a:	4618      	mov	r0, r3
 800402c:	f000 fbda 	bl	80047e4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800403e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800404e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	021a      	lsls	r2, r3, #8
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	430a      	orrs	r2, r1
 8004062:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004064:	e002      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	75fb      	strb	r3, [r7, #23]
      break;
 800406a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004074:	7dfb      	ldrb	r3, [r7, #23]
}
 8004076:	4618      	mov	r0, r3
 8004078:	3718      	adds	r7, #24
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop

08004080 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800408a:	2300      	movs	r3, #0
 800408c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004094:	2b01      	cmp	r3, #1
 8004096:	d101      	bne.n	800409c <HAL_TIM_ConfigClockSource+0x1c>
 8004098:	2302      	movs	r3, #2
 800409a:	e0b4      	b.n	8004206 <HAL_TIM_ConfigClockSource+0x186>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2202      	movs	r2, #2
 80040a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040b4:	68ba      	ldr	r2, [r7, #8]
 80040b6:	4b56      	ldr	r3, [pc, #344]	@ (8004210 <HAL_TIM_ConfigClockSource+0x190>)
 80040b8:	4013      	ands	r3, r2
 80040ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80040c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040d4:	d03e      	beq.n	8004154 <HAL_TIM_ConfigClockSource+0xd4>
 80040d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040da:	f200 8087 	bhi.w	80041ec <HAL_TIM_ConfigClockSource+0x16c>
 80040de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040e2:	f000 8086 	beq.w	80041f2 <HAL_TIM_ConfigClockSource+0x172>
 80040e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040ea:	d87f      	bhi.n	80041ec <HAL_TIM_ConfigClockSource+0x16c>
 80040ec:	2b70      	cmp	r3, #112	@ 0x70
 80040ee:	d01a      	beq.n	8004126 <HAL_TIM_ConfigClockSource+0xa6>
 80040f0:	2b70      	cmp	r3, #112	@ 0x70
 80040f2:	d87b      	bhi.n	80041ec <HAL_TIM_ConfigClockSource+0x16c>
 80040f4:	2b60      	cmp	r3, #96	@ 0x60
 80040f6:	d050      	beq.n	800419a <HAL_TIM_ConfigClockSource+0x11a>
 80040f8:	2b60      	cmp	r3, #96	@ 0x60
 80040fa:	d877      	bhi.n	80041ec <HAL_TIM_ConfigClockSource+0x16c>
 80040fc:	2b50      	cmp	r3, #80	@ 0x50
 80040fe:	d03c      	beq.n	800417a <HAL_TIM_ConfigClockSource+0xfa>
 8004100:	2b50      	cmp	r3, #80	@ 0x50
 8004102:	d873      	bhi.n	80041ec <HAL_TIM_ConfigClockSource+0x16c>
 8004104:	2b40      	cmp	r3, #64	@ 0x40
 8004106:	d058      	beq.n	80041ba <HAL_TIM_ConfigClockSource+0x13a>
 8004108:	2b40      	cmp	r3, #64	@ 0x40
 800410a:	d86f      	bhi.n	80041ec <HAL_TIM_ConfigClockSource+0x16c>
 800410c:	2b30      	cmp	r3, #48	@ 0x30
 800410e:	d064      	beq.n	80041da <HAL_TIM_ConfigClockSource+0x15a>
 8004110:	2b30      	cmp	r3, #48	@ 0x30
 8004112:	d86b      	bhi.n	80041ec <HAL_TIM_ConfigClockSource+0x16c>
 8004114:	2b20      	cmp	r3, #32
 8004116:	d060      	beq.n	80041da <HAL_TIM_ConfigClockSource+0x15a>
 8004118:	2b20      	cmp	r3, #32
 800411a:	d867      	bhi.n	80041ec <HAL_TIM_ConfigClockSource+0x16c>
 800411c:	2b00      	cmp	r3, #0
 800411e:	d05c      	beq.n	80041da <HAL_TIM_ConfigClockSource+0x15a>
 8004120:	2b10      	cmp	r3, #16
 8004122:	d05a      	beq.n	80041da <HAL_TIM_ConfigClockSource+0x15a>
 8004124:	e062      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004136:	f000 fc23 	bl	8004980 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004148:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68ba      	ldr	r2, [r7, #8]
 8004150:	609a      	str	r2, [r3, #8]
      break;
 8004152:	e04f      	b.n	80041f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004164:	f000 fc0c 	bl	8004980 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	689a      	ldr	r2, [r3, #8]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004176:	609a      	str	r2, [r3, #8]
      break;
 8004178:	e03c      	b.n	80041f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004186:	461a      	mov	r2, r3
 8004188:	f000 fb80 	bl	800488c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2150      	movs	r1, #80	@ 0x50
 8004192:	4618      	mov	r0, r3
 8004194:	f000 fbd9 	bl	800494a <TIM_ITRx_SetConfig>
      break;
 8004198:	e02c      	b.n	80041f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80041a6:	461a      	mov	r2, r3
 80041a8:	f000 fb9f 	bl	80048ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2160      	movs	r1, #96	@ 0x60
 80041b2:	4618      	mov	r0, r3
 80041b4:	f000 fbc9 	bl	800494a <TIM_ITRx_SetConfig>
      break;
 80041b8:	e01c      	b.n	80041f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041c6:	461a      	mov	r2, r3
 80041c8:	f000 fb60 	bl	800488c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2140      	movs	r1, #64	@ 0x40
 80041d2:	4618      	mov	r0, r3
 80041d4:	f000 fbb9 	bl	800494a <TIM_ITRx_SetConfig>
      break;
 80041d8:	e00c      	b.n	80041f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4619      	mov	r1, r3
 80041e4:	4610      	mov	r0, r2
 80041e6:	f000 fbb0 	bl	800494a <TIM_ITRx_SetConfig>
      break;
 80041ea:	e003      	b.n	80041f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	73fb      	strb	r3, [r7, #15]
      break;
 80041f0:	e000      	b.n	80041f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80041f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004204:	7bfb      	ldrb	r3, [r7, #15]
}
 8004206:	4618      	mov	r0, r3
 8004208:	3710      	adds	r7, #16
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	fffeff88 	.word	0xfffeff88

08004214 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800421c:	bf00      	nop
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004244:	bf00      	nop
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004258:	bf00      	nop
 800425a:	370c      	adds	r7, #12
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800426c:	bf00      	nop
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a46      	ldr	r2, [pc, #280]	@ (80043a4 <TIM_Base_SetConfig+0x12c>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d013      	beq.n	80042b8 <TIM_Base_SetConfig+0x40>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004296:	d00f      	beq.n	80042b8 <TIM_Base_SetConfig+0x40>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4a43      	ldr	r2, [pc, #268]	@ (80043a8 <TIM_Base_SetConfig+0x130>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d00b      	beq.n	80042b8 <TIM_Base_SetConfig+0x40>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a42      	ldr	r2, [pc, #264]	@ (80043ac <TIM_Base_SetConfig+0x134>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d007      	beq.n	80042b8 <TIM_Base_SetConfig+0x40>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4a41      	ldr	r2, [pc, #260]	@ (80043b0 <TIM_Base_SetConfig+0x138>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d003      	beq.n	80042b8 <TIM_Base_SetConfig+0x40>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a40      	ldr	r2, [pc, #256]	@ (80043b4 <TIM_Base_SetConfig+0x13c>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d108      	bne.n	80042ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a35      	ldr	r2, [pc, #212]	@ (80043a4 <TIM_Base_SetConfig+0x12c>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d02b      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042d8:	d027      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a32      	ldr	r2, [pc, #200]	@ (80043a8 <TIM_Base_SetConfig+0x130>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d023      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a31      	ldr	r2, [pc, #196]	@ (80043ac <TIM_Base_SetConfig+0x134>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d01f      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a30      	ldr	r2, [pc, #192]	@ (80043b0 <TIM_Base_SetConfig+0x138>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d01b      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a2f      	ldr	r2, [pc, #188]	@ (80043b4 <TIM_Base_SetConfig+0x13c>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d017      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a2e      	ldr	r2, [pc, #184]	@ (80043b8 <TIM_Base_SetConfig+0x140>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d013      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a2d      	ldr	r2, [pc, #180]	@ (80043bc <TIM_Base_SetConfig+0x144>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d00f      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a2c      	ldr	r2, [pc, #176]	@ (80043c0 <TIM_Base_SetConfig+0x148>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d00b      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a2b      	ldr	r2, [pc, #172]	@ (80043c4 <TIM_Base_SetConfig+0x14c>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d007      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a2a      	ldr	r2, [pc, #168]	@ (80043c8 <TIM_Base_SetConfig+0x150>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d003      	beq.n	800432a <TIM_Base_SetConfig+0xb2>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a29      	ldr	r2, [pc, #164]	@ (80043cc <TIM_Base_SetConfig+0x154>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d108      	bne.n	800433c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004330:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	68fa      	ldr	r2, [r7, #12]
 8004338:	4313      	orrs	r3, r2
 800433a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	4313      	orrs	r3, r2
 8004348:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	68fa      	ldr	r2, [r7, #12]
 800434e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	689a      	ldr	r2, [r3, #8]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a10      	ldr	r2, [pc, #64]	@ (80043a4 <TIM_Base_SetConfig+0x12c>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d003      	beq.n	8004370 <TIM_Base_SetConfig+0xf8>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a12      	ldr	r2, [pc, #72]	@ (80043b4 <TIM_Base_SetConfig+0x13c>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d103      	bne.n	8004378 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	691a      	ldr	r2, [r3, #16]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	2b01      	cmp	r3, #1
 8004388:	d105      	bne.n	8004396 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	691b      	ldr	r3, [r3, #16]
 800438e:	f023 0201 	bic.w	r2, r3, #1
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	611a      	str	r2, [r3, #16]
  }
}
 8004396:	bf00      	nop
 8004398:	3714      	adds	r7, #20
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	40010000 	.word	0x40010000
 80043a8:	40000400 	.word	0x40000400
 80043ac:	40000800 	.word	0x40000800
 80043b0:	40000c00 	.word	0x40000c00
 80043b4:	40010400 	.word	0x40010400
 80043b8:	40014000 	.word	0x40014000
 80043bc:	40014400 	.word	0x40014400
 80043c0:	40014800 	.word	0x40014800
 80043c4:	40001800 	.word	0x40001800
 80043c8:	40001c00 	.word	0x40001c00
 80043cc:	40002000 	.word	0x40002000

080043d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b087      	sub	sp, #28
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a1b      	ldr	r3, [r3, #32]
 80043e4:	f023 0201 	bic.w	r2, r3, #1
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	4b2b      	ldr	r3, [pc, #172]	@ (80044a8 <TIM_OC1_SetConfig+0xd8>)
 80043fc:	4013      	ands	r3, r2
 80043fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f023 0303 	bic.w	r3, r3, #3
 8004406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	4313      	orrs	r3, r2
 8004410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f023 0302 	bic.w	r3, r3, #2
 8004418:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	697a      	ldr	r2, [r7, #20]
 8004420:	4313      	orrs	r3, r2
 8004422:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a21      	ldr	r2, [pc, #132]	@ (80044ac <TIM_OC1_SetConfig+0xdc>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d003      	beq.n	8004434 <TIM_OC1_SetConfig+0x64>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4a20      	ldr	r2, [pc, #128]	@ (80044b0 <TIM_OC1_SetConfig+0xe0>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d10c      	bne.n	800444e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	f023 0308 	bic.w	r3, r3, #8
 800443a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	4313      	orrs	r3, r2
 8004444:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	f023 0304 	bic.w	r3, r3, #4
 800444c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a16      	ldr	r2, [pc, #88]	@ (80044ac <TIM_OC1_SetConfig+0xdc>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d003      	beq.n	800445e <TIM_OC1_SetConfig+0x8e>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a15      	ldr	r2, [pc, #84]	@ (80044b0 <TIM_OC1_SetConfig+0xe0>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d111      	bne.n	8004482 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004464:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800446c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	4313      	orrs	r3, r2
 8004476:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	699b      	ldr	r3, [r3, #24]
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	4313      	orrs	r3, r2
 8004480:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	68fa      	ldr	r2, [r7, #12]
 800448c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	685a      	ldr	r2, [r3, #4]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	697a      	ldr	r2, [r7, #20]
 800449a:	621a      	str	r2, [r3, #32]
}
 800449c:	bf00      	nop
 800449e:	371c      	adds	r7, #28
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr
 80044a8:	fffeff8f 	.word	0xfffeff8f
 80044ac:	40010000 	.word	0x40010000
 80044b0:	40010400 	.word	0x40010400

080044b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b087      	sub	sp, #28
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a1b      	ldr	r3, [r3, #32]
 80044c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	f023 0210 	bic.w	r2, r3, #16
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	699b      	ldr	r3, [r3, #24]
 80044da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	4b2e      	ldr	r3, [pc, #184]	@ (8004598 <TIM_OC2_SetConfig+0xe4>)
 80044e0:	4013      	ands	r3, r2
 80044e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	021b      	lsls	r3, r3, #8
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	f023 0320 	bic.w	r3, r3, #32
 80044fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	011b      	lsls	r3, r3, #4
 8004506:	697a      	ldr	r2, [r7, #20]
 8004508:	4313      	orrs	r3, r2
 800450a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a23      	ldr	r2, [pc, #140]	@ (800459c <TIM_OC2_SetConfig+0xe8>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d003      	beq.n	800451c <TIM_OC2_SetConfig+0x68>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a22      	ldr	r2, [pc, #136]	@ (80045a0 <TIM_OC2_SetConfig+0xec>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d10d      	bne.n	8004538 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004522:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	011b      	lsls	r3, r3, #4
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	4313      	orrs	r3, r2
 800452e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004536:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a18      	ldr	r2, [pc, #96]	@ (800459c <TIM_OC2_SetConfig+0xe8>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d003      	beq.n	8004548 <TIM_OC2_SetConfig+0x94>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a17      	ldr	r2, [pc, #92]	@ (80045a0 <TIM_OC2_SetConfig+0xec>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d113      	bne.n	8004570 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800454e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004556:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	695b      	ldr	r3, [r3, #20]
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	4313      	orrs	r3, r2
 8004562:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	4313      	orrs	r3, r2
 800456e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	685a      	ldr	r2, [r3, #4]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	621a      	str	r2, [r3, #32]
}
 800458a:	bf00      	nop
 800458c:	371c      	adds	r7, #28
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	feff8fff 	.word	0xfeff8fff
 800459c:	40010000 	.word	0x40010000
 80045a0:	40010400 	.word	0x40010400

080045a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b087      	sub	sp, #28
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a1b      	ldr	r3, [r3, #32]
 80045b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a1b      	ldr	r3, [r3, #32]
 80045b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	4b2d      	ldr	r3, [pc, #180]	@ (8004684 <TIM_OC3_SetConfig+0xe0>)
 80045d0:	4013      	ands	r3, r2
 80045d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f023 0303 	bic.w	r3, r3, #3
 80045da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	021b      	lsls	r3, r3, #8
 80045f4:	697a      	ldr	r2, [r7, #20]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a22      	ldr	r2, [pc, #136]	@ (8004688 <TIM_OC3_SetConfig+0xe4>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d003      	beq.n	800460a <TIM_OC3_SetConfig+0x66>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a21      	ldr	r2, [pc, #132]	@ (800468c <TIM_OC3_SetConfig+0xe8>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d10d      	bne.n	8004626 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004610:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	021b      	lsls	r3, r3, #8
 8004618:	697a      	ldr	r2, [r7, #20]
 800461a:	4313      	orrs	r3, r2
 800461c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004624:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a17      	ldr	r2, [pc, #92]	@ (8004688 <TIM_OC3_SetConfig+0xe4>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d003      	beq.n	8004636 <TIM_OC3_SetConfig+0x92>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a16      	ldr	r2, [pc, #88]	@ (800468c <TIM_OC3_SetConfig+0xe8>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d113      	bne.n	800465e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800463c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004644:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	011b      	lsls	r3, r3, #4
 800464c:	693a      	ldr	r2, [r7, #16]
 800464e:	4313      	orrs	r3, r2
 8004650:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	011b      	lsls	r3, r3, #4
 8004658:	693a      	ldr	r2, [r7, #16]
 800465a:	4313      	orrs	r3, r2
 800465c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	697a      	ldr	r2, [r7, #20]
 8004676:	621a      	str	r2, [r3, #32]
}
 8004678:	bf00      	nop
 800467a:	371c      	adds	r7, #28
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr
 8004684:	fffeff8f 	.word	0xfffeff8f
 8004688:	40010000 	.word	0x40010000
 800468c:	40010400 	.word	0x40010400

08004690 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004690:	b480      	push	{r7}
 8004692:	b087      	sub	sp, #28
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a1b      	ldr	r3, [r3, #32]
 800469e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a1b      	ldr	r3, [r3, #32]
 80046a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	69db      	ldr	r3, [r3, #28]
 80046b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80046b8:	68fa      	ldr	r2, [r7, #12]
 80046ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004734 <TIM_OC4_SetConfig+0xa4>)
 80046bc:	4013      	ands	r3, r2
 80046be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	021b      	lsls	r3, r3, #8
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	031b      	lsls	r3, r3, #12
 80046e2:	693a      	ldr	r2, [r7, #16]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a13      	ldr	r2, [pc, #76]	@ (8004738 <TIM_OC4_SetConfig+0xa8>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d003      	beq.n	80046f8 <TIM_OC4_SetConfig+0x68>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a12      	ldr	r2, [pc, #72]	@ (800473c <TIM_OC4_SetConfig+0xac>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d109      	bne.n	800470c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80046fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	695b      	ldr	r3, [r3, #20]
 8004704:	019b      	lsls	r3, r3, #6
 8004706:	697a      	ldr	r2, [r7, #20]
 8004708:	4313      	orrs	r3, r2
 800470a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	685a      	ldr	r2, [r3, #4]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	693a      	ldr	r2, [r7, #16]
 8004724:	621a      	str	r2, [r3, #32]
}
 8004726:	bf00      	nop
 8004728:	371c      	adds	r7, #28
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	feff8fff 	.word	0xfeff8fff
 8004738:	40010000 	.word	0x40010000
 800473c:	40010400 	.word	0x40010400

08004740 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004740:	b480      	push	{r7}
 8004742:	b087      	sub	sp, #28
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a1b      	ldr	r3, [r3, #32]
 800474e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a1b      	ldr	r3, [r3, #32]
 8004754:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	4b1b      	ldr	r3, [pc, #108]	@ (80047d8 <TIM_OC5_SetConfig+0x98>)
 800476c:	4013      	ands	r3, r2
 800476e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	4313      	orrs	r3, r2
 8004778:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004780:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	041b      	lsls	r3, r3, #16
 8004788:	693a      	ldr	r2, [r7, #16]
 800478a:	4313      	orrs	r3, r2
 800478c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a12      	ldr	r2, [pc, #72]	@ (80047dc <TIM_OC5_SetConfig+0x9c>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d003      	beq.n	800479e <TIM_OC5_SetConfig+0x5e>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a11      	ldr	r2, [pc, #68]	@ (80047e0 <TIM_OC5_SetConfig+0xa0>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d109      	bne.n	80047b2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	021b      	lsls	r3, r3, #8
 80047ac:	697a      	ldr	r2, [r7, #20]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	697a      	ldr	r2, [r7, #20]
 80047b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	68fa      	ldr	r2, [r7, #12]
 80047bc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685a      	ldr	r2, [r3, #4]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	693a      	ldr	r2, [r7, #16]
 80047ca:	621a      	str	r2, [r3, #32]
}
 80047cc:	bf00      	nop
 80047ce:	371c      	adds	r7, #28
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr
 80047d8:	fffeff8f 	.word	0xfffeff8f
 80047dc:	40010000 	.word	0x40010000
 80047e0:	40010400 	.word	0x40010400

080047e4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b087      	sub	sp, #28
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a1b      	ldr	r3, [r3, #32]
 80047f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a1b      	ldr	r3, [r3, #32]
 80047f8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800480a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800480c:	68fa      	ldr	r2, [r7, #12]
 800480e:	4b1c      	ldr	r3, [pc, #112]	@ (8004880 <TIM_OC6_SetConfig+0x9c>)
 8004810:	4013      	ands	r3, r2
 8004812:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	021b      	lsls	r3, r3, #8
 800481a:	68fa      	ldr	r2, [r7, #12]
 800481c:	4313      	orrs	r3, r2
 800481e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004826:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	051b      	lsls	r3, r3, #20
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	4313      	orrs	r3, r2
 8004832:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a13      	ldr	r2, [pc, #76]	@ (8004884 <TIM_OC6_SetConfig+0xa0>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d003      	beq.n	8004844 <TIM_OC6_SetConfig+0x60>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a12      	ldr	r2, [pc, #72]	@ (8004888 <TIM_OC6_SetConfig+0xa4>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d109      	bne.n	8004858 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800484a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	029b      	lsls	r3, r3, #10
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	4313      	orrs	r3, r2
 8004856:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685a      	ldr	r2, [r3, #4]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	693a      	ldr	r2, [r7, #16]
 8004870:	621a      	str	r2, [r3, #32]
}
 8004872:	bf00      	nop
 8004874:	371c      	adds	r7, #28
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	feff8fff 	.word	0xfeff8fff
 8004884:	40010000 	.word	0x40010000
 8004888:	40010400 	.word	0x40010400

0800488c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800488c:	b480      	push	{r7}
 800488e:	b087      	sub	sp, #28
 8004890:	af00      	add	r7, sp, #0
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6a1b      	ldr	r3, [r3, #32]
 800489c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	f023 0201 	bic.w	r2, r3, #1
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	011b      	lsls	r3, r3, #4
 80048bc:	693a      	ldr	r2, [r7, #16]
 80048be:	4313      	orrs	r3, r2
 80048c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	f023 030a 	bic.w	r3, r3, #10
 80048c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80048ca:	697a      	ldr	r2, [r7, #20]
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	693a      	ldr	r2, [r7, #16]
 80048d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	697a      	ldr	r2, [r7, #20]
 80048dc:	621a      	str	r2, [r3, #32]
}
 80048de:	bf00      	nop
 80048e0:	371c      	adds	r7, #28
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr

080048ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048ea:	b480      	push	{r7}
 80048ec:	b087      	sub	sp, #28
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	60f8      	str	r0, [r7, #12]
 80048f2:	60b9      	str	r1, [r7, #8]
 80048f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6a1b      	ldr	r3, [r3, #32]
 80048fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6a1b      	ldr	r3, [r3, #32]
 8004900:	f023 0210 	bic.w	r2, r3, #16
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	699b      	ldr	r3, [r3, #24]
 800490c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004914:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	031b      	lsls	r3, r3, #12
 800491a:	693a      	ldr	r2, [r7, #16]
 800491c:	4313      	orrs	r3, r2
 800491e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004926:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	011b      	lsls	r3, r3, #4
 800492c:	697a      	ldr	r2, [r7, #20]
 800492e:	4313      	orrs	r3, r2
 8004930:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	693a      	ldr	r2, [r7, #16]
 8004936:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	697a      	ldr	r2, [r7, #20]
 800493c:	621a      	str	r2, [r3, #32]
}
 800493e:	bf00      	nop
 8004940:	371c      	adds	r7, #28
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr

0800494a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800494a:	b480      	push	{r7}
 800494c:	b085      	sub	sp, #20
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
 8004952:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004960:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004962:	683a      	ldr	r2, [r7, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	4313      	orrs	r3, r2
 8004968:	f043 0307 	orr.w	r3, r3, #7
 800496c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	68fa      	ldr	r2, [r7, #12]
 8004972:	609a      	str	r2, [r3, #8]
}
 8004974:	bf00      	nop
 8004976:	3714      	adds	r7, #20
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004980:	b480      	push	{r7}
 8004982:	b087      	sub	sp, #28
 8004984:	af00      	add	r7, sp, #0
 8004986:	60f8      	str	r0, [r7, #12]
 8004988:	60b9      	str	r1, [r7, #8]
 800498a:	607a      	str	r2, [r7, #4]
 800498c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800499a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	021a      	lsls	r2, r3, #8
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	431a      	orrs	r2, r3
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	697a      	ldr	r2, [r7, #20]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	697a      	ldr	r2, [r7, #20]
 80049b2:	609a      	str	r2, [r3, #8]
}
 80049b4:	bf00      	nop
 80049b6:	371c      	adds	r7, #28
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b087      	sub	sp, #28
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	f003 031f 	and.w	r3, r3, #31
 80049d2:	2201      	movs	r2, #1
 80049d4:	fa02 f303 	lsl.w	r3, r2, r3
 80049d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6a1a      	ldr	r2, [r3, #32]
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	43db      	mvns	r3, r3
 80049e2:	401a      	ands	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6a1a      	ldr	r2, [r3, #32]
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	f003 031f 	and.w	r3, r3, #31
 80049f2:	6879      	ldr	r1, [r7, #4]
 80049f4:	fa01 f303 	lsl.w	r3, r1, r3
 80049f8:	431a      	orrs	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	621a      	str	r2, [r3, #32]
}
 80049fe:	bf00      	nop
 8004a00:	371c      	adds	r7, #28
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
	...

08004a0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b085      	sub	sp, #20
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d101      	bne.n	8004a24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a20:	2302      	movs	r3, #2
 8004a22:	e06d      	b.n	8004b00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2202      	movs	r2, #2
 8004a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a30      	ldr	r2, [pc, #192]	@ (8004b0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d004      	beq.n	8004a58 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a2f      	ldr	r2, [pc, #188]	@ (8004b10 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d108      	bne.n	8004a6a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004a5e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a70:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a20      	ldr	r2, [pc, #128]	@ (8004b0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d022      	beq.n	8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a96:	d01d      	beq.n	8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a1d      	ldr	r2, [pc, #116]	@ (8004b14 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d018      	beq.n	8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a1c      	ldr	r2, [pc, #112]	@ (8004b18 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d013      	beq.n	8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a1a      	ldr	r2, [pc, #104]	@ (8004b1c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d00e      	beq.n	8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a15      	ldr	r2, [pc, #84]	@ (8004b10 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d009      	beq.n	8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a16      	ldr	r2, [pc, #88]	@ (8004b20 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d004      	beq.n	8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a15      	ldr	r2, [pc, #84]	@ (8004b24 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d10c      	bne.n	8004aee <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ada:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3714      	adds	r7, #20
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr
 8004b0c:	40010000 	.word	0x40010000
 8004b10:	40010400 	.word	0x40010400
 8004b14:	40000400 	.word	0x40000400
 8004b18:	40000800 	.word	0x40000800
 8004b1c:	40000c00 	.word	0x40000c00
 8004b20:	40014000 	.word	0x40014000
 8004b24:	40001800 	.word	0x40001800

08004b28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004b58:	bf00      	nop
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b082      	sub	sp, #8
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d101      	bne.n	8004b76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e040      	b.n	8004bf8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d106      	bne.n	8004b8c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f7fc fd96 	bl	80016b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2224      	movs	r2, #36	@ 0x24
 8004b90:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 0201 	bic.w	r2, r2, #1
 8004ba0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d002      	beq.n	8004bb0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f000 fb16 	bl	80051dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	f000 f8af 	bl	8004d14 <UART_SetConfig>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d101      	bne.n	8004bc0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e01b      	b.n	8004bf8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685a      	ldr	r2, [r3, #4]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004bce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	689a      	ldr	r2, [r3, #8]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004bde:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0201 	orr.w	r2, r2, #1
 8004bee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f000 fb95 	bl	8005320 <UART_CheckIdleState>
 8004bf6:	4603      	mov	r3, r0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3708      	adds	r7, #8
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b08a      	sub	sp, #40	@ 0x28
 8004c04:	af02      	add	r7, sp, #8
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	603b      	str	r3, [r7, #0]
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c14:	2b20      	cmp	r3, #32
 8004c16:	d177      	bne.n	8004d08 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d002      	beq.n	8004c24 <HAL_UART_Transmit+0x24>
 8004c1e:	88fb      	ldrh	r3, [r7, #6]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d101      	bne.n	8004c28 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e070      	b.n	8004d0a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2221      	movs	r2, #33	@ 0x21
 8004c34:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c36:	f7fc ffa5 	bl	8001b84 <HAL_GetTick>
 8004c3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	88fa      	ldrh	r2, [r7, #6]
 8004c40:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	88fa      	ldrh	r2, [r7, #6]
 8004c48:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c54:	d108      	bne.n	8004c68 <HAL_UART_Transmit+0x68>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d104      	bne.n	8004c68 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	61bb      	str	r3, [r7, #24]
 8004c66:	e003      	b.n	8004c70 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c70:	e02f      	b.n	8004cd2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	9300      	str	r3, [sp, #0]
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	2180      	movs	r1, #128	@ 0x80
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	f000 fba6 	bl	80053ce <UART_WaitOnFlagUntilTimeout>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d004      	beq.n	8004c92 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2220      	movs	r2, #32
 8004c8c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e03b      	b.n	8004d0a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d10b      	bne.n	8004cb0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	881b      	ldrh	r3, [r3, #0]
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ca6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	3302      	adds	r3, #2
 8004cac:	61bb      	str	r3, [r7, #24]
 8004cae:	e007      	b.n	8004cc0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	781a      	ldrb	r2, [r3, #0]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004cba:	69fb      	ldr	r3, [r7, #28]
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	3b01      	subs	r3, #1
 8004cca:	b29a      	uxth	r2, r3
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1c9      	bne.n	8004c72 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	9300      	str	r3, [sp, #0]
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	2140      	movs	r1, #64	@ 0x40
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f000 fb70 	bl	80053ce <UART_WaitOnFlagUntilTimeout>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d004      	beq.n	8004cfe <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	e005      	b.n	8004d0a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2220      	movs	r2, #32
 8004d02:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004d04:	2300      	movs	r3, #0
 8004d06:	e000      	b.n	8004d0a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004d08:	2302      	movs	r3, #2
  }
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3720      	adds	r7, #32
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
	...

08004d14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b088      	sub	sp, #32
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	689a      	ldr	r2, [r3, #8]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	691b      	ldr	r3, [r3, #16]
 8004d28:	431a      	orrs	r2, r3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	69db      	ldr	r3, [r3, #28]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	4ba6      	ldr	r3, [pc, #664]	@ (8004fd8 <UART_SetConfig+0x2c4>)
 8004d40:	4013      	ands	r3, r2
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6812      	ldr	r2, [r2, #0]
 8004d46:	6979      	ldr	r1, [r7, #20]
 8004d48:	430b      	orrs	r3, r1
 8004d4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	68da      	ldr	r2, [r3, #12]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	430a      	orrs	r2, r1
 8004d60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	697a      	ldr	r2, [r7, #20]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	697a      	ldr	r2, [r7, #20]
 8004d82:	430a      	orrs	r2, r1
 8004d84:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a94      	ldr	r2, [pc, #592]	@ (8004fdc <UART_SetConfig+0x2c8>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d120      	bne.n	8004dd2 <UART_SetConfig+0xbe>
 8004d90:	4b93      	ldr	r3, [pc, #588]	@ (8004fe0 <UART_SetConfig+0x2cc>)
 8004d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d96:	f003 0303 	and.w	r3, r3, #3
 8004d9a:	2b03      	cmp	r3, #3
 8004d9c:	d816      	bhi.n	8004dcc <UART_SetConfig+0xb8>
 8004d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8004da4 <UART_SetConfig+0x90>)
 8004da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da4:	08004db5 	.word	0x08004db5
 8004da8:	08004dc1 	.word	0x08004dc1
 8004dac:	08004dbb 	.word	0x08004dbb
 8004db0:	08004dc7 	.word	0x08004dc7
 8004db4:	2301      	movs	r3, #1
 8004db6:	77fb      	strb	r3, [r7, #31]
 8004db8:	e150      	b.n	800505c <UART_SetConfig+0x348>
 8004dba:	2302      	movs	r3, #2
 8004dbc:	77fb      	strb	r3, [r7, #31]
 8004dbe:	e14d      	b.n	800505c <UART_SetConfig+0x348>
 8004dc0:	2304      	movs	r3, #4
 8004dc2:	77fb      	strb	r3, [r7, #31]
 8004dc4:	e14a      	b.n	800505c <UART_SetConfig+0x348>
 8004dc6:	2308      	movs	r3, #8
 8004dc8:	77fb      	strb	r3, [r7, #31]
 8004dca:	e147      	b.n	800505c <UART_SetConfig+0x348>
 8004dcc:	2310      	movs	r3, #16
 8004dce:	77fb      	strb	r3, [r7, #31]
 8004dd0:	e144      	b.n	800505c <UART_SetConfig+0x348>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a83      	ldr	r2, [pc, #524]	@ (8004fe4 <UART_SetConfig+0x2d0>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d132      	bne.n	8004e42 <UART_SetConfig+0x12e>
 8004ddc:	4b80      	ldr	r3, [pc, #512]	@ (8004fe0 <UART_SetConfig+0x2cc>)
 8004dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004de2:	f003 030c 	and.w	r3, r3, #12
 8004de6:	2b0c      	cmp	r3, #12
 8004de8:	d828      	bhi.n	8004e3c <UART_SetConfig+0x128>
 8004dea:	a201      	add	r2, pc, #4	@ (adr r2, 8004df0 <UART_SetConfig+0xdc>)
 8004dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df0:	08004e25 	.word	0x08004e25
 8004df4:	08004e3d 	.word	0x08004e3d
 8004df8:	08004e3d 	.word	0x08004e3d
 8004dfc:	08004e3d 	.word	0x08004e3d
 8004e00:	08004e31 	.word	0x08004e31
 8004e04:	08004e3d 	.word	0x08004e3d
 8004e08:	08004e3d 	.word	0x08004e3d
 8004e0c:	08004e3d 	.word	0x08004e3d
 8004e10:	08004e2b 	.word	0x08004e2b
 8004e14:	08004e3d 	.word	0x08004e3d
 8004e18:	08004e3d 	.word	0x08004e3d
 8004e1c:	08004e3d 	.word	0x08004e3d
 8004e20:	08004e37 	.word	0x08004e37
 8004e24:	2300      	movs	r3, #0
 8004e26:	77fb      	strb	r3, [r7, #31]
 8004e28:	e118      	b.n	800505c <UART_SetConfig+0x348>
 8004e2a:	2302      	movs	r3, #2
 8004e2c:	77fb      	strb	r3, [r7, #31]
 8004e2e:	e115      	b.n	800505c <UART_SetConfig+0x348>
 8004e30:	2304      	movs	r3, #4
 8004e32:	77fb      	strb	r3, [r7, #31]
 8004e34:	e112      	b.n	800505c <UART_SetConfig+0x348>
 8004e36:	2308      	movs	r3, #8
 8004e38:	77fb      	strb	r3, [r7, #31]
 8004e3a:	e10f      	b.n	800505c <UART_SetConfig+0x348>
 8004e3c:	2310      	movs	r3, #16
 8004e3e:	77fb      	strb	r3, [r7, #31]
 8004e40:	e10c      	b.n	800505c <UART_SetConfig+0x348>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a68      	ldr	r2, [pc, #416]	@ (8004fe8 <UART_SetConfig+0x2d4>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d120      	bne.n	8004e8e <UART_SetConfig+0x17a>
 8004e4c:	4b64      	ldr	r3, [pc, #400]	@ (8004fe0 <UART_SetConfig+0x2cc>)
 8004e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e52:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004e56:	2b30      	cmp	r3, #48	@ 0x30
 8004e58:	d013      	beq.n	8004e82 <UART_SetConfig+0x16e>
 8004e5a:	2b30      	cmp	r3, #48	@ 0x30
 8004e5c:	d814      	bhi.n	8004e88 <UART_SetConfig+0x174>
 8004e5e:	2b20      	cmp	r3, #32
 8004e60:	d009      	beq.n	8004e76 <UART_SetConfig+0x162>
 8004e62:	2b20      	cmp	r3, #32
 8004e64:	d810      	bhi.n	8004e88 <UART_SetConfig+0x174>
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d002      	beq.n	8004e70 <UART_SetConfig+0x15c>
 8004e6a:	2b10      	cmp	r3, #16
 8004e6c:	d006      	beq.n	8004e7c <UART_SetConfig+0x168>
 8004e6e:	e00b      	b.n	8004e88 <UART_SetConfig+0x174>
 8004e70:	2300      	movs	r3, #0
 8004e72:	77fb      	strb	r3, [r7, #31]
 8004e74:	e0f2      	b.n	800505c <UART_SetConfig+0x348>
 8004e76:	2302      	movs	r3, #2
 8004e78:	77fb      	strb	r3, [r7, #31]
 8004e7a:	e0ef      	b.n	800505c <UART_SetConfig+0x348>
 8004e7c:	2304      	movs	r3, #4
 8004e7e:	77fb      	strb	r3, [r7, #31]
 8004e80:	e0ec      	b.n	800505c <UART_SetConfig+0x348>
 8004e82:	2308      	movs	r3, #8
 8004e84:	77fb      	strb	r3, [r7, #31]
 8004e86:	e0e9      	b.n	800505c <UART_SetConfig+0x348>
 8004e88:	2310      	movs	r3, #16
 8004e8a:	77fb      	strb	r3, [r7, #31]
 8004e8c:	e0e6      	b.n	800505c <UART_SetConfig+0x348>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a56      	ldr	r2, [pc, #344]	@ (8004fec <UART_SetConfig+0x2d8>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d120      	bne.n	8004eda <UART_SetConfig+0x1c6>
 8004e98:	4b51      	ldr	r3, [pc, #324]	@ (8004fe0 <UART_SetConfig+0x2cc>)
 8004e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e9e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004ea2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ea4:	d013      	beq.n	8004ece <UART_SetConfig+0x1ba>
 8004ea6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ea8:	d814      	bhi.n	8004ed4 <UART_SetConfig+0x1c0>
 8004eaa:	2b80      	cmp	r3, #128	@ 0x80
 8004eac:	d009      	beq.n	8004ec2 <UART_SetConfig+0x1ae>
 8004eae:	2b80      	cmp	r3, #128	@ 0x80
 8004eb0:	d810      	bhi.n	8004ed4 <UART_SetConfig+0x1c0>
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d002      	beq.n	8004ebc <UART_SetConfig+0x1a8>
 8004eb6:	2b40      	cmp	r3, #64	@ 0x40
 8004eb8:	d006      	beq.n	8004ec8 <UART_SetConfig+0x1b4>
 8004eba:	e00b      	b.n	8004ed4 <UART_SetConfig+0x1c0>
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	77fb      	strb	r3, [r7, #31]
 8004ec0:	e0cc      	b.n	800505c <UART_SetConfig+0x348>
 8004ec2:	2302      	movs	r3, #2
 8004ec4:	77fb      	strb	r3, [r7, #31]
 8004ec6:	e0c9      	b.n	800505c <UART_SetConfig+0x348>
 8004ec8:	2304      	movs	r3, #4
 8004eca:	77fb      	strb	r3, [r7, #31]
 8004ecc:	e0c6      	b.n	800505c <UART_SetConfig+0x348>
 8004ece:	2308      	movs	r3, #8
 8004ed0:	77fb      	strb	r3, [r7, #31]
 8004ed2:	e0c3      	b.n	800505c <UART_SetConfig+0x348>
 8004ed4:	2310      	movs	r3, #16
 8004ed6:	77fb      	strb	r3, [r7, #31]
 8004ed8:	e0c0      	b.n	800505c <UART_SetConfig+0x348>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a44      	ldr	r2, [pc, #272]	@ (8004ff0 <UART_SetConfig+0x2dc>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d125      	bne.n	8004f30 <UART_SetConfig+0x21c>
 8004ee4:	4b3e      	ldr	r3, [pc, #248]	@ (8004fe0 <UART_SetConfig+0x2cc>)
 8004ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ef2:	d017      	beq.n	8004f24 <UART_SetConfig+0x210>
 8004ef4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ef8:	d817      	bhi.n	8004f2a <UART_SetConfig+0x216>
 8004efa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004efe:	d00b      	beq.n	8004f18 <UART_SetConfig+0x204>
 8004f00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f04:	d811      	bhi.n	8004f2a <UART_SetConfig+0x216>
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d003      	beq.n	8004f12 <UART_SetConfig+0x1fe>
 8004f0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f0e:	d006      	beq.n	8004f1e <UART_SetConfig+0x20a>
 8004f10:	e00b      	b.n	8004f2a <UART_SetConfig+0x216>
 8004f12:	2300      	movs	r3, #0
 8004f14:	77fb      	strb	r3, [r7, #31]
 8004f16:	e0a1      	b.n	800505c <UART_SetConfig+0x348>
 8004f18:	2302      	movs	r3, #2
 8004f1a:	77fb      	strb	r3, [r7, #31]
 8004f1c:	e09e      	b.n	800505c <UART_SetConfig+0x348>
 8004f1e:	2304      	movs	r3, #4
 8004f20:	77fb      	strb	r3, [r7, #31]
 8004f22:	e09b      	b.n	800505c <UART_SetConfig+0x348>
 8004f24:	2308      	movs	r3, #8
 8004f26:	77fb      	strb	r3, [r7, #31]
 8004f28:	e098      	b.n	800505c <UART_SetConfig+0x348>
 8004f2a:	2310      	movs	r3, #16
 8004f2c:	77fb      	strb	r3, [r7, #31]
 8004f2e:	e095      	b.n	800505c <UART_SetConfig+0x348>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a2f      	ldr	r2, [pc, #188]	@ (8004ff4 <UART_SetConfig+0x2e0>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d125      	bne.n	8004f86 <UART_SetConfig+0x272>
 8004f3a:	4b29      	ldr	r3, [pc, #164]	@ (8004fe0 <UART_SetConfig+0x2cc>)
 8004f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f40:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004f44:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f48:	d017      	beq.n	8004f7a <UART_SetConfig+0x266>
 8004f4a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f4e:	d817      	bhi.n	8004f80 <UART_SetConfig+0x26c>
 8004f50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f54:	d00b      	beq.n	8004f6e <UART_SetConfig+0x25a>
 8004f56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f5a:	d811      	bhi.n	8004f80 <UART_SetConfig+0x26c>
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d003      	beq.n	8004f68 <UART_SetConfig+0x254>
 8004f60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f64:	d006      	beq.n	8004f74 <UART_SetConfig+0x260>
 8004f66:	e00b      	b.n	8004f80 <UART_SetConfig+0x26c>
 8004f68:	2301      	movs	r3, #1
 8004f6a:	77fb      	strb	r3, [r7, #31]
 8004f6c:	e076      	b.n	800505c <UART_SetConfig+0x348>
 8004f6e:	2302      	movs	r3, #2
 8004f70:	77fb      	strb	r3, [r7, #31]
 8004f72:	e073      	b.n	800505c <UART_SetConfig+0x348>
 8004f74:	2304      	movs	r3, #4
 8004f76:	77fb      	strb	r3, [r7, #31]
 8004f78:	e070      	b.n	800505c <UART_SetConfig+0x348>
 8004f7a:	2308      	movs	r3, #8
 8004f7c:	77fb      	strb	r3, [r7, #31]
 8004f7e:	e06d      	b.n	800505c <UART_SetConfig+0x348>
 8004f80:	2310      	movs	r3, #16
 8004f82:	77fb      	strb	r3, [r7, #31]
 8004f84:	e06a      	b.n	800505c <UART_SetConfig+0x348>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ff8 <UART_SetConfig+0x2e4>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d138      	bne.n	8005002 <UART_SetConfig+0x2ee>
 8004f90:	4b13      	ldr	r3, [pc, #76]	@ (8004fe0 <UART_SetConfig+0x2cc>)
 8004f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f96:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004f9a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f9e:	d017      	beq.n	8004fd0 <UART_SetConfig+0x2bc>
 8004fa0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004fa4:	d82a      	bhi.n	8004ffc <UART_SetConfig+0x2e8>
 8004fa6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004faa:	d00b      	beq.n	8004fc4 <UART_SetConfig+0x2b0>
 8004fac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fb0:	d824      	bhi.n	8004ffc <UART_SetConfig+0x2e8>
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d003      	beq.n	8004fbe <UART_SetConfig+0x2aa>
 8004fb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fba:	d006      	beq.n	8004fca <UART_SetConfig+0x2b6>
 8004fbc:	e01e      	b.n	8004ffc <UART_SetConfig+0x2e8>
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	77fb      	strb	r3, [r7, #31]
 8004fc2:	e04b      	b.n	800505c <UART_SetConfig+0x348>
 8004fc4:	2302      	movs	r3, #2
 8004fc6:	77fb      	strb	r3, [r7, #31]
 8004fc8:	e048      	b.n	800505c <UART_SetConfig+0x348>
 8004fca:	2304      	movs	r3, #4
 8004fcc:	77fb      	strb	r3, [r7, #31]
 8004fce:	e045      	b.n	800505c <UART_SetConfig+0x348>
 8004fd0:	2308      	movs	r3, #8
 8004fd2:	77fb      	strb	r3, [r7, #31]
 8004fd4:	e042      	b.n	800505c <UART_SetConfig+0x348>
 8004fd6:	bf00      	nop
 8004fd8:	efff69f3 	.word	0xefff69f3
 8004fdc:	40011000 	.word	0x40011000
 8004fe0:	40023800 	.word	0x40023800
 8004fe4:	40004400 	.word	0x40004400
 8004fe8:	40004800 	.word	0x40004800
 8004fec:	40004c00 	.word	0x40004c00
 8004ff0:	40005000 	.word	0x40005000
 8004ff4:	40011400 	.word	0x40011400
 8004ff8:	40007800 	.word	0x40007800
 8004ffc:	2310      	movs	r3, #16
 8004ffe:	77fb      	strb	r3, [r7, #31]
 8005000:	e02c      	b.n	800505c <UART_SetConfig+0x348>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a72      	ldr	r2, [pc, #456]	@ (80051d0 <UART_SetConfig+0x4bc>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d125      	bne.n	8005058 <UART_SetConfig+0x344>
 800500c:	4b71      	ldr	r3, [pc, #452]	@ (80051d4 <UART_SetConfig+0x4c0>)
 800500e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005012:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005016:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800501a:	d017      	beq.n	800504c <UART_SetConfig+0x338>
 800501c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005020:	d817      	bhi.n	8005052 <UART_SetConfig+0x33e>
 8005022:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005026:	d00b      	beq.n	8005040 <UART_SetConfig+0x32c>
 8005028:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800502c:	d811      	bhi.n	8005052 <UART_SetConfig+0x33e>
 800502e:	2b00      	cmp	r3, #0
 8005030:	d003      	beq.n	800503a <UART_SetConfig+0x326>
 8005032:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005036:	d006      	beq.n	8005046 <UART_SetConfig+0x332>
 8005038:	e00b      	b.n	8005052 <UART_SetConfig+0x33e>
 800503a:	2300      	movs	r3, #0
 800503c:	77fb      	strb	r3, [r7, #31]
 800503e:	e00d      	b.n	800505c <UART_SetConfig+0x348>
 8005040:	2302      	movs	r3, #2
 8005042:	77fb      	strb	r3, [r7, #31]
 8005044:	e00a      	b.n	800505c <UART_SetConfig+0x348>
 8005046:	2304      	movs	r3, #4
 8005048:	77fb      	strb	r3, [r7, #31]
 800504a:	e007      	b.n	800505c <UART_SetConfig+0x348>
 800504c:	2308      	movs	r3, #8
 800504e:	77fb      	strb	r3, [r7, #31]
 8005050:	e004      	b.n	800505c <UART_SetConfig+0x348>
 8005052:	2310      	movs	r3, #16
 8005054:	77fb      	strb	r3, [r7, #31]
 8005056:	e001      	b.n	800505c <UART_SetConfig+0x348>
 8005058:	2310      	movs	r3, #16
 800505a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	69db      	ldr	r3, [r3, #28]
 8005060:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005064:	d15b      	bne.n	800511e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005066:	7ffb      	ldrb	r3, [r7, #31]
 8005068:	2b08      	cmp	r3, #8
 800506a:	d828      	bhi.n	80050be <UART_SetConfig+0x3aa>
 800506c:	a201      	add	r2, pc, #4	@ (adr r2, 8005074 <UART_SetConfig+0x360>)
 800506e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005072:	bf00      	nop
 8005074:	08005099 	.word	0x08005099
 8005078:	080050a1 	.word	0x080050a1
 800507c:	080050a9 	.word	0x080050a9
 8005080:	080050bf 	.word	0x080050bf
 8005084:	080050af 	.word	0x080050af
 8005088:	080050bf 	.word	0x080050bf
 800508c:	080050bf 	.word	0x080050bf
 8005090:	080050bf 	.word	0x080050bf
 8005094:	080050b7 	.word	0x080050b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005098:	f7fd fe68 	bl	8002d6c <HAL_RCC_GetPCLK1Freq>
 800509c:	61b8      	str	r0, [r7, #24]
        break;
 800509e:	e013      	b.n	80050c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050a0:	f7fd fe78 	bl	8002d94 <HAL_RCC_GetPCLK2Freq>
 80050a4:	61b8      	str	r0, [r7, #24]
        break;
 80050a6:	e00f      	b.n	80050c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050a8:	4b4b      	ldr	r3, [pc, #300]	@ (80051d8 <UART_SetConfig+0x4c4>)
 80050aa:	61bb      	str	r3, [r7, #24]
        break;
 80050ac:	e00c      	b.n	80050c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050ae:	f7fd fd4b 	bl	8002b48 <HAL_RCC_GetSysClockFreq>
 80050b2:	61b8      	str	r0, [r7, #24]
        break;
 80050b4:	e008      	b.n	80050c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050ba:	61bb      	str	r3, [r7, #24]
        break;
 80050bc:	e004      	b.n	80050c8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80050be:	2300      	movs	r3, #0
 80050c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	77bb      	strb	r3, [r7, #30]
        break;
 80050c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d074      	beq.n	80051b8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	005a      	lsls	r2, r3, #1
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	085b      	lsrs	r3, r3, #1
 80050d8:	441a      	add	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	2b0f      	cmp	r3, #15
 80050e8:	d916      	bls.n	8005118 <UART_SetConfig+0x404>
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050f0:	d212      	bcs.n	8005118 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	f023 030f 	bic.w	r3, r3, #15
 80050fa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	085b      	lsrs	r3, r3, #1
 8005100:	b29b      	uxth	r3, r3
 8005102:	f003 0307 	and.w	r3, r3, #7
 8005106:	b29a      	uxth	r2, r3
 8005108:	89fb      	ldrh	r3, [r7, #14]
 800510a:	4313      	orrs	r3, r2
 800510c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	89fa      	ldrh	r2, [r7, #14]
 8005114:	60da      	str	r2, [r3, #12]
 8005116:	e04f      	b.n	80051b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	77bb      	strb	r3, [r7, #30]
 800511c:	e04c      	b.n	80051b8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800511e:	7ffb      	ldrb	r3, [r7, #31]
 8005120:	2b08      	cmp	r3, #8
 8005122:	d828      	bhi.n	8005176 <UART_SetConfig+0x462>
 8005124:	a201      	add	r2, pc, #4	@ (adr r2, 800512c <UART_SetConfig+0x418>)
 8005126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800512a:	bf00      	nop
 800512c:	08005151 	.word	0x08005151
 8005130:	08005159 	.word	0x08005159
 8005134:	08005161 	.word	0x08005161
 8005138:	08005177 	.word	0x08005177
 800513c:	08005167 	.word	0x08005167
 8005140:	08005177 	.word	0x08005177
 8005144:	08005177 	.word	0x08005177
 8005148:	08005177 	.word	0x08005177
 800514c:	0800516f 	.word	0x0800516f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005150:	f7fd fe0c 	bl	8002d6c <HAL_RCC_GetPCLK1Freq>
 8005154:	61b8      	str	r0, [r7, #24]
        break;
 8005156:	e013      	b.n	8005180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005158:	f7fd fe1c 	bl	8002d94 <HAL_RCC_GetPCLK2Freq>
 800515c:	61b8      	str	r0, [r7, #24]
        break;
 800515e:	e00f      	b.n	8005180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005160:	4b1d      	ldr	r3, [pc, #116]	@ (80051d8 <UART_SetConfig+0x4c4>)
 8005162:	61bb      	str	r3, [r7, #24]
        break;
 8005164:	e00c      	b.n	8005180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005166:	f7fd fcef 	bl	8002b48 <HAL_RCC_GetSysClockFreq>
 800516a:	61b8      	str	r0, [r7, #24]
        break;
 800516c:	e008      	b.n	8005180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800516e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005172:	61bb      	str	r3, [r7, #24]
        break;
 8005174:	e004      	b.n	8005180 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005176:	2300      	movs	r3, #0
 8005178:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	77bb      	strb	r3, [r7, #30]
        break;
 800517e:	bf00      	nop
    }

    if (pclk != 0U)
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d018      	beq.n	80051b8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	085a      	lsrs	r2, r3, #1
 800518c:	69bb      	ldr	r3, [r7, #24]
 800518e:	441a      	add	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	fbb2 f3f3 	udiv	r3, r2, r3
 8005198:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	2b0f      	cmp	r3, #15
 800519e:	d909      	bls.n	80051b4 <UART_SetConfig+0x4a0>
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051a6:	d205      	bcs.n	80051b4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	b29a      	uxth	r2, r3
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	60da      	str	r2, [r3, #12]
 80051b2:	e001      	b.n	80051b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80051c4:	7fbb      	ldrb	r3, [r7, #30]
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3720      	adds	r7, #32
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	40007c00 	.word	0x40007c00
 80051d4:	40023800 	.word	0x40023800
 80051d8:	00f42400 	.word	0x00f42400

080051dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e8:	f003 0308 	and.w	r3, r3, #8
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d00a      	beq.n	8005206 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	430a      	orrs	r2, r1
 8005204:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00a      	beq.n	8005228 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	430a      	orrs	r2, r1
 8005226:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522c:	f003 0302 	and.w	r3, r3, #2
 8005230:	2b00      	cmp	r3, #0
 8005232:	d00a      	beq.n	800524a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	430a      	orrs	r2, r1
 8005248:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800524e:	f003 0304 	and.w	r3, r3, #4
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00a      	beq.n	800526c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	430a      	orrs	r2, r1
 800526a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005270:	f003 0310 	and.w	r3, r3, #16
 8005274:	2b00      	cmp	r3, #0
 8005276:	d00a      	beq.n	800528e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	430a      	orrs	r2, r1
 800528c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005292:	f003 0320 	and.w	r3, r3, #32
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00a      	beq.n	80052b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	430a      	orrs	r2, r1
 80052ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d01a      	beq.n	80052f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	430a      	orrs	r2, r1
 80052d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052da:	d10a      	bne.n	80052f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	430a      	orrs	r2, r1
 80052f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00a      	beq.n	8005314 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	430a      	orrs	r2, r1
 8005312:	605a      	str	r2, [r3, #4]
  }
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b08c      	sub	sp, #48	@ 0x30
 8005324:	af02      	add	r7, sp, #8
 8005326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005330:	f7fc fc28 	bl	8001b84 <HAL_GetTick>
 8005334:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0308 	and.w	r3, r3, #8
 8005340:	2b08      	cmp	r3, #8
 8005342:	d12e      	bne.n	80053a2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005344:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005348:	9300      	str	r3, [sp, #0]
 800534a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800534c:	2200      	movs	r2, #0
 800534e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 f83b 	bl	80053ce <UART_WaitOnFlagUntilTimeout>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d021      	beq.n	80053a2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	e853 3f00 	ldrex	r3, [r3]
 800536a:	60fb      	str	r3, [r7, #12]
   return(result);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005372:	623b      	str	r3, [r7, #32]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	461a      	mov	r2, r3
 800537a:	6a3b      	ldr	r3, [r7, #32]
 800537c:	61fb      	str	r3, [r7, #28]
 800537e:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005380:	69b9      	ldr	r1, [r7, #24]
 8005382:	69fa      	ldr	r2, [r7, #28]
 8005384:	e841 2300 	strex	r3, r2, [r1]
 8005388:	617b      	str	r3, [r7, #20]
   return(result);
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1e6      	bne.n	800535e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2220      	movs	r2, #32
 8005394:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800539e:	2303      	movs	r3, #3
 80053a0:	e011      	b.n	80053c6 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2220      	movs	r2, #32
 80053a6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2220      	movs	r2, #32
 80053ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3728      	adds	r7, #40	@ 0x28
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053ce:	b580      	push	{r7, lr}
 80053d0:	b084      	sub	sp, #16
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	60f8      	str	r0, [r7, #12]
 80053d6:	60b9      	str	r1, [r7, #8]
 80053d8:	603b      	str	r3, [r7, #0]
 80053da:	4613      	mov	r3, r2
 80053dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053de:	e04f      	b.n	8005480 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053e0:	69bb      	ldr	r3, [r7, #24]
 80053e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e6:	d04b      	beq.n	8005480 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053e8:	f7fc fbcc 	bl	8001b84 <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	69ba      	ldr	r2, [r7, #24]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d302      	bcc.n	80053fe <UART_WaitOnFlagUntilTimeout+0x30>
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d101      	bne.n	8005402 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e04e      	b.n	80054a0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0304 	and.w	r3, r3, #4
 800540c:	2b00      	cmp	r3, #0
 800540e:	d037      	beq.n	8005480 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	2b80      	cmp	r3, #128	@ 0x80
 8005414:	d034      	beq.n	8005480 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	2b40      	cmp	r3, #64	@ 0x40
 800541a:	d031      	beq.n	8005480 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	69db      	ldr	r3, [r3, #28]
 8005422:	f003 0308 	and.w	r3, r3, #8
 8005426:	2b08      	cmp	r3, #8
 8005428:	d110      	bne.n	800544c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2208      	movs	r2, #8
 8005430:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005432:	68f8      	ldr	r0, [r7, #12]
 8005434:	f000 f838 	bl	80054a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2208      	movs	r2, #8
 800543c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e029      	b.n	80054a0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	69db      	ldr	r3, [r3, #28]
 8005452:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005456:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800545a:	d111      	bne.n	8005480 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005464:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 f81e 	bl	80054a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2220      	movs	r2, #32
 8005470:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800547c:	2303      	movs	r3, #3
 800547e:	e00f      	b.n	80054a0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	69da      	ldr	r2, [r3, #28]
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	4013      	ands	r3, r2
 800548a:	68ba      	ldr	r2, [r7, #8]
 800548c:	429a      	cmp	r2, r3
 800548e:	bf0c      	ite	eq
 8005490:	2301      	moveq	r3, #1
 8005492:	2300      	movne	r3, #0
 8005494:	b2db      	uxtb	r3, r3
 8005496:	461a      	mov	r2, r3
 8005498:	79fb      	ldrb	r3, [r7, #7]
 800549a:	429a      	cmp	r2, r3
 800549c:	d0a0      	beq.n	80053e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800549e:	2300      	movs	r3, #0
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3710      	adds	r7, #16
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b095      	sub	sp, #84	@ 0x54
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80054be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	461a      	mov	r2, r3
 80054cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80054d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054d6:	e841 2300 	strex	r3, r2, [r1]
 80054da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1e6      	bne.n	80054b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	3308      	adds	r3, #8
 80054e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ea:	6a3b      	ldr	r3, [r7, #32]
 80054ec:	e853 3f00 	ldrex	r3, [r3]
 80054f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80054f2:	69fb      	ldr	r3, [r7, #28]
 80054f4:	f023 0301 	bic.w	r3, r3, #1
 80054f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	3308      	adds	r3, #8
 8005500:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005502:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005504:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005506:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005508:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800550a:	e841 2300 	strex	r3, r2, [r1]
 800550e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1e5      	bne.n	80054e2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800551a:	2b01      	cmp	r3, #1
 800551c:	d118      	bne.n	8005550 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	e853 3f00 	ldrex	r3, [r3]
 800552a:	60bb      	str	r3, [r7, #8]
   return(result);
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	f023 0310 	bic.w	r3, r3, #16
 8005532:	647b      	str	r3, [r7, #68]	@ 0x44
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	461a      	mov	r2, r3
 800553a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800553c:	61bb      	str	r3, [r7, #24]
 800553e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005540:	6979      	ldr	r1, [r7, #20]
 8005542:	69ba      	ldr	r2, [r7, #24]
 8005544:	e841 2300 	strex	r3, r2, [r1]
 8005548:	613b      	str	r3, [r7, #16]
   return(result);
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1e6      	bne.n	800551e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2220      	movs	r2, #32
 8005554:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005564:	bf00      	nop
 8005566:	3754      	adds	r7, #84	@ 0x54
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005570:	b084      	sub	sp, #16
 8005572:	b580      	push	{r7, lr}
 8005574:	b084      	sub	sp, #16
 8005576:	af00      	add	r7, sp, #0
 8005578:	6078      	str	r0, [r7, #4]
 800557a:	f107 001c 	add.w	r0, r7, #28
 800557e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005582:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005586:	2b01      	cmp	r3, #1
 8005588:	d121      	bne.n	80055ce <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	68da      	ldr	r2, [r3, #12]
 800559a:	4b21      	ldr	r3, [pc, #132]	@ (8005620 <USB_CoreInit+0xb0>)
 800559c:	4013      	ands	r3, r2
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80055ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d105      	bne.n	80055c2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 fa92 	bl	8005aec <USB_CoreReset>
 80055c8:	4603      	mov	r3, r0
 80055ca:	73fb      	strb	r3, [r7, #15]
 80055cc:	e010      	b.n	80055f0 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 fa86 	bl	8005aec <USB_CoreReset>
 80055e0:	4603      	mov	r3, r0
 80055e2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80055f0:	7fbb      	ldrb	r3, [r7, #30]
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d10b      	bne.n	800560e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	f043 0206 	orr.w	r2, r3, #6
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	f043 0220 	orr.w	r2, r3, #32
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800560e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005610:	4618      	mov	r0, r3
 8005612:	3710      	adds	r7, #16
 8005614:	46bd      	mov	sp, r7
 8005616:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800561a:	b004      	add	sp, #16
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	ffbdffbf 	.word	0xffbdffbf

08005624 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f023 0201 	bic.w	r2, r3, #1
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	370c      	adds	r7, #12
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr

08005646 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005646:	b580      	push	{r7, lr}
 8005648:	b084      	sub	sp, #16
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]
 800564e:	460b      	mov	r3, r1
 8005650:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005652:	2300      	movs	r3, #0
 8005654:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005662:	78fb      	ldrb	r3, [r7, #3]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d115      	bne.n	8005694 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005674:	200a      	movs	r0, #10
 8005676:	f7fc fa91 	bl	8001b9c <HAL_Delay>
      ms += 10U;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	330a      	adds	r3, #10
 800567e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f000 fa25 	bl	8005ad0 <USB_GetMode>
 8005686:	4603      	mov	r3, r0
 8005688:	2b01      	cmp	r3, #1
 800568a:	d01e      	beq.n	80056ca <USB_SetCurrentMode+0x84>
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005690:	d9f0      	bls.n	8005674 <USB_SetCurrentMode+0x2e>
 8005692:	e01a      	b.n	80056ca <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005694:	78fb      	ldrb	r3, [r7, #3]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d115      	bne.n	80056c6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80056a6:	200a      	movs	r0, #10
 80056a8:	f7fc fa78 	bl	8001b9c <HAL_Delay>
      ms += 10U;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	330a      	adds	r3, #10
 80056b0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 fa0c 	bl	8005ad0 <USB_GetMode>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d005      	beq.n	80056ca <USB_SetCurrentMode+0x84>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2bc7      	cmp	r3, #199	@ 0xc7
 80056c2:	d9f0      	bls.n	80056a6 <USB_SetCurrentMode+0x60>
 80056c4:	e001      	b.n	80056ca <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e005      	b.n	80056d6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2bc8      	cmp	r3, #200	@ 0xc8
 80056ce:	d101      	bne.n	80056d4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e000      	b.n	80056d6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
	...

080056e0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80056e0:	b084      	sub	sp, #16
 80056e2:	b580      	push	{r7, lr}
 80056e4:	b086      	sub	sp, #24
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
 80056ea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80056ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80056f2:	2300      	movs	r3, #0
 80056f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80056fa:	2300      	movs	r3, #0
 80056fc:	613b      	str	r3, [r7, #16]
 80056fe:	e009      	b.n	8005714 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	3340      	adds	r3, #64	@ 0x40
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	4413      	add	r3, r2
 800570a:	2200      	movs	r2, #0
 800570c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	3301      	adds	r3, #1
 8005712:	613b      	str	r3, [r7, #16]
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	2b0e      	cmp	r3, #14
 8005718:	d9f2      	bls.n	8005700 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800571a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800571e:	2b00      	cmp	r3, #0
 8005720:	d11c      	bne.n	800575c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005730:	f043 0302 	orr.w	r3, r3, #2
 8005734:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800573a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	601a      	str	r2, [r3, #0]
 800575a:	e005      	b.n	8005768 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005760:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800576e:	461a      	mov	r2, r3
 8005770:	2300      	movs	r3, #0
 8005772:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005774:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005778:	2b01      	cmp	r3, #1
 800577a:	d10d      	bne.n	8005798 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800577c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005780:	2b00      	cmp	r3, #0
 8005782:	d104      	bne.n	800578e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005784:	2100      	movs	r1, #0
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f000 f968 	bl	8005a5c <USB_SetDevSpeed>
 800578c:	e008      	b.n	80057a0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800578e:	2101      	movs	r1, #1
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f000 f963 	bl	8005a5c <USB_SetDevSpeed>
 8005796:	e003      	b.n	80057a0 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005798:	2103      	movs	r1, #3
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f95e 	bl	8005a5c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80057a0:	2110      	movs	r1, #16
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f8fa 	bl	800599c <USB_FlushTxFifo>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 f924 	bl	8005a00 <USB_FlushRxFifo>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d001      	beq.n	80057c2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057c8:	461a      	mov	r2, r3
 80057ca:	2300      	movs	r3, #0
 80057cc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057d4:	461a      	mov	r2, r3
 80057d6:	2300      	movs	r3, #0
 80057d8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057e0:	461a      	mov	r2, r3
 80057e2:	2300      	movs	r3, #0
 80057e4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057e6:	2300      	movs	r3, #0
 80057e8:	613b      	str	r3, [r7, #16]
 80057ea:	e043      	b.n	8005874 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	015a      	lsls	r2, r3, #5
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	4413      	add	r3, r2
 80057f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005802:	d118      	bne.n	8005836 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d10a      	bne.n	8005820 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	015a      	lsls	r2, r3, #5
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	4413      	add	r3, r2
 8005812:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005816:	461a      	mov	r2, r3
 8005818:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800581c:	6013      	str	r3, [r2, #0]
 800581e:	e013      	b.n	8005848 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	015a      	lsls	r2, r3, #5
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	4413      	add	r3, r2
 8005828:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800582c:	461a      	mov	r2, r3
 800582e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005832:	6013      	str	r3, [r2, #0]
 8005834:	e008      	b.n	8005848 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	015a      	lsls	r2, r3, #5
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	4413      	add	r3, r2
 800583e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005842:	461a      	mov	r2, r3
 8005844:	2300      	movs	r3, #0
 8005846:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	015a      	lsls	r2, r3, #5
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	4413      	add	r3, r2
 8005850:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005854:	461a      	mov	r2, r3
 8005856:	2300      	movs	r3, #0
 8005858:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	015a      	lsls	r2, r3, #5
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	4413      	add	r3, r2
 8005862:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005866:	461a      	mov	r2, r3
 8005868:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800586c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	3301      	adds	r3, #1
 8005872:	613b      	str	r3, [r7, #16]
 8005874:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005878:	461a      	mov	r2, r3
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	4293      	cmp	r3, r2
 800587e:	d3b5      	bcc.n	80057ec <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005880:	2300      	movs	r3, #0
 8005882:	613b      	str	r3, [r7, #16]
 8005884:	e043      	b.n	800590e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	015a      	lsls	r2, r3, #5
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	4413      	add	r3, r2
 800588e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005898:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800589c:	d118      	bne.n	80058d0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d10a      	bne.n	80058ba <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	015a      	lsls	r2, r3, #5
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	4413      	add	r3, r2
 80058ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058b0:	461a      	mov	r2, r3
 80058b2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80058b6:	6013      	str	r3, [r2, #0]
 80058b8:	e013      	b.n	80058e2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	015a      	lsls	r2, r3, #5
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	4413      	add	r3, r2
 80058c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058c6:	461a      	mov	r2, r3
 80058c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80058cc:	6013      	str	r3, [r2, #0]
 80058ce:	e008      	b.n	80058e2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	015a      	lsls	r2, r3, #5
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	4413      	add	r3, r2
 80058d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058dc:	461a      	mov	r2, r3
 80058de:	2300      	movs	r3, #0
 80058e0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	015a      	lsls	r2, r3, #5
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	4413      	add	r3, r2
 80058ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058ee:	461a      	mov	r2, r3
 80058f0:	2300      	movs	r3, #0
 80058f2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	015a      	lsls	r2, r3, #5
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	4413      	add	r3, r2
 80058fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005900:	461a      	mov	r2, r3
 8005902:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005906:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	3301      	adds	r3, #1
 800590c:	613b      	str	r3, [r7, #16]
 800590e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005912:	461a      	mov	r2, r3
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	4293      	cmp	r3, r2
 8005918:	d3b5      	bcc.n	8005886 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005928:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800592c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800593a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800593c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005940:	2b00      	cmp	r3, #0
 8005942:	d105      	bne.n	8005950 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	f043 0210 	orr.w	r2, r3, #16
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	699a      	ldr	r2, [r3, #24]
 8005954:	4b0f      	ldr	r3, [pc, #60]	@ (8005994 <USB_DevInit+0x2b4>)
 8005956:	4313      	orrs	r3, r2
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800595c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005960:	2b00      	cmp	r3, #0
 8005962:	d005      	beq.n	8005970 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	699b      	ldr	r3, [r3, #24]
 8005968:	f043 0208 	orr.w	r2, r3, #8
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005970:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005974:	2b01      	cmp	r3, #1
 8005976:	d105      	bne.n	8005984 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	699a      	ldr	r2, [r3, #24]
 800597c:	4b06      	ldr	r3, [pc, #24]	@ (8005998 <USB_DevInit+0x2b8>)
 800597e:	4313      	orrs	r3, r2
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005984:	7dfb      	ldrb	r3, [r7, #23]
}
 8005986:	4618      	mov	r0, r3
 8005988:	3718      	adds	r7, #24
 800598a:	46bd      	mov	sp, r7
 800598c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005990:	b004      	add	sp, #16
 8005992:	4770      	bx	lr
 8005994:	803c3800 	.word	0x803c3800
 8005998:	40000004 	.word	0x40000004

0800599c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800599c:	b480      	push	{r7}
 800599e:	b085      	sub	sp, #20
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80059a6:	2300      	movs	r3, #0
 80059a8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	3301      	adds	r3, #1
 80059ae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059b6:	d901      	bls.n	80059bc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	e01b      	b.n	80059f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	691b      	ldr	r3, [r3, #16]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	daf2      	bge.n	80059aa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80059c4:	2300      	movs	r3, #0
 80059c6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	019b      	lsls	r3, r3, #6
 80059cc:	f043 0220 	orr.w	r2, r3, #32
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	3301      	adds	r3, #1
 80059d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059e0:	d901      	bls.n	80059e6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80059e2:	2303      	movs	r3, #3
 80059e4:	e006      	b.n	80059f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	f003 0320 	and.w	r3, r3, #32
 80059ee:	2b20      	cmp	r3, #32
 80059f0:	d0f0      	beq.n	80059d4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80059f2:	2300      	movs	r3, #0
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3714      	adds	r7, #20
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b085      	sub	sp, #20
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	3301      	adds	r3, #1
 8005a10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a18:	d901      	bls.n	8005a1e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e018      	b.n	8005a50 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	daf2      	bge.n	8005a0c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005a26:	2300      	movs	r3, #0
 8005a28:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2210      	movs	r2, #16
 8005a2e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	3301      	adds	r3, #1
 8005a34:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a3c:	d901      	bls.n	8005a42 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	e006      	b.n	8005a50 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	691b      	ldr	r3, [r3, #16]
 8005a46:	f003 0310 	and.w	r3, r3, #16
 8005a4a:	2b10      	cmp	r3, #16
 8005a4c:	d0f0      	beq.n	8005a30 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3714      	adds	r7, #20
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	460b      	mov	r3, r1
 8005a66:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	78fb      	ldrb	r3, [r7, #3]
 8005a76:	68f9      	ldr	r1, [r7, #12]
 8005a78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3714      	adds	r7, #20
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr

08005a8e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a8e:	b480      	push	{r7}
 8005a90:	b085      	sub	sp, #20
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005aa8:	f023 0303 	bic.w	r3, r3, #3
 8005aac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005abc:	f043 0302 	orr.w	r3, r3, #2
 8005ac0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3714      	adds	r7, #20
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr

08005ad0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	695b      	ldr	r3, [r3, #20]
 8005adc:	f003 0301 	and.w	r3, r3, #1
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b085      	sub	sp, #20
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005af4:	2300      	movs	r3, #0
 8005af6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	3301      	adds	r3, #1
 8005afc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b04:	d901      	bls.n	8005b0a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e01b      	b.n	8005b42 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	daf2      	bge.n	8005af8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005b12:	2300      	movs	r3, #0
 8005b14:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	f043 0201 	orr.w	r2, r3, #1
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	3301      	adds	r3, #1
 8005b26:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b2e:	d901      	bls.n	8005b34 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005b30:	2303      	movs	r3, #3
 8005b32:	e006      	b.n	8005b42 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	691b      	ldr	r3, [r3, #16]
 8005b38:	f003 0301 	and.w	r3, r3, #1
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d0f0      	beq.n	8005b22 <USB_CoreReset+0x36>

  return HAL_OK;
 8005b40:	2300      	movs	r3, #0
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3714      	adds	r7, #20
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr

08005b4e <__cvt>:
 8005b4e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b52:	ec57 6b10 	vmov	r6, r7, d0
 8005b56:	2f00      	cmp	r7, #0
 8005b58:	460c      	mov	r4, r1
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	463b      	mov	r3, r7
 8005b5e:	bfbb      	ittet	lt
 8005b60:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005b64:	461f      	movlt	r7, r3
 8005b66:	2300      	movge	r3, #0
 8005b68:	232d      	movlt	r3, #45	@ 0x2d
 8005b6a:	700b      	strb	r3, [r1, #0]
 8005b6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b6e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005b72:	4691      	mov	r9, r2
 8005b74:	f023 0820 	bic.w	r8, r3, #32
 8005b78:	bfbc      	itt	lt
 8005b7a:	4632      	movlt	r2, r6
 8005b7c:	4616      	movlt	r6, r2
 8005b7e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b82:	d005      	beq.n	8005b90 <__cvt+0x42>
 8005b84:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005b88:	d100      	bne.n	8005b8c <__cvt+0x3e>
 8005b8a:	3401      	adds	r4, #1
 8005b8c:	2102      	movs	r1, #2
 8005b8e:	e000      	b.n	8005b92 <__cvt+0x44>
 8005b90:	2103      	movs	r1, #3
 8005b92:	ab03      	add	r3, sp, #12
 8005b94:	9301      	str	r3, [sp, #4]
 8005b96:	ab02      	add	r3, sp, #8
 8005b98:	9300      	str	r3, [sp, #0]
 8005b9a:	ec47 6b10 	vmov	d0, r6, r7
 8005b9e:	4653      	mov	r3, sl
 8005ba0:	4622      	mov	r2, r4
 8005ba2:	f000 fe59 	bl	8006858 <_dtoa_r>
 8005ba6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005baa:	4605      	mov	r5, r0
 8005bac:	d119      	bne.n	8005be2 <__cvt+0x94>
 8005bae:	f019 0f01 	tst.w	r9, #1
 8005bb2:	d00e      	beq.n	8005bd2 <__cvt+0x84>
 8005bb4:	eb00 0904 	add.w	r9, r0, r4
 8005bb8:	2200      	movs	r2, #0
 8005bba:	2300      	movs	r3, #0
 8005bbc:	4630      	mov	r0, r6
 8005bbe:	4639      	mov	r1, r7
 8005bc0:	f7fa ffa2 	bl	8000b08 <__aeabi_dcmpeq>
 8005bc4:	b108      	cbz	r0, 8005bca <__cvt+0x7c>
 8005bc6:	f8cd 900c 	str.w	r9, [sp, #12]
 8005bca:	2230      	movs	r2, #48	@ 0x30
 8005bcc:	9b03      	ldr	r3, [sp, #12]
 8005bce:	454b      	cmp	r3, r9
 8005bd0:	d31e      	bcc.n	8005c10 <__cvt+0xc2>
 8005bd2:	9b03      	ldr	r3, [sp, #12]
 8005bd4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005bd6:	1b5b      	subs	r3, r3, r5
 8005bd8:	4628      	mov	r0, r5
 8005bda:	6013      	str	r3, [r2, #0]
 8005bdc:	b004      	add	sp, #16
 8005bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005be2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005be6:	eb00 0904 	add.w	r9, r0, r4
 8005bea:	d1e5      	bne.n	8005bb8 <__cvt+0x6a>
 8005bec:	7803      	ldrb	r3, [r0, #0]
 8005bee:	2b30      	cmp	r3, #48	@ 0x30
 8005bf0:	d10a      	bne.n	8005c08 <__cvt+0xba>
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	4630      	mov	r0, r6
 8005bf8:	4639      	mov	r1, r7
 8005bfa:	f7fa ff85 	bl	8000b08 <__aeabi_dcmpeq>
 8005bfe:	b918      	cbnz	r0, 8005c08 <__cvt+0xba>
 8005c00:	f1c4 0401 	rsb	r4, r4, #1
 8005c04:	f8ca 4000 	str.w	r4, [sl]
 8005c08:	f8da 3000 	ldr.w	r3, [sl]
 8005c0c:	4499      	add	r9, r3
 8005c0e:	e7d3      	b.n	8005bb8 <__cvt+0x6a>
 8005c10:	1c59      	adds	r1, r3, #1
 8005c12:	9103      	str	r1, [sp, #12]
 8005c14:	701a      	strb	r2, [r3, #0]
 8005c16:	e7d9      	b.n	8005bcc <__cvt+0x7e>

08005c18 <__exponent>:
 8005c18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c1a:	2900      	cmp	r1, #0
 8005c1c:	bfba      	itte	lt
 8005c1e:	4249      	neglt	r1, r1
 8005c20:	232d      	movlt	r3, #45	@ 0x2d
 8005c22:	232b      	movge	r3, #43	@ 0x2b
 8005c24:	2909      	cmp	r1, #9
 8005c26:	7002      	strb	r2, [r0, #0]
 8005c28:	7043      	strb	r3, [r0, #1]
 8005c2a:	dd29      	ble.n	8005c80 <__exponent+0x68>
 8005c2c:	f10d 0307 	add.w	r3, sp, #7
 8005c30:	461d      	mov	r5, r3
 8005c32:	270a      	movs	r7, #10
 8005c34:	461a      	mov	r2, r3
 8005c36:	fbb1 f6f7 	udiv	r6, r1, r7
 8005c3a:	fb07 1416 	mls	r4, r7, r6, r1
 8005c3e:	3430      	adds	r4, #48	@ 0x30
 8005c40:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005c44:	460c      	mov	r4, r1
 8005c46:	2c63      	cmp	r4, #99	@ 0x63
 8005c48:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c4c:	4631      	mov	r1, r6
 8005c4e:	dcf1      	bgt.n	8005c34 <__exponent+0x1c>
 8005c50:	3130      	adds	r1, #48	@ 0x30
 8005c52:	1e94      	subs	r4, r2, #2
 8005c54:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005c58:	1c41      	adds	r1, r0, #1
 8005c5a:	4623      	mov	r3, r4
 8005c5c:	42ab      	cmp	r3, r5
 8005c5e:	d30a      	bcc.n	8005c76 <__exponent+0x5e>
 8005c60:	f10d 0309 	add.w	r3, sp, #9
 8005c64:	1a9b      	subs	r3, r3, r2
 8005c66:	42ac      	cmp	r4, r5
 8005c68:	bf88      	it	hi
 8005c6a:	2300      	movhi	r3, #0
 8005c6c:	3302      	adds	r3, #2
 8005c6e:	4403      	add	r3, r0
 8005c70:	1a18      	subs	r0, r3, r0
 8005c72:	b003      	add	sp, #12
 8005c74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c76:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005c7a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005c7e:	e7ed      	b.n	8005c5c <__exponent+0x44>
 8005c80:	2330      	movs	r3, #48	@ 0x30
 8005c82:	3130      	adds	r1, #48	@ 0x30
 8005c84:	7083      	strb	r3, [r0, #2]
 8005c86:	70c1      	strb	r1, [r0, #3]
 8005c88:	1d03      	adds	r3, r0, #4
 8005c8a:	e7f1      	b.n	8005c70 <__exponent+0x58>

08005c8c <_printf_float>:
 8005c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c90:	b08d      	sub	sp, #52	@ 0x34
 8005c92:	460c      	mov	r4, r1
 8005c94:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005c98:	4616      	mov	r6, r2
 8005c9a:	461f      	mov	r7, r3
 8005c9c:	4605      	mov	r5, r0
 8005c9e:	f000 fcdb 	bl	8006658 <_localeconv_r>
 8005ca2:	6803      	ldr	r3, [r0, #0]
 8005ca4:	9304      	str	r3, [sp, #16]
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f7fa fb02 	bl	80002b0 <strlen>
 8005cac:	2300      	movs	r3, #0
 8005cae:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cb0:	f8d8 3000 	ldr.w	r3, [r8]
 8005cb4:	9005      	str	r0, [sp, #20]
 8005cb6:	3307      	adds	r3, #7
 8005cb8:	f023 0307 	bic.w	r3, r3, #7
 8005cbc:	f103 0208 	add.w	r2, r3, #8
 8005cc0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005cc4:	f8d4 b000 	ldr.w	fp, [r4]
 8005cc8:	f8c8 2000 	str.w	r2, [r8]
 8005ccc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005cd0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005cd4:	9307      	str	r3, [sp, #28]
 8005cd6:	f8cd 8018 	str.w	r8, [sp, #24]
 8005cda:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005cde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ce2:	4b9c      	ldr	r3, [pc, #624]	@ (8005f54 <_printf_float+0x2c8>)
 8005ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ce8:	f7fa ff40 	bl	8000b6c <__aeabi_dcmpun>
 8005cec:	bb70      	cbnz	r0, 8005d4c <_printf_float+0xc0>
 8005cee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cf2:	4b98      	ldr	r3, [pc, #608]	@ (8005f54 <_printf_float+0x2c8>)
 8005cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8005cf8:	f7fa ff1a 	bl	8000b30 <__aeabi_dcmple>
 8005cfc:	bb30      	cbnz	r0, 8005d4c <_printf_float+0xc0>
 8005cfe:	2200      	movs	r2, #0
 8005d00:	2300      	movs	r3, #0
 8005d02:	4640      	mov	r0, r8
 8005d04:	4649      	mov	r1, r9
 8005d06:	f7fa ff09 	bl	8000b1c <__aeabi_dcmplt>
 8005d0a:	b110      	cbz	r0, 8005d12 <_printf_float+0x86>
 8005d0c:	232d      	movs	r3, #45	@ 0x2d
 8005d0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d12:	4a91      	ldr	r2, [pc, #580]	@ (8005f58 <_printf_float+0x2cc>)
 8005d14:	4b91      	ldr	r3, [pc, #580]	@ (8005f5c <_printf_float+0x2d0>)
 8005d16:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005d1a:	bf94      	ite	ls
 8005d1c:	4690      	movls	r8, r2
 8005d1e:	4698      	movhi	r8, r3
 8005d20:	2303      	movs	r3, #3
 8005d22:	6123      	str	r3, [r4, #16]
 8005d24:	f02b 0304 	bic.w	r3, fp, #4
 8005d28:	6023      	str	r3, [r4, #0]
 8005d2a:	f04f 0900 	mov.w	r9, #0
 8005d2e:	9700      	str	r7, [sp, #0]
 8005d30:	4633      	mov	r3, r6
 8005d32:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005d34:	4621      	mov	r1, r4
 8005d36:	4628      	mov	r0, r5
 8005d38:	f000 f9d2 	bl	80060e0 <_printf_common>
 8005d3c:	3001      	adds	r0, #1
 8005d3e:	f040 808d 	bne.w	8005e5c <_printf_float+0x1d0>
 8005d42:	f04f 30ff 	mov.w	r0, #4294967295
 8005d46:	b00d      	add	sp, #52	@ 0x34
 8005d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d4c:	4642      	mov	r2, r8
 8005d4e:	464b      	mov	r3, r9
 8005d50:	4640      	mov	r0, r8
 8005d52:	4649      	mov	r1, r9
 8005d54:	f7fa ff0a 	bl	8000b6c <__aeabi_dcmpun>
 8005d58:	b140      	cbz	r0, 8005d6c <_printf_float+0xe0>
 8005d5a:	464b      	mov	r3, r9
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	bfbc      	itt	lt
 8005d60:	232d      	movlt	r3, #45	@ 0x2d
 8005d62:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005d66:	4a7e      	ldr	r2, [pc, #504]	@ (8005f60 <_printf_float+0x2d4>)
 8005d68:	4b7e      	ldr	r3, [pc, #504]	@ (8005f64 <_printf_float+0x2d8>)
 8005d6a:	e7d4      	b.n	8005d16 <_printf_float+0x8a>
 8005d6c:	6863      	ldr	r3, [r4, #4]
 8005d6e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005d72:	9206      	str	r2, [sp, #24]
 8005d74:	1c5a      	adds	r2, r3, #1
 8005d76:	d13b      	bne.n	8005df0 <_printf_float+0x164>
 8005d78:	2306      	movs	r3, #6
 8005d7a:	6063      	str	r3, [r4, #4]
 8005d7c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005d80:	2300      	movs	r3, #0
 8005d82:	6022      	str	r2, [r4, #0]
 8005d84:	9303      	str	r3, [sp, #12]
 8005d86:	ab0a      	add	r3, sp, #40	@ 0x28
 8005d88:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005d8c:	ab09      	add	r3, sp, #36	@ 0x24
 8005d8e:	9300      	str	r3, [sp, #0]
 8005d90:	6861      	ldr	r1, [r4, #4]
 8005d92:	ec49 8b10 	vmov	d0, r8, r9
 8005d96:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005d9a:	4628      	mov	r0, r5
 8005d9c:	f7ff fed7 	bl	8005b4e <__cvt>
 8005da0:	9b06      	ldr	r3, [sp, #24]
 8005da2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005da4:	2b47      	cmp	r3, #71	@ 0x47
 8005da6:	4680      	mov	r8, r0
 8005da8:	d129      	bne.n	8005dfe <_printf_float+0x172>
 8005daa:	1cc8      	adds	r0, r1, #3
 8005dac:	db02      	blt.n	8005db4 <_printf_float+0x128>
 8005dae:	6863      	ldr	r3, [r4, #4]
 8005db0:	4299      	cmp	r1, r3
 8005db2:	dd41      	ble.n	8005e38 <_printf_float+0x1ac>
 8005db4:	f1aa 0a02 	sub.w	sl, sl, #2
 8005db8:	fa5f fa8a 	uxtb.w	sl, sl
 8005dbc:	3901      	subs	r1, #1
 8005dbe:	4652      	mov	r2, sl
 8005dc0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005dc4:	9109      	str	r1, [sp, #36]	@ 0x24
 8005dc6:	f7ff ff27 	bl	8005c18 <__exponent>
 8005dca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005dcc:	1813      	adds	r3, r2, r0
 8005dce:	2a01      	cmp	r2, #1
 8005dd0:	4681      	mov	r9, r0
 8005dd2:	6123      	str	r3, [r4, #16]
 8005dd4:	dc02      	bgt.n	8005ddc <_printf_float+0x150>
 8005dd6:	6822      	ldr	r2, [r4, #0]
 8005dd8:	07d2      	lsls	r2, r2, #31
 8005dda:	d501      	bpl.n	8005de0 <_printf_float+0x154>
 8005ddc:	3301      	adds	r3, #1
 8005dde:	6123      	str	r3, [r4, #16]
 8005de0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d0a2      	beq.n	8005d2e <_printf_float+0xa2>
 8005de8:	232d      	movs	r3, #45	@ 0x2d
 8005dea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005dee:	e79e      	b.n	8005d2e <_printf_float+0xa2>
 8005df0:	9a06      	ldr	r2, [sp, #24]
 8005df2:	2a47      	cmp	r2, #71	@ 0x47
 8005df4:	d1c2      	bne.n	8005d7c <_printf_float+0xf0>
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1c0      	bne.n	8005d7c <_printf_float+0xf0>
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e7bd      	b.n	8005d7a <_printf_float+0xee>
 8005dfe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e02:	d9db      	bls.n	8005dbc <_printf_float+0x130>
 8005e04:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005e08:	d118      	bne.n	8005e3c <_printf_float+0x1b0>
 8005e0a:	2900      	cmp	r1, #0
 8005e0c:	6863      	ldr	r3, [r4, #4]
 8005e0e:	dd0b      	ble.n	8005e28 <_printf_float+0x19c>
 8005e10:	6121      	str	r1, [r4, #16]
 8005e12:	b913      	cbnz	r3, 8005e1a <_printf_float+0x18e>
 8005e14:	6822      	ldr	r2, [r4, #0]
 8005e16:	07d0      	lsls	r0, r2, #31
 8005e18:	d502      	bpl.n	8005e20 <_printf_float+0x194>
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	440b      	add	r3, r1
 8005e1e:	6123      	str	r3, [r4, #16]
 8005e20:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005e22:	f04f 0900 	mov.w	r9, #0
 8005e26:	e7db      	b.n	8005de0 <_printf_float+0x154>
 8005e28:	b913      	cbnz	r3, 8005e30 <_printf_float+0x1a4>
 8005e2a:	6822      	ldr	r2, [r4, #0]
 8005e2c:	07d2      	lsls	r2, r2, #31
 8005e2e:	d501      	bpl.n	8005e34 <_printf_float+0x1a8>
 8005e30:	3302      	adds	r3, #2
 8005e32:	e7f4      	b.n	8005e1e <_printf_float+0x192>
 8005e34:	2301      	movs	r3, #1
 8005e36:	e7f2      	b.n	8005e1e <_printf_float+0x192>
 8005e38:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005e3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e3e:	4299      	cmp	r1, r3
 8005e40:	db05      	blt.n	8005e4e <_printf_float+0x1c2>
 8005e42:	6823      	ldr	r3, [r4, #0]
 8005e44:	6121      	str	r1, [r4, #16]
 8005e46:	07d8      	lsls	r0, r3, #31
 8005e48:	d5ea      	bpl.n	8005e20 <_printf_float+0x194>
 8005e4a:	1c4b      	adds	r3, r1, #1
 8005e4c:	e7e7      	b.n	8005e1e <_printf_float+0x192>
 8005e4e:	2900      	cmp	r1, #0
 8005e50:	bfd4      	ite	le
 8005e52:	f1c1 0202 	rsble	r2, r1, #2
 8005e56:	2201      	movgt	r2, #1
 8005e58:	4413      	add	r3, r2
 8005e5a:	e7e0      	b.n	8005e1e <_printf_float+0x192>
 8005e5c:	6823      	ldr	r3, [r4, #0]
 8005e5e:	055a      	lsls	r2, r3, #21
 8005e60:	d407      	bmi.n	8005e72 <_printf_float+0x1e6>
 8005e62:	6923      	ldr	r3, [r4, #16]
 8005e64:	4642      	mov	r2, r8
 8005e66:	4631      	mov	r1, r6
 8005e68:	4628      	mov	r0, r5
 8005e6a:	47b8      	blx	r7
 8005e6c:	3001      	adds	r0, #1
 8005e6e:	d12b      	bne.n	8005ec8 <_printf_float+0x23c>
 8005e70:	e767      	b.n	8005d42 <_printf_float+0xb6>
 8005e72:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e76:	f240 80dd 	bls.w	8006034 <_printf_float+0x3a8>
 8005e7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e7e:	2200      	movs	r2, #0
 8005e80:	2300      	movs	r3, #0
 8005e82:	f7fa fe41 	bl	8000b08 <__aeabi_dcmpeq>
 8005e86:	2800      	cmp	r0, #0
 8005e88:	d033      	beq.n	8005ef2 <_printf_float+0x266>
 8005e8a:	4a37      	ldr	r2, [pc, #220]	@ (8005f68 <_printf_float+0x2dc>)
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	4631      	mov	r1, r6
 8005e90:	4628      	mov	r0, r5
 8005e92:	47b8      	blx	r7
 8005e94:	3001      	adds	r0, #1
 8005e96:	f43f af54 	beq.w	8005d42 <_printf_float+0xb6>
 8005e9a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005e9e:	4543      	cmp	r3, r8
 8005ea0:	db02      	blt.n	8005ea8 <_printf_float+0x21c>
 8005ea2:	6823      	ldr	r3, [r4, #0]
 8005ea4:	07d8      	lsls	r0, r3, #31
 8005ea6:	d50f      	bpl.n	8005ec8 <_printf_float+0x23c>
 8005ea8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005eac:	4631      	mov	r1, r6
 8005eae:	4628      	mov	r0, r5
 8005eb0:	47b8      	blx	r7
 8005eb2:	3001      	adds	r0, #1
 8005eb4:	f43f af45 	beq.w	8005d42 <_printf_float+0xb6>
 8005eb8:	f04f 0900 	mov.w	r9, #0
 8005ebc:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ec0:	f104 0a1a 	add.w	sl, r4, #26
 8005ec4:	45c8      	cmp	r8, r9
 8005ec6:	dc09      	bgt.n	8005edc <_printf_float+0x250>
 8005ec8:	6823      	ldr	r3, [r4, #0]
 8005eca:	079b      	lsls	r3, r3, #30
 8005ecc:	f100 8103 	bmi.w	80060d6 <_printf_float+0x44a>
 8005ed0:	68e0      	ldr	r0, [r4, #12]
 8005ed2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ed4:	4298      	cmp	r0, r3
 8005ed6:	bfb8      	it	lt
 8005ed8:	4618      	movlt	r0, r3
 8005eda:	e734      	b.n	8005d46 <_printf_float+0xba>
 8005edc:	2301      	movs	r3, #1
 8005ede:	4652      	mov	r2, sl
 8005ee0:	4631      	mov	r1, r6
 8005ee2:	4628      	mov	r0, r5
 8005ee4:	47b8      	blx	r7
 8005ee6:	3001      	adds	r0, #1
 8005ee8:	f43f af2b 	beq.w	8005d42 <_printf_float+0xb6>
 8005eec:	f109 0901 	add.w	r9, r9, #1
 8005ef0:	e7e8      	b.n	8005ec4 <_printf_float+0x238>
 8005ef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	dc39      	bgt.n	8005f6c <_printf_float+0x2e0>
 8005ef8:	4a1b      	ldr	r2, [pc, #108]	@ (8005f68 <_printf_float+0x2dc>)
 8005efa:	2301      	movs	r3, #1
 8005efc:	4631      	mov	r1, r6
 8005efe:	4628      	mov	r0, r5
 8005f00:	47b8      	blx	r7
 8005f02:	3001      	adds	r0, #1
 8005f04:	f43f af1d 	beq.w	8005d42 <_printf_float+0xb6>
 8005f08:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005f0c:	ea59 0303 	orrs.w	r3, r9, r3
 8005f10:	d102      	bne.n	8005f18 <_printf_float+0x28c>
 8005f12:	6823      	ldr	r3, [r4, #0]
 8005f14:	07d9      	lsls	r1, r3, #31
 8005f16:	d5d7      	bpl.n	8005ec8 <_printf_float+0x23c>
 8005f18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f1c:	4631      	mov	r1, r6
 8005f1e:	4628      	mov	r0, r5
 8005f20:	47b8      	blx	r7
 8005f22:	3001      	adds	r0, #1
 8005f24:	f43f af0d 	beq.w	8005d42 <_printf_float+0xb6>
 8005f28:	f04f 0a00 	mov.w	sl, #0
 8005f2c:	f104 0b1a 	add.w	fp, r4, #26
 8005f30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f32:	425b      	negs	r3, r3
 8005f34:	4553      	cmp	r3, sl
 8005f36:	dc01      	bgt.n	8005f3c <_printf_float+0x2b0>
 8005f38:	464b      	mov	r3, r9
 8005f3a:	e793      	b.n	8005e64 <_printf_float+0x1d8>
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	465a      	mov	r2, fp
 8005f40:	4631      	mov	r1, r6
 8005f42:	4628      	mov	r0, r5
 8005f44:	47b8      	blx	r7
 8005f46:	3001      	adds	r0, #1
 8005f48:	f43f aefb 	beq.w	8005d42 <_printf_float+0xb6>
 8005f4c:	f10a 0a01 	add.w	sl, sl, #1
 8005f50:	e7ee      	b.n	8005f30 <_printf_float+0x2a4>
 8005f52:	bf00      	nop
 8005f54:	7fefffff 	.word	0x7fefffff
 8005f58:	08008810 	.word	0x08008810
 8005f5c:	08008814 	.word	0x08008814
 8005f60:	08008818 	.word	0x08008818
 8005f64:	0800881c 	.word	0x0800881c
 8005f68:	08008820 	.word	0x08008820
 8005f6c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f6e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005f72:	4553      	cmp	r3, sl
 8005f74:	bfa8      	it	ge
 8005f76:	4653      	movge	r3, sl
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	4699      	mov	r9, r3
 8005f7c:	dc36      	bgt.n	8005fec <_printf_float+0x360>
 8005f7e:	f04f 0b00 	mov.w	fp, #0
 8005f82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f86:	f104 021a 	add.w	r2, r4, #26
 8005f8a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f8c:	9306      	str	r3, [sp, #24]
 8005f8e:	eba3 0309 	sub.w	r3, r3, r9
 8005f92:	455b      	cmp	r3, fp
 8005f94:	dc31      	bgt.n	8005ffa <_printf_float+0x36e>
 8005f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f98:	459a      	cmp	sl, r3
 8005f9a:	dc3a      	bgt.n	8006012 <_printf_float+0x386>
 8005f9c:	6823      	ldr	r3, [r4, #0]
 8005f9e:	07da      	lsls	r2, r3, #31
 8005fa0:	d437      	bmi.n	8006012 <_printf_float+0x386>
 8005fa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fa4:	ebaa 0903 	sub.w	r9, sl, r3
 8005fa8:	9b06      	ldr	r3, [sp, #24]
 8005faa:	ebaa 0303 	sub.w	r3, sl, r3
 8005fae:	4599      	cmp	r9, r3
 8005fb0:	bfa8      	it	ge
 8005fb2:	4699      	movge	r9, r3
 8005fb4:	f1b9 0f00 	cmp.w	r9, #0
 8005fb8:	dc33      	bgt.n	8006022 <_printf_float+0x396>
 8005fba:	f04f 0800 	mov.w	r8, #0
 8005fbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005fc2:	f104 0b1a 	add.w	fp, r4, #26
 8005fc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fc8:	ebaa 0303 	sub.w	r3, sl, r3
 8005fcc:	eba3 0309 	sub.w	r3, r3, r9
 8005fd0:	4543      	cmp	r3, r8
 8005fd2:	f77f af79 	ble.w	8005ec8 <_printf_float+0x23c>
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	465a      	mov	r2, fp
 8005fda:	4631      	mov	r1, r6
 8005fdc:	4628      	mov	r0, r5
 8005fde:	47b8      	blx	r7
 8005fe0:	3001      	adds	r0, #1
 8005fe2:	f43f aeae 	beq.w	8005d42 <_printf_float+0xb6>
 8005fe6:	f108 0801 	add.w	r8, r8, #1
 8005fea:	e7ec      	b.n	8005fc6 <_printf_float+0x33a>
 8005fec:	4642      	mov	r2, r8
 8005fee:	4631      	mov	r1, r6
 8005ff0:	4628      	mov	r0, r5
 8005ff2:	47b8      	blx	r7
 8005ff4:	3001      	adds	r0, #1
 8005ff6:	d1c2      	bne.n	8005f7e <_printf_float+0x2f2>
 8005ff8:	e6a3      	b.n	8005d42 <_printf_float+0xb6>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	4631      	mov	r1, r6
 8005ffe:	4628      	mov	r0, r5
 8006000:	9206      	str	r2, [sp, #24]
 8006002:	47b8      	blx	r7
 8006004:	3001      	adds	r0, #1
 8006006:	f43f ae9c 	beq.w	8005d42 <_printf_float+0xb6>
 800600a:	9a06      	ldr	r2, [sp, #24]
 800600c:	f10b 0b01 	add.w	fp, fp, #1
 8006010:	e7bb      	b.n	8005f8a <_printf_float+0x2fe>
 8006012:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006016:	4631      	mov	r1, r6
 8006018:	4628      	mov	r0, r5
 800601a:	47b8      	blx	r7
 800601c:	3001      	adds	r0, #1
 800601e:	d1c0      	bne.n	8005fa2 <_printf_float+0x316>
 8006020:	e68f      	b.n	8005d42 <_printf_float+0xb6>
 8006022:	9a06      	ldr	r2, [sp, #24]
 8006024:	464b      	mov	r3, r9
 8006026:	4442      	add	r2, r8
 8006028:	4631      	mov	r1, r6
 800602a:	4628      	mov	r0, r5
 800602c:	47b8      	blx	r7
 800602e:	3001      	adds	r0, #1
 8006030:	d1c3      	bne.n	8005fba <_printf_float+0x32e>
 8006032:	e686      	b.n	8005d42 <_printf_float+0xb6>
 8006034:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006038:	f1ba 0f01 	cmp.w	sl, #1
 800603c:	dc01      	bgt.n	8006042 <_printf_float+0x3b6>
 800603e:	07db      	lsls	r3, r3, #31
 8006040:	d536      	bpl.n	80060b0 <_printf_float+0x424>
 8006042:	2301      	movs	r3, #1
 8006044:	4642      	mov	r2, r8
 8006046:	4631      	mov	r1, r6
 8006048:	4628      	mov	r0, r5
 800604a:	47b8      	blx	r7
 800604c:	3001      	adds	r0, #1
 800604e:	f43f ae78 	beq.w	8005d42 <_printf_float+0xb6>
 8006052:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006056:	4631      	mov	r1, r6
 8006058:	4628      	mov	r0, r5
 800605a:	47b8      	blx	r7
 800605c:	3001      	adds	r0, #1
 800605e:	f43f ae70 	beq.w	8005d42 <_printf_float+0xb6>
 8006062:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006066:	2200      	movs	r2, #0
 8006068:	2300      	movs	r3, #0
 800606a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800606e:	f7fa fd4b 	bl	8000b08 <__aeabi_dcmpeq>
 8006072:	b9c0      	cbnz	r0, 80060a6 <_printf_float+0x41a>
 8006074:	4653      	mov	r3, sl
 8006076:	f108 0201 	add.w	r2, r8, #1
 800607a:	4631      	mov	r1, r6
 800607c:	4628      	mov	r0, r5
 800607e:	47b8      	blx	r7
 8006080:	3001      	adds	r0, #1
 8006082:	d10c      	bne.n	800609e <_printf_float+0x412>
 8006084:	e65d      	b.n	8005d42 <_printf_float+0xb6>
 8006086:	2301      	movs	r3, #1
 8006088:	465a      	mov	r2, fp
 800608a:	4631      	mov	r1, r6
 800608c:	4628      	mov	r0, r5
 800608e:	47b8      	blx	r7
 8006090:	3001      	adds	r0, #1
 8006092:	f43f ae56 	beq.w	8005d42 <_printf_float+0xb6>
 8006096:	f108 0801 	add.w	r8, r8, #1
 800609a:	45d0      	cmp	r8, sl
 800609c:	dbf3      	blt.n	8006086 <_printf_float+0x3fa>
 800609e:	464b      	mov	r3, r9
 80060a0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80060a4:	e6df      	b.n	8005e66 <_printf_float+0x1da>
 80060a6:	f04f 0800 	mov.w	r8, #0
 80060aa:	f104 0b1a 	add.w	fp, r4, #26
 80060ae:	e7f4      	b.n	800609a <_printf_float+0x40e>
 80060b0:	2301      	movs	r3, #1
 80060b2:	4642      	mov	r2, r8
 80060b4:	e7e1      	b.n	800607a <_printf_float+0x3ee>
 80060b6:	2301      	movs	r3, #1
 80060b8:	464a      	mov	r2, r9
 80060ba:	4631      	mov	r1, r6
 80060bc:	4628      	mov	r0, r5
 80060be:	47b8      	blx	r7
 80060c0:	3001      	adds	r0, #1
 80060c2:	f43f ae3e 	beq.w	8005d42 <_printf_float+0xb6>
 80060c6:	f108 0801 	add.w	r8, r8, #1
 80060ca:	68e3      	ldr	r3, [r4, #12]
 80060cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80060ce:	1a5b      	subs	r3, r3, r1
 80060d0:	4543      	cmp	r3, r8
 80060d2:	dcf0      	bgt.n	80060b6 <_printf_float+0x42a>
 80060d4:	e6fc      	b.n	8005ed0 <_printf_float+0x244>
 80060d6:	f04f 0800 	mov.w	r8, #0
 80060da:	f104 0919 	add.w	r9, r4, #25
 80060de:	e7f4      	b.n	80060ca <_printf_float+0x43e>

080060e0 <_printf_common>:
 80060e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060e4:	4616      	mov	r6, r2
 80060e6:	4698      	mov	r8, r3
 80060e8:	688a      	ldr	r2, [r1, #8]
 80060ea:	690b      	ldr	r3, [r1, #16]
 80060ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80060f0:	4293      	cmp	r3, r2
 80060f2:	bfb8      	it	lt
 80060f4:	4613      	movlt	r3, r2
 80060f6:	6033      	str	r3, [r6, #0]
 80060f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80060fc:	4607      	mov	r7, r0
 80060fe:	460c      	mov	r4, r1
 8006100:	b10a      	cbz	r2, 8006106 <_printf_common+0x26>
 8006102:	3301      	adds	r3, #1
 8006104:	6033      	str	r3, [r6, #0]
 8006106:	6823      	ldr	r3, [r4, #0]
 8006108:	0699      	lsls	r1, r3, #26
 800610a:	bf42      	ittt	mi
 800610c:	6833      	ldrmi	r3, [r6, #0]
 800610e:	3302      	addmi	r3, #2
 8006110:	6033      	strmi	r3, [r6, #0]
 8006112:	6825      	ldr	r5, [r4, #0]
 8006114:	f015 0506 	ands.w	r5, r5, #6
 8006118:	d106      	bne.n	8006128 <_printf_common+0x48>
 800611a:	f104 0a19 	add.w	sl, r4, #25
 800611e:	68e3      	ldr	r3, [r4, #12]
 8006120:	6832      	ldr	r2, [r6, #0]
 8006122:	1a9b      	subs	r3, r3, r2
 8006124:	42ab      	cmp	r3, r5
 8006126:	dc26      	bgt.n	8006176 <_printf_common+0x96>
 8006128:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800612c:	6822      	ldr	r2, [r4, #0]
 800612e:	3b00      	subs	r3, #0
 8006130:	bf18      	it	ne
 8006132:	2301      	movne	r3, #1
 8006134:	0692      	lsls	r2, r2, #26
 8006136:	d42b      	bmi.n	8006190 <_printf_common+0xb0>
 8006138:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800613c:	4641      	mov	r1, r8
 800613e:	4638      	mov	r0, r7
 8006140:	47c8      	blx	r9
 8006142:	3001      	adds	r0, #1
 8006144:	d01e      	beq.n	8006184 <_printf_common+0xa4>
 8006146:	6823      	ldr	r3, [r4, #0]
 8006148:	6922      	ldr	r2, [r4, #16]
 800614a:	f003 0306 	and.w	r3, r3, #6
 800614e:	2b04      	cmp	r3, #4
 8006150:	bf02      	ittt	eq
 8006152:	68e5      	ldreq	r5, [r4, #12]
 8006154:	6833      	ldreq	r3, [r6, #0]
 8006156:	1aed      	subeq	r5, r5, r3
 8006158:	68a3      	ldr	r3, [r4, #8]
 800615a:	bf0c      	ite	eq
 800615c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006160:	2500      	movne	r5, #0
 8006162:	4293      	cmp	r3, r2
 8006164:	bfc4      	itt	gt
 8006166:	1a9b      	subgt	r3, r3, r2
 8006168:	18ed      	addgt	r5, r5, r3
 800616a:	2600      	movs	r6, #0
 800616c:	341a      	adds	r4, #26
 800616e:	42b5      	cmp	r5, r6
 8006170:	d11a      	bne.n	80061a8 <_printf_common+0xc8>
 8006172:	2000      	movs	r0, #0
 8006174:	e008      	b.n	8006188 <_printf_common+0xa8>
 8006176:	2301      	movs	r3, #1
 8006178:	4652      	mov	r2, sl
 800617a:	4641      	mov	r1, r8
 800617c:	4638      	mov	r0, r7
 800617e:	47c8      	blx	r9
 8006180:	3001      	adds	r0, #1
 8006182:	d103      	bne.n	800618c <_printf_common+0xac>
 8006184:	f04f 30ff 	mov.w	r0, #4294967295
 8006188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800618c:	3501      	adds	r5, #1
 800618e:	e7c6      	b.n	800611e <_printf_common+0x3e>
 8006190:	18e1      	adds	r1, r4, r3
 8006192:	1c5a      	adds	r2, r3, #1
 8006194:	2030      	movs	r0, #48	@ 0x30
 8006196:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800619a:	4422      	add	r2, r4
 800619c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80061a4:	3302      	adds	r3, #2
 80061a6:	e7c7      	b.n	8006138 <_printf_common+0x58>
 80061a8:	2301      	movs	r3, #1
 80061aa:	4622      	mov	r2, r4
 80061ac:	4641      	mov	r1, r8
 80061ae:	4638      	mov	r0, r7
 80061b0:	47c8      	blx	r9
 80061b2:	3001      	adds	r0, #1
 80061b4:	d0e6      	beq.n	8006184 <_printf_common+0xa4>
 80061b6:	3601      	adds	r6, #1
 80061b8:	e7d9      	b.n	800616e <_printf_common+0x8e>
	...

080061bc <_printf_i>:
 80061bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061c0:	7e0f      	ldrb	r7, [r1, #24]
 80061c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80061c4:	2f78      	cmp	r7, #120	@ 0x78
 80061c6:	4691      	mov	r9, r2
 80061c8:	4680      	mov	r8, r0
 80061ca:	460c      	mov	r4, r1
 80061cc:	469a      	mov	sl, r3
 80061ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80061d2:	d807      	bhi.n	80061e4 <_printf_i+0x28>
 80061d4:	2f62      	cmp	r7, #98	@ 0x62
 80061d6:	d80a      	bhi.n	80061ee <_printf_i+0x32>
 80061d8:	2f00      	cmp	r7, #0
 80061da:	f000 80d2 	beq.w	8006382 <_printf_i+0x1c6>
 80061de:	2f58      	cmp	r7, #88	@ 0x58
 80061e0:	f000 80b9 	beq.w	8006356 <_printf_i+0x19a>
 80061e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80061ec:	e03a      	b.n	8006264 <_printf_i+0xa8>
 80061ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80061f2:	2b15      	cmp	r3, #21
 80061f4:	d8f6      	bhi.n	80061e4 <_printf_i+0x28>
 80061f6:	a101      	add	r1, pc, #4	@ (adr r1, 80061fc <_printf_i+0x40>)
 80061f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061fc:	08006255 	.word	0x08006255
 8006200:	08006269 	.word	0x08006269
 8006204:	080061e5 	.word	0x080061e5
 8006208:	080061e5 	.word	0x080061e5
 800620c:	080061e5 	.word	0x080061e5
 8006210:	080061e5 	.word	0x080061e5
 8006214:	08006269 	.word	0x08006269
 8006218:	080061e5 	.word	0x080061e5
 800621c:	080061e5 	.word	0x080061e5
 8006220:	080061e5 	.word	0x080061e5
 8006224:	080061e5 	.word	0x080061e5
 8006228:	08006369 	.word	0x08006369
 800622c:	08006293 	.word	0x08006293
 8006230:	08006323 	.word	0x08006323
 8006234:	080061e5 	.word	0x080061e5
 8006238:	080061e5 	.word	0x080061e5
 800623c:	0800638b 	.word	0x0800638b
 8006240:	080061e5 	.word	0x080061e5
 8006244:	08006293 	.word	0x08006293
 8006248:	080061e5 	.word	0x080061e5
 800624c:	080061e5 	.word	0x080061e5
 8006250:	0800632b 	.word	0x0800632b
 8006254:	6833      	ldr	r3, [r6, #0]
 8006256:	1d1a      	adds	r2, r3, #4
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	6032      	str	r2, [r6, #0]
 800625c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006260:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006264:	2301      	movs	r3, #1
 8006266:	e09d      	b.n	80063a4 <_printf_i+0x1e8>
 8006268:	6833      	ldr	r3, [r6, #0]
 800626a:	6820      	ldr	r0, [r4, #0]
 800626c:	1d19      	adds	r1, r3, #4
 800626e:	6031      	str	r1, [r6, #0]
 8006270:	0606      	lsls	r6, r0, #24
 8006272:	d501      	bpl.n	8006278 <_printf_i+0xbc>
 8006274:	681d      	ldr	r5, [r3, #0]
 8006276:	e003      	b.n	8006280 <_printf_i+0xc4>
 8006278:	0645      	lsls	r5, r0, #25
 800627a:	d5fb      	bpl.n	8006274 <_printf_i+0xb8>
 800627c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006280:	2d00      	cmp	r5, #0
 8006282:	da03      	bge.n	800628c <_printf_i+0xd0>
 8006284:	232d      	movs	r3, #45	@ 0x2d
 8006286:	426d      	negs	r5, r5
 8006288:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800628c:	4859      	ldr	r0, [pc, #356]	@ (80063f4 <_printf_i+0x238>)
 800628e:	230a      	movs	r3, #10
 8006290:	e011      	b.n	80062b6 <_printf_i+0xfa>
 8006292:	6821      	ldr	r1, [r4, #0]
 8006294:	6833      	ldr	r3, [r6, #0]
 8006296:	0608      	lsls	r0, r1, #24
 8006298:	f853 5b04 	ldr.w	r5, [r3], #4
 800629c:	d402      	bmi.n	80062a4 <_printf_i+0xe8>
 800629e:	0649      	lsls	r1, r1, #25
 80062a0:	bf48      	it	mi
 80062a2:	b2ad      	uxthmi	r5, r5
 80062a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80062a6:	4853      	ldr	r0, [pc, #332]	@ (80063f4 <_printf_i+0x238>)
 80062a8:	6033      	str	r3, [r6, #0]
 80062aa:	bf14      	ite	ne
 80062ac:	230a      	movne	r3, #10
 80062ae:	2308      	moveq	r3, #8
 80062b0:	2100      	movs	r1, #0
 80062b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80062b6:	6866      	ldr	r6, [r4, #4]
 80062b8:	60a6      	str	r6, [r4, #8]
 80062ba:	2e00      	cmp	r6, #0
 80062bc:	bfa2      	ittt	ge
 80062be:	6821      	ldrge	r1, [r4, #0]
 80062c0:	f021 0104 	bicge.w	r1, r1, #4
 80062c4:	6021      	strge	r1, [r4, #0]
 80062c6:	b90d      	cbnz	r5, 80062cc <_printf_i+0x110>
 80062c8:	2e00      	cmp	r6, #0
 80062ca:	d04b      	beq.n	8006364 <_printf_i+0x1a8>
 80062cc:	4616      	mov	r6, r2
 80062ce:	fbb5 f1f3 	udiv	r1, r5, r3
 80062d2:	fb03 5711 	mls	r7, r3, r1, r5
 80062d6:	5dc7      	ldrb	r7, [r0, r7]
 80062d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80062dc:	462f      	mov	r7, r5
 80062de:	42bb      	cmp	r3, r7
 80062e0:	460d      	mov	r5, r1
 80062e2:	d9f4      	bls.n	80062ce <_printf_i+0x112>
 80062e4:	2b08      	cmp	r3, #8
 80062e6:	d10b      	bne.n	8006300 <_printf_i+0x144>
 80062e8:	6823      	ldr	r3, [r4, #0]
 80062ea:	07df      	lsls	r7, r3, #31
 80062ec:	d508      	bpl.n	8006300 <_printf_i+0x144>
 80062ee:	6923      	ldr	r3, [r4, #16]
 80062f0:	6861      	ldr	r1, [r4, #4]
 80062f2:	4299      	cmp	r1, r3
 80062f4:	bfde      	ittt	le
 80062f6:	2330      	movle	r3, #48	@ 0x30
 80062f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80062fc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006300:	1b92      	subs	r2, r2, r6
 8006302:	6122      	str	r2, [r4, #16]
 8006304:	f8cd a000 	str.w	sl, [sp]
 8006308:	464b      	mov	r3, r9
 800630a:	aa03      	add	r2, sp, #12
 800630c:	4621      	mov	r1, r4
 800630e:	4640      	mov	r0, r8
 8006310:	f7ff fee6 	bl	80060e0 <_printf_common>
 8006314:	3001      	adds	r0, #1
 8006316:	d14a      	bne.n	80063ae <_printf_i+0x1f2>
 8006318:	f04f 30ff 	mov.w	r0, #4294967295
 800631c:	b004      	add	sp, #16
 800631e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006322:	6823      	ldr	r3, [r4, #0]
 8006324:	f043 0320 	orr.w	r3, r3, #32
 8006328:	6023      	str	r3, [r4, #0]
 800632a:	4833      	ldr	r0, [pc, #204]	@ (80063f8 <_printf_i+0x23c>)
 800632c:	2778      	movs	r7, #120	@ 0x78
 800632e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006332:	6823      	ldr	r3, [r4, #0]
 8006334:	6831      	ldr	r1, [r6, #0]
 8006336:	061f      	lsls	r7, r3, #24
 8006338:	f851 5b04 	ldr.w	r5, [r1], #4
 800633c:	d402      	bmi.n	8006344 <_printf_i+0x188>
 800633e:	065f      	lsls	r7, r3, #25
 8006340:	bf48      	it	mi
 8006342:	b2ad      	uxthmi	r5, r5
 8006344:	6031      	str	r1, [r6, #0]
 8006346:	07d9      	lsls	r1, r3, #31
 8006348:	bf44      	itt	mi
 800634a:	f043 0320 	orrmi.w	r3, r3, #32
 800634e:	6023      	strmi	r3, [r4, #0]
 8006350:	b11d      	cbz	r5, 800635a <_printf_i+0x19e>
 8006352:	2310      	movs	r3, #16
 8006354:	e7ac      	b.n	80062b0 <_printf_i+0xf4>
 8006356:	4827      	ldr	r0, [pc, #156]	@ (80063f4 <_printf_i+0x238>)
 8006358:	e7e9      	b.n	800632e <_printf_i+0x172>
 800635a:	6823      	ldr	r3, [r4, #0]
 800635c:	f023 0320 	bic.w	r3, r3, #32
 8006360:	6023      	str	r3, [r4, #0]
 8006362:	e7f6      	b.n	8006352 <_printf_i+0x196>
 8006364:	4616      	mov	r6, r2
 8006366:	e7bd      	b.n	80062e4 <_printf_i+0x128>
 8006368:	6833      	ldr	r3, [r6, #0]
 800636a:	6825      	ldr	r5, [r4, #0]
 800636c:	6961      	ldr	r1, [r4, #20]
 800636e:	1d18      	adds	r0, r3, #4
 8006370:	6030      	str	r0, [r6, #0]
 8006372:	062e      	lsls	r6, r5, #24
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	d501      	bpl.n	800637c <_printf_i+0x1c0>
 8006378:	6019      	str	r1, [r3, #0]
 800637a:	e002      	b.n	8006382 <_printf_i+0x1c6>
 800637c:	0668      	lsls	r0, r5, #25
 800637e:	d5fb      	bpl.n	8006378 <_printf_i+0x1bc>
 8006380:	8019      	strh	r1, [r3, #0]
 8006382:	2300      	movs	r3, #0
 8006384:	6123      	str	r3, [r4, #16]
 8006386:	4616      	mov	r6, r2
 8006388:	e7bc      	b.n	8006304 <_printf_i+0x148>
 800638a:	6833      	ldr	r3, [r6, #0]
 800638c:	1d1a      	adds	r2, r3, #4
 800638e:	6032      	str	r2, [r6, #0]
 8006390:	681e      	ldr	r6, [r3, #0]
 8006392:	6862      	ldr	r2, [r4, #4]
 8006394:	2100      	movs	r1, #0
 8006396:	4630      	mov	r0, r6
 8006398:	f7f9 ff3a 	bl	8000210 <memchr>
 800639c:	b108      	cbz	r0, 80063a2 <_printf_i+0x1e6>
 800639e:	1b80      	subs	r0, r0, r6
 80063a0:	6060      	str	r0, [r4, #4]
 80063a2:	6863      	ldr	r3, [r4, #4]
 80063a4:	6123      	str	r3, [r4, #16]
 80063a6:	2300      	movs	r3, #0
 80063a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063ac:	e7aa      	b.n	8006304 <_printf_i+0x148>
 80063ae:	6923      	ldr	r3, [r4, #16]
 80063b0:	4632      	mov	r2, r6
 80063b2:	4649      	mov	r1, r9
 80063b4:	4640      	mov	r0, r8
 80063b6:	47d0      	blx	sl
 80063b8:	3001      	adds	r0, #1
 80063ba:	d0ad      	beq.n	8006318 <_printf_i+0x15c>
 80063bc:	6823      	ldr	r3, [r4, #0]
 80063be:	079b      	lsls	r3, r3, #30
 80063c0:	d413      	bmi.n	80063ea <_printf_i+0x22e>
 80063c2:	68e0      	ldr	r0, [r4, #12]
 80063c4:	9b03      	ldr	r3, [sp, #12]
 80063c6:	4298      	cmp	r0, r3
 80063c8:	bfb8      	it	lt
 80063ca:	4618      	movlt	r0, r3
 80063cc:	e7a6      	b.n	800631c <_printf_i+0x160>
 80063ce:	2301      	movs	r3, #1
 80063d0:	4632      	mov	r2, r6
 80063d2:	4649      	mov	r1, r9
 80063d4:	4640      	mov	r0, r8
 80063d6:	47d0      	blx	sl
 80063d8:	3001      	adds	r0, #1
 80063da:	d09d      	beq.n	8006318 <_printf_i+0x15c>
 80063dc:	3501      	adds	r5, #1
 80063de:	68e3      	ldr	r3, [r4, #12]
 80063e0:	9903      	ldr	r1, [sp, #12]
 80063e2:	1a5b      	subs	r3, r3, r1
 80063e4:	42ab      	cmp	r3, r5
 80063e6:	dcf2      	bgt.n	80063ce <_printf_i+0x212>
 80063e8:	e7eb      	b.n	80063c2 <_printf_i+0x206>
 80063ea:	2500      	movs	r5, #0
 80063ec:	f104 0619 	add.w	r6, r4, #25
 80063f0:	e7f5      	b.n	80063de <_printf_i+0x222>
 80063f2:	bf00      	nop
 80063f4:	08008822 	.word	0x08008822
 80063f8:	08008833 	.word	0x08008833

080063fc <std>:
 80063fc:	2300      	movs	r3, #0
 80063fe:	b510      	push	{r4, lr}
 8006400:	4604      	mov	r4, r0
 8006402:	e9c0 3300 	strd	r3, r3, [r0]
 8006406:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800640a:	6083      	str	r3, [r0, #8]
 800640c:	8181      	strh	r1, [r0, #12]
 800640e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006410:	81c2      	strh	r2, [r0, #14]
 8006412:	6183      	str	r3, [r0, #24]
 8006414:	4619      	mov	r1, r3
 8006416:	2208      	movs	r2, #8
 8006418:	305c      	adds	r0, #92	@ 0x5c
 800641a:	f000 f914 	bl	8006646 <memset>
 800641e:	4b0d      	ldr	r3, [pc, #52]	@ (8006454 <std+0x58>)
 8006420:	6263      	str	r3, [r4, #36]	@ 0x24
 8006422:	4b0d      	ldr	r3, [pc, #52]	@ (8006458 <std+0x5c>)
 8006424:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006426:	4b0d      	ldr	r3, [pc, #52]	@ (800645c <std+0x60>)
 8006428:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800642a:	4b0d      	ldr	r3, [pc, #52]	@ (8006460 <std+0x64>)
 800642c:	6323      	str	r3, [r4, #48]	@ 0x30
 800642e:	4b0d      	ldr	r3, [pc, #52]	@ (8006464 <std+0x68>)
 8006430:	6224      	str	r4, [r4, #32]
 8006432:	429c      	cmp	r4, r3
 8006434:	d006      	beq.n	8006444 <std+0x48>
 8006436:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800643a:	4294      	cmp	r4, r2
 800643c:	d002      	beq.n	8006444 <std+0x48>
 800643e:	33d0      	adds	r3, #208	@ 0xd0
 8006440:	429c      	cmp	r4, r3
 8006442:	d105      	bne.n	8006450 <std+0x54>
 8006444:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800644c:	f000 b978 	b.w	8006740 <__retarget_lock_init_recursive>
 8006450:	bd10      	pop	{r4, pc}
 8006452:	bf00      	nop
 8006454:	080065c1 	.word	0x080065c1
 8006458:	080065e3 	.word	0x080065e3
 800645c:	0800661b 	.word	0x0800661b
 8006460:	0800663f 	.word	0x0800663f
 8006464:	2000087c 	.word	0x2000087c

08006468 <stdio_exit_handler>:
 8006468:	4a02      	ldr	r2, [pc, #8]	@ (8006474 <stdio_exit_handler+0xc>)
 800646a:	4903      	ldr	r1, [pc, #12]	@ (8006478 <stdio_exit_handler+0x10>)
 800646c:	4803      	ldr	r0, [pc, #12]	@ (800647c <stdio_exit_handler+0x14>)
 800646e:	f000 b869 	b.w	8006544 <_fwalk_sglue>
 8006472:	bf00      	nop
 8006474:	2000000c 	.word	0x2000000c
 8006478:	0800809d 	.word	0x0800809d
 800647c:	2000001c 	.word	0x2000001c

08006480 <cleanup_stdio>:
 8006480:	6841      	ldr	r1, [r0, #4]
 8006482:	4b0c      	ldr	r3, [pc, #48]	@ (80064b4 <cleanup_stdio+0x34>)
 8006484:	4299      	cmp	r1, r3
 8006486:	b510      	push	{r4, lr}
 8006488:	4604      	mov	r4, r0
 800648a:	d001      	beq.n	8006490 <cleanup_stdio+0x10>
 800648c:	f001 fe06 	bl	800809c <_fflush_r>
 8006490:	68a1      	ldr	r1, [r4, #8]
 8006492:	4b09      	ldr	r3, [pc, #36]	@ (80064b8 <cleanup_stdio+0x38>)
 8006494:	4299      	cmp	r1, r3
 8006496:	d002      	beq.n	800649e <cleanup_stdio+0x1e>
 8006498:	4620      	mov	r0, r4
 800649a:	f001 fdff 	bl	800809c <_fflush_r>
 800649e:	68e1      	ldr	r1, [r4, #12]
 80064a0:	4b06      	ldr	r3, [pc, #24]	@ (80064bc <cleanup_stdio+0x3c>)
 80064a2:	4299      	cmp	r1, r3
 80064a4:	d004      	beq.n	80064b0 <cleanup_stdio+0x30>
 80064a6:	4620      	mov	r0, r4
 80064a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064ac:	f001 bdf6 	b.w	800809c <_fflush_r>
 80064b0:	bd10      	pop	{r4, pc}
 80064b2:	bf00      	nop
 80064b4:	2000087c 	.word	0x2000087c
 80064b8:	200008e4 	.word	0x200008e4
 80064bc:	2000094c 	.word	0x2000094c

080064c0 <global_stdio_init.part.0>:
 80064c0:	b510      	push	{r4, lr}
 80064c2:	4b0b      	ldr	r3, [pc, #44]	@ (80064f0 <global_stdio_init.part.0+0x30>)
 80064c4:	4c0b      	ldr	r4, [pc, #44]	@ (80064f4 <global_stdio_init.part.0+0x34>)
 80064c6:	4a0c      	ldr	r2, [pc, #48]	@ (80064f8 <global_stdio_init.part.0+0x38>)
 80064c8:	601a      	str	r2, [r3, #0]
 80064ca:	4620      	mov	r0, r4
 80064cc:	2200      	movs	r2, #0
 80064ce:	2104      	movs	r1, #4
 80064d0:	f7ff ff94 	bl	80063fc <std>
 80064d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80064d8:	2201      	movs	r2, #1
 80064da:	2109      	movs	r1, #9
 80064dc:	f7ff ff8e 	bl	80063fc <std>
 80064e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80064e4:	2202      	movs	r2, #2
 80064e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064ea:	2112      	movs	r1, #18
 80064ec:	f7ff bf86 	b.w	80063fc <std>
 80064f0:	200009b4 	.word	0x200009b4
 80064f4:	2000087c 	.word	0x2000087c
 80064f8:	08006469 	.word	0x08006469

080064fc <__sfp_lock_acquire>:
 80064fc:	4801      	ldr	r0, [pc, #4]	@ (8006504 <__sfp_lock_acquire+0x8>)
 80064fe:	f000 b920 	b.w	8006742 <__retarget_lock_acquire_recursive>
 8006502:	bf00      	nop
 8006504:	200009bd 	.word	0x200009bd

08006508 <__sfp_lock_release>:
 8006508:	4801      	ldr	r0, [pc, #4]	@ (8006510 <__sfp_lock_release+0x8>)
 800650a:	f000 b91b 	b.w	8006744 <__retarget_lock_release_recursive>
 800650e:	bf00      	nop
 8006510:	200009bd 	.word	0x200009bd

08006514 <__sinit>:
 8006514:	b510      	push	{r4, lr}
 8006516:	4604      	mov	r4, r0
 8006518:	f7ff fff0 	bl	80064fc <__sfp_lock_acquire>
 800651c:	6a23      	ldr	r3, [r4, #32]
 800651e:	b11b      	cbz	r3, 8006528 <__sinit+0x14>
 8006520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006524:	f7ff bff0 	b.w	8006508 <__sfp_lock_release>
 8006528:	4b04      	ldr	r3, [pc, #16]	@ (800653c <__sinit+0x28>)
 800652a:	6223      	str	r3, [r4, #32]
 800652c:	4b04      	ldr	r3, [pc, #16]	@ (8006540 <__sinit+0x2c>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d1f5      	bne.n	8006520 <__sinit+0xc>
 8006534:	f7ff ffc4 	bl	80064c0 <global_stdio_init.part.0>
 8006538:	e7f2      	b.n	8006520 <__sinit+0xc>
 800653a:	bf00      	nop
 800653c:	08006481 	.word	0x08006481
 8006540:	200009b4 	.word	0x200009b4

08006544 <_fwalk_sglue>:
 8006544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006548:	4607      	mov	r7, r0
 800654a:	4688      	mov	r8, r1
 800654c:	4614      	mov	r4, r2
 800654e:	2600      	movs	r6, #0
 8006550:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006554:	f1b9 0901 	subs.w	r9, r9, #1
 8006558:	d505      	bpl.n	8006566 <_fwalk_sglue+0x22>
 800655a:	6824      	ldr	r4, [r4, #0]
 800655c:	2c00      	cmp	r4, #0
 800655e:	d1f7      	bne.n	8006550 <_fwalk_sglue+0xc>
 8006560:	4630      	mov	r0, r6
 8006562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006566:	89ab      	ldrh	r3, [r5, #12]
 8006568:	2b01      	cmp	r3, #1
 800656a:	d907      	bls.n	800657c <_fwalk_sglue+0x38>
 800656c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006570:	3301      	adds	r3, #1
 8006572:	d003      	beq.n	800657c <_fwalk_sglue+0x38>
 8006574:	4629      	mov	r1, r5
 8006576:	4638      	mov	r0, r7
 8006578:	47c0      	blx	r8
 800657a:	4306      	orrs	r6, r0
 800657c:	3568      	adds	r5, #104	@ 0x68
 800657e:	e7e9      	b.n	8006554 <_fwalk_sglue+0x10>

08006580 <siprintf>:
 8006580:	b40e      	push	{r1, r2, r3}
 8006582:	b500      	push	{lr}
 8006584:	b09c      	sub	sp, #112	@ 0x70
 8006586:	ab1d      	add	r3, sp, #116	@ 0x74
 8006588:	9002      	str	r0, [sp, #8]
 800658a:	9006      	str	r0, [sp, #24]
 800658c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006590:	4809      	ldr	r0, [pc, #36]	@ (80065b8 <siprintf+0x38>)
 8006592:	9107      	str	r1, [sp, #28]
 8006594:	9104      	str	r1, [sp, #16]
 8006596:	4909      	ldr	r1, [pc, #36]	@ (80065bc <siprintf+0x3c>)
 8006598:	f853 2b04 	ldr.w	r2, [r3], #4
 800659c:	9105      	str	r1, [sp, #20]
 800659e:	6800      	ldr	r0, [r0, #0]
 80065a0:	9301      	str	r3, [sp, #4]
 80065a2:	a902      	add	r1, sp, #8
 80065a4:	f001 fbfa 	bl	8007d9c <_svfiprintf_r>
 80065a8:	9b02      	ldr	r3, [sp, #8]
 80065aa:	2200      	movs	r2, #0
 80065ac:	701a      	strb	r2, [r3, #0]
 80065ae:	b01c      	add	sp, #112	@ 0x70
 80065b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80065b4:	b003      	add	sp, #12
 80065b6:	4770      	bx	lr
 80065b8:	20000018 	.word	0x20000018
 80065bc:	ffff0208 	.word	0xffff0208

080065c0 <__sread>:
 80065c0:	b510      	push	{r4, lr}
 80065c2:	460c      	mov	r4, r1
 80065c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065c8:	f000 f86c 	bl	80066a4 <_read_r>
 80065cc:	2800      	cmp	r0, #0
 80065ce:	bfab      	itete	ge
 80065d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80065d2:	89a3      	ldrhlt	r3, [r4, #12]
 80065d4:	181b      	addge	r3, r3, r0
 80065d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80065da:	bfac      	ite	ge
 80065dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80065de:	81a3      	strhlt	r3, [r4, #12]
 80065e0:	bd10      	pop	{r4, pc}

080065e2 <__swrite>:
 80065e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065e6:	461f      	mov	r7, r3
 80065e8:	898b      	ldrh	r3, [r1, #12]
 80065ea:	05db      	lsls	r3, r3, #23
 80065ec:	4605      	mov	r5, r0
 80065ee:	460c      	mov	r4, r1
 80065f0:	4616      	mov	r6, r2
 80065f2:	d505      	bpl.n	8006600 <__swrite+0x1e>
 80065f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065f8:	2302      	movs	r3, #2
 80065fa:	2200      	movs	r2, #0
 80065fc:	f000 f840 	bl	8006680 <_lseek_r>
 8006600:	89a3      	ldrh	r3, [r4, #12]
 8006602:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006606:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800660a:	81a3      	strh	r3, [r4, #12]
 800660c:	4632      	mov	r2, r6
 800660e:	463b      	mov	r3, r7
 8006610:	4628      	mov	r0, r5
 8006612:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006616:	f000 b857 	b.w	80066c8 <_write_r>

0800661a <__sseek>:
 800661a:	b510      	push	{r4, lr}
 800661c:	460c      	mov	r4, r1
 800661e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006622:	f000 f82d 	bl	8006680 <_lseek_r>
 8006626:	1c43      	adds	r3, r0, #1
 8006628:	89a3      	ldrh	r3, [r4, #12]
 800662a:	bf15      	itete	ne
 800662c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800662e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006632:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006636:	81a3      	strheq	r3, [r4, #12]
 8006638:	bf18      	it	ne
 800663a:	81a3      	strhne	r3, [r4, #12]
 800663c:	bd10      	pop	{r4, pc}

0800663e <__sclose>:
 800663e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006642:	f000 b80d 	b.w	8006660 <_close_r>

08006646 <memset>:
 8006646:	4402      	add	r2, r0
 8006648:	4603      	mov	r3, r0
 800664a:	4293      	cmp	r3, r2
 800664c:	d100      	bne.n	8006650 <memset+0xa>
 800664e:	4770      	bx	lr
 8006650:	f803 1b01 	strb.w	r1, [r3], #1
 8006654:	e7f9      	b.n	800664a <memset+0x4>
	...

08006658 <_localeconv_r>:
 8006658:	4800      	ldr	r0, [pc, #0]	@ (800665c <_localeconv_r+0x4>)
 800665a:	4770      	bx	lr
 800665c:	20000158 	.word	0x20000158

08006660 <_close_r>:
 8006660:	b538      	push	{r3, r4, r5, lr}
 8006662:	4d06      	ldr	r5, [pc, #24]	@ (800667c <_close_r+0x1c>)
 8006664:	2300      	movs	r3, #0
 8006666:	4604      	mov	r4, r0
 8006668:	4608      	mov	r0, r1
 800666a:	602b      	str	r3, [r5, #0]
 800666c:	f7fb f994 	bl	8001998 <_close>
 8006670:	1c43      	adds	r3, r0, #1
 8006672:	d102      	bne.n	800667a <_close_r+0x1a>
 8006674:	682b      	ldr	r3, [r5, #0]
 8006676:	b103      	cbz	r3, 800667a <_close_r+0x1a>
 8006678:	6023      	str	r3, [r4, #0]
 800667a:	bd38      	pop	{r3, r4, r5, pc}
 800667c:	200009b8 	.word	0x200009b8

08006680 <_lseek_r>:
 8006680:	b538      	push	{r3, r4, r5, lr}
 8006682:	4d07      	ldr	r5, [pc, #28]	@ (80066a0 <_lseek_r+0x20>)
 8006684:	4604      	mov	r4, r0
 8006686:	4608      	mov	r0, r1
 8006688:	4611      	mov	r1, r2
 800668a:	2200      	movs	r2, #0
 800668c:	602a      	str	r2, [r5, #0]
 800668e:	461a      	mov	r2, r3
 8006690:	f7fb f9a9 	bl	80019e6 <_lseek>
 8006694:	1c43      	adds	r3, r0, #1
 8006696:	d102      	bne.n	800669e <_lseek_r+0x1e>
 8006698:	682b      	ldr	r3, [r5, #0]
 800669a:	b103      	cbz	r3, 800669e <_lseek_r+0x1e>
 800669c:	6023      	str	r3, [r4, #0]
 800669e:	bd38      	pop	{r3, r4, r5, pc}
 80066a0:	200009b8 	.word	0x200009b8

080066a4 <_read_r>:
 80066a4:	b538      	push	{r3, r4, r5, lr}
 80066a6:	4d07      	ldr	r5, [pc, #28]	@ (80066c4 <_read_r+0x20>)
 80066a8:	4604      	mov	r4, r0
 80066aa:	4608      	mov	r0, r1
 80066ac:	4611      	mov	r1, r2
 80066ae:	2200      	movs	r2, #0
 80066b0:	602a      	str	r2, [r5, #0]
 80066b2:	461a      	mov	r2, r3
 80066b4:	f7fb f937 	bl	8001926 <_read>
 80066b8:	1c43      	adds	r3, r0, #1
 80066ba:	d102      	bne.n	80066c2 <_read_r+0x1e>
 80066bc:	682b      	ldr	r3, [r5, #0]
 80066be:	b103      	cbz	r3, 80066c2 <_read_r+0x1e>
 80066c0:	6023      	str	r3, [r4, #0]
 80066c2:	bd38      	pop	{r3, r4, r5, pc}
 80066c4:	200009b8 	.word	0x200009b8

080066c8 <_write_r>:
 80066c8:	b538      	push	{r3, r4, r5, lr}
 80066ca:	4d07      	ldr	r5, [pc, #28]	@ (80066e8 <_write_r+0x20>)
 80066cc:	4604      	mov	r4, r0
 80066ce:	4608      	mov	r0, r1
 80066d0:	4611      	mov	r1, r2
 80066d2:	2200      	movs	r2, #0
 80066d4:	602a      	str	r2, [r5, #0]
 80066d6:	461a      	mov	r2, r3
 80066d8:	f7fb f942 	bl	8001960 <_write>
 80066dc:	1c43      	adds	r3, r0, #1
 80066de:	d102      	bne.n	80066e6 <_write_r+0x1e>
 80066e0:	682b      	ldr	r3, [r5, #0]
 80066e2:	b103      	cbz	r3, 80066e6 <_write_r+0x1e>
 80066e4:	6023      	str	r3, [r4, #0]
 80066e6:	bd38      	pop	{r3, r4, r5, pc}
 80066e8:	200009b8 	.word	0x200009b8

080066ec <__errno>:
 80066ec:	4b01      	ldr	r3, [pc, #4]	@ (80066f4 <__errno+0x8>)
 80066ee:	6818      	ldr	r0, [r3, #0]
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	20000018 	.word	0x20000018

080066f8 <__libc_init_array>:
 80066f8:	b570      	push	{r4, r5, r6, lr}
 80066fa:	4d0d      	ldr	r5, [pc, #52]	@ (8006730 <__libc_init_array+0x38>)
 80066fc:	4c0d      	ldr	r4, [pc, #52]	@ (8006734 <__libc_init_array+0x3c>)
 80066fe:	1b64      	subs	r4, r4, r5
 8006700:	10a4      	asrs	r4, r4, #2
 8006702:	2600      	movs	r6, #0
 8006704:	42a6      	cmp	r6, r4
 8006706:	d109      	bne.n	800671c <__libc_init_array+0x24>
 8006708:	4d0b      	ldr	r5, [pc, #44]	@ (8006738 <__libc_init_array+0x40>)
 800670a:	4c0c      	ldr	r4, [pc, #48]	@ (800673c <__libc_init_array+0x44>)
 800670c:	f002 f864 	bl	80087d8 <_init>
 8006710:	1b64      	subs	r4, r4, r5
 8006712:	10a4      	asrs	r4, r4, #2
 8006714:	2600      	movs	r6, #0
 8006716:	42a6      	cmp	r6, r4
 8006718:	d105      	bne.n	8006726 <__libc_init_array+0x2e>
 800671a:	bd70      	pop	{r4, r5, r6, pc}
 800671c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006720:	4798      	blx	r3
 8006722:	3601      	adds	r6, #1
 8006724:	e7ee      	b.n	8006704 <__libc_init_array+0xc>
 8006726:	f855 3b04 	ldr.w	r3, [r5], #4
 800672a:	4798      	blx	r3
 800672c:	3601      	adds	r6, #1
 800672e:	e7f2      	b.n	8006716 <__libc_init_array+0x1e>
 8006730:	08008b88 	.word	0x08008b88
 8006734:	08008b88 	.word	0x08008b88
 8006738:	08008b88 	.word	0x08008b88
 800673c:	08008b8c 	.word	0x08008b8c

08006740 <__retarget_lock_init_recursive>:
 8006740:	4770      	bx	lr

08006742 <__retarget_lock_acquire_recursive>:
 8006742:	4770      	bx	lr

08006744 <__retarget_lock_release_recursive>:
 8006744:	4770      	bx	lr

08006746 <quorem>:
 8006746:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800674a:	6903      	ldr	r3, [r0, #16]
 800674c:	690c      	ldr	r4, [r1, #16]
 800674e:	42a3      	cmp	r3, r4
 8006750:	4607      	mov	r7, r0
 8006752:	db7e      	blt.n	8006852 <quorem+0x10c>
 8006754:	3c01      	subs	r4, #1
 8006756:	f101 0814 	add.w	r8, r1, #20
 800675a:	00a3      	lsls	r3, r4, #2
 800675c:	f100 0514 	add.w	r5, r0, #20
 8006760:	9300      	str	r3, [sp, #0]
 8006762:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006766:	9301      	str	r3, [sp, #4]
 8006768:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800676c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006770:	3301      	adds	r3, #1
 8006772:	429a      	cmp	r2, r3
 8006774:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006778:	fbb2 f6f3 	udiv	r6, r2, r3
 800677c:	d32e      	bcc.n	80067dc <quorem+0x96>
 800677e:	f04f 0a00 	mov.w	sl, #0
 8006782:	46c4      	mov	ip, r8
 8006784:	46ae      	mov	lr, r5
 8006786:	46d3      	mov	fp, sl
 8006788:	f85c 3b04 	ldr.w	r3, [ip], #4
 800678c:	b298      	uxth	r0, r3
 800678e:	fb06 a000 	mla	r0, r6, r0, sl
 8006792:	0c02      	lsrs	r2, r0, #16
 8006794:	0c1b      	lsrs	r3, r3, #16
 8006796:	fb06 2303 	mla	r3, r6, r3, r2
 800679a:	f8de 2000 	ldr.w	r2, [lr]
 800679e:	b280      	uxth	r0, r0
 80067a0:	b292      	uxth	r2, r2
 80067a2:	1a12      	subs	r2, r2, r0
 80067a4:	445a      	add	r2, fp
 80067a6:	f8de 0000 	ldr.w	r0, [lr]
 80067aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80067b4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80067b8:	b292      	uxth	r2, r2
 80067ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80067be:	45e1      	cmp	r9, ip
 80067c0:	f84e 2b04 	str.w	r2, [lr], #4
 80067c4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80067c8:	d2de      	bcs.n	8006788 <quorem+0x42>
 80067ca:	9b00      	ldr	r3, [sp, #0]
 80067cc:	58eb      	ldr	r3, [r5, r3]
 80067ce:	b92b      	cbnz	r3, 80067dc <quorem+0x96>
 80067d0:	9b01      	ldr	r3, [sp, #4]
 80067d2:	3b04      	subs	r3, #4
 80067d4:	429d      	cmp	r5, r3
 80067d6:	461a      	mov	r2, r3
 80067d8:	d32f      	bcc.n	800683a <quorem+0xf4>
 80067da:	613c      	str	r4, [r7, #16]
 80067dc:	4638      	mov	r0, r7
 80067de:	f001 f979 	bl	8007ad4 <__mcmp>
 80067e2:	2800      	cmp	r0, #0
 80067e4:	db25      	blt.n	8006832 <quorem+0xec>
 80067e6:	4629      	mov	r1, r5
 80067e8:	2000      	movs	r0, #0
 80067ea:	f858 2b04 	ldr.w	r2, [r8], #4
 80067ee:	f8d1 c000 	ldr.w	ip, [r1]
 80067f2:	fa1f fe82 	uxth.w	lr, r2
 80067f6:	fa1f f38c 	uxth.w	r3, ip
 80067fa:	eba3 030e 	sub.w	r3, r3, lr
 80067fe:	4403      	add	r3, r0
 8006800:	0c12      	lsrs	r2, r2, #16
 8006802:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006806:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800680a:	b29b      	uxth	r3, r3
 800680c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006810:	45c1      	cmp	r9, r8
 8006812:	f841 3b04 	str.w	r3, [r1], #4
 8006816:	ea4f 4022 	mov.w	r0, r2, asr #16
 800681a:	d2e6      	bcs.n	80067ea <quorem+0xa4>
 800681c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006820:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006824:	b922      	cbnz	r2, 8006830 <quorem+0xea>
 8006826:	3b04      	subs	r3, #4
 8006828:	429d      	cmp	r5, r3
 800682a:	461a      	mov	r2, r3
 800682c:	d30b      	bcc.n	8006846 <quorem+0x100>
 800682e:	613c      	str	r4, [r7, #16]
 8006830:	3601      	adds	r6, #1
 8006832:	4630      	mov	r0, r6
 8006834:	b003      	add	sp, #12
 8006836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800683a:	6812      	ldr	r2, [r2, #0]
 800683c:	3b04      	subs	r3, #4
 800683e:	2a00      	cmp	r2, #0
 8006840:	d1cb      	bne.n	80067da <quorem+0x94>
 8006842:	3c01      	subs	r4, #1
 8006844:	e7c6      	b.n	80067d4 <quorem+0x8e>
 8006846:	6812      	ldr	r2, [r2, #0]
 8006848:	3b04      	subs	r3, #4
 800684a:	2a00      	cmp	r2, #0
 800684c:	d1ef      	bne.n	800682e <quorem+0xe8>
 800684e:	3c01      	subs	r4, #1
 8006850:	e7ea      	b.n	8006828 <quorem+0xe2>
 8006852:	2000      	movs	r0, #0
 8006854:	e7ee      	b.n	8006834 <quorem+0xee>
	...

08006858 <_dtoa_r>:
 8006858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800685c:	69c7      	ldr	r7, [r0, #28]
 800685e:	b099      	sub	sp, #100	@ 0x64
 8006860:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006864:	ec55 4b10 	vmov	r4, r5, d0
 8006868:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800686a:	9109      	str	r1, [sp, #36]	@ 0x24
 800686c:	4683      	mov	fp, r0
 800686e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006870:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006872:	b97f      	cbnz	r7, 8006894 <_dtoa_r+0x3c>
 8006874:	2010      	movs	r0, #16
 8006876:	f000 fdfd 	bl	8007474 <malloc>
 800687a:	4602      	mov	r2, r0
 800687c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006880:	b920      	cbnz	r0, 800688c <_dtoa_r+0x34>
 8006882:	4ba7      	ldr	r3, [pc, #668]	@ (8006b20 <_dtoa_r+0x2c8>)
 8006884:	21ef      	movs	r1, #239	@ 0xef
 8006886:	48a7      	ldr	r0, [pc, #668]	@ (8006b24 <_dtoa_r+0x2cc>)
 8006888:	f001 fc68 	bl	800815c <__assert_func>
 800688c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006890:	6007      	str	r7, [r0, #0]
 8006892:	60c7      	str	r7, [r0, #12]
 8006894:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006898:	6819      	ldr	r1, [r3, #0]
 800689a:	b159      	cbz	r1, 80068b4 <_dtoa_r+0x5c>
 800689c:	685a      	ldr	r2, [r3, #4]
 800689e:	604a      	str	r2, [r1, #4]
 80068a0:	2301      	movs	r3, #1
 80068a2:	4093      	lsls	r3, r2
 80068a4:	608b      	str	r3, [r1, #8]
 80068a6:	4658      	mov	r0, fp
 80068a8:	f000 feda 	bl	8007660 <_Bfree>
 80068ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80068b0:	2200      	movs	r2, #0
 80068b2:	601a      	str	r2, [r3, #0]
 80068b4:	1e2b      	subs	r3, r5, #0
 80068b6:	bfb9      	ittee	lt
 80068b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80068bc:	9303      	strlt	r3, [sp, #12]
 80068be:	2300      	movge	r3, #0
 80068c0:	6033      	strge	r3, [r6, #0]
 80068c2:	9f03      	ldr	r7, [sp, #12]
 80068c4:	4b98      	ldr	r3, [pc, #608]	@ (8006b28 <_dtoa_r+0x2d0>)
 80068c6:	bfbc      	itt	lt
 80068c8:	2201      	movlt	r2, #1
 80068ca:	6032      	strlt	r2, [r6, #0]
 80068cc:	43bb      	bics	r3, r7
 80068ce:	d112      	bne.n	80068f6 <_dtoa_r+0x9e>
 80068d0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80068d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80068d6:	6013      	str	r3, [r2, #0]
 80068d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80068dc:	4323      	orrs	r3, r4
 80068de:	f000 854d 	beq.w	800737c <_dtoa_r+0xb24>
 80068e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80068e4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006b3c <_dtoa_r+0x2e4>
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f000 854f 	beq.w	800738c <_dtoa_r+0xb34>
 80068ee:	f10a 0303 	add.w	r3, sl, #3
 80068f2:	f000 bd49 	b.w	8007388 <_dtoa_r+0xb30>
 80068f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80068fa:	2200      	movs	r2, #0
 80068fc:	ec51 0b17 	vmov	r0, r1, d7
 8006900:	2300      	movs	r3, #0
 8006902:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006906:	f7fa f8ff 	bl	8000b08 <__aeabi_dcmpeq>
 800690a:	4680      	mov	r8, r0
 800690c:	b158      	cbz	r0, 8006926 <_dtoa_r+0xce>
 800690e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006910:	2301      	movs	r3, #1
 8006912:	6013      	str	r3, [r2, #0]
 8006914:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006916:	b113      	cbz	r3, 800691e <_dtoa_r+0xc6>
 8006918:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800691a:	4b84      	ldr	r3, [pc, #528]	@ (8006b2c <_dtoa_r+0x2d4>)
 800691c:	6013      	str	r3, [r2, #0]
 800691e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006b40 <_dtoa_r+0x2e8>
 8006922:	f000 bd33 	b.w	800738c <_dtoa_r+0xb34>
 8006926:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800692a:	aa16      	add	r2, sp, #88	@ 0x58
 800692c:	a917      	add	r1, sp, #92	@ 0x5c
 800692e:	4658      	mov	r0, fp
 8006930:	f001 f980 	bl	8007c34 <__d2b>
 8006934:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006938:	4681      	mov	r9, r0
 800693a:	2e00      	cmp	r6, #0
 800693c:	d077      	beq.n	8006a2e <_dtoa_r+0x1d6>
 800693e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006940:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006948:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800694c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006950:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006954:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006958:	4619      	mov	r1, r3
 800695a:	2200      	movs	r2, #0
 800695c:	4b74      	ldr	r3, [pc, #464]	@ (8006b30 <_dtoa_r+0x2d8>)
 800695e:	f7f9 fcb3 	bl	80002c8 <__aeabi_dsub>
 8006962:	a369      	add	r3, pc, #420	@ (adr r3, 8006b08 <_dtoa_r+0x2b0>)
 8006964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006968:	f7f9 fe66 	bl	8000638 <__aeabi_dmul>
 800696c:	a368      	add	r3, pc, #416	@ (adr r3, 8006b10 <_dtoa_r+0x2b8>)
 800696e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006972:	f7f9 fcab 	bl	80002cc <__adddf3>
 8006976:	4604      	mov	r4, r0
 8006978:	4630      	mov	r0, r6
 800697a:	460d      	mov	r5, r1
 800697c:	f7f9 fdf2 	bl	8000564 <__aeabi_i2d>
 8006980:	a365      	add	r3, pc, #404	@ (adr r3, 8006b18 <_dtoa_r+0x2c0>)
 8006982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006986:	f7f9 fe57 	bl	8000638 <__aeabi_dmul>
 800698a:	4602      	mov	r2, r0
 800698c:	460b      	mov	r3, r1
 800698e:	4620      	mov	r0, r4
 8006990:	4629      	mov	r1, r5
 8006992:	f7f9 fc9b 	bl	80002cc <__adddf3>
 8006996:	4604      	mov	r4, r0
 8006998:	460d      	mov	r5, r1
 800699a:	f7fa f8fd 	bl	8000b98 <__aeabi_d2iz>
 800699e:	2200      	movs	r2, #0
 80069a0:	4607      	mov	r7, r0
 80069a2:	2300      	movs	r3, #0
 80069a4:	4620      	mov	r0, r4
 80069a6:	4629      	mov	r1, r5
 80069a8:	f7fa f8b8 	bl	8000b1c <__aeabi_dcmplt>
 80069ac:	b140      	cbz	r0, 80069c0 <_dtoa_r+0x168>
 80069ae:	4638      	mov	r0, r7
 80069b0:	f7f9 fdd8 	bl	8000564 <__aeabi_i2d>
 80069b4:	4622      	mov	r2, r4
 80069b6:	462b      	mov	r3, r5
 80069b8:	f7fa f8a6 	bl	8000b08 <__aeabi_dcmpeq>
 80069bc:	b900      	cbnz	r0, 80069c0 <_dtoa_r+0x168>
 80069be:	3f01      	subs	r7, #1
 80069c0:	2f16      	cmp	r7, #22
 80069c2:	d851      	bhi.n	8006a68 <_dtoa_r+0x210>
 80069c4:	4b5b      	ldr	r3, [pc, #364]	@ (8006b34 <_dtoa_r+0x2dc>)
 80069c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80069ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80069d2:	f7fa f8a3 	bl	8000b1c <__aeabi_dcmplt>
 80069d6:	2800      	cmp	r0, #0
 80069d8:	d048      	beq.n	8006a6c <_dtoa_r+0x214>
 80069da:	3f01      	subs	r7, #1
 80069dc:	2300      	movs	r3, #0
 80069de:	9312      	str	r3, [sp, #72]	@ 0x48
 80069e0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80069e2:	1b9b      	subs	r3, r3, r6
 80069e4:	1e5a      	subs	r2, r3, #1
 80069e6:	bf44      	itt	mi
 80069e8:	f1c3 0801 	rsbmi	r8, r3, #1
 80069ec:	2300      	movmi	r3, #0
 80069ee:	9208      	str	r2, [sp, #32]
 80069f0:	bf54      	ite	pl
 80069f2:	f04f 0800 	movpl.w	r8, #0
 80069f6:	9308      	strmi	r3, [sp, #32]
 80069f8:	2f00      	cmp	r7, #0
 80069fa:	db39      	blt.n	8006a70 <_dtoa_r+0x218>
 80069fc:	9b08      	ldr	r3, [sp, #32]
 80069fe:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006a00:	443b      	add	r3, r7
 8006a02:	9308      	str	r3, [sp, #32]
 8006a04:	2300      	movs	r3, #0
 8006a06:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a0a:	2b09      	cmp	r3, #9
 8006a0c:	d864      	bhi.n	8006ad8 <_dtoa_r+0x280>
 8006a0e:	2b05      	cmp	r3, #5
 8006a10:	bfc4      	itt	gt
 8006a12:	3b04      	subgt	r3, #4
 8006a14:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006a16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a18:	f1a3 0302 	sub.w	r3, r3, #2
 8006a1c:	bfcc      	ite	gt
 8006a1e:	2400      	movgt	r4, #0
 8006a20:	2401      	movle	r4, #1
 8006a22:	2b03      	cmp	r3, #3
 8006a24:	d863      	bhi.n	8006aee <_dtoa_r+0x296>
 8006a26:	e8df f003 	tbb	[pc, r3]
 8006a2a:	372a      	.short	0x372a
 8006a2c:	5535      	.short	0x5535
 8006a2e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006a32:	441e      	add	r6, r3
 8006a34:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006a38:	2b20      	cmp	r3, #32
 8006a3a:	bfc1      	itttt	gt
 8006a3c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006a40:	409f      	lslgt	r7, r3
 8006a42:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006a46:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006a4a:	bfd6      	itet	le
 8006a4c:	f1c3 0320 	rsble	r3, r3, #32
 8006a50:	ea47 0003 	orrgt.w	r0, r7, r3
 8006a54:	fa04 f003 	lslle.w	r0, r4, r3
 8006a58:	f7f9 fd74 	bl	8000544 <__aeabi_ui2d>
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006a62:	3e01      	subs	r6, #1
 8006a64:	9214      	str	r2, [sp, #80]	@ 0x50
 8006a66:	e777      	b.n	8006958 <_dtoa_r+0x100>
 8006a68:	2301      	movs	r3, #1
 8006a6a:	e7b8      	b.n	80069de <_dtoa_r+0x186>
 8006a6c:	9012      	str	r0, [sp, #72]	@ 0x48
 8006a6e:	e7b7      	b.n	80069e0 <_dtoa_r+0x188>
 8006a70:	427b      	negs	r3, r7
 8006a72:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a74:	2300      	movs	r3, #0
 8006a76:	eba8 0807 	sub.w	r8, r8, r7
 8006a7a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006a7c:	e7c4      	b.n	8006a08 <_dtoa_r+0x1b0>
 8006a7e:	2300      	movs	r3, #0
 8006a80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	dc35      	bgt.n	8006af4 <_dtoa_r+0x29c>
 8006a88:	2301      	movs	r3, #1
 8006a8a:	9300      	str	r3, [sp, #0]
 8006a8c:	9307      	str	r3, [sp, #28]
 8006a8e:	461a      	mov	r2, r3
 8006a90:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a92:	e00b      	b.n	8006aac <_dtoa_r+0x254>
 8006a94:	2301      	movs	r3, #1
 8006a96:	e7f3      	b.n	8006a80 <_dtoa_r+0x228>
 8006a98:	2300      	movs	r3, #0
 8006a9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a9e:	18fb      	adds	r3, r7, r3
 8006aa0:	9300      	str	r3, [sp, #0]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	9307      	str	r3, [sp, #28]
 8006aa8:	bfb8      	it	lt
 8006aaa:	2301      	movlt	r3, #1
 8006aac:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006ab0:	2100      	movs	r1, #0
 8006ab2:	2204      	movs	r2, #4
 8006ab4:	f102 0514 	add.w	r5, r2, #20
 8006ab8:	429d      	cmp	r5, r3
 8006aba:	d91f      	bls.n	8006afc <_dtoa_r+0x2a4>
 8006abc:	6041      	str	r1, [r0, #4]
 8006abe:	4658      	mov	r0, fp
 8006ac0:	f000 fd8e 	bl	80075e0 <_Balloc>
 8006ac4:	4682      	mov	sl, r0
 8006ac6:	2800      	cmp	r0, #0
 8006ac8:	d13c      	bne.n	8006b44 <_dtoa_r+0x2ec>
 8006aca:	4b1b      	ldr	r3, [pc, #108]	@ (8006b38 <_dtoa_r+0x2e0>)
 8006acc:	4602      	mov	r2, r0
 8006ace:	f240 11af 	movw	r1, #431	@ 0x1af
 8006ad2:	e6d8      	b.n	8006886 <_dtoa_r+0x2e>
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e7e0      	b.n	8006a9a <_dtoa_r+0x242>
 8006ad8:	2401      	movs	r4, #1
 8006ada:	2300      	movs	r3, #0
 8006adc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ade:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8006ae4:	9300      	str	r3, [sp, #0]
 8006ae6:	9307      	str	r3, [sp, #28]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	2312      	movs	r3, #18
 8006aec:	e7d0      	b.n	8006a90 <_dtoa_r+0x238>
 8006aee:	2301      	movs	r3, #1
 8006af0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006af2:	e7f5      	b.n	8006ae0 <_dtoa_r+0x288>
 8006af4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006af6:	9300      	str	r3, [sp, #0]
 8006af8:	9307      	str	r3, [sp, #28]
 8006afa:	e7d7      	b.n	8006aac <_dtoa_r+0x254>
 8006afc:	3101      	adds	r1, #1
 8006afe:	0052      	lsls	r2, r2, #1
 8006b00:	e7d8      	b.n	8006ab4 <_dtoa_r+0x25c>
 8006b02:	bf00      	nop
 8006b04:	f3af 8000 	nop.w
 8006b08:	636f4361 	.word	0x636f4361
 8006b0c:	3fd287a7 	.word	0x3fd287a7
 8006b10:	8b60c8b3 	.word	0x8b60c8b3
 8006b14:	3fc68a28 	.word	0x3fc68a28
 8006b18:	509f79fb 	.word	0x509f79fb
 8006b1c:	3fd34413 	.word	0x3fd34413
 8006b20:	08008851 	.word	0x08008851
 8006b24:	08008868 	.word	0x08008868
 8006b28:	7ff00000 	.word	0x7ff00000
 8006b2c:	08008821 	.word	0x08008821
 8006b30:	3ff80000 	.word	0x3ff80000
 8006b34:	08008960 	.word	0x08008960
 8006b38:	080088c0 	.word	0x080088c0
 8006b3c:	0800884d 	.word	0x0800884d
 8006b40:	08008820 	.word	0x08008820
 8006b44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006b48:	6018      	str	r0, [r3, #0]
 8006b4a:	9b07      	ldr	r3, [sp, #28]
 8006b4c:	2b0e      	cmp	r3, #14
 8006b4e:	f200 80a4 	bhi.w	8006c9a <_dtoa_r+0x442>
 8006b52:	2c00      	cmp	r4, #0
 8006b54:	f000 80a1 	beq.w	8006c9a <_dtoa_r+0x442>
 8006b58:	2f00      	cmp	r7, #0
 8006b5a:	dd33      	ble.n	8006bc4 <_dtoa_r+0x36c>
 8006b5c:	4bad      	ldr	r3, [pc, #692]	@ (8006e14 <_dtoa_r+0x5bc>)
 8006b5e:	f007 020f 	and.w	r2, r7, #15
 8006b62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b66:	ed93 7b00 	vldr	d7, [r3]
 8006b6a:	05f8      	lsls	r0, r7, #23
 8006b6c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006b70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006b74:	d516      	bpl.n	8006ba4 <_dtoa_r+0x34c>
 8006b76:	4ba8      	ldr	r3, [pc, #672]	@ (8006e18 <_dtoa_r+0x5c0>)
 8006b78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b80:	f7f9 fe84 	bl	800088c <__aeabi_ddiv>
 8006b84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b88:	f004 040f 	and.w	r4, r4, #15
 8006b8c:	2603      	movs	r6, #3
 8006b8e:	4da2      	ldr	r5, [pc, #648]	@ (8006e18 <_dtoa_r+0x5c0>)
 8006b90:	b954      	cbnz	r4, 8006ba8 <_dtoa_r+0x350>
 8006b92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b9a:	f7f9 fe77 	bl	800088c <__aeabi_ddiv>
 8006b9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ba2:	e028      	b.n	8006bf6 <_dtoa_r+0x39e>
 8006ba4:	2602      	movs	r6, #2
 8006ba6:	e7f2      	b.n	8006b8e <_dtoa_r+0x336>
 8006ba8:	07e1      	lsls	r1, r4, #31
 8006baa:	d508      	bpl.n	8006bbe <_dtoa_r+0x366>
 8006bac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bb0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006bb4:	f7f9 fd40 	bl	8000638 <__aeabi_dmul>
 8006bb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bbc:	3601      	adds	r6, #1
 8006bbe:	1064      	asrs	r4, r4, #1
 8006bc0:	3508      	adds	r5, #8
 8006bc2:	e7e5      	b.n	8006b90 <_dtoa_r+0x338>
 8006bc4:	f000 80d2 	beq.w	8006d6c <_dtoa_r+0x514>
 8006bc8:	427c      	negs	r4, r7
 8006bca:	4b92      	ldr	r3, [pc, #584]	@ (8006e14 <_dtoa_r+0x5bc>)
 8006bcc:	4d92      	ldr	r5, [pc, #584]	@ (8006e18 <_dtoa_r+0x5c0>)
 8006bce:	f004 020f 	and.w	r2, r4, #15
 8006bd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bde:	f7f9 fd2b 	bl	8000638 <__aeabi_dmul>
 8006be2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006be6:	1124      	asrs	r4, r4, #4
 8006be8:	2300      	movs	r3, #0
 8006bea:	2602      	movs	r6, #2
 8006bec:	2c00      	cmp	r4, #0
 8006bee:	f040 80b2 	bne.w	8006d56 <_dtoa_r+0x4fe>
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d1d3      	bne.n	8006b9e <_dtoa_r+0x346>
 8006bf6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006bf8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f000 80b7 	beq.w	8006d70 <_dtoa_r+0x518>
 8006c02:	4b86      	ldr	r3, [pc, #536]	@ (8006e1c <_dtoa_r+0x5c4>)
 8006c04:	2200      	movs	r2, #0
 8006c06:	4620      	mov	r0, r4
 8006c08:	4629      	mov	r1, r5
 8006c0a:	f7f9 ff87 	bl	8000b1c <__aeabi_dcmplt>
 8006c0e:	2800      	cmp	r0, #0
 8006c10:	f000 80ae 	beq.w	8006d70 <_dtoa_r+0x518>
 8006c14:	9b07      	ldr	r3, [sp, #28]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	f000 80aa 	beq.w	8006d70 <_dtoa_r+0x518>
 8006c1c:	9b00      	ldr	r3, [sp, #0]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	dd37      	ble.n	8006c92 <_dtoa_r+0x43a>
 8006c22:	1e7b      	subs	r3, r7, #1
 8006c24:	9304      	str	r3, [sp, #16]
 8006c26:	4620      	mov	r0, r4
 8006c28:	4b7d      	ldr	r3, [pc, #500]	@ (8006e20 <_dtoa_r+0x5c8>)
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	4629      	mov	r1, r5
 8006c2e:	f7f9 fd03 	bl	8000638 <__aeabi_dmul>
 8006c32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c36:	9c00      	ldr	r4, [sp, #0]
 8006c38:	3601      	adds	r6, #1
 8006c3a:	4630      	mov	r0, r6
 8006c3c:	f7f9 fc92 	bl	8000564 <__aeabi_i2d>
 8006c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006c44:	f7f9 fcf8 	bl	8000638 <__aeabi_dmul>
 8006c48:	4b76      	ldr	r3, [pc, #472]	@ (8006e24 <_dtoa_r+0x5cc>)
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f7f9 fb3e 	bl	80002cc <__adddf3>
 8006c50:	4605      	mov	r5, r0
 8006c52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006c56:	2c00      	cmp	r4, #0
 8006c58:	f040 808d 	bne.w	8006d76 <_dtoa_r+0x51e>
 8006c5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c60:	4b71      	ldr	r3, [pc, #452]	@ (8006e28 <_dtoa_r+0x5d0>)
 8006c62:	2200      	movs	r2, #0
 8006c64:	f7f9 fb30 	bl	80002c8 <__aeabi_dsub>
 8006c68:	4602      	mov	r2, r0
 8006c6a:	460b      	mov	r3, r1
 8006c6c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006c70:	462a      	mov	r2, r5
 8006c72:	4633      	mov	r3, r6
 8006c74:	f7f9 ff70 	bl	8000b58 <__aeabi_dcmpgt>
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	f040 828b 	bne.w	8007194 <_dtoa_r+0x93c>
 8006c7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c82:	462a      	mov	r2, r5
 8006c84:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006c88:	f7f9 ff48 	bl	8000b1c <__aeabi_dcmplt>
 8006c8c:	2800      	cmp	r0, #0
 8006c8e:	f040 8128 	bne.w	8006ee2 <_dtoa_r+0x68a>
 8006c92:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006c96:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006c9a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	f2c0 815a 	blt.w	8006f56 <_dtoa_r+0x6fe>
 8006ca2:	2f0e      	cmp	r7, #14
 8006ca4:	f300 8157 	bgt.w	8006f56 <_dtoa_r+0x6fe>
 8006ca8:	4b5a      	ldr	r3, [pc, #360]	@ (8006e14 <_dtoa_r+0x5bc>)
 8006caa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006cae:	ed93 7b00 	vldr	d7, [r3]
 8006cb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	ed8d 7b00 	vstr	d7, [sp]
 8006cba:	da03      	bge.n	8006cc4 <_dtoa_r+0x46c>
 8006cbc:	9b07      	ldr	r3, [sp, #28]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	f340 8101 	ble.w	8006ec6 <_dtoa_r+0x66e>
 8006cc4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006cc8:	4656      	mov	r6, sl
 8006cca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cce:	4620      	mov	r0, r4
 8006cd0:	4629      	mov	r1, r5
 8006cd2:	f7f9 fddb 	bl	800088c <__aeabi_ddiv>
 8006cd6:	f7f9 ff5f 	bl	8000b98 <__aeabi_d2iz>
 8006cda:	4680      	mov	r8, r0
 8006cdc:	f7f9 fc42 	bl	8000564 <__aeabi_i2d>
 8006ce0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ce4:	f7f9 fca8 	bl	8000638 <__aeabi_dmul>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	460b      	mov	r3, r1
 8006cec:	4620      	mov	r0, r4
 8006cee:	4629      	mov	r1, r5
 8006cf0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006cf4:	f7f9 fae8 	bl	80002c8 <__aeabi_dsub>
 8006cf8:	f806 4b01 	strb.w	r4, [r6], #1
 8006cfc:	9d07      	ldr	r5, [sp, #28]
 8006cfe:	eba6 040a 	sub.w	r4, r6, sl
 8006d02:	42a5      	cmp	r5, r4
 8006d04:	4602      	mov	r2, r0
 8006d06:	460b      	mov	r3, r1
 8006d08:	f040 8117 	bne.w	8006f3a <_dtoa_r+0x6e2>
 8006d0c:	f7f9 fade 	bl	80002cc <__adddf3>
 8006d10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d14:	4604      	mov	r4, r0
 8006d16:	460d      	mov	r5, r1
 8006d18:	f7f9 ff1e 	bl	8000b58 <__aeabi_dcmpgt>
 8006d1c:	2800      	cmp	r0, #0
 8006d1e:	f040 80f9 	bne.w	8006f14 <_dtoa_r+0x6bc>
 8006d22:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d26:	4620      	mov	r0, r4
 8006d28:	4629      	mov	r1, r5
 8006d2a:	f7f9 feed 	bl	8000b08 <__aeabi_dcmpeq>
 8006d2e:	b118      	cbz	r0, 8006d38 <_dtoa_r+0x4e0>
 8006d30:	f018 0f01 	tst.w	r8, #1
 8006d34:	f040 80ee 	bne.w	8006f14 <_dtoa_r+0x6bc>
 8006d38:	4649      	mov	r1, r9
 8006d3a:	4658      	mov	r0, fp
 8006d3c:	f000 fc90 	bl	8007660 <_Bfree>
 8006d40:	2300      	movs	r3, #0
 8006d42:	7033      	strb	r3, [r6, #0]
 8006d44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d46:	3701      	adds	r7, #1
 8006d48:	601f      	str	r7, [r3, #0]
 8006d4a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f000 831d 	beq.w	800738c <_dtoa_r+0xb34>
 8006d52:	601e      	str	r6, [r3, #0]
 8006d54:	e31a      	b.n	800738c <_dtoa_r+0xb34>
 8006d56:	07e2      	lsls	r2, r4, #31
 8006d58:	d505      	bpl.n	8006d66 <_dtoa_r+0x50e>
 8006d5a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d5e:	f7f9 fc6b 	bl	8000638 <__aeabi_dmul>
 8006d62:	3601      	adds	r6, #1
 8006d64:	2301      	movs	r3, #1
 8006d66:	1064      	asrs	r4, r4, #1
 8006d68:	3508      	adds	r5, #8
 8006d6a:	e73f      	b.n	8006bec <_dtoa_r+0x394>
 8006d6c:	2602      	movs	r6, #2
 8006d6e:	e742      	b.n	8006bf6 <_dtoa_r+0x39e>
 8006d70:	9c07      	ldr	r4, [sp, #28]
 8006d72:	9704      	str	r7, [sp, #16]
 8006d74:	e761      	b.n	8006c3a <_dtoa_r+0x3e2>
 8006d76:	4b27      	ldr	r3, [pc, #156]	@ (8006e14 <_dtoa_r+0x5bc>)
 8006d78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006d7e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006d82:	4454      	add	r4, sl
 8006d84:	2900      	cmp	r1, #0
 8006d86:	d053      	beq.n	8006e30 <_dtoa_r+0x5d8>
 8006d88:	4928      	ldr	r1, [pc, #160]	@ (8006e2c <_dtoa_r+0x5d4>)
 8006d8a:	2000      	movs	r0, #0
 8006d8c:	f7f9 fd7e 	bl	800088c <__aeabi_ddiv>
 8006d90:	4633      	mov	r3, r6
 8006d92:	462a      	mov	r2, r5
 8006d94:	f7f9 fa98 	bl	80002c8 <__aeabi_dsub>
 8006d98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d9c:	4656      	mov	r6, sl
 8006d9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006da2:	f7f9 fef9 	bl	8000b98 <__aeabi_d2iz>
 8006da6:	4605      	mov	r5, r0
 8006da8:	f7f9 fbdc 	bl	8000564 <__aeabi_i2d>
 8006dac:	4602      	mov	r2, r0
 8006dae:	460b      	mov	r3, r1
 8006db0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006db4:	f7f9 fa88 	bl	80002c8 <__aeabi_dsub>
 8006db8:	3530      	adds	r5, #48	@ 0x30
 8006dba:	4602      	mov	r2, r0
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006dc2:	f806 5b01 	strb.w	r5, [r6], #1
 8006dc6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006dca:	f7f9 fea7 	bl	8000b1c <__aeabi_dcmplt>
 8006dce:	2800      	cmp	r0, #0
 8006dd0:	d171      	bne.n	8006eb6 <_dtoa_r+0x65e>
 8006dd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006dd6:	4911      	ldr	r1, [pc, #68]	@ (8006e1c <_dtoa_r+0x5c4>)
 8006dd8:	2000      	movs	r0, #0
 8006dda:	f7f9 fa75 	bl	80002c8 <__aeabi_dsub>
 8006dde:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006de2:	f7f9 fe9b 	bl	8000b1c <__aeabi_dcmplt>
 8006de6:	2800      	cmp	r0, #0
 8006de8:	f040 8095 	bne.w	8006f16 <_dtoa_r+0x6be>
 8006dec:	42a6      	cmp	r6, r4
 8006dee:	f43f af50 	beq.w	8006c92 <_dtoa_r+0x43a>
 8006df2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006df6:	4b0a      	ldr	r3, [pc, #40]	@ (8006e20 <_dtoa_r+0x5c8>)
 8006df8:	2200      	movs	r2, #0
 8006dfa:	f7f9 fc1d 	bl	8000638 <__aeabi_dmul>
 8006dfe:	4b08      	ldr	r3, [pc, #32]	@ (8006e20 <_dtoa_r+0x5c8>)
 8006e00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006e04:	2200      	movs	r2, #0
 8006e06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e0a:	f7f9 fc15 	bl	8000638 <__aeabi_dmul>
 8006e0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e12:	e7c4      	b.n	8006d9e <_dtoa_r+0x546>
 8006e14:	08008960 	.word	0x08008960
 8006e18:	08008938 	.word	0x08008938
 8006e1c:	3ff00000 	.word	0x3ff00000
 8006e20:	40240000 	.word	0x40240000
 8006e24:	401c0000 	.word	0x401c0000
 8006e28:	40140000 	.word	0x40140000
 8006e2c:	3fe00000 	.word	0x3fe00000
 8006e30:	4631      	mov	r1, r6
 8006e32:	4628      	mov	r0, r5
 8006e34:	f7f9 fc00 	bl	8000638 <__aeabi_dmul>
 8006e38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006e3c:	9415      	str	r4, [sp, #84]	@ 0x54
 8006e3e:	4656      	mov	r6, sl
 8006e40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e44:	f7f9 fea8 	bl	8000b98 <__aeabi_d2iz>
 8006e48:	4605      	mov	r5, r0
 8006e4a:	f7f9 fb8b 	bl	8000564 <__aeabi_i2d>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	460b      	mov	r3, r1
 8006e52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e56:	f7f9 fa37 	bl	80002c8 <__aeabi_dsub>
 8006e5a:	3530      	adds	r5, #48	@ 0x30
 8006e5c:	f806 5b01 	strb.w	r5, [r6], #1
 8006e60:	4602      	mov	r2, r0
 8006e62:	460b      	mov	r3, r1
 8006e64:	42a6      	cmp	r6, r4
 8006e66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006e6a:	f04f 0200 	mov.w	r2, #0
 8006e6e:	d124      	bne.n	8006eba <_dtoa_r+0x662>
 8006e70:	4bac      	ldr	r3, [pc, #688]	@ (8007124 <_dtoa_r+0x8cc>)
 8006e72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006e76:	f7f9 fa29 	bl	80002cc <__adddf3>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e82:	f7f9 fe69 	bl	8000b58 <__aeabi_dcmpgt>
 8006e86:	2800      	cmp	r0, #0
 8006e88:	d145      	bne.n	8006f16 <_dtoa_r+0x6be>
 8006e8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006e8e:	49a5      	ldr	r1, [pc, #660]	@ (8007124 <_dtoa_r+0x8cc>)
 8006e90:	2000      	movs	r0, #0
 8006e92:	f7f9 fa19 	bl	80002c8 <__aeabi_dsub>
 8006e96:	4602      	mov	r2, r0
 8006e98:	460b      	mov	r3, r1
 8006e9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e9e:	f7f9 fe3d 	bl	8000b1c <__aeabi_dcmplt>
 8006ea2:	2800      	cmp	r0, #0
 8006ea4:	f43f aef5 	beq.w	8006c92 <_dtoa_r+0x43a>
 8006ea8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006eaa:	1e73      	subs	r3, r6, #1
 8006eac:	9315      	str	r3, [sp, #84]	@ 0x54
 8006eae:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006eb2:	2b30      	cmp	r3, #48	@ 0x30
 8006eb4:	d0f8      	beq.n	8006ea8 <_dtoa_r+0x650>
 8006eb6:	9f04      	ldr	r7, [sp, #16]
 8006eb8:	e73e      	b.n	8006d38 <_dtoa_r+0x4e0>
 8006eba:	4b9b      	ldr	r3, [pc, #620]	@ (8007128 <_dtoa_r+0x8d0>)
 8006ebc:	f7f9 fbbc 	bl	8000638 <__aeabi_dmul>
 8006ec0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ec4:	e7bc      	b.n	8006e40 <_dtoa_r+0x5e8>
 8006ec6:	d10c      	bne.n	8006ee2 <_dtoa_r+0x68a>
 8006ec8:	4b98      	ldr	r3, [pc, #608]	@ (800712c <_dtoa_r+0x8d4>)
 8006eca:	2200      	movs	r2, #0
 8006ecc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ed0:	f7f9 fbb2 	bl	8000638 <__aeabi_dmul>
 8006ed4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ed8:	f7f9 fe34 	bl	8000b44 <__aeabi_dcmpge>
 8006edc:	2800      	cmp	r0, #0
 8006ede:	f000 8157 	beq.w	8007190 <_dtoa_r+0x938>
 8006ee2:	2400      	movs	r4, #0
 8006ee4:	4625      	mov	r5, r4
 8006ee6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ee8:	43db      	mvns	r3, r3
 8006eea:	9304      	str	r3, [sp, #16]
 8006eec:	4656      	mov	r6, sl
 8006eee:	2700      	movs	r7, #0
 8006ef0:	4621      	mov	r1, r4
 8006ef2:	4658      	mov	r0, fp
 8006ef4:	f000 fbb4 	bl	8007660 <_Bfree>
 8006ef8:	2d00      	cmp	r5, #0
 8006efa:	d0dc      	beq.n	8006eb6 <_dtoa_r+0x65e>
 8006efc:	b12f      	cbz	r7, 8006f0a <_dtoa_r+0x6b2>
 8006efe:	42af      	cmp	r7, r5
 8006f00:	d003      	beq.n	8006f0a <_dtoa_r+0x6b2>
 8006f02:	4639      	mov	r1, r7
 8006f04:	4658      	mov	r0, fp
 8006f06:	f000 fbab 	bl	8007660 <_Bfree>
 8006f0a:	4629      	mov	r1, r5
 8006f0c:	4658      	mov	r0, fp
 8006f0e:	f000 fba7 	bl	8007660 <_Bfree>
 8006f12:	e7d0      	b.n	8006eb6 <_dtoa_r+0x65e>
 8006f14:	9704      	str	r7, [sp, #16]
 8006f16:	4633      	mov	r3, r6
 8006f18:	461e      	mov	r6, r3
 8006f1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f1e:	2a39      	cmp	r2, #57	@ 0x39
 8006f20:	d107      	bne.n	8006f32 <_dtoa_r+0x6da>
 8006f22:	459a      	cmp	sl, r3
 8006f24:	d1f8      	bne.n	8006f18 <_dtoa_r+0x6c0>
 8006f26:	9a04      	ldr	r2, [sp, #16]
 8006f28:	3201      	adds	r2, #1
 8006f2a:	9204      	str	r2, [sp, #16]
 8006f2c:	2230      	movs	r2, #48	@ 0x30
 8006f2e:	f88a 2000 	strb.w	r2, [sl]
 8006f32:	781a      	ldrb	r2, [r3, #0]
 8006f34:	3201      	adds	r2, #1
 8006f36:	701a      	strb	r2, [r3, #0]
 8006f38:	e7bd      	b.n	8006eb6 <_dtoa_r+0x65e>
 8006f3a:	4b7b      	ldr	r3, [pc, #492]	@ (8007128 <_dtoa_r+0x8d0>)
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	f7f9 fb7b 	bl	8000638 <__aeabi_dmul>
 8006f42:	2200      	movs	r2, #0
 8006f44:	2300      	movs	r3, #0
 8006f46:	4604      	mov	r4, r0
 8006f48:	460d      	mov	r5, r1
 8006f4a:	f7f9 fddd 	bl	8000b08 <__aeabi_dcmpeq>
 8006f4e:	2800      	cmp	r0, #0
 8006f50:	f43f aebb 	beq.w	8006cca <_dtoa_r+0x472>
 8006f54:	e6f0      	b.n	8006d38 <_dtoa_r+0x4e0>
 8006f56:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006f58:	2a00      	cmp	r2, #0
 8006f5a:	f000 80db 	beq.w	8007114 <_dtoa_r+0x8bc>
 8006f5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f60:	2a01      	cmp	r2, #1
 8006f62:	f300 80bf 	bgt.w	80070e4 <_dtoa_r+0x88c>
 8006f66:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006f68:	2a00      	cmp	r2, #0
 8006f6a:	f000 80b7 	beq.w	80070dc <_dtoa_r+0x884>
 8006f6e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006f72:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006f74:	4646      	mov	r6, r8
 8006f76:	9a08      	ldr	r2, [sp, #32]
 8006f78:	2101      	movs	r1, #1
 8006f7a:	441a      	add	r2, r3
 8006f7c:	4658      	mov	r0, fp
 8006f7e:	4498      	add	r8, r3
 8006f80:	9208      	str	r2, [sp, #32]
 8006f82:	f000 fc21 	bl	80077c8 <__i2b>
 8006f86:	4605      	mov	r5, r0
 8006f88:	b15e      	cbz	r6, 8006fa2 <_dtoa_r+0x74a>
 8006f8a:	9b08      	ldr	r3, [sp, #32]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	dd08      	ble.n	8006fa2 <_dtoa_r+0x74a>
 8006f90:	42b3      	cmp	r3, r6
 8006f92:	9a08      	ldr	r2, [sp, #32]
 8006f94:	bfa8      	it	ge
 8006f96:	4633      	movge	r3, r6
 8006f98:	eba8 0803 	sub.w	r8, r8, r3
 8006f9c:	1af6      	subs	r6, r6, r3
 8006f9e:	1ad3      	subs	r3, r2, r3
 8006fa0:	9308      	str	r3, [sp, #32]
 8006fa2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fa4:	b1f3      	cbz	r3, 8006fe4 <_dtoa_r+0x78c>
 8006fa6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	f000 80b7 	beq.w	800711c <_dtoa_r+0x8c4>
 8006fae:	b18c      	cbz	r4, 8006fd4 <_dtoa_r+0x77c>
 8006fb0:	4629      	mov	r1, r5
 8006fb2:	4622      	mov	r2, r4
 8006fb4:	4658      	mov	r0, fp
 8006fb6:	f000 fcc7 	bl	8007948 <__pow5mult>
 8006fba:	464a      	mov	r2, r9
 8006fbc:	4601      	mov	r1, r0
 8006fbe:	4605      	mov	r5, r0
 8006fc0:	4658      	mov	r0, fp
 8006fc2:	f000 fc17 	bl	80077f4 <__multiply>
 8006fc6:	4649      	mov	r1, r9
 8006fc8:	9004      	str	r0, [sp, #16]
 8006fca:	4658      	mov	r0, fp
 8006fcc:	f000 fb48 	bl	8007660 <_Bfree>
 8006fd0:	9b04      	ldr	r3, [sp, #16]
 8006fd2:	4699      	mov	r9, r3
 8006fd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fd6:	1b1a      	subs	r2, r3, r4
 8006fd8:	d004      	beq.n	8006fe4 <_dtoa_r+0x78c>
 8006fda:	4649      	mov	r1, r9
 8006fdc:	4658      	mov	r0, fp
 8006fde:	f000 fcb3 	bl	8007948 <__pow5mult>
 8006fe2:	4681      	mov	r9, r0
 8006fe4:	2101      	movs	r1, #1
 8006fe6:	4658      	mov	r0, fp
 8006fe8:	f000 fbee 	bl	80077c8 <__i2b>
 8006fec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fee:	4604      	mov	r4, r0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	f000 81cf 	beq.w	8007394 <_dtoa_r+0xb3c>
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	4601      	mov	r1, r0
 8006ffa:	4658      	mov	r0, fp
 8006ffc:	f000 fca4 	bl	8007948 <__pow5mult>
 8007000:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007002:	2b01      	cmp	r3, #1
 8007004:	4604      	mov	r4, r0
 8007006:	f300 8095 	bgt.w	8007134 <_dtoa_r+0x8dc>
 800700a:	9b02      	ldr	r3, [sp, #8]
 800700c:	2b00      	cmp	r3, #0
 800700e:	f040 8087 	bne.w	8007120 <_dtoa_r+0x8c8>
 8007012:	9b03      	ldr	r3, [sp, #12]
 8007014:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007018:	2b00      	cmp	r3, #0
 800701a:	f040 8089 	bne.w	8007130 <_dtoa_r+0x8d8>
 800701e:	9b03      	ldr	r3, [sp, #12]
 8007020:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007024:	0d1b      	lsrs	r3, r3, #20
 8007026:	051b      	lsls	r3, r3, #20
 8007028:	b12b      	cbz	r3, 8007036 <_dtoa_r+0x7de>
 800702a:	9b08      	ldr	r3, [sp, #32]
 800702c:	3301      	adds	r3, #1
 800702e:	9308      	str	r3, [sp, #32]
 8007030:	f108 0801 	add.w	r8, r8, #1
 8007034:	2301      	movs	r3, #1
 8007036:	930a      	str	r3, [sp, #40]	@ 0x28
 8007038:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 81b0 	beq.w	80073a0 <_dtoa_r+0xb48>
 8007040:	6923      	ldr	r3, [r4, #16]
 8007042:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007046:	6918      	ldr	r0, [r3, #16]
 8007048:	f000 fb72 	bl	8007730 <__hi0bits>
 800704c:	f1c0 0020 	rsb	r0, r0, #32
 8007050:	9b08      	ldr	r3, [sp, #32]
 8007052:	4418      	add	r0, r3
 8007054:	f010 001f 	ands.w	r0, r0, #31
 8007058:	d077      	beq.n	800714a <_dtoa_r+0x8f2>
 800705a:	f1c0 0320 	rsb	r3, r0, #32
 800705e:	2b04      	cmp	r3, #4
 8007060:	dd6b      	ble.n	800713a <_dtoa_r+0x8e2>
 8007062:	9b08      	ldr	r3, [sp, #32]
 8007064:	f1c0 001c 	rsb	r0, r0, #28
 8007068:	4403      	add	r3, r0
 800706a:	4480      	add	r8, r0
 800706c:	4406      	add	r6, r0
 800706e:	9308      	str	r3, [sp, #32]
 8007070:	f1b8 0f00 	cmp.w	r8, #0
 8007074:	dd05      	ble.n	8007082 <_dtoa_r+0x82a>
 8007076:	4649      	mov	r1, r9
 8007078:	4642      	mov	r2, r8
 800707a:	4658      	mov	r0, fp
 800707c:	f000 fcbe 	bl	80079fc <__lshift>
 8007080:	4681      	mov	r9, r0
 8007082:	9b08      	ldr	r3, [sp, #32]
 8007084:	2b00      	cmp	r3, #0
 8007086:	dd05      	ble.n	8007094 <_dtoa_r+0x83c>
 8007088:	4621      	mov	r1, r4
 800708a:	461a      	mov	r2, r3
 800708c:	4658      	mov	r0, fp
 800708e:	f000 fcb5 	bl	80079fc <__lshift>
 8007092:	4604      	mov	r4, r0
 8007094:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007096:	2b00      	cmp	r3, #0
 8007098:	d059      	beq.n	800714e <_dtoa_r+0x8f6>
 800709a:	4621      	mov	r1, r4
 800709c:	4648      	mov	r0, r9
 800709e:	f000 fd19 	bl	8007ad4 <__mcmp>
 80070a2:	2800      	cmp	r0, #0
 80070a4:	da53      	bge.n	800714e <_dtoa_r+0x8f6>
 80070a6:	1e7b      	subs	r3, r7, #1
 80070a8:	9304      	str	r3, [sp, #16]
 80070aa:	4649      	mov	r1, r9
 80070ac:	2300      	movs	r3, #0
 80070ae:	220a      	movs	r2, #10
 80070b0:	4658      	mov	r0, fp
 80070b2:	f000 faf7 	bl	80076a4 <__multadd>
 80070b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070b8:	4681      	mov	r9, r0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	f000 8172 	beq.w	80073a4 <_dtoa_r+0xb4c>
 80070c0:	2300      	movs	r3, #0
 80070c2:	4629      	mov	r1, r5
 80070c4:	220a      	movs	r2, #10
 80070c6:	4658      	mov	r0, fp
 80070c8:	f000 faec 	bl	80076a4 <__multadd>
 80070cc:	9b00      	ldr	r3, [sp, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	4605      	mov	r5, r0
 80070d2:	dc67      	bgt.n	80071a4 <_dtoa_r+0x94c>
 80070d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070d6:	2b02      	cmp	r3, #2
 80070d8:	dc41      	bgt.n	800715e <_dtoa_r+0x906>
 80070da:	e063      	b.n	80071a4 <_dtoa_r+0x94c>
 80070dc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80070de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80070e2:	e746      	b.n	8006f72 <_dtoa_r+0x71a>
 80070e4:	9b07      	ldr	r3, [sp, #28]
 80070e6:	1e5c      	subs	r4, r3, #1
 80070e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070ea:	42a3      	cmp	r3, r4
 80070ec:	bfbf      	itttt	lt
 80070ee:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80070f0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80070f2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80070f4:	1ae3      	sublt	r3, r4, r3
 80070f6:	bfb4      	ite	lt
 80070f8:	18d2      	addlt	r2, r2, r3
 80070fa:	1b1c      	subge	r4, r3, r4
 80070fc:	9b07      	ldr	r3, [sp, #28]
 80070fe:	bfbc      	itt	lt
 8007100:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007102:	2400      	movlt	r4, #0
 8007104:	2b00      	cmp	r3, #0
 8007106:	bfb5      	itete	lt
 8007108:	eba8 0603 	sublt.w	r6, r8, r3
 800710c:	9b07      	ldrge	r3, [sp, #28]
 800710e:	2300      	movlt	r3, #0
 8007110:	4646      	movge	r6, r8
 8007112:	e730      	b.n	8006f76 <_dtoa_r+0x71e>
 8007114:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007116:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007118:	4646      	mov	r6, r8
 800711a:	e735      	b.n	8006f88 <_dtoa_r+0x730>
 800711c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800711e:	e75c      	b.n	8006fda <_dtoa_r+0x782>
 8007120:	2300      	movs	r3, #0
 8007122:	e788      	b.n	8007036 <_dtoa_r+0x7de>
 8007124:	3fe00000 	.word	0x3fe00000
 8007128:	40240000 	.word	0x40240000
 800712c:	40140000 	.word	0x40140000
 8007130:	9b02      	ldr	r3, [sp, #8]
 8007132:	e780      	b.n	8007036 <_dtoa_r+0x7de>
 8007134:	2300      	movs	r3, #0
 8007136:	930a      	str	r3, [sp, #40]	@ 0x28
 8007138:	e782      	b.n	8007040 <_dtoa_r+0x7e8>
 800713a:	d099      	beq.n	8007070 <_dtoa_r+0x818>
 800713c:	9a08      	ldr	r2, [sp, #32]
 800713e:	331c      	adds	r3, #28
 8007140:	441a      	add	r2, r3
 8007142:	4498      	add	r8, r3
 8007144:	441e      	add	r6, r3
 8007146:	9208      	str	r2, [sp, #32]
 8007148:	e792      	b.n	8007070 <_dtoa_r+0x818>
 800714a:	4603      	mov	r3, r0
 800714c:	e7f6      	b.n	800713c <_dtoa_r+0x8e4>
 800714e:	9b07      	ldr	r3, [sp, #28]
 8007150:	9704      	str	r7, [sp, #16]
 8007152:	2b00      	cmp	r3, #0
 8007154:	dc20      	bgt.n	8007198 <_dtoa_r+0x940>
 8007156:	9300      	str	r3, [sp, #0]
 8007158:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800715a:	2b02      	cmp	r3, #2
 800715c:	dd1e      	ble.n	800719c <_dtoa_r+0x944>
 800715e:	9b00      	ldr	r3, [sp, #0]
 8007160:	2b00      	cmp	r3, #0
 8007162:	f47f aec0 	bne.w	8006ee6 <_dtoa_r+0x68e>
 8007166:	4621      	mov	r1, r4
 8007168:	2205      	movs	r2, #5
 800716a:	4658      	mov	r0, fp
 800716c:	f000 fa9a 	bl	80076a4 <__multadd>
 8007170:	4601      	mov	r1, r0
 8007172:	4604      	mov	r4, r0
 8007174:	4648      	mov	r0, r9
 8007176:	f000 fcad 	bl	8007ad4 <__mcmp>
 800717a:	2800      	cmp	r0, #0
 800717c:	f77f aeb3 	ble.w	8006ee6 <_dtoa_r+0x68e>
 8007180:	4656      	mov	r6, sl
 8007182:	2331      	movs	r3, #49	@ 0x31
 8007184:	f806 3b01 	strb.w	r3, [r6], #1
 8007188:	9b04      	ldr	r3, [sp, #16]
 800718a:	3301      	adds	r3, #1
 800718c:	9304      	str	r3, [sp, #16]
 800718e:	e6ae      	b.n	8006eee <_dtoa_r+0x696>
 8007190:	9c07      	ldr	r4, [sp, #28]
 8007192:	9704      	str	r7, [sp, #16]
 8007194:	4625      	mov	r5, r4
 8007196:	e7f3      	b.n	8007180 <_dtoa_r+0x928>
 8007198:	9b07      	ldr	r3, [sp, #28]
 800719a:	9300      	str	r3, [sp, #0]
 800719c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800719e:	2b00      	cmp	r3, #0
 80071a0:	f000 8104 	beq.w	80073ac <_dtoa_r+0xb54>
 80071a4:	2e00      	cmp	r6, #0
 80071a6:	dd05      	ble.n	80071b4 <_dtoa_r+0x95c>
 80071a8:	4629      	mov	r1, r5
 80071aa:	4632      	mov	r2, r6
 80071ac:	4658      	mov	r0, fp
 80071ae:	f000 fc25 	bl	80079fc <__lshift>
 80071b2:	4605      	mov	r5, r0
 80071b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d05a      	beq.n	8007270 <_dtoa_r+0xa18>
 80071ba:	6869      	ldr	r1, [r5, #4]
 80071bc:	4658      	mov	r0, fp
 80071be:	f000 fa0f 	bl	80075e0 <_Balloc>
 80071c2:	4606      	mov	r6, r0
 80071c4:	b928      	cbnz	r0, 80071d2 <_dtoa_r+0x97a>
 80071c6:	4b84      	ldr	r3, [pc, #528]	@ (80073d8 <_dtoa_r+0xb80>)
 80071c8:	4602      	mov	r2, r0
 80071ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80071ce:	f7ff bb5a 	b.w	8006886 <_dtoa_r+0x2e>
 80071d2:	692a      	ldr	r2, [r5, #16]
 80071d4:	3202      	adds	r2, #2
 80071d6:	0092      	lsls	r2, r2, #2
 80071d8:	f105 010c 	add.w	r1, r5, #12
 80071dc:	300c      	adds	r0, #12
 80071de:	f000 ffaf 	bl	8008140 <memcpy>
 80071e2:	2201      	movs	r2, #1
 80071e4:	4631      	mov	r1, r6
 80071e6:	4658      	mov	r0, fp
 80071e8:	f000 fc08 	bl	80079fc <__lshift>
 80071ec:	f10a 0301 	add.w	r3, sl, #1
 80071f0:	9307      	str	r3, [sp, #28]
 80071f2:	9b00      	ldr	r3, [sp, #0]
 80071f4:	4453      	add	r3, sl
 80071f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071f8:	9b02      	ldr	r3, [sp, #8]
 80071fa:	f003 0301 	and.w	r3, r3, #1
 80071fe:	462f      	mov	r7, r5
 8007200:	930a      	str	r3, [sp, #40]	@ 0x28
 8007202:	4605      	mov	r5, r0
 8007204:	9b07      	ldr	r3, [sp, #28]
 8007206:	4621      	mov	r1, r4
 8007208:	3b01      	subs	r3, #1
 800720a:	4648      	mov	r0, r9
 800720c:	9300      	str	r3, [sp, #0]
 800720e:	f7ff fa9a 	bl	8006746 <quorem>
 8007212:	4639      	mov	r1, r7
 8007214:	9002      	str	r0, [sp, #8]
 8007216:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800721a:	4648      	mov	r0, r9
 800721c:	f000 fc5a 	bl	8007ad4 <__mcmp>
 8007220:	462a      	mov	r2, r5
 8007222:	9008      	str	r0, [sp, #32]
 8007224:	4621      	mov	r1, r4
 8007226:	4658      	mov	r0, fp
 8007228:	f000 fc70 	bl	8007b0c <__mdiff>
 800722c:	68c2      	ldr	r2, [r0, #12]
 800722e:	4606      	mov	r6, r0
 8007230:	bb02      	cbnz	r2, 8007274 <_dtoa_r+0xa1c>
 8007232:	4601      	mov	r1, r0
 8007234:	4648      	mov	r0, r9
 8007236:	f000 fc4d 	bl	8007ad4 <__mcmp>
 800723a:	4602      	mov	r2, r0
 800723c:	4631      	mov	r1, r6
 800723e:	4658      	mov	r0, fp
 8007240:	920e      	str	r2, [sp, #56]	@ 0x38
 8007242:	f000 fa0d 	bl	8007660 <_Bfree>
 8007246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007248:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800724a:	9e07      	ldr	r6, [sp, #28]
 800724c:	ea43 0102 	orr.w	r1, r3, r2
 8007250:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007252:	4319      	orrs	r1, r3
 8007254:	d110      	bne.n	8007278 <_dtoa_r+0xa20>
 8007256:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800725a:	d029      	beq.n	80072b0 <_dtoa_r+0xa58>
 800725c:	9b08      	ldr	r3, [sp, #32]
 800725e:	2b00      	cmp	r3, #0
 8007260:	dd02      	ble.n	8007268 <_dtoa_r+0xa10>
 8007262:	9b02      	ldr	r3, [sp, #8]
 8007264:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007268:	9b00      	ldr	r3, [sp, #0]
 800726a:	f883 8000 	strb.w	r8, [r3]
 800726e:	e63f      	b.n	8006ef0 <_dtoa_r+0x698>
 8007270:	4628      	mov	r0, r5
 8007272:	e7bb      	b.n	80071ec <_dtoa_r+0x994>
 8007274:	2201      	movs	r2, #1
 8007276:	e7e1      	b.n	800723c <_dtoa_r+0x9e4>
 8007278:	9b08      	ldr	r3, [sp, #32]
 800727a:	2b00      	cmp	r3, #0
 800727c:	db04      	blt.n	8007288 <_dtoa_r+0xa30>
 800727e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007280:	430b      	orrs	r3, r1
 8007282:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007284:	430b      	orrs	r3, r1
 8007286:	d120      	bne.n	80072ca <_dtoa_r+0xa72>
 8007288:	2a00      	cmp	r2, #0
 800728a:	dded      	ble.n	8007268 <_dtoa_r+0xa10>
 800728c:	4649      	mov	r1, r9
 800728e:	2201      	movs	r2, #1
 8007290:	4658      	mov	r0, fp
 8007292:	f000 fbb3 	bl	80079fc <__lshift>
 8007296:	4621      	mov	r1, r4
 8007298:	4681      	mov	r9, r0
 800729a:	f000 fc1b 	bl	8007ad4 <__mcmp>
 800729e:	2800      	cmp	r0, #0
 80072a0:	dc03      	bgt.n	80072aa <_dtoa_r+0xa52>
 80072a2:	d1e1      	bne.n	8007268 <_dtoa_r+0xa10>
 80072a4:	f018 0f01 	tst.w	r8, #1
 80072a8:	d0de      	beq.n	8007268 <_dtoa_r+0xa10>
 80072aa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80072ae:	d1d8      	bne.n	8007262 <_dtoa_r+0xa0a>
 80072b0:	9a00      	ldr	r2, [sp, #0]
 80072b2:	2339      	movs	r3, #57	@ 0x39
 80072b4:	7013      	strb	r3, [r2, #0]
 80072b6:	4633      	mov	r3, r6
 80072b8:	461e      	mov	r6, r3
 80072ba:	3b01      	subs	r3, #1
 80072bc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80072c0:	2a39      	cmp	r2, #57	@ 0x39
 80072c2:	d052      	beq.n	800736a <_dtoa_r+0xb12>
 80072c4:	3201      	adds	r2, #1
 80072c6:	701a      	strb	r2, [r3, #0]
 80072c8:	e612      	b.n	8006ef0 <_dtoa_r+0x698>
 80072ca:	2a00      	cmp	r2, #0
 80072cc:	dd07      	ble.n	80072de <_dtoa_r+0xa86>
 80072ce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80072d2:	d0ed      	beq.n	80072b0 <_dtoa_r+0xa58>
 80072d4:	9a00      	ldr	r2, [sp, #0]
 80072d6:	f108 0301 	add.w	r3, r8, #1
 80072da:	7013      	strb	r3, [r2, #0]
 80072dc:	e608      	b.n	8006ef0 <_dtoa_r+0x698>
 80072de:	9b07      	ldr	r3, [sp, #28]
 80072e0:	9a07      	ldr	r2, [sp, #28]
 80072e2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80072e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d028      	beq.n	800733e <_dtoa_r+0xae6>
 80072ec:	4649      	mov	r1, r9
 80072ee:	2300      	movs	r3, #0
 80072f0:	220a      	movs	r2, #10
 80072f2:	4658      	mov	r0, fp
 80072f4:	f000 f9d6 	bl	80076a4 <__multadd>
 80072f8:	42af      	cmp	r7, r5
 80072fa:	4681      	mov	r9, r0
 80072fc:	f04f 0300 	mov.w	r3, #0
 8007300:	f04f 020a 	mov.w	r2, #10
 8007304:	4639      	mov	r1, r7
 8007306:	4658      	mov	r0, fp
 8007308:	d107      	bne.n	800731a <_dtoa_r+0xac2>
 800730a:	f000 f9cb 	bl	80076a4 <__multadd>
 800730e:	4607      	mov	r7, r0
 8007310:	4605      	mov	r5, r0
 8007312:	9b07      	ldr	r3, [sp, #28]
 8007314:	3301      	adds	r3, #1
 8007316:	9307      	str	r3, [sp, #28]
 8007318:	e774      	b.n	8007204 <_dtoa_r+0x9ac>
 800731a:	f000 f9c3 	bl	80076a4 <__multadd>
 800731e:	4629      	mov	r1, r5
 8007320:	4607      	mov	r7, r0
 8007322:	2300      	movs	r3, #0
 8007324:	220a      	movs	r2, #10
 8007326:	4658      	mov	r0, fp
 8007328:	f000 f9bc 	bl	80076a4 <__multadd>
 800732c:	4605      	mov	r5, r0
 800732e:	e7f0      	b.n	8007312 <_dtoa_r+0xaba>
 8007330:	9b00      	ldr	r3, [sp, #0]
 8007332:	2b00      	cmp	r3, #0
 8007334:	bfcc      	ite	gt
 8007336:	461e      	movgt	r6, r3
 8007338:	2601      	movle	r6, #1
 800733a:	4456      	add	r6, sl
 800733c:	2700      	movs	r7, #0
 800733e:	4649      	mov	r1, r9
 8007340:	2201      	movs	r2, #1
 8007342:	4658      	mov	r0, fp
 8007344:	f000 fb5a 	bl	80079fc <__lshift>
 8007348:	4621      	mov	r1, r4
 800734a:	4681      	mov	r9, r0
 800734c:	f000 fbc2 	bl	8007ad4 <__mcmp>
 8007350:	2800      	cmp	r0, #0
 8007352:	dcb0      	bgt.n	80072b6 <_dtoa_r+0xa5e>
 8007354:	d102      	bne.n	800735c <_dtoa_r+0xb04>
 8007356:	f018 0f01 	tst.w	r8, #1
 800735a:	d1ac      	bne.n	80072b6 <_dtoa_r+0xa5e>
 800735c:	4633      	mov	r3, r6
 800735e:	461e      	mov	r6, r3
 8007360:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007364:	2a30      	cmp	r2, #48	@ 0x30
 8007366:	d0fa      	beq.n	800735e <_dtoa_r+0xb06>
 8007368:	e5c2      	b.n	8006ef0 <_dtoa_r+0x698>
 800736a:	459a      	cmp	sl, r3
 800736c:	d1a4      	bne.n	80072b8 <_dtoa_r+0xa60>
 800736e:	9b04      	ldr	r3, [sp, #16]
 8007370:	3301      	adds	r3, #1
 8007372:	9304      	str	r3, [sp, #16]
 8007374:	2331      	movs	r3, #49	@ 0x31
 8007376:	f88a 3000 	strb.w	r3, [sl]
 800737a:	e5b9      	b.n	8006ef0 <_dtoa_r+0x698>
 800737c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800737e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80073dc <_dtoa_r+0xb84>
 8007382:	b11b      	cbz	r3, 800738c <_dtoa_r+0xb34>
 8007384:	f10a 0308 	add.w	r3, sl, #8
 8007388:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800738a:	6013      	str	r3, [r2, #0]
 800738c:	4650      	mov	r0, sl
 800738e:	b019      	add	sp, #100	@ 0x64
 8007390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007394:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007396:	2b01      	cmp	r3, #1
 8007398:	f77f ae37 	ble.w	800700a <_dtoa_r+0x7b2>
 800739c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800739e:	930a      	str	r3, [sp, #40]	@ 0x28
 80073a0:	2001      	movs	r0, #1
 80073a2:	e655      	b.n	8007050 <_dtoa_r+0x7f8>
 80073a4:	9b00      	ldr	r3, [sp, #0]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	f77f aed6 	ble.w	8007158 <_dtoa_r+0x900>
 80073ac:	4656      	mov	r6, sl
 80073ae:	4621      	mov	r1, r4
 80073b0:	4648      	mov	r0, r9
 80073b2:	f7ff f9c8 	bl	8006746 <quorem>
 80073b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80073ba:	f806 8b01 	strb.w	r8, [r6], #1
 80073be:	9b00      	ldr	r3, [sp, #0]
 80073c0:	eba6 020a 	sub.w	r2, r6, sl
 80073c4:	4293      	cmp	r3, r2
 80073c6:	ddb3      	ble.n	8007330 <_dtoa_r+0xad8>
 80073c8:	4649      	mov	r1, r9
 80073ca:	2300      	movs	r3, #0
 80073cc:	220a      	movs	r2, #10
 80073ce:	4658      	mov	r0, fp
 80073d0:	f000 f968 	bl	80076a4 <__multadd>
 80073d4:	4681      	mov	r9, r0
 80073d6:	e7ea      	b.n	80073ae <_dtoa_r+0xb56>
 80073d8:	080088c0 	.word	0x080088c0
 80073dc:	08008844 	.word	0x08008844

080073e0 <_free_r>:
 80073e0:	b538      	push	{r3, r4, r5, lr}
 80073e2:	4605      	mov	r5, r0
 80073e4:	2900      	cmp	r1, #0
 80073e6:	d041      	beq.n	800746c <_free_r+0x8c>
 80073e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073ec:	1f0c      	subs	r4, r1, #4
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	bfb8      	it	lt
 80073f2:	18e4      	addlt	r4, r4, r3
 80073f4:	f000 f8e8 	bl	80075c8 <__malloc_lock>
 80073f8:	4a1d      	ldr	r2, [pc, #116]	@ (8007470 <_free_r+0x90>)
 80073fa:	6813      	ldr	r3, [r2, #0]
 80073fc:	b933      	cbnz	r3, 800740c <_free_r+0x2c>
 80073fe:	6063      	str	r3, [r4, #4]
 8007400:	6014      	str	r4, [r2, #0]
 8007402:	4628      	mov	r0, r5
 8007404:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007408:	f000 b8e4 	b.w	80075d4 <__malloc_unlock>
 800740c:	42a3      	cmp	r3, r4
 800740e:	d908      	bls.n	8007422 <_free_r+0x42>
 8007410:	6820      	ldr	r0, [r4, #0]
 8007412:	1821      	adds	r1, r4, r0
 8007414:	428b      	cmp	r3, r1
 8007416:	bf01      	itttt	eq
 8007418:	6819      	ldreq	r1, [r3, #0]
 800741a:	685b      	ldreq	r3, [r3, #4]
 800741c:	1809      	addeq	r1, r1, r0
 800741e:	6021      	streq	r1, [r4, #0]
 8007420:	e7ed      	b.n	80073fe <_free_r+0x1e>
 8007422:	461a      	mov	r2, r3
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	b10b      	cbz	r3, 800742c <_free_r+0x4c>
 8007428:	42a3      	cmp	r3, r4
 800742a:	d9fa      	bls.n	8007422 <_free_r+0x42>
 800742c:	6811      	ldr	r1, [r2, #0]
 800742e:	1850      	adds	r0, r2, r1
 8007430:	42a0      	cmp	r0, r4
 8007432:	d10b      	bne.n	800744c <_free_r+0x6c>
 8007434:	6820      	ldr	r0, [r4, #0]
 8007436:	4401      	add	r1, r0
 8007438:	1850      	adds	r0, r2, r1
 800743a:	4283      	cmp	r3, r0
 800743c:	6011      	str	r1, [r2, #0]
 800743e:	d1e0      	bne.n	8007402 <_free_r+0x22>
 8007440:	6818      	ldr	r0, [r3, #0]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	6053      	str	r3, [r2, #4]
 8007446:	4408      	add	r0, r1
 8007448:	6010      	str	r0, [r2, #0]
 800744a:	e7da      	b.n	8007402 <_free_r+0x22>
 800744c:	d902      	bls.n	8007454 <_free_r+0x74>
 800744e:	230c      	movs	r3, #12
 8007450:	602b      	str	r3, [r5, #0]
 8007452:	e7d6      	b.n	8007402 <_free_r+0x22>
 8007454:	6820      	ldr	r0, [r4, #0]
 8007456:	1821      	adds	r1, r4, r0
 8007458:	428b      	cmp	r3, r1
 800745a:	bf04      	itt	eq
 800745c:	6819      	ldreq	r1, [r3, #0]
 800745e:	685b      	ldreq	r3, [r3, #4]
 8007460:	6063      	str	r3, [r4, #4]
 8007462:	bf04      	itt	eq
 8007464:	1809      	addeq	r1, r1, r0
 8007466:	6021      	streq	r1, [r4, #0]
 8007468:	6054      	str	r4, [r2, #4]
 800746a:	e7ca      	b.n	8007402 <_free_r+0x22>
 800746c:	bd38      	pop	{r3, r4, r5, pc}
 800746e:	bf00      	nop
 8007470:	200009c4 	.word	0x200009c4

08007474 <malloc>:
 8007474:	4b02      	ldr	r3, [pc, #8]	@ (8007480 <malloc+0xc>)
 8007476:	4601      	mov	r1, r0
 8007478:	6818      	ldr	r0, [r3, #0]
 800747a:	f000 b825 	b.w	80074c8 <_malloc_r>
 800747e:	bf00      	nop
 8007480:	20000018 	.word	0x20000018

08007484 <sbrk_aligned>:
 8007484:	b570      	push	{r4, r5, r6, lr}
 8007486:	4e0f      	ldr	r6, [pc, #60]	@ (80074c4 <sbrk_aligned+0x40>)
 8007488:	460c      	mov	r4, r1
 800748a:	6831      	ldr	r1, [r6, #0]
 800748c:	4605      	mov	r5, r0
 800748e:	b911      	cbnz	r1, 8007496 <sbrk_aligned+0x12>
 8007490:	f000 fe46 	bl	8008120 <_sbrk_r>
 8007494:	6030      	str	r0, [r6, #0]
 8007496:	4621      	mov	r1, r4
 8007498:	4628      	mov	r0, r5
 800749a:	f000 fe41 	bl	8008120 <_sbrk_r>
 800749e:	1c43      	adds	r3, r0, #1
 80074a0:	d103      	bne.n	80074aa <sbrk_aligned+0x26>
 80074a2:	f04f 34ff 	mov.w	r4, #4294967295
 80074a6:	4620      	mov	r0, r4
 80074a8:	bd70      	pop	{r4, r5, r6, pc}
 80074aa:	1cc4      	adds	r4, r0, #3
 80074ac:	f024 0403 	bic.w	r4, r4, #3
 80074b0:	42a0      	cmp	r0, r4
 80074b2:	d0f8      	beq.n	80074a6 <sbrk_aligned+0x22>
 80074b4:	1a21      	subs	r1, r4, r0
 80074b6:	4628      	mov	r0, r5
 80074b8:	f000 fe32 	bl	8008120 <_sbrk_r>
 80074bc:	3001      	adds	r0, #1
 80074be:	d1f2      	bne.n	80074a6 <sbrk_aligned+0x22>
 80074c0:	e7ef      	b.n	80074a2 <sbrk_aligned+0x1e>
 80074c2:	bf00      	nop
 80074c4:	200009c0 	.word	0x200009c0

080074c8 <_malloc_r>:
 80074c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074cc:	1ccd      	adds	r5, r1, #3
 80074ce:	f025 0503 	bic.w	r5, r5, #3
 80074d2:	3508      	adds	r5, #8
 80074d4:	2d0c      	cmp	r5, #12
 80074d6:	bf38      	it	cc
 80074d8:	250c      	movcc	r5, #12
 80074da:	2d00      	cmp	r5, #0
 80074dc:	4606      	mov	r6, r0
 80074de:	db01      	blt.n	80074e4 <_malloc_r+0x1c>
 80074e0:	42a9      	cmp	r1, r5
 80074e2:	d904      	bls.n	80074ee <_malloc_r+0x26>
 80074e4:	230c      	movs	r3, #12
 80074e6:	6033      	str	r3, [r6, #0]
 80074e8:	2000      	movs	r0, #0
 80074ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80075c4 <_malloc_r+0xfc>
 80074f2:	f000 f869 	bl	80075c8 <__malloc_lock>
 80074f6:	f8d8 3000 	ldr.w	r3, [r8]
 80074fa:	461c      	mov	r4, r3
 80074fc:	bb44      	cbnz	r4, 8007550 <_malloc_r+0x88>
 80074fe:	4629      	mov	r1, r5
 8007500:	4630      	mov	r0, r6
 8007502:	f7ff ffbf 	bl	8007484 <sbrk_aligned>
 8007506:	1c43      	adds	r3, r0, #1
 8007508:	4604      	mov	r4, r0
 800750a:	d158      	bne.n	80075be <_malloc_r+0xf6>
 800750c:	f8d8 4000 	ldr.w	r4, [r8]
 8007510:	4627      	mov	r7, r4
 8007512:	2f00      	cmp	r7, #0
 8007514:	d143      	bne.n	800759e <_malloc_r+0xd6>
 8007516:	2c00      	cmp	r4, #0
 8007518:	d04b      	beq.n	80075b2 <_malloc_r+0xea>
 800751a:	6823      	ldr	r3, [r4, #0]
 800751c:	4639      	mov	r1, r7
 800751e:	4630      	mov	r0, r6
 8007520:	eb04 0903 	add.w	r9, r4, r3
 8007524:	f000 fdfc 	bl	8008120 <_sbrk_r>
 8007528:	4581      	cmp	r9, r0
 800752a:	d142      	bne.n	80075b2 <_malloc_r+0xea>
 800752c:	6821      	ldr	r1, [r4, #0]
 800752e:	1a6d      	subs	r5, r5, r1
 8007530:	4629      	mov	r1, r5
 8007532:	4630      	mov	r0, r6
 8007534:	f7ff ffa6 	bl	8007484 <sbrk_aligned>
 8007538:	3001      	adds	r0, #1
 800753a:	d03a      	beq.n	80075b2 <_malloc_r+0xea>
 800753c:	6823      	ldr	r3, [r4, #0]
 800753e:	442b      	add	r3, r5
 8007540:	6023      	str	r3, [r4, #0]
 8007542:	f8d8 3000 	ldr.w	r3, [r8]
 8007546:	685a      	ldr	r2, [r3, #4]
 8007548:	bb62      	cbnz	r2, 80075a4 <_malloc_r+0xdc>
 800754a:	f8c8 7000 	str.w	r7, [r8]
 800754e:	e00f      	b.n	8007570 <_malloc_r+0xa8>
 8007550:	6822      	ldr	r2, [r4, #0]
 8007552:	1b52      	subs	r2, r2, r5
 8007554:	d420      	bmi.n	8007598 <_malloc_r+0xd0>
 8007556:	2a0b      	cmp	r2, #11
 8007558:	d917      	bls.n	800758a <_malloc_r+0xc2>
 800755a:	1961      	adds	r1, r4, r5
 800755c:	42a3      	cmp	r3, r4
 800755e:	6025      	str	r5, [r4, #0]
 8007560:	bf18      	it	ne
 8007562:	6059      	strne	r1, [r3, #4]
 8007564:	6863      	ldr	r3, [r4, #4]
 8007566:	bf08      	it	eq
 8007568:	f8c8 1000 	streq.w	r1, [r8]
 800756c:	5162      	str	r2, [r4, r5]
 800756e:	604b      	str	r3, [r1, #4]
 8007570:	4630      	mov	r0, r6
 8007572:	f000 f82f 	bl	80075d4 <__malloc_unlock>
 8007576:	f104 000b 	add.w	r0, r4, #11
 800757a:	1d23      	adds	r3, r4, #4
 800757c:	f020 0007 	bic.w	r0, r0, #7
 8007580:	1ac2      	subs	r2, r0, r3
 8007582:	bf1c      	itt	ne
 8007584:	1a1b      	subne	r3, r3, r0
 8007586:	50a3      	strne	r3, [r4, r2]
 8007588:	e7af      	b.n	80074ea <_malloc_r+0x22>
 800758a:	6862      	ldr	r2, [r4, #4]
 800758c:	42a3      	cmp	r3, r4
 800758e:	bf0c      	ite	eq
 8007590:	f8c8 2000 	streq.w	r2, [r8]
 8007594:	605a      	strne	r2, [r3, #4]
 8007596:	e7eb      	b.n	8007570 <_malloc_r+0xa8>
 8007598:	4623      	mov	r3, r4
 800759a:	6864      	ldr	r4, [r4, #4]
 800759c:	e7ae      	b.n	80074fc <_malloc_r+0x34>
 800759e:	463c      	mov	r4, r7
 80075a0:	687f      	ldr	r7, [r7, #4]
 80075a2:	e7b6      	b.n	8007512 <_malloc_r+0x4a>
 80075a4:	461a      	mov	r2, r3
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	42a3      	cmp	r3, r4
 80075aa:	d1fb      	bne.n	80075a4 <_malloc_r+0xdc>
 80075ac:	2300      	movs	r3, #0
 80075ae:	6053      	str	r3, [r2, #4]
 80075b0:	e7de      	b.n	8007570 <_malloc_r+0xa8>
 80075b2:	230c      	movs	r3, #12
 80075b4:	6033      	str	r3, [r6, #0]
 80075b6:	4630      	mov	r0, r6
 80075b8:	f000 f80c 	bl	80075d4 <__malloc_unlock>
 80075bc:	e794      	b.n	80074e8 <_malloc_r+0x20>
 80075be:	6005      	str	r5, [r0, #0]
 80075c0:	e7d6      	b.n	8007570 <_malloc_r+0xa8>
 80075c2:	bf00      	nop
 80075c4:	200009c4 	.word	0x200009c4

080075c8 <__malloc_lock>:
 80075c8:	4801      	ldr	r0, [pc, #4]	@ (80075d0 <__malloc_lock+0x8>)
 80075ca:	f7ff b8ba 	b.w	8006742 <__retarget_lock_acquire_recursive>
 80075ce:	bf00      	nop
 80075d0:	200009bc 	.word	0x200009bc

080075d4 <__malloc_unlock>:
 80075d4:	4801      	ldr	r0, [pc, #4]	@ (80075dc <__malloc_unlock+0x8>)
 80075d6:	f7ff b8b5 	b.w	8006744 <__retarget_lock_release_recursive>
 80075da:	bf00      	nop
 80075dc:	200009bc 	.word	0x200009bc

080075e0 <_Balloc>:
 80075e0:	b570      	push	{r4, r5, r6, lr}
 80075e2:	69c6      	ldr	r6, [r0, #28]
 80075e4:	4604      	mov	r4, r0
 80075e6:	460d      	mov	r5, r1
 80075e8:	b976      	cbnz	r6, 8007608 <_Balloc+0x28>
 80075ea:	2010      	movs	r0, #16
 80075ec:	f7ff ff42 	bl	8007474 <malloc>
 80075f0:	4602      	mov	r2, r0
 80075f2:	61e0      	str	r0, [r4, #28]
 80075f4:	b920      	cbnz	r0, 8007600 <_Balloc+0x20>
 80075f6:	4b18      	ldr	r3, [pc, #96]	@ (8007658 <_Balloc+0x78>)
 80075f8:	4818      	ldr	r0, [pc, #96]	@ (800765c <_Balloc+0x7c>)
 80075fa:	216b      	movs	r1, #107	@ 0x6b
 80075fc:	f000 fdae 	bl	800815c <__assert_func>
 8007600:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007604:	6006      	str	r6, [r0, #0]
 8007606:	60c6      	str	r6, [r0, #12]
 8007608:	69e6      	ldr	r6, [r4, #28]
 800760a:	68f3      	ldr	r3, [r6, #12]
 800760c:	b183      	cbz	r3, 8007630 <_Balloc+0x50>
 800760e:	69e3      	ldr	r3, [r4, #28]
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007616:	b9b8      	cbnz	r0, 8007648 <_Balloc+0x68>
 8007618:	2101      	movs	r1, #1
 800761a:	fa01 f605 	lsl.w	r6, r1, r5
 800761e:	1d72      	adds	r2, r6, #5
 8007620:	0092      	lsls	r2, r2, #2
 8007622:	4620      	mov	r0, r4
 8007624:	f000 fdb8 	bl	8008198 <_calloc_r>
 8007628:	b160      	cbz	r0, 8007644 <_Balloc+0x64>
 800762a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800762e:	e00e      	b.n	800764e <_Balloc+0x6e>
 8007630:	2221      	movs	r2, #33	@ 0x21
 8007632:	2104      	movs	r1, #4
 8007634:	4620      	mov	r0, r4
 8007636:	f000 fdaf 	bl	8008198 <_calloc_r>
 800763a:	69e3      	ldr	r3, [r4, #28]
 800763c:	60f0      	str	r0, [r6, #12]
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1e4      	bne.n	800760e <_Balloc+0x2e>
 8007644:	2000      	movs	r0, #0
 8007646:	bd70      	pop	{r4, r5, r6, pc}
 8007648:	6802      	ldr	r2, [r0, #0]
 800764a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800764e:	2300      	movs	r3, #0
 8007650:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007654:	e7f7      	b.n	8007646 <_Balloc+0x66>
 8007656:	bf00      	nop
 8007658:	08008851 	.word	0x08008851
 800765c:	080088d1 	.word	0x080088d1

08007660 <_Bfree>:
 8007660:	b570      	push	{r4, r5, r6, lr}
 8007662:	69c6      	ldr	r6, [r0, #28]
 8007664:	4605      	mov	r5, r0
 8007666:	460c      	mov	r4, r1
 8007668:	b976      	cbnz	r6, 8007688 <_Bfree+0x28>
 800766a:	2010      	movs	r0, #16
 800766c:	f7ff ff02 	bl	8007474 <malloc>
 8007670:	4602      	mov	r2, r0
 8007672:	61e8      	str	r0, [r5, #28]
 8007674:	b920      	cbnz	r0, 8007680 <_Bfree+0x20>
 8007676:	4b09      	ldr	r3, [pc, #36]	@ (800769c <_Bfree+0x3c>)
 8007678:	4809      	ldr	r0, [pc, #36]	@ (80076a0 <_Bfree+0x40>)
 800767a:	218f      	movs	r1, #143	@ 0x8f
 800767c:	f000 fd6e 	bl	800815c <__assert_func>
 8007680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007684:	6006      	str	r6, [r0, #0]
 8007686:	60c6      	str	r6, [r0, #12]
 8007688:	b13c      	cbz	r4, 800769a <_Bfree+0x3a>
 800768a:	69eb      	ldr	r3, [r5, #28]
 800768c:	6862      	ldr	r2, [r4, #4]
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007694:	6021      	str	r1, [r4, #0]
 8007696:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800769a:	bd70      	pop	{r4, r5, r6, pc}
 800769c:	08008851 	.word	0x08008851
 80076a0:	080088d1 	.word	0x080088d1

080076a4 <__multadd>:
 80076a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076a8:	690d      	ldr	r5, [r1, #16]
 80076aa:	4607      	mov	r7, r0
 80076ac:	460c      	mov	r4, r1
 80076ae:	461e      	mov	r6, r3
 80076b0:	f101 0c14 	add.w	ip, r1, #20
 80076b4:	2000      	movs	r0, #0
 80076b6:	f8dc 3000 	ldr.w	r3, [ip]
 80076ba:	b299      	uxth	r1, r3
 80076bc:	fb02 6101 	mla	r1, r2, r1, r6
 80076c0:	0c1e      	lsrs	r6, r3, #16
 80076c2:	0c0b      	lsrs	r3, r1, #16
 80076c4:	fb02 3306 	mla	r3, r2, r6, r3
 80076c8:	b289      	uxth	r1, r1
 80076ca:	3001      	adds	r0, #1
 80076cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80076d0:	4285      	cmp	r5, r0
 80076d2:	f84c 1b04 	str.w	r1, [ip], #4
 80076d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80076da:	dcec      	bgt.n	80076b6 <__multadd+0x12>
 80076dc:	b30e      	cbz	r6, 8007722 <__multadd+0x7e>
 80076de:	68a3      	ldr	r3, [r4, #8]
 80076e0:	42ab      	cmp	r3, r5
 80076e2:	dc19      	bgt.n	8007718 <__multadd+0x74>
 80076e4:	6861      	ldr	r1, [r4, #4]
 80076e6:	4638      	mov	r0, r7
 80076e8:	3101      	adds	r1, #1
 80076ea:	f7ff ff79 	bl	80075e0 <_Balloc>
 80076ee:	4680      	mov	r8, r0
 80076f0:	b928      	cbnz	r0, 80076fe <__multadd+0x5a>
 80076f2:	4602      	mov	r2, r0
 80076f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007728 <__multadd+0x84>)
 80076f6:	480d      	ldr	r0, [pc, #52]	@ (800772c <__multadd+0x88>)
 80076f8:	21ba      	movs	r1, #186	@ 0xba
 80076fa:	f000 fd2f 	bl	800815c <__assert_func>
 80076fe:	6922      	ldr	r2, [r4, #16]
 8007700:	3202      	adds	r2, #2
 8007702:	f104 010c 	add.w	r1, r4, #12
 8007706:	0092      	lsls	r2, r2, #2
 8007708:	300c      	adds	r0, #12
 800770a:	f000 fd19 	bl	8008140 <memcpy>
 800770e:	4621      	mov	r1, r4
 8007710:	4638      	mov	r0, r7
 8007712:	f7ff ffa5 	bl	8007660 <_Bfree>
 8007716:	4644      	mov	r4, r8
 8007718:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800771c:	3501      	adds	r5, #1
 800771e:	615e      	str	r6, [r3, #20]
 8007720:	6125      	str	r5, [r4, #16]
 8007722:	4620      	mov	r0, r4
 8007724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007728:	080088c0 	.word	0x080088c0
 800772c:	080088d1 	.word	0x080088d1

08007730 <__hi0bits>:
 8007730:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007734:	4603      	mov	r3, r0
 8007736:	bf36      	itet	cc
 8007738:	0403      	lslcc	r3, r0, #16
 800773a:	2000      	movcs	r0, #0
 800773c:	2010      	movcc	r0, #16
 800773e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007742:	bf3c      	itt	cc
 8007744:	021b      	lslcc	r3, r3, #8
 8007746:	3008      	addcc	r0, #8
 8007748:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800774c:	bf3c      	itt	cc
 800774e:	011b      	lslcc	r3, r3, #4
 8007750:	3004      	addcc	r0, #4
 8007752:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007756:	bf3c      	itt	cc
 8007758:	009b      	lslcc	r3, r3, #2
 800775a:	3002      	addcc	r0, #2
 800775c:	2b00      	cmp	r3, #0
 800775e:	db05      	blt.n	800776c <__hi0bits+0x3c>
 8007760:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007764:	f100 0001 	add.w	r0, r0, #1
 8007768:	bf08      	it	eq
 800776a:	2020      	moveq	r0, #32
 800776c:	4770      	bx	lr

0800776e <__lo0bits>:
 800776e:	6803      	ldr	r3, [r0, #0]
 8007770:	4602      	mov	r2, r0
 8007772:	f013 0007 	ands.w	r0, r3, #7
 8007776:	d00b      	beq.n	8007790 <__lo0bits+0x22>
 8007778:	07d9      	lsls	r1, r3, #31
 800777a:	d421      	bmi.n	80077c0 <__lo0bits+0x52>
 800777c:	0798      	lsls	r0, r3, #30
 800777e:	bf49      	itett	mi
 8007780:	085b      	lsrmi	r3, r3, #1
 8007782:	089b      	lsrpl	r3, r3, #2
 8007784:	2001      	movmi	r0, #1
 8007786:	6013      	strmi	r3, [r2, #0]
 8007788:	bf5c      	itt	pl
 800778a:	6013      	strpl	r3, [r2, #0]
 800778c:	2002      	movpl	r0, #2
 800778e:	4770      	bx	lr
 8007790:	b299      	uxth	r1, r3
 8007792:	b909      	cbnz	r1, 8007798 <__lo0bits+0x2a>
 8007794:	0c1b      	lsrs	r3, r3, #16
 8007796:	2010      	movs	r0, #16
 8007798:	b2d9      	uxtb	r1, r3
 800779a:	b909      	cbnz	r1, 80077a0 <__lo0bits+0x32>
 800779c:	3008      	adds	r0, #8
 800779e:	0a1b      	lsrs	r3, r3, #8
 80077a0:	0719      	lsls	r1, r3, #28
 80077a2:	bf04      	itt	eq
 80077a4:	091b      	lsreq	r3, r3, #4
 80077a6:	3004      	addeq	r0, #4
 80077a8:	0799      	lsls	r1, r3, #30
 80077aa:	bf04      	itt	eq
 80077ac:	089b      	lsreq	r3, r3, #2
 80077ae:	3002      	addeq	r0, #2
 80077b0:	07d9      	lsls	r1, r3, #31
 80077b2:	d403      	bmi.n	80077bc <__lo0bits+0x4e>
 80077b4:	085b      	lsrs	r3, r3, #1
 80077b6:	f100 0001 	add.w	r0, r0, #1
 80077ba:	d003      	beq.n	80077c4 <__lo0bits+0x56>
 80077bc:	6013      	str	r3, [r2, #0]
 80077be:	4770      	bx	lr
 80077c0:	2000      	movs	r0, #0
 80077c2:	4770      	bx	lr
 80077c4:	2020      	movs	r0, #32
 80077c6:	4770      	bx	lr

080077c8 <__i2b>:
 80077c8:	b510      	push	{r4, lr}
 80077ca:	460c      	mov	r4, r1
 80077cc:	2101      	movs	r1, #1
 80077ce:	f7ff ff07 	bl	80075e0 <_Balloc>
 80077d2:	4602      	mov	r2, r0
 80077d4:	b928      	cbnz	r0, 80077e2 <__i2b+0x1a>
 80077d6:	4b05      	ldr	r3, [pc, #20]	@ (80077ec <__i2b+0x24>)
 80077d8:	4805      	ldr	r0, [pc, #20]	@ (80077f0 <__i2b+0x28>)
 80077da:	f240 1145 	movw	r1, #325	@ 0x145
 80077de:	f000 fcbd 	bl	800815c <__assert_func>
 80077e2:	2301      	movs	r3, #1
 80077e4:	6144      	str	r4, [r0, #20]
 80077e6:	6103      	str	r3, [r0, #16]
 80077e8:	bd10      	pop	{r4, pc}
 80077ea:	bf00      	nop
 80077ec:	080088c0 	.word	0x080088c0
 80077f0:	080088d1 	.word	0x080088d1

080077f4 <__multiply>:
 80077f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077f8:	4614      	mov	r4, r2
 80077fa:	690a      	ldr	r2, [r1, #16]
 80077fc:	6923      	ldr	r3, [r4, #16]
 80077fe:	429a      	cmp	r2, r3
 8007800:	bfa8      	it	ge
 8007802:	4623      	movge	r3, r4
 8007804:	460f      	mov	r7, r1
 8007806:	bfa4      	itt	ge
 8007808:	460c      	movge	r4, r1
 800780a:	461f      	movge	r7, r3
 800780c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007810:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007814:	68a3      	ldr	r3, [r4, #8]
 8007816:	6861      	ldr	r1, [r4, #4]
 8007818:	eb0a 0609 	add.w	r6, sl, r9
 800781c:	42b3      	cmp	r3, r6
 800781e:	b085      	sub	sp, #20
 8007820:	bfb8      	it	lt
 8007822:	3101      	addlt	r1, #1
 8007824:	f7ff fedc 	bl	80075e0 <_Balloc>
 8007828:	b930      	cbnz	r0, 8007838 <__multiply+0x44>
 800782a:	4602      	mov	r2, r0
 800782c:	4b44      	ldr	r3, [pc, #272]	@ (8007940 <__multiply+0x14c>)
 800782e:	4845      	ldr	r0, [pc, #276]	@ (8007944 <__multiply+0x150>)
 8007830:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007834:	f000 fc92 	bl	800815c <__assert_func>
 8007838:	f100 0514 	add.w	r5, r0, #20
 800783c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007840:	462b      	mov	r3, r5
 8007842:	2200      	movs	r2, #0
 8007844:	4543      	cmp	r3, r8
 8007846:	d321      	bcc.n	800788c <__multiply+0x98>
 8007848:	f107 0114 	add.w	r1, r7, #20
 800784c:	f104 0214 	add.w	r2, r4, #20
 8007850:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007854:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007858:	9302      	str	r3, [sp, #8]
 800785a:	1b13      	subs	r3, r2, r4
 800785c:	3b15      	subs	r3, #21
 800785e:	f023 0303 	bic.w	r3, r3, #3
 8007862:	3304      	adds	r3, #4
 8007864:	f104 0715 	add.w	r7, r4, #21
 8007868:	42ba      	cmp	r2, r7
 800786a:	bf38      	it	cc
 800786c:	2304      	movcc	r3, #4
 800786e:	9301      	str	r3, [sp, #4]
 8007870:	9b02      	ldr	r3, [sp, #8]
 8007872:	9103      	str	r1, [sp, #12]
 8007874:	428b      	cmp	r3, r1
 8007876:	d80c      	bhi.n	8007892 <__multiply+0x9e>
 8007878:	2e00      	cmp	r6, #0
 800787a:	dd03      	ble.n	8007884 <__multiply+0x90>
 800787c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007880:	2b00      	cmp	r3, #0
 8007882:	d05b      	beq.n	800793c <__multiply+0x148>
 8007884:	6106      	str	r6, [r0, #16]
 8007886:	b005      	add	sp, #20
 8007888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800788c:	f843 2b04 	str.w	r2, [r3], #4
 8007890:	e7d8      	b.n	8007844 <__multiply+0x50>
 8007892:	f8b1 a000 	ldrh.w	sl, [r1]
 8007896:	f1ba 0f00 	cmp.w	sl, #0
 800789a:	d024      	beq.n	80078e6 <__multiply+0xf2>
 800789c:	f104 0e14 	add.w	lr, r4, #20
 80078a0:	46a9      	mov	r9, r5
 80078a2:	f04f 0c00 	mov.w	ip, #0
 80078a6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80078aa:	f8d9 3000 	ldr.w	r3, [r9]
 80078ae:	fa1f fb87 	uxth.w	fp, r7
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80078b8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80078bc:	f8d9 7000 	ldr.w	r7, [r9]
 80078c0:	4463      	add	r3, ip
 80078c2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80078c6:	fb0a c70b 	mla	r7, sl, fp, ip
 80078ca:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80078d4:	4572      	cmp	r2, lr
 80078d6:	f849 3b04 	str.w	r3, [r9], #4
 80078da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80078de:	d8e2      	bhi.n	80078a6 <__multiply+0xb2>
 80078e0:	9b01      	ldr	r3, [sp, #4]
 80078e2:	f845 c003 	str.w	ip, [r5, r3]
 80078e6:	9b03      	ldr	r3, [sp, #12]
 80078e8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80078ec:	3104      	adds	r1, #4
 80078ee:	f1b9 0f00 	cmp.w	r9, #0
 80078f2:	d021      	beq.n	8007938 <__multiply+0x144>
 80078f4:	682b      	ldr	r3, [r5, #0]
 80078f6:	f104 0c14 	add.w	ip, r4, #20
 80078fa:	46ae      	mov	lr, r5
 80078fc:	f04f 0a00 	mov.w	sl, #0
 8007900:	f8bc b000 	ldrh.w	fp, [ip]
 8007904:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007908:	fb09 770b 	mla	r7, r9, fp, r7
 800790c:	4457      	add	r7, sl
 800790e:	b29b      	uxth	r3, r3
 8007910:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007914:	f84e 3b04 	str.w	r3, [lr], #4
 8007918:	f85c 3b04 	ldr.w	r3, [ip], #4
 800791c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007920:	f8be 3000 	ldrh.w	r3, [lr]
 8007924:	fb09 330a 	mla	r3, r9, sl, r3
 8007928:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800792c:	4562      	cmp	r2, ip
 800792e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007932:	d8e5      	bhi.n	8007900 <__multiply+0x10c>
 8007934:	9f01      	ldr	r7, [sp, #4]
 8007936:	51eb      	str	r3, [r5, r7]
 8007938:	3504      	adds	r5, #4
 800793a:	e799      	b.n	8007870 <__multiply+0x7c>
 800793c:	3e01      	subs	r6, #1
 800793e:	e79b      	b.n	8007878 <__multiply+0x84>
 8007940:	080088c0 	.word	0x080088c0
 8007944:	080088d1 	.word	0x080088d1

08007948 <__pow5mult>:
 8007948:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800794c:	4615      	mov	r5, r2
 800794e:	f012 0203 	ands.w	r2, r2, #3
 8007952:	4607      	mov	r7, r0
 8007954:	460e      	mov	r6, r1
 8007956:	d007      	beq.n	8007968 <__pow5mult+0x20>
 8007958:	4c25      	ldr	r4, [pc, #148]	@ (80079f0 <__pow5mult+0xa8>)
 800795a:	3a01      	subs	r2, #1
 800795c:	2300      	movs	r3, #0
 800795e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007962:	f7ff fe9f 	bl	80076a4 <__multadd>
 8007966:	4606      	mov	r6, r0
 8007968:	10ad      	asrs	r5, r5, #2
 800796a:	d03d      	beq.n	80079e8 <__pow5mult+0xa0>
 800796c:	69fc      	ldr	r4, [r7, #28]
 800796e:	b97c      	cbnz	r4, 8007990 <__pow5mult+0x48>
 8007970:	2010      	movs	r0, #16
 8007972:	f7ff fd7f 	bl	8007474 <malloc>
 8007976:	4602      	mov	r2, r0
 8007978:	61f8      	str	r0, [r7, #28]
 800797a:	b928      	cbnz	r0, 8007988 <__pow5mult+0x40>
 800797c:	4b1d      	ldr	r3, [pc, #116]	@ (80079f4 <__pow5mult+0xac>)
 800797e:	481e      	ldr	r0, [pc, #120]	@ (80079f8 <__pow5mult+0xb0>)
 8007980:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007984:	f000 fbea 	bl	800815c <__assert_func>
 8007988:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800798c:	6004      	str	r4, [r0, #0]
 800798e:	60c4      	str	r4, [r0, #12]
 8007990:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007994:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007998:	b94c      	cbnz	r4, 80079ae <__pow5mult+0x66>
 800799a:	f240 2171 	movw	r1, #625	@ 0x271
 800799e:	4638      	mov	r0, r7
 80079a0:	f7ff ff12 	bl	80077c8 <__i2b>
 80079a4:	2300      	movs	r3, #0
 80079a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80079aa:	4604      	mov	r4, r0
 80079ac:	6003      	str	r3, [r0, #0]
 80079ae:	f04f 0900 	mov.w	r9, #0
 80079b2:	07eb      	lsls	r3, r5, #31
 80079b4:	d50a      	bpl.n	80079cc <__pow5mult+0x84>
 80079b6:	4631      	mov	r1, r6
 80079b8:	4622      	mov	r2, r4
 80079ba:	4638      	mov	r0, r7
 80079bc:	f7ff ff1a 	bl	80077f4 <__multiply>
 80079c0:	4631      	mov	r1, r6
 80079c2:	4680      	mov	r8, r0
 80079c4:	4638      	mov	r0, r7
 80079c6:	f7ff fe4b 	bl	8007660 <_Bfree>
 80079ca:	4646      	mov	r6, r8
 80079cc:	106d      	asrs	r5, r5, #1
 80079ce:	d00b      	beq.n	80079e8 <__pow5mult+0xa0>
 80079d0:	6820      	ldr	r0, [r4, #0]
 80079d2:	b938      	cbnz	r0, 80079e4 <__pow5mult+0x9c>
 80079d4:	4622      	mov	r2, r4
 80079d6:	4621      	mov	r1, r4
 80079d8:	4638      	mov	r0, r7
 80079da:	f7ff ff0b 	bl	80077f4 <__multiply>
 80079de:	6020      	str	r0, [r4, #0]
 80079e0:	f8c0 9000 	str.w	r9, [r0]
 80079e4:	4604      	mov	r4, r0
 80079e6:	e7e4      	b.n	80079b2 <__pow5mult+0x6a>
 80079e8:	4630      	mov	r0, r6
 80079ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ee:	bf00      	nop
 80079f0:	0800892c 	.word	0x0800892c
 80079f4:	08008851 	.word	0x08008851
 80079f8:	080088d1 	.word	0x080088d1

080079fc <__lshift>:
 80079fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a00:	460c      	mov	r4, r1
 8007a02:	6849      	ldr	r1, [r1, #4]
 8007a04:	6923      	ldr	r3, [r4, #16]
 8007a06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a0a:	68a3      	ldr	r3, [r4, #8]
 8007a0c:	4607      	mov	r7, r0
 8007a0e:	4691      	mov	r9, r2
 8007a10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a14:	f108 0601 	add.w	r6, r8, #1
 8007a18:	42b3      	cmp	r3, r6
 8007a1a:	db0b      	blt.n	8007a34 <__lshift+0x38>
 8007a1c:	4638      	mov	r0, r7
 8007a1e:	f7ff fddf 	bl	80075e0 <_Balloc>
 8007a22:	4605      	mov	r5, r0
 8007a24:	b948      	cbnz	r0, 8007a3a <__lshift+0x3e>
 8007a26:	4602      	mov	r2, r0
 8007a28:	4b28      	ldr	r3, [pc, #160]	@ (8007acc <__lshift+0xd0>)
 8007a2a:	4829      	ldr	r0, [pc, #164]	@ (8007ad0 <__lshift+0xd4>)
 8007a2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007a30:	f000 fb94 	bl	800815c <__assert_func>
 8007a34:	3101      	adds	r1, #1
 8007a36:	005b      	lsls	r3, r3, #1
 8007a38:	e7ee      	b.n	8007a18 <__lshift+0x1c>
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	f100 0114 	add.w	r1, r0, #20
 8007a40:	f100 0210 	add.w	r2, r0, #16
 8007a44:	4618      	mov	r0, r3
 8007a46:	4553      	cmp	r3, sl
 8007a48:	db33      	blt.n	8007ab2 <__lshift+0xb6>
 8007a4a:	6920      	ldr	r0, [r4, #16]
 8007a4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a50:	f104 0314 	add.w	r3, r4, #20
 8007a54:	f019 091f 	ands.w	r9, r9, #31
 8007a58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a60:	d02b      	beq.n	8007aba <__lshift+0xbe>
 8007a62:	f1c9 0e20 	rsb	lr, r9, #32
 8007a66:	468a      	mov	sl, r1
 8007a68:	2200      	movs	r2, #0
 8007a6a:	6818      	ldr	r0, [r3, #0]
 8007a6c:	fa00 f009 	lsl.w	r0, r0, r9
 8007a70:	4310      	orrs	r0, r2
 8007a72:	f84a 0b04 	str.w	r0, [sl], #4
 8007a76:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a7a:	459c      	cmp	ip, r3
 8007a7c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007a80:	d8f3      	bhi.n	8007a6a <__lshift+0x6e>
 8007a82:	ebac 0304 	sub.w	r3, ip, r4
 8007a86:	3b15      	subs	r3, #21
 8007a88:	f023 0303 	bic.w	r3, r3, #3
 8007a8c:	3304      	adds	r3, #4
 8007a8e:	f104 0015 	add.w	r0, r4, #21
 8007a92:	4584      	cmp	ip, r0
 8007a94:	bf38      	it	cc
 8007a96:	2304      	movcc	r3, #4
 8007a98:	50ca      	str	r2, [r1, r3]
 8007a9a:	b10a      	cbz	r2, 8007aa0 <__lshift+0xa4>
 8007a9c:	f108 0602 	add.w	r6, r8, #2
 8007aa0:	3e01      	subs	r6, #1
 8007aa2:	4638      	mov	r0, r7
 8007aa4:	612e      	str	r6, [r5, #16]
 8007aa6:	4621      	mov	r1, r4
 8007aa8:	f7ff fdda 	bl	8007660 <_Bfree>
 8007aac:	4628      	mov	r0, r5
 8007aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ab2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	e7c5      	b.n	8007a46 <__lshift+0x4a>
 8007aba:	3904      	subs	r1, #4
 8007abc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ac0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ac4:	459c      	cmp	ip, r3
 8007ac6:	d8f9      	bhi.n	8007abc <__lshift+0xc0>
 8007ac8:	e7ea      	b.n	8007aa0 <__lshift+0xa4>
 8007aca:	bf00      	nop
 8007acc:	080088c0 	.word	0x080088c0
 8007ad0:	080088d1 	.word	0x080088d1

08007ad4 <__mcmp>:
 8007ad4:	690a      	ldr	r2, [r1, #16]
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	6900      	ldr	r0, [r0, #16]
 8007ada:	1a80      	subs	r0, r0, r2
 8007adc:	b530      	push	{r4, r5, lr}
 8007ade:	d10e      	bne.n	8007afe <__mcmp+0x2a>
 8007ae0:	3314      	adds	r3, #20
 8007ae2:	3114      	adds	r1, #20
 8007ae4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ae8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007aec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007af0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007af4:	4295      	cmp	r5, r2
 8007af6:	d003      	beq.n	8007b00 <__mcmp+0x2c>
 8007af8:	d205      	bcs.n	8007b06 <__mcmp+0x32>
 8007afa:	f04f 30ff 	mov.w	r0, #4294967295
 8007afe:	bd30      	pop	{r4, r5, pc}
 8007b00:	42a3      	cmp	r3, r4
 8007b02:	d3f3      	bcc.n	8007aec <__mcmp+0x18>
 8007b04:	e7fb      	b.n	8007afe <__mcmp+0x2a>
 8007b06:	2001      	movs	r0, #1
 8007b08:	e7f9      	b.n	8007afe <__mcmp+0x2a>
	...

08007b0c <__mdiff>:
 8007b0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b10:	4689      	mov	r9, r1
 8007b12:	4606      	mov	r6, r0
 8007b14:	4611      	mov	r1, r2
 8007b16:	4648      	mov	r0, r9
 8007b18:	4614      	mov	r4, r2
 8007b1a:	f7ff ffdb 	bl	8007ad4 <__mcmp>
 8007b1e:	1e05      	subs	r5, r0, #0
 8007b20:	d112      	bne.n	8007b48 <__mdiff+0x3c>
 8007b22:	4629      	mov	r1, r5
 8007b24:	4630      	mov	r0, r6
 8007b26:	f7ff fd5b 	bl	80075e0 <_Balloc>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	b928      	cbnz	r0, 8007b3a <__mdiff+0x2e>
 8007b2e:	4b3f      	ldr	r3, [pc, #252]	@ (8007c2c <__mdiff+0x120>)
 8007b30:	f240 2137 	movw	r1, #567	@ 0x237
 8007b34:	483e      	ldr	r0, [pc, #248]	@ (8007c30 <__mdiff+0x124>)
 8007b36:	f000 fb11 	bl	800815c <__assert_func>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b40:	4610      	mov	r0, r2
 8007b42:	b003      	add	sp, #12
 8007b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b48:	bfbc      	itt	lt
 8007b4a:	464b      	movlt	r3, r9
 8007b4c:	46a1      	movlt	r9, r4
 8007b4e:	4630      	mov	r0, r6
 8007b50:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007b54:	bfba      	itte	lt
 8007b56:	461c      	movlt	r4, r3
 8007b58:	2501      	movlt	r5, #1
 8007b5a:	2500      	movge	r5, #0
 8007b5c:	f7ff fd40 	bl	80075e0 <_Balloc>
 8007b60:	4602      	mov	r2, r0
 8007b62:	b918      	cbnz	r0, 8007b6c <__mdiff+0x60>
 8007b64:	4b31      	ldr	r3, [pc, #196]	@ (8007c2c <__mdiff+0x120>)
 8007b66:	f240 2145 	movw	r1, #581	@ 0x245
 8007b6a:	e7e3      	b.n	8007b34 <__mdiff+0x28>
 8007b6c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007b70:	6926      	ldr	r6, [r4, #16]
 8007b72:	60c5      	str	r5, [r0, #12]
 8007b74:	f109 0310 	add.w	r3, r9, #16
 8007b78:	f109 0514 	add.w	r5, r9, #20
 8007b7c:	f104 0e14 	add.w	lr, r4, #20
 8007b80:	f100 0b14 	add.w	fp, r0, #20
 8007b84:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007b88:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007b8c:	9301      	str	r3, [sp, #4]
 8007b8e:	46d9      	mov	r9, fp
 8007b90:	f04f 0c00 	mov.w	ip, #0
 8007b94:	9b01      	ldr	r3, [sp, #4]
 8007b96:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007b9a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007b9e:	9301      	str	r3, [sp, #4]
 8007ba0:	fa1f f38a 	uxth.w	r3, sl
 8007ba4:	4619      	mov	r1, r3
 8007ba6:	b283      	uxth	r3, r0
 8007ba8:	1acb      	subs	r3, r1, r3
 8007baa:	0c00      	lsrs	r0, r0, #16
 8007bac:	4463      	add	r3, ip
 8007bae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007bb2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007bbc:	4576      	cmp	r6, lr
 8007bbe:	f849 3b04 	str.w	r3, [r9], #4
 8007bc2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007bc6:	d8e5      	bhi.n	8007b94 <__mdiff+0x88>
 8007bc8:	1b33      	subs	r3, r6, r4
 8007bca:	3b15      	subs	r3, #21
 8007bcc:	f023 0303 	bic.w	r3, r3, #3
 8007bd0:	3415      	adds	r4, #21
 8007bd2:	3304      	adds	r3, #4
 8007bd4:	42a6      	cmp	r6, r4
 8007bd6:	bf38      	it	cc
 8007bd8:	2304      	movcc	r3, #4
 8007bda:	441d      	add	r5, r3
 8007bdc:	445b      	add	r3, fp
 8007bde:	461e      	mov	r6, r3
 8007be0:	462c      	mov	r4, r5
 8007be2:	4544      	cmp	r4, r8
 8007be4:	d30e      	bcc.n	8007c04 <__mdiff+0xf8>
 8007be6:	f108 0103 	add.w	r1, r8, #3
 8007bea:	1b49      	subs	r1, r1, r5
 8007bec:	f021 0103 	bic.w	r1, r1, #3
 8007bf0:	3d03      	subs	r5, #3
 8007bf2:	45a8      	cmp	r8, r5
 8007bf4:	bf38      	it	cc
 8007bf6:	2100      	movcc	r1, #0
 8007bf8:	440b      	add	r3, r1
 8007bfa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007bfe:	b191      	cbz	r1, 8007c26 <__mdiff+0x11a>
 8007c00:	6117      	str	r7, [r2, #16]
 8007c02:	e79d      	b.n	8007b40 <__mdiff+0x34>
 8007c04:	f854 1b04 	ldr.w	r1, [r4], #4
 8007c08:	46e6      	mov	lr, ip
 8007c0a:	0c08      	lsrs	r0, r1, #16
 8007c0c:	fa1c fc81 	uxtah	ip, ip, r1
 8007c10:	4471      	add	r1, lr
 8007c12:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007c16:	b289      	uxth	r1, r1
 8007c18:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007c1c:	f846 1b04 	str.w	r1, [r6], #4
 8007c20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c24:	e7dd      	b.n	8007be2 <__mdiff+0xd6>
 8007c26:	3f01      	subs	r7, #1
 8007c28:	e7e7      	b.n	8007bfa <__mdiff+0xee>
 8007c2a:	bf00      	nop
 8007c2c:	080088c0 	.word	0x080088c0
 8007c30:	080088d1 	.word	0x080088d1

08007c34 <__d2b>:
 8007c34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007c38:	460f      	mov	r7, r1
 8007c3a:	2101      	movs	r1, #1
 8007c3c:	ec59 8b10 	vmov	r8, r9, d0
 8007c40:	4616      	mov	r6, r2
 8007c42:	f7ff fccd 	bl	80075e0 <_Balloc>
 8007c46:	4604      	mov	r4, r0
 8007c48:	b930      	cbnz	r0, 8007c58 <__d2b+0x24>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	4b23      	ldr	r3, [pc, #140]	@ (8007cdc <__d2b+0xa8>)
 8007c4e:	4824      	ldr	r0, [pc, #144]	@ (8007ce0 <__d2b+0xac>)
 8007c50:	f240 310f 	movw	r1, #783	@ 0x30f
 8007c54:	f000 fa82 	bl	800815c <__assert_func>
 8007c58:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007c5c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c60:	b10d      	cbz	r5, 8007c66 <__d2b+0x32>
 8007c62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007c66:	9301      	str	r3, [sp, #4]
 8007c68:	f1b8 0300 	subs.w	r3, r8, #0
 8007c6c:	d023      	beq.n	8007cb6 <__d2b+0x82>
 8007c6e:	4668      	mov	r0, sp
 8007c70:	9300      	str	r3, [sp, #0]
 8007c72:	f7ff fd7c 	bl	800776e <__lo0bits>
 8007c76:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007c7a:	b1d0      	cbz	r0, 8007cb2 <__d2b+0x7e>
 8007c7c:	f1c0 0320 	rsb	r3, r0, #32
 8007c80:	fa02 f303 	lsl.w	r3, r2, r3
 8007c84:	430b      	orrs	r3, r1
 8007c86:	40c2      	lsrs	r2, r0
 8007c88:	6163      	str	r3, [r4, #20]
 8007c8a:	9201      	str	r2, [sp, #4]
 8007c8c:	9b01      	ldr	r3, [sp, #4]
 8007c8e:	61a3      	str	r3, [r4, #24]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	bf0c      	ite	eq
 8007c94:	2201      	moveq	r2, #1
 8007c96:	2202      	movne	r2, #2
 8007c98:	6122      	str	r2, [r4, #16]
 8007c9a:	b1a5      	cbz	r5, 8007cc6 <__d2b+0x92>
 8007c9c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007ca0:	4405      	add	r5, r0
 8007ca2:	603d      	str	r5, [r7, #0]
 8007ca4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007ca8:	6030      	str	r0, [r6, #0]
 8007caa:	4620      	mov	r0, r4
 8007cac:	b003      	add	sp, #12
 8007cae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007cb2:	6161      	str	r1, [r4, #20]
 8007cb4:	e7ea      	b.n	8007c8c <__d2b+0x58>
 8007cb6:	a801      	add	r0, sp, #4
 8007cb8:	f7ff fd59 	bl	800776e <__lo0bits>
 8007cbc:	9b01      	ldr	r3, [sp, #4]
 8007cbe:	6163      	str	r3, [r4, #20]
 8007cc0:	3020      	adds	r0, #32
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	e7e8      	b.n	8007c98 <__d2b+0x64>
 8007cc6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007cca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007cce:	6038      	str	r0, [r7, #0]
 8007cd0:	6918      	ldr	r0, [r3, #16]
 8007cd2:	f7ff fd2d 	bl	8007730 <__hi0bits>
 8007cd6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007cda:	e7e5      	b.n	8007ca8 <__d2b+0x74>
 8007cdc:	080088c0 	.word	0x080088c0
 8007ce0:	080088d1 	.word	0x080088d1

08007ce4 <__ssputs_r>:
 8007ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ce8:	688e      	ldr	r6, [r1, #8]
 8007cea:	461f      	mov	r7, r3
 8007cec:	42be      	cmp	r6, r7
 8007cee:	680b      	ldr	r3, [r1, #0]
 8007cf0:	4682      	mov	sl, r0
 8007cf2:	460c      	mov	r4, r1
 8007cf4:	4690      	mov	r8, r2
 8007cf6:	d82d      	bhi.n	8007d54 <__ssputs_r+0x70>
 8007cf8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007cfc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007d00:	d026      	beq.n	8007d50 <__ssputs_r+0x6c>
 8007d02:	6965      	ldr	r5, [r4, #20]
 8007d04:	6909      	ldr	r1, [r1, #16]
 8007d06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d0a:	eba3 0901 	sub.w	r9, r3, r1
 8007d0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d12:	1c7b      	adds	r3, r7, #1
 8007d14:	444b      	add	r3, r9
 8007d16:	106d      	asrs	r5, r5, #1
 8007d18:	429d      	cmp	r5, r3
 8007d1a:	bf38      	it	cc
 8007d1c:	461d      	movcc	r5, r3
 8007d1e:	0553      	lsls	r3, r2, #21
 8007d20:	d527      	bpl.n	8007d72 <__ssputs_r+0x8e>
 8007d22:	4629      	mov	r1, r5
 8007d24:	f7ff fbd0 	bl	80074c8 <_malloc_r>
 8007d28:	4606      	mov	r6, r0
 8007d2a:	b360      	cbz	r0, 8007d86 <__ssputs_r+0xa2>
 8007d2c:	6921      	ldr	r1, [r4, #16]
 8007d2e:	464a      	mov	r2, r9
 8007d30:	f000 fa06 	bl	8008140 <memcpy>
 8007d34:	89a3      	ldrh	r3, [r4, #12]
 8007d36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007d3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d3e:	81a3      	strh	r3, [r4, #12]
 8007d40:	6126      	str	r6, [r4, #16]
 8007d42:	6165      	str	r5, [r4, #20]
 8007d44:	444e      	add	r6, r9
 8007d46:	eba5 0509 	sub.w	r5, r5, r9
 8007d4a:	6026      	str	r6, [r4, #0]
 8007d4c:	60a5      	str	r5, [r4, #8]
 8007d4e:	463e      	mov	r6, r7
 8007d50:	42be      	cmp	r6, r7
 8007d52:	d900      	bls.n	8007d56 <__ssputs_r+0x72>
 8007d54:	463e      	mov	r6, r7
 8007d56:	6820      	ldr	r0, [r4, #0]
 8007d58:	4632      	mov	r2, r6
 8007d5a:	4641      	mov	r1, r8
 8007d5c:	f000 f9c6 	bl	80080ec <memmove>
 8007d60:	68a3      	ldr	r3, [r4, #8]
 8007d62:	1b9b      	subs	r3, r3, r6
 8007d64:	60a3      	str	r3, [r4, #8]
 8007d66:	6823      	ldr	r3, [r4, #0]
 8007d68:	4433      	add	r3, r6
 8007d6a:	6023      	str	r3, [r4, #0]
 8007d6c:	2000      	movs	r0, #0
 8007d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d72:	462a      	mov	r2, r5
 8007d74:	f000 fa36 	bl	80081e4 <_realloc_r>
 8007d78:	4606      	mov	r6, r0
 8007d7a:	2800      	cmp	r0, #0
 8007d7c:	d1e0      	bne.n	8007d40 <__ssputs_r+0x5c>
 8007d7e:	6921      	ldr	r1, [r4, #16]
 8007d80:	4650      	mov	r0, sl
 8007d82:	f7ff fb2d 	bl	80073e0 <_free_r>
 8007d86:	230c      	movs	r3, #12
 8007d88:	f8ca 3000 	str.w	r3, [sl]
 8007d8c:	89a3      	ldrh	r3, [r4, #12]
 8007d8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d92:	81a3      	strh	r3, [r4, #12]
 8007d94:	f04f 30ff 	mov.w	r0, #4294967295
 8007d98:	e7e9      	b.n	8007d6e <__ssputs_r+0x8a>
	...

08007d9c <_svfiprintf_r>:
 8007d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da0:	4698      	mov	r8, r3
 8007da2:	898b      	ldrh	r3, [r1, #12]
 8007da4:	061b      	lsls	r3, r3, #24
 8007da6:	b09d      	sub	sp, #116	@ 0x74
 8007da8:	4607      	mov	r7, r0
 8007daa:	460d      	mov	r5, r1
 8007dac:	4614      	mov	r4, r2
 8007dae:	d510      	bpl.n	8007dd2 <_svfiprintf_r+0x36>
 8007db0:	690b      	ldr	r3, [r1, #16]
 8007db2:	b973      	cbnz	r3, 8007dd2 <_svfiprintf_r+0x36>
 8007db4:	2140      	movs	r1, #64	@ 0x40
 8007db6:	f7ff fb87 	bl	80074c8 <_malloc_r>
 8007dba:	6028      	str	r0, [r5, #0]
 8007dbc:	6128      	str	r0, [r5, #16]
 8007dbe:	b930      	cbnz	r0, 8007dce <_svfiprintf_r+0x32>
 8007dc0:	230c      	movs	r3, #12
 8007dc2:	603b      	str	r3, [r7, #0]
 8007dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8007dc8:	b01d      	add	sp, #116	@ 0x74
 8007dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dce:	2340      	movs	r3, #64	@ 0x40
 8007dd0:	616b      	str	r3, [r5, #20]
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dd6:	2320      	movs	r3, #32
 8007dd8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007ddc:	f8cd 800c 	str.w	r8, [sp, #12]
 8007de0:	2330      	movs	r3, #48	@ 0x30
 8007de2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007f80 <_svfiprintf_r+0x1e4>
 8007de6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007dea:	f04f 0901 	mov.w	r9, #1
 8007dee:	4623      	mov	r3, r4
 8007df0:	469a      	mov	sl, r3
 8007df2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007df6:	b10a      	cbz	r2, 8007dfc <_svfiprintf_r+0x60>
 8007df8:	2a25      	cmp	r2, #37	@ 0x25
 8007dfa:	d1f9      	bne.n	8007df0 <_svfiprintf_r+0x54>
 8007dfc:	ebba 0b04 	subs.w	fp, sl, r4
 8007e00:	d00b      	beq.n	8007e1a <_svfiprintf_r+0x7e>
 8007e02:	465b      	mov	r3, fp
 8007e04:	4622      	mov	r2, r4
 8007e06:	4629      	mov	r1, r5
 8007e08:	4638      	mov	r0, r7
 8007e0a:	f7ff ff6b 	bl	8007ce4 <__ssputs_r>
 8007e0e:	3001      	adds	r0, #1
 8007e10:	f000 80a7 	beq.w	8007f62 <_svfiprintf_r+0x1c6>
 8007e14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e16:	445a      	add	r2, fp
 8007e18:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e1a:	f89a 3000 	ldrb.w	r3, [sl]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	f000 809f 	beq.w	8007f62 <_svfiprintf_r+0x1c6>
 8007e24:	2300      	movs	r3, #0
 8007e26:	f04f 32ff 	mov.w	r2, #4294967295
 8007e2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e2e:	f10a 0a01 	add.w	sl, sl, #1
 8007e32:	9304      	str	r3, [sp, #16]
 8007e34:	9307      	str	r3, [sp, #28]
 8007e36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e3c:	4654      	mov	r4, sl
 8007e3e:	2205      	movs	r2, #5
 8007e40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e44:	484e      	ldr	r0, [pc, #312]	@ (8007f80 <_svfiprintf_r+0x1e4>)
 8007e46:	f7f8 f9e3 	bl	8000210 <memchr>
 8007e4a:	9a04      	ldr	r2, [sp, #16]
 8007e4c:	b9d8      	cbnz	r0, 8007e86 <_svfiprintf_r+0xea>
 8007e4e:	06d0      	lsls	r0, r2, #27
 8007e50:	bf44      	itt	mi
 8007e52:	2320      	movmi	r3, #32
 8007e54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e58:	0711      	lsls	r1, r2, #28
 8007e5a:	bf44      	itt	mi
 8007e5c:	232b      	movmi	r3, #43	@ 0x2b
 8007e5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e62:	f89a 3000 	ldrb.w	r3, [sl]
 8007e66:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e68:	d015      	beq.n	8007e96 <_svfiprintf_r+0xfa>
 8007e6a:	9a07      	ldr	r2, [sp, #28]
 8007e6c:	4654      	mov	r4, sl
 8007e6e:	2000      	movs	r0, #0
 8007e70:	f04f 0c0a 	mov.w	ip, #10
 8007e74:	4621      	mov	r1, r4
 8007e76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e7a:	3b30      	subs	r3, #48	@ 0x30
 8007e7c:	2b09      	cmp	r3, #9
 8007e7e:	d94b      	bls.n	8007f18 <_svfiprintf_r+0x17c>
 8007e80:	b1b0      	cbz	r0, 8007eb0 <_svfiprintf_r+0x114>
 8007e82:	9207      	str	r2, [sp, #28]
 8007e84:	e014      	b.n	8007eb0 <_svfiprintf_r+0x114>
 8007e86:	eba0 0308 	sub.w	r3, r0, r8
 8007e8a:	fa09 f303 	lsl.w	r3, r9, r3
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	9304      	str	r3, [sp, #16]
 8007e92:	46a2      	mov	sl, r4
 8007e94:	e7d2      	b.n	8007e3c <_svfiprintf_r+0xa0>
 8007e96:	9b03      	ldr	r3, [sp, #12]
 8007e98:	1d19      	adds	r1, r3, #4
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	9103      	str	r1, [sp, #12]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	bfbb      	ittet	lt
 8007ea2:	425b      	neglt	r3, r3
 8007ea4:	f042 0202 	orrlt.w	r2, r2, #2
 8007ea8:	9307      	strge	r3, [sp, #28]
 8007eaa:	9307      	strlt	r3, [sp, #28]
 8007eac:	bfb8      	it	lt
 8007eae:	9204      	strlt	r2, [sp, #16]
 8007eb0:	7823      	ldrb	r3, [r4, #0]
 8007eb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007eb4:	d10a      	bne.n	8007ecc <_svfiprintf_r+0x130>
 8007eb6:	7863      	ldrb	r3, [r4, #1]
 8007eb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007eba:	d132      	bne.n	8007f22 <_svfiprintf_r+0x186>
 8007ebc:	9b03      	ldr	r3, [sp, #12]
 8007ebe:	1d1a      	adds	r2, r3, #4
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	9203      	str	r2, [sp, #12]
 8007ec4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ec8:	3402      	adds	r4, #2
 8007eca:	9305      	str	r3, [sp, #20]
 8007ecc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007f90 <_svfiprintf_r+0x1f4>
 8007ed0:	7821      	ldrb	r1, [r4, #0]
 8007ed2:	2203      	movs	r2, #3
 8007ed4:	4650      	mov	r0, sl
 8007ed6:	f7f8 f99b 	bl	8000210 <memchr>
 8007eda:	b138      	cbz	r0, 8007eec <_svfiprintf_r+0x150>
 8007edc:	9b04      	ldr	r3, [sp, #16]
 8007ede:	eba0 000a 	sub.w	r0, r0, sl
 8007ee2:	2240      	movs	r2, #64	@ 0x40
 8007ee4:	4082      	lsls	r2, r0
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	3401      	adds	r4, #1
 8007eea:	9304      	str	r3, [sp, #16]
 8007eec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ef0:	4824      	ldr	r0, [pc, #144]	@ (8007f84 <_svfiprintf_r+0x1e8>)
 8007ef2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ef6:	2206      	movs	r2, #6
 8007ef8:	f7f8 f98a 	bl	8000210 <memchr>
 8007efc:	2800      	cmp	r0, #0
 8007efe:	d036      	beq.n	8007f6e <_svfiprintf_r+0x1d2>
 8007f00:	4b21      	ldr	r3, [pc, #132]	@ (8007f88 <_svfiprintf_r+0x1ec>)
 8007f02:	bb1b      	cbnz	r3, 8007f4c <_svfiprintf_r+0x1b0>
 8007f04:	9b03      	ldr	r3, [sp, #12]
 8007f06:	3307      	adds	r3, #7
 8007f08:	f023 0307 	bic.w	r3, r3, #7
 8007f0c:	3308      	adds	r3, #8
 8007f0e:	9303      	str	r3, [sp, #12]
 8007f10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f12:	4433      	add	r3, r6
 8007f14:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f16:	e76a      	b.n	8007dee <_svfiprintf_r+0x52>
 8007f18:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f1c:	460c      	mov	r4, r1
 8007f1e:	2001      	movs	r0, #1
 8007f20:	e7a8      	b.n	8007e74 <_svfiprintf_r+0xd8>
 8007f22:	2300      	movs	r3, #0
 8007f24:	3401      	adds	r4, #1
 8007f26:	9305      	str	r3, [sp, #20]
 8007f28:	4619      	mov	r1, r3
 8007f2a:	f04f 0c0a 	mov.w	ip, #10
 8007f2e:	4620      	mov	r0, r4
 8007f30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f34:	3a30      	subs	r2, #48	@ 0x30
 8007f36:	2a09      	cmp	r2, #9
 8007f38:	d903      	bls.n	8007f42 <_svfiprintf_r+0x1a6>
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d0c6      	beq.n	8007ecc <_svfiprintf_r+0x130>
 8007f3e:	9105      	str	r1, [sp, #20]
 8007f40:	e7c4      	b.n	8007ecc <_svfiprintf_r+0x130>
 8007f42:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f46:	4604      	mov	r4, r0
 8007f48:	2301      	movs	r3, #1
 8007f4a:	e7f0      	b.n	8007f2e <_svfiprintf_r+0x192>
 8007f4c:	ab03      	add	r3, sp, #12
 8007f4e:	9300      	str	r3, [sp, #0]
 8007f50:	462a      	mov	r2, r5
 8007f52:	4b0e      	ldr	r3, [pc, #56]	@ (8007f8c <_svfiprintf_r+0x1f0>)
 8007f54:	a904      	add	r1, sp, #16
 8007f56:	4638      	mov	r0, r7
 8007f58:	f7fd fe98 	bl	8005c8c <_printf_float>
 8007f5c:	1c42      	adds	r2, r0, #1
 8007f5e:	4606      	mov	r6, r0
 8007f60:	d1d6      	bne.n	8007f10 <_svfiprintf_r+0x174>
 8007f62:	89ab      	ldrh	r3, [r5, #12]
 8007f64:	065b      	lsls	r3, r3, #25
 8007f66:	f53f af2d 	bmi.w	8007dc4 <_svfiprintf_r+0x28>
 8007f6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f6c:	e72c      	b.n	8007dc8 <_svfiprintf_r+0x2c>
 8007f6e:	ab03      	add	r3, sp, #12
 8007f70:	9300      	str	r3, [sp, #0]
 8007f72:	462a      	mov	r2, r5
 8007f74:	4b05      	ldr	r3, [pc, #20]	@ (8007f8c <_svfiprintf_r+0x1f0>)
 8007f76:	a904      	add	r1, sp, #16
 8007f78:	4638      	mov	r0, r7
 8007f7a:	f7fe f91f 	bl	80061bc <_printf_i>
 8007f7e:	e7ed      	b.n	8007f5c <_svfiprintf_r+0x1c0>
 8007f80:	08008a28 	.word	0x08008a28
 8007f84:	08008a32 	.word	0x08008a32
 8007f88:	08005c8d 	.word	0x08005c8d
 8007f8c:	08007ce5 	.word	0x08007ce5
 8007f90:	08008a2e 	.word	0x08008a2e

08007f94 <__sflush_r>:
 8007f94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f9c:	0716      	lsls	r6, r2, #28
 8007f9e:	4605      	mov	r5, r0
 8007fa0:	460c      	mov	r4, r1
 8007fa2:	d454      	bmi.n	800804e <__sflush_r+0xba>
 8007fa4:	684b      	ldr	r3, [r1, #4]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	dc02      	bgt.n	8007fb0 <__sflush_r+0x1c>
 8007faa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	dd48      	ble.n	8008042 <__sflush_r+0xae>
 8007fb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fb2:	2e00      	cmp	r6, #0
 8007fb4:	d045      	beq.n	8008042 <__sflush_r+0xae>
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007fbc:	682f      	ldr	r7, [r5, #0]
 8007fbe:	6a21      	ldr	r1, [r4, #32]
 8007fc0:	602b      	str	r3, [r5, #0]
 8007fc2:	d030      	beq.n	8008026 <__sflush_r+0x92>
 8007fc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007fc6:	89a3      	ldrh	r3, [r4, #12]
 8007fc8:	0759      	lsls	r1, r3, #29
 8007fca:	d505      	bpl.n	8007fd8 <__sflush_r+0x44>
 8007fcc:	6863      	ldr	r3, [r4, #4]
 8007fce:	1ad2      	subs	r2, r2, r3
 8007fd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007fd2:	b10b      	cbz	r3, 8007fd8 <__sflush_r+0x44>
 8007fd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007fd6:	1ad2      	subs	r2, r2, r3
 8007fd8:	2300      	movs	r3, #0
 8007fda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fdc:	6a21      	ldr	r1, [r4, #32]
 8007fde:	4628      	mov	r0, r5
 8007fe0:	47b0      	blx	r6
 8007fe2:	1c43      	adds	r3, r0, #1
 8007fe4:	89a3      	ldrh	r3, [r4, #12]
 8007fe6:	d106      	bne.n	8007ff6 <__sflush_r+0x62>
 8007fe8:	6829      	ldr	r1, [r5, #0]
 8007fea:	291d      	cmp	r1, #29
 8007fec:	d82b      	bhi.n	8008046 <__sflush_r+0xb2>
 8007fee:	4a2a      	ldr	r2, [pc, #168]	@ (8008098 <__sflush_r+0x104>)
 8007ff0:	410a      	asrs	r2, r1
 8007ff2:	07d6      	lsls	r6, r2, #31
 8007ff4:	d427      	bmi.n	8008046 <__sflush_r+0xb2>
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	6062      	str	r2, [r4, #4]
 8007ffa:	04d9      	lsls	r1, r3, #19
 8007ffc:	6922      	ldr	r2, [r4, #16]
 8007ffe:	6022      	str	r2, [r4, #0]
 8008000:	d504      	bpl.n	800800c <__sflush_r+0x78>
 8008002:	1c42      	adds	r2, r0, #1
 8008004:	d101      	bne.n	800800a <__sflush_r+0x76>
 8008006:	682b      	ldr	r3, [r5, #0]
 8008008:	b903      	cbnz	r3, 800800c <__sflush_r+0x78>
 800800a:	6560      	str	r0, [r4, #84]	@ 0x54
 800800c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800800e:	602f      	str	r7, [r5, #0]
 8008010:	b1b9      	cbz	r1, 8008042 <__sflush_r+0xae>
 8008012:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008016:	4299      	cmp	r1, r3
 8008018:	d002      	beq.n	8008020 <__sflush_r+0x8c>
 800801a:	4628      	mov	r0, r5
 800801c:	f7ff f9e0 	bl	80073e0 <_free_r>
 8008020:	2300      	movs	r3, #0
 8008022:	6363      	str	r3, [r4, #52]	@ 0x34
 8008024:	e00d      	b.n	8008042 <__sflush_r+0xae>
 8008026:	2301      	movs	r3, #1
 8008028:	4628      	mov	r0, r5
 800802a:	47b0      	blx	r6
 800802c:	4602      	mov	r2, r0
 800802e:	1c50      	adds	r0, r2, #1
 8008030:	d1c9      	bne.n	8007fc6 <__sflush_r+0x32>
 8008032:	682b      	ldr	r3, [r5, #0]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d0c6      	beq.n	8007fc6 <__sflush_r+0x32>
 8008038:	2b1d      	cmp	r3, #29
 800803a:	d001      	beq.n	8008040 <__sflush_r+0xac>
 800803c:	2b16      	cmp	r3, #22
 800803e:	d11e      	bne.n	800807e <__sflush_r+0xea>
 8008040:	602f      	str	r7, [r5, #0]
 8008042:	2000      	movs	r0, #0
 8008044:	e022      	b.n	800808c <__sflush_r+0xf8>
 8008046:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800804a:	b21b      	sxth	r3, r3
 800804c:	e01b      	b.n	8008086 <__sflush_r+0xf2>
 800804e:	690f      	ldr	r7, [r1, #16]
 8008050:	2f00      	cmp	r7, #0
 8008052:	d0f6      	beq.n	8008042 <__sflush_r+0xae>
 8008054:	0793      	lsls	r3, r2, #30
 8008056:	680e      	ldr	r6, [r1, #0]
 8008058:	bf08      	it	eq
 800805a:	694b      	ldreq	r3, [r1, #20]
 800805c:	600f      	str	r7, [r1, #0]
 800805e:	bf18      	it	ne
 8008060:	2300      	movne	r3, #0
 8008062:	eba6 0807 	sub.w	r8, r6, r7
 8008066:	608b      	str	r3, [r1, #8]
 8008068:	f1b8 0f00 	cmp.w	r8, #0
 800806c:	dde9      	ble.n	8008042 <__sflush_r+0xae>
 800806e:	6a21      	ldr	r1, [r4, #32]
 8008070:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008072:	4643      	mov	r3, r8
 8008074:	463a      	mov	r2, r7
 8008076:	4628      	mov	r0, r5
 8008078:	47b0      	blx	r6
 800807a:	2800      	cmp	r0, #0
 800807c:	dc08      	bgt.n	8008090 <__sflush_r+0xfc>
 800807e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008086:	81a3      	strh	r3, [r4, #12]
 8008088:	f04f 30ff 	mov.w	r0, #4294967295
 800808c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008090:	4407      	add	r7, r0
 8008092:	eba8 0800 	sub.w	r8, r8, r0
 8008096:	e7e7      	b.n	8008068 <__sflush_r+0xd4>
 8008098:	dfbffffe 	.word	0xdfbffffe

0800809c <_fflush_r>:
 800809c:	b538      	push	{r3, r4, r5, lr}
 800809e:	690b      	ldr	r3, [r1, #16]
 80080a0:	4605      	mov	r5, r0
 80080a2:	460c      	mov	r4, r1
 80080a4:	b913      	cbnz	r3, 80080ac <_fflush_r+0x10>
 80080a6:	2500      	movs	r5, #0
 80080a8:	4628      	mov	r0, r5
 80080aa:	bd38      	pop	{r3, r4, r5, pc}
 80080ac:	b118      	cbz	r0, 80080b6 <_fflush_r+0x1a>
 80080ae:	6a03      	ldr	r3, [r0, #32]
 80080b0:	b90b      	cbnz	r3, 80080b6 <_fflush_r+0x1a>
 80080b2:	f7fe fa2f 	bl	8006514 <__sinit>
 80080b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d0f3      	beq.n	80080a6 <_fflush_r+0xa>
 80080be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80080c0:	07d0      	lsls	r0, r2, #31
 80080c2:	d404      	bmi.n	80080ce <_fflush_r+0x32>
 80080c4:	0599      	lsls	r1, r3, #22
 80080c6:	d402      	bmi.n	80080ce <_fflush_r+0x32>
 80080c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080ca:	f7fe fb3a 	bl	8006742 <__retarget_lock_acquire_recursive>
 80080ce:	4628      	mov	r0, r5
 80080d0:	4621      	mov	r1, r4
 80080d2:	f7ff ff5f 	bl	8007f94 <__sflush_r>
 80080d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080d8:	07da      	lsls	r2, r3, #31
 80080da:	4605      	mov	r5, r0
 80080dc:	d4e4      	bmi.n	80080a8 <_fflush_r+0xc>
 80080de:	89a3      	ldrh	r3, [r4, #12]
 80080e0:	059b      	lsls	r3, r3, #22
 80080e2:	d4e1      	bmi.n	80080a8 <_fflush_r+0xc>
 80080e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080e6:	f7fe fb2d 	bl	8006744 <__retarget_lock_release_recursive>
 80080ea:	e7dd      	b.n	80080a8 <_fflush_r+0xc>

080080ec <memmove>:
 80080ec:	4288      	cmp	r0, r1
 80080ee:	b510      	push	{r4, lr}
 80080f0:	eb01 0402 	add.w	r4, r1, r2
 80080f4:	d902      	bls.n	80080fc <memmove+0x10>
 80080f6:	4284      	cmp	r4, r0
 80080f8:	4623      	mov	r3, r4
 80080fa:	d807      	bhi.n	800810c <memmove+0x20>
 80080fc:	1e43      	subs	r3, r0, #1
 80080fe:	42a1      	cmp	r1, r4
 8008100:	d008      	beq.n	8008114 <memmove+0x28>
 8008102:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008106:	f803 2f01 	strb.w	r2, [r3, #1]!
 800810a:	e7f8      	b.n	80080fe <memmove+0x12>
 800810c:	4402      	add	r2, r0
 800810e:	4601      	mov	r1, r0
 8008110:	428a      	cmp	r2, r1
 8008112:	d100      	bne.n	8008116 <memmove+0x2a>
 8008114:	bd10      	pop	{r4, pc}
 8008116:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800811a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800811e:	e7f7      	b.n	8008110 <memmove+0x24>

08008120 <_sbrk_r>:
 8008120:	b538      	push	{r3, r4, r5, lr}
 8008122:	4d06      	ldr	r5, [pc, #24]	@ (800813c <_sbrk_r+0x1c>)
 8008124:	2300      	movs	r3, #0
 8008126:	4604      	mov	r4, r0
 8008128:	4608      	mov	r0, r1
 800812a:	602b      	str	r3, [r5, #0]
 800812c:	f7f9 fc68 	bl	8001a00 <_sbrk>
 8008130:	1c43      	adds	r3, r0, #1
 8008132:	d102      	bne.n	800813a <_sbrk_r+0x1a>
 8008134:	682b      	ldr	r3, [r5, #0]
 8008136:	b103      	cbz	r3, 800813a <_sbrk_r+0x1a>
 8008138:	6023      	str	r3, [r4, #0]
 800813a:	bd38      	pop	{r3, r4, r5, pc}
 800813c:	200009b8 	.word	0x200009b8

08008140 <memcpy>:
 8008140:	440a      	add	r2, r1
 8008142:	4291      	cmp	r1, r2
 8008144:	f100 33ff 	add.w	r3, r0, #4294967295
 8008148:	d100      	bne.n	800814c <memcpy+0xc>
 800814a:	4770      	bx	lr
 800814c:	b510      	push	{r4, lr}
 800814e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008152:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008156:	4291      	cmp	r1, r2
 8008158:	d1f9      	bne.n	800814e <memcpy+0xe>
 800815a:	bd10      	pop	{r4, pc}

0800815c <__assert_func>:
 800815c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800815e:	4614      	mov	r4, r2
 8008160:	461a      	mov	r2, r3
 8008162:	4b09      	ldr	r3, [pc, #36]	@ (8008188 <__assert_func+0x2c>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4605      	mov	r5, r0
 8008168:	68d8      	ldr	r0, [r3, #12]
 800816a:	b954      	cbnz	r4, 8008182 <__assert_func+0x26>
 800816c:	4b07      	ldr	r3, [pc, #28]	@ (800818c <__assert_func+0x30>)
 800816e:	461c      	mov	r4, r3
 8008170:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008174:	9100      	str	r1, [sp, #0]
 8008176:	462b      	mov	r3, r5
 8008178:	4905      	ldr	r1, [pc, #20]	@ (8008190 <__assert_func+0x34>)
 800817a:	f000 f86f 	bl	800825c <fiprintf>
 800817e:	f000 f87f 	bl	8008280 <abort>
 8008182:	4b04      	ldr	r3, [pc, #16]	@ (8008194 <__assert_func+0x38>)
 8008184:	e7f4      	b.n	8008170 <__assert_func+0x14>
 8008186:	bf00      	nop
 8008188:	20000018 	.word	0x20000018
 800818c:	08008a7e 	.word	0x08008a7e
 8008190:	08008a50 	.word	0x08008a50
 8008194:	08008a43 	.word	0x08008a43

08008198 <_calloc_r>:
 8008198:	b570      	push	{r4, r5, r6, lr}
 800819a:	fba1 5402 	umull	r5, r4, r1, r2
 800819e:	b93c      	cbnz	r4, 80081b0 <_calloc_r+0x18>
 80081a0:	4629      	mov	r1, r5
 80081a2:	f7ff f991 	bl	80074c8 <_malloc_r>
 80081a6:	4606      	mov	r6, r0
 80081a8:	b928      	cbnz	r0, 80081b6 <_calloc_r+0x1e>
 80081aa:	2600      	movs	r6, #0
 80081ac:	4630      	mov	r0, r6
 80081ae:	bd70      	pop	{r4, r5, r6, pc}
 80081b0:	220c      	movs	r2, #12
 80081b2:	6002      	str	r2, [r0, #0]
 80081b4:	e7f9      	b.n	80081aa <_calloc_r+0x12>
 80081b6:	462a      	mov	r2, r5
 80081b8:	4621      	mov	r1, r4
 80081ba:	f7fe fa44 	bl	8006646 <memset>
 80081be:	e7f5      	b.n	80081ac <_calloc_r+0x14>

080081c0 <__ascii_mbtowc>:
 80081c0:	b082      	sub	sp, #8
 80081c2:	b901      	cbnz	r1, 80081c6 <__ascii_mbtowc+0x6>
 80081c4:	a901      	add	r1, sp, #4
 80081c6:	b142      	cbz	r2, 80081da <__ascii_mbtowc+0x1a>
 80081c8:	b14b      	cbz	r3, 80081de <__ascii_mbtowc+0x1e>
 80081ca:	7813      	ldrb	r3, [r2, #0]
 80081cc:	600b      	str	r3, [r1, #0]
 80081ce:	7812      	ldrb	r2, [r2, #0]
 80081d0:	1e10      	subs	r0, r2, #0
 80081d2:	bf18      	it	ne
 80081d4:	2001      	movne	r0, #1
 80081d6:	b002      	add	sp, #8
 80081d8:	4770      	bx	lr
 80081da:	4610      	mov	r0, r2
 80081dc:	e7fb      	b.n	80081d6 <__ascii_mbtowc+0x16>
 80081de:	f06f 0001 	mvn.w	r0, #1
 80081e2:	e7f8      	b.n	80081d6 <__ascii_mbtowc+0x16>

080081e4 <_realloc_r>:
 80081e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081e8:	4680      	mov	r8, r0
 80081ea:	4615      	mov	r5, r2
 80081ec:	460c      	mov	r4, r1
 80081ee:	b921      	cbnz	r1, 80081fa <_realloc_r+0x16>
 80081f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081f4:	4611      	mov	r1, r2
 80081f6:	f7ff b967 	b.w	80074c8 <_malloc_r>
 80081fa:	b92a      	cbnz	r2, 8008208 <_realloc_r+0x24>
 80081fc:	f7ff f8f0 	bl	80073e0 <_free_r>
 8008200:	2400      	movs	r4, #0
 8008202:	4620      	mov	r0, r4
 8008204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008208:	f000 f841 	bl	800828e <_malloc_usable_size_r>
 800820c:	4285      	cmp	r5, r0
 800820e:	4606      	mov	r6, r0
 8008210:	d802      	bhi.n	8008218 <_realloc_r+0x34>
 8008212:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008216:	d8f4      	bhi.n	8008202 <_realloc_r+0x1e>
 8008218:	4629      	mov	r1, r5
 800821a:	4640      	mov	r0, r8
 800821c:	f7ff f954 	bl	80074c8 <_malloc_r>
 8008220:	4607      	mov	r7, r0
 8008222:	2800      	cmp	r0, #0
 8008224:	d0ec      	beq.n	8008200 <_realloc_r+0x1c>
 8008226:	42b5      	cmp	r5, r6
 8008228:	462a      	mov	r2, r5
 800822a:	4621      	mov	r1, r4
 800822c:	bf28      	it	cs
 800822e:	4632      	movcs	r2, r6
 8008230:	f7ff ff86 	bl	8008140 <memcpy>
 8008234:	4621      	mov	r1, r4
 8008236:	4640      	mov	r0, r8
 8008238:	f7ff f8d2 	bl	80073e0 <_free_r>
 800823c:	463c      	mov	r4, r7
 800823e:	e7e0      	b.n	8008202 <_realloc_r+0x1e>

08008240 <__ascii_wctomb>:
 8008240:	4603      	mov	r3, r0
 8008242:	4608      	mov	r0, r1
 8008244:	b141      	cbz	r1, 8008258 <__ascii_wctomb+0x18>
 8008246:	2aff      	cmp	r2, #255	@ 0xff
 8008248:	d904      	bls.n	8008254 <__ascii_wctomb+0x14>
 800824a:	228a      	movs	r2, #138	@ 0x8a
 800824c:	601a      	str	r2, [r3, #0]
 800824e:	f04f 30ff 	mov.w	r0, #4294967295
 8008252:	4770      	bx	lr
 8008254:	700a      	strb	r2, [r1, #0]
 8008256:	2001      	movs	r0, #1
 8008258:	4770      	bx	lr
	...

0800825c <fiprintf>:
 800825c:	b40e      	push	{r1, r2, r3}
 800825e:	b503      	push	{r0, r1, lr}
 8008260:	4601      	mov	r1, r0
 8008262:	ab03      	add	r3, sp, #12
 8008264:	4805      	ldr	r0, [pc, #20]	@ (800827c <fiprintf+0x20>)
 8008266:	f853 2b04 	ldr.w	r2, [r3], #4
 800826a:	6800      	ldr	r0, [r0, #0]
 800826c:	9301      	str	r3, [sp, #4]
 800826e:	f000 f83f 	bl	80082f0 <_vfiprintf_r>
 8008272:	b002      	add	sp, #8
 8008274:	f85d eb04 	ldr.w	lr, [sp], #4
 8008278:	b003      	add	sp, #12
 800827a:	4770      	bx	lr
 800827c:	20000018 	.word	0x20000018

08008280 <abort>:
 8008280:	b508      	push	{r3, lr}
 8008282:	2006      	movs	r0, #6
 8008284:	f000 fa08 	bl	8008698 <raise>
 8008288:	2001      	movs	r0, #1
 800828a:	f7f9 fb41 	bl	8001910 <_exit>

0800828e <_malloc_usable_size_r>:
 800828e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008292:	1f18      	subs	r0, r3, #4
 8008294:	2b00      	cmp	r3, #0
 8008296:	bfbc      	itt	lt
 8008298:	580b      	ldrlt	r3, [r1, r0]
 800829a:	18c0      	addlt	r0, r0, r3
 800829c:	4770      	bx	lr

0800829e <__sfputc_r>:
 800829e:	6893      	ldr	r3, [r2, #8]
 80082a0:	3b01      	subs	r3, #1
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	b410      	push	{r4}
 80082a6:	6093      	str	r3, [r2, #8]
 80082a8:	da08      	bge.n	80082bc <__sfputc_r+0x1e>
 80082aa:	6994      	ldr	r4, [r2, #24]
 80082ac:	42a3      	cmp	r3, r4
 80082ae:	db01      	blt.n	80082b4 <__sfputc_r+0x16>
 80082b0:	290a      	cmp	r1, #10
 80082b2:	d103      	bne.n	80082bc <__sfputc_r+0x1e>
 80082b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082b8:	f000 b932 	b.w	8008520 <__swbuf_r>
 80082bc:	6813      	ldr	r3, [r2, #0]
 80082be:	1c58      	adds	r0, r3, #1
 80082c0:	6010      	str	r0, [r2, #0]
 80082c2:	7019      	strb	r1, [r3, #0]
 80082c4:	4608      	mov	r0, r1
 80082c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <__sfputs_r>:
 80082cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ce:	4606      	mov	r6, r0
 80082d0:	460f      	mov	r7, r1
 80082d2:	4614      	mov	r4, r2
 80082d4:	18d5      	adds	r5, r2, r3
 80082d6:	42ac      	cmp	r4, r5
 80082d8:	d101      	bne.n	80082de <__sfputs_r+0x12>
 80082da:	2000      	movs	r0, #0
 80082dc:	e007      	b.n	80082ee <__sfputs_r+0x22>
 80082de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082e2:	463a      	mov	r2, r7
 80082e4:	4630      	mov	r0, r6
 80082e6:	f7ff ffda 	bl	800829e <__sfputc_r>
 80082ea:	1c43      	adds	r3, r0, #1
 80082ec:	d1f3      	bne.n	80082d6 <__sfputs_r+0xa>
 80082ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080082f0 <_vfiprintf_r>:
 80082f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f4:	460d      	mov	r5, r1
 80082f6:	b09d      	sub	sp, #116	@ 0x74
 80082f8:	4614      	mov	r4, r2
 80082fa:	4698      	mov	r8, r3
 80082fc:	4606      	mov	r6, r0
 80082fe:	b118      	cbz	r0, 8008308 <_vfiprintf_r+0x18>
 8008300:	6a03      	ldr	r3, [r0, #32]
 8008302:	b90b      	cbnz	r3, 8008308 <_vfiprintf_r+0x18>
 8008304:	f7fe f906 	bl	8006514 <__sinit>
 8008308:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800830a:	07d9      	lsls	r1, r3, #31
 800830c:	d405      	bmi.n	800831a <_vfiprintf_r+0x2a>
 800830e:	89ab      	ldrh	r3, [r5, #12]
 8008310:	059a      	lsls	r2, r3, #22
 8008312:	d402      	bmi.n	800831a <_vfiprintf_r+0x2a>
 8008314:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008316:	f7fe fa14 	bl	8006742 <__retarget_lock_acquire_recursive>
 800831a:	89ab      	ldrh	r3, [r5, #12]
 800831c:	071b      	lsls	r3, r3, #28
 800831e:	d501      	bpl.n	8008324 <_vfiprintf_r+0x34>
 8008320:	692b      	ldr	r3, [r5, #16]
 8008322:	b99b      	cbnz	r3, 800834c <_vfiprintf_r+0x5c>
 8008324:	4629      	mov	r1, r5
 8008326:	4630      	mov	r0, r6
 8008328:	f000 f938 	bl	800859c <__swsetup_r>
 800832c:	b170      	cbz	r0, 800834c <_vfiprintf_r+0x5c>
 800832e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008330:	07dc      	lsls	r4, r3, #31
 8008332:	d504      	bpl.n	800833e <_vfiprintf_r+0x4e>
 8008334:	f04f 30ff 	mov.w	r0, #4294967295
 8008338:	b01d      	add	sp, #116	@ 0x74
 800833a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800833e:	89ab      	ldrh	r3, [r5, #12]
 8008340:	0598      	lsls	r0, r3, #22
 8008342:	d4f7      	bmi.n	8008334 <_vfiprintf_r+0x44>
 8008344:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008346:	f7fe f9fd 	bl	8006744 <__retarget_lock_release_recursive>
 800834a:	e7f3      	b.n	8008334 <_vfiprintf_r+0x44>
 800834c:	2300      	movs	r3, #0
 800834e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008350:	2320      	movs	r3, #32
 8008352:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008356:	f8cd 800c 	str.w	r8, [sp, #12]
 800835a:	2330      	movs	r3, #48	@ 0x30
 800835c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800850c <_vfiprintf_r+0x21c>
 8008360:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008364:	f04f 0901 	mov.w	r9, #1
 8008368:	4623      	mov	r3, r4
 800836a:	469a      	mov	sl, r3
 800836c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008370:	b10a      	cbz	r2, 8008376 <_vfiprintf_r+0x86>
 8008372:	2a25      	cmp	r2, #37	@ 0x25
 8008374:	d1f9      	bne.n	800836a <_vfiprintf_r+0x7a>
 8008376:	ebba 0b04 	subs.w	fp, sl, r4
 800837a:	d00b      	beq.n	8008394 <_vfiprintf_r+0xa4>
 800837c:	465b      	mov	r3, fp
 800837e:	4622      	mov	r2, r4
 8008380:	4629      	mov	r1, r5
 8008382:	4630      	mov	r0, r6
 8008384:	f7ff ffa2 	bl	80082cc <__sfputs_r>
 8008388:	3001      	adds	r0, #1
 800838a:	f000 80a7 	beq.w	80084dc <_vfiprintf_r+0x1ec>
 800838e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008390:	445a      	add	r2, fp
 8008392:	9209      	str	r2, [sp, #36]	@ 0x24
 8008394:	f89a 3000 	ldrb.w	r3, [sl]
 8008398:	2b00      	cmp	r3, #0
 800839a:	f000 809f 	beq.w	80084dc <_vfiprintf_r+0x1ec>
 800839e:	2300      	movs	r3, #0
 80083a0:	f04f 32ff 	mov.w	r2, #4294967295
 80083a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083a8:	f10a 0a01 	add.w	sl, sl, #1
 80083ac:	9304      	str	r3, [sp, #16]
 80083ae:	9307      	str	r3, [sp, #28]
 80083b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80083b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80083b6:	4654      	mov	r4, sl
 80083b8:	2205      	movs	r2, #5
 80083ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083be:	4853      	ldr	r0, [pc, #332]	@ (800850c <_vfiprintf_r+0x21c>)
 80083c0:	f7f7 ff26 	bl	8000210 <memchr>
 80083c4:	9a04      	ldr	r2, [sp, #16]
 80083c6:	b9d8      	cbnz	r0, 8008400 <_vfiprintf_r+0x110>
 80083c8:	06d1      	lsls	r1, r2, #27
 80083ca:	bf44      	itt	mi
 80083cc:	2320      	movmi	r3, #32
 80083ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083d2:	0713      	lsls	r3, r2, #28
 80083d4:	bf44      	itt	mi
 80083d6:	232b      	movmi	r3, #43	@ 0x2b
 80083d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083dc:	f89a 3000 	ldrb.w	r3, [sl]
 80083e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80083e2:	d015      	beq.n	8008410 <_vfiprintf_r+0x120>
 80083e4:	9a07      	ldr	r2, [sp, #28]
 80083e6:	4654      	mov	r4, sl
 80083e8:	2000      	movs	r0, #0
 80083ea:	f04f 0c0a 	mov.w	ip, #10
 80083ee:	4621      	mov	r1, r4
 80083f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083f4:	3b30      	subs	r3, #48	@ 0x30
 80083f6:	2b09      	cmp	r3, #9
 80083f8:	d94b      	bls.n	8008492 <_vfiprintf_r+0x1a2>
 80083fa:	b1b0      	cbz	r0, 800842a <_vfiprintf_r+0x13a>
 80083fc:	9207      	str	r2, [sp, #28]
 80083fe:	e014      	b.n	800842a <_vfiprintf_r+0x13a>
 8008400:	eba0 0308 	sub.w	r3, r0, r8
 8008404:	fa09 f303 	lsl.w	r3, r9, r3
 8008408:	4313      	orrs	r3, r2
 800840a:	9304      	str	r3, [sp, #16]
 800840c:	46a2      	mov	sl, r4
 800840e:	e7d2      	b.n	80083b6 <_vfiprintf_r+0xc6>
 8008410:	9b03      	ldr	r3, [sp, #12]
 8008412:	1d19      	adds	r1, r3, #4
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	9103      	str	r1, [sp, #12]
 8008418:	2b00      	cmp	r3, #0
 800841a:	bfbb      	ittet	lt
 800841c:	425b      	neglt	r3, r3
 800841e:	f042 0202 	orrlt.w	r2, r2, #2
 8008422:	9307      	strge	r3, [sp, #28]
 8008424:	9307      	strlt	r3, [sp, #28]
 8008426:	bfb8      	it	lt
 8008428:	9204      	strlt	r2, [sp, #16]
 800842a:	7823      	ldrb	r3, [r4, #0]
 800842c:	2b2e      	cmp	r3, #46	@ 0x2e
 800842e:	d10a      	bne.n	8008446 <_vfiprintf_r+0x156>
 8008430:	7863      	ldrb	r3, [r4, #1]
 8008432:	2b2a      	cmp	r3, #42	@ 0x2a
 8008434:	d132      	bne.n	800849c <_vfiprintf_r+0x1ac>
 8008436:	9b03      	ldr	r3, [sp, #12]
 8008438:	1d1a      	adds	r2, r3, #4
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	9203      	str	r2, [sp, #12]
 800843e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008442:	3402      	adds	r4, #2
 8008444:	9305      	str	r3, [sp, #20]
 8008446:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800851c <_vfiprintf_r+0x22c>
 800844a:	7821      	ldrb	r1, [r4, #0]
 800844c:	2203      	movs	r2, #3
 800844e:	4650      	mov	r0, sl
 8008450:	f7f7 fede 	bl	8000210 <memchr>
 8008454:	b138      	cbz	r0, 8008466 <_vfiprintf_r+0x176>
 8008456:	9b04      	ldr	r3, [sp, #16]
 8008458:	eba0 000a 	sub.w	r0, r0, sl
 800845c:	2240      	movs	r2, #64	@ 0x40
 800845e:	4082      	lsls	r2, r0
 8008460:	4313      	orrs	r3, r2
 8008462:	3401      	adds	r4, #1
 8008464:	9304      	str	r3, [sp, #16]
 8008466:	f814 1b01 	ldrb.w	r1, [r4], #1
 800846a:	4829      	ldr	r0, [pc, #164]	@ (8008510 <_vfiprintf_r+0x220>)
 800846c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008470:	2206      	movs	r2, #6
 8008472:	f7f7 fecd 	bl	8000210 <memchr>
 8008476:	2800      	cmp	r0, #0
 8008478:	d03f      	beq.n	80084fa <_vfiprintf_r+0x20a>
 800847a:	4b26      	ldr	r3, [pc, #152]	@ (8008514 <_vfiprintf_r+0x224>)
 800847c:	bb1b      	cbnz	r3, 80084c6 <_vfiprintf_r+0x1d6>
 800847e:	9b03      	ldr	r3, [sp, #12]
 8008480:	3307      	adds	r3, #7
 8008482:	f023 0307 	bic.w	r3, r3, #7
 8008486:	3308      	adds	r3, #8
 8008488:	9303      	str	r3, [sp, #12]
 800848a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800848c:	443b      	add	r3, r7
 800848e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008490:	e76a      	b.n	8008368 <_vfiprintf_r+0x78>
 8008492:	fb0c 3202 	mla	r2, ip, r2, r3
 8008496:	460c      	mov	r4, r1
 8008498:	2001      	movs	r0, #1
 800849a:	e7a8      	b.n	80083ee <_vfiprintf_r+0xfe>
 800849c:	2300      	movs	r3, #0
 800849e:	3401      	adds	r4, #1
 80084a0:	9305      	str	r3, [sp, #20]
 80084a2:	4619      	mov	r1, r3
 80084a4:	f04f 0c0a 	mov.w	ip, #10
 80084a8:	4620      	mov	r0, r4
 80084aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084ae:	3a30      	subs	r2, #48	@ 0x30
 80084b0:	2a09      	cmp	r2, #9
 80084b2:	d903      	bls.n	80084bc <_vfiprintf_r+0x1cc>
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d0c6      	beq.n	8008446 <_vfiprintf_r+0x156>
 80084b8:	9105      	str	r1, [sp, #20]
 80084ba:	e7c4      	b.n	8008446 <_vfiprintf_r+0x156>
 80084bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80084c0:	4604      	mov	r4, r0
 80084c2:	2301      	movs	r3, #1
 80084c4:	e7f0      	b.n	80084a8 <_vfiprintf_r+0x1b8>
 80084c6:	ab03      	add	r3, sp, #12
 80084c8:	9300      	str	r3, [sp, #0]
 80084ca:	462a      	mov	r2, r5
 80084cc:	4b12      	ldr	r3, [pc, #72]	@ (8008518 <_vfiprintf_r+0x228>)
 80084ce:	a904      	add	r1, sp, #16
 80084d0:	4630      	mov	r0, r6
 80084d2:	f7fd fbdb 	bl	8005c8c <_printf_float>
 80084d6:	4607      	mov	r7, r0
 80084d8:	1c78      	adds	r0, r7, #1
 80084da:	d1d6      	bne.n	800848a <_vfiprintf_r+0x19a>
 80084dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084de:	07d9      	lsls	r1, r3, #31
 80084e0:	d405      	bmi.n	80084ee <_vfiprintf_r+0x1fe>
 80084e2:	89ab      	ldrh	r3, [r5, #12]
 80084e4:	059a      	lsls	r2, r3, #22
 80084e6:	d402      	bmi.n	80084ee <_vfiprintf_r+0x1fe>
 80084e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80084ea:	f7fe f92b 	bl	8006744 <__retarget_lock_release_recursive>
 80084ee:	89ab      	ldrh	r3, [r5, #12]
 80084f0:	065b      	lsls	r3, r3, #25
 80084f2:	f53f af1f 	bmi.w	8008334 <_vfiprintf_r+0x44>
 80084f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084f8:	e71e      	b.n	8008338 <_vfiprintf_r+0x48>
 80084fa:	ab03      	add	r3, sp, #12
 80084fc:	9300      	str	r3, [sp, #0]
 80084fe:	462a      	mov	r2, r5
 8008500:	4b05      	ldr	r3, [pc, #20]	@ (8008518 <_vfiprintf_r+0x228>)
 8008502:	a904      	add	r1, sp, #16
 8008504:	4630      	mov	r0, r6
 8008506:	f7fd fe59 	bl	80061bc <_printf_i>
 800850a:	e7e4      	b.n	80084d6 <_vfiprintf_r+0x1e6>
 800850c:	08008a28 	.word	0x08008a28
 8008510:	08008a32 	.word	0x08008a32
 8008514:	08005c8d 	.word	0x08005c8d
 8008518:	080082cd 	.word	0x080082cd
 800851c:	08008a2e 	.word	0x08008a2e

08008520 <__swbuf_r>:
 8008520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008522:	460e      	mov	r6, r1
 8008524:	4614      	mov	r4, r2
 8008526:	4605      	mov	r5, r0
 8008528:	b118      	cbz	r0, 8008532 <__swbuf_r+0x12>
 800852a:	6a03      	ldr	r3, [r0, #32]
 800852c:	b90b      	cbnz	r3, 8008532 <__swbuf_r+0x12>
 800852e:	f7fd fff1 	bl	8006514 <__sinit>
 8008532:	69a3      	ldr	r3, [r4, #24]
 8008534:	60a3      	str	r3, [r4, #8]
 8008536:	89a3      	ldrh	r3, [r4, #12]
 8008538:	071a      	lsls	r2, r3, #28
 800853a:	d501      	bpl.n	8008540 <__swbuf_r+0x20>
 800853c:	6923      	ldr	r3, [r4, #16]
 800853e:	b943      	cbnz	r3, 8008552 <__swbuf_r+0x32>
 8008540:	4621      	mov	r1, r4
 8008542:	4628      	mov	r0, r5
 8008544:	f000 f82a 	bl	800859c <__swsetup_r>
 8008548:	b118      	cbz	r0, 8008552 <__swbuf_r+0x32>
 800854a:	f04f 37ff 	mov.w	r7, #4294967295
 800854e:	4638      	mov	r0, r7
 8008550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008552:	6823      	ldr	r3, [r4, #0]
 8008554:	6922      	ldr	r2, [r4, #16]
 8008556:	1a98      	subs	r0, r3, r2
 8008558:	6963      	ldr	r3, [r4, #20]
 800855a:	b2f6      	uxtb	r6, r6
 800855c:	4283      	cmp	r3, r0
 800855e:	4637      	mov	r7, r6
 8008560:	dc05      	bgt.n	800856e <__swbuf_r+0x4e>
 8008562:	4621      	mov	r1, r4
 8008564:	4628      	mov	r0, r5
 8008566:	f7ff fd99 	bl	800809c <_fflush_r>
 800856a:	2800      	cmp	r0, #0
 800856c:	d1ed      	bne.n	800854a <__swbuf_r+0x2a>
 800856e:	68a3      	ldr	r3, [r4, #8]
 8008570:	3b01      	subs	r3, #1
 8008572:	60a3      	str	r3, [r4, #8]
 8008574:	6823      	ldr	r3, [r4, #0]
 8008576:	1c5a      	adds	r2, r3, #1
 8008578:	6022      	str	r2, [r4, #0]
 800857a:	701e      	strb	r6, [r3, #0]
 800857c:	6962      	ldr	r2, [r4, #20]
 800857e:	1c43      	adds	r3, r0, #1
 8008580:	429a      	cmp	r2, r3
 8008582:	d004      	beq.n	800858e <__swbuf_r+0x6e>
 8008584:	89a3      	ldrh	r3, [r4, #12]
 8008586:	07db      	lsls	r3, r3, #31
 8008588:	d5e1      	bpl.n	800854e <__swbuf_r+0x2e>
 800858a:	2e0a      	cmp	r6, #10
 800858c:	d1df      	bne.n	800854e <__swbuf_r+0x2e>
 800858e:	4621      	mov	r1, r4
 8008590:	4628      	mov	r0, r5
 8008592:	f7ff fd83 	bl	800809c <_fflush_r>
 8008596:	2800      	cmp	r0, #0
 8008598:	d0d9      	beq.n	800854e <__swbuf_r+0x2e>
 800859a:	e7d6      	b.n	800854a <__swbuf_r+0x2a>

0800859c <__swsetup_r>:
 800859c:	b538      	push	{r3, r4, r5, lr}
 800859e:	4b29      	ldr	r3, [pc, #164]	@ (8008644 <__swsetup_r+0xa8>)
 80085a0:	4605      	mov	r5, r0
 80085a2:	6818      	ldr	r0, [r3, #0]
 80085a4:	460c      	mov	r4, r1
 80085a6:	b118      	cbz	r0, 80085b0 <__swsetup_r+0x14>
 80085a8:	6a03      	ldr	r3, [r0, #32]
 80085aa:	b90b      	cbnz	r3, 80085b0 <__swsetup_r+0x14>
 80085ac:	f7fd ffb2 	bl	8006514 <__sinit>
 80085b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085b4:	0719      	lsls	r1, r3, #28
 80085b6:	d422      	bmi.n	80085fe <__swsetup_r+0x62>
 80085b8:	06da      	lsls	r2, r3, #27
 80085ba:	d407      	bmi.n	80085cc <__swsetup_r+0x30>
 80085bc:	2209      	movs	r2, #9
 80085be:	602a      	str	r2, [r5, #0]
 80085c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085c4:	81a3      	strh	r3, [r4, #12]
 80085c6:	f04f 30ff 	mov.w	r0, #4294967295
 80085ca:	e033      	b.n	8008634 <__swsetup_r+0x98>
 80085cc:	0758      	lsls	r0, r3, #29
 80085ce:	d512      	bpl.n	80085f6 <__swsetup_r+0x5a>
 80085d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085d2:	b141      	cbz	r1, 80085e6 <__swsetup_r+0x4a>
 80085d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085d8:	4299      	cmp	r1, r3
 80085da:	d002      	beq.n	80085e2 <__swsetup_r+0x46>
 80085dc:	4628      	mov	r0, r5
 80085de:	f7fe feff 	bl	80073e0 <_free_r>
 80085e2:	2300      	movs	r3, #0
 80085e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80085e6:	89a3      	ldrh	r3, [r4, #12]
 80085e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80085ec:	81a3      	strh	r3, [r4, #12]
 80085ee:	2300      	movs	r3, #0
 80085f0:	6063      	str	r3, [r4, #4]
 80085f2:	6923      	ldr	r3, [r4, #16]
 80085f4:	6023      	str	r3, [r4, #0]
 80085f6:	89a3      	ldrh	r3, [r4, #12]
 80085f8:	f043 0308 	orr.w	r3, r3, #8
 80085fc:	81a3      	strh	r3, [r4, #12]
 80085fe:	6923      	ldr	r3, [r4, #16]
 8008600:	b94b      	cbnz	r3, 8008616 <__swsetup_r+0x7a>
 8008602:	89a3      	ldrh	r3, [r4, #12]
 8008604:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008608:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800860c:	d003      	beq.n	8008616 <__swsetup_r+0x7a>
 800860e:	4621      	mov	r1, r4
 8008610:	4628      	mov	r0, r5
 8008612:	f000 f883 	bl	800871c <__smakebuf_r>
 8008616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800861a:	f013 0201 	ands.w	r2, r3, #1
 800861e:	d00a      	beq.n	8008636 <__swsetup_r+0x9a>
 8008620:	2200      	movs	r2, #0
 8008622:	60a2      	str	r2, [r4, #8]
 8008624:	6962      	ldr	r2, [r4, #20]
 8008626:	4252      	negs	r2, r2
 8008628:	61a2      	str	r2, [r4, #24]
 800862a:	6922      	ldr	r2, [r4, #16]
 800862c:	b942      	cbnz	r2, 8008640 <__swsetup_r+0xa4>
 800862e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008632:	d1c5      	bne.n	80085c0 <__swsetup_r+0x24>
 8008634:	bd38      	pop	{r3, r4, r5, pc}
 8008636:	0799      	lsls	r1, r3, #30
 8008638:	bf58      	it	pl
 800863a:	6962      	ldrpl	r2, [r4, #20]
 800863c:	60a2      	str	r2, [r4, #8]
 800863e:	e7f4      	b.n	800862a <__swsetup_r+0x8e>
 8008640:	2000      	movs	r0, #0
 8008642:	e7f7      	b.n	8008634 <__swsetup_r+0x98>
 8008644:	20000018 	.word	0x20000018

08008648 <_raise_r>:
 8008648:	291f      	cmp	r1, #31
 800864a:	b538      	push	{r3, r4, r5, lr}
 800864c:	4605      	mov	r5, r0
 800864e:	460c      	mov	r4, r1
 8008650:	d904      	bls.n	800865c <_raise_r+0x14>
 8008652:	2316      	movs	r3, #22
 8008654:	6003      	str	r3, [r0, #0]
 8008656:	f04f 30ff 	mov.w	r0, #4294967295
 800865a:	bd38      	pop	{r3, r4, r5, pc}
 800865c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800865e:	b112      	cbz	r2, 8008666 <_raise_r+0x1e>
 8008660:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008664:	b94b      	cbnz	r3, 800867a <_raise_r+0x32>
 8008666:	4628      	mov	r0, r5
 8008668:	f000 f830 	bl	80086cc <_getpid_r>
 800866c:	4622      	mov	r2, r4
 800866e:	4601      	mov	r1, r0
 8008670:	4628      	mov	r0, r5
 8008672:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008676:	f000 b817 	b.w	80086a8 <_kill_r>
 800867a:	2b01      	cmp	r3, #1
 800867c:	d00a      	beq.n	8008694 <_raise_r+0x4c>
 800867e:	1c59      	adds	r1, r3, #1
 8008680:	d103      	bne.n	800868a <_raise_r+0x42>
 8008682:	2316      	movs	r3, #22
 8008684:	6003      	str	r3, [r0, #0]
 8008686:	2001      	movs	r0, #1
 8008688:	e7e7      	b.n	800865a <_raise_r+0x12>
 800868a:	2100      	movs	r1, #0
 800868c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008690:	4620      	mov	r0, r4
 8008692:	4798      	blx	r3
 8008694:	2000      	movs	r0, #0
 8008696:	e7e0      	b.n	800865a <_raise_r+0x12>

08008698 <raise>:
 8008698:	4b02      	ldr	r3, [pc, #8]	@ (80086a4 <raise+0xc>)
 800869a:	4601      	mov	r1, r0
 800869c:	6818      	ldr	r0, [r3, #0]
 800869e:	f7ff bfd3 	b.w	8008648 <_raise_r>
 80086a2:	bf00      	nop
 80086a4:	20000018 	.word	0x20000018

080086a8 <_kill_r>:
 80086a8:	b538      	push	{r3, r4, r5, lr}
 80086aa:	4d07      	ldr	r5, [pc, #28]	@ (80086c8 <_kill_r+0x20>)
 80086ac:	2300      	movs	r3, #0
 80086ae:	4604      	mov	r4, r0
 80086b0:	4608      	mov	r0, r1
 80086b2:	4611      	mov	r1, r2
 80086b4:	602b      	str	r3, [r5, #0]
 80086b6:	f7f9 f91b 	bl	80018f0 <_kill>
 80086ba:	1c43      	adds	r3, r0, #1
 80086bc:	d102      	bne.n	80086c4 <_kill_r+0x1c>
 80086be:	682b      	ldr	r3, [r5, #0]
 80086c0:	b103      	cbz	r3, 80086c4 <_kill_r+0x1c>
 80086c2:	6023      	str	r3, [r4, #0]
 80086c4:	bd38      	pop	{r3, r4, r5, pc}
 80086c6:	bf00      	nop
 80086c8:	200009b8 	.word	0x200009b8

080086cc <_getpid_r>:
 80086cc:	f7f9 b908 	b.w	80018e0 <_getpid>

080086d0 <__swhatbuf_r>:
 80086d0:	b570      	push	{r4, r5, r6, lr}
 80086d2:	460c      	mov	r4, r1
 80086d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086d8:	2900      	cmp	r1, #0
 80086da:	b096      	sub	sp, #88	@ 0x58
 80086dc:	4615      	mov	r5, r2
 80086de:	461e      	mov	r6, r3
 80086e0:	da0d      	bge.n	80086fe <__swhatbuf_r+0x2e>
 80086e2:	89a3      	ldrh	r3, [r4, #12]
 80086e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80086e8:	f04f 0100 	mov.w	r1, #0
 80086ec:	bf14      	ite	ne
 80086ee:	2340      	movne	r3, #64	@ 0x40
 80086f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80086f4:	2000      	movs	r0, #0
 80086f6:	6031      	str	r1, [r6, #0]
 80086f8:	602b      	str	r3, [r5, #0]
 80086fa:	b016      	add	sp, #88	@ 0x58
 80086fc:	bd70      	pop	{r4, r5, r6, pc}
 80086fe:	466a      	mov	r2, sp
 8008700:	f000 f848 	bl	8008794 <_fstat_r>
 8008704:	2800      	cmp	r0, #0
 8008706:	dbec      	blt.n	80086e2 <__swhatbuf_r+0x12>
 8008708:	9901      	ldr	r1, [sp, #4]
 800870a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800870e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008712:	4259      	negs	r1, r3
 8008714:	4159      	adcs	r1, r3
 8008716:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800871a:	e7eb      	b.n	80086f4 <__swhatbuf_r+0x24>

0800871c <__smakebuf_r>:
 800871c:	898b      	ldrh	r3, [r1, #12]
 800871e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008720:	079d      	lsls	r5, r3, #30
 8008722:	4606      	mov	r6, r0
 8008724:	460c      	mov	r4, r1
 8008726:	d507      	bpl.n	8008738 <__smakebuf_r+0x1c>
 8008728:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800872c:	6023      	str	r3, [r4, #0]
 800872e:	6123      	str	r3, [r4, #16]
 8008730:	2301      	movs	r3, #1
 8008732:	6163      	str	r3, [r4, #20]
 8008734:	b003      	add	sp, #12
 8008736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008738:	ab01      	add	r3, sp, #4
 800873a:	466a      	mov	r2, sp
 800873c:	f7ff ffc8 	bl	80086d0 <__swhatbuf_r>
 8008740:	9f00      	ldr	r7, [sp, #0]
 8008742:	4605      	mov	r5, r0
 8008744:	4639      	mov	r1, r7
 8008746:	4630      	mov	r0, r6
 8008748:	f7fe febe 	bl	80074c8 <_malloc_r>
 800874c:	b948      	cbnz	r0, 8008762 <__smakebuf_r+0x46>
 800874e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008752:	059a      	lsls	r2, r3, #22
 8008754:	d4ee      	bmi.n	8008734 <__smakebuf_r+0x18>
 8008756:	f023 0303 	bic.w	r3, r3, #3
 800875a:	f043 0302 	orr.w	r3, r3, #2
 800875e:	81a3      	strh	r3, [r4, #12]
 8008760:	e7e2      	b.n	8008728 <__smakebuf_r+0xc>
 8008762:	89a3      	ldrh	r3, [r4, #12]
 8008764:	6020      	str	r0, [r4, #0]
 8008766:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800876a:	81a3      	strh	r3, [r4, #12]
 800876c:	9b01      	ldr	r3, [sp, #4]
 800876e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008772:	b15b      	cbz	r3, 800878c <__smakebuf_r+0x70>
 8008774:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008778:	4630      	mov	r0, r6
 800877a:	f000 f81d 	bl	80087b8 <_isatty_r>
 800877e:	b128      	cbz	r0, 800878c <__smakebuf_r+0x70>
 8008780:	89a3      	ldrh	r3, [r4, #12]
 8008782:	f023 0303 	bic.w	r3, r3, #3
 8008786:	f043 0301 	orr.w	r3, r3, #1
 800878a:	81a3      	strh	r3, [r4, #12]
 800878c:	89a3      	ldrh	r3, [r4, #12]
 800878e:	431d      	orrs	r5, r3
 8008790:	81a5      	strh	r5, [r4, #12]
 8008792:	e7cf      	b.n	8008734 <__smakebuf_r+0x18>

08008794 <_fstat_r>:
 8008794:	b538      	push	{r3, r4, r5, lr}
 8008796:	4d07      	ldr	r5, [pc, #28]	@ (80087b4 <_fstat_r+0x20>)
 8008798:	2300      	movs	r3, #0
 800879a:	4604      	mov	r4, r0
 800879c:	4608      	mov	r0, r1
 800879e:	4611      	mov	r1, r2
 80087a0:	602b      	str	r3, [r5, #0]
 80087a2:	f7f9 f905 	bl	80019b0 <_fstat>
 80087a6:	1c43      	adds	r3, r0, #1
 80087a8:	d102      	bne.n	80087b0 <_fstat_r+0x1c>
 80087aa:	682b      	ldr	r3, [r5, #0]
 80087ac:	b103      	cbz	r3, 80087b0 <_fstat_r+0x1c>
 80087ae:	6023      	str	r3, [r4, #0]
 80087b0:	bd38      	pop	{r3, r4, r5, pc}
 80087b2:	bf00      	nop
 80087b4:	200009b8 	.word	0x200009b8

080087b8 <_isatty_r>:
 80087b8:	b538      	push	{r3, r4, r5, lr}
 80087ba:	4d06      	ldr	r5, [pc, #24]	@ (80087d4 <_isatty_r+0x1c>)
 80087bc:	2300      	movs	r3, #0
 80087be:	4604      	mov	r4, r0
 80087c0:	4608      	mov	r0, r1
 80087c2:	602b      	str	r3, [r5, #0]
 80087c4:	f7f9 f904 	bl	80019d0 <_isatty>
 80087c8:	1c43      	adds	r3, r0, #1
 80087ca:	d102      	bne.n	80087d2 <_isatty_r+0x1a>
 80087cc:	682b      	ldr	r3, [r5, #0]
 80087ce:	b103      	cbz	r3, 80087d2 <_isatty_r+0x1a>
 80087d0:	6023      	str	r3, [r4, #0]
 80087d2:	bd38      	pop	{r3, r4, r5, pc}
 80087d4:	200009b8 	.word	0x200009b8

080087d8 <_init>:
 80087d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087da:	bf00      	nop
 80087dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087de:	bc08      	pop	{r3}
 80087e0:	469e      	mov	lr, r3
 80087e2:	4770      	bx	lr

080087e4 <_fini>:
 80087e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087e6:	bf00      	nop
 80087e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ea:	bc08      	pop	{r3}
 80087ec:	469e      	mov	lr, r3
 80087ee:	4770      	bx	lr
