// Generated by CIRCT 42e53322a
module dec2x4(	// /tmp/tmp.tfjXuEpJcP/3799_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec2x4.cleaned.mlir:2:3
  input  [1:0] dec_in,	// /tmp/tmp.tfjXuEpJcP/3799_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec2x4.cleaned.mlir:2:24
  output [3:0] dec_out	// /tmp/tmp.tfjXuEpJcP/3799_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec2x4.cleaned.mlir:2:42
);

  wire _GEN;	// /tmp/tmp.tfjXuEpJcP/3799_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec2x4.cleaned.mlir:21:11
  wire _GEN_0;	// /tmp/tmp.tfjXuEpJcP/3799_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec2x4.cleaned.mlir:20:11
  wire _GEN_1;	// /tmp/tmp.tfjXuEpJcP/3799_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec2x4.cleaned.mlir:19:11
  wire _GEN_2;	// /tmp/tmp.tfjXuEpJcP/3799_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec2x4.cleaned.mlir:18:10
  assign _GEN_2 = &dec_in;	// /tmp/tmp.tfjXuEpJcP/3799_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec2x4.cleaned.mlir:18:10
  assign _GEN_1 = dec_in == 2'h2;	// /tmp/tmp.tfjXuEpJcP/3799_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec2x4.cleaned.mlir:6:15, :19:11
  assign _GEN_0 = dec_in == 2'h1;	// /tmp/tmp.tfjXuEpJcP/3799_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec2x4.cleaned.mlir:5:14, :20:11
  assign _GEN = dec_in == 2'h0;	// /tmp/tmp.tfjXuEpJcP/3799_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec2x4.cleaned.mlir:4:14, :21:11
  assign dec_out =
    {_GEN_2, 3'h0} | {1'h0, {_GEN_1, 2'h0} | {1'h0, {_GEN_0, 1'h0} | {1'h0, _GEN}}};	// /tmp/tmp.tfjXuEpJcP/3799_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec2x4.cleaned.mlir:3:14, :4:14, :8:14, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:10, :19:11, :20:11, :21:11, :22:5
endmodule

