Analysis & Synthesis report for PLCPU
Sun Dec  1 12:44:23 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for MEM_stage:mem_stage|DM:data_mem|altsyncram:DataMem_rtl_0|altsyncram_eg81:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |CPU5STAGE
 17. Parameter Settings for User Entity Instance: exception_detect_unit:EDU
 18. Parameter Settings for User Entity Instance: forwardA:FA
 19. Parameter Settings for User Entity Instance: forwardB:FB
 20. Parameter Settings for User Entity Instance: forwardC:FC
 21. Parameter Settings for User Entity Instance: IF_stage:if_stage
 22. Parameter Settings for User Entity Instance: IF_stage:if_stage|MUX_8x1:pc_src_mux
 23. Parameter Settings for User Entity Instance: IF_stage:if_stage|PC_register:pc_reg
 24. Parameter Settings for User Entity Instance: IF_stage:if_stage|IM:inst_mem
 25. Parameter Settings for User Entity Instance: IF_ID_buffer:if_id_buffer
 26. Parameter Settings for User Entity Instance: ID_stage:id_stage
 27. Parameter Settings for User Entity Instance: ID_stage:id_stage|REG_FILE:reg_file
 28. Parameter Settings for User Entity Instance: ID_stage:id_stage|Immed_Gen_unit:immed_gen
 29. Parameter Settings for User Entity Instance: ID_stage:id_stage|BranchResolver:BR
 30. Parameter Settings for User Entity Instance: ID_stage:id_stage|control_unit:cu
 31. Parameter Settings for User Entity Instance: ID_stage:id_stage|StallDetectionUnit:SDU
 32. Parameter Settings for User Entity Instance: ID_EX_buffer:id_ex_buffer
 33. Parameter Settings for User Entity Instance: EX_stage:ex_stage
 34. Parameter Settings for User Entity Instance: EX_stage:ex_stage|MUX_4x1:alu_oper1
 35. Parameter Settings for User Entity Instance: EX_stage:ex_stage|MUX_8x1:alu_oper2
 36. Parameter Settings for User Entity Instance: EX_stage:ex_stage|ALU:alu
 37. Parameter Settings for User Entity Instance: EX_stage:ex_stage|ALU_OPER:alu_oper
 38. Parameter Settings for User Entity Instance: EX_stage:ex_stage|MUX_4x1:store_rs2_mux
 39. Parameter Settings for User Entity Instance: MEM_stage:mem_stage|DM:data_mem
 40. Parameter Settings for User Entity Instance: MEM_WB_buffer:mem_wb_buffer
 41. Parameter Settings for Inferred Entity Instance: MEM_stage:mem_stage|DM:data_mem|altsyncram:DataMem_rtl_0
 42. altsyncram Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "MEM_WB_buffer:mem_wb_buffer"
 44. Port Connectivity Checks: "EX_stage:ex_stage|MUX_4x1:store_rs2_mux"
 45. Port Connectivity Checks: "EX_stage:ex_stage|ALU:alu"
 46. Port Connectivity Checks: "EX_stage:ex_stage|MUX_8x1:alu_oper2"
 47. Port Connectivity Checks: "IF_stage:if_stage|MUX_8x1:pc_src_mux"
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages
 51. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec  1 12:44:23 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; PLCPU                                          ;
; Top-level Entity Name              ; CPU5STAGE                                      ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 4,190                                          ;
;     Total combinational functions  ; 3,138                                          ;
;     Dedicated logic registers      ; 1,545                                          ;
; Total registers                    ; 1545                                           ;
; Total pins                         ; 66                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 32,768                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; CPU5STAGE          ; PLCPU              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; MUX_4x1.v                        ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v                ;         ;
; MUX_8x1.v                        ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v                ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v                    ;         ;
; REG_FILE.v                       ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v               ;         ;
; ALU_OPER.v                       ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v               ;         ;
; IF_ID_buffer.v                   ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_ID_buffer.v           ;         ;
; ID_EX_buffer.v                   ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v           ;         ;
; EX_MEM_buffer.v                  ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_MEM_buffer.v          ;         ;
; MEM_WB_buffer.v                  ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_WB_buffer.v          ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/control_unit.v           ;         ;
; PC_register.v                    ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v            ;         ;
; Immed_Gen_unit.v                 ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v         ;         ;
; IF_stage.v                       ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v               ;         ;
; ID_stage.v                       ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v               ;         ;
; EX_stage.v                       ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v               ;         ;
; MEM_stage.v                      ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v              ;         ;
; WB_stage.v                       ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/WB_stage.v               ;         ;
; exception_detect_unit.v          ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/exception_detect_unit.v  ;         ;
; IM.v                             ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v                     ;         ;
; DM.v                             ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DM.v                     ;         ;
; CPU5STAGE.v                      ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v              ;         ;
; CompareEqual.v                   ; yes             ; User Verilog HDL File        ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CompareEqual.v           ;         ;
; opcodes.txt                      ; yes             ; Auto-Found File              ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt              ;         ;
; forwarda.v                       ; yes             ; Auto-Found Verilog HDL File  ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwarda.v               ;         ;
; forwardb.v                       ; yes             ; Auto-Found Verilog HDL File  ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardb.v               ;         ;
; forwardc.v                       ; yes             ; Auto-Found Verilog HDL File  ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardc.v               ;         ;
; branchresolver.v                 ; yes             ; Auto-Found Verilog HDL File  ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchresolver.v         ;         ;
; stalldetectionunit.v             ; yes             ; Auto-Found Verilog HDL File  ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/stalldetectionunit.v     ;         ;
; branchdecision.v                 ; yes             ; Auto-Found Verilog HDL File  ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchdecision.v         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/quartus/devices_support/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; d:/quartus/devices_support/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/quartus/devices_support/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/quartus/devices_support/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/quartus/devices_support/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/quartus/devices_support/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_eg81.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/db/altsyncram_eg81.tdf   ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,190     ;
;                                             ;           ;
; Total combinational functions               ; 3138      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2215      ;
;     -- 3 input functions                    ; 559       ;
;     -- <=2 input functions                  ; 364       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2923      ;
;     -- arithmetic mode                      ; 215       ;
;                                             ;           ;
; Total registers                             ; 1545      ;
;     -- Dedicated logic registers            ; 1545      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 66        ;
; Total memory bits                           ; 32768     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; hlt_logic ;
; Maximum fan-out                             ; 1577      ;
; Total fan-out                               ; 17474     ;
; Average fan-out                             ; 3.61      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Entity Name           ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |CPU5STAGE                                   ; 3138 (33)           ; 1545 (32)                 ; 32768       ; 0            ; 0       ; 0         ; 66   ; 0            ; |CPU5STAGE                                                                                         ; CPU5STAGE             ; work         ;
;    |EX_MEM_buffer:ex_mem_buffer|             ; 32 (32)             ; 85 (85)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|EX_MEM_buffer:ex_mem_buffer                                                             ; EX_MEM_buffer         ; work         ;
;    |EX_stage:ex_stage|                       ; 918 (3)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|EX_stage:ex_stage                                                                       ; EX_stage              ; work         ;
;       |ALU:alu|                              ; 634 (634)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|EX_stage:ex_stage|ALU:alu                                                               ; ALU                   ; work         ;
;       |ALU_OPER:alu_oper|                    ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|EX_stage:ex_stage|ALU_OPER:alu_oper                                                     ; ALU_OPER              ; work         ;
;       |BranchDecision:BDU|                   ; 29 (1)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|EX_stage:ex_stage|BranchDecision:BDU                                                    ; BranchDecision        ; work         ;
;          |compare_equal:cmp1|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|EX_stage:ex_stage|BranchDecision:BDU|compare_equal:cmp1                                 ; compare_equal         ; work         ;
;       |MUX_4x1:alu_oper1|                    ; 97 (97)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|EX_stage:ex_stage|MUX_4x1:alu_oper1                                                     ; MUX_4x1               ; work         ;
;       |MUX_8x1:alu_oper2|                    ; 121 (121)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|EX_stage:ex_stage|MUX_8x1:alu_oper2                                                     ; MUX_8x1               ; work         ;
;    |ID_EX_buffer:id_ex_buffer|               ; 186 (186)           ; 188 (188)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|ID_EX_buffer:id_ex_buffer                                                               ; ID_EX_buffer          ; work         ;
;    |ID_stage:id_stage|                       ; 1495 (33)           ; 1056 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|ID_stage:id_stage                                                                       ; ID_stage              ; work         ;
;       |BranchResolver:BR|                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|ID_stage:id_stage|BranchResolver:BR                                                     ; BranchResolver        ; work         ;
;       |Immed_Gen_unit:immed_gen|             ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|ID_stage:id_stage|Immed_Gen_unit:immed_gen                                              ; Immed_Gen_unit        ; work         ;
;       |REG_FILE:reg_file|                    ; 1403 (1403)         ; 1056 (1056)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|ID_stage:id_stage|REG_FILE:reg_file                                                     ; REG_FILE              ; work         ;
;       |StallDetectionUnit:SDU|               ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|ID_stage:id_stage|StallDetectionUnit:SDU                                                ; StallDetectionUnit    ; work         ;
;       |control_unit:cu|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|ID_stage:id_stage|control_unit:cu                                                       ; control_unit          ; work         ;
;    |IF_ID_buffer:if_id_buffer|               ; 100 (100)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|IF_ID_buffer:if_id_buffer                                                               ; IF_ID_buffer          ; work         ;
;    |IF_stage:if_stage|                       ; 289 (31)            ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|IF_stage:if_stage                                                                       ; IF_stage              ; work         ;
;       |IM:inst_mem|                          ; 116 (116)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|IF_stage:if_stage|IM:inst_mem                                                           ; IM                    ; work         ;
;       |MUX_8x1:pc_src_mux|                   ; 142 (141)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|IF_stage:if_stage|MUX_8x1:pc_src_mux                                                    ; MUX_8x1               ; work         ;
;          |BITWISEand3:sel4|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|IF_stage:if_stage|MUX_8x1:pc_src_mux|BITWISEand3:sel4                                   ; BITWISEand3           ; work         ;
;       |PC_register:pc_reg|                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|IF_stage:if_stage|PC_register:pc_reg                                                    ; PC_register           ; work         ;
;    |MEM_WB_buffer:mem_wb_buffer|             ; 4 (4)               ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|MEM_WB_buffer:mem_wb_buffer                                                             ; MEM_WB_buffer         ; work         ;
;    |MEM_stage:mem_stage|                     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|MEM_stage:mem_stage                                                                     ; MEM_stage             ; work         ;
;       |DM:data_mem|                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|MEM_stage:mem_stage|DM:data_mem                                                         ; DM                    ; work         ;
;          |altsyncram:DataMem_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|MEM_stage:mem_stage|DM:data_mem|altsyncram:DataMem_rtl_0                                ; altsyncram            ; work         ;
;             |altsyncram_eg81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|MEM_stage:mem_stage|DM:data_mem|altsyncram:DataMem_rtl_0|altsyncram_eg81:auto_generated ; altsyncram_eg81       ; work         ;
;    |WB_stage:wb_stage|                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|WB_stage:wb_stage                                                                       ; WB_stage              ; work         ;
;    |exception_detect_unit:EDU|               ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|exception_detect_unit:EDU                                                               ; exception_detect_unit ; work         ;
;    |forwardA:FA|                             ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|forwardA:FA                                                                             ; forwardA              ; work         ;
;    |forwardB:FB|                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|forwardB:FB                                                                             ; forwardB              ; work         ;
;    |forwardC:FC|                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5STAGE|forwardC:FC                                                                             ; forwardC              ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; MEM_stage:mem_stage|DM:data_mem|altsyncram:DataMem_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                         ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                          ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; EX_stage:ex_stage|ALU:alu|res[0]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[1]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[2]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[3]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[4]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[5]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[6]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[7]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[8]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[9]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[10]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[11]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[12]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[13]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[14]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[15]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[16]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[17]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[18]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[19]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[20]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[21]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[22]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[23]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[24]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[25]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[26]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[27]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[28]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[29]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[30]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[31]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[2]       ; EX_stage:ex_stage|ALU_OPER:alu_oper|WideNor0 ; yes                    ;
; EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3]       ; EX_stage:ex_stage|ALU_OPER:alu_oper|WideNor0 ; yes                    ;
; EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[0]       ; EX_stage:ex_stage|ALU_OPER:alu_oper|WideNor0 ; yes                    ;
; EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[1]       ; EX_stage:ex_stage|ALU_OPER:alu_oper|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 36  ;                                              ;                        ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+-----------------------------------------------------+----------------------------------------------------+
; Register name                                       ; Reason for Removal                                 ;
+-----------------------------------------------------+----------------------------------------------------+
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][31] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][30] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][29] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][28] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][27] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][26] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][25] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][24] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][23] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][22] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][21] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][20] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][19] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][18] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][17] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][16] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][15] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][14] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][13] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][12] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][11] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][10] ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][9]  ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][8]  ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][7]  ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][6]  ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][5]  ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][4]  ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][3]  ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][2]  ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][1]  ; Stuck at GND due to stuck port data_in             ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][0]  ; Stuck at GND due to stuck port data_in             ;
; ID_EX_buffer:id_ex_buffer|EX_Immed[27..31]          ; Merged with ID_EX_buffer:id_ex_buffer|EX_Immed[26] ;
; IF_ID_buffer:if_id_buffer|ID_rs2_ind[4]             ; Merged with IF_ID_buffer:if_id_buffer|ID_INST[20]  ;
; IF_ID_buffer:if_id_buffer|ID_rs2_ind[3]             ; Merged with IF_ID_buffer:if_id_buffer|ID_INST[19]  ;
; IF_ID_buffer:if_id_buffer|ID_rs2_ind[2]             ; Merged with IF_ID_buffer:if_id_buffer|ID_INST[18]  ;
; IF_ID_buffer:if_id_buffer|ID_rs2_ind[1]             ; Merged with IF_ID_buffer:if_id_buffer|ID_INST[17]  ;
; IF_ID_buffer:if_id_buffer|ID_rs2_ind[0]             ; Merged with IF_ID_buffer:if_id_buffer|ID_INST[16]  ;
; ID_EX_buffer:id_ex_buffer|EX_Immed[9]               ; Merged with ID_EX_buffer:id_ex_buffer|EX_Immed[10] ;
; IF_ID_buffer:if_id_buffer|ID_INST[9]                ; Merged with IF_ID_buffer:if_id_buffer|ID_INST[10]  ;
; Total Number of Removed Registers = 44              ;                                                    ;
+-----------------------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1545  ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 1376  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1135  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; IF_stage:if_stage|PC_register:pc_reg|DataOut[0]  ; 71      ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[1]  ; 66      ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[2]  ; 69      ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[3]  ; 70      ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[4]  ; 59      ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[5]  ; 58      ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[6]  ; 5       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[7]  ; 5       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[8]  ; 5       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[9]  ; 5       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[10] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[11] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[12] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[13] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[14] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[15] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[16] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[17] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[18] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[19] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[20] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[21] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[22] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[23] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[24] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[25] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[26] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[27] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[28] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[29] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[30] ; 4       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[31] ; 5       ;
; Total number of inverted registers = 32          ;         ;
+--------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                           ;
+-------------------------------------------------+-----------------------------------------------+------+
; Register Name                                   ; Megafunction                                  ; Type ;
+-------------------------------------------------+-----------------------------------------------+------+
; MEM_stage:mem_stage|DM:data_mem|Data_Out[0..31] ; MEM_stage:mem_stage|DM:data_mem|DataMem_rtl_0 ; RAM  ;
+-------------------------------------------------+-----------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPU5STAGE|IF_ID_buffer:if_id_buffer|ID_opcode[1]               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CPU5STAGE|IF_ID_buffer:if_id_buffer|ID_rs1_ind[0]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CPU5STAGE|IF_ID_buffer:if_id_buffer|ID_rd_ind[0]               ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |CPU5STAGE|ID_stage:id_stage|REG_FILE:reg_file|rd_data2[14]     ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |CPU5STAGE|ID_stage:id_stage|REG_FILE:reg_file|rd_data1[10]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU5STAGE|ID_stage:id_stage|StallDetectionUnit:SDU|PC_Write    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |CPU5STAGE|ID_stage:id_stage|Immed_Gen_unit:immed_gen|Immed[7]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CPU5STAGE|ID_stage:id_stage|Immed_Gen_unit:immed_gen|Immed[1]  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |CPU5STAGE|ID_stage:id_stage|Immed_Gen_unit:immed_gen|Immed[17] ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |CPU5STAGE|EX_stage:ex_stage|ALU:alu|Mux25                      ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |CPU5STAGE|EX_stage:ex_stage|ALU:alu|Mux10                      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |CPU5STAGE|EX_stage:ex_stage|ALU:alu|Mux29                      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |CPU5STAGE|EX_stage:ex_stage|ALU:alu|Mux9                       ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |CPU5STAGE|EX_stage:ex_stage|ALU:alu|Mux31                      ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |CPU5STAGE|EX_stage:ex_stage|ALU:alu|Mux5                       ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |CPU5STAGE|EX_stage:ex_stage|ALU:alu|Mux32                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for MEM_stage:mem_stage|DM:data_mem|altsyncram:DataMem_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CPU5STAGE ;
+----------------+----------------------------------+-----------------------+
; Parameter Name ; Value                            ; Type                  ;
+----------------+----------------------------------+-----------------------+
; handler_addr   ; 00000000000000000000001111101000 ; Unsigned Binary       ;
+----------------+----------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exception_detect_unit:EDU ;
+----------------+--------------+----------------------------------------+
; Parameter Name ; Value        ; Type                                   ;
+----------------+--------------+----------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                        ;
; addu           ; 000000100001 ; Unsigned Binary                        ;
; sub            ; 000000100010 ; Unsigned Binary                        ;
; subu           ; 000000100011 ; Unsigned Binary                        ;
; and_           ; 000000100100 ; Unsigned Binary                        ;
; or_            ; 000000100101 ; Unsigned Binary                        ;
; xor_           ; 000000100110 ; Unsigned Binary                        ;
; nor_           ; 000000100111 ; Unsigned Binary                        ;
; sll            ; 000000000000 ; Unsigned Binary                        ;
; srl            ; 000000000010 ; Unsigned Binary                        ;
; slt            ; 000000101010 ; Unsigned Binary                        ;
; sgt            ; 000000101011 ; Unsigned Binary                        ;
; jr             ; 000000001000 ; Unsigned Binary                        ;
; addi           ; 001000000000 ; Unsigned Binary                        ;
; andi           ; 001100000000 ; Unsigned Binary                        ;
; ori            ; 001101000000 ; Unsigned Binary                        ;
; xori           ; 001110000000 ; Unsigned Binary                        ;
; lw             ; 100011000000 ; Unsigned Binary                        ;
; sw             ; 101011000000 ; Unsigned Binary                        ;
; slti           ; 001010000000 ; Unsigned Binary                        ;
; beq            ; 000100000000 ; Unsigned Binary                        ;
; bne            ; 000101000000 ; Unsigned Binary                        ;
; j              ; 000010000000 ; Unsigned Binary                        ;
; jal            ; 000011000000 ; Unsigned Binary                        ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                        ;
+----------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwardA:FA ;
+----------------+--------------+--------------------------+
; Parameter Name ; Value        ; Type                     ;
+----------------+--------------+--------------------------+
; bit_width      ; 32           ; Signed Integer           ;
; add            ; 000000100000 ; Unsigned Binary          ;
; addu           ; 000000100001 ; Unsigned Binary          ;
; sub            ; 000000100010 ; Unsigned Binary          ;
; subu           ; 000000100011 ; Unsigned Binary          ;
; and_           ; 000000100100 ; Unsigned Binary          ;
; or_            ; 000000100101 ; Unsigned Binary          ;
; xor_           ; 000000100110 ; Unsigned Binary          ;
; nor_           ; 000000100111 ; Unsigned Binary          ;
; sll            ; 000000000000 ; Unsigned Binary          ;
; srl            ; 000000000010 ; Unsigned Binary          ;
; slt            ; 000000101010 ; Unsigned Binary          ;
; sgt            ; 000000101011 ; Unsigned Binary          ;
; jr             ; 000000001000 ; Unsigned Binary          ;
; addi           ; 001000000000 ; Unsigned Binary          ;
; andi           ; 001100000000 ; Unsigned Binary          ;
; ori            ; 001101000000 ; Unsigned Binary          ;
; xori           ; 001110000000 ; Unsigned Binary          ;
; lw             ; 100011000000 ; Unsigned Binary          ;
; sw             ; 101011000000 ; Unsigned Binary          ;
; slti           ; 001010000000 ; Unsigned Binary          ;
; beq            ; 000100000000 ; Unsigned Binary          ;
; bne            ; 000101000000 ; Unsigned Binary          ;
; j              ; 000010000000 ; Unsigned Binary          ;
; jal            ; 000011000000 ; Unsigned Binary          ;
; hlt_inst       ; 111111000000 ; Unsigned Binary          ;
+----------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwardB:FB ;
+----------------+--------------+--------------------------+
; Parameter Name ; Value        ; Type                     ;
+----------------+--------------+--------------------------+
; bit_width      ; 32           ; Signed Integer           ;
; add            ; 000000100000 ; Unsigned Binary          ;
; addu           ; 000000100001 ; Unsigned Binary          ;
; sub            ; 000000100010 ; Unsigned Binary          ;
; subu           ; 000000100011 ; Unsigned Binary          ;
; and_           ; 000000100100 ; Unsigned Binary          ;
; or_            ; 000000100101 ; Unsigned Binary          ;
; xor_           ; 000000100110 ; Unsigned Binary          ;
; nor_           ; 000000100111 ; Unsigned Binary          ;
; sll            ; 000000000000 ; Unsigned Binary          ;
; srl            ; 000000000010 ; Unsigned Binary          ;
; slt            ; 000000101010 ; Unsigned Binary          ;
; sgt            ; 000000101011 ; Unsigned Binary          ;
; jr             ; 000000001000 ; Unsigned Binary          ;
; addi           ; 001000000000 ; Unsigned Binary          ;
; andi           ; 001100000000 ; Unsigned Binary          ;
; ori            ; 001101000000 ; Unsigned Binary          ;
; xori           ; 001110000000 ; Unsigned Binary          ;
; lw             ; 100011000000 ; Unsigned Binary          ;
; sw             ; 101011000000 ; Unsigned Binary          ;
; slti           ; 001010000000 ; Unsigned Binary          ;
; beq            ; 000100000000 ; Unsigned Binary          ;
; bne            ; 000101000000 ; Unsigned Binary          ;
; j              ; 000010000000 ; Unsigned Binary          ;
; jal            ; 000011000000 ; Unsigned Binary          ;
; hlt_inst       ; 111111000000 ; Unsigned Binary          ;
+----------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwardC:FC ;
+----------------+--------------+--------------------------+
; Parameter Name ; Value        ; Type                     ;
+----------------+--------------+--------------------------+
; bit_width      ; 32           ; Signed Integer           ;
; add            ; 000000100000 ; Unsigned Binary          ;
; addu           ; 000000100001 ; Unsigned Binary          ;
; sub            ; 000000100010 ; Unsigned Binary          ;
; subu           ; 000000100011 ; Unsigned Binary          ;
; and_           ; 000000100100 ; Unsigned Binary          ;
; or_            ; 000000100101 ; Unsigned Binary          ;
; xor_           ; 000000100110 ; Unsigned Binary          ;
; nor_           ; 000000100111 ; Unsigned Binary          ;
; sll            ; 000000000000 ; Unsigned Binary          ;
; srl            ; 000000000010 ; Unsigned Binary          ;
; slt            ; 000000101010 ; Unsigned Binary          ;
; sgt            ; 000000101011 ; Unsigned Binary          ;
; jr             ; 000000001000 ; Unsigned Binary          ;
; addi           ; 001000000000 ; Unsigned Binary          ;
; andi           ; 001100000000 ; Unsigned Binary          ;
; ori            ; 001101000000 ; Unsigned Binary          ;
; xori           ; 001110000000 ; Unsigned Binary          ;
; lw             ; 100011000000 ; Unsigned Binary          ;
; sw             ; 101011000000 ; Unsigned Binary          ;
; slti           ; 001010000000 ; Unsigned Binary          ;
; beq            ; 000100000000 ; Unsigned Binary          ;
; bne            ; 000101000000 ; Unsigned Binary          ;
; j              ; 000010000000 ; Unsigned Binary          ;
; jal            ; 000011000000 ; Unsigned Binary          ;
; hlt_inst       ; 111111000000 ; Unsigned Binary          ;
+----------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_stage:if_stage      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; handler_addr   ; 00000000000000000000001111101000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_stage:if_stage|MUX_8x1:pc_src_mux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; bit_with       ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_stage:if_stage|PC_register:pc_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; initialaddr    ; -1    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_stage:if_stage|IM:inst_mem ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID_buffer:if_id_buffer ;
+----------------+--------------+----------------------------------------+
; Parameter Name ; Value        ; Type                                   ;
+----------------+--------------+----------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                        ;
; addu           ; 000000100001 ; Unsigned Binary                        ;
; sub            ; 000000100010 ; Unsigned Binary                        ;
; subu           ; 000000100011 ; Unsigned Binary                        ;
; and_           ; 000000100100 ; Unsigned Binary                        ;
; or_            ; 000000100101 ; Unsigned Binary                        ;
; xor_           ; 000000100110 ; Unsigned Binary                        ;
; nor_           ; 000000100111 ; Unsigned Binary                        ;
; sll            ; 000000000000 ; Unsigned Binary                        ;
; srl            ; 000000000010 ; Unsigned Binary                        ;
; slt            ; 000000101010 ; Unsigned Binary                        ;
; sgt            ; 000000101011 ; Unsigned Binary                        ;
; jr             ; 000000001000 ; Unsigned Binary                        ;
; addi           ; 001000000000 ; Unsigned Binary                        ;
; andi           ; 001100000000 ; Unsigned Binary                        ;
; ori            ; 001101000000 ; Unsigned Binary                        ;
; xori           ; 001110000000 ; Unsigned Binary                        ;
; lw             ; 100011000000 ; Unsigned Binary                        ;
; sw             ; 101011000000 ; Unsigned Binary                        ;
; slti           ; 001010000000 ; Unsigned Binary                        ;
; beq            ; 000100000000 ; Unsigned Binary                        ;
; bne            ; 000101000000 ; Unsigned Binary                        ;
; j              ; 000010000000 ; Unsigned Binary                        ;
; jal            ; 000011000000 ; Unsigned Binary                        ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                        ;
+----------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_stage:id_stage ;
+----------------+--------------+--------------------------------+
; Parameter Name ; Value        ; Type                           ;
+----------------+--------------+--------------------------------+
; add            ; 000000100000 ; Unsigned Binary                ;
; addu           ; 000000100001 ; Unsigned Binary                ;
; sub            ; 000000100010 ; Unsigned Binary                ;
; subu           ; 000000100011 ; Unsigned Binary                ;
; and_           ; 000000100100 ; Unsigned Binary                ;
; or_            ; 000000100101 ; Unsigned Binary                ;
; xor_           ; 000000100110 ; Unsigned Binary                ;
; nor_           ; 000000100111 ; Unsigned Binary                ;
; sll            ; 000000000000 ; Unsigned Binary                ;
; srl            ; 000000000010 ; Unsigned Binary                ;
; slt            ; 000000101010 ; Unsigned Binary                ;
; sgt            ; 000000101011 ; Unsigned Binary                ;
; jr             ; 000000001000 ; Unsigned Binary                ;
; addi           ; 001000000000 ; Unsigned Binary                ;
; andi           ; 001100000000 ; Unsigned Binary                ;
; ori            ; 001101000000 ; Unsigned Binary                ;
; xori           ; 001110000000 ; Unsigned Binary                ;
; lw             ; 100011000000 ; Unsigned Binary                ;
; sw             ; 101011000000 ; Unsigned Binary                ;
; slti           ; 001010000000 ; Unsigned Binary                ;
; beq            ; 000100000000 ; Unsigned Binary                ;
; bne            ; 000101000000 ; Unsigned Binary                ;
; j              ; 000010000000 ; Unsigned Binary                ;
; jal            ; 000011000000 ; Unsigned Binary                ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                ;
+----------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_stage:id_stage|REG_FILE:reg_file ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_stage:id_stage|Immed_Gen_unit:immed_gen ;
+----------------+--------------+---------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                    ;
+----------------+--------------+---------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                         ;
; addu           ; 000000100001 ; Unsigned Binary                                         ;
; sub            ; 000000100010 ; Unsigned Binary                                         ;
; subu           ; 000000100011 ; Unsigned Binary                                         ;
; and_           ; 000000100100 ; Unsigned Binary                                         ;
; or_            ; 000000100101 ; Unsigned Binary                                         ;
; xor_           ; 000000100110 ; Unsigned Binary                                         ;
; nor_           ; 000000100111 ; Unsigned Binary                                         ;
; sll            ; 000000000000 ; Unsigned Binary                                         ;
; srl            ; 000000000010 ; Unsigned Binary                                         ;
; slt            ; 000000101010 ; Unsigned Binary                                         ;
; sgt            ; 000000101011 ; Unsigned Binary                                         ;
; jr             ; 000000001000 ; Unsigned Binary                                         ;
; addi           ; 001000000000 ; Unsigned Binary                                         ;
; andi           ; 001100000000 ; Unsigned Binary                                         ;
; ori            ; 001101000000 ; Unsigned Binary                                         ;
; xori           ; 001110000000 ; Unsigned Binary                                         ;
; lw             ; 100011000000 ; Unsigned Binary                                         ;
; sw             ; 101011000000 ; Unsigned Binary                                         ;
; slti           ; 001010000000 ; Unsigned Binary                                         ;
; beq            ; 000100000000 ; Unsigned Binary                                         ;
; bne            ; 000101000000 ; Unsigned Binary                                         ;
; j              ; 000010000000 ; Unsigned Binary                                         ;
; jal            ; 000011000000 ; Unsigned Binary                                         ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                         ;
+----------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_stage:id_stage|BranchResolver:BR ;
+----------------+--------------+--------------------------------------------------+
; Parameter Name ; Value        ; Type                                             ;
+----------------+--------------+--------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                  ;
; addu           ; 000000100001 ; Unsigned Binary                                  ;
; sub            ; 000000100010 ; Unsigned Binary                                  ;
; subu           ; 000000100011 ; Unsigned Binary                                  ;
; and_           ; 000000100100 ; Unsigned Binary                                  ;
; or_            ; 000000100101 ; Unsigned Binary                                  ;
; xor_           ; 000000100110 ; Unsigned Binary                                  ;
; nor_           ; 000000100111 ; Unsigned Binary                                  ;
; sll            ; 000000000000 ; Unsigned Binary                                  ;
; srl            ; 000000000010 ; Unsigned Binary                                  ;
; slt            ; 000000101010 ; Unsigned Binary                                  ;
; sgt            ; 000000101011 ; Unsigned Binary                                  ;
; jr             ; 000000001000 ; Unsigned Binary                                  ;
; addi           ; 001000000000 ; Unsigned Binary                                  ;
; andi           ; 001100000000 ; Unsigned Binary                                  ;
; ori            ; 001101000000 ; Unsigned Binary                                  ;
; xori           ; 001110000000 ; Unsigned Binary                                  ;
; lw             ; 100011000000 ; Unsigned Binary                                  ;
; sw             ; 101011000000 ; Unsigned Binary                                  ;
; slti           ; 001010000000 ; Unsigned Binary                                  ;
; beq            ; 000100000000 ; Unsigned Binary                                  ;
; bne            ; 000101000000 ; Unsigned Binary                                  ;
; j              ; 000010000000 ; Unsigned Binary                                  ;
; jal            ; 000011000000 ; Unsigned Binary                                  ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                  ;
+----------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_stage:id_stage|control_unit:cu ;
+----------------+--------------+------------------------------------------------+
; Parameter Name ; Value        ; Type                                           ;
+----------------+--------------+------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                ;
; addu           ; 000000100001 ; Unsigned Binary                                ;
; sub            ; 000000100010 ; Unsigned Binary                                ;
; subu           ; 000000100011 ; Unsigned Binary                                ;
; and_           ; 000000100100 ; Unsigned Binary                                ;
; or_            ; 000000100101 ; Unsigned Binary                                ;
; xor_           ; 000000100110 ; Unsigned Binary                                ;
; nor_           ; 000000100111 ; Unsigned Binary                                ;
; sll            ; 000000000000 ; Unsigned Binary                                ;
; srl            ; 000000000010 ; Unsigned Binary                                ;
; slt            ; 000000101010 ; Unsigned Binary                                ;
; sgt            ; 000000101011 ; Unsigned Binary                                ;
; jr             ; 000000001000 ; Unsigned Binary                                ;
; addi           ; 001000000000 ; Unsigned Binary                                ;
; andi           ; 001100000000 ; Unsigned Binary                                ;
; ori            ; 001101000000 ; Unsigned Binary                                ;
; xori           ; 001110000000 ; Unsigned Binary                                ;
; lw             ; 100011000000 ; Unsigned Binary                                ;
; sw             ; 101011000000 ; Unsigned Binary                                ;
; slti           ; 001010000000 ; Unsigned Binary                                ;
; beq            ; 000100000000 ; Unsigned Binary                                ;
; bne            ; 000101000000 ; Unsigned Binary                                ;
; j              ; 000010000000 ; Unsigned Binary                                ;
; jal            ; 000011000000 ; Unsigned Binary                                ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                ;
+----------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_stage:id_stage|StallDetectionUnit:SDU ;
+----------------+--------------+-------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                  ;
+----------------+--------------+-------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                       ;
; addu           ; 000000100001 ; Unsigned Binary                                       ;
; sub            ; 000000100010 ; Unsigned Binary                                       ;
; subu           ; 000000100011 ; Unsigned Binary                                       ;
; and_           ; 000000100100 ; Unsigned Binary                                       ;
; or_            ; 000000100101 ; Unsigned Binary                                       ;
; xor_           ; 000000100110 ; Unsigned Binary                                       ;
; nor_           ; 000000100111 ; Unsigned Binary                                       ;
; sll            ; 000000000000 ; Unsigned Binary                                       ;
; srl            ; 000000000010 ; Unsigned Binary                                       ;
; slt            ; 000000101010 ; Unsigned Binary                                       ;
; sgt            ; 000000101011 ; Unsigned Binary                                       ;
; jr             ; 000000001000 ; Unsigned Binary                                       ;
; addi           ; 001000000000 ; Unsigned Binary                                       ;
; andi           ; 001100000000 ; Unsigned Binary                                       ;
; ori            ; 001101000000 ; Unsigned Binary                                       ;
; xori           ; 001110000000 ; Unsigned Binary                                       ;
; lw             ; 100011000000 ; Unsigned Binary                                       ;
; sw             ; 101011000000 ; Unsigned Binary                                       ;
; slti           ; 001010000000 ; Unsigned Binary                                       ;
; beq            ; 000100000000 ; Unsigned Binary                                       ;
; bne            ; 000101000000 ; Unsigned Binary                                       ;
; j              ; 000010000000 ; Unsigned Binary                                       ;
; jal            ; 000011000000 ; Unsigned Binary                                       ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                       ;
+----------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_buffer:id_ex_buffer ;
+----------------+--------------+----------------------------------------+
; Parameter Name ; Value        ; Type                                   ;
+----------------+--------------+----------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                        ;
; addu           ; 000000100001 ; Unsigned Binary                        ;
; sub            ; 000000100010 ; Unsigned Binary                        ;
; subu           ; 000000100011 ; Unsigned Binary                        ;
; and_           ; 000000100100 ; Unsigned Binary                        ;
; or_            ; 000000100101 ; Unsigned Binary                        ;
; xor_           ; 000000100110 ; Unsigned Binary                        ;
; nor_           ; 000000100111 ; Unsigned Binary                        ;
; sll            ; 000000000000 ; Unsigned Binary                        ;
; srl            ; 000000000010 ; Unsigned Binary                        ;
; slt            ; 000000101010 ; Unsigned Binary                        ;
; sgt            ; 000000101011 ; Unsigned Binary                        ;
; jr             ; 000000001000 ; Unsigned Binary                        ;
; addi           ; 001000000000 ; Unsigned Binary                        ;
; andi           ; 001100000000 ; Unsigned Binary                        ;
; ori            ; 001101000000 ; Unsigned Binary                        ;
; xori           ; 001110000000 ; Unsigned Binary                        ;
; lw             ; 100011000000 ; Unsigned Binary                        ;
; sw             ; 101011000000 ; Unsigned Binary                        ;
; slti           ; 001010000000 ; Unsigned Binary                        ;
; beq            ; 000100000000 ; Unsigned Binary                        ;
; bne            ; 000101000000 ; Unsigned Binary                        ;
; j              ; 000010000000 ; Unsigned Binary                        ;
; jal            ; 000011000000 ; Unsigned Binary                        ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                        ;
+----------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_stage:ex_stage ;
+----------------+--------------+--------------------------------+
; Parameter Name ; Value        ; Type                           ;
+----------------+--------------+--------------------------------+
; add            ; 000000100000 ; Unsigned Binary                ;
; addu           ; 000000100001 ; Unsigned Binary                ;
; sub            ; 000000100010 ; Unsigned Binary                ;
; subu           ; 000000100011 ; Unsigned Binary                ;
; and_           ; 000000100100 ; Unsigned Binary                ;
; or_            ; 000000100101 ; Unsigned Binary                ;
; xor_           ; 000000100110 ; Unsigned Binary                ;
; nor_           ; 000000100111 ; Unsigned Binary                ;
; sll            ; 000000000000 ; Unsigned Binary                ;
; srl            ; 000000000010 ; Unsigned Binary                ;
; slt            ; 000000101010 ; Unsigned Binary                ;
; sgt            ; 000000101011 ; Unsigned Binary                ;
; jr             ; 000000001000 ; Unsigned Binary                ;
; addi           ; 001000000000 ; Unsigned Binary                ;
; andi           ; 001100000000 ; Unsigned Binary                ;
; ori            ; 001101000000 ; Unsigned Binary                ;
; xori           ; 001110000000 ; Unsigned Binary                ;
; lw             ; 100011000000 ; Unsigned Binary                ;
; sw             ; 101011000000 ; Unsigned Binary                ;
; slti           ; 001010000000 ; Unsigned Binary                ;
; beq            ; 000100000000 ; Unsigned Binary                ;
; bne            ; 000101000000 ; Unsigned Binary                ;
; j              ; 000010000000 ; Unsigned Binary                ;
; jal            ; 000011000000 ; Unsigned Binary                ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                ;
+----------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_stage:ex_stage|MUX_4x1:alu_oper1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_stage:ex_stage|MUX_8x1:alu_oper2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; bit_with       ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_stage:ex_stage|ALU:alu ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_stage:ex_stage|ALU_OPER:alu_oper ;
+----------------+--------------+--------------------------------------------------+
; Parameter Name ; Value        ; Type                                             ;
+----------------+--------------+--------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                  ;
; addu           ; 000000100001 ; Unsigned Binary                                  ;
; sub            ; 000000100010 ; Unsigned Binary                                  ;
; subu           ; 000000100011 ; Unsigned Binary                                  ;
; and_           ; 000000100100 ; Unsigned Binary                                  ;
; or_            ; 000000100101 ; Unsigned Binary                                  ;
; xor_           ; 000000100110 ; Unsigned Binary                                  ;
; nor_           ; 000000100111 ; Unsigned Binary                                  ;
; sll            ; 000000000000 ; Unsigned Binary                                  ;
; srl            ; 000000000010 ; Unsigned Binary                                  ;
; slt            ; 000000101010 ; Unsigned Binary                                  ;
; sgt            ; 000000101011 ; Unsigned Binary                                  ;
; jr             ; 000000001000 ; Unsigned Binary                                  ;
; addi           ; 001000000000 ; Unsigned Binary                                  ;
; andi           ; 001100000000 ; Unsigned Binary                                  ;
; ori            ; 001101000000 ; Unsigned Binary                                  ;
; xori           ; 001110000000 ; Unsigned Binary                                  ;
; lw             ; 100011000000 ; Unsigned Binary                                  ;
; sw             ; 101011000000 ; Unsigned Binary                                  ;
; slti           ; 001010000000 ; Unsigned Binary                                  ;
; beq            ; 000100000000 ; Unsigned Binary                                  ;
; bne            ; 000101000000 ; Unsigned Binary                                  ;
; j              ; 000010000000 ; Unsigned Binary                                  ;
; jal            ; 000011000000 ; Unsigned Binary                                  ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                  ;
+----------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_stage:ex_stage|MUX_4x1:store_rs2_mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_stage:mem_stage|DM:data_mem ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_buffer:mem_wb_buffer ;
+----------------+--------------+------------------------------------------+
; Parameter Name ; Value        ; Type                                     ;
+----------------+--------------+------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                          ;
; addu           ; 000000100001 ; Unsigned Binary                          ;
; sub            ; 000000100010 ; Unsigned Binary                          ;
; subu           ; 000000100011 ; Unsigned Binary                          ;
; and_           ; 000000100100 ; Unsigned Binary                          ;
; or_            ; 000000100101 ; Unsigned Binary                          ;
; xor_           ; 000000100110 ; Unsigned Binary                          ;
; nor_           ; 000000100111 ; Unsigned Binary                          ;
; sll            ; 000000000000 ; Unsigned Binary                          ;
; srl            ; 000000000010 ; Unsigned Binary                          ;
; slt            ; 000000101010 ; Unsigned Binary                          ;
; sgt            ; 000000101011 ; Unsigned Binary                          ;
; jr             ; 000000001000 ; Unsigned Binary                          ;
; addi           ; 001000000000 ; Unsigned Binary                          ;
; andi           ; 001100000000 ; Unsigned Binary                          ;
; ori            ; 001101000000 ; Unsigned Binary                          ;
; xori           ; 001110000000 ; Unsigned Binary                          ;
; lw             ; 100011000000 ; Unsigned Binary                          ;
; sw             ; 101011000000 ; Unsigned Binary                          ;
; slti           ; 001010000000 ; Unsigned Binary                          ;
; beq            ; 000100000000 ; Unsigned Binary                          ;
; bne            ; 000101000000 ; Unsigned Binary                          ;
; j              ; 000010000000 ; Unsigned Binary                          ;
; jal            ; 000011000000 ; Unsigned Binary                          ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                          ;
+----------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MEM_stage:mem_stage|DM:data_mem|altsyncram:DataMem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 1                                                        ;
; Entity Instance                           ; MEM_stage:mem_stage|DM:data_mem|altsyncram:DataMem_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_buffer:mem_wb_buffer"                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; WB_rs2      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; WB_rs1_ind  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; WB_rs2_ind  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; WB_PC       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; WB_INST     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; WB_opcode   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; WB_memwrite ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "EX_stage:ex_stage|MUX_4x1:store_rs2_mux" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; ind  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX_stage:ex_stage|ALU:alu"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ZF   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CF   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "EX_stage:ex_stage|MUX_8x1:alu_oper2" ;
+------------+-------+----------+---------------------------------+
; Port       ; Type  ; Severity ; Details                         ;
+------------+-------+----------+---------------------------------+
; ind        ; Input ; Info     ; Stuck at GND                    ;
; inh[31..1] ; Input ; Info     ; Stuck at GND                    ;
; inh[0]     ; Input ; Info     ; Stuck at VCC                    ;
+------------+-------+----------+---------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "IF_stage:if_stage|MUX_8x1:pc_src_mux" ;
+-------------+-------+----------+---------------------------------+
; Port        ; Type  ; Severity ; Details                         ;
+-------------+-------+----------+---------------------------------+
; inb[9..5]   ; Input ; Info     ; Stuck at VCC                    ;
; inb[31..10] ; Input ; Info     ; Stuck at GND                    ;
; inb[2..0]   ; Input ; Info     ; Stuck at GND                    ;
; inb[4]      ; Input ; Info     ; Stuck at GND                    ;
; inb[3]      ; Input ; Info     ; Stuck at VCC                    ;
; inf         ; Input ; Info     ; Stuck at GND                    ;
; ing         ; Input ; Info     ; Stuck at GND                    ;
; inh         ; Input ; Info     ; Stuck at GND                    ;
+-------------+-------+----------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 1545                        ;
;     CLR               ; 238                         ;
;     CLR SCLR          ; 3                           ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 1103                        ;
;     plain             ; 137                         ;
; cycloneiii_lcell_comb ; 3170                        ;
;     arith             ; 215                         ;
;         2 data inputs ; 88                          ;
;         3 data inputs ; 127                         ;
;     normal            ; 2955                        ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 271                         ;
;         3 data inputs ; 432                         ;
;         4 data inputs ; 2215                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 8.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Dec  1 12:44:02 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PLCPU -c PLCPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file plcpu.v
    Info (12023): Found entity 1: PLCPU File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PLCPU.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file mux_4x1.v
    Info (12023): Found entity 1: BITWISEand2 File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v Line: 2
    Info (12023): Found entity 2: MUX_4x1 File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v Line: 11
Info (12021): Found 2 design units, including 2 entities, in source file mux_8x1.v
    Info (12023): Found entity 1: BITWISEand3 File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v Line: 2
    Info (12023): Found entity 2: MUX_8x1 File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: REG_FILE File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v Line: 2
Warning (12019): Can't analyze file -- file Branch_flag_Gen.v is missing
Warning (12019): Can't analyze file -- file Branch_or_Jump_TargGen.v is missing
Warning (12019): Can't analyze file -- file forward_unit.v is missing
Warning (12019): Can't analyze file -- file BAL.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file alu_oper.v
    Info (12023): Found entity 1: ALU_OPER File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 15
Warning (12019): Can't analyze file -- file comparator.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file if_id_buffer.v
    Info (12023): Found entity 1: IF_ID_buffer File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_ID_buffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_ex_buffer.v
    Info (12023): Found entity 1: ID_EX_buffer File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem_buffer.v
    Info (12023): Found entity 1: EX_MEM_buffer File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_MEM_buffer.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb_buffer.v
    Info (12023): Found entity 1: MEM_WB_buffer File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_WB_buffer.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/control_unit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pc_register.v
    Info (12023): Found entity 1: PC_register File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file immed_gen_unit.v
    Info (12023): Found entity 1: Immed_Gen_unit File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file if_stage.v
    Info (12023): Found entity 1: IF_stage File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_stage.v
    Info (12023): Found entity 1: ID_stage File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage.v
    Info (12023): Found entity 1: EX_stage File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_stage.v
    Info (12023): Found entity 1: MEM_stage File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file wb_stage.v
    Info (12023): Found entity 1: WB_stage File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/WB_stage.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file exception_detect_unit.v
    Info (12023): Found entity 1: exception_detect_unit File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/exception_detect_unit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1.v
    Info (12023): Found entity 1: MUX_2x1 File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_2x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file im.v
    Info (12023): Found entity 1: IM File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file dm.v
    Info (12023): Found entity 1: DM File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DM.v Line: 40
Warning (12019): Can't analyze file -- file empty.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file cpu5stage.v
    Info (12023): Found entity 1: CPU5STAGE File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bcd7seg.v
    Info (12023): Found entity 1: bcd7seg File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/bcd7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compareequal.v
    Info (12023): Found entity 1: compare_equal File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CompareEqual.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at CPU5STAGE.v(63): created implicit net for "ID_predicted" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at CPU5STAGE.v(80): created implicit net for "EX_predicted" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at CPU5STAGE.v(84): created implicit net for "EX_rd_indzero" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 84
Info (12127): Elaborating entity "CPU5STAGE" for the top level hierarchy
Info (12128): Elaborating entity "exception_detect_unit" for hierarchy "exception_detect_unit:EDU" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 37
Warning (10230): Verilog HDL assignment warning at exception_detect_unit.v(14): truncated value with size 32 to match size of target (1) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/exception_detect_unit.v Line: 14
Warning (12125): Using design file forwarda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: forwardA File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwarda.v Line: 2
Info (12128): Elaborating entity "forwardA" for hierarchy "forwardA:FA" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 40
Warning (12125): Using design file forwardb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: forwardB File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardb.v Line: 2
Info (12128): Elaborating entity "forwardB" for hierarchy "forwardB:FB" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 43
Warning (12125): Using design file forwardc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: forwardC File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardc.v Line: 2
Info (12128): Elaborating entity "forwardC" for hierarchy "forwardC:FC" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 46
Info (12128): Elaborating entity "IF_stage" for hierarchy "IF_stage:if_stage" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 53
Info (12128): Elaborating entity "MUX_8x1" for hierarchy "IF_stage:if_stage|MUX_8x1:pc_src_mux" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v Line: 16
Info (12128): Elaborating entity "BITWISEand3" for hierarchy "IF_stage:if_stage|MUX_8x1:pc_src_mux|BITWISEand3:sel0" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v Line: 23
Info (12128): Elaborating entity "PC_register" for hierarchy "IF_stage:if_stage|PC_register:pc_reg" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v Line: 18
Info (12128): Elaborating entity "IM" for hierarchy "IF_stage:if_stage|IM:inst_mem" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v Line: 20
Warning (10030): Net "InstMem.data_a" at IM.v(34) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v Line: 34
Warning (10030): Net "InstMem.waddr_a" at IM.v(34) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v Line: 34
Warning (10030): Net "InstMem.we_a" at IM.v(34) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v Line: 34
Info (12128): Elaborating entity "IF_ID_buffer" for hierarchy "IF_ID_buffer:if_id_buffer" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 58
Info (12128): Elaborating entity "ID_stage" for hierarchy "ID_stage:id_stage" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 65
Warning (10230): Verilog HDL assignment warning at ID_stage.v(42): truncated value with size 32 to match size of target (3) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v Line: 42
Info (12128): Elaborating entity "REG_FILE" for hierarchy "ID_stage:id_stage|REG_FILE:reg_file" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at REG_FILE.v(19): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v Line: 19
Info (12128): Elaborating entity "Immed_Gen_unit" for hierarchy "ID_stage:id_stage|Immed_Gen_unit:immed_gen" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v Line: 29
Warning (10230): Verilog HDL assignment warning at Immed_Gen_unit.v(28): truncated value with size 37 to match size of target (32) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v Line: 28
Warning (10230): Verilog HDL assignment warning at Immed_Gen_unit.v(33): truncated value with size 48 to match size of target (32) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v Line: 33
Warning (10230): Verilog HDL assignment warning at Immed_Gen_unit.v(36): truncated value with size 58 to match size of target (32) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v Line: 36
Warning (10230): Verilog HDL assignment warning at Immed_Gen_unit.v(40): truncated value with size 48 to match size of target (32) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v Line: 40
Warning (12125): Using design file branchresolver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BranchResolver File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchresolver.v Line: 2
Info (12128): Elaborating entity "BranchResolver" for hierarchy "ID_stage:id_stage|BranchResolver:BR" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v Line: 34
Warning (10230): Verilog HDL assignment warning at branchresolver.v(17): truncated value with size 32 to match size of target (1) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchresolver.v Line: 17
Warning (10230): Verilog HDL assignment warning at branchresolver.v(20): truncated value with size 32 to match size of target (3) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchresolver.v Line: 20
Info (12128): Elaborating entity "control_unit" for hierarchy "ID_stage:id_stage|control_unit:cu" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v Line: 37
Warning (12125): Using design file stalldetectionunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: StallDetectionUnit File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/stalldetectionunit.v Line: 5
Info (12128): Elaborating entity "StallDetectionUnit" for hierarchy "ID_stage:id_stage|StallDetectionUnit:SDU" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v Line: 38
Info (12128): Elaborating entity "ID_EX_buffer" for hierarchy "ID_EX_buffer:id_ex_buffer" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 80
Info (12128): Elaborating entity "EX_stage" for hierarchy "EX_stage:ex_stage" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 84
Info (12128): Elaborating entity "MUX_4x1" for hierarchy "EX_stage:ex_stage|MUX_4x1:alu_oper1" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v Line: 23
Info (12128): Elaborating entity "BITWISEand2" for hierarchy "EX_stage:ex_stage|MUX_4x1:alu_oper1|BITWISEand2:sel0" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v Line: 20
Info (12128): Elaborating entity "ALU" for hierarchy "EX_stage:ex_stage|ALU:alu" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v Line: 28
Warning (10230): Verilog HDL assignment warning at ALU.v(46): truncated value with size 32 to match size of target (1) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 46
Warning (10230): Verilog HDL assignment warning at ALU.v(50): truncated value with size 32 to match size of target (1) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 50
Warning (10270): Verilog HDL Case Statement warning at ALU.v(25): incomplete case statement has no default case item File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable "CF", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[0]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[1]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[2]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[3]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[4]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[5]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[6]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[7]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[8]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[9]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[10]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[11]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[12]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[13]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[14]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[15]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[16]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[17]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[18]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[19]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[20]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[21]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[22]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[23]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[24]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[25]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[26]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[27]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[28]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[29]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[30]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "res[31]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (10041): Inferred latch for "CF" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
Info (12128): Elaborating entity "ALU_OPER" for hierarchy "EX_stage:ex_stage|ALU_OPER:alu_oper" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v Line: 30
Warning (10270): Verilog HDL Case Statement warning at ALU_OPER.v(25): incomplete case statement has no default case item File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at ALU_OPER.v(25): inferring latch(es) for variable "ALU_OP", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Info (10041): Inferred latch for "ALU_OP[0]" at ALU_OPER.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Info (10041): Inferred latch for "ALU_OP[1]" at ALU_OPER.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Info (10041): Inferred latch for "ALU_OP[2]" at ALU_OPER.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Info (10041): Inferred latch for "ALU_OP[3]" at ALU_OPER.v(25) File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (12125): Using design file branchdecision.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BranchDecision File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchdecision.v Line: 1
Info (12128): Elaborating entity "BranchDecision" for hierarchy "EX_stage:ex_stage|BranchDecision:BDU" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v Line: 41
Info (12128): Elaborating entity "compare_equal" for hierarchy "EX_stage:ex_stage|BranchDecision:BDU|compare_equal:cmp1" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchdecision.v Line: 15
Info (12128): Elaborating entity "EX_MEM_buffer" for hierarchy "EX_MEM_buffer:ex_mem_buffer" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 95
Info (12128): Elaborating entity "MEM_stage" for hierarchy "MEM_stage:mem_stage" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 97
Info (12128): Elaborating entity "DM" for hierarchy "MEM_stage:mem_stage|DM:data_mem" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v Line: 11
Info (12128): Elaborating entity "MEM_WB_buffer" for hierarchy "MEM_WB_buffer:mem_wb_buffer" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 106
Info (12128): Elaborating entity "WB_stage" for hierarchy "WB_stage:wb_stage" File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 108
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "IF_stage:if_stage|IM:inst_mem|InstMem" is uninferred due to asynchronous read logic File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v Line: 34
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MEM_stage:mem_stage|DM:data_mem|DataMem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "MEM_stage:mem_stage|DM:data_mem|altsyncram:DataMem_rtl_0"
Info (12133): Instantiated megafunction "MEM_stage:mem_stage|DM:data_mem|altsyncram:DataMem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/db/altsyncram_eg81.tdf Line: 28
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[0] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[2] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[1] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[2] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[3] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[4] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[5] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[6] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[7] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[8] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[9] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[10] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[11] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[12] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[13] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[14] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[15] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[16] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[17] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[18] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[19] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[20] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[21] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[22] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[23] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[24] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[25] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[26] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[27] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[28] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[29] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[30] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[31] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[2] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX_buffer:id_ex_buffer|EX_opcode[11] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v Line: 32
Warning (13012): Latch EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX_buffer:id_ex_buffer|EX_opcode[11] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v Line: 32
Warning (13012): Latch EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[0] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX_buffer:id_ex_buffer|EX_opcode[11] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v Line: 32
Warning (13012): Latch EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[1] has unsafe behavior File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX_buffer:id_ex_buffer|EX_opcode[11] File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v Line: 32
Info (13000): Registers with preset signals will power-up high File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v Line: 17
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PLCPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4353 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 4255 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 4823 megabytes
    Info: Processing ended: Sun Dec  1 12:44:23 2024
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PLCPU.map.smsg.


