{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 00:59:00 2020 " "Info: Processing started: Thu Jul 16 00:59:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/vita/Downloads/fkElevator/clock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decode4_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode4_8 " "Info: Found entity 1: decode4_8" {  } { { "decode4_8.v" "" { Text "C:/Users/vita/Downloads/fkElevator/decode4_8.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenPin.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenPin.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenPin " "Info: Found entity 1: fenPin" {  } { { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pulse2level.V(10) " "Warning (10268): Verilog HDL information at pulse2level.V(10): always construct contains both blocking and non-blocking assignments" {  } { { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse2level.V 1 1 " "Info: Found 1 design units, including 1 entities, in source file pulse2level.V" { { "Info" "ISGN_ENTITY_NAME" "1 pulse2level " "Info: Found entity 1: pulse2level" {  } { { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalDeal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalDeal.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalDeal " "Info: Found entity 1: signalDeal" {  } { { "signalDeal.v" "" { Text "C:/Users/vita/Downloads/fkElevator/signalDeal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transcoderDirect.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file transcoderDirect.v" { { "Info" "ISGN_ENTITY_NAME" "1 transcoderDirect " "Info: Found entity 1: transcoderDirect" {  } { { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translater.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file translater.v" { { "Info" "ISGN_ENTITY_NAME" "1 translater " "Info: Found entity 1: translater" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file elevator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 elevator " "Info: Found entity 1: elevator" {  } { { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator " "Info: Elaborating entity \"elevator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transcoderDirect transcoderDirect:inst8 " "Info: Elaborating entity \"transcoderDirect\" for hierarchy \"transcoderDirect:inst8\"" {  } { { "elevator.bdf" "inst8" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -160 1136 1264 -64 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst3 " "Info: Elaborating entity \"FSM\" for hierarchy \"FSM:inst3\"" {  } { { "elevator.bdf" "inst3" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 40 664 792 136 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst4 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst4\"" {  } { { "elevator.bdf" "inst4" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 40 904 1040 136 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(18) " "Warning (10230): Verilog HDL assignment warning at counter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(19) " "Warning (10230): Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "counter.v(17) " "Info (10264): Verilog HDL Case Statement information at counter.v(17): all case item expressions in this case statement are onehot" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 17 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenPin fenPin:inst5 " "Info: Elaborating entity \"fenPin\" for hierarchy \"fenPin:inst5\"" {  } { { "elevator.bdf" "inst5" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 296 432 528 392 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse2level pulse2level:inst2 " "Info: Elaborating entity \"pulse2level\" for hierarchy \"pulse2level:inst2\"" {  } { { "elevator.bdf" "inst2" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 56 408 600 152 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4_8 decode4_8:inst6 " "Info: Elaborating entity \"decode4_8\" for hierarchy \"decode4_8:inst6\"" {  } { { "elevator.bdf" "inst6" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -120 576 760 -24 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalDeal signalDeal:inst " "Info: Elaborating entity \"signalDeal\" for hierarchy \"signalDeal:inst\"" {  } { { "elevator.bdf" "inst" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 72 160 360 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst7 " "Info: Elaborating entity \"clock\" for hierarchy \"clock:inst7\"" {  } { { "elevator.bdf" "inst7" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 280 912 1056 408 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(19) " "Warning (10230): Verilog HDL assignment warning at clock.v(19): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/vita/Downloads/fkElevator/clock.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translater translater:inst9 " "Info: Elaborating entity \"translater\" for hierarchy \"translater:inst9\"" {  } { { "elevator.bdf" "inst9" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 464 904 1064 560 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outled translater.v(8) " "Warning (10240): Verilog HDL Always Construct warning at translater.v(8): inferring latch(es) for variable \"outled\", which holds its previous value in one or more paths through the always construct" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[0\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[0\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[1\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[1\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[2\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[2\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[3\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[3\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[4\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[4\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[5\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[5\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[6\] translater.v(11) " "Info (10041): Inferred latch for \"outled\[6\]\" at translater.v(11)" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[0\] " "Warning: Latch translater:inst9\|outled\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[1\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[1\] " "Warning: Latch translater:inst9\|outled\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[1\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[2\] " "Warning: Latch translater:inst9\|outled\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[1\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[3\] " "Warning: Latch translater:inst9\|outled\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[1\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[4\] " "Warning: Latch translater:inst9\|outled\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[1\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[5\] " "Warning: Latch translater:inst9\|outled\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[2\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "translater:inst9\|outled\[6\] " "Warning: Latch translater:inst9\|outled\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:inst4\|sl_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:inst4\|sl_reg\[1\]" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock:inst7\|sm_seg\[0\] Low " "Critical Warning: Register clock:inst7\|sm_seg\[0\] will power up to Low" {  } { { "clock.v" "" { Text "C:/Users/vita/Downloads/fkElevator/clock.v" 31 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 19 " "Info: 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[13\] " "Info: Register \"fenPin:inst5\|timeclk\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[14\] " "Info: Register \"fenPin:inst5\|timeclk\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[15\] " "Info: Register \"fenPin:inst5\|timeclk\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[16\] " "Info: Register \"fenPin:inst5\|timeclk\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[17\] " "Info: Register \"fenPin:inst5\|timeclk\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[18\] " "Info: Register \"fenPin:inst5\|timeclk\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[19\] " "Info: Register \"fenPin:inst5\|timeclk\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[20\] " "Info: Register \"fenPin:inst5\|timeclk\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[21\] " "Info: Register \"fenPin:inst5\|timeclk\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[22\] " "Info: Register \"fenPin:inst5\|timeclk\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[23\] " "Info: Register \"fenPin:inst5\|timeclk\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[24\] " "Info: Register \"fenPin:inst5\|timeclk\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[25\] " "Info: Register \"fenPin:inst5\|timeclk\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[26\] " "Info: Register \"fenPin:inst5\|timeclk\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[27\] " "Info: Register \"fenPin:inst5\|timeclk\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[28\] " "Info: Register \"fenPin:inst5\|timeclk\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[29\] " "Info: Register \"fenPin:inst5\|timeclk\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[30\] " "Info: Register \"fenPin:inst5\|timeclk\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fenPin:inst5\|timeclk\[31\] " "Info: Register \"fenPin:inst5\|timeclk\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Info: Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Info: Implemented 108 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vita/Downloads/fkElevator/elevator.map.smsg " "Info: Generated suppressed messages file C:/Users/vita/Downloads/fkElevator/elevator.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 00:59:03 2020 " "Info: Processing ended: Thu Jul 16 00:59:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
