/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED3 */
#define LED3__0__INTTYPE CYREG_PICU6_INTTYPE2
#define LED3__0__MASK 0x04u
#define LED3__0__PC CYREG_PRT6_PC2
#define LED3__0__PORT 6u
#define LED3__0__SHIFT 2u
#define LED3__AG CYREG_PRT6_AG
#define LED3__AMUX CYREG_PRT6_AMUX
#define LED3__BIE CYREG_PRT6_BIE
#define LED3__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED3__BYP CYREG_PRT6_BYP
#define LED3__CTL CYREG_PRT6_CTL
#define LED3__DM0 CYREG_PRT6_DM0
#define LED3__DM1 CYREG_PRT6_DM1
#define LED3__DM2 CYREG_PRT6_DM2
#define LED3__DR CYREG_PRT6_DR
#define LED3__INP_DIS CYREG_PRT6_INP_DIS
#define LED3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED3__LCD_EN CYREG_PRT6_LCD_EN
#define LED3__MASK 0x04u
#define LED3__PORT 6u
#define LED3__PRT CYREG_PRT6_PRT
#define LED3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED3__PS CYREG_PRT6_PS
#define LED3__SHIFT 2u
#define LED3__SLW CYREG_PRT6_SLW

/* I2C_1 */
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B0_UDB06_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B0_UDB06_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B0_UDB06_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B0_UDB06_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B0_UDB06_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B0_UDB06_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB04_A0
#define I2C_1_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB04_A1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB04_D0
#define I2C_1_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB04_D1
#define I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define I2C_1_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB04_F0
#define I2C_1_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB04_F1
#define I2C_1_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define I2C_1_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_1_bI2C_UDB_StsReg__0__POS 0
#define I2C_1_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_StsReg__1__POS 1
#define I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define I2C_1_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_StsReg__2__POS 2
#define I2C_1_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_1_bI2C_UDB_StsReg__3__POS 3
#define I2C_1_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_StsReg__4__POS 4
#define I2C_1_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_StsReg__5__POS 5
#define I2C_1_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_1_bI2C_UDB_StsReg__MASK_REG CYREG_B1_UDB07_MSK
#define I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define I2C_1_bI2C_UDB_StsReg__STATUS_REG CYREG_B1_UDB07_ST
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB04_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB04_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB04_MSK
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x01u
#define I2C_1_I2C_IRQ__INTC_NUMBER 0u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define I2C_1_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define I2C_1_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define I2C_1_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define I2C_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define I2C_1_IntClock__INDEX 0x03u
#define I2C_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I2C_1_IntClock__PM_ACT_MSK 0x08u
#define I2C_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I2C_1_IntClock__PM_STBY_MSK 0x08u

/* PWM_1 */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU6_INTTYPE0
#define Pin_1__0__MASK 0x01u
#define Pin_1__0__PC CYREG_PRT6_PC0
#define Pin_1__0__PORT 6u
#define Pin_1__0__SHIFT 0u
#define Pin_1__AG CYREG_PRT6_AG
#define Pin_1__AMUX CYREG_PRT6_AMUX
#define Pin_1__BIE CYREG_PRT6_BIE
#define Pin_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_1__BYP CYREG_PRT6_BYP
#define Pin_1__CTL CYREG_PRT6_CTL
#define Pin_1__DM0 CYREG_PRT6_DM0
#define Pin_1__DM1 CYREG_PRT6_DM1
#define Pin_1__DM2 CYREG_PRT6_DM2
#define Pin_1__DR CYREG_PRT6_DR
#define Pin_1__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_1__MASK 0x01u
#define Pin_1__PORT 6u
#define Pin_1__PRT CYREG_PRT6_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_1__PS CYREG_PRT6_PS
#define Pin_1__SHIFT 0u
#define Pin_1__SLW CYREG_PRT6_SLW
#define Pin_1_6__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Pin_1_6__0__MASK 0x40u
#define Pin_1_6__0__PC CYREG_PRT1_PC6
#define Pin_1_6__0__PORT 1u
#define Pin_1_6__0__SHIFT 6u
#define Pin_1_6__AG CYREG_PRT1_AG
#define Pin_1_6__AMUX CYREG_PRT1_AMUX
#define Pin_1_6__BIE CYREG_PRT1_BIE
#define Pin_1_6__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_1_6__BYP CYREG_PRT1_BYP
#define Pin_1_6__CTL CYREG_PRT1_CTL
#define Pin_1_6__DM0 CYREG_PRT1_DM0
#define Pin_1_6__DM1 CYREG_PRT1_DM1
#define Pin_1_6__DM2 CYREG_PRT1_DM2
#define Pin_1_6__DR CYREG_PRT1_DR
#define Pin_1_6__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_1_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_1_6__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_1_6__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_1_6__MASK 0x40u
#define Pin_1_6__PORT 1u
#define Pin_1_6__PRT CYREG_PRT1_PRT
#define Pin_1_6__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_1_6__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_1_6__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_1_6__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_1_6__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_1_6__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_1_6__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_1_6__PS CYREG_PRT1_PS
#define Pin_1_6__SHIFT 6u
#define Pin_1_6__SLW CYREG_PRT1_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* Shunt */
#define Shunt_DacClk__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Shunt_DacClk__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Shunt_DacClk__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Shunt_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define Shunt_DacClk__INDEX 0x06u
#define Shunt_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Shunt_DacClk__PM_ACT_MSK 0x40u
#define Shunt_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Shunt_DacClk__PM_STBY_MSK 0x40u
#define Shunt_VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define Shunt_VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define Shunt_VDAC8_viDAC8__D CYREG_DAC3_D
#define Shunt_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Shunt_VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define Shunt_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Shunt_VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define Shunt_VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define Shunt_VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define Shunt_VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define Shunt_VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define Shunt_VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define Shunt_VDAC8_viDAC8__TR CYREG_DAC3_TR
#define Shunt_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define Shunt_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define Shunt_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define Shunt_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define Shunt_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define Shunt_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define Shunt_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define Shunt_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define Shunt_VDAC8_viDAC8__TST CYREG_DAC3_TST
#define Shunt_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Shunt_Wave1_DMA__DRQ_NUMBER 2u
#define Shunt_Wave1_DMA__NUMBEROF_TDS 0u
#define Shunt_Wave1_DMA__PRIORITY 2u
#define Shunt_Wave1_DMA__TERMIN_EN 0u
#define Shunt_Wave1_DMA__TERMIN_SEL 0u
#define Shunt_Wave1_DMA__TERMOUT0_EN 0u
#define Shunt_Wave1_DMA__TERMOUT0_SEL 0u
#define Shunt_Wave1_DMA__TERMOUT1_EN 0u
#define Shunt_Wave1_DMA__TERMOUT1_SEL 0u
#define Shunt_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Shunt_Wave2_DMA__DRQ_NUMBER 3u
#define Shunt_Wave2_DMA__NUMBEROF_TDS 0u
#define Shunt_Wave2_DMA__PRIORITY 2u
#define Shunt_Wave2_DMA__TERMIN_EN 0u
#define Shunt_Wave2_DMA__TERMIN_SEL 0u
#define Shunt_Wave2_DMA__TERMOUT0_EN 0u
#define Shunt_Wave2_DMA__TERMOUT0_SEL 0u
#define Shunt_Wave2_DMA__TERMOUT1_EN 0u
#define Shunt_Wave2_DMA__TERMOUT1_SEL 0u

/* JSVout */
#define JSVout__0__INTTYPE CYREG_PICU6_INTTYPE4
#define JSVout__0__MASK 0x10u
#define JSVout__0__PC CYREG_PRT6_PC4
#define JSVout__0__PORT 6u
#define JSVout__0__SHIFT 4u
#define JSVout__AG CYREG_PRT6_AG
#define JSVout__AMUX CYREG_PRT6_AMUX
#define JSVout__BIE CYREG_PRT6_BIE
#define JSVout__BIT_MASK CYREG_PRT6_BIT_MASK
#define JSVout__BYP CYREG_PRT6_BYP
#define JSVout__CTL CYREG_PRT6_CTL
#define JSVout__DM0 CYREG_PRT6_DM0
#define JSVout__DM1 CYREG_PRT6_DM1
#define JSVout__DM2 CYREG_PRT6_DM2
#define JSVout__DR CYREG_PRT6_DR
#define JSVout__INP_DIS CYREG_PRT6_INP_DIS
#define JSVout__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define JSVout__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define JSVout__LCD_EN CYREG_PRT6_LCD_EN
#define JSVout__MASK 0x10u
#define JSVout__PORT 6u
#define JSVout__PRT CYREG_PRT6_PRT
#define JSVout__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define JSVout__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define JSVout__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define JSVout__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define JSVout__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define JSVout__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define JSVout__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define JSVout__PS CYREG_PRT6_PS
#define JSVout__SHIFT 4u
#define JSVout__SLW CYREG_PRT6_SLW

/* Supply */
#define Supply_viDAC8__CR0 CYREG_DAC1_CR0
#define Supply_viDAC8__CR1 CYREG_DAC1_CR1
#define Supply_viDAC8__D CYREG_DAC1_D
#define Supply_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Supply_viDAC8__PM_ACT_MSK 0x02u
#define Supply_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Supply_viDAC8__PM_STBY_MSK 0x02u
#define Supply_viDAC8__STROBE CYREG_DAC1_STROBE
#define Supply_viDAC8__SW0 CYREG_DAC1_SW0
#define Supply_viDAC8__SW2 CYREG_DAC1_SW2
#define Supply_viDAC8__SW3 CYREG_DAC1_SW3
#define Supply_viDAC8__SW4 CYREG_DAC1_SW4
#define Supply_viDAC8__TR CYREG_DAC1_TR
#define Supply_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define Supply_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define Supply_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define Supply_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define Supply_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define Supply_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define Supply_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define Supply_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define Supply_viDAC8__TST CYREG_DAC1_TST

/* VShunt */
#define VShunt__0__INTTYPE CYREG_PICU5_INTTYPE3
#define VShunt__0__MASK 0x08u
#define VShunt__0__PC CYREG_PRT5_PC3
#define VShunt__0__PORT 5u
#define VShunt__0__SHIFT 3u
#define VShunt__AG CYREG_PRT5_AG
#define VShunt__AMUX CYREG_PRT5_AMUX
#define VShunt__BIE CYREG_PRT5_BIE
#define VShunt__BIT_MASK CYREG_PRT5_BIT_MASK
#define VShunt__BYP CYREG_PRT5_BYP
#define VShunt__CTL CYREG_PRT5_CTL
#define VShunt__DM0 CYREG_PRT5_DM0
#define VShunt__DM1 CYREG_PRT5_DM1
#define VShunt__DM2 CYREG_PRT5_DM2
#define VShunt__DR CYREG_PRT5_DR
#define VShunt__INP_DIS CYREG_PRT5_INP_DIS
#define VShunt__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define VShunt__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define VShunt__LCD_EN CYREG_PRT5_LCD_EN
#define VShunt__MASK 0x08u
#define VShunt__PORT 5u
#define VShunt__PRT CYREG_PRT5_PRT
#define VShunt__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define VShunt__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define VShunt__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define VShunt__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define VShunt__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define VShunt__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define VShunt__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define VShunt__PS CYREG_PRT5_PS
#define VShunt__SHIFT 3u
#define VShunt__SLW CYREG_PRT5_SLW

/* VinM_1 */
#define VinM_1__0__INTTYPE CYREG_PICU0_INTTYPE3
#define VinM_1__0__MASK 0x08u
#define VinM_1__0__PC CYREG_PRT0_PC3
#define VinM_1__0__PORT 0u
#define VinM_1__0__SHIFT 3u
#define VinM_1__AG CYREG_PRT0_AG
#define VinM_1__AMUX CYREG_PRT0_AMUX
#define VinM_1__BIE CYREG_PRT0_BIE
#define VinM_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define VinM_1__BYP CYREG_PRT0_BYP
#define VinM_1__CTL CYREG_PRT0_CTL
#define VinM_1__DM0 CYREG_PRT0_DM0
#define VinM_1__DM1 CYREG_PRT0_DM1
#define VinM_1__DM2 CYREG_PRT0_DM2
#define VinM_1__DR CYREG_PRT0_DR
#define VinM_1__INP_DIS CYREG_PRT0_INP_DIS
#define VinM_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define VinM_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VinM_1__LCD_EN CYREG_PRT0_LCD_EN
#define VinM_1__MASK 0x08u
#define VinM_1__PORT 0u
#define VinM_1__PRT CYREG_PRT0_PRT
#define VinM_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VinM_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VinM_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VinM_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VinM_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VinM_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VinM_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VinM_1__PS CYREG_PRT0_PS
#define VinM_1__SHIFT 3u
#define VinM_1__SLW CYREG_PRT0_SLW

/* VinM_2 */
#define VinM_2__0__INTTYPE CYREG_PICU3_INTTYPE4
#define VinM_2__0__MASK 0x10u
#define VinM_2__0__PC CYREG_PRT3_PC4
#define VinM_2__0__PORT 3u
#define VinM_2__0__SHIFT 4u
#define VinM_2__AG CYREG_PRT3_AG
#define VinM_2__AMUX CYREG_PRT3_AMUX
#define VinM_2__BIE CYREG_PRT3_BIE
#define VinM_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define VinM_2__BYP CYREG_PRT3_BYP
#define VinM_2__CTL CYREG_PRT3_CTL
#define VinM_2__DM0 CYREG_PRT3_DM0
#define VinM_2__DM1 CYREG_PRT3_DM1
#define VinM_2__DM2 CYREG_PRT3_DM2
#define VinM_2__DR CYREG_PRT3_DR
#define VinM_2__INP_DIS CYREG_PRT3_INP_DIS
#define VinM_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define VinM_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define VinM_2__LCD_EN CYREG_PRT3_LCD_EN
#define VinM_2__MASK 0x10u
#define VinM_2__PORT 3u
#define VinM_2__PRT CYREG_PRT3_PRT
#define VinM_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define VinM_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define VinM_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define VinM_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define VinM_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define VinM_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define VinM_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define VinM_2__PS CYREG_PRT3_PS
#define VinM_2__SHIFT 4u
#define VinM_2__SLW CYREG_PRT3_SLW

/* VinM_3 */
#define VinM_3__0__INTTYPE CYREG_PICU0_INTTYPE5
#define VinM_3__0__MASK 0x20u
#define VinM_3__0__PC CYREG_PRT0_PC5
#define VinM_3__0__PORT 0u
#define VinM_3__0__SHIFT 5u
#define VinM_3__AG CYREG_PRT0_AG
#define VinM_3__AMUX CYREG_PRT0_AMUX
#define VinM_3__BIE CYREG_PRT0_BIE
#define VinM_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define VinM_3__BYP CYREG_PRT0_BYP
#define VinM_3__CTL CYREG_PRT0_CTL
#define VinM_3__DM0 CYREG_PRT0_DM0
#define VinM_3__DM1 CYREG_PRT0_DM1
#define VinM_3__DM2 CYREG_PRT0_DM2
#define VinM_3__DR CYREG_PRT0_DR
#define VinM_3__INP_DIS CYREG_PRT0_INP_DIS
#define VinM_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define VinM_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VinM_3__LCD_EN CYREG_PRT0_LCD_EN
#define VinM_3__MASK 0x20u
#define VinM_3__PORT 0u
#define VinM_3__PRT CYREG_PRT0_PRT
#define VinM_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VinM_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VinM_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VinM_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VinM_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VinM_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VinM_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VinM_3__PS CYREG_PRT0_PS
#define VinM_3__SHIFT 5u
#define VinM_3__SLW CYREG_PRT0_SLW

/* VinM_4 */
#define VinM_4__0__INTTYPE CYREG_PICU3_INTTYPE2
#define VinM_4__0__MASK 0x04u
#define VinM_4__0__PC CYREG_PRT3_PC2
#define VinM_4__0__PORT 3u
#define VinM_4__0__SHIFT 2u
#define VinM_4__AG CYREG_PRT3_AG
#define VinM_4__AMUX CYREG_PRT3_AMUX
#define VinM_4__BIE CYREG_PRT3_BIE
#define VinM_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define VinM_4__BYP CYREG_PRT3_BYP
#define VinM_4__CTL CYREG_PRT3_CTL
#define VinM_4__DM0 CYREG_PRT3_DM0
#define VinM_4__DM1 CYREG_PRT3_DM1
#define VinM_4__DM2 CYREG_PRT3_DM2
#define VinM_4__DR CYREG_PRT3_DR
#define VinM_4__INP_DIS CYREG_PRT3_INP_DIS
#define VinM_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define VinM_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define VinM_4__LCD_EN CYREG_PRT3_LCD_EN
#define VinM_4__MASK 0x04u
#define VinM_4__PORT 3u
#define VinM_4__PRT CYREG_PRT3_PRT
#define VinM_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define VinM_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define VinM_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define VinM_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define VinM_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define VinM_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define VinM_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define VinM_4__PS CYREG_PRT3_PS
#define VinM_4__SHIFT 2u
#define VinM_4__SLW CYREG_PRT3_SLW

/* VinP_1 */
#define VinP_1__0__INTTYPE CYREG_PICU0_INTTYPE2
#define VinP_1__0__MASK 0x04u
#define VinP_1__0__PC CYREG_PRT0_PC2
#define VinP_1__0__PORT 0u
#define VinP_1__0__SHIFT 2u
#define VinP_1__AG CYREG_PRT0_AG
#define VinP_1__AMUX CYREG_PRT0_AMUX
#define VinP_1__BIE CYREG_PRT0_BIE
#define VinP_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define VinP_1__BYP CYREG_PRT0_BYP
#define VinP_1__CTL CYREG_PRT0_CTL
#define VinP_1__DM0 CYREG_PRT0_DM0
#define VinP_1__DM1 CYREG_PRT0_DM1
#define VinP_1__DM2 CYREG_PRT0_DM2
#define VinP_1__DR CYREG_PRT0_DR
#define VinP_1__INP_DIS CYREG_PRT0_INP_DIS
#define VinP_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define VinP_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VinP_1__LCD_EN CYREG_PRT0_LCD_EN
#define VinP_1__MASK 0x04u
#define VinP_1__PORT 0u
#define VinP_1__PRT CYREG_PRT0_PRT
#define VinP_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VinP_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VinP_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VinP_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VinP_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VinP_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VinP_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VinP_1__PS CYREG_PRT0_PS
#define VinP_1__SHIFT 2u
#define VinP_1__SLW CYREG_PRT0_SLW

/* VinP_2 */
#define VinP_2__0__INTTYPE CYREG_PICU3_INTTYPE5
#define VinP_2__0__MASK 0x20u
#define VinP_2__0__PC CYREG_PRT3_PC5
#define VinP_2__0__PORT 3u
#define VinP_2__0__SHIFT 5u
#define VinP_2__AG CYREG_PRT3_AG
#define VinP_2__AMUX CYREG_PRT3_AMUX
#define VinP_2__BIE CYREG_PRT3_BIE
#define VinP_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define VinP_2__BYP CYREG_PRT3_BYP
#define VinP_2__CTL CYREG_PRT3_CTL
#define VinP_2__DM0 CYREG_PRT3_DM0
#define VinP_2__DM1 CYREG_PRT3_DM1
#define VinP_2__DM2 CYREG_PRT3_DM2
#define VinP_2__DR CYREG_PRT3_DR
#define VinP_2__INP_DIS CYREG_PRT3_INP_DIS
#define VinP_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define VinP_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define VinP_2__LCD_EN CYREG_PRT3_LCD_EN
#define VinP_2__MASK 0x20u
#define VinP_2__PORT 3u
#define VinP_2__PRT CYREG_PRT3_PRT
#define VinP_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define VinP_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define VinP_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define VinP_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define VinP_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define VinP_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define VinP_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define VinP_2__PS CYREG_PRT3_PS
#define VinP_2__SHIFT 5u
#define VinP_2__SLW CYREG_PRT3_SLW

/* VinP_3 */
#define VinP_3__0__INTTYPE CYREG_PICU0_INTTYPE4
#define VinP_3__0__MASK 0x10u
#define VinP_3__0__PC CYREG_PRT0_PC4
#define VinP_3__0__PORT 0u
#define VinP_3__0__SHIFT 4u
#define VinP_3__AG CYREG_PRT0_AG
#define VinP_3__AMUX CYREG_PRT0_AMUX
#define VinP_3__BIE CYREG_PRT0_BIE
#define VinP_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define VinP_3__BYP CYREG_PRT0_BYP
#define VinP_3__CTL CYREG_PRT0_CTL
#define VinP_3__DM0 CYREG_PRT0_DM0
#define VinP_3__DM1 CYREG_PRT0_DM1
#define VinP_3__DM2 CYREG_PRT0_DM2
#define VinP_3__DR CYREG_PRT0_DR
#define VinP_3__INP_DIS CYREG_PRT0_INP_DIS
#define VinP_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define VinP_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VinP_3__LCD_EN CYREG_PRT0_LCD_EN
#define VinP_3__MASK 0x10u
#define VinP_3__PORT 0u
#define VinP_3__PRT CYREG_PRT0_PRT
#define VinP_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VinP_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VinP_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VinP_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VinP_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VinP_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VinP_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VinP_3__PS CYREG_PRT0_PS
#define VinP_3__SHIFT 4u
#define VinP_3__SLW CYREG_PRT0_SLW

/* VinP_4 */
#define VinP_4__0__INTTYPE CYREG_PICU3_INTTYPE3
#define VinP_4__0__MASK 0x08u
#define VinP_4__0__PC CYREG_PRT3_PC3
#define VinP_4__0__PORT 3u
#define VinP_4__0__SHIFT 3u
#define VinP_4__AG CYREG_PRT3_AG
#define VinP_4__AMUX CYREG_PRT3_AMUX
#define VinP_4__BIE CYREG_PRT3_BIE
#define VinP_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define VinP_4__BYP CYREG_PRT3_BYP
#define VinP_4__CTL CYREG_PRT3_CTL
#define VinP_4__DM0 CYREG_PRT3_DM0
#define VinP_4__DM1 CYREG_PRT3_DM1
#define VinP_4__DM2 CYREG_PRT3_DM2
#define VinP_4__DR CYREG_PRT3_DR
#define VinP_4__INP_DIS CYREG_PRT3_INP_DIS
#define VinP_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define VinP_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define VinP_4__LCD_EN CYREG_PRT3_LCD_EN
#define VinP_4__MASK 0x08u
#define VinP_4__PORT 3u
#define VinP_4__PRT CYREG_PRT3_PRT
#define VinP_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define VinP_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define VinP_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define VinP_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define VinP_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define VinP_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define VinP_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define VinP_4__PS CYREG_PRT3_PS
#define VinP_4__SHIFT 3u
#define VinP_4__SLW CYREG_PRT3_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x01u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x02u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x02u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x04u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x10u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x10u

/* Opamp_1 */
#define Opamp_1_ABuf__CR CYREG_OPAMP3_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP3_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x08u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x08u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP3_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP3_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP3_TR1

/* Opamp_2 */
#define Opamp_2_ABuf__CR CYREG_OPAMP0_CR
#define Opamp_2_ABuf__MX CYREG_OPAMP0_MX
#define Opamp_2_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_2_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_2_ABuf__PM_ACT_MSK 0x01u
#define Opamp_2_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_2_ABuf__PM_STBY_MSK 0x01u
#define Opamp_2_ABuf__RSVD CYREG_OPAMP0_RSVD
#define Opamp_2_ABuf__SW CYREG_OPAMP0_SW
#define Opamp_2_ABuf__TR0 CYREG_OPAMP0_TR0
#define Opamp_2_ABuf__TR1 CYREG_OPAMP0_TR1

/* Opamp_3 */
#define Opamp_3_ABuf__CR CYREG_OPAMP1_CR
#define Opamp_3_ABuf__MX CYREG_OPAMP1_MX
#define Opamp_3_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_3_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_3_ABuf__PM_ACT_MSK 0x02u
#define Opamp_3_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_3_ABuf__PM_STBY_MSK 0x02u
#define Opamp_3_ABuf__RSVD CYREG_OPAMP1_RSVD
#define Opamp_3_ABuf__SW CYREG_OPAMP1_SW
#define Opamp_3_ABuf__TR0 CYREG_OPAMP1_TR0
#define Opamp_3_ABuf__TR1 CYREG_OPAMP1_TR1

/* Opamp_4 */
#define Opamp_4_ABuf__CR CYREG_OPAMP2_CR
#define Opamp_4_ABuf__MX CYREG_OPAMP2_MX
#define Opamp_4_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_4_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_4_ABuf__PM_ACT_MSK 0x04u
#define Opamp_4_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_4_ABuf__PM_STBY_MSK 0x04u
#define Opamp_4_ABuf__RSVD CYREG_OPAMP2_RSVD
#define Opamp_4_ABuf__SW CYREG_OPAMP2_SW
#define Opamp_4_ABuf__TR0 CYREG_OPAMP2_TR0
#define Opamp_4_ABuf__TR1 CYREG_OPAMP2_TR1

/* VSupply */
#define VSupply__0__INTTYPE CYREG_PICU5_INTTYPE1
#define VSupply__0__MASK 0x02u
#define VSupply__0__PC CYREG_PRT5_PC1
#define VSupply__0__PORT 5u
#define VSupply__0__SHIFT 1u
#define VSupply__AG CYREG_PRT5_AG
#define VSupply__AMUX CYREG_PRT5_AMUX
#define VSupply__BIE CYREG_PRT5_BIE
#define VSupply__BIT_MASK CYREG_PRT5_BIT_MASK
#define VSupply__BYP CYREG_PRT5_BYP
#define VSupply__CTL CYREG_PRT5_CTL
#define VSupply__DM0 CYREG_PRT5_DM0
#define VSupply__DM1 CYREG_PRT5_DM1
#define VSupply__DM2 CYREG_PRT5_DM2
#define VSupply__DR CYREG_PRT5_DR
#define VSupply__INP_DIS CYREG_PRT5_INP_DIS
#define VSupply__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define VSupply__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define VSupply__LCD_EN CYREG_PRT5_LCD_EN
#define VSupply__MASK 0x02u
#define VSupply__PORT 5u
#define VSupply__PRT CYREG_PRT5_PRT
#define VSupply__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define VSupply__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define VSupply__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define VSupply__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define VSupply__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define VSupply__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define VSupply__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define VSupply__PS CYREG_PRT5_PS
#define VSupply__SHIFT 1u
#define VSupply__SLW CYREG_PRT5_SLW

/* PulseOut */
#define PulseOut__0__INTTYPE CYREG_PICU2_INTTYPE0
#define PulseOut__0__MASK 0x01u
#define PulseOut__0__PC CYREG_PRT2_PC0
#define PulseOut__0__PORT 2u
#define PulseOut__0__SHIFT 0u
#define PulseOut__AG CYREG_PRT2_AG
#define PulseOut__AMUX CYREG_PRT2_AMUX
#define PulseOut__BIE CYREG_PRT2_BIE
#define PulseOut__BIT_MASK CYREG_PRT2_BIT_MASK
#define PulseOut__BYP CYREG_PRT2_BYP
#define PulseOut__CTL CYREG_PRT2_CTL
#define PulseOut__DM0 CYREG_PRT2_DM0
#define PulseOut__DM1 CYREG_PRT2_DM1
#define PulseOut__DM2 CYREG_PRT2_DM2
#define PulseOut__DR CYREG_PRT2_DR
#define PulseOut__INP_DIS CYREG_PRT2_INP_DIS
#define PulseOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PulseOut__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PulseOut__LCD_EN CYREG_PRT2_LCD_EN
#define PulseOut__MASK 0x01u
#define PulseOut__PORT 2u
#define PulseOut__PRT CYREG_PRT2_PRT
#define PulseOut__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PulseOut__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PulseOut__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PulseOut__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PulseOut__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PulseOut__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PulseOut__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PulseOut__PS CYREG_PRT2_PS
#define PulseOut__SHIFT 0u
#define PulseOut__SLW CYREG_PRT2_SLW

/* JSAlarmIn */
#define JSAlarmIn__0__INTTYPE CYREG_PICU4_INTTYPE1
#define JSAlarmIn__0__MASK 0x02u
#define JSAlarmIn__0__PC CYREG_PRT4_PC1
#define JSAlarmIn__0__PORT 4u
#define JSAlarmIn__0__SHIFT 1u
#define JSAlarmIn__AG CYREG_PRT4_AG
#define JSAlarmIn__AMUX CYREG_PRT4_AMUX
#define JSAlarmIn__BIE CYREG_PRT4_BIE
#define JSAlarmIn__BIT_MASK CYREG_PRT4_BIT_MASK
#define JSAlarmIn__BYP CYREG_PRT4_BYP
#define JSAlarmIn__CTL CYREG_PRT4_CTL
#define JSAlarmIn__DM0 CYREG_PRT4_DM0
#define JSAlarmIn__DM1 CYREG_PRT4_DM1
#define JSAlarmIn__DM2 CYREG_PRT4_DM2
#define JSAlarmIn__DR CYREG_PRT4_DR
#define JSAlarmIn__INP_DIS CYREG_PRT4_INP_DIS
#define JSAlarmIn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define JSAlarmIn__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define JSAlarmIn__LCD_EN CYREG_PRT4_LCD_EN
#define JSAlarmIn__MASK 0x02u
#define JSAlarmIn__PORT 4u
#define JSAlarmIn__PRT CYREG_PRT4_PRT
#define JSAlarmIn__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define JSAlarmIn__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define JSAlarmIn__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define JSAlarmIn__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define JSAlarmIn__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define JSAlarmIn__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define JSAlarmIn__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define JSAlarmIn__PS CYREG_PRT4_PS
#define JSAlarmIn__SHIFT 1u
#define JSAlarmIn__SLW CYREG_PRT4_SLW

/* LED3Drive */
#define LED3Drive_Sync_ctrl_reg__0__MASK 0x01u
#define LED3Drive_Sync_ctrl_reg__0__POS 0
#define LED3Drive_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define LED3Drive_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define LED3Drive_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define LED3Drive_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define LED3Drive_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define LED3Drive_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define LED3Drive_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define LED3Drive_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define LED3Drive_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define LED3Drive_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define LED3Drive_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB07_CTL
#define LED3Drive_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define LED3Drive_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB07_CTL
#define LED3Drive_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define LED3Drive_Sync_ctrl_reg__MASK 0x01u
#define LED3Drive_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define LED3Drive_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define LED3Drive_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB07_MSK

/* JapanSensor */
#define JapanSensor_DacClk__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define JapanSensor_DacClk__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define JapanSensor_DacClk__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define JapanSensor_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define JapanSensor_DacClk__INDEX 0x05u
#define JapanSensor_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define JapanSensor_DacClk__PM_ACT_MSK 0x20u
#define JapanSensor_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define JapanSensor_DacClk__PM_STBY_MSK 0x20u
#define JapanSensor_VDAC8_viDAC8__CR0 CYREG_DAC0_CR0
#define JapanSensor_VDAC8_viDAC8__CR1 CYREG_DAC0_CR1
#define JapanSensor_VDAC8_viDAC8__D CYREG_DAC0_D
#define JapanSensor_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define JapanSensor_VDAC8_viDAC8__PM_ACT_MSK 0x01u
#define JapanSensor_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define JapanSensor_VDAC8_viDAC8__PM_STBY_MSK 0x01u
#define JapanSensor_VDAC8_viDAC8__STROBE CYREG_DAC0_STROBE
#define JapanSensor_VDAC8_viDAC8__SW0 CYREG_DAC0_SW0
#define JapanSensor_VDAC8_viDAC8__SW2 CYREG_DAC0_SW2
#define JapanSensor_VDAC8_viDAC8__SW3 CYREG_DAC0_SW3
#define JapanSensor_VDAC8_viDAC8__SW4 CYREG_DAC0_SW4
#define JapanSensor_VDAC8_viDAC8__TR CYREG_DAC0_TR
#define JapanSensor_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define JapanSensor_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define JapanSensor_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define JapanSensor_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define JapanSensor_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define JapanSensor_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define JapanSensor_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define JapanSensor_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define JapanSensor_VDAC8_viDAC8__TST CYREG_DAC0_TST
#define JapanSensor_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define JapanSensor_Wave1_DMA__DRQ_NUMBER 0u
#define JapanSensor_Wave1_DMA__NUMBEROF_TDS 0u
#define JapanSensor_Wave1_DMA__PRIORITY 2u
#define JapanSensor_Wave1_DMA__TERMIN_EN 0u
#define JapanSensor_Wave1_DMA__TERMIN_SEL 0u
#define JapanSensor_Wave1_DMA__TERMOUT0_EN 0u
#define JapanSensor_Wave1_DMA__TERMOUT0_SEL 0u
#define JapanSensor_Wave1_DMA__TERMOUT1_EN 0u
#define JapanSensor_Wave1_DMA__TERMOUT1_SEL 0u
#define JapanSensor_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define JapanSensor_Wave2_DMA__DRQ_NUMBER 1u
#define JapanSensor_Wave2_DMA__NUMBEROF_TDS 0u
#define JapanSensor_Wave2_DMA__PRIORITY 2u
#define JapanSensor_Wave2_DMA__TERMIN_EN 0u
#define JapanSensor_Wave2_DMA__TERMIN_SEL 0u
#define JapanSensor_Wave2_DMA__TERMOUT0_EN 0u
#define JapanSensor_Wave2_DMA__TERMOUT0_SEL 0u
#define JapanSensor_Wave2_DMA__TERMOUT1_EN 0u
#define JapanSensor_Wave2_DMA__TERMOUT1_SEL 0u

/* ADC_DelSig_1 */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* DoorSensorIn */
#define DoorSensorIn__0__INTTYPE CYREG_PICU4_INTTYPE0
#define DoorSensorIn__0__MASK 0x01u
#define DoorSensorIn__0__PC CYREG_PRT4_PC0
#define DoorSensorIn__0__PORT 4u
#define DoorSensorIn__0__SHIFT 0u
#define DoorSensorIn__AG CYREG_PRT4_AG
#define DoorSensorIn__AMUX CYREG_PRT4_AMUX
#define DoorSensorIn__BIE CYREG_PRT4_BIE
#define DoorSensorIn__BIT_MASK CYREG_PRT4_BIT_MASK
#define DoorSensorIn__BYP CYREG_PRT4_BYP
#define DoorSensorIn__CTL CYREG_PRT4_CTL
#define DoorSensorIn__DM0 CYREG_PRT4_DM0
#define DoorSensorIn__DM1 CYREG_PRT4_DM1
#define DoorSensorIn__DM2 CYREG_PRT4_DM2
#define DoorSensorIn__DR CYREG_PRT4_DR
#define DoorSensorIn__INP_DIS CYREG_PRT4_INP_DIS
#define DoorSensorIn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define DoorSensorIn__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define DoorSensorIn__LCD_EN CYREG_PRT4_LCD_EN
#define DoorSensorIn__MASK 0x01u
#define DoorSensorIn__PORT 4u
#define DoorSensorIn__PRT CYREG_PRT4_PRT
#define DoorSensorIn__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define DoorSensorIn__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define DoorSensorIn__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define DoorSensorIn__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define DoorSensorIn__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define DoorSensorIn__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define DoorSensorIn__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define DoorSensorIn__PS CYREG_PRT4_PS
#define DoorSensorIn__SHIFT 0u
#define DoorSensorIn__SLW CYREG_PRT4_SLW

/* PSTriggerOut */
#define PSTriggerOut__0__INTTYPE CYREG_PICU4_INTTYPE4
#define PSTriggerOut__0__MASK 0x10u
#define PSTriggerOut__0__PC CYREG_PRT4_PC4
#define PSTriggerOut__0__PORT 4u
#define PSTriggerOut__0__SHIFT 4u
#define PSTriggerOut__AG CYREG_PRT4_AG
#define PSTriggerOut__AMUX CYREG_PRT4_AMUX
#define PSTriggerOut__BIE CYREG_PRT4_BIE
#define PSTriggerOut__BIT_MASK CYREG_PRT4_BIT_MASK
#define PSTriggerOut__BYP CYREG_PRT4_BYP
#define PSTriggerOut__CTL CYREG_PRT4_CTL
#define PSTriggerOut__DM0 CYREG_PRT4_DM0
#define PSTriggerOut__DM1 CYREG_PRT4_DM1
#define PSTriggerOut__DM2 CYREG_PRT4_DM2
#define PSTriggerOut__DR CYREG_PRT4_DR
#define PSTriggerOut__INP_DIS CYREG_PRT4_INP_DIS
#define PSTriggerOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PSTriggerOut__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PSTriggerOut__LCD_EN CYREG_PRT4_LCD_EN
#define PSTriggerOut__MASK 0x10u
#define PSTriggerOut__PORT 4u
#define PSTriggerOut__PRT CYREG_PRT4_PRT
#define PSTriggerOut__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PSTriggerOut__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PSTriggerOut__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PSTriggerOut__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PSTriggerOut__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PSTriggerOut__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PSTriggerOut__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PSTriggerOut__PS CYREG_PRT4_PS
#define PSTriggerOut__SHIFT 4u
#define PSTriggerOut__SLW CYREG_PRT4_SLW

/* Status_Reg_1 */
#define Status_Reg_1_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_1_sts_sts_reg__0__POS 0
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define Status_Reg_1_sts_sts_reg__MASK 0x01u
#define Status_Reg_1_sts_sts_reg__MASK_REG CYREG_B0_UDB02_MSK
#define Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define Status_Reg_1_sts_sts_reg__STATUS_REG CYREG_B0_UDB02_ST

/* Status_Reg_2 */
#define Status_Reg_2_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_2_sts_sts_reg__0__POS 0
#define Status_Reg_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Status_Reg_2_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Status_Reg_2_sts_sts_reg__MASK 0x01u
#define Status_Reg_2_sts_sts_reg__MASK_REG CYREG_B0_UDB06_MSK
#define Status_Reg_2_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Status_Reg_2_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Status_Reg_2_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Status_Reg_2_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define Status_Reg_2_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define Status_Reg_2_sts_sts_reg__STATUS_REG CYREG_B0_UDB06_ST

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* Control_Reg_2 */
#define Control_Reg_2_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__0__POS 0
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Control_Reg_3 */
#define Control_Reg_3_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_3_Sync_ctrl_reg__0__POS 0
#define Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Control_Reg_3_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Control_Reg_3_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Reg_3_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define Control_Reg_3_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Reg_3_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Reg_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Reg_3_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* FanControlOut */
#define FanControlOut__0__INTTYPE CYREG_PICU4_INTTYPE2
#define FanControlOut__0__MASK 0x04u
#define FanControlOut__0__PC CYREG_PRT4_PC2
#define FanControlOut__0__PORT 4u
#define FanControlOut__0__SHIFT 2u
#define FanControlOut__AG CYREG_PRT4_AG
#define FanControlOut__AMUX CYREG_PRT4_AMUX
#define FanControlOut__BIE CYREG_PRT4_BIE
#define FanControlOut__BIT_MASK CYREG_PRT4_BIT_MASK
#define FanControlOut__BYP CYREG_PRT4_BYP
#define FanControlOut__CTL CYREG_PRT4_CTL
#define FanControlOut__DM0 CYREG_PRT4_DM0
#define FanControlOut__DM1 CYREG_PRT4_DM1
#define FanControlOut__DM2 CYREG_PRT4_DM2
#define FanControlOut__DR CYREG_PRT4_DR
#define FanControlOut__INP_DIS CYREG_PRT4_INP_DIS
#define FanControlOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define FanControlOut__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define FanControlOut__LCD_EN CYREG_PRT4_LCD_EN
#define FanControlOut__MASK 0x04u
#define FanControlOut__PORT 4u
#define FanControlOut__PRT CYREG_PRT4_PRT
#define FanControlOut__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define FanControlOut__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define FanControlOut__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define FanControlOut__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define FanControlOut__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define FanControlOut__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define FanControlOut__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define FanControlOut__PS CYREG_PRT4_PS
#define FanControlOut__SHIFT 2u
#define FanControlOut__SLW CYREG_PRT4_SLW

/* FLIRTriggerOut */
#define FLIRTriggerOut__0__INTTYPE CYREG_PICU4_INTTYPE3
#define FLIRTriggerOut__0__MASK 0x08u
#define FLIRTriggerOut__0__PC CYREG_PRT4_PC3
#define FLIRTriggerOut__0__PORT 4u
#define FLIRTriggerOut__0__SHIFT 3u
#define FLIRTriggerOut__AG CYREG_PRT4_AG
#define FLIRTriggerOut__AMUX CYREG_PRT4_AMUX
#define FLIRTriggerOut__BIE CYREG_PRT4_BIE
#define FLIRTriggerOut__BIT_MASK CYREG_PRT4_BIT_MASK
#define FLIRTriggerOut__BYP CYREG_PRT4_BYP
#define FLIRTriggerOut__CTL CYREG_PRT4_CTL
#define FLIRTriggerOut__DM0 CYREG_PRT4_DM0
#define FLIRTriggerOut__DM1 CYREG_PRT4_DM1
#define FLIRTriggerOut__DM2 CYREG_PRT4_DM2
#define FLIRTriggerOut__DR CYREG_PRT4_DR
#define FLIRTriggerOut__INP_DIS CYREG_PRT4_INP_DIS
#define FLIRTriggerOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define FLIRTriggerOut__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define FLIRTriggerOut__LCD_EN CYREG_PRT4_LCD_EN
#define FLIRTriggerOut__MASK 0x08u
#define FLIRTriggerOut__PORT 4u
#define FLIRTriggerOut__PRT CYREG_PRT4_PRT
#define FLIRTriggerOut__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define FLIRTriggerOut__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define FLIRTriggerOut__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define FLIRTriggerOut__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define FLIRTriggerOut__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define FLIRTriggerOut__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define FLIRTriggerOut__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define FLIRTriggerOut__PS CYREG_PRT4_PS
#define FLIRTriggerOut__SHIFT 3u
#define FLIRTriggerOut__SLW CYREG_PRT4_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "I2C_Memory_Test"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU0_INTTYPE0
#define Dedicated_Output__MASK 0x01u
#define Dedicated_Output__PC CYREG_PRT0_PC0
#define Dedicated_Output__PORT 0u
#define Dedicated_Output__SHIFT 0u
#define Dedicated_Output_1__INTTYPE CYREG_PICU3_INTTYPE6
#define Dedicated_Output_1__MASK 0x40u
#define Dedicated_Output_1__PC CYREG_PRT3_PC6
#define Dedicated_Output_1__PORT 3u
#define Dedicated_Output_1__SHIFT 6u
#define Dedicated_Output_2__INTTYPE CYREG_PICU0_INTTYPE1
#define Dedicated_Output_2__MASK 0x02u
#define Dedicated_Output_2__PC CYREG_PRT0_PC1
#define Dedicated_Output_2__PORT 0u
#define Dedicated_Output_2__SHIFT 1u
#define Dedicated_Output_3__INTTYPE CYREG_PICU3_INTTYPE7
#define Dedicated_Output_3__MASK 0x80u
#define Dedicated_Output_3__PC CYREG_PRT3_PC7
#define Dedicated_Output_3__PORT 3u
#define Dedicated_Output_3__SHIFT 7u
#define DMA_CHANNELS_USED__MASK0 0x0000000Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
