ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_mat_mult_f32.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/MatrixFunctions/arm_mat_mult_f32.c"
  20              		.section	.text.arm_mat_mult_f32,"ax",%progbits
  21              		.align	1
  22              		.global	arm_mat_mult_f32
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_mat_mult_f32:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Title:        arm_mat_mult_f32.c
   4:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Description:  Floating-point matrix multiplication
   5:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
   6:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * $Date:        27. January 2017
   7:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
   9:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** /*
  12:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
  14:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
  16:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * You may obtain a copy of the License at
  19:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
  20:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
  22:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * limitations under the License.
  27:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  */
  28:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  29:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s 			page 2


  30:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  31:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** /**
  32:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @ingroup groupMatrix
  33:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  */
  34:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  35:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** /**
  36:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @defgroup MatrixMult Matrix Multiplication
  37:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
  38:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Multiplies two matrices.
  39:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
  40:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * \image html MatrixMultiplication.gif "Multiplication of two 3 x 3 matrices"
  41:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  42:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Matrix multiplication is only defined if the number of columns of the
  43:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * first matrix equals the number of rows of the second matrix.
  44:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Multiplying an <code>M x N</code> matrix with an <code>N x P</code> matrix results
  45:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * in an <code>M x P</code> matrix.
  46:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * When matrix size checking is enabled, the functions check: (1) that the inner dimensions of
  47:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * <code>pSrcA</code> and <code>pSrcB</code> are equal; and (2) that the size of the output
  48:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * matrix equals the outer dimensions of <code>pSrcA</code> and <code>pSrcB</code>.
  49:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  */
  50:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  51:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  52:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** /**
  53:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @addtogroup MatrixMult
  54:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @{
  55:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  */
  56:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  57:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** /**
  58:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @brief Floating-point matrix multiplication.
  59:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @param[in]       *pSrcA points to the first input matrix structure
  60:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @param[in]       *pSrcB points to the second input matrix structure
  61:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @param[out]      *pDst points to output matrix structure
  62:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @return     		The function returns either
  63:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of siz
  64:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  */
  65:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  66:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** arm_status arm_mat_mult_f32(
  67:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcA,
  68:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcB,
  69:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   arm_matrix_instance_f32 * pDst)
  70:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** {
  30              		.loc 1 70 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 70 1 is_stmt 0 view .LVU1
  35 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 32
  38              		.cfi_offset 4, -32
  39              		.cfi_offset 5, -28
  40              		.cfi_offset 6, -24
  41              		.cfi_offset 7, -20
  42              		.cfi_offset 8, -16
  43              		.cfi_offset 9, -12
  44              		.cfi_offset 10, -8
  45              		.cfi_offset 14, -4
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s 			page 3


  46 0004 0446     		mov	r4, r0
  47 0006 1346     		mov	r3, r2
  71:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
  48              		.loc 1 71 3 is_stmt 1 view .LVU2
  49              	.LVL1:
  72:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
  50              		.loc 1 72 3 view .LVU3
  73:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A  */
  51              		.loc 1 73 3 view .LVU4
  52              		.loc 1 73 14 is_stmt 0 view .LVU5
  53 0008 4568     		ldr	r5, [r0, #4]
  54              	.LVL2:
  74:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
  55              		.loc 1 74 3 is_stmt 1 view .LVU6
  56              		.loc 1 74 14 is_stmt 0 view .LVU7
  57 000a D2F80490 		ldr	r9, [r2, #4]
  58              	.LVL3:
  75:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *px;                                 /* Temporary output data matrix pointer */
  59              		.loc 1 75 3 is_stmt 1 view .LVU8
  76:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t sum;                                 /* Accumulator */
  60              		.loc 1 76 3 view .LVU9
  77:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A */
  61              		.loc 1 77 3 view .LVU10
  62              		.loc 1 77 12 is_stmt 0 view .LVU11
  63 000e 0788     		ldrh	r7, [r0]
  64              	.LVL4:
  78:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
  65              		.loc 1 78 3 is_stmt 1 view .LVU12
  66              		.loc 1 78 12 is_stmt 0 view .LVU13
  67 0010 4888     		ldrh	r0, [r1, #2]
  68              	.LVL5:
  79:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   uint16_t numColsA = pSrcA->numCols;            /* number of columns of input matrix A */
  69              		.loc 1 79 3 is_stmt 1 view .LVU14
  70              		.loc 1 79 12 is_stmt 0 view .LVU15
  71 0012 B4F802E0 		ldrh	lr, [r4, #2]
  72              	.LVL6:
  80:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  81:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #if defined (ARM_MATH_DSP)
  82:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  83:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
  84:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  85:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t in1, in2, in3, in4;
  73              		.loc 1 85 3 is_stmt 1 view .LVU16
  86:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   uint16_t col, i = 0U, j, row = numRowsA, colCnt;      /* loop counters */
  74              		.loc 1 86 3 view .LVU17
  87:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   arm_status status;                             /* status of matrix multiplication */
  75              		.loc 1 87 3 view .LVU18
  88:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  89:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
  90:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  91:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  92:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   /* Check for matrix mismatch condition */
  93:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
  76              		.loc 1 93 3 view .LVU19
  77              		.loc 1 93 31 is_stmt 0 view .LVU20
  78 0016 0A88     		ldrh	r2, [r1]
  79              	.LVL7:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s 			page 4


  80              		.loc 1 93 6 view .LVU21
  81 0018 7245     		cmp	r2, lr
  82 001a 6BD1     		bne	.L9
  83 001c 0E46     		mov	r6, r1
  94:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
  84              		.loc 1 94 29 view .LVU22
  85 001e 1A88     		ldrh	r2, [r3]
  93:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
  86              		.loc 1 93 42 discriminator 1 view .LVU23
  87 0020 BA42     		cmp	r2, r7
  88 0022 6AD1     		bne	.L10
  89              		.loc 1 94 66 view .LVU24
  90 0024 5B88     		ldrh	r3, [r3, #2]
  91              	.LVL8:
  92              		.loc 1 94 40 view .LVU25
  93 0026 8342     		cmp	r3, r0
  94 0028 6AD1     		bne	.L11
  86:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   arm_status status;                             /* status of matrix multiplication */
  95              		.loc 1 86 17 view .LVU26
  96 002a 4FF00008 		mov	r8, #0
  97 002e 57E0     		b	.L8
  98              	.LVL9:
  99              	.L4:
  95:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   {
  96:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  97:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  98:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
  99:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 100:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   else
 101:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #endif /*      #ifdef ARM_MATH_MATRIX_CHECK    */
 102:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 103:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   {
 104:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
 105:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* row loop */
 106:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     do
 107:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     {
 108:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Output pointer is set to starting address of the row being processed */
 109:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       px = pOut + i;
 110:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 111:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* For every row wise process, the column loop counter is to be initiated */
 112:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       col = numColsB;
 113:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 114:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* For every row wise process, the pIn2 pointer is set
 115:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****        ** to the starting address of the pSrcB data */
 116:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pIn2 = pSrcB->pData;
 117:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 118:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       j = 0U;
 119:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 120:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* column loop */
 121:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       do
 122:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       {
 123:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 124:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum = 0.0f;
 125:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 126:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Initiate the pointer pIn1 to point to the starting address of the column being processed
 127:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn1 = pInA;
 128:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s 			page 5


 129:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Apply loop unrolling and compute 4 MACs simultaneously. */
 130:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         colCnt = numColsA >> 2U;
 131:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 132:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* matrix multiplication        */
 133:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         while (colCnt > 0U)
 134:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 135:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
 136:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           in3 = *pIn2;
 100              		.loc 1 136 11 is_stmt 1 view .LVU27
 101              		.loc 1 136 15 is_stmt 0 view .LVU28
 102 0030 93ED007A 		vldr.32	s14, [r3]
 103              	.LVL10:
 137:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 104              		.loc 1 137 11 is_stmt 1 view .LVU29
 105              		.loc 1 137 16 is_stmt 0 view .LVU30
 106 0034 03EB8003 		add	r3, r3, r0, lsl #2
 107              	.LVL11:
 138:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           in1 = pIn1[0];
 108              		.loc 1 138 11 is_stmt 1 view .LVU31
 109              		.loc 1 138 15 is_stmt 0 view .LVU32
 110 0038 92ED006A 		vldr.32	s12, [r2]
 111              	.LVL12:
 139:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           in2 = pIn1[1];
 112              		.loc 1 139 11 is_stmt 1 view .LVU33
 113              		.loc 1 139 15 is_stmt 0 view .LVU34
 114 003c D2ED016A 		vldr.32	s13, [r2, #4]
 115              	.LVL13:
 140:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum += in1 * in3;
 116              		.loc 1 140 11 is_stmt 1 view .LVU35
 117              		.loc 1 140 22 is_stmt 0 view .LVU36
 118 0040 27EE067A 		vmul.f32	s14, s14, s12
 119              	.LVL14:
 120              		.loc 1 140 15 view .LVU37
 121 0044 77EE277A 		vadd.f32	s15, s14, s15
 122              	.LVL15:
 141:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           in4 = *pIn2;
 123              		.loc 1 141 11 is_stmt 1 view .LVU38
 124              		.loc 1 141 15 is_stmt 0 view .LVU39
 125 0048 93ED007A 		vldr.32	s14, [r3]
 126              	.LVL16:
 142:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 127              		.loc 1 142 11 is_stmt 1 view .LVU40
 128              		.loc 1 142 16 is_stmt 0 view .LVU41
 129 004c 03EB8003 		add	r3, r3, r0, lsl #2
 130              	.LVL17:
 143:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum += in2 * in4;
 131              		.loc 1 143 11 is_stmt 1 view .LVU42
 132              		.loc 1 143 22 is_stmt 0 view .LVU43
 133 0050 66EE876A 		vmul.f32	s13, s13, s14
 134              	.LVL18:
 135              		.loc 1 143 15 view .LVU44
 136 0054 76EEA76A 		vadd.f32	s13, s13, s15
 137              	.LVL19:
 144:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 145:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           in3 = *pIn2;
 138              		.loc 1 145 11 is_stmt 1 view .LVU45
 139              		.loc 1 145 15 is_stmt 0 view .LVU46
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s 			page 6


 140 0058 93ED007A 		vldr.32	s14, [r3]
 141              	.LVL20:
 146:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 142              		.loc 1 146 11 is_stmt 1 view .LVU47
 143              		.loc 1 146 16 is_stmt 0 view .LVU48
 144 005c 03EB8003 		add	r3, r3, r0, lsl #2
 145              	.LVL21:
 147:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           in1 = pIn1[2];
 146              		.loc 1 147 11 is_stmt 1 view .LVU49
 147              		.loc 1 147 15 is_stmt 0 view .LVU50
 148 0060 92ED026A 		vldr.32	s12, [r2, #8]
 149              	.LVL22:
 148:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           in2 = pIn1[3];
 150              		.loc 1 148 11 is_stmt 1 view .LVU51
 151              		.loc 1 148 15 is_stmt 0 view .LVU52
 152 0064 D2ED037A 		vldr.32	s15, [r2, #12]
 153              	.LVL23:
 149:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum += in1 * in3;
 154              		.loc 1 149 11 is_stmt 1 view .LVU53
 155              		.loc 1 149 22 is_stmt 0 view .LVU54
 156 0068 27EE067A 		vmul.f32	s14, s14, s12
 157              	.LVL24:
 158              		.loc 1 149 15 view .LVU55
 159 006c 37EE267A 		vadd.f32	s14, s14, s13
 160              	.LVL25:
 150:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           in4 = *pIn2;
 161              		.loc 1 150 11 is_stmt 1 view .LVU56
 162              		.loc 1 150 15 is_stmt 0 view .LVU57
 163 0070 D3ED006A 		vldr.32	s13, [r3]
 164              	.LVL26:
 151:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 165              		.loc 1 151 11 is_stmt 1 view .LVU58
 166              		.loc 1 151 16 is_stmt 0 view .LVU59
 167 0074 03EB8003 		add	r3, r3, r0, lsl #2
 168              	.LVL27:
 152:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum += in2 * in4;
 169              		.loc 1 152 11 is_stmt 1 view .LVU60
 170              		.loc 1 152 22 is_stmt 0 view .LVU61
 171 0078 67EEA67A 		vmul.f32	s15, s15, s13
 172              	.LVL28:
 173              		.loc 1 152 15 view .LVU62
 174 007c 77EE877A 		vadd.f32	s15, s15, s14
 175              	.LVL29:
 153:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn1 += 4U;
 176              		.loc 1 153 11 is_stmt 1 view .LVU63
 177              		.loc 1 153 16 is_stmt 0 view .LVU64
 178 0080 1032     		adds	r2, r2, #16
 179              	.LVL30:
 154:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 155:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* Decrement the loop count */
 156:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           colCnt--;
 180              		.loc 1 156 11 is_stmt 1 view .LVU65
 181              		.loc 1 156 17 is_stmt 0 view .LVU66
 182 0082 0139     		subs	r1, r1, #1
 183              	.LVL31:
 184              		.loc 1 156 17 view .LVU67
 185 0084 89B2     		uxth	r1, r1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s 			page 7


 186              	.LVL32:
 187              	.L3:
 133:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 188              		.loc 1 133 23 is_stmt 1 view .LVU68
 189 0086 0029     		cmp	r1, #0
 190 0088 D2D1     		bne	.L4
 157:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         }
 158:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 159:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
 160:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****          ** No loop unrolling is used. */
 161:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         colCnt = numColsA % 0x4U;
 191              		.loc 1 161 9 view .LVU69
 192              		.loc 1 161 16 is_stmt 0 view .LVU70
 193 008a 0EF00301 		and	r1, lr, #3
 194              	.LVL33:
 162:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 163:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         while (colCnt > 0U)
 195              		.loc 1 163 9 is_stmt 1 view .LVU71
 196              		.loc 1 163 15 is_stmt 0 view .LVU72
 197 008e 0BE0     		b	.L5
 198              	.L6:
 164:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 165:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
 166:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum += *pIn1++ * (*pIn2);
 199              		.loc 1 166 11 is_stmt 1 view .LVU73
 200              	.LVL34:
 201              		.loc 1 166 18 is_stmt 0 view .LVU74
 202 0090 B2EC017A 		vldmia.32	r2!, {s14}
 203              	.LVL35:
 204              		.loc 1 166 29 view .LVU75
 205 0094 D3ED006A 		vldr.32	s13, [r3]
 206              		.loc 1 166 26 view .LVU76
 207 0098 27EE267A 		vmul.f32	s14, s14, s13
 208              		.loc 1 166 15 view .LVU77
 209 009c 77EE877A 		vadd.f32	s15, s15, s14
 210              	.LVL36:
 167:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 211              		.loc 1 167 11 is_stmt 1 view .LVU78
 212              		.loc 1 167 16 is_stmt 0 view .LVU79
 213 00a0 03EB8003 		add	r3, r3, r0, lsl #2
 214              	.LVL37:
 168:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 169:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* Decrement the loop counter */
 170:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           colCnt--;
 215              		.loc 1 170 11 is_stmt 1 view .LVU80
 216              		.loc 1 170 17 is_stmt 0 view .LVU81
 217 00a4 0139     		subs	r1, r1, #1
 218              	.LVL38:
 219              		.loc 1 170 17 view .LVU82
 220 00a6 89B2     		uxth	r1, r1
 221              	.LVL39:
 222              	.L5:
 163:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 223              		.loc 1 163 23 is_stmt 1 view .LVU83
 224 00a8 0029     		cmp	r1, #0
 225 00aa F1D1     		bne	.L6
 171:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s 			page 8


 172:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 173:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Store the result in the destination buffer */
 174:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         *px++ = sum;
 226              		.loc 1 174 9 view .LVU84
 227              	.LVL40:
 228              		.loc 1 174 15 is_stmt 0 view .LVU85
 229 00ac EAEC017A 		vstmia.32	r10!, {s15}
 230              	.LVL41:
 175:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 176:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Update the pointer pIn2 to point to the  starting address of the next column */
 177:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         j++;
 231              		.loc 1 177 9 is_stmt 1 view .LVU86
 232              		.loc 1 177 10 is_stmt 0 view .LVU87
 233 00b0 0CF1010C 		add	ip, ip, #1
 234              	.LVL42:
 235              		.loc 1 177 10 view .LVU88
 236 00b4 1FFA8CFC 		uxth	ip, ip
 237              	.LVL43:
 178:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn2 = pSrcB->pData + j;
 238              		.loc 1 178 9 is_stmt 1 view .LVU89
 239              		.loc 1 178 21 is_stmt 0 view .LVU90
 240 00b8 7368     		ldr	r3, [r6, #4]
 241              	.LVL44:
 242              		.loc 1 178 14 view .LVU91
 243 00ba 03EB8C03 		add	r3, r3, ip, lsl #2
 244              	.LVL45:
 179:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 180:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Decrement the column loop counter */
 181:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         col--;
 245              		.loc 1 181 9 is_stmt 1 view .LVU92
 246              		.loc 1 181 12 is_stmt 0 view .LVU93
 247 00be 013C     		subs	r4, r4, #1
 248              	.LVL46:
 249              		.loc 1 181 12 view .LVU94
 250 00c0 A4B2     		uxth	r4, r4
 251              	.LVL47:
 182:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 183:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       } while (col > 0U);
 252              		.loc 1 183 20 is_stmt 1 view .LVU95
 253 00c2 2CB1     		cbz	r4, .L14
 254              	.LVL48:
 255              	.L7:
 121:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       {
 256              		.loc 1 121 7 view .LVU96
 124:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 257              		.loc 1 124 9 view .LVU97
 127:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 258              		.loc 1 127 9 view .LVU98
 130:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 259              		.loc 1 130 9 view .LVU99
 130:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 260              		.loc 1 130 16 is_stmt 0 view .LVU100
 261 00c4 4FEA9E01 		lsr	r1, lr, #2
 262              	.LVL49:
 133:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 263              		.loc 1 133 9 is_stmt 1 view .LVU101
 127:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s 			page 9


 264              		.loc 1 127 14 is_stmt 0 view .LVU102
 265 00c8 2A46     		mov	r2, r5
 124:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 266              		.loc 1 124 13 view .LVU103
 267 00ca DFED0F7A 		vldr.32	s15, .L16
 133:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 268              		.loc 1 133 15 view .LVU104
 269 00ce DAE7     		b	.L3
 270              	.LVL50:
 271              	.L14:
 184:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 185:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #else
 186:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 187:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   /* Run the below code for Cortex-M0 */
 188:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 189:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 190:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   uint16_t col, i = 0U, row = numRowsA, colCnt;  /* loop counters */
 191:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   arm_status status;                             /* status of matrix multiplication */
 192:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 193:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 194:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 195:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   /* Check for matrix mismatch condition */
 196:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 197:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
 198:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   {
 199:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 200:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 201:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 202:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 203:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   else
 204:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #endif /*      #ifdef ARM_MATH_MATRIX_CHECK    */
 205:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 206:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   {
 207:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* The following loop performs the dot-product of each row in pInA with each column in pInB */
 208:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* row loop */
 209:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     do
 210:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     {
 211:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Output pointer is set to starting address of the row being processed */
 212:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       px = pOut + i;
 213:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 214:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* For every row wise process, the column loop counter is to be initiated */
 215:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       col = numColsB;
 216:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 217:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* For every row wise process, the pIn2 pointer is set
 218:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****        ** to the starting address of the pSrcB data */
 219:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pIn2 = pSrcB->pData;
 220:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 221:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* column loop */
 222:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       do
 223:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       {
 224:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 225:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum = 0.0f;
 226:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 227:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Initialize the pointer pIn1 to point to the starting address of the row being processed 
 228:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn1 = pInA;
 229:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 230:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Matrix A columns number of MAC operations are to be performed */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s 			page 10


 231:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         colCnt = numColsA;
 232:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 233:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         while (colCnt > 0U)
 234:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 235:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
 236:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum += *pIn1++ * (*pIn2);
 237:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 238:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 239:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* Decrement the loop counter */
 240:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           colCnt--;
 241:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         }
 242:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 243:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Store the result in the destination buffer */
 244:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         *px++ = sum;
 245:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 246:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Decrement the column loop counter */
 247:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         col--;
 248:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 249:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Update the pointer pIn2 to point to the  starting address of the next column */
 250:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn2 = pInB + (numColsB - col);
 251:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 252:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       } while (col > 0U);
 253:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 254:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #endif /* #if defined (ARM_MATH_DSP) */
 255:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 256:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Update the pointer pInA to point to the  starting address of the next row */
 257:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       i = i + numColsB;
 272              		.loc 1 257 7 is_stmt 1 view .LVU105
 273              		.loc 1 257 9 is_stmt 0 view .LVU106
 274 00d0 8044     		add	r8, r8, r0
 275              	.LVL51:
 276              		.loc 1 257 9 view .LVU107
 277 00d2 1FFA88F8 		uxth	r8, r8
 278              	.LVL52:
 258:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pInA = pInA + numColsA;
 279              		.loc 1 258 7 is_stmt 1 view .LVU108
 280              		.loc 1 258 12 is_stmt 0 view .LVU109
 281 00d6 05EB8E05 		add	r5, r5, lr, lsl #2
 282              	.LVL53:
 259:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 260:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Decrement the row loop counter */
 261:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       row--;
 283              		.loc 1 261 7 is_stmt 1 view .LVU110
 284              		.loc 1 261 10 is_stmt 0 view .LVU111
 285 00da 013F     		subs	r7, r7, #1
 286              	.LVL54:
 287              		.loc 1 261 10 view .LVU112
 288 00dc BFB2     		uxth	r7, r7
 289              	.LVL55:
 262:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 263:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     } while (row > 0U);
 290              		.loc 1 263 18 is_stmt 1 view .LVU113
 291 00de 37B1     		cbz	r7, .L15
 292              	.LVL56:
 293              	.L8:
 106:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     {
 294              		.loc 1 106 5 view .LVU114
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s 			page 11


 109:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 295              		.loc 1 109 7 view .LVU115
 109:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 296              		.loc 1 109 10 is_stmt 0 view .LVU116
 297 00e0 09EB880A 		add	r10, r9, r8, lsl #2
 298              	.LVL57:
 112:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 299              		.loc 1 112 7 is_stmt 1 view .LVU117
 116:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 300              		.loc 1 116 7 view .LVU118
 116:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 301              		.loc 1 116 12 is_stmt 0 view .LVU119
 302 00e4 7368     		ldr	r3, [r6, #4]
 303              	.LVL58:
 118:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 304              		.loc 1 118 7 is_stmt 1 view .LVU120
 112:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 305              		.loc 1 112 11 is_stmt 0 view .LVU121
 306 00e6 0446     		mov	r4, r0
 118:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 307              		.loc 1 118 9 view .LVU122
 308 00e8 4FF0000C 		mov	ip, #0
 309 00ec EAE7     		b	.L7
 310              	.LVL59:
 311              	.L15:
 264:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
 265:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     status = ARM_MATH_SUCCESS;
 312              		.loc 1 265 12 view .LVU123
 313 00ee 0020     		movs	r0, #0
 314              	.LVL60:
 315              	.L2:
 266:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 267:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 268:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   /* Return to application */
 269:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   return (status);
 316              		.loc 1 269 3 is_stmt 1 view .LVU124
 270:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** }
 317              		.loc 1 270 1 is_stmt 0 view .LVU125
 318 00f0 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 319              	.LVL61:
 320              	.L9:
  98:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 321              		.loc 1 98 12 view .LVU126
 322 00f4 6FF00200 		mvn	r0, #2
 323              	.LVL62:
  98:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 324              		.loc 1 98 12 view .LVU127
 325 00f8 FAE7     		b	.L2
 326              	.LVL63:
 327              	.L10:
  98:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 328              		.loc 1 98 12 view .LVU128
 329 00fa 6FF00200 		mvn	r0, #2
 330              	.LVL64:
  98:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 331              		.loc 1 98 12 view .LVU129
 332 00fe F7E7     		b	.L2
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s 			page 12


 333              	.LVL65:
 334              	.L11:
  98:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 335              		.loc 1 98 12 view .LVU130
 336 0100 6FF00200 		mvn	r0, #2
 337              	.LVL66:
  98:DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 338              		.loc 1 98 12 view .LVU131
 339 0104 F4E7     		b	.L2
 340              	.L17:
 341 0106 00BF     		.align	2
 342              	.L16:
 343 0108 00000000 		.word	0
 344              		.cfi_endproc
 345              	.LFE139:
 347              		.text
 348              	.Letext0:
 349              		.file 2 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 350              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 351              		.file 4 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 arm_mat_mult_f32.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s:21     .text.arm_mat_mult_f32:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s:27     .text.arm_mat_mult_f32:00000000 arm_mat_mult_f32
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccITrKqe.s:343    .text.arm_mat_mult_f32:00000108 $d

NO UNDEFINED SYMBOLS
