// Seed: 3205341443
module module_0 (
    input wire id_0,
    input wor id_1,
    output wire id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wand id_5,
    input wand id_6,
    input tri0 id_7,
    output wire id_8,
    output tri0 id_9,
    input tri1 id_10,
    output wor id_11,
    output tri0 id_12,
    output uwire id_13,
    input supply1 id_14,
    input tri id_15
);
  id_17(
      1, id_7
  );
  assign module_1.id_12 = 0;
  assign id_8 = id_6;
  id_18 :
  assert property (@(negedge id_3) id_7) id_13 = 1 + 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input wor id_2,
    output wand id_3,
    inout supply0 id_4,
    input wor id_5,
    input wor id_6,
    output tri1 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wand id_10,
    output wand id_11,
    input supply0 id_12
);
  string id_14 = "", id_15, id_16;
  wire id_17;
  wor id_18, id_19 = id_0, id_20;
  module_0 modCall_1 (
      id_20,
      id_1,
      id_20,
      id_4,
      id_6,
      id_20,
      id_6,
      id_12,
      id_20,
      id_9,
      id_6,
      id_19,
      id_3,
      id_19,
      id_2,
      id_0
  );
endmodule
