{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_tx.v@102:112@HdlIdDef", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] ifg_count_reg = 0, ifg_count_next;\nreg [1:0] deficit_idle_count_reg = 0, deficit_idle_count_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_tx.v@97:107", "reg [7:0] fcs_output_txc_0;\nreg [7:0] fcs_output_txc_1;\n\nreg [7:0] ifg_offset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] ifg_count_reg = 0, ifg_count_next;\nreg [1:0] deficit_idle_count_reg = 0, deficit_idle_count_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@99:109", "\nreg [7:0] ifg_offset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] ifg_count_reg = 0, ifg_count_next;\nreg [1:0] deficit_idle_count_reg = 0, deficit_idle_count_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@97:107", "reg [7:0] fcs_output_txc_0;\nreg [7:0] fcs_output_txc_1;\n\nreg [7:0] ifg_offset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] ifg_count_reg = 0, ifg_count_next;\nreg [1:0] deficit_idle_count_reg = 0, deficit_idle_count_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@102:112", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] ifg_count_reg = 0, ifg_count_next;\nreg [1:0] deficit_idle_count_reg = 0, deficit_idle_count_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@100:110", "reg [7:0] ifg_offset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] ifg_count_reg = 0, ifg_count_next;\nreg [1:0] deficit_idle_count_reg = 0, deficit_idle_count_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@104:114", "reg [7:0] ifg_count_reg = 0, ifg_count_next;\nreg [1:0] deficit_idle_count_reg = 0, deficit_idle_count_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@100:110", "reg [7:0] ifg_offset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] ifg_count_reg = 0, ifg_count_next;\nreg [1:0] deficit_idle_count_reg = 0, deficit_idle_count_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@99:109", "\nreg [7:0] ifg_offset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] ifg_count_reg = 0, ifg_count_next;\nreg [1:0] deficit_idle_count_reg = 0, deficit_idle_count_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"]], "Diff Content": {"Delete": [[107, "reg input_axis_tready_reg = 0, input_axis_tready_next;\n"]], "Add": [[107, "reg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n"]]}}