// Seed: 1479886709
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg  id_7 = id_7;
  wire id_8;
  module_0(
      id_8, id_1, id_4
  );
  always @(posedge 1) begin
    id_6 = id_6[1];
    id_2 <= id_7;
  end
endmodule
