# hdl_portfolio
Portfolio of ASIC designs written in VHDL.

Below is the list of currently available ASIC designs (ordered by decreasing complexity):

- Full adder
- Half adder
- XOR
