{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653554498598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653554498608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 01:41:38 2022 " "Processing started: Thu May 26 01:41:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653554498608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653554498608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta part3 -c part3 " "Command: quartus_sta part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653554498608 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653554498768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653554499805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653554499805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554499864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554499864 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653554500651 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part3.sdc " "Synopsys Design Constraints File file not found: 'part3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653554500720 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554500721 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.036 -waveform \{0.000 18.518\} -name CLOCK2_50 CLOCK2_50 " "create_clock -period 37.036 -waveform \{0.000 18.518\} -name CLOCK2_50 CLOCK2_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653554500729 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 28 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 28 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653554500729 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 31 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 31 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653554500729 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653554500729 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554500730 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653554500732 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] " "create_clock -period 1.000 -name audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653554500732 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653554500732 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653554500741 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653554500741 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653554500741 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653554500741 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653554500746 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653554500747 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653554500749 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653554500772 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653554500932 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653554500932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.934 " "Worst-case setup slack is -7.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.934            -344.247 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\]  " "   -7.934            -344.247 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.808            -926.675 CLOCK_50  " "   -7.808            -926.675 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554500936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 CLOCK_50  " "    0.162               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.866               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\]  " "    3.866               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554500950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653554500964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653554500979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -698.435 CLOCK_50  " "   -2.174            -698.435 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\]  " "    0.261               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.322               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.418               0.000 CLOCK2_50  " "   18.418               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554500999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554500999 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653554501042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653554501118 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653554503327 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653554503456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653554503456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653554503456 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653554503456 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653554503457 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653554503470 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653554503470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.238 " "Worst-case setup slack is -8.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.238            -357.267 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\]  " "   -8.238            -357.267 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.645            -875.944 CLOCK_50  " "   -7.645            -875.944 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554503475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLOCK_50  " "    0.152               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.093               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\]  " "    4.093               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554503483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653554503490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653554503495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -714.580 CLOCK_50  " "   -2.174            -714.580 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\]  " "    0.223               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.322               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.444               0.000 CLOCK2_50  " "   18.444               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554503506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554503506 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653554503538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653554503798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653554505854 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653554506017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653554506017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653554506017 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653554506017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653554506018 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653554506021 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653554506021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.753 " "Worst-case setup slack is -4.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.753            -438.413 CLOCK_50  " "   -4.753            -438.413 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.297            -182.474 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\]  " "   -4.297            -182.474 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554506025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.109 " "Worst-case hold slack is 0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 CLOCK_50  " "    0.109               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.315               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\]  " "    2.315               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554506036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653554506041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653554506049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -564.476 CLOCK_50  " "   -2.174            -564.476 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\]  " "    0.295               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.322               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.161               0.000 CLOCK2_50  " "   18.161               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554506053 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653554506083 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653554506365 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653554506365 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653554506365 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653554506365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653554506367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653554506378 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653554506378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.199 " "Worst-case setup slack is -4.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.199            -179.042 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\]  " "   -4.199            -179.042 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.093            -351.447 CLOCK_50  " "   -4.093            -351.447 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554506381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 CLOCK_50  " "    0.083               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.403               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\]  " "    2.403               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554506393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653554506422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653554506441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -564.311 CLOCK_50  " "   -2.174            -564.311 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\]  " "    0.326               0.000 audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|left_channel_fifo_write_space\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.322               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.150               0.000 CLOCK2_50  " "   18.150               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653554506445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653554506445 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653554508440 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653554508441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5198 " "Peak virtual memory: 5198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653554508525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 01:41:48 2022 " "Processing ended: Thu May 26 01:41:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653554508525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653554508525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653554508525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653554508525 ""}
