///Register `FMC_BCHDSR2` reader
pub struct R(crate::R<FMC_BCHDSR2_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<FMC_BCHDSR2_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<FMC_BCHDSR2_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<FMC_BCHDSR2_SPEC>) -> Self {
        R(reader)
    }
}
///Field `EBP3` reader - EBP3
pub type EBP3_R = crate::FieldReader<u16, u16>;
///Field `EBP4` reader - EBP4
pub type EBP4_R = crate::FieldReader<u16, u16>;
impl R {
    ///Bits 0:12 - EBP3
    #[inline(always)]
    pub fn ebp3(&self) -> EBP3_R {
        EBP3_R::new((self.bits & 0x1fff) as u16)
    }
    ///Bits 16:28 - EBP4
    #[inline(always)]
    pub fn ebp4(&self) -> EBP4_R {
        EBP4_R::new(((self.bits >> 16) & 0x1fff) as u16)
    }
}
///The maximum error correction capability of the BCH block embedded in the FMC is 8 errors. This register contains the positions of the 3rd and 4th error bits in EBP3 and EPB4 fields, respectively.
///
///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [fmc_bchdsr2](index.html) module
pub struct FMC_BCHDSR2_SPEC;
impl crate::RegisterSpec for FMC_BCHDSR2_SPEC {
    type Ux = u32;
}
///`read()` method returns [fmc_bchdsr2::R](R) reader structure
impl crate::Readable for FMC_BCHDSR2_SPEC {
    type Reader = R;
}
///`reset()` method sets FMC_BCHDSR2 to value 0
impl crate::Resettable for FMC_BCHDSR2_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
