// Seed: 4044406495
`timescale 1ps / 1 ps
module module_0 (
    input  logic id_0,
    output logic id_1,
    output logic id_2
);
  logic id_3;
  assign id_1 = 1'h0;
  logic id_4;
  assign id_3 = 1;
endmodule
