<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<!-- Generated by Ease, Copyright (c) 2024 HDL Works B.V. -->
<svg version="1.1"
  xmlns="http://www.w3.org/2000/svg"
  xmlns:xlink="http://www.w3.org/1999/xlink"
  xml:space="preserve"
  viewBox="-128 -128 2816 1408">

   <a href="design_memwb_Behavioral_rtq40c9k.htm" target="_top">

   <rect x="0" y="0" width="2560" height="1152"
 fill="rgb(240,240,240)" stroke="rgb(165,42,42)" stroke-width="3"/>
    </a>

   <g transform="translate(0,-8)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="ideographic">memwb</text>
   </g>
   <polyline points="-32,96 -32,160 32,128 -32,96"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : clk
Mode : input
Type : STD_LOGIC</title></polyline>
   <line x1="-32" y1="128" x2="-64" y2="128" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,128)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">clk</text>
   </g>
   <polyline points="-32,224 -32,288 32,256 -32,224"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : resetbar
Mode : input
Type : STD_LOGIC</title></polyline>
   <line x1="-32" y1="256" x2="-64" y2="256" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,256)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">resetbar</text>
   </g>
   <polyline points="-32,352 -32,416 32,384 -32,352"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : readdata2in
Mode : input
Type : STD_LOGIC_VECTOR(31 downto 0)</title></polyline>
   <line x1="-32" y1="384" x2="-64" y2="384" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,384)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">readdata2in(31:0)</text>
   </g>
   <polyline points="-32,480 -32,544 32,512 -32,480"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : aluresultin
Mode : input
Type : STD_LOGIC_VECTOR(31 downto 0)</title></polyline>
   <line x1="-32" y1="512" x2="-64" y2="512" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,512)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">aluresultin(31:0)</text>
   </g>
   <polyline points="2528,96 2528,160 2592,128 2528,96"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : readdata2out
Mode : output
Type : STD_LOGIC_VECTOR(31 downto 0)</title></polyline>
   <line x1="2592" y1="128" x2="2624" y2="128" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2496,128)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">readdata2out(31:0)</text>
   </g>
   <polyline points="2528,224 2528,288 2592,256 2528,224"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : aluresultout
Mode : output
Type : STD_LOGIC_VECTOR(31 downto 0)</title></polyline>
   <line x1="2592" y1="256" x2="2624" y2="256" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2496,256)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">aluresultout(31:0)</text>
   </g>
   <polyline points="-32,608 -32,672 32,640 -32,608"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : MemtoRegin
Mode    : input
Type    : std_logic
Comment : WB</title></polyline>
   <line x1="-32" y1="640" x2="-64" y2="640" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,640)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">MemtoRegin</text>
   </g>
   <polyline points="-32,736 -32,800 32,768 -32,736"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : RegWritein
Mode : input
Type : std_logic</title></polyline>
   <line x1="-32" y1="768" x2="-64" y2="768" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,768)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">RegWritein</text>
   </g>
   <polyline points="2528,352 2528,416 2592,384 2528,352"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : MemtoReg
Mode    : output
Type    : std_logic
Comment : WB</title></polyline>
   <line x1="2592" y1="384" x2="2624" y2="384" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2496,384)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">MemtoReg</text>
   </g>
   <polyline points="2528,480 2528,544 2592,512 2528,480"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : RegWrite
Mode : output
Type : std_logic</title></polyline>
   <line x1="2592" y1="512" x2="2624" y2="512" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2496,512)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">RegWrite</text>
   </g>
   <polyline points="-32,864 -32,928 32,896 -32,864"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : rdin
Mode : input
Type : STD_LOGIC_VECTOR(4 downto 0)</title></polyline>
   <line x1="-32" y1="896" x2="-64" y2="896" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,896)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">rdin(4:0)</text>
   </g>
   <polyline points="2528,608 2528,672 2592,640 2528,608"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : rdout
Mode : output
Type : STD_LOGIC_VECTOR(4 downto 0)</title></polyline>
   <line x1="2592" y1="640" x2="2624" y2="640" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2496,640)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">rdout(4:0)</text>
   </g>
   <polyline points="-32,992 -32,1056 32,1024 -32,992"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : branchregwritecancel
Mode : input
Type : std_logic</title></polyline>
   <line x1="-32" y1="1024" x2="-64" y2="1024" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,1024)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">branchregwritecancel</text>
   </g>
</svg>
