#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 16 12:25:04 2021
# Process ID: 1588
# Current directory: e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/edit_PRBS_v1_0.runs/synth_1
# Command line: vivado.exe -log PRBS_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PRBS_v1_0.tcl
# Log file: e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/edit_PRBS_v1_0.runs/synth_1/PRBS_v1_0.vds
# Journal file: e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/edit_PRBS_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PRBS_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Xilinx2019.2/Vivado/2019.2/data/ip'.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0/hdl/PRBS_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0/hdl/PRBS_v1_0.v:]
Command: synth_design -top PRBS_v1_0 -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1054.547 ; gain = 234.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PRBS_v1_0' [e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0/hdl/PRBS_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PRBS_v1_0_S00_AXI' [e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0/hdl/PRBS_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
	Parameter TYPE_PRBS7 bound to: 4'b0000 
	Parameter TYPE_PRBS9 bound to: 4'b0001 
	Parameter TYPE_PRBS10 bound to: 4'b0010 
	Parameter TYPE_PRBS11 bound to: 4'b0011 
	Parameter TYPE_PRBS15 bound to: 4'b0100 
	Parameter TYPE_PRBS20 bound to: 4'b0101 
	Parameter TYPE_PRBS23 bound to: 4'b0110 
	Parameter TYPE_PRBS29 bound to: 4'b0111 
	Parameter TYPE_PRBS31 bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0/hdl/PRBS_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0/hdl/PRBS_v1_0_S00_AXI.v:375]
INFO: [Synth 8-6157] synthesizing module 'prbs' [e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0/hdl/PRBS_v1_0_S00_AXI.v:437]
	Parameter TYPE_PRBS7 bound to: 4'b0000 
	Parameter TYPE_PRBS9 bound to: 4'b0001 
	Parameter TYPE_PRBS10 bound to: 4'b0010 
	Parameter TYPE_PRBS11 bound to: 4'b0011 
	Parameter TYPE_PRBS15 bound to: 4'b0100 
	Parameter TYPE_PRBS20 bound to: 4'b0101 
	Parameter TYPE_PRBS23 bound to: 4'b0110 
	Parameter TYPE_PRBS29 bound to: 4'b0111 
	Parameter TYPE_PRBS31 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0/hdl/PRBS_v1_0_S00_AXI.v:808]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0/hdl/PRBS_v1_0_S00_AXI.v:820]
INFO: [Synth 8-6155] done synthesizing module 'prbs' (1#1) [e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0/hdl/PRBS_v1_0_S00_AXI.v:437]
WARNING: [Synth 8-3848] Net wr_type in module/entity PRBS_v1_0_S00_AXI does not have driver. [e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0/hdl/PRBS_v1_0_S00_AXI.v:414]
INFO: [Synth 8-6155] done synthesizing module 'PRBS_v1_0_S00_AXI' (2#1) [e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0/hdl/PRBS_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PRBS_v1_0' (3#1) [e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/PRBS_1.0/hdl/PRBS_v1_0.v:4]
WARNING: [Synth 8-3331] design PRBS_v1_0_S00_AXI has unconnected port type[3]
WARNING: [Synth 8-3331] design PRBS_v1_0_S00_AXI has unconnected port type[2]
WARNING: [Synth 8-3331] design PRBS_v1_0_S00_AXI has unconnected port type[1]
WARNING: [Synth 8-3331] design PRBS_v1_0_S00_AXI has unconnected port type[0]
WARNING: [Synth 8-3331] design PRBS_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PRBS_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PRBS_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PRBS_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PRBS_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PRBS_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1127.750 ; gain = 307.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1127.750 ; gain = 307.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1127.750 ; gain = 307.531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1127.750 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Memristor_testboard/CLS_frontend/PRBS_simu/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'clock_IBUF'. [E:/Memristor_testboard/CLS_frontend/PRBS_simu/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Memristor_testboard/CLS_frontend/PRBS_simu/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Memristor_testboard/CLS_frontend/PRBS_simu/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Memristor_testboard/CLS_frontend/PRBS_simu/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PRBS_v1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PRBS_v1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1223.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1223.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1223.531 ; gain = 403.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1223.531 ; gain = 403.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1223.531 ; gain = 403.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1223.531 ; gain = 403.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 242   
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module prbs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 242   
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module PRBS_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design PRBS_v1_0 has unconnected port type[3]
WARNING: [Synth 8-3331] design PRBS_v1_0 has unconnected port type[2]
WARNING: [Synth 8-3331] design PRBS_v1_0 has unconnected port type[1]
WARNING: [Synth 8-3331] design PRBS_v1_0 has unconnected port type[0]
WARNING: [Synth 8-3331] design PRBS_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design PRBS_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design PRBS_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design PRBS_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design PRBS_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design PRBS_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'PRBS_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'PRBS_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PRBS_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'PRBS_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'PRBS_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PRBS_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1223.531 ; gain = 403.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1223.531 ; gain = 403.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1223.531 ; gain = 403.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1223.531 ; gain = 403.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1236.543 ; gain = 416.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1236.543 ; gain = 416.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1236.543 ; gain = 416.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1236.543 ; gain = 416.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1236.543 ; gain = 416.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1236.543 ; gain = 416.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     2|
|5     |LUT4 |    23|
|6     |LUT5 |     3|
|7     |LUT6 |    35|
|8     |FDRE |   178|
|9     |FDSE |     1|
|10    |IBUF |    49|
|11    |OBUF |    42|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------+------------------+------+
|      |Instance                 |Module            |Cells |
+------+-------------------------+------------------+------+
|1     |top                      |                  |   337|
|2     |  PRBS_v1_0_S00_AXI_inst |PRBS_v1_0_S00_AXI |   244|
|3     |    prbs_ins0            |prbs              |    16|
+------+-------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1236.543 ; gain = 416.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1236.543 ; gain = 320.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1236.543 ; gain = 416.324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1248.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1257.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 24 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 1257.855 ; gain = 763.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1257.855 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'e:/Memristor_testboard/CLS_backend/FPGA_test/DAC/ip_repo/edit_PRBS_v1_0.runs/synth_1/PRBS_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PRBS_v1_0_utilization_synth.rpt -pb PRBS_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 16 12:26:22 2021...
