$date
	Fri Jan 26 14:28:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$scope module testing $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
0!
$end
#2
0#
#10
1"
#20
0"
1!
#30
1"
#32
1#
#40
