@E: CL172 :"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v":73:15:73:26|Only one always block can assign a given variable fifo_SM_PROG[2:0]

