# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Labogialo_vivado_2017_3.srcs/sim_1/new/tb_MC_RS_FU_A.vhd" \

# Do not sort compile order
nosort
