// Seed: 1868890106
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri id_2,
    input uwire id_3
    , id_17,
    output tri1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wor id_7,
    input wire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wire id_11,
    input wand id_12,
    input tri id_13,
    output tri id_14,
    input wire id_15
);
  timeprecision 1ps;
  uwire id_18 = id_7;
endmodule
module module_1 (
    input  tri0  id_0,
    output wire  id_1
    , id_5,
    input  wire  id_2,
    input  logic id_3
    , id_6
);
  assign id_5 = (id_2);
  module_0(
      id_2, id_0, id_1, id_6, id_1, id_2, id_5, id_5, id_2, id_6, id_6, id_0, id_2, id_0, id_5, id_5
  );
  always @(posedge 1);
  assign id_6 = 1;
  always_ff assign id_6 = id_3;
endmodule
