/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.1
Hash     : 9567da9
Date     : Jun  6 2024
Type     : Engineering
Log Time   : Thu Jun  6 10:09:09 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 10

#Path 1
Startpoint: Dout[7].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[7].outpad[0] (.output at (1,3) clocked by Clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock Clk (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
Clk.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
Dout[7].C[0] (dffre at (45,38))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
Dout[7].Q[0] (dffre at (45,38)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  2.598     3.646
| (intra 'io' routing)                                                   0.733     4.379
out:Dout[7].outpad[0] (.output at (1,3))                       0.000     4.379
data arrival time                                                                  4.379

clock Clk (rise edge)                                          2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                   -0.100     2.400
data required time                                                                 2.400
----------------------------------------------------------------------------------------
data required time                                                                 2.400
data arrival time                                                                 -4.379
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.979


#Path 2
Startpoint: Dout[6].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[6].outpad[0] (.output at (1,3) clocked by Clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock Clk (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
Clk.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
Dout[6].C[0] (dffre at (45,38))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
Dout[6].Q[0] (dffre at (45,38)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  2.598     3.646
| (intra 'io' routing)                                                   0.733     4.379
out:Dout[6].outpad[0] (.output at (1,3))                       0.000     4.379
data arrival time                                                                  4.379

clock Clk (rise edge)                                          2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                   -0.100     2.400
data required time                                                                 2.400
----------------------------------------------------------------------------------------
data required time                                                                 2.400
data arrival time                                                                 -4.379
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.979


#Path 3
Startpoint: Dout[5].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[5].outpad[0] (.output at (1,2) clocked by Clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock Clk (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
Clk.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
Dout[5].C[0] (dffre at (45,38))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
Dout[5].Q[0] (dffre at (45,38)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  2.598     3.646
| (intra 'io' routing)                                                   0.733     4.379
out:Dout[5].outpad[0] (.output at (1,2))                       0.000     4.379
data arrival time                                                                  4.379

clock Clk (rise edge)                                          2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                   -0.100     2.400
data required time                                                                 2.400
----------------------------------------------------------------------------------------
data required time                                                                 2.400
data arrival time                                                                 -4.379
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.979


#Path 4
Startpoint: We.Q[0] (dffre at (45,37) clocked by Clk)
Endpoint  : out:We.outpad[0] (.output at (1,4) clocked by Clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock Clk (rise edge)                                     0.000     0.000
clock source latency                                                0.000     0.000
Clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
We.C[0] (dffre at (45,37))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
We.Q[0] (dffre at (45,37)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (inter-block routing)                                             2.479     3.527
| (intra 'io' routing)                                              0.733     4.260
out:We.outpad[0] (.output at (1,4))                       0.000     4.260
data arrival time                                                             4.260

clock Clk (rise edge)                                     2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                   0.000     2.500
output external delay                                              -0.100     2.400
data required time                                                            2.400
-----------------------------------------------------------------------------------
data required time                                                            2.400
data arrival time                                                            -4.260
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.860


#Path 5
Startpoint: Dout[2].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[2].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock Clk (rise edge)                                            0.000     0.000
clock source latency                                                       0.000     0.000
Clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
Dout[2].C[0] (dffre at (45,38))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
Dout[2].Q[0] (dffre at (45,38)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.576     1.625
| (intra 'io' routing)                                                     0.733     2.357
out:Dout[2].outpad[0] (.output at (51,44))                       0.000     2.357
data arrival time                                                                    2.357

clock Clk (rise edge)                                            2.500     2.500
clock source latency                                                       0.000     2.500
clock uncertainty                                                          0.000     2.500
output external delay                                                     -0.100     2.400
data required time                                                                   2.400
------------------------------------------------------------------------------------------
data required time                                                                   2.400
data arrival time                                                                   -2.357
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.043


#Path 6
Startpoint: Dout[0].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[0].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock Clk (rise edge)                                            0.000     0.000
clock source latency                                                       0.000     0.000
Clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
Dout[0].C[0] (dffre at (45,38))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
Dout[0].Q[0] (dffre at (45,38)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.576     1.625
| (intra 'io' routing)                                                     0.733     2.357
out:Dout[0].outpad[0] (.output at (51,44))                       0.000     2.357
data arrival time                                                                    2.357

clock Clk (rise edge)                                            2.500     2.500
clock source latency                                                       0.000     2.500
clock uncertainty                                                          0.000     2.500
output external delay                                                     -0.100     2.400
data required time                                                                   2.400
------------------------------------------------------------------------------------------
data required time                                                                   2.400
data arrival time                                                                   -2.357
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.043


#Path 7
Startpoint: Dout[1].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[1].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock Clk (rise edge)                                            0.000     0.000
clock source latency                                                       0.000     0.000
Clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
Dout[1].C[0] (dffre at (45,38))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
Dout[1].Q[0] (dffre at (45,38)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.576     1.625
| (intra 'io' routing)                                                     0.733     2.357
out:Dout[1].outpad[0] (.output at (51,44))                       0.000     2.357
data arrival time                                                                    2.357

clock Clk (rise edge)                                            2.500     2.500
clock source latency                                                       0.000     2.500
clock uncertainty                                                          0.000     2.500
output external delay                                                     -0.100     2.400
data required time                                                                   2.400
------------------------------------------------------------------------------------------
data required time                                                                   2.400
data arrival time                                                                   -2.357
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.043


#Path 8
Startpoint: Dout[3].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[3].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock Clk (rise edge)                                            0.000     0.000
clock source latency                                                       0.000     0.000
Clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
Dout[3].C[0] (dffre at (45,38))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
Dout[3].Q[0] (dffre at (45,38)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.576     1.625
| (intra 'io' routing)                                                     0.733     2.357
out:Dout[3].outpad[0] (.output at (51,44))                       0.000     2.357
data arrival time                                                                    2.357

clock Clk (rise edge)                                            2.500     2.500
clock source latency                                                       0.000     2.500
clock uncertainty                                                          0.000     2.500
output external delay                                                     -0.100     2.400
data required time                                                                   2.400
------------------------------------------------------------------------------------------
data required time                                                                   2.400
data arrival time                                                                   -2.357
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.043


#Path 9
Startpoint: Dout[4].Q[0] (dffre at (45,38) clocked by Clk)
Endpoint  : out:Dout[4].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock Clk (rise edge)                                            0.000     0.000
clock source latency                                                       0.000     0.000
Clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
Dout[4].C[0] (dffre at (45,38))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
Dout[4].Q[0] (dffre at (45,38)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.576     1.625
| (intra 'io' routing)                                                     0.733     2.357
out:Dout[4].outpad[0] (.output at (51,44))                       0.000     2.357
data arrival time                                                                    2.357

clock Clk (rise edge)                                            2.500     2.500
clock source latency                                                       0.000     2.500
clock uncertainty                                                          0.000     2.500
output external delay                                                     -0.100     2.400
data required time                                                                   2.400
------------------------------------------------------------------------------------------
data required time                                                                   2.400
data arrival time                                                                   -2.357
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.043


#Path 10
Startpoint: Ce.Q[0] (dffre at (45,37) clocked by Clk)
Endpoint  : out:Ce.outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock Clk (rise edge)                                       0.000     0.000
clock source latency                                                  0.000     0.000
Clk.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
Ce.C[0] (dffre at (45,37))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
Ce.Q[0] (dffre at (45,37)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (inter-block routing)                                               0.576     1.625
| (intra 'io' routing)                                                0.733     2.357
out:Ce.outpad[0] (.output at (49,44))                       0.000     2.357
data arrival time                                                               2.357

clock Clk (rise edge)                                       2.500     2.500
clock source latency                                                  0.000     2.500
clock uncertainty                                                     0.000     2.500
output external delay                                                -0.100     2.400
data required time                                                              2.400
-------------------------------------------------------------------------------------
data required time                                                              2.400
data arrival time                                                              -2.357
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.043


#Path 11
Startpoint: Current_addr[6].Q[0] (dffre at (49,41) clocked by Clk)
Endpoint  : out:Current_addr[6].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing)                                                            0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[6].C[0] (dffre at (49,41))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[6].Q[0] (dffre at (49,41)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (inter-block routing)                                                            0.457     1.506
| (intra 'io' routing)                                                             0.733     2.239
out:Current_addr[6].outpad[0] (.output at (49,44))                       0.000     2.239
data arrival time                                                                            2.239

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.239
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.161


#Path 12
Startpoint: Current_addr[7].Q[0] (dffre at (49,41) clocked by Clk)
Endpoint  : out:Current_addr[7].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing)                                                            0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[7].C[0] (dffre at (49,41))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[7].Q[0] (dffre at (49,41)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (inter-block routing)                                                            0.457     1.506
| (intra 'io' routing)                                                             0.733     2.239
out:Current_addr[7].outpad[0] (.output at (49,44))                       0.000     2.239
data arrival time                                                                            2.239

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.239
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.161


#Path 13
Startpoint: Current_addr[10].Q[0] (dffre at (49,41) clocked by Clk)
Endpoint  : out:Current_addr[10].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                     0.000     0.000
clock source latency                                                                0.000     0.000
Clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                              0.894     0.894
| (inter-block routing)                                                             0.000     0.894
| (intra 'clb' routing)                                                             0.000     0.894
Current_addr[10].C[0] (dffre at (49,41))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                       0.154     1.048
Current_addr[10].Q[0] (dffre at (49,41)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                             0.000     1.048
| (inter-block routing)                                                             0.399     1.448
| (intra 'io' routing)                                                              0.733     2.181
out:Current_addr[10].outpad[0] (.output at (51,44))                       0.000     2.181
data arrival time                                                                             2.181

clock Clk (rise edge)                                                     2.500     2.500
clock source latency                                                                0.000     2.500
clock uncertainty                                                                   0.000     2.500
output external delay                                                              -0.100     2.400
data required time                                                                            2.400
---------------------------------------------------------------------------------------------------
data required time                                                                            2.400
data arrival time                                                                            -2.181
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.219


#Path 14
Startpoint: Current_addr[14].Q[0] (dffre at (49,40) clocked by Clk)
Endpoint  : out:Current_addr[14].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                     0.000     0.000
clock source latency                                                                0.000     0.000
Clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                              0.894     0.894
| (inter-block routing)                                                             0.000     0.894
| (intra 'clb' routing)                                                             0.000     0.894
Current_addr[14].C[0] (dffre at (49,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                       0.154     1.048
Current_addr[14].Q[0] (dffre at (49,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                             0.000     1.048
| (inter-block routing)                                                             0.399     1.448
| (intra 'io' routing)                                                              0.733     2.181
out:Current_addr[14].outpad[0] (.output at (51,44))                       0.000     2.181
data arrival time                                                                             2.181

clock Clk (rise edge)                                                     2.500     2.500
clock source latency                                                                0.000     2.500
clock uncertainty                                                                   0.000     2.500
output external delay                                                              -0.100     2.400
data required time                                                                            2.400
---------------------------------------------------------------------------------------------------
data required time                                                                            2.400
data arrival time                                                                            -2.181
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.219


#Path 15
Startpoint: Current_addr[13].Q[0] (dffre at (49,40) clocked by Clk)
Endpoint  : out:Current_addr[13].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                     0.000     0.000
clock source latency                                                                0.000     0.000
Clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                              0.894     0.894
| (inter-block routing)                                                             0.000     0.894
| (intra 'clb' routing)                                                             0.000     0.894
Current_addr[13].C[0] (dffre at (49,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                       0.154     1.048
Current_addr[13].Q[0] (dffre at (49,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                             0.000     1.048
| (inter-block routing)                                                             0.399     1.448
| (intra 'io' routing)                                                              0.733     2.181
out:Current_addr[13].outpad[0] (.output at (51,44))                       0.000     2.181
data arrival time                                                                             2.181

clock Clk (rise edge)                                                     2.500     2.500
clock source latency                                                                0.000     2.500
clock uncertainty                                                                   0.000     2.500
output external delay                                                              -0.100     2.400
data required time                                                                            2.400
---------------------------------------------------------------------------------------------------
data required time                                                                            2.400
data arrival time                                                                            -2.181
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.219


#Path 16
Startpoint: Current_addr[12].Q[0] (dffre at (49,40) clocked by Clk)
Endpoint  : out:Current_addr[12].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                     0.000     0.000
clock source latency                                                                0.000     0.000
Clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                              0.894     0.894
| (inter-block routing)                                                             0.000     0.894
| (intra 'clb' routing)                                                             0.000     0.894
Current_addr[12].C[0] (dffre at (49,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                       0.154     1.048
Current_addr[12].Q[0] (dffre at (49,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                             0.000     1.048
| (inter-block routing)                                                             0.399     1.448
| (intra 'io' routing)                                                              0.733     2.181
out:Current_addr[12].outpad[0] (.output at (51,44))                       0.000     2.181
data arrival time                                                                             2.181

clock Clk (rise edge)                                                     2.500     2.500
clock source latency                                                                0.000     2.500
clock uncertainty                                                                   0.000     2.500
output external delay                                                              -0.100     2.400
data required time                                                                            2.400
---------------------------------------------------------------------------------------------------
data required time                                                                            2.400
data arrival time                                                                            -2.181
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.219


#Path 17
Startpoint: Current_addr[11].Q[0] (dffre at (49,41) clocked by Clk)
Endpoint  : out:Current_addr[11].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                     0.000     0.000
clock source latency                                                                0.000     0.000
Clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                              0.894     0.894
| (inter-block routing)                                                             0.000     0.894
| (intra 'clb' routing)                                                             0.000     0.894
Current_addr[11].C[0] (dffre at (49,41))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                       0.154     1.048
Current_addr[11].Q[0] (dffre at (49,41)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                             0.000     1.048
| (inter-block routing)                                                             0.399     1.448
| (intra 'io' routing)                                                              0.733     2.181
out:Current_addr[11].outpad[0] (.output at (51,44))                       0.000     2.181
data arrival time                                                                             2.181

clock Clk (rise edge)                                                     2.500     2.500
clock source latency                                                                0.000     2.500
clock uncertainty                                                                   0.000     2.500
output external delay                                                              -0.100     2.400
data required time                                                                            2.400
---------------------------------------------------------------------------------------------------
data required time                                                                            2.400
data arrival time                                                                            -2.181
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.219


#Path 18
Startpoint: Current_addr[9].Q[0] (dffre at (49,41) clocked by Clk)
Endpoint  : out:Current_addr[9].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing)                                                            0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[9].C[0] (dffre at (49,41))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[9].Q[0] (dffre at (49,41)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (inter-block routing)                                                            0.399     1.448
| (intra 'io' routing)                                                             0.733     2.181
out:Current_addr[9].outpad[0] (.output at (51,44))                       0.000     2.181
data arrival time                                                                            2.181

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.181
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.219


#Path 19
Startpoint: Current_addr[8].Q[0] (dffre at (49,41) clocked by Clk)
Endpoint  : out:Current_addr[8].outpad[0] (.output at (51,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing)                                                            0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[8].C[0] (dffre at (49,41))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[8].Q[0] (dffre at (49,41)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (inter-block routing)                                                            0.399     1.448
| (intra 'io' routing)                                                             0.733     2.181
out:Current_addr[8].outpad[0] (.output at (51,44))                       0.000     2.181
data arrival time                                                                            2.181

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.181
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.219


#Path 20
Startpoint: Current_addr[5].Q[0] (dffre at (48,40) clocked by Clk)
Endpoint  : out:Current_addr[5].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing)                                                            0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[5].C[0] (dffre at (48,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[5].Q[0] (dffre at (48,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (inter-block routing)                                                            0.342     1.390
| (intra 'io' routing)                                                             0.733     2.123
out:Current_addr[5].outpad[0] (.output at (49,44))                       0.000     2.123
data arrival time                                                                            2.123

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.123
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.277


#Path 21
Startpoint: Current_addr[4].Q[0] (dffre at (48,40) clocked by Clk)
Endpoint  : out:Current_addr[4].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing)                                                            0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[4].C[0] (dffre at (48,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[4].Q[0] (dffre at (48,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (inter-block routing)                                                            0.342     1.390
| (intra 'io' routing)                                                             0.733     2.123
out:Current_addr[4].outpad[0] (.output at (49,44))                       0.000     2.123
data arrival time                                                                            2.123

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.123
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.277


#Path 22
Startpoint: Current_addr[0].Q[0] (dffre at (49,40) clocked by Clk)
Endpoint  : out:Current_addr[0].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing)                                                            0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[0].C[0] (dffre at (49,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[0].Q[0] (dffre at (49,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (inter-block routing)                                                            0.342     1.390
| (intra 'io' routing)                                                             0.733     2.123
out:Current_addr[0].outpad[0] (.output at (49,44))                       0.000     2.123
data arrival time                                                                            2.123

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.123
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.277


#Path 23
Startpoint: Current_addr[3].Q[0] (dffre at (48,40) clocked by Clk)
Endpoint  : out:Current_addr[3].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing)                                                            0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[3].C[0] (dffre at (48,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[3].Q[0] (dffre at (48,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (inter-block routing)                                                            0.342     1.390
| (intra 'io' routing)                                                             0.733     2.123
out:Current_addr[3].outpad[0] (.output at (49,44))                       0.000     2.123
data arrival time                                                                            2.123

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.123
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.277


#Path 24
Startpoint: Current_addr[2].Q[0] (dffre at (48,40) clocked by Clk)
Endpoint  : out:Current_addr[2].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing)                                                            0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[2].C[0] (dffre at (48,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[2].Q[0] (dffre at (48,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (inter-block routing)                                                            0.342     1.390
| (intra 'io' routing)                                                             0.733     2.123
out:Current_addr[2].outpad[0] (.output at (49,44))                       0.000     2.123
data arrival time                                                                            2.123

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.123
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.277


#Path 25
Startpoint: Current_addr[1].Q[0] (dffre at (48,40) clocked by Clk)
Endpoint  : out:Current_addr[1].outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                    0.000     0.000
clock source latency                                                               0.000     0.000
Clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                             0.894     0.894
| (inter-block routing)                                                            0.000     0.894
| (intra 'clb' routing)                                                            0.000     0.894
Current_addr[1].C[0] (dffre at (48,40))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                      0.154     1.048
Current_addr[1].Q[0] (dffre at (48,40)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                            0.000     1.048
| (inter-block routing)                                                            0.342     1.390
| (intra 'io' routing)                                                             0.733     2.123
out:Current_addr[1].outpad[0] (.output at (49,44))                       0.000     2.123
data arrival time                                                                            2.123

clock Clk (rise edge)                                                    2.500     2.500
clock source latency                                                               0.000     2.500
clock uncertainty                                                                  0.000     2.500
output external delay                                                             -0.100     2.400
data required time                                                                           2.400
--------------------------------------------------------------------------------------------------
data required time                                                                           2.400
data arrival time                                                                           -2.123
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.277


#Path 26
Startpoint: ACK.Q[0] (dffre at (49,43) clocked by Clk)
Endpoint  : out:ACK.outpad[0] (.output at (49,44) clocked by Clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock Clk (rise edge)                                        0.000     0.000
clock source latency                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                             0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing)                                                0.000     0.894
| (intra 'clb' routing)                                                0.000     0.894
ACK.C[0] (dffre at (49,43))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                          0.154     1.048
ACK.Q[0] (dffre at (49,43)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                0.000     1.048
| (inter-block routing)                                                0.284     1.332
| (intra 'io' routing)                                                 0.733     2.065
out:ACK.outpad[0] (.output at (49,44))                      -0.000     2.065
data arrival time                                                                2.065

clock Clk (rise edge)                                        2.500     2.500
clock source latency                                                   0.000     2.500
clock uncertainty                                                      0.000     2.500
output external delay                                                 -0.100     2.400
data required time                                                               2.400
--------------------------------------------------------------------------------------
data required time                                                               2.400
data arrival time                                                               -2.065
--------------------------------------------------------------------------------------
slack (MET)                                                                      0.335


#Path 27
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ACK.E[0] (dffre at (49,43) clocked by Clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                         0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                                       0.894     0.894
| (inter-block routing)                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                      0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                      0.000     1.048
| (inter-block routing)                                                                                      0.342     1.390
| (intra 'clb' routing)                                                                                      0.085     1.475
$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4].in[3] (.names at (45,38))                        0.000     1.475
| (primitive '.names' combinational delay)                                                                   0.218     1.693
$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4].out[0] (.names at (45,38))                       0.000     1.693
| (intra 'clb' routing)                                                                                      0.000     1.693
| (inter-block routing)                                                                                      0.576     2.269
| (intra 'clb' routing)                                                                                      0.085     2.355
ACK.E[0] (dffre at (49,43))                                                                        0.000     2.355
data arrival time                                                                                                      2.355

clock Clk (rise edge)                                                                              2.500     2.500
clock source latency                                                                                         0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                                   0.000     2.500
| (intra 'io' routing)                                                                                       0.894     3.394
| (inter-block routing)                                                                                      0.000     3.394
| (intra 'clb' routing)                                                                                      0.000     3.394
ACK.C[0] (dffre at (49,43))                                                                        0.000     3.394
clock uncertainty                                                                                            0.000     3.394
cell setup time                                                                                             -0.032     3.363
data required time                                                                                                     3.363
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     3.363
data arrival time                                                                                                     -2.355
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.008


#Path 28
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[1].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.518     1.513
| (intra 'clb' routing)                                                                                0.085     1.598
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.598
| (primitive '.names' combinational delay)                                                             0.218     1.816
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.816
| (intra 'clb' routing)                                                                                0.000     1.816
| (inter-block routing)                                                                                0.342     2.157
| (intra 'clb' routing)                                                                                0.085     2.243
Dout[1].E[0] (dffre at (45,38))                                                              0.000     2.243
data arrival time                                                                                                2.243

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[1].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.243
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.120


#Path 29
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[0].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.518     1.513
| (intra 'clb' routing)                                                                                0.085     1.598
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.598
| (primitive '.names' combinational delay)                                                             0.218     1.816
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.816
| (intra 'clb' routing)                                                                                0.000     1.816
| (inter-block routing)                                                                                0.342     2.157
| (intra 'clb' routing)                                                                                0.085     2.243
Dout[0].E[0] (dffre at (45,38))                                                              0.000     2.243
data arrival time                                                                                                2.243

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[0].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.243
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.120


#Path 30
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[2].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.518     1.513
| (intra 'clb' routing)                                                                                0.085     1.598
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.598
| (primitive '.names' combinational delay)                                                             0.218     1.816
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.816
| (intra 'clb' routing)                                                                                0.000     1.816
| (inter-block routing)                                                                                0.342     2.157
| (intra 'clb' routing)                                                                                0.085     2.243
Dout[2].E[0] (dffre at (45,38))                                                              0.000     2.243
data arrival time                                                                                                2.243

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[2].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.243
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.120


#Path 31
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[3].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.518     1.513
| (intra 'clb' routing)                                                                                0.085     1.598
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.598
| (primitive '.names' combinational delay)                                                             0.218     1.816
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.816
| (intra 'clb' routing)                                                                                0.000     1.816
| (inter-block routing)                                                                                0.342     2.157
| (intra 'clb' routing)                                                                                0.085     2.243
Dout[3].E[0] (dffre at (45,38))                                                              0.000     2.243
data arrival time                                                                                                2.243

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[3].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.243
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.120


#Path 32
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[4].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.518     1.513
| (intra 'clb' routing)                                                                                0.085     1.598
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.598
| (primitive '.names' combinational delay)                                                             0.218     1.816
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.816
| (intra 'clb' routing)                                                                                0.000     1.816
| (inter-block routing)                                                                                0.342     2.157
| (intra 'clb' routing)                                                                                0.085     2.243
Dout[4].E[0] (dffre at (45,38))                                                              0.000     2.243
data arrival time                                                                                                2.243

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[4].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.243
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.120


#Path 33
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[5].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.518     1.513
| (intra 'clb' routing)                                                                                0.085     1.598
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.598
| (primitive '.names' combinational delay)                                                             0.218     1.816
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.816
| (intra 'clb' routing)                                                                                0.000     1.816
| (inter-block routing)                                                                                0.342     2.157
| (intra 'clb' routing)                                                                                0.085     2.243
Dout[5].E[0] (dffre at (45,38))                                                              0.000     2.243
data arrival time                                                                                                2.243

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[5].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.243
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.120


#Path 34
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[6].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.518     1.513
| (intra 'clb' routing)                                                                                0.085     1.598
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.598
| (primitive '.names' combinational delay)                                                             0.218     1.816
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.816
| (intra 'clb' routing)                                                                                0.000     1.816
| (inter-block routing)                                                                                0.342     2.157
| (intra 'clb' routing)                                                                                0.085     2.243
Dout[6].E[0] (dffre at (45,38))                                                              0.000     2.243
data arrival time                                                                                                2.243

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[6].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.243
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.120


#Path 35
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Dout[7].E[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.518     1.513
| (intra 'clb' routing)                                                                                0.085     1.598
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[3] (.names at (48,39))                        0.000     1.598
| (primitive '.names' combinational delay)                                                             0.218     1.816
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names at (48,39))                       0.000     1.816
| (intra 'clb' routing)                                                                                0.000     1.816
| (inter-block routing)                                                                                0.342     2.157
| (intra 'clb' routing)                                                                                0.085     2.243
Dout[7].E[0] (dffre at (45,38))                                                              0.000     2.243
data arrival time                                                                                                2.243

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Dout[7].C[0] (dffre at (45,38))                                                              0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.243
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.120


#Path 36
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[9].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (inter-block routing)                                                   0.342     1.390
| (intra 'clb' routing)                                                   0.085     1.475
$abc$6648$new_new_n134__.in[2] (.names at (48,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                0.148     1.623
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.623
| (intra 'clb' routing)                                                   0.000     1.623
| (inter-block routing)                                                   0.342     1.964
| (intra 'clb' routing)                                                   0.085     2.049
$abc$2625$li09_li09.in[0] (.names at (49,41))                             0.000     2.049
| (primitive '.names' combinational delay)                                0.148     2.197
$abc$2625$li09_li09.out[0] (.names at (49,41))                            0.000     2.197
| (intra 'clb' routing)                                                   0.000     2.197
ModByteWr.Next_addr[9].D[0] (dffre at (49,41))                            0.000     2.197
data arrival time                                                                   2.197

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing)                                                   0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[9].C[0] (dffre at (49,41))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.197
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.166


#Path 37
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[10].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (inter-block routing)                                                   0.342     1.390
| (intra 'clb' routing)                                                   0.085     1.475
$abc$6648$new_new_n134__.in[2] (.names at (48,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                0.148     1.623
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.623
| (intra 'clb' routing)                                                   0.000     1.623
| (inter-block routing)                                                   0.342     1.964
| (intra 'clb' routing)                                                   0.085     2.049
$abc$2625$li10_li10.in[0] (.names at (49,41))                             0.000     2.049
| (primitive '.names' combinational delay)                                0.148     2.197
$abc$2625$li10_li10.out[0] (.names at (49,41))                            0.000     2.197
| (intra 'clb' routing)                                                   0.000     2.197
ModByteWr.Next_addr[10].D[0] (dffre at (49,41))                           0.000     2.197
data arrival time                                                                   2.197

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing)                                                   0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[10].C[0] (dffre at (49,41))                           0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.197
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.166


#Path 38
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : Ce.E[0] (dffre at (45,37) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.576     1.571
| (intra 'clb' routing)                                                                                0.085     1.656
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.in[3] (.names at (45,38))                        0.000     1.656
| (primitive '.names' combinational delay)                                                             0.148     1.804
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.out[0] (.names at (45,38))                       0.000     1.804
| (intra 'clb' routing)                                                                                0.000     1.804
| (inter-block routing)                                                                                0.284     2.087
| (intra 'clb' routing)                                                                                0.085     2.172
Ce.E[0] (dffre at (45,37))                                                                   0.000     2.172
data arrival time                                                                                                2.172

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Ce.C[0] (dffre at (45,37))                                                                   0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.172
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.190


#Path 39
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : We.E[0] (dffre at (45,37) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.576     1.571
| (intra 'clb' routing)                                                                                0.085     1.656
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.in[3] (.names at (45,38))                        0.000     1.656
| (primitive '.names' combinational delay)                                                             0.148     1.804
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.out[0] (.names at (45,38))                       0.000     1.804
| (intra 'clb' routing)                                                                                0.000     1.804
| (inter-block routing)                                                                                0.284     2.087
| (intra 'clb' routing)                                                                                0.085     2.172
We.E[0] (dffre at (45,37))                                                                   0.000     2.172
data arrival time                                                                                                2.172

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
We.C[0] (dffre at (45,37))                                                                   0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.172
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.190


#Path 40
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.RstByteRdy.E[0] (dffre at (45,37) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451.in[2] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.399     2.071
| (intra 'clb' routing)                                                                                0.085     2.156
ModByteWr.RstByteRdy.E[0] (dffre at (45,37))                                                           0.000     2.156
data arrival time                                                                                                2.156

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.RstByteRdy.C[0] (dffre at (45,37))                                                           0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.156
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.206


#Path 41
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[11].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (inter-block routing)                                                   0.342     1.390
| (intra 'clb' routing)                                                   0.085     1.475
$abc$6648$new_new_n134__.in[2] (.names at (48,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                0.148     1.623
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.623
| (intra 'clb' routing)                                                   0.000     1.623
| (inter-block routing)                                                   0.342     1.964
| (intra 'clb' routing)                                                   0.085     2.049
$abc$2625$li11_li11.in[0] (.names at (49,41))                             0.000     2.049
| (primitive '.names' combinational delay)                                0.103     2.152
$abc$2625$li11_li11.out[0] (.names at (49,41))                            0.000     2.152
| (intra 'clb' routing)                                                   0.000     2.152
ModByteWr.Next_addr[11].D[0] (dffre at (49,41))                           0.000     2.152
data arrival time                                                                   2.152

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing)                                                   0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[11].C[0] (dffre at (49,41))                           0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.152
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.211


#Path 42
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[8].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (inter-block routing)                                                   0.342     1.390
| (intra 'clb' routing)                                                   0.085     1.475
$abc$6648$new_new_n134__.in[2] (.names at (48,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                0.148     1.623
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.623
| (intra 'clb' routing)                                                   0.000     1.623
| (inter-block routing)                                                   0.342     1.964
| (intra 'clb' routing)                                                   0.085     2.049
$abc$2625$li08_li08.in[0] (.names at (49,41))                             0.000     2.049
| (primitive '.names' combinational delay)                                0.099     2.149
$abc$2625$li08_li08.out[0] (.names at (49,41))                            0.000     2.149
| (intra 'clb' routing)                                                   0.000     2.149
ModByteWr.Next_addr[8].D[0] (dffre at (49,41))                            0.000     2.149
data arrival time                                                                   2.149

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing)                                                   0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[8].C[0] (dffre at (49,41))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.149
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.214


#Path 43
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[7].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (inter-block routing)                                                   0.342     1.390
| (intra 'clb' routing)                                                   0.085     1.475
$abc$6648$new_new_n134__.in[2] (.names at (48,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                0.148     1.623
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.623
| (intra 'clb' routing)                                                   0.000     1.623
| (inter-block routing)                                                   0.342     1.964
| (intra 'clb' routing)                                                   0.085     2.049
$abc$2625$li07_li07.in[0] (.names at (49,41))                             0.000     2.049
| (primitive '.names' combinational delay)                                0.099     2.149
$abc$2625$li07_li07.out[0] (.names at (49,41))                            0.000     2.149
| (intra 'clb' routing)                                                   0.000     2.149
ModByteWr.Next_addr[7].D[0] (dffre at (49,41))                            0.000     2.149
data arrival time                                                                   2.149

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing)                                                   0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[7].C[0] (dffre at (49,41))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.149
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.214


#Path 44
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[12].D[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (inter-block routing)                                                   0.342     1.390
| (intra 'clb' routing)                                                   0.085     1.475
$abc$6648$new_new_n134__.in[2] (.names at (48,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                0.148     1.623
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.623
| (intra 'clb' routing)                                                   0.000     1.623
| (inter-block routing)                                                   0.220     1.842
| (intra 'clb' routing)                                                   0.085     1.928
$abc$2625$li12_li12.in[0] (.names at (49,40))                             0.000     1.928
| (primitive '.names' combinational delay)                                0.197     2.124
$abc$2625$li12_li12.out[0] (.names at (49,40))                            0.000     2.124
| (intra 'clb' routing)                                                   0.000     2.124
ModByteWr.Next_addr[12].D[0] (dffre at (49,40))                           0.000     2.124
data arrival time                                                                   2.124

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing)                                                   0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[12].C[0] (dffre at (49,40))                           0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.124
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.238


#Path 45
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[13].D[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (inter-block routing)                                                   0.342     1.390
| (intra 'clb' routing)                                                   0.085     1.475
$abc$6648$new_new_n134__.in[2] (.names at (48,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                0.148     1.623
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.623
| (intra 'clb' routing)                                                   0.000     1.623
| (inter-block routing)                                                   0.220     1.842
| (intra 'clb' routing)                                                   0.085     1.928
$abc$2625$li13_li13.in[0] (.names at (49,40))                             0.000     1.928
| (primitive '.names' combinational delay)                                0.197     2.124
$abc$2625$li13_li13.out[0] (.names at (49,40))                            0.000     2.124
| (intra 'clb' routing)                                                   0.000     2.124
ModByteWr.Next_addr[13].D[0] (dffre at (49,40))                           0.000     2.124
data arrival time                                                                   2.124

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing)                                                   0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[13].C[0] (dffre at (49,40))                           0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.124
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.238


#Path 46
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[2].E[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.342     2.013
| (intra 'clb' routing)                                                                                0.085     2.099
ModByteWr.Next_addr[2].E[0] (dffre at (48,39))                                                         0.000     2.099
data arrival time                                                                                                2.099

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[2].C[0] (dffre at (48,39))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.099
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.264


#Path 47
Startpoint: Current_addr[1].Q[0] (dffre at (48,40) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[6].D[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
Current_addr[1].C[0] (dffre at (48,40))                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
Current_addr[1].Q[0] (dffre at (48,40)) [clock-to-output]       0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (inter-block routing)                                                   0.220     1.268
| (intra 'clb' routing)                                                   0.085     1.353
$abc$6648$new_new_n174__.in[0] (.names at (49,40))                        0.000     1.353
| (primitive '.names' combinational delay)                                0.173     1.526
$abc$6648$new_new_n174__.out[0] (.names at (49,40))                       0.000     1.526
| (intra 'clb' routing)                                                   0.000     1.526
| (inter-block routing)                                                   0.220     1.745
| (intra 'clb' routing)                                                   0.085     1.830
$abc$2625$li06_li06.in[1] (.names at (48,40))                             0.000     1.830
| (primitive '.names' combinational delay)                                0.218     2.048
$abc$2625$li06_li06.out[0] (.names at (48,40))                            0.000     2.048
| (intra 'clb' routing)                                                   0.000     2.048
ModByteWr.Next_addr[6].D[0] (dffre at (48,40))                            0.000     2.048
data arrival time                                                                   2.048

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing)                                                   0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[6].C[0] (dffre at (48,40))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.048
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.314


#Path 48
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[7].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.284     1.955
| (intra 'clb' routing)                                                                                0.085     2.041
Current_addr[7].E[0] (dffre at (49,41))                                                      0.000     2.041
data arrival time                                                                                                2.041

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[7].C[0] (dffre at (49,41))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.041
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.322


#Path 49
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[10].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.284     1.955
| (intra 'clb' routing)                                                                                0.085     2.041
ModByteWr.Next_addr[10].E[0] (dffre at (49,41))                                                        0.000     2.041
data arrival time                                                                                                2.041

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[10].C[0] (dffre at (49,41))                                                        0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.041
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.322


#Path 50
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[8].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.284     1.955
| (intra 'clb' routing)                                                                                0.085     2.041
Current_addr[8].E[0] (dffre at (49,41))                                                      0.000     2.041
data arrival time                                                                                                2.041

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[8].C[0] (dffre at (49,41))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.041
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.322


#Path 51
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[6].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.284     1.955
| (intra 'clb' routing)                                                                                0.085     2.041
Current_addr[6].E[0] (dffre at (49,41))                                                      0.000     2.041
data arrival time                                                                                                2.041

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[6].C[0] (dffre at (49,41))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.041
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.322


#Path 52
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[11].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.284     1.955
| (intra 'clb' routing)                                                                                0.085     2.041
ModByteWr.Next_addr[11].E[0] (dffre at (49,41))                                                        0.000     2.041
data arrival time                                                                                                2.041

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[11].C[0] (dffre at (49,41))                                                        0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.041
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.322


#Path 53
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[7].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.284     1.955
| (intra 'clb' routing)                                                                                0.085     2.041
ModByteWr.Next_addr[7].E[0] (dffre at (49,41))                                                         0.000     2.041
data arrival time                                                                                                2.041

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[7].C[0] (dffre at (49,41))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.041
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.322


#Path 54
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[8].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.284     1.955
| (intra 'clb' routing)                                                                                0.085     2.041
ModByteWr.Next_addr[8].E[0] (dffre at (49,41))                                                         0.000     2.041
data arrival time                                                                                                2.041

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[8].C[0] (dffre at (49,41))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.041
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.322


#Path 55
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[9].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.284     1.955
| (intra 'clb' routing)                                                                                0.085     2.041
ModByteWr.Next_addr[9].E[0] (dffre at (49,41))                                                         0.000     2.041
data arrival time                                                                                                2.041

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[9].C[0] (dffre at (49,41))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.041
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.322


#Path 56
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[9].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.284     1.955
| (intra 'clb' routing)                                                                                0.085     2.041
Current_addr[9].E[0] (dffre at (49,41))                                                      0.000     2.041
data arrival time                                                                                                2.041

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[9].C[0] (dffre at (49,41))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.041
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.322


#Path 57
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[10].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.284     1.955
| (intra 'clb' routing)                                                                                0.085     2.041
Current_addr[10].E[0] (dffre at (49,41))                                                     0.000     2.041
data arrival time                                                                                                2.041

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[10].C[0] (dffre at (49,41))                                                     0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.041
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.322


#Path 58
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[11].E[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.284     1.955
| (intra 'clb' routing)                                                                                0.085     2.041
Current_addr[11].E[0] (dffre at (49,41))                                                     0.000     2.041
data arrival time                                                                                                2.041

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[11].C[0] (dffre at (49,41))                                                     0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.041
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.322


#Path 59
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[14].D[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (inter-block routing)                                                   0.342     1.390
| (intra 'clb' routing)                                                   0.085     1.475
$abc$6648$new_new_n134__.in[2] (.names at (48,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                0.148     1.623
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.623
| (intra 'clb' routing)                                                   0.000     1.623
| (inter-block routing)                                                   0.220     1.842
| (intra 'clb' routing)                                                   0.085     1.928
$abc$2625$li14_li14.in[0] (.names at (49,40))                             0.000     1.928
| (primitive '.names' combinational delay)                                0.090     2.018
$abc$2625$li14_li14.out[0] (.names at (49,40))                            0.000     2.018
| (intra 'clb' routing)                                                   0.000     2.018
ModByteWr.Next_addr[14].D[0] (dffre at (49,40))                           0.000     2.018
data arrival time                                                                   2.018

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing)                                                   0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[14].C[0] (dffre at (49,40))                           0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.018
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.345


#Path 60
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[5].D[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (inter-block routing)                                                   0.342     1.390
| (intra 'clb' routing)                                                   0.085     1.475
$abc$6648$new_new_n134__.in[2] (.names at (48,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                0.148     1.623
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.623
| (intra 'clb' routing)                                                   0.000     1.623
| (inter-block routing)                                                   0.162     1.784
| (intra 'clb' routing)                                                   0.085     1.870
$abc$2625$li05_li05.in[0] (.names at (48,40))                             0.000     1.870
| (primitive '.names' combinational delay)                                0.136     2.005
$abc$2625$li05_li05.out[0] (.names at (48,40))                            0.000     2.005
| (intra 'clb' routing)                                                   0.000     2.005
ModByteWr.Next_addr[5].D[0] (dffre at (48,40))                            0.000     2.005
data arrival time                                                                   2.005

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing)                                                   0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[5].C[0] (dffre at (48,40))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.005
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.358


#Path 61
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModStSp.mod2.StState_reg[1].R[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.399     1.394
| (intra 'clb' routing)                                                                                0.085     1.479
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.479
| (primitive '.names' combinational delay)                                                             0.099     1.578
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.578
| (intra 'clb' routing)                                                                                0.000     1.578
| (inter-block routing)                                                                                0.342     1.920
| (intra 'clb' routing)                                                                                0.085     2.005
ModStSp.mod2.StState_reg[1].R[0] (dffre at (48,39))                                                    0.000     2.005
data arrival time                                                                                                2.005

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModStSp.mod2.StState_reg[1].C[0] (dffre at (48,39))                                                    0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.005
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.358


#Path 62
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.state_reg[0].R[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.399     1.394
| (intra 'clb' routing)                                                                                0.085     1.479
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.479
| (primitive '.names' combinational delay)                                                             0.099     1.578
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.578
| (intra 'clb' routing)                                                                                0.000     1.578
| (inter-block routing)                                                                                0.342     1.920
| (intra 'clb' routing)                                                                                0.085     2.005
ModByteWr.state_reg[0].R[0] (dffre at (48,39))                                                         0.000     2.005
data arrival time                                                                                                2.005

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.005
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.358


#Path 63
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModStSp.mod2.StState_reg[0].R[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.399     1.394
| (intra 'clb' routing)                                                                                0.085     1.479
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.479
| (primitive '.names' combinational delay)                                                             0.099     1.578
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.578
| (intra 'clb' routing)                                                                                0.000     1.578
| (inter-block routing)                                                                                0.342     1.920
| (intra 'clb' routing)                                                                                0.085     2.005
ModStSp.mod2.StState_reg[0].R[0] (dffre at (48,39))                                                    0.000     2.005
data arrival time                                                                                                2.005

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModStSp.mod2.StState_reg[0].C[0] (dffre at (48,39))                                                    0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.005
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.358


#Path 64
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModStSp.mod1.SpState_reg[0].R[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.399     1.394
| (intra 'clb' routing)                                                                                0.085     1.479
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.479
| (primitive '.names' combinational delay)                                                             0.099     1.578
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.578
| (intra 'clb' routing)                                                                                0.000     1.578
| (inter-block routing)                                                                                0.342     1.920
| (intra 'clb' routing)                                                                                0.085     2.005
ModStSp.mod1.SpState_reg[0].R[0] (dffre at (48,39))                                                    0.000     2.005
data arrival time                                                                                                2.005

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModStSp.mod1.SpState_reg[0].C[0] (dffre at (48,39))                                                    0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.005
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.358


#Path 65
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModRW.state_reg[0].R[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.399     1.394
| (intra 'clb' routing)                                                                                0.085     1.479
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.479
| (primitive '.names' combinational delay)                                                             0.099     1.578
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.578
| (intra 'clb' routing)                                                                                0.000     1.578
| (inter-block routing)                                                                                0.342     1.920
| (intra 'clb' routing)                                                                                0.085     2.005
ModRW.state_reg[0].R[0] (dffre at (48,39))                                                             0.000     2.005
data arrival time                                                                                                2.005

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModRW.state_reg[0].C[0] (dffre at (48,39))                                                             0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -2.005
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.358


#Path 66
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[5].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.220     1.891
| (intra 'clb' routing)                                                                                0.085     1.977
Current_addr[5].E[0] (dffre at (48,40))                                                      0.000     1.977
data arrival time                                                                                                1.977

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[5].C[0] (dffre at (48,40))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.977
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.386


#Path 67
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[4].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.220     1.891
| (intra 'clb' routing)                                                                                0.085     1.977
Current_addr[4].E[0] (dffre at (48,40))                                                      0.000     1.977
data arrival time                                                                                                1.977

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[4].C[0] (dffre at (48,40))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.977
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.386


#Path 68
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[3].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.220     1.891
| (intra 'clb' routing)                                                                                0.085     1.977
Current_addr[3].E[0] (dffre at (48,40))                                                      0.000     1.977
data arrival time                                                                                                1.977

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[3].C[0] (dffre at (48,40))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.977
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.386


#Path 69
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[2].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.220     1.891
| (intra 'clb' routing)                                                                                0.085     1.977
Current_addr[2].E[0] (dffre at (48,40))                                                      0.000     1.977
data arrival time                                                                                                1.977

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[2].C[0] (dffre at (48,40))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.977
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.386


#Path 70
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[1].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.220     1.891
| (intra 'clb' routing)                                                                                0.085     1.977
Current_addr[1].E[0] (dffre at (48,40))                                                      0.000     1.977
data arrival time                                                                                                1.977

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[1].C[0] (dffre at (48,40))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.977
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.386


#Path 71
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[4].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.220     1.891
| (intra 'clb' routing)                                                                                0.085     1.977
ModByteWr.Next_addr[4].E[0] (dffre at (48,40))                                                         0.000     1.977
data arrival time                                                                                                1.977

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[4].C[0] (dffre at (48,40))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.977
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.386


#Path 72
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[6].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.220     1.891
| (intra 'clb' routing)                                                                                0.085     1.977
ModByteWr.Next_addr[6].E[0] (dffre at (48,40))                                                         0.000     1.977
data arrival time                                                                                                1.977

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[6].C[0] (dffre at (48,40))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.977
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.386


#Path 73
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[5].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.220     1.891
| (intra 'clb' routing)                                                                                0.085     1.977
ModByteWr.Next_addr[5].E[0] (dffre at (48,40))                                                         0.000     1.977
data arrival time                                                                                                1.977

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[5].C[0] (dffre at (48,40))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.977
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.386


#Path 74
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[3].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.220     1.891
| (intra 'clb' routing)                                                                                0.085     1.977
ModByteWr.Next_addr[3].E[0] (dffre at (48,40))                                                         0.000     1.977
data arrival time                                                                                                1.977

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[3].C[0] (dffre at (48,40))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.977
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.386


#Path 75
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[1].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.220     1.891
| (intra 'clb' routing)                                                                                0.085     1.977
ModByteWr.Next_addr[1].E[0] (dffre at (48,40))                                                         0.000     1.977
data arrival time                                                                                                1.977

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[1].C[0] (dffre at (48,40))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.977
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.386


#Path 76
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[0].E[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.220     1.891
| (intra 'clb' routing)                                                                                0.085     1.977
ModByteWr.Next_addr[0].E[0] (dffre at (48,40))                                                         0.000     1.977
data arrival time                                                                                                1.977

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[0].C[0] (dffre at (48,40))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.977
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.386


#Path 77
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[4].D[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (inter-block routing)                                                   0.342     1.390
| (intra 'clb' routing)                                                   0.085     1.475
$abc$6648$new_new_n134__.in[2] (.names at (48,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                0.148     1.623
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.623
| (intra 'clb' routing)                                                   0.000     1.623
| (inter-block routing)                                                   0.162     1.784
| (intra 'clb' routing)                                                   0.085     1.870
$abc$2625$li04_li04.in[0] (.names at (48,40))                             0.000     1.870
| (primitive '.names' combinational delay)                                0.090     1.960
$abc$2625$li04_li04.out[0] (.names at (48,40))                            0.000     1.960
| (intra 'clb' routing)                                                   0.000     1.960
ModByteWr.Next_addr[4].D[0] (dffre at (48,40))                            0.000     1.960
data arrival time                                                                   1.960

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing)                                                   0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[4].C[0] (dffre at (48,40))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -1.960
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.403


#Path 78
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.state_reg[1].R[0] (dffre at (49,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.399     1.394
| (intra 'clb' routing)                                                                                0.085     1.479
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.479
| (primitive '.names' combinational delay)                                                             0.099     1.578
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.578
| (intra 'clb' routing)                                                                                0.000     1.578
| (inter-block routing)                                                                                0.284     1.862
| (intra 'clb' routing)                                                                                0.085     1.947
ModByteWr.state_reg[1].R[0] (dffre at (49,39))                                                         0.000     1.947
data arrival time                                                                                                1.947

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.947
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.416


#Path 79
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.state_reg[2].R[0] (dffre at (49,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.399     1.394
| (intra 'clb' routing)                                                                                0.085     1.479
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.479
| (primitive '.names' combinational delay)                                                             0.099     1.578
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.578
| (intra 'clb' routing)                                                                                0.000     1.578
| (inter-block routing)                                                                                0.284     1.862
| (intra 'clb' routing)                                                                                0.085     1.947
ModByteWr.state_reg[2].R[0] (dffre at (49,39))                                                         0.000     1.947
data arrival time                                                                                                1.947

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                                                         0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.947
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.416


#Path 80
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModStSp.mod1.SpState_reg[1].R[0] (dffre at (49,39) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.100     0.100
Rst.inpad[0] (.input at (51,44))                                                             0.000     0.100
| (intra 'io' routing)                                                                                 0.894     0.994
| (inter-block routing)                                                                                0.399     1.394
| (intra 'clb' routing)                                                                                0.085     1.479
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names at (49,40))                        0.000     1.479
| (primitive '.names' combinational delay)                                                             0.099     1.578
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names at (49,40))                       0.000     1.578
| (intra 'clb' routing)                                                                                0.000     1.578
| (inter-block routing)                                                                                0.284     1.862
| (intra 'clb' routing)                                                                                0.085     1.947
ModStSp.mod1.SpState_reg[1].R[0] (dffre at (49,39))                                                    0.000     1.947
data arrival time                                                                                                1.947

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModStSp.mod1.SpState_reg[1].C[0] (dffre at (49,39))                                                    0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.947
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.416


#Path 81
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[12].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.162     1.834
| (intra 'clb' routing)                                                                                0.085     1.919
ModByteWr.Next_addr[12].E[0] (dffre at (49,40))                                                        0.000     1.919
data arrival time                                                                                                1.919

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[12].C[0] (dffre at (49,40))                                                        0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.919
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.444


#Path 82
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[0].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.162     1.834
| (intra 'clb' routing)                                                                                0.085     1.919
Current_addr[0].E[0] (dffre at (49,40))                                                      0.000     1.919
data arrival time                                                                                                1.919

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[0].C[0] (dffre at (49,40))                                                      0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.919
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.444


#Path 83
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[14].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.162     1.834
| (intra 'clb' routing)                                                                                0.085     1.919
Current_addr[14].E[0] (dffre at (49,40))                                                     0.000     1.919
data arrival time                                                                                                1.919

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[14].C[0] (dffre at (49,40))                                                     0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.919
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.444


#Path 84
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[13].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.162     1.834
| (intra 'clb' routing)                                                                                0.085     1.919
Current_addr[13].E[0] (dffre at (49,40))                                                     0.000     1.919
data arrival time                                                                                                1.919

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[13].C[0] (dffre at (49,40))                                                     0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.919
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.444


#Path 85
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[12].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[3] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.162     1.834
| (intra 'clb' routing)                                                                                0.085     1.919
Current_addr[12].E[0] (dffre at (49,40))                                                     0.000     1.919
data arrival time                                                                                                1.919

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
Current_addr[12].C[0] (dffre at (49,40))                                                     0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.919
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.444


#Path 86
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[13].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.162     1.834
| (intra 'clb' routing)                                                                                0.085     1.919
ModByteWr.Next_addr[13].E[0] (dffre at (49,40))                                                        0.000     1.919
data arrival time                                                                                                1.919

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[13].C[0] (dffre at (49,40))                                                        0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.919
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.444


#Path 87
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[14].E[0] (dffre at (49,40) clocked by Clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                                   0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                                 0.894     0.894
| (inter-block routing)                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                          0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                                0.000     1.048
| (inter-block routing)                                                                                0.342     1.390
| (intra 'clb' routing)                                                                                0.085     1.475
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names at (49,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                                             0.197     1.672
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names at (49,40))                       0.000     1.672
| (intra 'clb' routing)                                                                                0.000     1.672
| (inter-block routing)                                                                                0.162     1.834
| (intra 'clb' routing)                                                                                0.085     1.919
ModByteWr.Next_addr[14].E[0] (dffre at (49,40))                                                        0.000     1.919
data arrival time                                                                                                1.919

clock Clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                                   0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                             0.000     2.500
| (intra 'io' routing)                                                                                 0.894     3.394
| (inter-block routing)                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                0.000     3.394
ModByteWr.Next_addr[14].C[0] (dffre at (49,40))                                                        0.000     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.032     3.363
data required time                                                                                               3.363
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.363
data arrival time                                                                                               -1.919
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.444


#Path 88
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[3].D[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock Clk (rise edge)                                           0.000     0.000
clock source latency                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (inter-block routing)                                                   0.342     1.390
| (intra 'clb' routing)                                                   0.085     1.475
$abc$6648$new_new_n134__.in[2] (.names at (48,40))                        0.000     1.475
| (primitive '.names' combinational delay)                                0.148     1.623
$abc$6648$new_new_n134__.out[0] (.names at (48,40))                       0.000     1.623
| (intra 'clb' routing)                                                   0.085     1.708
$abc$2625$li03_li03.in[0] (.names at (48,40))                             0.000     1.708
| (primitive '.names' combinational delay)                                0.197     1.905
$abc$2625$li03_li03.out[0] (.names at (48,40))                            0.000     1.905
| (intra 'clb' routing)                                                   0.000     1.905
ModByteWr.Next_addr[3].D[0] (dffre at (48,40))                            0.000     1.905
data arrival time                                                                   1.905

clock Clk (rise edge)                                           2.500     2.500
clock source latency                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing)                                                   0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
ModByteWr.Next_addr[3].C[0] (dffre at (48,40))                            0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -1.905
-----------------------------------------------------------------------------------------
slack (MET)                                                                         1.458


#Path 89
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.RstByteRdy.D[0] (dffre at (45,37) clocked by Clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock Clk (rise edge)                                    0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.100     0.100
Rst.inpad[0] (.input at (51,44))                         0.000     0.100
| (intra 'io' routing)                                             0.894     0.994
| (inter-block routing)                                            0.576     1.571
| (intra 'clb' routing)                                            0.085     1.656
$abc$2939$li0_li0.in[2] (.names at (45,37))                        0.000     1.656
| (primitive '.names' combinational delay)                         0.218     1.874
$abc$2939$li0_li0.out[0] (.names at (45,37))                       0.000     1.874
| (intra 'clb' routing)                                            0.000     1.874
ModByteWr.RstByteRdy.D[0] (dffre at (45,37))                       0.000     1.874
data arrival time                                                            1.874

clock Clk (rise edge)                                    2.500     2.500
clock source latency                                               0.000     2.500
Clk.inpad[0] (.input at (51,44))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing)                                            0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
ModByteWr.RstByteRdy.C[0] (dffre at (45,37))                       0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -1.874
----------------------------------------------------------------------------------
slack (MET)                                                                  1.489


#Path 90
Startpoint: Rst.inpad[0] (.input at (51,44) clocked by Clk)
Endpoint  : ModByteWr.next_state[0].D[0] (dffre at (48,39) clocked by Clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock Clk (rise edge)                                       0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.100     0.100
Rst.inpad[0] (.input at (51,44))                            0.000     0.100
| (intra 'io' routing)                                                0.894     0.994
| (inter-block routing)                                               0.518     1.513
| (intra 'clb' routing)                                               0.085     1.598
$abc$2876$li0_li0.in[4] (.names at (48,39))                           0.000     1.598
| (primitive '.names' combinational delay)                            0.218     1.816
$abc$2876$li0_li0.out[0] (.names at (48,39))                          0.000     1.816
| (intra 'clb' routing)                                               0.000     1.816
ModByteWr.next_state[0].D[0] (dffre at (48,39))                       0.000     1.816
data arrival time                                                               1.816

clock Clk (rise edge)                                       2.500     2.500
clock source latency                                                  0.000     2.500
Clk.inpad[0] (.input at (51,44))                            0.000     2.500
| (intra 'io' routing)                                                0.894     3.394
| (inter-block routing)                                               0.000     3.394
| (intra 'clb' routing)                                               0.000     3.394
ModByteWr.next_state[0].C[0] (dffre at (48,39))                       0.000     3.394
clock uncertainty                                                     0.000     3.394
cell setup time                                                      -0.032     3.363
data required time                                                              3.363
-------------------------------------------------------------------------------------
data required time                                                              3.363
data arrival time                                                              -1.816
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.547


#Path 91
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : Ce.D[0] (dffre at (45,37) clocked by Clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock Clk (rise edge)                                      0.000     0.000
clock source latency                                                 0.000     0.000
Clk.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.399     1.448
| (intra 'clb' routing)                                              0.085     1.533
$abc$2930$li0_li0.in[0] (.names at (45,37))                          0.000     1.533
| (primitive '.names' combinational delay)                           0.218     1.751
$abc$2930$li0_li0.out[0] (.names at (45,37))                         0.000     1.751
| (intra 'clb' routing)                                              0.000     1.751
Ce.D[0] (dffre at (45,37))                                 0.000     1.751
data arrival time                                                              1.751

clock Clk (rise edge)                                      2.500     2.500
clock source latency                                                 0.000     2.500
Clk.inpad[0] (.input at (51,44))                           0.000     2.500
| (intra 'io' routing)                                               0.894     3.394
| (inter-block routing)                                              0.000     3.394
| (intra 'clb' routing)                                              0.000     3.394
Ce.C[0] (dffre at (45,37))                                 0.000     3.394
clock uncertainty                                                    0.000     3.394
cell setup time                                                     -0.032     3.363
data required time                                                             3.363
------------------------------------------------------------------------------------
data required time                                                             3.363
data arrival time                                                             -1.751
------------------------------------------------------------------------------------
slack (MET)                                                                    1.612


#Path 92
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : We.D[0] (dffre at (45,37) clocked by Clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock Clk (rise edge)                                      0.000     0.000
clock source latency                                                 0.000     0.000
Clk.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.399     1.448
| (intra 'clb' routing)                                              0.085     1.533
$abc$2908$li0_li0.in[0] (.names at (45,37))                          0.000     1.533
| (primitive '.names' combinational delay)                           0.218     1.751
$abc$2908$li0_li0.out[0] (.names at (45,37))                         0.000     1.751
| (intra 'clb' routing)                                              0.000     1.751
We.D[0] (dffre at (45,37))                                 0.000     1.751
data arrival time                                                              1.751

clock Clk (rise edge)                                      2.500     2.500
clock source latency                                                 0.000     2.500
Clk.inpad[0] (.input at (51,44))                           0.000     2.500
| (intra 'io' routing)                                               0.894     3.394
| (inter-block routing)                                              0.000     3.394
| (intra 'clb' routing)                                              0.000     3.394
We.C[0] (dffre at (45,37))                                 0.000     3.394
clock uncertainty                                                    0.000     3.394
cell setup time                                                     -0.032     3.363
data required time                                                             3.363
------------------------------------------------------------------------------------
data required time                                                             3.363
data arrival time                                                             -1.751
------------------------------------------------------------------------------------
slack (MET)                                                                    1.612


#Path 93
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : Current_addr[10].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                           0.000     0.000
clock source latency                                                                      0.000     0.000
Clk.inpad[0] (.input at (51,44))                                                0.000     0.000
| (intra 'io' routing)                                                                    0.894     0.894
| (inter-block routing)                                                                   0.000     0.894
| (intra 'clb' routing)                                                                   0.000     0.894
ModByteWr.state_reg[1].C[0] (dffre at (49,39))                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                             0.154     1.048
ModByteWr.state_reg[1].Q[0] (dffre at (49,39)) [clock-to-output]                          0.000     1.048
| (intra 'clb' routing)                                                                   0.000     1.048
| (inter-block routing)                                                                   0.342     1.390
| (intra 'clb' routing)                                                                   0.085     1.475
$abc$1567$auto$rtlil.cc:2613:Mux$556[10].in[2] (.names at (49,41))                        0.000     1.475
| (primitive '.names' combinational delay)                                                0.218     1.693
$abc$1567$auto$rtlil.cc:2613:Mux$556[10].out[0] (.names at (49,41))                       0.000     1.693
| (intra 'clb' routing)                                                                   0.000     1.693
Current_addr[10].D[0] (dffre at (49,41))                                        0.000     1.693
data arrival time                                                                                   1.693

clock Clk (rise edge)                                                           2.500     2.500
clock source latency                                                                      0.000     2.500
Clk.inpad[0] (.input at (51,44))                                                0.000     2.500
| (intra 'io' routing)                                                                    0.894     3.394
| (inter-block routing)                                                                   0.000     3.394
| (intra 'clb' routing)                                                                   0.000     3.394
Current_addr[10].C[0] (dffre at (49,41))                                        0.000     3.394
clock uncertainty                                                                         0.000     3.394
cell setup time                                                                          -0.032     3.363
data required time                                                                                  3.363
---------------------------------------------------------------------------------------------------------
data required time                                                                                  3.363
data arrival time                                                                                  -1.693
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         1.670


#Path 94
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Current_addr[9].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                          0.000     0.000
clock source latency                                                                     0.000     0.000
Clk.inpad[0] (.input at (51,44))                                               0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]                         0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (inter-block routing)                                                                  0.342     1.390
| (intra 'clb' routing)                                                                  0.085     1.475
$abc$1567$auto$rtlil.cc:2613:Mux$556[9].in[0] (.names at (49,41))                        0.000     1.475
| (primitive '.names' combinational delay)                                               0.218     1.693
$abc$1567$auto$rtlil.cc:2613:Mux$556[9].out[0] (.names at (49,41))                       0.000     1.693
| (intra 'clb' routing)                                                                  0.000     1.693
Current_addr[9].D[0] (dffre at (49,41))                                        0.000     1.693
data arrival time                                                                                  1.693

clock Clk (rise edge)                                                          2.500     2.500
clock source latency                                                                     0.000     2.500
Clk.inpad[0] (.input at (51,44))                                               0.000     2.500
| (intra 'io' routing)                                                                   0.894     3.394
| (inter-block routing)                                                                  0.000     3.394
| (intra 'clb' routing)                                                                  0.000     3.394
Current_addr[9].C[0] (dffre at (49,41))                                        0.000     3.394
clock uncertainty                                                                        0.000     3.394
cell setup time                                                                         -0.032     3.363
data required time                                                                                 3.363
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.363
data arrival time                                                                                 -1.693
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.670


#Path 95
Startpoint: ModByteWr.Next_addr[6].Q[0] (dffre at (48,40) clocked by Clk)
Endpoint  : Current_addr[6].D[0] (dffre at (49,41) clocked by Clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                          0.000     0.000
clock source latency                                                                     0.000     0.000
Clk.inpad[0] (.input at (51,44))                                               0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
ModByteWr.Next_addr[6].C[0] (dffre at (48,40))                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
ModByteWr.Next_addr[6].Q[0] (dffre at (48,40)) [clock-to-output]                         0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (inter-block routing)                                                                  0.342     1.390
| (intra 'clb' routing)                                                                  0.085     1.475
$abc$1567$auto$rtlil.cc:2613:Mux$556[6].in[0] (.names at (49,41))                        0.000     1.475
| (primitive '.names' combinational delay)                                               0.218     1.693
$abc$1567$auto$rtlil.cc:2613:Mux$556[6].out[0] (.names at (49,41))                       0.000     1.693
| (intra 'clb' routing)                                                                  0.000     1.693
Current_addr[6].D[0] (dffre at (49,41))                                        0.000     1.693
data arrival time                                                                                  1.693

clock Clk (rise edge)                                                          2.500     2.500
clock source latency                                                                     0.000     2.500
Clk.inpad[0] (.input at (51,44))                                               0.000     2.500
| (intra 'io' routing)                                                                   0.894     3.394
| (inter-block routing)                                                                  0.000     3.394
| (intra 'clb' routing)                                                                  0.000     3.394
Current_addr[6].C[0] (dffre at (49,41))                                        0.000     3.394
clock uncertainty                                                                        0.000     3.394
cell setup time                                                                         -0.032     3.363
data required time                                                                                 3.363
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.363
data arrival time                                                                                 -1.693
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.670


#Path 96
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : ModByteWr.Next_addr[0].D[0] (dffre at (48,40) clocked by Clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock Clk (rise edge)                                      0.000     0.000
clock source latency                                                 0.000     0.000
Clk.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.342     1.390
| (intra 'clb' routing)                                              0.085     1.475
$abc$2625$li00_li00.in[0] (.names at (48,40))                        0.000     1.475
| (primitive '.names' combinational delay)                           0.218     1.693
$abc$2625$li00_li00.out[0] (.names at (48,40))                       0.000     1.693
| (intra 'clb' routing)                                              0.000     1.693
ModByteWr.Next_addr[0].D[0] (dffre at (48,40))                       0.000     1.693
data arrival time                                                              1.693

clock Clk (rise edge)                                      2.500     2.500
clock source latency                                                 0.000     2.500
Clk.inpad[0] (.input at (51,44))                           0.000     2.500
| (intra 'io' routing)                                               0.894     3.394
| (inter-block routing)                                              0.000     3.394
| (intra 'clb' routing)                                              0.000     3.394
ModByteWr.Next_addr[0].C[0] (dffre at (48,40))                       0.000     3.394
clock uncertainty                                                    0.000     3.394
cell setup time                                                     -0.032     3.363
data required time                                                             3.363
------------------------------------------------------------------------------------
data required time                                                             3.363
data arrival time                                                             -1.693
------------------------------------------------------------------------------------
slack (MET)                                                                    1.670


#Path 97
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre at (49,39) clocked by Clk)
Endpoint  : Dout[6].D[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock Clk (rise edge)                                      0.000     0.000
clock source latency                                                 0.000     0.000
Clk.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
ModByteWr.state_reg[2].C[0] (dffre at (49,39))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
ModByteWr.state_reg[2].Q[0] (dffre at (49,39)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.342     1.390
| (intra 'clb' routing)                                              0.085     1.475
$abc$2847$li6_li6.in[3] (.names at (45,38))                          0.000     1.475
| (primitive '.names' combinational delay)                           0.218     1.693
$abc$2847$li6_li6.out[0] (.names at (45,38))                         0.000     1.693
| (intra 'clb' routing)                                              0.000     1.693
Dout[6].D[0] (dffre at (45,38))                            0.000     1.693
data arrival time                                                              1.693

clock Clk (rise edge)                                      2.500     2.500
clock source latency                                                 0.000     2.500
Clk.inpad[0] (.input at (51,44))                           0.000     2.500
| (intra 'io' routing)                                               0.894     3.394
| (inter-block routing)                                              0.000     3.394
| (intra 'clb' routing)                                              0.000     3.394
Dout[6].C[0] (dffre at (45,38))                            0.000     3.394
clock uncertainty                                                    0.000     3.394
cell setup time                                                     -0.032     3.363
data required time                                                             3.363
------------------------------------------------------------------------------------
data required time                                                             3.363
data arrival time                                                             -1.693
------------------------------------------------------------------------------------
slack (MET)                                                                    1.670


#Path 98
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Dout[2].D[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock Clk (rise edge)                                      0.000     0.000
clock source latency                                                 0.000     0.000
Clk.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.342     1.390
| (intra 'clb' routing)                                              0.085     1.475
$abc$2847$li2_li2.in[1] (.names at (45,38))                          0.000     1.475
| (primitive '.names' combinational delay)                           0.218     1.693
$abc$2847$li2_li2.out[0] (.names at (45,38))                         0.000     1.693
| (intra 'clb' routing)                                              0.000     1.693
Dout[2].D[0] (dffre at (45,38))                            0.000     1.693
data arrival time                                                              1.693

clock Clk (rise edge)                                      2.500     2.500
clock source latency                                                 0.000     2.500
Clk.inpad[0] (.input at (51,44))                           0.000     2.500
| (intra 'io' routing)                                               0.894     3.394
| (inter-block routing)                                              0.000     3.394
| (intra 'clb' routing)                                              0.000     3.394
Dout[2].C[0] (dffre at (45,38))                            0.000     3.394
clock uncertainty                                                    0.000     3.394
cell setup time                                                     -0.032     3.363
data required time                                                             3.363
------------------------------------------------------------------------------------
data required time                                                             3.363
data arrival time                                                             -1.693
------------------------------------------------------------------------------------
slack (MET)                                                                    1.670


#Path 99
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Dout[3].D[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock Clk (rise edge)                                      0.000     0.000
clock source latency                                                 0.000     0.000
Clk.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.342     1.390
| (intra 'clb' routing)                                              0.085     1.475
$abc$2847$li3_li3.in[1] (.names at (45,38))                          0.000     1.475
| (primitive '.names' combinational delay)                           0.218     1.693
$abc$2847$li3_li3.out[0] (.names at (45,38))                         0.000     1.693
| (intra 'clb' routing)                                              0.000     1.693
Dout[3].D[0] (dffre at (45,38))                            0.000     1.693
data arrival time                                                              1.693

clock Clk (rise edge)                                      2.500     2.500
clock source latency                                                 0.000     2.500
Clk.inpad[0] (.input at (51,44))                           0.000     2.500
| (intra 'io' routing)                                               0.894     3.394
| (inter-block routing)                                              0.000     3.394
| (intra 'clb' routing)                                              0.000     3.394
Dout[3].C[0] (dffre at (45,38))                            0.000     3.394
clock uncertainty                                                    0.000     3.394
cell setup time                                                     -0.032     3.363
data required time                                                             3.363
------------------------------------------------------------------------------------
data required time                                                             3.363
data arrival time                                                             -1.693
------------------------------------------------------------------------------------
slack (MET)                                                                    1.670


#Path 100
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre at (48,39) clocked by Clk)
Endpoint  : Dout[1].D[0] (dffre at (45,38) clocked by Clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock Clk (rise edge)                                      0.000     0.000
clock source latency                                                 0.000     0.000
Clk.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
ModByteWr.state_reg[0].C[0] (dffre at (48,39))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
ModByteWr.state_reg[0].Q[0] (dffre at (48,39)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.342     1.390
| (intra 'clb' routing)                                              0.085     1.475
$abc$2847$li1_li1.in[1] (.names at (45,38))                          0.000     1.475
| (primitive '.names' combinational delay)                           0.218     1.693
$abc$2847$li1_li1.out[0] (.names at (45,38))                         0.000     1.693
| (intra 'clb' routing)                                              0.000     1.693
Dout[1].D[0] (dffre at (45,38))                            0.000     1.693
data arrival time                                                              1.693

clock Clk (rise edge)                                      2.500     2.500
clock source latency                                                 0.000     2.500
Clk.inpad[0] (.input at (51,44))                           0.000     2.500
| (intra 'io' routing)                                               0.894     3.394
| (inter-block routing)                                              0.000     3.394
| (intra 'clb' routing)                                              0.000     3.394
Dout[1].C[0] (dffre at (45,38))                            0.000     3.394
clock uncertainty                                                    0.000     3.394
cell setup time                                                     -0.032     3.363
data required time                                                             3.363
------------------------------------------------------------------------------------
data required time                                                             3.363
data arrival time                                                             -1.693
------------------------------------------------------------------------------------
slack (MET)                                                                    1.670


#End of timing report
