<def f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='64' ll='67' type='llvm::LaneBitmask &amp; llvm::LaneBitmask::operator|=(llvm::LaneBitmask M)'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='405' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='453' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1085' u='c' c='_ZNK4llvm12LiveInterval6verifyEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='772' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='479' u='c' c='_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='307' u='c' c='_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1835' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2546' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='931' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2389' u='c' c='_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2526' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3062' u='c' c='_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='375' u='c' c='_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='415' u='c' c='_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='444' u='c' c='_ZN4llvm11SplitEditor10addDeadDefERNS_12LiveIntervalEPNS_6VNInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='660' u='c' c='_ZN4llvm11SplitEditor13defFromParentEjPNS_6VNInfoENS_9SlotIndexERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='302' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='242' u='c' c='_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='261' u='c' c='_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='345' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='411' u='c' c='_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='283' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses14collectRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_65512222'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='1096' u='c' c='_ZN4llvm3rdf8Liveness8traverseEPNS_17MachineBasicBlockERSt3mapIjSt3setISt4pairIjNS_11LaneBitmaskEESt4lessIS8_ESaIS8_EES9_IjESaIS6_IKjSC_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='359' u='c' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='376' u='c' c='_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='116' u='c' c='_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1486' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1530' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2057' u='c' c='_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv'/>
