// Seed: 2885517629
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    input logic id_3
);
  type_6(
      1, 1, ""
  );
  logic id_4;
endmodule
