\t (00:12:35) allegro 16.6-2015 S108 (v16-6-112HV) Windows 32
\t (00:12:35)     Journal start - Wed Nov 13 19:54:22 2019
\t (00:12:35)         Host=LAPTOP-U0A85BUA User=zhang Pid=15080 CPUs=8
\t (00:12:35) CmdLine= C:\Cadence\Cadence\Cadence_SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:12:35) 
\d (00:12:35) Design opened: F:/projects/git/Hardware/magnetic/PCB/RECEIVER/Receiver2.brd
\i (00:12:36) etchedit 
\i (00:12:36) zoom out 1 
\i (00:12:36) setwindow pcb
\i (00:12:36) zoom out 492.916 -1069.790
\i (00:12:36) trapsize 13414
\i (00:12:37) zoom out 1 
\i (00:12:37) setwindow pcb
\i (00:12:37) zoom out 492.917 -1069.789
\i (00:12:37) trapsize 26828
\i (00:12:38) zoom in 1 
\i (00:12:38) setwindow pcb
\i (00:12:38) zoom in 2220.662 -447.372
\i (00:12:38) trapsize 13414
\i (00:12:41) zoom in 1 
\i (00:12:41) setwindow pcb
\i (00:12:41) zoom in 2558.699 -699.558
\i (00:12:41) trapsize 6707
\i (00:12:42) zoom out 1 
\i (00:12:42) setwindow pcb
\i (00:12:42) zoom out 2397.729 -825.651
\i (00:12:42) trapsize 13414
\i (00:13:56) zoom out 1 
\i (00:13:56) setwindow pcb
\i (00:13:56) zoom out 1552.636 -594.927
\i (00:13:56) trapsize 26828
\i (00:13:56) zoom out 1 
\i (00:13:56) setwindow pcb
\i (00:13:56) zoom out 1617.025 -535.904
\i (00:13:56) trapsize 53657
\i (00:13:56) zoom in 1 
\i (00:13:56) setwindow pcb
\i (00:13:56) zoom in 1574.100 -664.679
\i (00:13:56) trapsize 26828
\i (00:13:58) zoom in 1 
\i (00:13:58) setwindow pcb
\i (00:13:58) zoom in 28.788 -1142.223
\i (00:13:58) trapsize 13414
\i (00:13:59) zoom in 1 
\i (00:13:59) setwindow pcb
\i (00:13:59) zoom in 259.511 -745.163
\i (00:13:59) trapsize 6707
\i (00:14:12) zoom in 1 
\i (00:14:12) setwindow pcb
\i (00:14:12) zoom in 150.857 -729.066
\i (00:14:12) trapsize 3354
\i (00:14:12) zoom in 1 
\i (00:14:12) setwindow pcb
\i (00:14:12) zoom in 150.857 -729.065
\i (00:14:12) trapsize 1677
\i (00:14:13) zoom out 1 
\i (00:14:13) setwindow pcb
\i (00:14:13) zoom out 150.857 -729.065
\i (00:14:13) trapsize 3354
\i (00:14:28) xhilite 
\i (00:14:28) xrefdes J1 
\i (00:14:28) xname_flush 
\i (00:14:28) trapsize 6738
\t (00:14:28) Symbol "J1" highlighted.
\i (00:14:28) done 
\i (00:14:28) etchedit 
\i (00:14:42) xdehilite 
\i (00:14:42) xrefdes J1 
\i (00:14:42) xname_flush 
\t (00:14:42) Symbol "J1" dehighlighted.
\i (00:14:42) done 
\i (00:14:42) etchedit 
\i (00:14:47) xhilite 
\i (00:14:47) xNet Txd 
\i (00:14:47) xNet Rxd 
\i (00:14:47) xname_flush 
\i (00:14:47) trapsize 8776
\t (00:14:47) Net "Txd" highlighted.
\t (00:14:47) Net "Rxd" highlighted.
\i (00:14:47) done 
\i (00:14:47) etchedit 
\i (00:14:47) xdehilite 
\i (00:14:47) xNet Txd 
\i (00:14:47) xNet Rxd 
\i (00:14:47) xname_flush 
\t (00:14:47) Net "Txd" dehighlighted.
\t (00:14:47) Net "Rxd" dehighlighted.
\i (00:14:47) done 
\i (00:14:47) etchedit 
\i (00:15:02) xdehilite 
\i (00:15:02) xrefdes U4 
\i (00:15:02) xname_flush 
\i (00:15:02) done 
\i (00:15:02) etchedit 
\i (00:17:28) zoom out 1 
\i (00:17:28) setwindow pcb
\i (00:17:28) zoom out 710.365 -749.119
\i (00:17:28) trapsize 17552
\i (00:17:30) zoom in 1 
\i (00:17:30) setwindow pcb
\i (00:17:30) zoom in 949.075 -1437.164
\i (00:17:30) trapsize 8776
\i (00:17:31) zoom in 1 
\i (00:17:31) setwindow pcb
\i (00:17:31) zoom in 989.445 -1517.904
\i (00:17:31) trapsize 4388
\i (00:17:33) zoom out 1 
\i (00:17:33) setwindow pcb
\i (00:17:33) zoom out 952.586 -1531.068
\i (00:17:33) trapsize 8776
\i (00:17:33) zoom out 1 
\i (00:17:33) setwindow pcb
\i (00:17:33) zoom out 952.586 -1531.067
\i (00:17:33) trapsize 17552
\i (00:19:15) xhilite 
\i (00:19:15) xname_flush 
\i (00:19:15) done 
\i (00:19:15) etchedit 
\i (00:19:21) xdehilite 
\i (00:19:21) xname_flush 
\i (00:19:21) done 
\i (00:19:21) etchedit 
\i (00:19:22) xhilite 
\i (00:19:22) xname_flush 
\i (00:19:22) done 
\i (00:19:22) etchedit 
\i (00:19:24) xdehilite 
\i (00:19:24) xname_flush 
\i (00:19:24) done 
\i (00:19:24) etchedit 
\i (00:19:25) xhilite 
\i (00:19:25) xrefdes U7 
\i (00:19:25) xname_flush 
\i (00:19:25) trapsize 13414
\t (00:19:25) Symbol "U7" highlighted.
\i (00:19:25) done 
\i (00:19:25) etchedit 
\i (00:19:27) xhilite 
\i (00:19:27) xname_flush 
\i (00:19:27) done 
\i (00:19:27) etchedit 
\i (00:19:35) xdehilite 
\i (00:19:35) xname_flush 
\i (00:19:35) done 
\i (00:19:35) etchedit 
\i (00:19:39) xhilite 
\i (00:19:39) xNet Gnd 
\i (00:19:39) xname_flush 
\i (00:19:39) trapsize 13414
\t (00:19:39) Net "Gnd" highlighted.
\i (00:19:39) done 
\i (00:19:39) etchedit 
\i (00:19:40) xhilite 
\i (00:19:40) xname_flush 
\i (00:19:40) done 
\i (00:19:40) etchedit 
\i (00:19:41) xhilite 
\i (00:19:41) xname_flush 
\i (00:19:41) done 
\i (00:19:41) etchedit 
\i (00:20:05) save 
\i (00:20:06) fillin yes 
\i (00:20:06) etchedit 
\i (00:20:08) open 
\i (00:20:10) fillin "menu_cancel"
\i (00:20:11) etchedit 
\i (00:20:14) opencd F:/footprint/allegro/sipex3232ee.dra 
\t (00:20:14) Opening existing design...
\i (00:20:15) trapsize 998
\i (00:20:15) trapsize 970
\i (00:20:15) trapsize 998
\i (00:20:16) trapsize 998
\t (00:20:17)     Journal end - Wed Nov 13 20:02:03 2019
