set_3v3_io xclock                   H11
set_3v3_io uart_rx                  N4
set_3v3_io uart_tx                  P5
set_3v3_io rgb1_r                   D13
#set_3v3_io ad_mux1_io               
set_3v3_io ads_7056_clock           A13
set_3v3_io ads_7056_chip_select     B14
set_3v3_io ads_7056_input_data      C14
#set_3v3_io ad_mux2_io               : out std_logic_vector(2 downto 0)
set_3v3_io ads_7056_clock_pri       D14
set_3v3_io ads_7056_chip_select_pri E13
set_3v3_io ads_7056_input_data_pri  F13
