// Seed: 1546816864
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_13;
  wire id_14 = id_4;
  id_15(
      .id_0(id_13), .id_1(id_11), .id_2(id_6)
  );
  assign id_5  = id_11;
  assign id_13 = 1;
  assign id_8  = id_7;
  wire id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  output wire id_29;
  input wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_30;
  assign id_10 = 1 - id_28;
  id_31(
      .id_0(id_7),
      .id_1(1),
      .id_2(1 !== id_29),
      .id_3(1'b0),
      .id_4(),
      .id_5(id_30),
      .id_6(id_6),
      .id_7(),
      .id_8(1),
      .id_9(id_3),
      .id_10(1),
      .id_11(id_21),
      .id_12(1),
      .id_13(1),
      .id_14(~id_21)
  );
  tri id_32 = 1;
  always_latch begin
    id_32 = id_13;
    assert (id_32 + id_11);
  end
  supply0 id_33, id_34, id_35, id_36, id_37, id_38;
  wire id_39;
  assign id_37 = 1 - id_19;
  wire id_40;
  module_0(
      id_40, id_34, id_36, id_36, id_39, id_11, id_10, id_22, id_37, id_6, id_40, id_39
  );
  wire id_41;
endmodule
