$date
	Tue Nov 26 16:54:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testebench $end
$var wire 1 ! saida $end
$var wire 1 " Y7 $end
$var wire 1 # Y6 $end
$var wire 1 $ Y5 $end
$var wire 1 % Y4 $end
$var wire 1 & Y3 $end
$var wire 1 ' Y2 $end
$var wire 1 ( Y1 $end
$var reg 1 ) B1 $end
$var reg 1 * B2 $end
$var reg 1 + B3 $end
$var reg 1 , B4 $end
$var reg 1 - B5 $end
$var reg 1 . bitparidade $end
$scope module uut $end
$var wire 1 ) B1 $end
$var wire 1 * B2 $end
$var wire 1 + B3 $end
$var wire 1 , B4 $end
$var wire 1 - B5 $end
$var wire 1 . bitparidade $end
$var wire 1 ! saida $end
$var reg 1 ( Y1 $end
$var reg 1 ' Y2 $end
$var reg 1 & Y3 $end
$var reg 1 % Y4 $end
$var reg 1 $ Y5 $end
$var reg 1 # Y6 $end
$var reg 1 " Y7 $end
$scope module U_PARIDADE $end
$var wire 1 ) B1 $end
$var wire 1 * B2 $end
$var wire 1 + B3 $end
$var wire 1 , B4 $end
$var wire 1 - B5 $end
$var wire 1 . bitparidade $end
$var reg 1 ! saida $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
0-
0,
0+
0*
0)
1(
1'
0&
0%
1$
1#
1"
1!
$end
#100000
1&
1.
1-
#200000
0#
1%
0(
0-
1,
#300000
1#
0%
0&
0'
1(
0.
1-
#400000
1&
1'
0(
1.
0-
0,
1+
#500000
1%
1(
0.
1-
#600000
0"
0-
1,
#700000
0#
0%
0'
1.
1-
#800000
1"
1#
1'
0(
0-
0,
0+
1*
#900000
0$
1%
0'
1(
0.
1-
#1000000
0"
1$
0&
0(
0-
1,
#1100000
0#
1&
1.
1-
#1200000
1"
1#
0$
0%
0.
0-
0,
1+
#1300000
1%
1'
1(
1.
1-
#1400000
0'
0-
1,
#1500000
0"
0#
1$
1'
0.
1-
#1600000
1"
0$
1.
0-
0,
0+
0*
1)
#1700000
1#
0(
0.
1-
#1800000
1$
1(
0-
1,
#1900000
0$
1.
1-
#2000000
0#
0%
0&
0'
0(
0!
1"
0.
1+
1*
#2100000
1.
0-
0,
0*
#2200000
0.
1-
#2300000
