module Reg (
	input	clk,
	input  rst_n,
	input [31:0] in,
	output reg [31:0] out,
	input en
);


always @(posedge clk, negedge rst_n)
begin
    if(~rst_n)
        out <= 0;
    else
	if(en)
		out <= in;
end

endmodule
