// Device code of src/tensorfold/families/deepseek_v41/cuda/pfdense_args.h (git blob f4e1d1bed4e5 at dsv41-quant-e2; the whole file),
// generated and checked by zig/kernels/cuda/deepseek_v41/sync.py. Do not edit: change the Python source.
// SPDX-License-Identifier: MIT
// Copyright (c) 2026 Jay Leaton. The DeepSeek-V4.1-Flash family of TensorFold (Apache-2.0): see THIRD_PARTY_NOTICES.md.
// pfdense (TF_DSV41_PF_DENSE=fused): the launch arguments and the configuration list, shared by the kernels
// (pfdense.cuh, nvcc) and the bindings (pfdense.cpp, the host compiler): no device code here.
#pragma once

#include <cstdint>
#include <cuda_runtime_api.h>

namespace dsv41_pfd {

enum OutType : int { OUT_F16 = 0, OUT_BF16 = 1, OUT_F32 = 2 };

struct Args {
    const void* xh;            // [M, K] fp16, the rotated input (upstream rot_in), contiguous
    const uint32_t* T;         // trellis words: tile (kt, nt) at kt * stride_k + (nt / 8) * stride_nb + (nt % 8) * 4 K2
    long long stride_k, stride_nb;
    const void* svh;           // fp16 [N]
    const void* bias;          // fp16 [N] or null
    void* out;                 // [M, N] view of OutType, unit column stride, row stride o_stride (elements)
    long long o_stride;
    int M, K, N, group, out_type;
};

// the configurations built (pfdense.py CFGS mirrors this list; tests/test_dsv41_pfdense.py checks it):
//   id   BM  WM WN KS NST     warps  warp tile
#define DSV41_PFD_CFGS(X)  \
    X(0, 128, 2, 4, 2, 3)  /* 8  64 x 32 */ \
    X(1, 128, 2, 4, 2, 4)  /* 8  64 x 32, one stage more */ \
    X(2, 128, 4, 2, 2, 3)  /* 8  32 x 64 */ \
    X(3, 64, 2, 2, 2, 4)   /* 4  32 x 64 */ \
    X(4, 64, 1, 4, 2, 4)   /* 4  64 x 32 */ \
    X(5, 128, 2, 4, 2, 2)  /* 8  64 x 32, two stages (the smallest ring) */ \
    X(6, 32, 1, 4, 2, 4)   /* 4  32 x 32: narrow layers' row tiles */ \
    X(7, 256, 4, 2, 2, 3)  /* 8  64 x 64 */
#define DSV41_PFD_NCFG 8

// (BM, WM, WN, KS, NST) of configuration id, or all zeros
inline void cfg_of(int id, int (&o)[5]) {
    for (auto& v : o) v = 0;
#define DSV41_PFD_CFG_OF(ID, BM, WM, WN, KS, NST) \
    if (id == ID) { o[0] = BM; o[1] = WM; o[2] = WN; o[3] = KS; o[4] = NST; }
    DSV41_PFD_CFGS(DSV41_PFD_CFG_OF)
#undef DSV41_PFD_CFG_OF
}

// the per-width entry points (pfdense_k<K2>.cu); lanes is built for K2 8, 10, 12
bool run_k8(const Args&, bool lanes, int cfg, cudaStream_t);
bool run_k10(const Args&, bool lanes, int cfg, cudaStream_t);
bool run_k12(const Args&, bool lanes, int cfg, cudaStream_t);
bool run_k16(const Args&, bool lanes, int cfg, cudaStream_t);
void describe_k8(bool lanes, int cfg, long long (&o)[8]);
void describe_k10(bool lanes, int cfg, long long (&o)[8]);
void describe_k12(bool lanes, int cfg, long long (&o)[8]);
void describe_k16(bool lanes, int cfg, long long (&o)[8]);
bool dequant_k8(bool lanes, const uint32_t*, long long, long long, void*, int, int, cudaStream_t);
bool dequant_k10(bool lanes, const uint32_t*, long long, long long, void*, int, int, cudaStream_t);
bool dequant_k12(bool lanes, const uint32_t*, long long, long long, void*, int, int, cudaStream_t);
bool dequant_k16(bool lanes, const uint32_t*, long long, long long, void*, int, int, cudaStream_t);

}  // namespace dsv41_pfd
