Determining the location of the ModelSim executable...

Using: d:/developsoftware/quartus-lite-22.1std.1.917-windows/questa_fse/win64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Register74374 -c Register74374 --vector_source="D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Waveform.vwf" --testbench_file="D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/simulation/qsim/Waveform.vwf.vht"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Jun 13 10:36:52 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Register74374 -c Register74374 --vector_source=D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Waveform.vwf --testbench_file=D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/simulation/qsim/Waveform.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/simulation/qsim/" Register74374 -c Register74374

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Jun 13 10:36:54 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/simulation/qsim/ Register74374 -c Register74374
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Register74374.vho in folder "D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4755 megabytes
    Info: Processing ended: Fri Jun 13 10:36:55 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/simulation/qsim/Register74374.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

d:/developsoftware/quartus-lite-22.1std.1.917-windows/questa_fse/win64//vsim -c -do Register74374.do

Reading pref.tcl


# 2021.2


# do Register74374.do

# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 10:36:58 on Jun 13,2025
# vcom -work work Register74374.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package dffeas_pack

# -- Loading package altera_primitives_components

# -- Loading package altera_lnsim_components

# -- Loading package cyclonev_atom_pack

# -- Loading package cyclonev_components

# -- Compiling entity Register74374

# -- Compiling architecture structure of Register74374

# End time: 10:36:58 on Jun 13,2025, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 10:36:58 on Jun 13,2025
# vcom -work work Waveform.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity Register74374_vhd_vec_tst

# -- Compiling architecture Register74374_arch of Register74374_vhd_vec_tst

# End time: 10:36:59 on Jun 13,2025, Elapsed time: 0:00:01

# Errors: 0, Warnings: 0

# vsim -voptargs="+acc" -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Register74374_vhd_vec_tst 
# Start time: 10:36:59 on Jun 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.register74374_vhd_vec_tst(register74374_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.register74374(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)#1
# Loading cyclonev.cyclonev_io_ibuf(arch)#1
# Loading cyclonev.cyclonev_clkena(behavior)#1
# Loading altera.dffeas(vital_dffeas)#1
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#1
# Loading altera.dffeas(vital_dffeas)#2
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#2

# after#35

# End time: 10:37:02 on Jun 13,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/Waveform.vwf...

Reading D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/simulation/qsim/Register74374.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/ruanchengyun/project/QuartusPrime/experiment2.3_Register74374/simulation/qsim/Register74374_20250613103702.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.