{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722708330756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722708330757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 03 15:05:30 2024 " "Processing started: Sat Aug 03 15:05:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722708330757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722708330757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722708330757 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1722708331082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_1bit " "Found entity 1: ula_1bit" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722708331117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722708331117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/decoder2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722708331119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722708331119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/decoder3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722708331120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722708331120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/full_adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722708331122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722708331122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8bit " "Found entity 1: full_adder_8bit" {  } { { "full_adder_8bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/full_adder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722708331123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722708331123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/logic_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722708331125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722708331125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit_ula " "Found entity 1: full_adder_1bit_ula" {  } { { "full_adder_1bit_ula.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/full_adder_1bit_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722708331126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722708331126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_8bit " "Found entity 1: ula_8bit" {  } { { "ula_8bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722708331128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722708331128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_32bit " "Found entity 1: ula_32bit" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722708331129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722708331129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "register_4bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722708331131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722708331131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722708331132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722708331132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722708331133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722708331133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722708331135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722708331135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAR " "Elaborating entity \"MAR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722708331158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit register_32bit:inst " "Elaborating entity \"register_32bit\" for hierarchy \"register_32bit:inst\"" {  } { { "MAR.bdf" "inst" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 272 512 776 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722708331164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit register_32bit:inst\|register_4bit:inst4 " "Elaborating entity \"register_4bit\" for hierarchy \"register_32bit:inst\|register_4bit:inst4\"" {  } { { "register_32bit.bdf" "inst4" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 296 736 920 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722708331166 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[31\] DATA_ADDRESS\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[31\]\" to the node \"DATA_ADDRESS\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[30\] DATA_ADDRESS\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[30\]\" to the node \"DATA_ADDRESS\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[29\] DATA_ADDRESS\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[29\]\" to the node \"DATA_ADDRESS\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[28\] DATA_ADDRESS\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[28\]\" to the node \"DATA_ADDRESS\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[27\] DATA_ADDRESS\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[27\]\" to the node \"DATA_ADDRESS\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[26\] DATA_ADDRESS\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[26\]\" to the node \"DATA_ADDRESS\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[25\] DATA_ADDRESS\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[25\]\" to the node \"DATA_ADDRESS\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[24\] DATA_ADDRESS\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[24\]\" to the node \"DATA_ADDRESS\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[23\] DATA_ADDRESS\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[23\]\" to the node \"DATA_ADDRESS\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[22\] DATA_ADDRESS\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[22\]\" to the node \"DATA_ADDRESS\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[21\] DATA_ADDRESS\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[21\]\" to the node \"DATA_ADDRESS\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[20\] DATA_ADDRESS\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[20\]\" to the node \"DATA_ADDRESS\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[19\] DATA_ADDRESS\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[19\]\" to the node \"DATA_ADDRESS\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[18\] DATA_ADDRESS\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[18\]\" to the node \"DATA_ADDRESS\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[17\] DATA_ADDRESS\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[17\]\" to the node \"DATA_ADDRESS\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[16\] DATA_ADDRESS\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[16\]\" to the node \"DATA_ADDRESS\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[15\] DATA_ADDRESS\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[15\]\" to the node \"DATA_ADDRESS\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[14\] DATA_ADDRESS\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[14\]\" to the node \"DATA_ADDRESS\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[13\] DATA_ADDRESS\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[13\]\" to the node \"DATA_ADDRESS\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[12\] DATA_ADDRESS\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[12\]\" to the node \"DATA_ADDRESS\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[11\] DATA_ADDRESS\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[11\]\" to the node \"DATA_ADDRESS\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[10\] DATA_ADDRESS\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[10\]\" to the node \"DATA_ADDRESS\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[9\] DATA_ADDRESS\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[9\]\" to the node \"DATA_ADDRESS\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[8\] DATA_ADDRESS\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[8\]\" to the node \"DATA_ADDRESS\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[7\] DATA_ADDRESS\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[7\]\" to the node \"DATA_ADDRESS\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[6\] DATA_ADDRESS\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[6\]\" to the node \"DATA_ADDRESS\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[5\] DATA_ADDRESS\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[5\]\" to the node \"DATA_ADDRESS\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[4\] DATA_ADDRESS\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[4\]\" to the node \"DATA_ADDRESS\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[3\] DATA_ADDRESS\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[3\]\" to the node \"DATA_ADDRESS\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[2\] DATA_ADDRESS\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[2\]\" to the node \"DATA_ADDRESS\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[1\] DATA_ADDRESS\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[1\]\" to the node \"DATA_ADDRESS\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst13\[0\] DATA_ADDRESS\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst13\[0\]\" to the node \"DATA_ADDRESS\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722708331366 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1722708331366 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1722708331579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331579 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[35\] " "No output dependent on input pin \"MIR\[35\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[34\] " "No output dependent on input pin \"MIR\[34\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[33\] " "No output dependent on input pin \"MIR\[33\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[32\] " "No output dependent on input pin \"MIR\[32\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[31\] " "No output dependent on input pin \"MIR\[31\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[30\] " "No output dependent on input pin \"MIR\[30\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[29\] " "No output dependent on input pin \"MIR\[29\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[28\] " "No output dependent on input pin \"MIR\[28\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[27\] " "No output dependent on input pin \"MIR\[27\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[26\] " "No output dependent on input pin \"MIR\[26\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[25\] " "No output dependent on input pin \"MIR\[25\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[24\] " "No output dependent on input pin \"MIR\[24\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[23\] " "No output dependent on input pin \"MIR\[23\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[22\] " "No output dependent on input pin \"MIR\[22\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[21\] " "No output dependent on input pin \"MIR\[21\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[20\] " "No output dependent on input pin \"MIR\[20\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[19\] " "No output dependent on input pin \"MIR\[19\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[18\] " "No output dependent on input pin \"MIR\[18\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[17\] " "No output dependent on input pin \"MIR\[17\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[16\] " "No output dependent on input pin \"MIR\[16\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[15\] " "No output dependent on input pin \"MIR\[15\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[14\] " "No output dependent on input pin \"MIR\[14\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[13\] " "No output dependent on input pin \"MIR\[13\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[12\] " "No output dependent on input pin \"MIR\[12\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[11\] " "No output dependent on input pin \"MIR\[11\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[10\] " "No output dependent on input pin \"MIR\[10\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[9\] " "No output dependent on input pin \"MIR\[9\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[8\] " "No output dependent on input pin \"MIR\[8\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[6\] " "No output dependent on input pin \"MIR\[6\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[5\] " "No output dependent on input pin \"MIR\[5\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[4\] " "No output dependent on input pin \"MIR\[4\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[3\] " "No output dependent on input pin \"MIR\[3\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[2\] " "No output dependent on input pin \"MIR\[2\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[1\] " "No output dependent on input pin \"MIR\[1\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[0\] " "No output dependent on input pin \"MIR\[0\]\"" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { { 376 160 328 392 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722708331608 "|MAR|MIR[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1722708331608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1722708331610 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1722708331610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1722708331610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1722708331610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722708331631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 03 15:05:31 2024 " "Processing ended: Sat Aug 03 15:05:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722708331631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722708331631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722708331631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722708331631 ""}
