Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Mon Dec 31 04:38:08 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[1]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[22]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[1]/CK (SDFFR_X1)                         0.00       0.00 r
  y_reg_in/Q_reg[1]/Q (SDFFR_X1)                          0.08       0.08 f
  y_reg_in/Q[1] (reg_N24_1)                               0.00       0.08 f
  U18/Z (BUF_X1)                                          0.05       0.12 f
  recoding_block_0/y_tri[2] (r4mbePP_preprocessing_n_bit24_0)
                                                          0.00       0.12 f
  recoding_block_0/U4/ZN (NAND2_X1)                       0.03       0.16 r
  recoding_block_0/U6/ZN (OAI211_X1)                      0.05       0.20 f
  recoding_block_0/MUX_0/sel (mux2_n_bit25_0)             0.00       0.20 f
  recoding_block_0/MUX_0/U2/Z (BUF_X2)                    0.05       0.26 f
  recoding_block_0/MUX_0/U4/ZN (NAND2_X1)                 0.04       0.29 r
  recoding_block_0/MUX_0/U5/ZN (NAND2_X1)                 0.03       0.33 f
  recoding_block_0/MUX_0/o[24] (mux2_n_bit25_0)           0.00       0.33 f
  recoding_block_0/x_absY[24] (r4mbePP_preprocessing_n_bit24_0)
                                                          0.00       0.33 f
  bitwiseInverterX_0/dataIn[24] (bitwiseInv_n_bit25_0)
                                                          0.00       0.33 f
  bitwiseInverterX_0/U9/ZN (XNOR2_X2)                     0.07       0.40 f
  bitwiseInverterX_0/dataOut[24] (bitwiseInv_n_bit25_0)
                                                          0.00       0.40 f
  U30/ZN (INV_X1)                                         0.04       0.44 r
  lv4_c26_FA_0/i0 (fullAdder_134)                         0.00       0.44 r
  lv4_c26_FA_0/HA_0/i0 (halfAdder_269)                    0.00       0.44 r
  lv4_c26_FA_0/HA_0/U3/Z (XOR2_X1)                        0.08       0.52 r
  lv4_c26_FA_0/HA_0/s (halfAdder_269)                     0.00       0.52 r
  lv4_c26_FA_0/HA_1/i1 (halfAdder_268)                    0.00       0.52 r
  lv4_c26_FA_0/HA_1/U3/ZN (XNOR2_X1)                      0.07       0.58 r
  lv4_c26_FA_0/HA_1/s (halfAdder_268)                     0.00       0.58 r
  lv4_c26_FA_0/s (fullAdder_134)                          0.00       0.58 r
  lv3_c26_FA_1/i0 (fullAdder_109)                         0.00       0.58 r
  lv3_c26_FA_1/HA_0/i0 (halfAdder_219)                    0.00       0.58 r
  lv3_c26_FA_1/HA_0/U4/Z (XOR2_X1)                        0.08       0.66 r
  lv3_c26_FA_1/HA_0/s (halfAdder_219)                     0.00       0.66 r
  lv3_c26_FA_1/HA_1/i1 (halfAdder_218)                    0.00       0.66 r
  lv3_c26_FA_1/HA_1/U1/ZN (AND2_X1)                       0.05       0.71 r
  lv3_c26_FA_1/HA_1/co (halfAdder_218)                    0.00       0.71 r
  lv3_c26_FA_1/U1/ZN (OR2_X2)                             0.04       0.75 r
  lv3_c26_FA_1/co (fullAdder_109)                         0.00       0.75 r
  lv2_c27_FA_0/i1 (fullAdder_71)                          0.00       0.75 r
  lv2_c27_FA_0/HA_0/i1 (halfAdder_143)                    0.00       0.75 r
  lv2_c27_FA_0/HA_0/U4/ZN (INV_X1)                        0.02       0.77 f
  lv2_c27_FA_0/HA_0/U2/ZN (NAND2_X1)                      0.03       0.80 r
  lv2_c27_FA_0/HA_0/U3/ZN (NAND2_X1)                      0.03       0.83 f
  lv2_c27_FA_0/HA_0/s (halfAdder_143)                     0.00       0.83 f
  lv2_c27_FA_0/HA_1/i1 (halfAdder_142)                    0.00       0.83 f
  lv2_c27_FA_0/HA_1/U3/ZN (AND2_X1)                       0.04       0.86 f
  lv2_c27_FA_0/HA_1/co (halfAdder_142)                    0.00       0.86 f
  lv2_c27_FA_0/U1/ZN (OR2_X1)                             0.06       0.92 f
  lv2_c27_FA_0/co (fullAdder_71)                          0.00       0.92 f
  lv1_c28_FA_0/i0 (fullAdder_38)                          0.00       0.92 f
  lv1_c28_FA_0/HA_0/i0 (halfAdder_77)                     0.00       0.92 f
  lv1_c28_FA_0/HA_0/U3/Z (XOR2_X1)                        0.07       0.99 f
  lv1_c28_FA_0/HA_0/s (halfAdder_77)                      0.00       0.99 f
  lv1_c28_FA_0/HA_1/i1 (halfAdder_76)                     0.00       0.99 f
  lv1_c28_FA_0/HA_1/U1/Z (XOR2_X1)                        0.07       1.07 f
  lv1_c28_FA_0/HA_1/s (halfAdder_76)                      0.00       1.07 f
  lv1_c28_FA_0/s (fullAdder_38)                           0.00       1.07 f
  lv0_c28_FA_0/i1 (fullAdder_16)                          0.00       1.07 f
  lv0_c28_FA_0/HA_0/i1 (halfAdder_33)                     0.00       1.07 f
  lv0_c28_FA_0/HA_0/U2/Z (XOR2_X1)                        0.08       1.15 f
  lv0_c28_FA_0/HA_0/s (halfAdder_33)                      0.00       1.15 f
  lv0_c28_FA_0/HA_1/i1 (halfAdder_32)                     0.00       1.15 f
  lv0_c28_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       1.19 f
  lv0_c28_FA_0/HA_1/co (halfAdder_32)                     0.00       1.19 f
  lv0_c28_FA_0/U1/ZN (OR2_X2)                             0.06       1.25 f
  lv0_c28_FA_0/co (fullAdder_16)                          0.00       1.25 f
  add_3094/A[9] (mbeDadda_mult_wRegs_DW01_add_0)          0.00       1.25 f
  add_3094/U452/ZN (NOR2_X1)                              0.04       1.29 r
  add_3094/U507/ZN (OAI21_X1)                             0.03       1.32 f
  add_3094/U531/ZN (AOI21_X1)                             0.06       1.38 r
  add_3094/U364/ZN (OAI21_X1)                             0.04       1.42 f
  add_3094/U488/ZN (AOI21_X1)                             0.06       1.48 r
  add_3094/U534/ZN (OAI21_X1)                             0.04       1.52 f
  add_3094/U526/ZN (XNOR2_X1)                             0.06       1.58 f
  add_3094/SUM[24] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.58 f
  p_reg_out/D[22] (reg_N24_0)                             0.00       1.58 f
  p_reg_out/U56/ZN (NAND2_X1)                             0.03       1.60 r
  p_reg_out/U57/ZN (NAND2_X1)                             0.02       1.63 f
  p_reg_out/Q_reg[22]/D (DFFR_X1)                         0.01       1.64 f
  data arrival time                                                  1.64

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[22]/CK (DFFR_X1)                        0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


1
