Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_perf_mon_hp0_hp2_wrapper_xst.prj"
Verilog Include Directory          : {"/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/pcores/" "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_perf_mon_hp0_hp2_wrapper.ngc"

---- Source Options
Top Module Name                    : system_perf_mon_hp0_hp2_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_async_stream_fifo.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_async_stream_fifo>.
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_double_sync.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_double_sync>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_double_sync.v" Line 99. parameter declaration becomes local in axi_perf_mon_v3_00_a_double_sync with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_pulse_sync.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_pulse_sync>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_pulse_sync.v" Line 97. parameter declaration becomes local in axi_perf_mon_v3_00_a_pulse_sync with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_intr_sync.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_intr_sync>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_intr_sync.v" Line 103. parameter declaration becomes local in axi_perf_mon_v3_00_a_intr_sync with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_counter.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_counter>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_counter.v" Line 113. parameter declaration becomes local in axi_perf_mon_v3_00_a_counter with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_flags_gen.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_flags_gen>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_flags_gen.v" Line 123. parameter declaration becomes local in axi_perf_mon_v3_00_a_flags_gen with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_interrupt_module.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_interrupt_module>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_interrupt_module.v" Line 109. parameter declaration becomes local in axi_perf_mon_v3_00_a_interrupt_module with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_mon_fifo.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_mon_fifo>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_mon_fifo.v" Line 103. parameter declaration becomes local in axi_perf_mon_v3_00_a_mon_fifo with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_ext_calc.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_ext_calc>.
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_metric_calc.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_metric_calc>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_metric_calc.v" Line 120. parameter declaration becomes local in axi_perf_mon_v3_00_a_metric_calc with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_metric_sel_n_cnt.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_metric_sel_n_cnt>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_metric_sel_n_cnt.v" Line 205. parameter declaration becomes local in axi_perf_mon_v3_00_a_metric_sel_n_cnt with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_metric_counters.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_metric_counters>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_metric_counters.v" Line 259. parameter declaration becomes local in axi_perf_mon_v3_00_a_metric_counters with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_sample_reg.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_sample_reg>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_sample_reg.v" Line 109. parameter declaration becomes local in axi_perf_mon_v3_00_a_sample_reg with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_samp_intl_cnt.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_samp_intl_cnt>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_samp_intl_cnt.v" Line 102. parameter declaration becomes local in axi_perf_mon_v3_00_a_samp_intl_cnt with formal parameter declaration list
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_samp_intl_cnt.v" Line 103. parameter declaration becomes local in axi_perf_mon_v3_00_a_samp_intl_cnt with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_samp_metrics_data.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_samp_metrics_data>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_samp_metrics_data.v" Line 152. parameter declaration becomes local in axi_perf_mon_v3_00_a_samp_metrics_data with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_acc_n_incr.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_acc_n_incr>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_acc_n_incr.v" Line 113. parameter declaration becomes local in axi_perf_mon_v3_00_a_acc_n_incr with formal parameter declaration list
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_acc_n_incr.v" Line 114. parameter declaration becomes local in axi_perf_mon_v3_00_a_acc_n_incr with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_register_module.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_register_module>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_register_module.v" Line 243. parameter declaration becomes local in axi_perf_mon_v3_00_a_register_module with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_glbl_clk_cnt.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_glbl_clk_cnt>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_glbl_clk_cnt.v" Line 102. parameter declaration becomes local in axi_perf_mon_v3_00_a_glbl_clk_cnt with formal parameter declaration list
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_glbl_clk_cnt.v" Line 103. parameter declaration becomes local in axi_perf_mon_v3_00_a_glbl_clk_cnt with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_strm_fifo_wr_logic.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_strm_fifo_wr_logic.v" Line 143. parameter declaration becomes local in axi_perf_mon_v3_00_a_strm_fifo_wr_logic with formal parameter declaration list
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_strm_fifo_wr_logic.v" Line 144. parameter declaration becomes local in axi_perf_mon_v3_00_a_strm_fifo_wr_logic with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_axi_interface.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon_v3_00_a_axi_interface>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_axi_interface.v" Line 130. parameter declaration becomes local in axi_perf_mon_v3_00_a_axi_interface with formal parameter declaration list
Analyzing Verilog file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" into library axi_perf_mon_v3_00_a
Parsing module <axi_perf_mon>.
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" Line 796. parameter declaration becomes local in axi_perf_mon with formal parameter declaration list
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" Line 798. parameter declaration becomes local in axi_perf_mon with formal parameter declaration list
INFO:HDLCompiler:693 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" Line 799. parameter declaration becomes local in axi_perf_mon with formal parameter declaration list
Analyzing Verilog file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system_perf_mon_hp0_hp2_wrapper.v" into library work
Parsing module <system_perf_mon_hp0_hp2_wrapper>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" into library axi_perf_mon_v3_00_a
Parsing entity <axi_perf_mon_v3_00_a_async_fifo>.
Parsing architecture <rtl> of entity <axi_perf_mon_v3_00_a_async_fifo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_perf_mon_hp0_hp2_wrapper>.

Elaborating module
<axi_perf_mon(C_FAMILY="zynq",C_INSTANCE="PERF_MON_HP0_HP2",C_S_AXI_ADDR_WIDTH=16,C_S_AXI_DATA_WIDTH=32,C_NUM_MONITOR_SLOTS=2,C_ENABLE_EVENT_COUNT=1,C_NUM_OF_COUNTERS=4,C_METRIC_COUNT_WIDTH=32,C_GLOBAL_COUNT_WIDTH=32,C_METRICS_SAMPLE_COUNT_WIDTH=32,C_MAX_OUTSTAND_DEPTH=6,C_MAX_REORDER_DEPTH=1,C_SLOT_0_AXI_ADDR_WIDTH=32,C_SLOT_0_AXI_DATA_WIDTH=64,C_SLOT_0_AXI_ID_WIDTH=1,C_SLOT_0_AXI_PROTOCOL="AXI4MM",C_SLOT_0_AXIS_TDATA_WIDTH=32,C_SLOT_0_AXIS_TID_WIDTH=1,C_SLOT_0_AXIS_TDEST_WIDTH=1,C_SLOT_0_AXIS_TUSER_WIDTH=1,C_SLOT_0_FIFO_ENABLE=1,C_SLOT_1_AXI_ADDR_WIDTH=32,C_SLOT_1_AXI_DATA_WIDTH=64,C_SLOT_1_AXI_ID_WIDTH=1,C_SLOT_1_AXI_PROTOCOL="AXI4MM",C_SLOT_1_AXIS_TDATA_WIDTH=32,C_SLOT_1_AXIS_TID_WIDTH=1,C_SLOT_1_AXIS_TDEST_WIDTH=1,C_SLOT_1_AXIS_TUSER_WIDTH=1,C_SLOT_1_FIFO_ENABLE=1,C_SLOT_2_AXI_ADDR_WIDTH=32,C_SLOT_2_AXI_DATA_WIDTH=32,C_SLOT_2_AXI_ID_WIDTH=1,C_SLOT_2_AXI_PROTOCOL="AXI4MM",C_SLOT_2_AXIS_TDATA_WIDTH=32,C_SLOT_2_AXIS_TID_WIDTH=1,C_SLOT_2_AXIS_TDEST_WIDTH=1,C_SLOT_2_AXIS_TUSER_WIDTH=1,C_SLOT_2_FIFO_ENABLE=1,C
_SLOT_3_AXI_ADDR_WIDTH=32,C_SLOT_3_AXI_DATA_WIDTH=32,C_SLOT_3_AXI_ID_WIDTH=1,C_SLOT_3_AXI_PROTOCOL="AXI4MM",C_SLOT_3_AXIS_TDATA_WIDTH=32,C_SLOT_3_AXIS_TID_WIDTH=1,C_SLOT_3_AXIS_TDEST_WIDTH=1,C_SLOT_3_AXIS_TUSER_WIDTH=1,C_SLOT_3_FIFO_ENABLE=1,C_SLOT_4_AXI_ADDR_WIDTH=32,C_SLOT_4_AXI_DATA_WIDTH=32,C_SLOT_4_AXI_ID_WIDTH=1,C_SLOT_4_AXI_PROTOCOL="AXI4MM",C_SLOT_4_AXIS_TDATA_WIDTH=32,C_SLOT_4_AXIS_TID_WIDTH=1,C_SLOT_4_AXIS_TDEST_WIDTH=1,C_SLOT_4_AXIS_TUSER_WIDTH=1,C_SLOT_4_FIFO_ENABLE=1,C_SLOT_5_AXI_ADDR_WIDTH=32,C_SLOT_5_AXI_DATA_WIDTH=32,C_SLOT_5_AXI_ID_WIDTH=1,C_SLOT_5_AXI_PROTOCOL="AXI4MM",C_SLOT_5_AXIS_TDATA_WIDTH=32,C_SLOT_5_AXIS_TID_WIDTH=1,C_SLOT_5_AXIS_TDEST_WIDTH=1,C_SLOT_5_AXIS_TUSER_WIDTH=1,C_SLOT_5_FIFO_ENABLE=1,C_SLOT_6_AXI_ADDR_WIDTH=32,C_SLOT_6_AXI_DATA_WIDTH=32,C_SLOT_6_AXI_ID_WIDTH=1,C_SLOT_6_AXI_PROTOCOL="AXI4MM",C_SLOT_6_AXIS_TDATA_WIDTH=32,C_SLOT_6_AXIS_TID_WIDTH=1,C_SLOT_6_AXIS_TDEST_WIDTH=1,C_SLOT_6_AXIS_TUSER_WIDTH=1,C_SLOT_6_FIFO_ENABLE=1,C_SLOT_7_AXI_ADDR_WIDTH=32,C_SLOT_7_AXI_DATA_WIDTH=32
,C_SLOT_7_AXI_ID_WIDTH=1,C_SLOT_7_AXI_PROTOCOL="AXI4MM",C_SLOT_7_AXIS_TDATA_WIDTH=32,C_SLOT_7_AXIS_TID_WIDTH=1,C_SLOT_7_AXIS_TDEST_WIDTH=1,C_SLOT_7_AXIS_TUSER_WIDTH=1,C_SLOT_7_FIFO_ENABLE=1,C_REG_ALL_MONITOR_SIGNALS=0,C_EXT_EVENT0_FIFO_ENABLE=1,C_EXT_EVENT1_FIFO_ENABLE=1,C_EXT_EVENT2_FIFO_ENABLE=1,C_EXT_EVENT3_FIFO_ENABLE=1,C_EXT_EVENT4_FIFO_ENABLE=1,C_EXT_EVENT5_FIFO_ENABLE=1,C_EXT_EVENT6_FIFO_ENABLE=1,C_EXT_EVENT7_FIFO_ENABLE=1,C_ENABLE_EVENT_LOG=1,C_FIFO_AXIS_DEPTH=32,C_FIFO_AXIS_TDATA_WIDTH=80,C_FIFO_AXIS_TID_WIDTH=1,C_AXI4LITE_CORE_CLK_ASYNC=1,C_HAVE_SAMPLED_METRIC_CNT=1,C_FIFO_AXIS_SYNC=0,C_SHOW_AXI_IDS=1,C_SHOW_AXI_LEN=1,C_SHOW_AXIS_TID=1,C_SHOW_AXIS_TDEST=1,C_SHOW_AXIS_TUSER=1)>.

Elaborating module <axi_perf_mon_v3_00_a_axi_interface(C_FAMILY="zynq",C_S_AXI_PROTOCOL="AXI4LITE",C_S_AXI_ADDR_WIDTH=16,C_S_AXI_DATA_WIDTH=32)>.

Elaborating module <axi_perf_mon_v3_00_a_register_module(C_FAMILY="zynq",C_S_AXI_ADDR_WIDTH=16,C_S_AXI_DATA_WIDTH=32,C_NUM_MONITOR_SLOTS=2,C_NUM_OF_COUNTERS=4,C_NUM_INTR_INPUTS=13,C_ENABLE_EVENT_COUNT=1,C_METRICS_SAMPLE_COUNT_WIDTH=32,C_GLOBAL_COUNT_WIDTH=32,C_SW_SYNC_DATA_WIDTH=32,C_AXI4LITE_CORE_CLK_ASYNC=1)>.

Elaborating module <axi_perf_mon_v3_00_a_double_sync(C_FAMILY="zynq",C_DWIDTH=10)>.

Elaborating module <axi_perf_mon_v3_00_a_sample_reg(C_FAMILY="zynq",C_DWIDTH=32,C_CLK_ASYNC=1)>.

Elaborating module <axi_perf_mon_v3_00_a_pulse_sync(C_FAMILY="zynq")>.

Elaborating module <axi_perf_mon_v3_00_a_double_sync(C_FAMILY="zynq",C_DWIDTH=1)>.

Elaborating module <axi_perf_mon_v3_00_a_intr_sync(C_FAMILY="zynq",C_DWIDTH=13)>.

Elaborating module <axi_perf_mon_v3_00_a_interrupt_module(C_FAMILY="zynq",C_NUM_INTR_INPUTS=13)>.

Elaborating module <axi_perf_mon_v3_00_a_glbl_clk_cnt(C_FAMILY="zynq",C_GLOBAL_COUNT_WIDTH=32)>.

Elaborating module <axi_perf_mon_v3_00_a_counter(C_FAMILY="zynq",C_NUM_BITS=32)>.

Elaborating module <axi_perf_mon_v3_00_a_mon_fifo(C_FAMILY="zynq",C_REG_ALL_MONITOR_SIGNALS=0,C_MON_FIFO_DATA_WIDTH=32'sb01110110,C_FIFO_ENABLE=1)>.
Going to vhdl side to elaborate module axi_perf_mon_v3_00_a_async_fifo

Elaborating entity <axi_perf_mon_v3_00_a_async_fifo> (architecture <rtl>) with generics from library <axi_perf_mon_v3_00_a>.
Back to verilog to continue elaboration

Elaborating module <axi_perf_mon_v3_00_a_flags_gen(C_FAMILY="zynq",C_MON_FIFO_DATA_WIDTH=32'sb01110110,C_LOG_WIDTH=27,C_FLAG_WIDTH=7,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=64,C_AXI_ID_WIDTH=1,C_AXI_PROTOCOL="AXI4MM",C_AXIS_TDATA_WIDTH=32,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_SHOW_AXI_IDS=1,C_SHOW_AXI_LEN=1,C_SHOW_AXIS_TID=1,C_SHOW_AXIS_TUSER=1,C_SHOW_AXIS_TDEST=1)>.

Elaborating module <axi_perf_mon_v3_00_a_metric_calc(C_AXIID=1,C_AXIADDR=32,C_AXIDATA=64,C_AXISDATA=32,C_AXISID=1,C_AXISDEST=1,C_AXISUSER=1,C_OUTSTAND_DEPTH=6,C_METRIC_COUNT_WIDTH=32,C_MON_FIFO_WIDTH=32'sb01110110,C_AXI_PROTOCOL="AXI4MM")>.

Elaborating module <axi_perf_mon_v3_00_a_double_sync(C_FAMILY="nofamily",C_DWIDTH=1)>.
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_metric_calc.v" Line 337: Assignment to Metrics_Cnt_En_Out ignored, since the identifier is never used

Elaborating module <axi_perf_mon_v3_00_a_counter(C_FAMILY="nofamily",C_NUM_BITS=32)>.

Elaborating module <axi_perf_mon_v3_00_a_mon_fifo(C_FAMILY="zynq",C_REG_ALL_MONITOR_SIGNALS=0,C_MON_FIFO_DATA_WIDTH=3,C_FIFO_ENABLE=1)>.
Going to vhdl side to elaborate module axi_perf_mon_v3_00_a_async_fifo

Elaborating entity <axi_perf_mon_v3_00_a_async_fifo> (architecture <rtl>) with generics from library <axi_perf_mon_v3_00_a>.
Back to verilog to continue elaboration

Elaborating module <axi_perf_mon_v3_00_a_ext_calc>.

Elaborating module <axi_perf_mon_v3_00_a_strm_fifo_wr_logic(C_FAMILY="zynq",C_NUM_MONITOR_SLOTS=2,C_SW_SYNC_DATA_WIDTH=32,C_SLOT_0_LOG_WIDTH=27,C_SLOT_1_LOG_WIDTH=27,C_SLOT_2_LOG_WIDTH=27,C_SLOT_3_LOG_WIDTH=27,C_SLOT_4_LOG_WIDTH=27,C_SLOT_5_LOG_WIDTH=27,C_SLOT_6_LOG_WIDTH=27,C_SLOT_7_LOG_WIDTH=27,C_FIFO_AXIS_TDATA_WIDTH=80)>.

Elaborating module <axi_perf_mon_v3_00_a_counter(C_FAMILY="zynq",C_NUM_BITS=16)>.
WARNING:HDLCompiler:413 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_counter.v" Line 148: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_counter.v" Line 151: Result of 18-bit expression is truncated to fit in 17-bit target.

Elaborating module <axi_perf_mon_v3_00_a_async_stream_fifo(C_FAMILY="zynq",C_FIFO_DEPTH=32,C_DATA_WIDTH=80,C_USE_BLOCKMEM=2,C_COMMON_CLOCK=0)>.
Going to vhdl side to elaborate module axi_perf_mon_v3_00_a_async_fifo

Elaborating entity <axi_perf_mon_v3_00_a_async_fifo> (architecture <rtl>) with generics from library <axi_perf_mon_v3_00_a>.
Back to verilog to continue elaboration

Elaborating module <axi_perf_mon_v3_00_a_metric_counters(C_FAMILY="zynq",C_NUM_MONITOR_SLOTS=2,C_ENABLE_EVENT_COUNT=1,C_NUM_OF_COUNTERS=4,C_METRIC_COUNT_WIDTH=32)>.

Elaborating module <axi_perf_mon_v3_00_a_metric_sel_n_cnt(C_FAMILY="zynq",C_NUM_MONITOR_SLOTS=2,C_ENABLE_EVENT_COUNT=1,C_METRIC_COUNT_WIDTH=32)>.

Elaborating module <axi_perf_mon_v3_00_a_acc_n_incr(C_FAMILY="zynq",C_DWIDTH=32)>.
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" Line 3173: Assignment to Incr_OF_0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" Line 3174: Assignment to Incr_OF_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" Line 3175: Assignment to Incr_OF_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" Line 3176: Assignment to Incr_OF_3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" Line 3177: Assignment to Incr_OF_4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" Line 3178: Assignment to Incr_OF_5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" Line 3179: Assignment to Incr_OF_6 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" Line 3180: Assignment to Incr_OF_7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" Line 3181: Assignment to Incr_OF_8 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" Line 3182: Assignment to Incr_OF_9 ignored, since the identifier is never used

Elaborating module <axi_perf_mon_v3_00_a_double_sync(C_FAMILY="zynq",C_DWIDTH=2)>.

Elaborating module <axi_perf_mon_v3_00_a_samp_intl_cnt(C_FAMILY="zynq",C_METRICS_SAMPLE_COUNT_WIDTH=32)>.

Elaborating module <axi_perf_mon_v3_00_a_samp_metrics_data(C_FAMILY="zynq",C_NUM_OF_COUNTERS=4,C_ENABLE_EVENT_COUNT=1,C_HAVE_SAMPLED_METRIC_CNT=1)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_perf_mon_hp0_hp2_wrapper>.
    Related source file is "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system_perf_mon_hp0_hp2_wrapper.v".
    Summary:
	no macro.
Unit <system_perf_mon_hp0_hp2_wrapper> synthesized.

Synthesizing Unit <axi_perf_mon>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v".
        C_FAMILY = "zynq"
        C_INSTANCE = "PERF_MON_HP0_HP2"
        C_S_AXI_ADDR_WIDTH = 16
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_PROTOCOL = "AXI4LITE"
        C_NUM_MONITOR_SLOTS = 2
        C_ENABLE_EVENT_COUNT = 1
        C_NUM_OF_COUNTERS = 4
        C_METRIC_COUNT_WIDTH = 32
        C_GLOBAL_COUNT_WIDTH = 32
        C_METRICS_SAMPLE_COUNT_WIDTH = 32
        C_MAX_OUTSTAND_DEPTH = 6
        C_MAX_REORDER_DEPTH = 1
        C_SLOT_0_AXI_ADDR_WIDTH = 32
        C_SLOT_0_AXI_DATA_WIDTH = 64
        C_SLOT_0_AXI_ID_WIDTH = 1
        C_SLOT_0_AXI_PROTOCOL = "AXI4MM"
        C_SLOT_0_AXIS_TDATA_WIDTH = 32
        C_SLOT_0_AXIS_TID_WIDTH = 1
        C_SLOT_0_AXIS_TDEST_WIDTH = 1
        C_SLOT_0_AXIS_TUSER_WIDTH = 1
        C_SLOT_0_FIFO_ENABLE = 1
        C_SLOT_1_AXI_ADDR_WIDTH = 32
        C_SLOT_1_AXI_DATA_WIDTH = 64
        C_SLOT_1_AXI_ID_WIDTH = 1
        C_SLOT_1_AXI_PROTOCOL = "AXI4MM"
        C_SLOT_1_AXIS_TDATA_WIDTH = 32
        C_SLOT_1_AXIS_TID_WIDTH = 1
        C_SLOT_1_AXIS_TDEST_WIDTH = 1
        C_SLOT_1_AXIS_TUSER_WIDTH = 1
        C_SLOT_1_FIFO_ENABLE = 1
        C_SLOT_2_AXI_ADDR_WIDTH = 32
        C_SLOT_2_AXI_DATA_WIDTH = 32
        C_SLOT_2_AXI_ID_WIDTH = 1
        C_SLOT_2_AXI_PROTOCOL = "AXI4MM"
        C_SLOT_2_AXIS_TDATA_WIDTH = 32
        C_SLOT_2_AXIS_TID_WIDTH = 1
        C_SLOT_2_AXIS_TDEST_WIDTH = 1
        C_SLOT_2_AXIS_TUSER_WIDTH = 1
        C_SLOT_2_FIFO_ENABLE = 1
        C_SLOT_3_AXI_ADDR_WIDTH = 32
        C_SLOT_3_AXI_DATA_WIDTH = 32
        C_SLOT_3_AXI_ID_WIDTH = 1
        C_SLOT_3_AXI_PROTOCOL = "AXI4MM"
        C_SLOT_3_AXIS_TDATA_WIDTH = 32
        C_SLOT_3_AXIS_TID_WIDTH = 1
        C_SLOT_3_AXIS_TDEST_WIDTH = 1
        C_SLOT_3_AXIS_TUSER_WIDTH = 1
        C_SLOT_3_FIFO_ENABLE = 1
        C_SLOT_4_AXI_ADDR_WIDTH = 32
        C_SLOT_4_AXI_DATA_WIDTH = 32
        C_SLOT_4_AXI_ID_WIDTH = 1
        C_SLOT_4_AXI_PROTOCOL = "AXI4MM"
        C_SLOT_4_AXIS_TDATA_WIDTH = 32
        C_SLOT_4_AXIS_TID_WIDTH = 1
        C_SLOT_4_AXIS_TDEST_WIDTH = 1
        C_SLOT_4_AXIS_TUSER_WIDTH = 1
        C_SLOT_4_FIFO_ENABLE = 1
        C_SLOT_5_AXI_ADDR_WIDTH = 32
        C_SLOT_5_AXI_DATA_WIDTH = 32
        C_SLOT_5_AXI_ID_WIDTH = 1
        C_SLOT_5_AXI_PROTOCOL = "AXI4MM"
        C_SLOT_5_AXIS_TDATA_WIDTH = 32
        C_SLOT_5_AXIS_TID_WIDTH = 1
        C_SLOT_5_AXIS_TDEST_WIDTH = 1
        C_SLOT_5_AXIS_TUSER_WIDTH = 1
        C_SLOT_5_FIFO_ENABLE = 1
        C_SLOT_6_AXI_ADDR_WIDTH = 32
        C_SLOT_6_AXI_DATA_WIDTH = 32
        C_SLOT_6_AXI_ID_WIDTH = 1
        C_SLOT_6_AXI_PROTOCOL = "AXI4MM"
        C_SLOT_6_AXIS_TDATA_WIDTH = 32
        C_SLOT_6_AXIS_TID_WIDTH = 1
        C_SLOT_6_AXIS_TDEST_WIDTH = 1
        C_SLOT_6_AXIS_TUSER_WIDTH = 1
        C_SLOT_6_FIFO_ENABLE = 1
        C_SLOT_7_AXI_ADDR_WIDTH = 32
        C_SLOT_7_AXI_DATA_WIDTH = 32
        C_SLOT_7_AXI_ID_WIDTH = 1
        C_SLOT_7_AXI_PROTOCOL = "AXI4MM"
        C_SLOT_7_AXIS_TDATA_WIDTH = 32
        C_SLOT_7_AXIS_TID_WIDTH = 1
        C_SLOT_7_AXIS_TDEST_WIDTH = 1
        C_SLOT_7_AXIS_TUSER_WIDTH = 1
        C_SLOT_7_FIFO_ENABLE = 1
        C_REG_ALL_MONITOR_SIGNALS = 0
        C_EXT_EVENT0_FIFO_ENABLE = 1
        C_EXT_EVENT1_FIFO_ENABLE = 1
        C_EXT_EVENT2_FIFO_ENABLE = 1
        C_EXT_EVENT3_FIFO_ENABLE = 1
        C_EXT_EVENT4_FIFO_ENABLE = 1
        C_EXT_EVENT5_FIFO_ENABLE = 1
        C_EXT_EVENT6_FIFO_ENABLE = 1
        C_EXT_EVENT7_FIFO_ENABLE = 1
        C_ENABLE_EVENT_LOG = 1
        C_FIFO_AXIS_DEPTH = 32
        C_FIFO_AXIS_TDATA_WIDTH = 80
        C_FIFO_AXIS_TID_WIDTH = 1
        C_FIFO_AXIS_SYNC = 0
        C_SHOW_AXI_IDS = 1
        C_SHOW_AXI_LEN = 1
        C_SHOW_AXIS_TID = 1
        C_SHOW_AXIS_TDEST = 1
        C_SHOW_AXIS_TUSER = 1
        C_AXI4LITE_CORE_CLK_ASYNC = 1
        C_HAVE_SAMPLED_METRIC_CNT = 1
WARNING:Xst:647 - Input <SLOT_0_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXI_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXI_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXI_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXIS_TSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXIS_TKEEP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXIS_TID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXIS_TDEST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXIS_TUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXI_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXI_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXI_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXIS_TSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXIS_TKEEP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXIS_TID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXIS_TDEST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXIS_TUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_AWID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_AWLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_AWSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_AWBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_BID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_ARID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_ARLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_ARSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_ARBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_RID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXIS_TSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXIS_TKEEP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXIS_TID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXIS_TDEST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXIS_TUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_AWID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_AWLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_AWSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_AWBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_BID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_ARID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_ARLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_ARSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_ARBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_RID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXIS_TSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXIS_TKEEP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXIS_TID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXIS_TDEST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXIS_TUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_AWID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_AWLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_AWSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_AWBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_BID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_ARID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_ARLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_ARSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_ARBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_RID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXIS_TSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXIS_TKEEP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXIS_TID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXIS_TDEST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXIS_TUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_AWID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_AWLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_AWSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_AWBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_BID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_ARID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_ARLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_ARSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_ARBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_RID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXIS_TSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXIS_TKEEP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXIS_TID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXIS_TDEST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXIS_TUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_AWID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_AWLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_AWSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_AWBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_BID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_ARID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_ARLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_ARSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_ARBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_RID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXIS_TSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXIS_TKEEP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXIS_TID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXIS_TDEST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXIS_TUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_AWID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_AWLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_AWSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_AWBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_BID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_ARID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_ARLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_ARSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_ARBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_RID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXIS_TSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXIS_TKEEP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXIS_TID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXIS_TDEST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXIS_TUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXI_AWLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXI_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXIS_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXIS_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_0_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXI_AWLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXI_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXIS_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXIS_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_1_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_AWLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXI_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXIS_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXIS_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_2_EXT_TRIG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_AWLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXI_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXIS_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXIS_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_3_EXT_TRIG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_AWLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXI_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXIS_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXIS_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_4_EXT_TRIG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_AWLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXI_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXIS_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXIS_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_5_EXT_TRIG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_AWLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXI_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXIS_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXIS_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_6_EXT_TRIG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_AWLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXI_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXIS_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXIS_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLOT_7_EXT_TRIG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_CLK_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_RSTN_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_2_CNT_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_2_CNT_STOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_CLK_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_RSTN_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_3_CNT_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_3_CNT_STOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_CLK_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_RSTN_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_4_CNT_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_4_CNT_STOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_CLK_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_RSTN_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_5_CNT_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_5_CNT_STOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_CLK_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_RSTN_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_6_CNT_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_6_CNT_STOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_CLK_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_RSTN_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_7_CNT_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_7_CNT_STOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXT_EVENT_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" line 3045: Output port <Incr_OF_0> of the instance <metric_counters_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" line 3045: Output port <Incr_OF_1> of the instance <metric_counters_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" line 3045: Output port <Incr_OF_2> of the instance <metric_counters_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" line 3045: Output port <Incr_OF_3> of the instance <metric_counters_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" line 3045: Output port <Incr_OF_4> of the instance <metric_counters_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" line 3045: Output port <Incr_OF_5> of the instance <metric_counters_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" line 3045: Output port <Incr_OF_6> of the instance <metric_counters_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" line 3045: Output port <Incr_OF_7> of the instance <metric_counters_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" line 3045: Output port <Incr_OF_8> of the instance <metric_counters_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" line 3045: Output port <Incr_OF_9> of the instance <metric_counters_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon.v" line 3216: Output port <Sample_Interval_Cnt> of the instance <GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <Sample_Cnt_Event_Log_En>.
    Found 1-bit register for signal <Streaming_Fifo_Full_D1>.
    Found 1-bit register for signal <Global_Cnt_Event_Log_En>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <axi_perf_mon> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_axi_interface>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_axi_interface.v".
        C_FAMILY = "zynq"
        C_S_AXI_PROTOCOL = "AXI4LITE"
        C_S_AXI_ADDR_WIDTH = 16
        C_S_AXI_DATA_WIDTH = 32
WARNING:Xst:647 - Input <IP2Bus_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <arready_i>.
    Found 32-bit register for signal <IP2Bus_Data_sampled>.
    Found 1-bit register for signal <write_req>.
    Found 1-bit register for signal <read_req>.
    Found 16-bit register for signal <bus2ip_addr_i>.
    Found 1-bit register for signal <bvalid>.
    Found 1-bit register for signal <rvalid>.
    Found 1-bit register for signal <awready_i>.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_perf_mon_v3_00_a_axi_interface> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_register_module>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_register_module.v".
        C_FAMILY = "zynq"
        C_S_AXI_ADDR_WIDTH = 16
        C_S_AXI_DATA_WIDTH = 32
        C_NUM_MONITOR_SLOTS = 2
        C_NUM_OF_COUNTERS = 4
        C_NUM_INTR_INPUTS = 13
        C_ENABLE_EVENT_COUNT = 1
        C_METRICS_SAMPLE_COUNT_WIDTH = 32
        C_GLOBAL_COUNT_WIDTH = 32
        C_SW_SYNC_DATA_WIDTH = 32
        C_AXI4LITE_CORE_CLK_ASYNC = 1
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Cnt_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Cnt_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Cnt_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Cnt_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Cnt_8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Cnt_9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Incrementer_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Incrementer_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Incrementer_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Incrementer_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Incrementer_8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Incrementer_9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Samp_Metric_Cnt_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Samp_Metric_Cnt_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Samp_Metric_Cnt_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Samp_Metric_Cnt_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Samp_Metric_Cnt_8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Samp_Metric_Cnt_9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Samp_Incrementer_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Samp_Incrementer_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Samp_Incrementer_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Samp_Incrementer_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Samp_Incrementer_8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Samp_Incrementer_9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <IP2Bus_Error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <Metrics_Cnt_Reset>.
    Found 1-bit register for signal <Event_Log_En>.
    Found 1-bit register for signal <Global_Clk_Cnt_En>.
    Found 1-bit register for signal <Global_Clk_Cnt_Reset>.
    Found 1-bit register for signal <MuxSel_Streaming_FIFO>.
    Found 1-bit register for signal <Streaming_FIFO_Reset>.
    Found 1-bit register for signal <Use_Ext_Trigger>.
    Found 1-bit register for signal <Sample_Interval_i<31>>.
    Found 1-bit register for signal <Sample_Interval_i<30>>.
    Found 1-bit register for signal <Sample_Interval_i<29>>.
    Found 1-bit register for signal <Sample_Interval_i<28>>.
    Found 1-bit register for signal <Sample_Interval_i<27>>.
    Found 1-bit register for signal <Sample_Interval_i<26>>.
    Found 1-bit register for signal <Sample_Interval_i<25>>.
    Found 1-bit register for signal <Sample_Interval_i<24>>.
    Found 1-bit register for signal <Sample_Interval_i<23>>.
    Found 1-bit register for signal <Sample_Interval_i<22>>.
    Found 1-bit register for signal <Sample_Interval_i<21>>.
    Found 1-bit register for signal <Sample_Interval_i<20>>.
    Found 1-bit register for signal <Sample_Interval_i<19>>.
    Found 1-bit register for signal <Sample_Interval_i<18>>.
    Found 1-bit register for signal <Sample_Interval_i<17>>.
    Found 1-bit register for signal <Sample_Interval_i<16>>.
    Found 1-bit register for signal <Sample_Interval_i<15>>.
    Found 1-bit register for signal <Sample_Interval_i<14>>.
    Found 1-bit register for signal <Sample_Interval_i<13>>.
    Found 1-bit register for signal <Sample_Interval_i<12>>.
    Found 1-bit register for signal <Sample_Interval_i<11>>.
    Found 1-bit register for signal <Sample_Interval_i<10>>.
    Found 1-bit register for signal <Sample_Interval_i<9>>.
    Found 1-bit register for signal <Sample_Interval_i<8>>.
    Found 1-bit register for signal <Sample_Interval_i<7>>.
    Found 1-bit register for signal <Sample_Interval_i<6>>.
    Found 1-bit register for signal <Sample_Interval_i<5>>.
    Found 1-bit register for signal <Sample_Interval_i<4>>.
    Found 1-bit register for signal <Sample_Interval_i<3>>.
    Found 1-bit register for signal <Sample_Interval_i<2>>.
    Found 1-bit register for signal <Sample_Interval_i<1>>.
    Found 1-bit register for signal <Sample_Interval_i<0>>.
    Found 1-bit register for signal <Interval_Cnt_En>.
    Found 1-bit register for signal <Interval_Cnt_Ld>.
    Found 1-bit register for signal <Reset_On_Sample_Int_Lapse>.
    Found 1-bit register for signal <Global_Intr_En>.
    Found 32-bit register for signal <Lat_Global_Clk_Cnt_LSB>.
    Found 8-bit register for signal <Metric_Sel_0_i>.
    Found 32-bit register for signal <Range_Reg_0_i>.
    Found 32-bit register for signal <Count0_Cut_Off_i>.
    Found 1-bit register for signal <Count0_Event_Log_En_i>.
    Found 8-bit register for signal <Metric_Sel_1_i>.
    Found 32-bit register for signal <Range_Reg_1_i>.
    Found 32-bit register for signal <Count1_Cut_Off_i>.
    Found 1-bit register for signal <Count1_Event_Log_En_i>.
    Found 8-bit register for signal <Metric_Sel_2_i>.
    Found 32-bit register for signal <Range_Reg_2_i>.
    Found 32-bit register for signal <Count2_Cut_Off_i>.
    Found 1-bit register for signal <Count2_Event_Log_En_i>.
    Found 8-bit register for signal <Metric_Sel_3_i>.
    Found 32-bit register for signal <Range_Reg_3_i>.
    Found 32-bit register for signal <Count3_Cut_Off_i>.
    Found 1-bit register for signal <Count3_Event_Log_En_i>.
    Found 7-bit register for signal <Flag_Enable_Reg>.
    Found 1-bit register for signal <SW_Data_Log_En>.
    Found 3-bit register for signal <Ext_Event_Flag_En>.
    Found 1-bit register for signal <Global_Clk_Cnt_Ovf_En>.
    Found 1-bit register for signal <Sample_Metric_Cnt_Ovf_En>.
    Found 10-bit register for signal <Metric_Cnt_Ovf_En>.
    Found 32-bit register for signal <SW_Data>.
    Found 1-bit register for signal <SW_Data_Wr_En>.
    Found 1-bit register for signal <Lat_Addr_7downto4_is_0x0>.
    Found 1-bit register for signal <Lat_Addr_7downto4_is_0x1>.
    Found 1-bit register for signal <Lat_Addr_7downto4_is_0x2>.
    Found 1-bit register for signal <Lat_Addr_7downto4_is_0x3>.
    Found 1-bit register for signal <Lat_Addr_3downto0_is_0x0>.
    Found 1-bit register for signal <Lat_Addr_3downto0_is_0x4>.
    Found 1-bit register for signal <Lat_Control_Set_Rd_En>.
    Found 1-bit register for signal <Lat_Sample_Interval_Rd_En>.
    Found 1-bit register for signal <Lat_Global_Clk_Cnt_Set_Rd_En>.
    Found 1-bit register for signal <Lat_Global_Clk_Cnt_LSB_Rd_En>.
    Found 1-bit register for signal <Lat_Global_Clk_Cnt_MSB_Rd_En>.
    Found 1-bit register for signal <Lat_Intr_Reg_Set_Rd_En>.
    Found 1-bit register for signal <Lat_Intr_Reg_GIE_Rd_En>.
    Found 1-bit register for signal <Lat_Intr_Reg_IER_Rd_En>.
    Found 1-bit register for signal <Lat_Intr_Reg_ISR_Rd_En>.
    Found 1-bit register for signal <Lat_Sel_Reg_Set_Rd_En>.
    Found 1-bit register for signal <Lat_Metric_Sel_Reg_0_Rd_En>.
    Found 1-bit register for signal <Lat_Rng_Reg_Set_Rd_En>.
    Found 1-bit register for signal <Lat_Metric_Cnt_Reg_Set_Rd_En>.
    Found 1-bit register for signal <Lat_Incr_Reg_Set_Rd_En>.
    Found 1-bit register for signal <Lat_Samp_Metric_Cnt_Reg_Set_Rd_En>.
    Found 1-bit register for signal <Lat_Samp_Incr_Reg_Set_Rd_En>.
    Found 1-bit register for signal <Lat_Event_Log_Set_Rd_En>.
    Found 1-bit register for signal <Lat_Enlog_Reg_Set_Rd_En>.
    Found 1-bit register for signal <IP2Bus_DataValid>.
    Found 32-bit register for signal <IP2Bus_Data>.
    Found 1-bit register for signal <Count_Event_Log_En>.
    Found 1-bit register for signal <Metrics_Cnt_En>.
    Found 32-bit comparator lessequal for signal <n0224> created at line 776
    Found 32-bit comparator lessequal for signal <n0247> created at line 885
    Found 32-bit comparator lessequal for signal <n0270> created at line 996
    Found 32-bit comparator lessequal for signal <n0293> created at line 1107
    Summary:
	inferred 482 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <axi_perf_mon_v3_00_a_register_module> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_double_sync_1>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_double_sync.v".
        C_FAMILY = "zynq"
        C_DWIDTH = 10
    Found 10-bit register for signal <SYNC_DATA_OUT>.
    Found 10-bit register for signal <data_in_d1>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <axi_perf_mon_v3_00_a_double_sync_1> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_sample_reg>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_sample_reg.v".
        C_FAMILY = "zynq"
        C_DWIDTH = 32
        C_CLK_ASYNC = 1
    Found 32-bit register for signal <Sampled_Reg_B>.
    Found 32-bit register for signal <Sampled_Reg_C>.
    Found 32-bit register for signal <Sampled_Reg_D>.
    Found 32-bit register for signal <Sampled_Reg_A>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <axi_perf_mon_v3_00_a_sample_reg> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_pulse_sync>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_pulse_sync.v".
        C_FAMILY = "zynq"
    Found 1-bit register for signal <data_in_toggle_sync_d1>.
    Found 1-bit register for signal <data_in_toggle>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <axi_perf_mon_v3_00_a_pulse_sync> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_double_sync_2>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_double_sync.v".
        C_FAMILY = "zynq"
        C_DWIDTH = 1
    Found 1-bit register for signal <SYNC_DATA_OUT>.
    Found 1-bit register for signal <data_in_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <axi_perf_mon_v3_00_a_double_sync_2> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_intr_sync>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_intr_sync.v".
        C_FAMILY = "zynq"
        C_DWIDTH = 13
    Summary:
	no macro.
Unit <axi_perf_mon_v3_00_a_intr_sync> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_interrupt_module>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_interrupt_module.v".
        C_FAMILY = "zynq"
        C_NUM_INTR_INPUTS = 13
    Found 1-bit register for signal <ISR<0>>.
    Found 1-bit register for signal <ISR<1>>.
    Found 1-bit register for signal <ISR<2>>.
    Found 1-bit register for signal <ISR<3>>.
    Found 1-bit register for signal <ISR<4>>.
    Found 1-bit register for signal <ISR<5>>.
    Found 1-bit register for signal <ISR<6>>.
    Found 1-bit register for signal <ISR<7>>.
    Found 1-bit register for signal <ISR<8>>.
    Found 1-bit register for signal <ISR<9>>.
    Found 1-bit register for signal <ISR<10>>.
    Found 1-bit register for signal <ISR<11>>.
    Found 1-bit register for signal <ISR<12>>.
    Found 1-bit register for signal <Interrupt>.
    Found 13-bit register for signal <IER>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <axi_perf_mon_v3_00_a_interrupt_module> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_glbl_clk_cnt>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_glbl_clk_cnt.v".
        C_FAMILY = "zynq"
        C_GLOBAL_COUNT_WIDTH = 32
    Summary:
	no macro.
Unit <axi_perf_mon_v3_00_a_glbl_clk_cnt> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_counter_1>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_counter.v".
        C_FAMILY = "zynq"
        C_NUM_BITS = 32
    Found 1-bit register for signal <Overflow_D1>.
    Found 1-bit register for signal <Carry_Out>.
    Found 33-bit register for signal <Count_Out_i>.
    Found 33-bit subtractor for signal <Count_Out_i[32]_GND_12_o_sub_6_OUT> created at line 148.
    Found 33-bit adder for signal <Count_Out_i[32]_GND_12_o_add_6_OUT> created at line 151.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_perf_mon_v3_00_a_counter_1> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_mon_fifo_1>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_mon_fifo.v".
        C_FAMILY = "zynq"
        C_REG_ALL_MONITOR_SIGNALS = 0
        C_MON_FIFO_DATA_WIDTH = 118
        C_FIFO_ENABLE = 1
    Found 118-bit register for signal <USE_MON_FIFO.Fifo_Data_Out_Reg>.
    Found 1-bit register for signal <USE_MON_FIFO.fifo_rd_en_reg>.
    Summary:
	inferred 119 D-type flip-flop(s).
Unit <axi_perf_mon_v3_00_a_mon_fifo_1> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_async_fifo_1>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd".
        C_FAMILY = "zynq"
        C_FIFO_DEPTH = 16
        C_DATA_WIDTH = 118
        C_FULL_FLAGS_RST = 1
        C_USE_BLOCKMEM = 2
        C_COMMON_CLOCK = 0
        C_IMPLEMENTATION_TYPE = 2
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_V9_1.fifo_generator_V9_1" for instance <U0>.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_BID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_BRESP> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_BUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWADDR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWLEN> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWSIZE> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWBURST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWLOCK> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWCACHE> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWPROT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWQOS> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWREGION> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WDATA> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WSTRB> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RDATA> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RRESP> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARADDR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARLEN> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARSIZE> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARBURST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARLOCK> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARCACHE> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARPROT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARQOS> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARREGION> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TDATA> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TSTRB> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TKEEP> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TDEST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <ALMOST_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <WR_ACK> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <ALMOST_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <VALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_AWREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_WREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_BVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WLAST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_BREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_ARREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RLAST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_RREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXIS_TREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TLAST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_perf_mon_v3_00_a_async_fifo_1> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_flags_gen>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_flags_gen.v".
        C_FAMILY = "zynq"
        C_MON_FIFO_DATA_WIDTH = 118
        C_LOG_WIDTH = 27
        C_FLAG_WIDTH = 7
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 64
        C_AXI_ID_WIDTH = 1
        C_AXI_PROTOCOL = "AXI4MM"
        C_AXIS_TDATA_WIDTH = 32
        C_AXIS_TID_WIDTH = 1
        C_AXIS_TDEST_WIDTH = 1
        C_AXIS_TUSER_WIDTH = 1
        C_SHOW_AXI_IDS = 1
        C_SHOW_AXI_LEN = 1
        C_SHOW_AXIS_TID = 1
        C_SHOW_AXIS_TDEST = 1
        C_SHOW_AXIS_TUSER = 1
WARNING:Xst:647 - Input <Data_In<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_In<12:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_In<52:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_In<57:56>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_In<69:62>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_In<76:72>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_In<116:85>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Read_going_on>.
    Found 7-bit register for signal <Flags>.
    Found 20-bit register for signal <Log_Data_int>.
    Found 3-bit register for signal <Ext_Event_Flags>.
    Found 1-bit register for signal <Write_going_on>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <axi_perf_mon_v3_00_a_flags_gen> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_metric_calc>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_metric_calc.v".
        C_AXIID = 1
        C_AXIADDR = 32
        C_AXIDATA = 64
        C_AXISDATA = 32
        C_AXISID = 1
        C_AXISDEST = 1
        C_AXISUSER = 1
        C_OUTSTAND_DEPTH = 6
        C_METRIC_COUNT_WIDTH = 32
        C_MON_FIFO_WIDTH = 118
        C_AXI_PROTOCOL = "AXI4MM"
WARNING:Xst:647 - Input <Data_In<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_In<53:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_In<58:56>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_In<117:72>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_metric_calc.v" line 529: Output port <Carry_Out> of the instance <wr_latency_cnt_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_metric_calc.v" line 594: Output port <Carry_Out> of the instance <rd_latency_cnt_inst> is unconnected or connected to loadless signal.
    Register <S_Position_Byte_Cnt> equivalent to <S_Data_Byte_Cnt> has been removed
    Found 1-bit register for signal <Ext_Trig_Metric_en>.
    Found 1-bit register for signal <write_access>.
    Found 1-bit register for signal <write_access_d1>.
    Found 1-bit register for signal <Write_Latency_En_Int>.
    Found 1-bit register for signal <Read_going_on>.
    Found 1-bit register for signal <first_read_access>.
    Found 1-bit register for signal <first_read_access_d1>.
    Found 1-bit register for signal <Read_Latency_En_Int>.
    Found 1-bit register for signal <Wtrans_Cnt_En>.
    Found 1-bit register for signal <Rtrans_Cnt_En>.
    Found 1-bit register for signal <Write_Beat_Cnt_En>.
    Found 1-bit register for signal <Read_Beat_Cnt_En>.
    Found 1-bit register for signal <Slv_Wr_Idle_Cnt_En>.
    Found 1-bit register for signal <Mst_Rd_Idle_Cnt_En>.
    Found 1-bit register for signal <Num_BValids_En>.
    Found 1-bit register for signal <Num_RLasts_En>.
    Found 1-bit register for signal <Num_WLasts_En>.
    Found 32-bit register for signal <Write_Byte_Cnt>.
    Found 32-bit register for signal <Read_Byte_Cnt>.
    Found 32-bit register for signal <S_Data_Byte_Cnt>.
    Found 32-bit register for signal <S_Null_Byte_Cnt>.
    Found 1-bit register for signal <Ext_Trig_Sync_d1>.
    Found 3-bit adder for signal <n0311> created at line 217.
    Found 3-bit adder for signal <n0314> created at line 217.
    Found 3-bit adder for signal <GND_543_o_GND_543_o_add_28_OUT> created at line 217.
    Found 3-bit adder for signal <n0320> created at line 217.
    Found 3-bit adder for signal <n0323> created at line 217.
    Found 3-bit adder for signal <GND_543_o_GND_543_o_add_35_OUT> created at line 217.
    Found 4-bit adder for signal <n0328[3:0]> created at line 233.
    Found 3-bit adder for signal <n0350> created at line 217.
    Found 3-bit adder for signal <n0353> created at line 217.
    Found 3-bit adder for signal <null_byte_cnt<2:0>> created at line 217.
    WARNING:Xst:2404 -  FFs/Latches <S_Slv_Idle_Cnt_En<0:0>> (without init value) have a constant value of 0 in block <axi_perf_mon_v3_00_a_metric_calc>.
    WARNING:Xst:2404 -  FFs/Latches <S_Mst_Idle_Cnt_En<0:0>> (without init value) have a constant value of 0 in block <axi_perf_mon_v3_00_a_metric_calc>.
    WARNING:Xst:2404 -  FFs/Latches <S_Transfer_Cnt_En<0:0>> (without init value) have a constant value of 0 in block <axi_perf_mon_v3_00_a_metric_calc>.
    WARNING:Xst:2404 -  FFs/Latches <S_Packet_Cnt_En<0:0>> (without init value) have a constant value of 0 in block <axi_perf_mon_v3_00_a_metric_calc>.
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 114 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_perf_mon_v3_00_a_metric_calc> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_double_sync_3>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_double_sync.v".
        C_FAMILY = "nofamily"
        C_DWIDTH = 1
    Found 1-bit register for signal <SYNC_DATA_OUT>.
    Found 1-bit register for signal <data_in_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <axi_perf_mon_v3_00_a_double_sync_3> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_counter_2>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_counter.v".
        C_FAMILY = "nofamily"
        C_NUM_BITS = 32
    Found 1-bit register for signal <Overflow_D1>.
    Found 1-bit register for signal <Carry_Out>.
    Found 33-bit register for signal <Count_Out_i>.
    Found 33-bit subtractor for signal <Count_Out_i[32]_GND_545_o_sub_6_OUT> created at line 148.
    Found 33-bit adder for signal <Count_Out_i[32]_GND_545_o_add_6_OUT> created at line 151.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_perf_mon_v3_00_a_counter_2> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_mon_fifo_2>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_mon_fifo.v".
        C_FAMILY = "zynq"
        C_REG_ALL_MONITOR_SIGNALS = 0
        C_MON_FIFO_DATA_WIDTH = 3
        C_FIFO_ENABLE = 1
    Found 3-bit register for signal <USE_MON_FIFO.Fifo_Data_Out_Reg>.
    Found 1-bit register for signal <USE_MON_FIFO.fifo_rd_en_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_perf_mon_v3_00_a_mon_fifo_2> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_async_fifo_2>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd".
        C_FAMILY = "zynq"
        C_FIFO_DEPTH = 16
        C_DATA_WIDTH = 3
        C_FULL_FLAGS_RST = 1
        C_USE_BLOCKMEM = 2
        C_COMMON_CLOCK = 0
        C_IMPLEMENTATION_TYPE = 2
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_V9_1.fifo_generator_V9_1" for instance <U0>.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_BID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_BRESP> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_BUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWADDR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWLEN> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWSIZE> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWBURST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWLOCK> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWCACHE> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWPROT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWQOS> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWREGION> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WDATA> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WSTRB> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RDATA> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RRESP> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARADDR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARLEN> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARSIZE> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARBURST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARLOCK> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARCACHE> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARPROT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARQOS> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARREGION> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TDATA> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TSTRB> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TKEEP> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TDEST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <ALMOST_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <WR_ACK> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <ALMOST_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <VALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_AWREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_WREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_BVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WLAST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_BREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_ARREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RLAST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_RREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXIS_TREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TLAST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_perf_mon_v3_00_a_async_fifo_2> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_ext_calc>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_ext_calc.v".
        RST_ACTIVE = 0
    Found 1-bit register for signal <Ext_Event_d1>.
    Found 1-bit register for signal <Ext_Event_Valid_d1>.
    Found 1-bit register for signal <External_Event_Cnt_En>.
    Found 1-bit register for signal <Ext_Event_going_on>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_perf_mon_v3_00_a_ext_calc> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_strm_fifo_wr_logic.v".
        C_FAMILY = "zynq"
        C_NUM_MONITOR_SLOTS = 2
        C_SW_SYNC_DATA_WIDTH = 32
        C_SLOT_0_LOG_WIDTH = 27
        C_SLOT_1_LOG_WIDTH = 27
        C_SLOT_2_LOG_WIDTH = 27
        C_SLOT_3_LOG_WIDTH = 27
        C_SLOT_4_LOG_WIDTH = 27
        C_SLOT_5_LOG_WIDTH = 27
        C_SLOT_6_LOG_WIDTH = 27
        C_SLOT_7_LOG_WIDTH = 27
        C_FIFO_AXIS_TDATA_WIDTH = 80
WARNING:Xst:647 - Input <Slot_2_Log> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Slot_3_Log> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Slot_4_Log> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Slot_5_Log> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Slot_6_Log> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Slot_7_Log> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Fifo_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 62-bit register for signal <Mon_Wr_Data>.
    Found 1-bit register for signal <Event_Log_En_D1>.
    Found 1-bit register for signal <over_flow_cap>.
    Found 1-bit register for signal <Fifo_Wr_En>.
    Found 80-bit register for signal <Fifo_Wr_Data>.
    Found 80-bit register for signal <Fifo_Reg_Data>.
    Found 1-bit register for signal <Fifo_Reg_Wr_En>.
    Found 1-bit register for signal <Mon_Wr_En>.
    Summary:
	inferred 227 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <axi_perf_mon_v3_00_a_strm_fifo_wr_logic> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_counter_3>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_counter.v".
        C_FAMILY = "zynq"
        C_NUM_BITS = 16
    Found 1-bit register for signal <Overflow_D1>.
    Found 1-bit register for signal <Carry_Out>.
    Found 17-bit register for signal <Count_Out_i>.
    Found 17-bit adder for signal <Count_Out_i[16]_GND_1076_o_mux_7_OUT> created at line 151.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <axi_perf_mon_v3_00_a_counter_3> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_async_stream_fifo>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_async_stream_fifo.v".
        C_FAMILY = "zynq"
        C_FIFO_DEPTH = 32
        C_DATA_WIDTH = 80
        C_USE_BLOCKMEM = 2
        C_COMMON_CLOCK = 0
    Found 1-bit register for signal <m_axis_tvalid>.
    Found 1-bit register for signal <fifo_rd_en>.
    Found 80-bit register for signal <m_axis_tdata>.
    Found 2-bit register for signal <streaming_cs>.
    Found finite state machine <FSM_0> for signal <streaming_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | m_axis_aclk (rising_edge)                      |
    | Reset              | m_axis_aresetn_GND_1077_o_equal_2_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <streaming_cs[1]_GND_1077_o_Mux_13_o> created at line 171.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_perf_mon_v3_00_a_async_stream_fifo> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_async_fifo_3>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd".
        C_FAMILY = "zynq"
        C_FIFO_DEPTH = 32
        C_DATA_WIDTH = 80
        C_FULL_FLAGS_RST = 0
        C_USE_BLOCKMEM = 2
        C_COMMON_CLOCK = 0
        C_IMPLEMENTATION_TYPE = 2
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_V9_1.fifo_generator_V9_1" for instance <U0>.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_BID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_BRESP> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_BUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWADDR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWLEN> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWSIZE> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWBURST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWLOCK> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWCACHE> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWPROT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWQOS> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWREGION> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WDATA> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WSTRB> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RDATA> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RRESP> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARADDR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARLEN> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARSIZE> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARBURST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARLOCK> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARCACHE> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARPROT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARQOS> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARREGION> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TDATA> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TSTRB> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TKEEP> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TDEST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TUSER> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_WR_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_RD_DATA_COUNT> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <ALMOST_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <WR_ACK> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <ALMOST_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <VALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_AWREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_WREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_BVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_AWVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WLAST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_WVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_BREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_ARREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RLAST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXI_RVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_ARVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXI_RREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <S_AXIS_TREADY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TVALID> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <M_AXIS_TLAST> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AW_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_W_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_B_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_AR_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXI_R_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_SBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_DBITERR> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_OVERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_UNDERFLOW> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_PROG_FULL> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/vhdl/axi_perf_mon_v3_00_a_async_fifo.vhd" line 679: Output port <AXIS_PROG_EMPTY> of the instance <U0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_perf_mon_v3_00_a_async_fifo_3> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_metric_counters>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_metric_counters.v".
        C_FAMILY = "zynq"
        C_NUM_MONITOR_SLOTS = 2
        C_ENABLE_EVENT_COUNT = 1
        C_NUM_OF_COUNTERS = 4
        C_METRIC_COUNT_WIDTH = 32
WARNING:Xst:647 - Input <Metric_Sel_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Sel_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Sel_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Sel_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Sel_8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Sel_9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Range_Reg_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Range_Reg_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Range_Reg_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Range_Reg_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Range_Reg_8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Range_Reg_9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_perf_mon_v3_00_a_metric_counters> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_metric_sel_n_cnt>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_metric_sel_n_cnt.v".
        C_FAMILY = "zynq"
        C_NUM_MONITOR_SLOTS = 2
        C_ENABLE_EVENT_COUNT = 1
        C_METRIC_COUNT_WIDTH = 32
    Found 1-bit register for signal <Add_in_Valid>.
    Found 32-bit register for signal <Add_in>.
    Found 32-bit 8-to-1 multiplexer for signal <Metric_Sel[7]_Write_Byte_Cnt[7][31]_wide_mux_58_OUT> created at line 313.
    Found 32-bit 8-to-1 multiplexer for signal <Metric_Sel[7]_Read_Byte_Cnt[7][31]_wide_mux_59_OUT> created at line 317.
    Found 32-bit 8-to-1 multiplexer for signal <Metric_Sel[7]_Read_Latency[7][31]_wide_mux_60_OUT> created at line 325.
    Found 32-bit 8-to-1 multiplexer for signal <Metric_Sel[7]_Write_Latency[7][31]_wide_mux_61_OUT> created at line 329.
    Found 32-bit 8-to-1 multiplexer for signal <Metric_Sel[7]_S_Data_Byte_Cnt[7][31]_wide_mux_62_OUT> created at line 361.
    Found 32-bit 8-to-1 multiplexer for signal <Metric_Sel[7]_S_Position_Byte_Cnt[7][31]_wide_mux_63_OUT> created at line 365.
    Found 32-bit 8-to-1 multiplexer for signal <Metric_Sel[7]_S_Null_Byte_Cnt[7][31]_wide_mux_64_OUT> created at line 369.
    Found 1-bit 24-to-1 multiplexer for signal <Metric_Sel[4]_GND_1611_o_Mux_66_o> created at line 303.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
Unit <axi_perf_mon_v3_00_a_metric_sel_n_cnt> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_acc_n_incr>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_acc_n_incr.v".
        C_FAMILY = "zynq"
        C_DWIDTH = 32
    Found 33-bit register for signal <Accum_i>.
    Found 1-bit register for signal <Overflow_D1>.
    Found 1-bit register for signal <Acc_OF>.
    Found 1-bit register for signal <Incr_by_1>.
    Found 33-bit adder for signal <Accum_i[32]_GND_1612_o_add_12_OUT> created at line 179.
    Found 16-bit comparator lessequal for signal <n0003> created at line 143
    Found 16-bit comparator lessequal for signal <n0005> created at line 143
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <axi_perf_mon_v3_00_a_acc_n_incr> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_double_sync_4>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_double_sync.v".
        C_FAMILY = "zynq"
        C_DWIDTH = 2
    Found 2-bit register for signal <SYNC_DATA_OUT>.
    Found 2-bit register for signal <data_in_d1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_perf_mon_v3_00_a_double_sync_4> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_samp_intl_cnt>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_samp_intl_cnt.v".
        C_FAMILY = "zynq"
        C_METRICS_SAMPLE_COUNT_WIDTH = 32
    Summary:
	no macro.
Unit <axi_perf_mon_v3_00_a_samp_intl_cnt> synthesized.

Synthesizing Unit <axi_perf_mon_v3_00_a_samp_metrics_data>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_perf_mon_v3_00_a/hdl/verilog/axi_perf_mon_v3_00_a_samp_metrics_data.v".
        C_FAMILY = "zynq"
        C_NUM_OF_COUNTERS = 4
        C_ENABLE_EVENT_COUNT = 1
        C_HAVE_SAMPLED_METRIC_CNT = 1
WARNING:Xst:647 - Input <Metric_Cnt_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Cnt_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Cnt_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Cnt_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Cnt_8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Metric_Cnt_9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Incrementer_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Incrementer_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Incrementer_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Incrementer_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Incrementer_8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Incrementer_9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <Samp_Incrementer_0>.
    Found 32-bit register for signal <Samp_Metric_Cnt_1>.
    Found 32-bit register for signal <Samp_Incrementer_1>.
    Found 32-bit register for signal <Samp_Metric_Cnt_2>.
    Found 32-bit register for signal <Samp_Incrementer_2>.
    Found 32-bit register for signal <Samp_Metric_Cnt_3>.
    Found 32-bit register for signal <Samp_Incrementer_3>.
    Found 32-bit register for signal <Samp_Metric_Cnt_0>.
    Summary:
	inferred 256 D-type flip-flop(s).
Unit <axi_perf_mon_v3_00_a_samp_metrics_data> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 35
 17-bit adder                                          : 1
 3-bit adder                                           : 18
 33-bit adder                                          : 4
 33-bit addsub                                         : 10
 4-bit adder                                           : 2
# Registers                                            : 316
 1-bit register                                        : 230
 10-bit register                                       : 5
 118-bit register                                      : 2
 13-bit register                                       : 1
 16-bit register                                       : 1
 17-bit register                                       : 1
 2-bit register                                        : 2
 27-bit register                                       : 2
 3-bit register                                        : 5
 32-bit register                                       : 48
 33-bit register                                       : 14
 62-bit register                                       : 1
 7-bit register                                        : 1
 80-bit register                                       : 3
# Comparators                                          : 12
 16-bit comparator lessequal                           : 8
 32-bit comparator lessequal                           : 4
# Multiplexers                                         : 236
 1-bit 2-to-1 multiplexer                              : 71
 1-bit 24-to-1 multiplexer                             : 4
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 111
 32-bit 8-to-1 multiplexer                             : 28
 33-bit 2-to-1 multiplexer                             : 14
 80-bit 2-to-1 multiplexer                             : 6
# FSMs                                                 : 1
# Xors                                                 : 30
 1-bit xor2                                            : 30

=========================================================================
Release 14.5 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/ise_local2/umair_temp/14.5/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_1' of component
   'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_1' using IPEngine
   generatecore flow.
PMSPEC -- Overriding Xilinx file
</ise_local2/umair_temp/14.5/ISE_DS/EDK/aartix7/data/aartix7.acd> with local
file </ise_local2/umair_temp/14.5/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for
'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_1'...
Generating implementation netlist for
'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_1'...
INFO:sim - Pre-processing HDL files for
   'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_1'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_1'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit
'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_1'.

End of process call...
Release 14.5 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/ise_local2/umair_temp/14.5/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_2' of component
   'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_2' using IPEngine
   generatecore flow.
PMSPEC -- Overriding Xilinx file
</ise_local2/umair_temp/14.5/ISE_DS/EDK/aartix7/data/aartix7.acd> with local
file </ise_local2/umair_temp/14.5/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for
'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_2'...
Generating implementation netlist for
'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_2'...
INFO:sim - Pre-processing HDL files for
   'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_2'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_2'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit
'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_2'.

End of process call...
Release 14.5 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/ise_local2/umair_temp/14.5/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_3' of component
   'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_3' using IPEngine
   generatecore flow.
PMSPEC -- Overriding Xilinx file
</ise_local2/umair_temp/14.5/ISE_DS/EDK/aartix7/data/aartix7.acd> with local
file </ise_local2/umair_temp/14.5/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for
'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_3'...
Generating implementation netlist for
'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_3'...
INFO:sim - Pre-processing HDL files for
   'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_3'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_3'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit
'system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_3'.

End of process call...

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_1.ngc>.
Reading core <../implementation/system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_2.ngc>.
Reading core <../implementation/system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_3.ngc>.
Loading core <system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_1> for timing and area information for instance <U0>.
Loading core <system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_2> for timing and area information for instance <U0>.
Loading core <system_perf_mon_hp0_hp2_wrapper_FIFO_GENERATOR_V9_1_3> for timing and area information for instance <U0>.
WARNING:Xst:2404 -  FFs/Latches <Write_Byte_Cnt<31:4>> (without init value) have a constant value of 0 in block <axi_perf_mon_v3_00_a_metric_calc>.
WARNING:Xst:2404 -  FFs/Latches <S_Null_Byte_Cnt<31:3>> (without init value) have a constant value of 0 in block <axi_perf_mon_v3_00_a_metric_calc>.
WARNING:Xst:2404 -  FFs/Latches <Read_Byte_Cnt<31:4>> (without init value) have a constant value of 0 in block <axi_perf_mon_v3_00_a_metric_calc>.
WARNING:Xst:2404 -  FFs/Latches <Mon_Wr_Data<61:60>> (without init value) have a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>.

Synthesizing (advanced) Unit <axi_perf_mon_v3_00_a_acc_n_incr>.
The following registers are absorbed into accumulator <Accum_i>: 1 register on signal <Accum_i>.
Unit <axi_perf_mon_v3_00_a_acc_n_incr> synthesized (advanced).

Synthesizing (advanced) Unit <axi_perf_mon_v3_00_a_counter_1>.
The following registers are absorbed into counter <Count_Out_i>: 1 register on signal <Count_Out_i>.
Unit <axi_perf_mon_v3_00_a_counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <axi_perf_mon_v3_00_a_counter_2>.
The following registers are absorbed into counter <Count_Out_i>: 1 register on signal <Count_Out_i>.
Unit <axi_perf_mon_v3_00_a_counter_2> synthesized (advanced).

Synthesizing (advanced) Unit <axi_perf_mon_v3_00_a_counter_3>.
The following registers are absorbed into counter <Count_Out_i>: 1 register on signal <Count_Out_i>.
Unit <axi_perf_mon_v3_00_a_counter_3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 3-bit adder                                           : 6
 3-bit adder carry in                                  : 6
 4-bit adder                                           : 2
# Counters                                             : 11
 17-bit up counter                                     : 1
 33-bit updown counter                                 : 10
# Accumulators                                         : 4
 33-bit up loadable accumulator                        : 4
# Registers                                            : 2291
 Flip-Flops                                            : 2291
# Comparators                                          : 12
 16-bit comparator lessequal                           : 8
 32-bit comparator lessequal                           : 4
# Multiplexers                                         : 439
 1-bit 2-to-1 multiplexer                              : 295
 1-bit 24-to-1 multiplexer                             : 4
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 104
 32-bit 8-to-1 multiplexer                             : 28
 80-bit 2-to-1 multiplexer                             : 6
# FSMs                                                 : 1
# Xors                                                 : 30
 1-bit xor2                                            : 30

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Read_Byte_Cnt_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_metric_calc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Read_Byte_Cnt_1> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_metric_calc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Read_Byte_Cnt_2> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_metric_calc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rd_latency_cnt_inst/Overflow_D1> of sequential type is unconnected in block <axi_perf_mon_v3_00_a_metric_calc>.
WARNING:Xst:2677 - Node <rd_latency_cnt_inst/Carry_Out> of sequential type is unconnected in block <axi_perf_mon_v3_00_a_metric_calc>.
WARNING:Xst:2677 - Node <wr_latency_cnt_inst/Overflow_D1> of sequential type is unconnected in block <axi_perf_mon_v3_00_a_metric_calc>.
WARNING:Xst:2677 - Node <wr_latency_cnt_inst/Carry_Out> of sequential type is unconnected in block <axi_perf_mon_v3_00_a_metric_calc>.
WARNING:Xst:1710 - FF/Latch <S_Null_Byte_Cnt_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_metric_calc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_Null_Byte_Cnt_1> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_metric_calc>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/FSM_0> on signal <streaming_cs[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <GEN_SYNC[12].pulse_synchronizer_inst1/data_in_toggle> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[11].pulse_synchronizer_inst1/data_in_toggle> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[10].pulse_synchronizer_inst1/data_in_toggle> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[9].pulse_synchronizer_inst1/data_in_toggle> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[8].pulse_synchronizer_inst1/data_in_toggle> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[7].pulse_synchronizer_inst1/data_in_toggle> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[12].pulse_synchronizer_inst1/double_synchronizer_inst1/data_in_d1_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[11].pulse_synchronizer_inst1/double_synchronizer_inst1/data_in_d1_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[10].pulse_synchronizer_inst1/double_synchronizer_inst1/data_in_d1_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[9].pulse_synchronizer_inst1/double_synchronizer_inst1/data_in_d1_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[7].pulse_synchronizer_inst1/double_synchronizer_inst1/data_in_d1_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[8].pulse_synchronizer_inst1/double_synchronizer_inst1/data_in_d1_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[12].pulse_synchronizer_inst1/double_synchronizer_inst1/SYNC_DATA_OUT_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[11].pulse_synchronizer_inst1/double_synchronizer_inst1/SYNC_DATA_OUT_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[10].pulse_synchronizer_inst1/double_synchronizer_inst1/SYNC_DATA_OUT_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[9].pulse_synchronizer_inst1/double_synchronizer_inst1/SYNC_DATA_OUT_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[8].pulse_synchronizer_inst1/double_synchronizer_inst1/SYNC_DATA_OUT_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[7].pulse_synchronizer_inst1/double_synchronizer_inst1/SYNC_DATA_OUT_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[7].pulse_synchronizer_inst1/data_in_toggle_sync_d1> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[8].pulse_synchronizer_inst1/data_in_toggle_sync_d1> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[9].pulse_synchronizer_inst1/data_in_toggle_sync_d1> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[10].pulse_synchronizer_inst1/data_in_toggle_sync_d1> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[11].pulse_synchronizer_inst1/data_in_toggle_sync_d1> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN_SYNC[12].pulse_synchronizer_inst1/data_in_toggle_sync_d1> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_intr_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rd_latency_cnt_inst/Count_Out_i_32> of sequential type is unconnected in block <axi_perf_mon_v3_00_a_metric_calc>.
WARNING:Xst:2677 - Node <wr_latency_cnt_inst/Count_Out_i_32> of sequential type is unconnected in block <axi_perf_mon_v3_00_a_metric_calc>.
WARNING:Xst:1710 - FF/Latch <Fifo_Wr_Data_79> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Wr_Data_78> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_79> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_78> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_16> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_15> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_14> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_13> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_12> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_11> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_10> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_9> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_8> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_7> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_6> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_5> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_4> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_3> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_2> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_1> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fifo_Reg_Data_0> (without init value) has a constant value of 0 in block <axi_perf_mon_v3_00_a_strm_fifo_wr_logic>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <system_perf_mon_hp0_hp2_wrapper> ...

Optimizing unit <axi_perf_mon> ...

Optimizing unit <axi_perf_mon_v3_00_a_axi_interface> ...

Optimizing unit <axi_perf_mon_v3_00_a_register_module> ...

Optimizing unit <axi_perf_mon_v3_00_a_sample_reg> ...

Optimizing unit <axi_perf_mon_v3_00_a_double_sync_1> ...

Optimizing unit <axi_perf_mon_v3_00_a_intr_sync> ...

Optimizing unit <axi_perf_mon_v3_00_a_interrupt_module> ...

Optimizing unit <axi_perf_mon_v3_00_a_mon_fifo_1> ...

Optimizing unit <axi_perf_mon_v3_00_a_metric_calc> ...

Optimizing unit <axi_perf_mon_v3_00_a_mon_fifo_2> ...

Optimizing unit <axi_perf_mon_v3_00_a_flags_gen> ...

Optimizing unit <axi_perf_mon_v3_00_a_ext_calc> ...

Optimizing unit <axi_perf_mon_v3_00_a_strm_fifo_wr_logic> ...

Optimizing unit <axi_perf_mon_v3_00_a_async_stream_fifo> ...

Optimizing unit <axi_perf_mon_v3_00_a_acc_n_incr> ...

Optimizing unit <axi_perf_mon_v3_00_a_samp_metrics_data> ...
WARNING:Xst:1710 - FF/Latch <PERF_MON_HP0_HP2/interrupt_module_inst/ISR_11> (without init value) has a constant value of 0 in block <system_perf_mon_hp0_hp2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERF_MON_HP0_HP2/interrupt_module_inst/ISR_10> (without init value) has a constant value of 0 in block <system_perf_mon_hp0_hp2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERF_MON_HP0_HP2/interrupt_module_inst/ISR_12> (without init value) has a constant value of 0 in block <system_perf_mon_hp0_hp2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERF_MON_HP0_HP2/interrupt_module_inst/ISR_9> (without init value) has a constant value of 0 in block <system_perf_mon_hp0_hp2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERF_MON_HP0_HP2/interrupt_module_inst/ISR_8> (without init value) has a constant value of 0 in block <system_perf_mon_hp0_hp2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERF_MON_HP0_HP2/interrupt_module_inst/ISR_7> (without init value) has a constant value of 0 in block <system_perf_mon_hp0_hp2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/register_module_inst/GEN_Metric_Cnt_ASYNC.Sync_Metric_Cnt_Ovf_inst/SYNC_DATA_OUT_9> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/register_module_inst/GEN_Metric_Cnt_ASYNC.Sync_Metric_Cnt_Ovf_inst/SYNC_DATA_OUT_8> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/register_module_inst/GEN_Metric_Cnt_ASYNC.Sync_Metric_Cnt_Ovf_inst/SYNC_DATA_OUT_7> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/register_module_inst/GEN_Metric_Cnt_ASYNC.Sync_Metric_Cnt_Ovf_inst/SYNC_DATA_OUT_6> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/register_module_inst/GEN_Metric_Cnt_ASYNC.Sync_Metric_Cnt_Ovf_inst/SYNC_DATA_OUT_5> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/register_module_inst/GEN_Metric_Cnt_ASYNC.Sync_Metric_Cnt_Ovf_inst/SYNC_DATA_OUT_4> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/register_module_inst/GEN_Metric_Cnt_ASYNC.Sync_Metric_Cnt_Ovf_inst/data_in_d1_9> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/register_module_inst/GEN_Metric_Cnt_ASYNC.Sync_Metric_Cnt_Ovf_inst/data_in_d1_8> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/register_module_inst/GEN_Metric_Cnt_ASYNC.Sync_Metric_Cnt_Ovf_inst/data_in_d1_7> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/register_module_inst/GEN_Metric_Cnt_ASYNC.Sync_Metric_Cnt_Ovf_inst/data_in_d1_6> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/register_module_inst/GEN_Metric_Cnt_ASYNC.Sync_Metric_Cnt_Ovf_inst/data_in_d1_5> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/register_module_inst/GEN_Metric_Cnt_ASYNC.Sync_Metric_Cnt_Ovf_inst/data_in_d1_4> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_CONTROL_SYNC.double_synchronizer_inst1/SYNC_DATA_OUT_6> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_CONTROL_SYNC.double_synchronizer_inst1/SYNC_DATA_OUT_5> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_CONTROL_SYNC.double_synchronizer_inst1/data_in_d1_6> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_CONTROL_SYNC.double_synchronizer_inst1/data_in_d1_5> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_116> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_115> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_114> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_113> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_112> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_111> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_110> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_109> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_108> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_107> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_106> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_105> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_104> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_103> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_102> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_101> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_100> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_99> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_98> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_97> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_96> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_95> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_94> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_93> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_92> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_91> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_90> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_89> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_88> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_87> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_86> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_85> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_76> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_75> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_74> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_73> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_72> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_57> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_56> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_52> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_51> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_50> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_49> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_48> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_47> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_46> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_45> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_44> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_43> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_42> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_41> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_40> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_39> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_38> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_37> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_36> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_35> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_34> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_33> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_32> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_31> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_30> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_29> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_28> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_27> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_26> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_25> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_24> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_23> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_22> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_21> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_12> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_11> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_10> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_9> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_8> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_4> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.Fifo_Data_Out_Reg_3> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_116> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_115> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_114> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_113> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_112> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_111> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_110> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_109> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_108> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_107> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_106> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_105> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_104> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_103> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_102> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_101> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_100> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_99> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_98> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_97> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_96> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_95> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_94> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_93> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_92> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_91> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_90> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_89> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_88> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_87> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_86> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_85> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_76> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_75> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_74> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_73> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_72> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_57> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_56> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_52> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_51> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_50> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_49> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_48> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_47> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_46> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_45> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_44> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_43> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_42> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_41> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_40> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_39> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_38> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_37> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_36> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_35> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_34> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_33> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_32> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_31> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_30> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_29> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_28> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_27> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_26> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_25> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_24> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_23> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_22> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_21> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_12> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_11> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_10> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_9> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_8> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_4> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.Fifo_Data_Out_Reg_3> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/counter_inst/Count_Out_i_32> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/counter_inst/Carry_Out> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/counter_inst/Overflow_D1> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/counter_inst/Count_Out_i_32> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/counter_inst/Carry_Out> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/counter_inst/Overflow_D1> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/counter_inst/Count_Out_i_32> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/counter_inst/Carry_Out> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/counter_inst/Overflow_D1> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/counter_inst/Count_Out_i_32> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/counter_inst/Carry_Out> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
WARNING:Xst:2677 - Node <PERF_MON_HP0_HP2/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/counter_inst/Overflow_D1> of sequential type is unconnected in block <system_perf_mon_hp0_hp2_wrapper>.
INFO:Xst:2261 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/pulse_synchronizer_inst1/data_in_toggle_sync_d1> in Unit <system_perf_mon_hp0_hp2_wrapper> is equivalent to the following FF/Latch, which will be removed : <PERF_MON_HP0_HP2/register_module_inst/pulse_synchronizer_inst2/data_in_toggle> 
INFO:Xst:2261 - The FF/Latch <PERF_MON_HP0_HP2/GEN_SLOT1.metric_calc_inst1/Read_Byte_Cnt_3> in Unit <system_perf_mon_hp0_hp2_wrapper> is equivalent to the following FF/Latch, which will be removed : <PERF_MON_HP0_HP2/metric_calc_inst0/Read_Byte_Cnt_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_perf_mon_hp0_hp2_wrapper, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
FlipFlop PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x0 has been replicated 1 time(s)
FlipFlop PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x1 has been replicated 1 time(s)
FlipFlop PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x2 has been replicated 2 time(s)
FlipFlop PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x3 has been replicated 1 time(s)
FlipFlop PERF_MON_HP0_HP2/register_module_inst/Lat_Enlog_Reg_Set_Rd_En has been replicated 1 time(s)
FlipFlop PERF_MON_HP0_HP2/register_module_inst/Lat_Incr_Reg_Set_Rd_En has been replicated 1 time(s)
FlipFlop PERF_MON_HP0_HP2/register_module_inst/Lat_Rng_Reg_Set_Rd_En has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2521
 Flip-Flops                                            : 2521

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_perf_mon_hp0_hp2_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4144
#      GND                         : 6
#      INV                         : 31
#      LUT1                        : 20
#      LUT2                        : 135
#      LUT3                        : 409
#      LUT4                        : 899
#      LUT5                        : 400
#      LUT6                        : 844
#      MULT_AND                    : 312
#      MUXCY                       : 592
#      MUXF7                       : 24
#      VCC                         : 1
#      XORCY                       : 471
# FlipFlops/Latches                : 3533
#      FD                          : 40
#      FDC                         : 184
#      FDCE                        : 723
#      FDP                         : 73
#      FDPE                        : 12
#      FDR                         : 673
#      FDRE                        : 1828
# RAMS                             : 67
#      RAM32M                      : 51
#      RAM32X1D                    : 16

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            3533  out of  106400     3%  
 Number of Slice LUTs:                 2974  out of  53200     5%  
    Number used as Logic:              2738  out of  53200     5%  
    Number used as Memory:              236  out of  17400     1%  
       Number used as RAM:              236

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5191
   Number with an unused Flip Flop:    1658  out of   5191    31%  
   Number with an unused LUT:          2217  out of   5191    42%  
   Number of fully used LUT-FF pairs:  1316  out of   5191    25%  
   Number of unique control sets:       130

IO Utilization: 
 Number of IOs:                        2352
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                                                            | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
CORE_ACLK                          | NONE(PERF_MON_HP0_HP2/GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst/counter_inst/Count_Out_i_32)                                                                            | 2559  |
S_AXI_ACLK                         | NONE(PERF_MON_HP0_HP2/axi_interface_inst/bus2ip_addr_i_15)                                                                                                                       | 553   |
M_AXIS_ACLK                        | NONE(PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/streaming_cs_FSM_FFd1)                                                                                                | 284   |
SLOT_0_AXI_ACLK                    | NONE(PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i)                   | 62    |
SLOT_1_AXI_ACLK                    | NONE(PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i)         | 62    |
EXT_CLK_0                          | NONE(PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i)          | 40    |
EXT_CLK_1                          | NONE(PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i)| 40    |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.054ns (Maximum Frequency: 327.439MHz)
   Minimum input arrival time before clock: 2.104ns
   Maximum output required time after clock: 0.282ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CORE_ACLK'
  Clock period: 2.780ns (frequency: 359.700MHz)
  Total number of paths / destination ports: 61538 / 5427
-------------------------------------------------------------------------
Delay:               2.780ns (Levels of Logic = 35)
  Source:            PERF_MON_HP0_HP2/GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst/counter_inst/Carry_Out (FF)
  Destination:       PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i_32 (FF)
  Source Clock:      CORE_ACLK rising
  Destination Clock: CORE_ACLK rising

  Data Path: PERF_MON_HP0_HP2/GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst/counter_inst/Carry_Out to PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             274   0.282   0.691  PERF_MON_HP0_HP2/GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst/counter_inst/Carry_Out (PERF_MON_HP0_HP2/GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst/counter_inst/Carry_Out)
     LUT3:I1->O          256   0.053   0.615  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Eqn_011 (PERF_MON_HP0_HP2/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Eqn_0_mand)
     LUT6:I5->O            1   0.053   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_lut<0> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_lut<0>)
     MUXCY:S->O            1   0.291   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<0> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<1> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<2> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<3> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<4> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<5> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<6> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<7> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<8> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<9> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<10> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<11> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<12> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<13> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<14> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<15> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<16> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<17> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<18> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<19> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<20> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<21> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<22> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<23> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<24> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<25> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<26> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<27> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<28> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<29> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<29>)
     MUXCY:CI->O           1   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<30> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<30>)
     MUXCY:CI->O           0   0.015   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<31> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_cy<31>)
     XORCY:CI->O           1   0.320   0.000  PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Maccum_Accum_i_xor<32> (PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Result<32>)
     FDRE:D                    0.011          PERF_MON_HP0_HP2/metric_counters_inst/axi_perf_mon_v3_00_a_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i_32
    ----------------------------------------
    Total                      2.780ns (1.475ns logic, 1.305ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 3.054ns (frequency: 327.439MHz)
  Total number of paths / destination ports: 10883 / 802
-------------------------------------------------------------------------
Delay:               3.054ns (Levels of Logic = 5)
  Source:            PERF_MON_HP0_HP2/register_module_inst/Lat_Rng_Reg_Set_Rd_En_1 (FF)
  Destination:       PERF_MON_HP0_HP2/register_module_inst/IP2Bus_Data_8 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: PERF_MON_HP0_HP2/register_module_inst/Lat_Rng_Reg_Set_Rd_En_1 to PERF_MON_HP0_HP2/register_module_inst/IP2Bus_Data_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.282   0.602  PERF_MON_HP0_HP2/register_module_inst/Lat_Rng_Reg_Set_Rd_En_1 (PERF_MON_HP0_HP2/register_module_inst/Lat_Rng_Reg_Set_Rd_En_1)
     LUT3:I0->O            9   0.053   0.655  PERF_MON_HP0_HP2/register_module_inst/Mmux_GND_4_o_GND_4_o_mux_393_OUT18101 (PERF_MON_HP0_HP2/register_module_inst/Mmux_GND_4_o_GND_4_o_mux_393_OUT1810)
     LUT5:I2->O            1   0.053   0.413  PERF_MON_HP0_HP2/register_module_inst/Mmux_GND_4_o_GND_4_o_mux_393_OUT32611 (PERF_MON_HP0_HP2/register_module_inst/Mmux_GND_4_o_GND_4_o_mux_393_OUT32610)
     LUT6:I5->O            1   0.053   0.413  PERF_MON_HP0_HP2/register_module_inst/Mmux_GND_4_o_GND_4_o_mux_393_OUT32613 (PERF_MON_HP0_HP2/register_module_inst/Mmux_GND_4_o_GND_4_o_mux_393_OUT32612)
     LUT6:I5->O            1   0.053   0.413  PERF_MON_HP0_HP2/register_module_inst/Mmux_GND_4_o_GND_4_o_mux_393_OUT32619 (PERF_MON_HP0_HP2/register_module_inst/Mmux_GND_4_o_GND_4_o_mux_393_OUT32618)
     LUT6:I5->O            1   0.053   0.000  PERF_MON_HP0_HP2/register_module_inst/Mmux_GND_4_o_GND_4_o_mux_393_OUT32620 (PERF_MON_HP0_HP2/register_module_inst/GND_4_o_GND_4_o_mux_393_OUT<8>)
     FDR:D                     0.011          PERF_MON_HP0_HP2/register_module_inst/IP2Bus_Data_8
    ----------------------------------------
    Total                      3.054ns (0.558ns logic, 2.496ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M_AXIS_ACLK'
  Clock period: 2.116ns (frequency: 472.701MHz)
  Total number of paths / destination ports: 1703 / 722
-------------------------------------------------------------------------
Delay:               2.116ns (Levels of Logic = 2)
  Source:            PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 (FF)
  Destination:       PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_77 (FF)
  Source Clock:      M_AXIS_ACLK rising
  Destination Clock: M_AXIS_ACLK rising

  Data Path: PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 to PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_77
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             10   0.282   0.458  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>)
     INV:I->O             41   0.067   0.554  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GND_23_o_add_0_OUT_xor<0>11_INV_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv)
     RAM32M:ADDRA0->DOA1    1   0.345   0.399  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<1>)
     FDCE:D                    0.011          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    ----------------------------------------
    Total                      2.116ns (0.705ns logic, 1.411ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SLOT_0_AXI_ACLK'
  Clock period: 2.334ns (frequency: 428.414MHz)
  Total number of paths / destination ports: 280 / 191
-------------------------------------------------------------------------
Delay:               2.334ns (Levels of Logic = 3)
  Source:            PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:       PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19 (RAM)
  Source Clock:      SLOT_0_AXI_ACLK rising
  Destination Clock: SLOT_0_AXI_ACLK rising

  Data Path: PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.282   0.399  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FULL)
     end scope: 'PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0:FULL'
     INV:I->O              2   0.067   0.491  PERF_MON_HP0_HP2/mon_fifo_inst_0/fifo_wr_en1_INV_0 (PERF_MON_HP0_HP2/mon_fifo_inst_0/fifo_wr_en)
     begin scope: 'PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0:WR_EN'
     LUT2:I0->O           35   0.053   0.552  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     RAM32M:WE                 0.490          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
    ----------------------------------------
    Total                      2.334ns (0.892ns logic, 1.442ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SLOT_1_AXI_ACLK'
  Clock period: 2.334ns (frequency: 428.414MHz)
  Total number of paths / destination ports: 280 / 191
-------------------------------------------------------------------------
Delay:               2.334ns (Levels of Logic = 3)
  Source:            PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:       PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19 (RAM)
  Source Clock:      SLOT_1_AXI_ACLK rising
  Destination Clock: SLOT_1_AXI_ACLK rising

  Data Path: PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.282   0.399  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FULL)
     end scope: 'PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0:FULL'
     INV:I->O              2   0.067   0.491  PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/fifo_wr_en1_INV_0 (PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/fifo_wr_en)
     begin scope: 'PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0:WR_EN'
     LUT2:I0->O           35   0.053   0.552  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     RAM32M:WE                 0.490          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
    ----------------------------------------
    Total                      2.334ns (0.892ns logic, 1.442ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'EXT_CLK_0'
  Clock period: 2.121ns (frequency: 471.476MHz)
  Total number of paths / destination ports: 152 / 85
-------------------------------------------------------------------------
Delay:               2.121ns (Levels of Logic = 3)
  Source:            PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:       PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3 (RAM)
  Source Clock:      EXT_CLK_0 rising
  Destination Clock: EXT_CLK_0 rising

  Data Path: PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.282   0.399  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FULL)
     end scope: 'PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0:FULL'
     INV:I->O              2   0.067   0.491  PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/fifo_wr_en1_INV_0 (PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/fifo_wr_en)
     begin scope: 'PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0:WR_EN'
     LUT2:I0->O           13   0.053   0.479  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     RAM32X1D:WE               0.350          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
    ----------------------------------------
    Total                      2.121ns (0.752ns logic, 1.369ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'EXT_CLK_1'
  Clock period: 2.121ns (frequency: 471.476MHz)
  Total number of paths / destination ports: 152 / 85
-------------------------------------------------------------------------
Delay:               2.121ns (Levels of Logic = 3)
  Source:            PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:       PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3 (RAM)
  Source Clock:      EXT_CLK_1 rising
  Destination Clock: EXT_CLK_1 rising

  Data Path: PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.282   0.399  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FULL)
     end scope: 'PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0:FULL'
     INV:I->O              2   0.067   0.491  PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/fifo_wr_en1_INV_0 (PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/fifo_wr_en)
     begin scope: 'PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0:WR_EN'
     LUT2:I0->O           13   0.053   0.479  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     RAM32X1D:WE               0.350          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
    ----------------------------------------
    Total                      2.121ns (0.752ns logic, 1.369ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CORE_ACLK'
  Total number of paths / destination ports: 2409 / 2148
-------------------------------------------------------------------------
Offset:              1.111ns (Levels of Logic = 1)
  Source:            CORE_ARESETN (PAD)
  Destination:       PERF_MON_HP0_HP2/GEN_EVENT_LOG.streaming_fifo_write_logic_inst/counter_inst/Count_Out_i_15 (FF)
  Destination Clock: CORE_ACLK rising

  Data Path: CORE_ARESETN to PERF_MON_HP0_HP2/GEN_EVENT_LOG.streaming_fifo_write_logic_inst/counter_inst/Count_Out_i_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I2->O           16   0.053   0.497  PERF_MON_HP0_HP2/GEN_EVENT_LOG.streaming_fifo_write_logic_inst/counter_inst/Mcount_Count_Out_i_val1 (PERF_MON_HP0_HP2/GEN_EVENT_LOG.streaming_fifo_write_logic_inst/counter_inst/Mcount_Count_Out_i_val)
     FDRE:R                    0.325          PERF_MON_HP0_HP2/GEN_EVENT_LOG.streaming_fifo_write_logic_inst/counter_inst/Count_Out_i_1
    ----------------------------------------
    Total                      1.111ns (0.614ns logic, 0.497ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 1458 / 1395
-------------------------------------------------------------------------
Offset:              2.104ns (Levels of Logic = 3)
  Source:            S_AXI_WVALID (PAD)
  Destination:       PERF_MON_HP0_HP2/register_module_inst/Range_Reg_3_i_31 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_WVALID to PERF_MON_HP0_HP2/register_module_inst/Range_Reg_3_i_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O           12   0.053   0.674  PERF_MON_HP0_HP2/axi_interface_inst/Bus2IP_WrCE1 (PERF_MON_HP0_HP2/Bus2IP_WrCE)
     LUT6:I3->O            4   0.053   0.433  PERF_MON_HP0_HP2/register_module_inst/Rng_Reg_Set_Wr_En1 (PERF_MON_HP0_HP2/register_module_inst/Rng_Reg_Set_Wr_En)
     LUT5:I4->O           32   0.053   0.552  PERF_MON_HP0_HP2/register_module_inst/Rng_Reg_Set_Wr_En_Addr_7downto4_is_0x0_AND_66_o1 (PERF_MON_HP0_HP2/register_module_inst/Rng_Reg_Set_Wr_En_Addr_7downto4_is_0x0_AND_66_o)
     FDRE:CE                   0.200          PERF_MON_HP0_HP2/register_module_inst/Range_Reg_0_i_0
    ----------------------------------------
    Total                      2.104ns (0.445ns logic, 1.659ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M_AXIS_ACLK'
  Total number of paths / destination ports: 170 / 169
-------------------------------------------------------------------------
Offset:              0.955ns (Levels of Logic = 1)
  Source:            M_AXIS_ARESETN (PAD)
  Destination:       PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/streaming_cs_FSM_FFd1 (FF)
  Destination Clock: M_AXIS_ACLK rising

  Data Path: M_AXIS_ARESETN to PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/streaming_cs_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O             83   0.067   0.563  PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/m_axis_aresetn_inv1_INV_0 (PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/m_axis_aresetn_inv)
     FDR:R                     0.325          PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/fifo_rd_en
    ----------------------------------------
    Total                      0.955ns (0.392ns logic, 0.563ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SLOT_0_AXI_ACLK'
  Total number of paths / destination ports: 128 / 123
-------------------------------------------------------------------------
Offset:              0.896ns (Levels of Logic = 2)
  Source:            SLOT_0_AXI_ARESETN (PAD)
  Destination:       PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Destination Clock: SLOT_0_AXI_ACLK rising

  Data Path: SLOT_0_AXI_ARESETN to PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            6   0.053   0.432  PERF_MON_HP0_HP2/mon_fifo_inst_0/fifo_rst1 (PERF_MON_HP0_HP2/mon_fifo_inst_0/fifo_rst)
     begin scope: 'PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0:RST'
     FDP:PRE                   0.325          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    ----------------------------------------
    Total                      0.896ns (0.464ns logic, 0.432ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SLOT_1_AXI_ACLK'
  Total number of paths / destination ports: 128 / 123
-------------------------------------------------------------------------
Offset:              0.896ns (Levels of Logic = 2)
  Source:            SLOT_1_AXI_ARESETN (PAD)
  Destination:       PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Destination Clock: SLOT_1_AXI_ACLK rising

  Data Path: SLOT_1_AXI_ARESETN to PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            6   0.053   0.432  PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/fifo_rst1 (PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/fifo_rst)
     begin scope: 'PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0:RST'
     FDP:PRE                   0.325          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    ----------------------------------------
    Total                      0.896ns (0.464ns logic, 0.432ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EXT_CLK_0'
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Offset:              0.896ns (Levels of Logic = 2)
  Source:            EXT_RSTN_0 (PAD)
  Destination:       PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Destination Clock: EXT_CLK_0 rising

  Data Path: EXT_RSTN_0 to PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            6   0.053   0.432  PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/fifo_rst1 (PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/fifo_rst)
     begin scope: 'PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0:RST'
     FDP:PRE                   0.325          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    ----------------------------------------
    Total                      0.896ns (0.464ns logic, 0.432ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EXT_CLK_1'
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Offset:              0.896ns (Levels of Logic = 2)
  Source:            EXT_RSTN_1 (PAD)
  Destination:       PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Destination Clock: EXT_CLK_1 rising

  Data Path: EXT_RSTN_1 to PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            6   0.053   0.432  PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/fifo_rst1 (PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/fifo_rst)
     begin scope: 'PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0:RST'
     FDP:PRE                   0.325          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    ----------------------------------------
    Total                      0.896ns (0.464ns logic, 0.432ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            PERF_MON_HP0_HP2/axi_interface_inst/IP2Bus_Data_sampled_31 (FF)
  Destination:       S_AXI_RDATA<31> (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: PERF_MON_HP0_HP2/axi_interface_inst/IP2Bus_Data_sampled_31 to S_AXI_RDATA<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.282   0.000  PERF_MON_HP0_HP2/axi_interface_inst/IP2Bus_Data_sampled_31 (PERF_MON_HP0_HP2/axi_interface_inst/IP2Bus_Data_sampled_31)
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M_AXIS_ACLK'
  Total number of paths / destination ports: 81 / 81
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/m_axis_tdata_79 (FF)
  Destination:       M_AXIS_TDATA<79> (PAD)
  Source Clock:      M_AXIS_ACLK rising

  Data Path: PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/m_axis_tdata_79 to M_AXIS_TDATA<79>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.282   0.000  PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/m_axis_tdata_79 (PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/m_axis_tdata_79)
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CORE_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CORE_ACLK      |    2.780|         |         |         |
EXT_CLK_0      |    1.238|         |         |         |
EXT_CLK_1      |    1.238|         |         |         |
M_AXIS_ACLK    |    1.361|         |         |         |
SLOT_0_AXI_ACLK|    2.078|         |         |         |
SLOT_1_AXI_ACLK|    2.078|         |         |         |
S_AXI_ACLK     |    2.896|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EXT_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CORE_ACLK      |    1.207|         |         |         |
EXT_CLK_0      |    2.121|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EXT_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CORE_ACLK      |    1.207|         |         |         |
EXT_CLK_1      |    2.121|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M_AXIS_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CORE_ACLK      |    2.078|         |         |         |
M_AXIS_ACLK    |    2.116|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SLOT_0_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CORE_ACLK      |    1.352|         |         |         |
SLOT_0_AXI_ACLK|    2.334|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SLOT_1_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CORE_ACLK      |    1.352|         |         |         |
SLOT_1_AXI_ACLK|    2.334|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CORE_ACLK      |    3.079|         |         |         |
S_AXI_ACLK     |    3.054|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 366.00 secs
Total CPU time to Xst completion: 294.88 secs
 
--> 


Total memory usage is 531680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  699 (   0 filtered)
Number of infos    :  419 (   0 filtered)

