<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-exynos › dev-ahci.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dev-ahci.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-exynos4/dev-ahci.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * EXYNOS4 - AHCI support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/ahci_platform.h&gt;</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>

<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/regs-pmu.h&gt;</span>

<span class="cm">/* PHY Control Register */</span>
<span class="cp">#define SATA_CTRL0		0x0</span>
<span class="cm">/* PHY Link Control Register */</span>
<span class="cp">#define SATA_CTRL1		0x4</span>
<span class="cm">/* PHY Status Register */</span>
<span class="cp">#define SATA_PHY_STATUS		0x8</span>

<span class="cp">#define SATA_CTRL0_RX_DATA_VALID(x)	(x &lt;&lt; 27)</span>
<span class="cp">#define SATA_CTRL0_SPEED_MODE		(1 &lt;&lt; 26)</span>
<span class="cp">#define SATA_CTRL0_M_PHY_CAL		(1 &lt;&lt; 19)</span>
<span class="cp">#define SATA_CTRL0_PHY_CMU_RST_N	(1 &lt;&lt; 10)</span>
<span class="cp">#define SATA_CTRL0_M_PHY_LN_RST_N	(1 &lt;&lt; 9)</span>
<span class="cp">#define SATA_CTRL0_PHY_POR_N		(1 &lt;&lt; 8)</span>

<span class="cp">#define SATA_CTRL1_RST_PMALIVE_N	(1 &lt;&lt; 8)</span>
<span class="cp">#define SATA_CTRL1_RST_RXOOB_N		(1 &lt;&lt; 7)</span>
<span class="cp">#define SATA_CTRL1_RST_RX_N		(1 &lt;&lt; 6)</span>
<span class="cp">#define SATA_CTRL1_RST_TX_N		(1 &lt;&lt; 5)</span>

<span class="cp">#define SATA_PHY_STATUS_CMU_OK		(1 &lt;&lt; 18)</span>
<span class="cp">#define SATA_PHY_STATUS_LANE_OK		(1 &lt;&lt; 16)</span>

<span class="cp">#define LANE0		0x200</span>
<span class="cp">#define COM_LANE	0xA00</span>

<span class="cp">#define HOST_PORTS_IMPL	0xC</span>
<span class="cp">#define SCLK_SATA_FREQ	(67 * MHZ)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">phy_base</span><span class="p">,</span> <span class="o">*</span><span class="n">phy_ctrl</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">phy_reg</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">reg</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">val</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* SATA PHY setup */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">phy_reg</span> <span class="n">exynos4_sataphy_cmu</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x06</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x80</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x22</span><span class="p">,</span> <span class="mh">0xa0</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x23</span><span class="p">,</span> <span class="mh">0x42</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x2e</span><span class="p">,</span> <span class="mh">0x04</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x2f</span><span class="p">,</span> <span class="mh">0x50</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mh">0x70</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x31</span><span class="p">,</span> <span class="mh">0x02</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x32</span><span class="p">,</span> <span class="mh">0x25</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x40</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x34</span><span class="p">,</span> <span class="mh">0x01</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x35</span><span class="p">,</span> <span class="mh">0x40</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x61</span><span class="p">,</span> <span class="mh">0x2e</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x63</span><span class="p">,</span> <span class="mh">0x5e</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x65</span><span class="p">,</span> <span class="mh">0x42</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0xd1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x67</span><span class="p">,</span> <span class="mh">0x20</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x68</span><span class="p">,</span> <span class="mh">0x28</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x69</span><span class="p">,</span> <span class="mh">0x78</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x6a</span><span class="p">,</span> <span class="mh">0x04</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x6b</span><span class="p">,</span> <span class="mh">0xc8</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x6c</span><span class="p">,</span> <span class="mh">0x06</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">phy_reg</span> <span class="n">exynos4_sataphy_lane</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x02</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x10</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x84</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x07</span><span class="p">,</span> <span class="mh">0x04</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0xe0</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x23</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x13</span><span class="p">,</span> <span class="mh">0x05</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mh">0x30</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x00</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x17</span><span class="p">,</span> <span class="mh">0x70</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mh">0xf2</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x19</span><span class="p">,</span> <span class="mh">0x1e</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x1a</span><span class="p">,</span> <span class="mh">0x18</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x1b</span><span class="p">,</span> <span class="mh">0x0d</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mh">0x08</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x50</span><span class="p">,</span> <span class="mh">0x60</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x51</span><span class="p">,</span> <span class="mh">0x0f</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">phy_reg</span> <span class="n">exynos4_sataphy_comlane</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x20</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x40</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x3c</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x7d</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x1d</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x07</span><span class="p">,</span> <span class="mh">0xcf</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x05</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x09</span><span class="p">,</span> <span class="mh">0x63</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0a</span><span class="p">,</span> <span class="mh">0x29</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x0b</span><span class="p">,</span> <span class="mh">0xc4</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="mh">0x01</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x0d</span><span class="p">,</span> <span class="mh">0x03</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0e</span><span class="p">,</span> <span class="mh">0x28</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x0f</span><span class="p">,</span> <span class="mh">0x98</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x19</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x13</span><span class="p">,</span> <span class="mh">0x80</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mh">0xf0</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0xd0</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x39</span><span class="p">,</span> <span class="mh">0xa0</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x3a</span><span class="p">,</span> <span class="mh">0xa0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x3b</span><span class="p">,</span> <span class="mh">0xa0</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x3c</span><span class="p">,</span> <span class="mh">0xa0</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x3d</span><span class="p">,</span> <span class="mh">0xa0</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x3e</span><span class="p">,</span> <span class="mh">0xa0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x3f</span><span class="p">,</span> <span class="mh">0xa0</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x42</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x42</span><span class="p">,</span> <span class="mh">0x80</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x43</span><span class="p">,</span> <span class="mh">0x58</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x45</span><span class="p">,</span> <span class="mh">0x44</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x46</span><span class="p">,</span> <span class="mh">0x5c</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x47</span><span class="p">,</span> <span class="mh">0x86</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x48</span><span class="p">,</span> <span class="mh">0x8d</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x49</span><span class="p">,</span> <span class="mh">0xd0</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x4a</span><span class="p">,</span> <span class="mh">0x09</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x4b</span><span class="p">,</span> <span class="mh">0x90</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x4c</span><span class="p">,</span> <span class="mh">0x07</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x4d</span><span class="p">,</span> <span class="mh">0x40</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x51</span><span class="p">,</span> <span class="mh">0x20</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x52</span><span class="p">,</span> <span class="mh">0x32</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x7f</span><span class="p">,</span> <span class="mh">0xd8</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mh">0x1a</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x81</span><span class="p">,</span> <span class="mh">0xff</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x82</span><span class="p">,</span> <span class="mh">0x11</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x83</span><span class="p">,</span> <span class="mh">0x00</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x87</span><span class="p">,</span> <span class="mh">0xf0</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x87</span><span class="p">,</span> <span class="mh">0xff</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x87</span><span class="p">,</span> <span class="mh">0xff</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x87</span><span class="p">,</span> <span class="mh">0xff</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x87</span><span class="p">,</span> <span class="mh">0xff</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x8c</span><span class="p">,</span> <span class="mh">0x1c</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x8d</span><span class="p">,</span> <span class="mh">0xc2</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x8e</span><span class="p">,</span> <span class="mh">0xc3</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x8f</span><span class="p">,</span> <span class="mh">0x3f</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x90</span><span class="p">,</span> <span class="mh">0x0a</span> <span class="p">},</span> <span class="p">{</span> <span class="mh">0x96</span><span class="p">,</span> <span class="mh">0xf8</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wait_for_phy_ready</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="cm">/* wait for maximum of 3 sec */</span>
	<span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">3000</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">bit</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">time_after</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ahci_phy_init</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ctrl0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_sataphy_cmu</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">exynos4_sataphy_cmu</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">,</span>
		<span class="n">phy_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">exynos4_sataphy_cmu</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_sataphy_lane</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">exynos4_sataphy_lane</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">,</span>
		<span class="n">phy_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">LANE0</span> <span class="o">+</span> <span class="n">exynos4_sataphy_lane</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_sataphy_comlane</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">exynos4_sataphy_comlane</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">,</span>
		<span class="n">phy_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">COM_LANE</span> <span class="o">+</span> <span class="n">exynos4_sataphy_comlane</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">__raw_writeb</span><span class="p">(</span><span class="mh">0x07</span><span class="p">,</span> <span class="n">phy_base</span><span class="p">);</span>

	<span class="n">ctrl0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">phy_ctrl</span> <span class="o">+</span> <span class="n">SATA_CTRL0</span><span class="p">);</span>
	<span class="n">ctrl0</span> <span class="o">|=</span> <span class="n">SATA_CTRL0_PHY_CMU_RST_N</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ctrl0</span><span class="p">,</span> <span class="n">phy_ctrl</span> <span class="o">+</span> <span class="n">SATA_CTRL0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wait_for_phy_ready</span><span class="p">(</span><span class="n">phy_ctrl</span> <span class="o">+</span> <span class="n">SATA_PHY_STATUS</span><span class="p">,</span>
				<span class="n">SATA_PHY_STATUS_CMU_OK</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;PHY CMU not ready</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">__raw_writeb</span><span class="p">(</span><span class="mh">0x03</span><span class="p">,</span> <span class="n">phy_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">COM_LANE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>

	<span class="n">ctrl0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">phy_ctrl</span> <span class="o">+</span> <span class="n">SATA_CTRL0</span><span class="p">);</span>
	<span class="n">ctrl0</span> <span class="o">|=</span> <span class="n">SATA_CTRL0_M_PHY_LN_RST_N</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ctrl0</span><span class="p">,</span> <span class="n">phy_ctrl</span> <span class="o">+</span> <span class="n">SATA_CTRL0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wait_for_phy_ready</span><span class="p">(</span><span class="n">phy_ctrl</span> <span class="o">+</span> <span class="n">SATA_PHY_STATUS</span><span class="p">,</span>
				<span class="n">SATA_PHY_STATUS_LANE_OK</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;PHY LANE not ready</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ctrl0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">phy_ctrl</span> <span class="o">+</span> <span class="n">SATA_CTRL0</span><span class="p">);</span>
	<span class="n">ctrl0</span> <span class="o">|=</span> <span class="n">SATA_CTRL0_M_PHY_CAL</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ctrl0</span><span class="p">,</span> <span class="n">phy_ctrl</span> <span class="o">+</span> <span class="n">SATA_CTRL0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_ahci_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_sata</span><span class="p">,</span> <span class="o">*</span><span class="n">clk_sataphy</span><span class="p">,</span> <span class="o">*</span><span class="n">clk_sclk_sata</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">phy_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">EXYNOS4_PA_SATAPHY</span><span class="p">,</span> <span class="n">SZ_64K</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">phy_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to allocate memory for SATA PHY</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">phy_ctrl</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">EXYNOS4_PA_SATAPHY_CTRL</span><span class="p">,</span> <span class="n">SZ_16</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">phy_ctrl</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to allocate memory for SATA PHY CTRL</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">clk_sata</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;sata&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk_sata</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get sata clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk_sata</span><span class="p">);</span>
		<span class="n">clk_sata</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err2</span><span class="p">;</span>

	<span class="p">}</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk_sata</span><span class="p">);</span>

	<span class="n">clk_sataphy</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;sataphy&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk_sataphy</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get sataphy clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk_sataphy</span><span class="p">);</span>
		<span class="n">clk_sataphy</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err3</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk_sataphy</span><span class="p">);</span>

	<span class="n">clk_sclk_sata</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;sclk_sata&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk_sclk_sata</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get sclk_sata</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk_sclk_sata</span><span class="p">);</span>
		<span class="n">clk_sclk_sata</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err4</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk_sclk_sata</span><span class="p">);</span>
	<span class="n">clk_set_rate</span><span class="p">(</span><span class="n">clk_sclk_sata</span><span class="p">,</span> <span class="n">SCLK_SATA_FREQ</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">S5P_PMU_SATA_PHY_CONTROL_EN</span><span class="p">,</span> <span class="n">S5P_PMU_SATA_PHY_CONTROL</span><span class="p">);</span>

	<span class="cm">/* Enable PHY link control */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">SATA_CTRL1_RST_PMALIVE_N</span> <span class="o">|</span> <span class="n">SATA_CTRL1_RST_RXOOB_N</span> <span class="o">|</span>
			<span class="n">SATA_CTRL1_RST_RX_N</span> <span class="o">|</span> <span class="n">SATA_CTRL1_RST_TX_N</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">phy_ctrl</span> <span class="o">+</span> <span class="n">SATA_CTRL1</span><span class="p">);</span>

	<span class="cm">/* Set communication speed as 3Gbps and enable PHY power */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">SATA_CTRL0_RX_DATA_VALID</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="n">SATA_CTRL0_SPEED_MODE</span> <span class="o">|</span>
			<span class="n">SATA_CTRL0_PHY_POR_N</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">phy_ctrl</span> <span class="o">+</span> <span class="n">SATA_CTRL0</span><span class="p">);</span>

	<span class="cm">/* Port0 is available */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x1</span><span class="p">,</span> <span class="n">mmio</span> <span class="o">+</span> <span class="n">HOST_PORTS_IMPL</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ahci_phy_init</span><span class="p">(</span><span class="n">mmio</span><span class="p">);</span>

<span class="nl">err4:</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">clk_sataphy</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">clk_sataphy</span><span class="p">);</span>
<span class="nl">err3:</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">clk_sata</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">clk_sata</span><span class="p">);</span>
<span class="nl">err2:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">phy_ctrl</span><span class="p">);</span>
<span class="nl">err1:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">phy_base</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ahci_platform_data</span> <span class="n">exynos4_ahci_pdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">exynos4_ahci_init</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">exynos4_ahci_resource</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">EXYNOS4_PA_SATA</span><span class="p">,</span> <span class="n">SZ_64K</span><span class="p">),</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">DEFINE_RES_IRQ</span><span class="p">(</span><span class="n">EXYNOS4_IRQ_SATA</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u64</span> <span class="n">exynos4_ahci_dmamask</span> <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">platform_device</span> <span class="n">exynos4_device_ahci</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ahci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">exynos4_ahci_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_ahci_resource</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_ahci_pdata</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_mask</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_ahci_dmamask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>	<span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
