library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity En4_2 is
	port(in0 : in std_logic_vector(3 downto 0);
		out0 : out std_logic_vector(1 downto 0));
end En4_2;

architecture Behavorial of En4_2 is
begin
	