<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Appiko: /home/prathik/workspace/appiko/nrf5x-firmware/application/rf_data_tx_rx/S2LP_Library/Inc/S2LP_Regs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Appiko
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d75c23162a2652451dce46d2e7e8aead.html">application</a></li><li class="navelem"><a class="el" href="dir_eeae24ee2ae2430c5086d4802bed50ad.html">rf_data_tx_rx</a></li><li class="navelem"><a class="el" href="dir_457479e51678fc3cc84b7aa4a83c7b21.html">S2LP_Library</a></li><li class="navelem"><a class="el" href="dir_15d760b2ccfe9b21dafdc3de727edde9.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">S2LP_Regs.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains all the registers address and masks.  
<a href="#details">More...</a></p>

<p><a href="S2LP__Regs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa786bc14e08a7eab0966f9ccb0be28c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#aa786bc14e08a7eab0966f9ccb0be28c4">GPIO0_CONF_ADDR</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:aa786bc14e08a7eab0966f9ccb0be28c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO0_CONF register.  <a href="#aa786bc14e08a7eab0966f9ccb0be28c4">More...</a><br /></td></tr>
<tr class="separator:aa786bc14e08a7eab0966f9ccb0be28c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070e4195913036f0c944acc1d15525e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a070e4195913036f0c944acc1d15525e4">GPIO1_CONF_ADDR</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="memdesc:a070e4195913036f0c944acc1d15525e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO1_CONF register.  <a href="#a070e4195913036f0c944acc1d15525e4">More...</a><br /></td></tr>
<tr class="separator:a070e4195913036f0c944acc1d15525e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f31514cf0f58a75d51acebe429409da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a5f31514cf0f58a75d51acebe429409da">GPIO2_CONF_ADDR</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="memdesc:a5f31514cf0f58a75d51acebe429409da"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO2_CONF register.  <a href="#a5f31514cf0f58a75d51acebe429409da">More...</a><br /></td></tr>
<tr class="separator:a5f31514cf0f58a75d51acebe429409da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bb72acc48d2a9885c22ef5e01f017c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a12bb72acc48d2a9885c22ef5e01f017c">GPIO3_CONF_ADDR</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr class="memdesc:a12bb72acc48d2a9885c22ef5e01f017c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO3_CONF register.  <a href="#a12bb72acc48d2a9885c22ef5e01f017c">More...</a><br /></td></tr>
<tr class="separator:a12bb72acc48d2a9885c22ef5e01f017c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a586d5775e9196451187cd4a4747da81c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a586d5775e9196451187cd4a4747da81c">MCU_CK_CONF_ADDR</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="memdesc:a586d5775e9196451187cd4a4747da81c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCU_CK_CONF register.  <a href="#a586d5775e9196451187cd4a4747da81c">More...</a><br /></td></tr>
<tr class="separator:a586d5775e9196451187cd4a4747da81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34cc583b3af97e56608ba181d6bbe35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a34cc583b3af97e56608ba181d6bbe35d">SYNT3_ADDR</a>&#160;&#160;&#160;((uint8_t)0x05)</td></tr>
<tr class="memdesc:a34cc583b3af97e56608ba181d6bbe35d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYNT3 register.  <a href="#a34cc583b3af97e56608ba181d6bbe35d">More...</a><br /></td></tr>
<tr class="separator:a34cc583b3af97e56608ba181d6bbe35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b833179308423083825f6d786b4453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a34b833179308423083825f6d786b4453">SYNT2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x06)</td></tr>
<tr class="memdesc:a34b833179308423083825f6d786b4453"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYNT2 register.  <a href="#a34b833179308423083825f6d786b4453">More...</a><br /></td></tr>
<tr class="separator:a34b833179308423083825f6d786b4453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3bf380f3c7bafbca3280985dac70365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ae3bf380f3c7bafbca3280985dac70365">SYNT1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x07)</td></tr>
<tr class="memdesc:ae3bf380f3c7bafbca3280985dac70365"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYNT1 register.  <a href="#ae3bf380f3c7bafbca3280985dac70365">More...</a><br /></td></tr>
<tr class="separator:ae3bf380f3c7bafbca3280985dac70365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4fbc2c77b2ce57c54a555b1a92d05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a3f4fbc2c77b2ce57c54a555b1a92d05f">SYNT0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="memdesc:a3f4fbc2c77b2ce57c54a555b1a92d05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYNT0 register.  <a href="#a3f4fbc2c77b2ce57c54a555b1a92d05f">More...</a><br /></td></tr>
<tr class="separator:a3f4fbc2c77b2ce57c54a555b1a92d05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0944f6efb7c53adea81b718efe37a7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a0944f6efb7c53adea81b718efe37a7f9">IF_OFFSET_ANA_ADDR</a>&#160;&#160;&#160;((uint8_t)0x09)</td></tr>
<tr class="memdesc:a0944f6efb7c53adea81b718efe37a7f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">IF_OFFSET_ANA register.  <a href="#a0944f6efb7c53adea81b718efe37a7f9">More...</a><br /></td></tr>
<tr class="separator:a0944f6efb7c53adea81b718efe37a7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d96090d14b6d80445b9c10532c02e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a0d96090d14b6d80445b9c10532c02e14">IF_OFFSET_DIG_ADDR</a>&#160;&#160;&#160;((uint8_t)0x0A)</td></tr>
<tr class="memdesc:a0d96090d14b6d80445b9c10532c02e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">IF_OFFSET_DIG register.  <a href="#a0d96090d14b6d80445b9c10532c02e14">More...</a><br /></td></tr>
<tr class="separator:a0d96090d14b6d80445b9c10532c02e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7fc104d7debf4f0751c333ff8c56d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#aab7fc104d7debf4f0751c333ff8c56d8">CH_SPACE_ADDR</a>&#160;&#160;&#160;((uint8_t)0x0C)</td></tr>
<tr class="memdesc:aab7fc104d7debf4f0751c333ff8c56d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CH_SPACE register.  <a href="#aab7fc104d7debf4f0751c333ff8c56d8">More...</a><br /></td></tr>
<tr class="separator:aab7fc104d7debf4f0751c333ff8c56d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614e231db2e488835f22ec1036457ea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a614e231db2e488835f22ec1036457ea6">CHNUM_ADDR</a>&#160;&#160;&#160;((uint8_t)0x0D)</td></tr>
<tr class="memdesc:a614e231db2e488835f22ec1036457ea6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CHNUM register.  <a href="#a614e231db2e488835f22ec1036457ea6">More...</a><br /></td></tr>
<tr class="separator:a614e231db2e488835f22ec1036457ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad128e609399c0b7ce75123976eebe1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ad128e609399c0b7ce75123976eebe1dc">MOD4_ADDR</a>&#160;&#160;&#160;((uint8_t)0x0E)</td></tr>
<tr class="memdesc:ad128e609399c0b7ce75123976eebe1dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOD4 register.  <a href="#ad128e609399c0b7ce75123976eebe1dc">More...</a><br /></td></tr>
<tr class="separator:ad128e609399c0b7ce75123976eebe1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117ecbcd5261e4fee097a6e4e6aa6252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a117ecbcd5261e4fee097a6e4e6aa6252">MOD3_ADDR</a>&#160;&#160;&#160;((uint8_t)0x0F)</td></tr>
<tr class="memdesc:a117ecbcd5261e4fee097a6e4e6aa6252"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOD3 register.  <a href="#a117ecbcd5261e4fee097a6e4e6aa6252">More...</a><br /></td></tr>
<tr class="separator:a117ecbcd5261e4fee097a6e4e6aa6252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79f92dbeff2bcb6cdb07f83d2a0e34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#af79f92dbeff2bcb6cdb07f83d2a0e34e">MOD2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="memdesc:af79f92dbeff2bcb6cdb07f83d2a0e34e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOD2 register.  <a href="#af79f92dbeff2bcb6cdb07f83d2a0e34e">More...</a><br /></td></tr>
<tr class="separator:af79f92dbeff2bcb6cdb07f83d2a0e34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e8d27b247880a5a8ada2f4921e1269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a27e8d27b247880a5a8ada2f4921e1269">MOD1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x11)</td></tr>
<tr class="memdesc:a27e8d27b247880a5a8ada2f4921e1269"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOD1 register.  <a href="#a27e8d27b247880a5a8ada2f4921e1269">More...</a><br /></td></tr>
<tr class="separator:a27e8d27b247880a5a8ada2f4921e1269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae575dfda5232d88a48cc621440e7dde0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ae575dfda5232d88a48cc621440e7dde0">MOD0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x12)</td></tr>
<tr class="memdesc:ae575dfda5232d88a48cc621440e7dde0"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOD0 register.  <a href="#ae575dfda5232d88a48cc621440e7dde0">More...</a><br /></td></tr>
<tr class="separator:ae575dfda5232d88a48cc621440e7dde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7379564c1968301bba36c07b115d042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#af7379564c1968301bba36c07b115d042">CHFLT_ADDR</a>&#160;&#160;&#160;((uint8_t)0x13)</td></tr>
<tr class="memdesc:af7379564c1968301bba36c07b115d042"><td class="mdescLeft">&#160;</td><td class="mdescRight">CHFLT register.  <a href="#af7379564c1968301bba36c07b115d042">More...</a><br /></td></tr>
<tr class="separator:af7379564c1968301bba36c07b115d042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af614ac79233b24c5b7fa038df75ecb70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#af614ac79233b24c5b7fa038df75ecb70">AFC2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x14)</td></tr>
<tr class="memdesc:af614ac79233b24c5b7fa038df75ecb70"><td class="mdescLeft">&#160;</td><td class="mdescRight">AFC2 register.  <a href="#af614ac79233b24c5b7fa038df75ecb70">More...</a><br /></td></tr>
<tr class="separator:af614ac79233b24c5b7fa038df75ecb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb1814ea28929d2602f040d8f82305d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a4eb1814ea28929d2602f040d8f82305d">AFC1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x15)</td></tr>
<tr class="memdesc:a4eb1814ea28929d2602f040d8f82305d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AFC1 register.  <a href="#a4eb1814ea28929d2602f040d8f82305d">More...</a><br /></td></tr>
<tr class="separator:a4eb1814ea28929d2602f040d8f82305d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad8c2352ba08d875e4aa88e1c0d34a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#acad8c2352ba08d875e4aa88e1c0d34a0">AFC0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x16)</td></tr>
<tr class="memdesc:acad8c2352ba08d875e4aa88e1c0d34a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AFC0 register.  <a href="#acad8c2352ba08d875e4aa88e1c0d34a0">More...</a><br /></td></tr>
<tr class="separator:acad8c2352ba08d875e4aa88e1c0d34a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091995be2324d7dab365e4cebdd34fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a091995be2324d7dab365e4cebdd34fb4">RSSI_FLT_ADDR</a>&#160;&#160;&#160;((uint8_t)0x17)</td></tr>
<tr class="memdesc:a091995be2324d7dab365e4cebdd34fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSSI_FLT register.  <a href="#a091995be2324d7dab365e4cebdd34fb4">More...</a><br /></td></tr>
<tr class="separator:a091995be2324d7dab365e4cebdd34fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fba052a617be99edec66f798bb4c63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a4fba052a617be99edec66f798bb4c63c">RSSI_TH_ADDR</a>&#160;&#160;&#160;((uint8_t)0x18)</td></tr>
<tr class="memdesc:a4fba052a617be99edec66f798bb4c63c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSSI_TH register.  <a href="#a4fba052a617be99edec66f798bb4c63c">More...</a><br /></td></tr>
<tr class="separator:a4fba052a617be99edec66f798bb4c63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae77ec9d377a4c840efd71d4557fb7020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ae77ec9d377a4c840efd71d4557fb7020">ANT_SELECT_CONF_ADDR</a>&#160;&#160;&#160;((uint8_t)0x1F)</td></tr>
<tr class="memdesc:ae77ec9d377a4c840efd71d4557fb7020"><td class="mdescLeft">&#160;</td><td class="mdescRight">ANT_SELECT_CONF register.  <a href="#ae77ec9d377a4c840efd71d4557fb7020">More...</a><br /></td></tr>
<tr class="separator:ae77ec9d377a4c840efd71d4557fb7020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf84a40262a4bf8f1fa997a5752cefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a8bf84a40262a4bf8f1fa997a5752cefc">CLOCKREC1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="memdesc:a8bf84a40262a4bf8f1fa997a5752cefc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLOCKREC1 register.  <a href="#a8bf84a40262a4bf8f1fa997a5752cefc">More...</a><br /></td></tr>
<tr class="separator:a8bf84a40262a4bf8f1fa997a5752cefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4acc04016b0488a624ab1708944fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a5b4acc04016b0488a624ab1708944fb1">CLOCKREC0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x21)</td></tr>
<tr class="memdesc:a5b4acc04016b0488a624ab1708944fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLOCKREC0 register.  <a href="#a5b4acc04016b0488a624ab1708944fb1">More...</a><br /></td></tr>
<tr class="separator:a5b4acc04016b0488a624ab1708944fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2f7127f4de96c63d3f0b8f1f37cc4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a7e2f7127f4de96c63d3f0b8f1f37cc4a">PCKTCTRL6_ADDR</a>&#160;&#160;&#160;((uint8_t)0x2B)</td></tr>
<tr class="memdesc:a7e2f7127f4de96c63d3f0b8f1f37cc4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKTCTRL6 register.  <a href="#a7e2f7127f4de96c63d3f0b8f1f37cc4a">More...</a><br /></td></tr>
<tr class="separator:a7e2f7127f4de96c63d3f0b8f1f37cc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abff06da9ff5151b5aed93dfc249fa9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#abff06da9ff5151b5aed93dfc249fa9c7">PCKTCTRL5_ADDR</a>&#160;&#160;&#160;((uint8_t)0x2C)</td></tr>
<tr class="memdesc:abff06da9ff5151b5aed93dfc249fa9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKTCTRL5 register.  <a href="#abff06da9ff5151b5aed93dfc249fa9c7">More...</a><br /></td></tr>
<tr class="separator:abff06da9ff5151b5aed93dfc249fa9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd70e6cc0d13ef3fef97b7a58b3af9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a3fd70e6cc0d13ef3fef97b7a58b3af9a">PCKTCTRL4_ADDR</a>&#160;&#160;&#160;((uint8_t)0x2D)</td></tr>
<tr class="memdesc:a3fd70e6cc0d13ef3fef97b7a58b3af9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKTCTRL4 register.  <a href="#a3fd70e6cc0d13ef3fef97b7a58b3af9a">More...</a><br /></td></tr>
<tr class="separator:a3fd70e6cc0d13ef3fef97b7a58b3af9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d2aa6f9eb2e0c59d60ecddd4c6fc56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ac2d2aa6f9eb2e0c59d60ecddd4c6fc56">PCKTCTRL3_ADDR</a>&#160;&#160;&#160;((uint8_t)0x2E)</td></tr>
<tr class="memdesc:ac2d2aa6f9eb2e0c59d60ecddd4c6fc56"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKTCTRL3 register.  <a href="#ac2d2aa6f9eb2e0c59d60ecddd4c6fc56">More...</a><br /></td></tr>
<tr class="separator:ac2d2aa6f9eb2e0c59d60ecddd4c6fc56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9651469641dbbabc53190d2dbb69d526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a9651469641dbbabc53190d2dbb69d526">PCKTCTRL2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x2F)</td></tr>
<tr class="memdesc:a9651469641dbbabc53190d2dbb69d526"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKTCTRL2 register.  <a href="#a9651469641dbbabc53190d2dbb69d526">More...</a><br /></td></tr>
<tr class="separator:a9651469641dbbabc53190d2dbb69d526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6eba8796306b2ae2fdbf9ded43193b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#adf6eba8796306b2ae2fdbf9ded43193b">PCKTCTRL1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x30)</td></tr>
<tr class="memdesc:adf6eba8796306b2ae2fdbf9ded43193b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKTCTRL1 register.  <a href="#adf6eba8796306b2ae2fdbf9ded43193b">More...</a><br /></td></tr>
<tr class="separator:adf6eba8796306b2ae2fdbf9ded43193b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6b4ee52f42bc877cfcc2df8826bfc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#aad6b4ee52f42bc877cfcc2df8826bfc9">PCKTLEN1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x31)</td></tr>
<tr class="memdesc:aad6b4ee52f42bc877cfcc2df8826bfc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKTLEN1 register.  <a href="#aad6b4ee52f42bc877cfcc2df8826bfc9">More...</a><br /></td></tr>
<tr class="separator:aad6b4ee52f42bc877cfcc2df8826bfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac753fab63e20db4e5f39cb4eaf44436d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ac753fab63e20db4e5f39cb4eaf44436d">PCKTLEN0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x32)</td></tr>
<tr class="memdesc:ac753fab63e20db4e5f39cb4eaf44436d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKTLEN0 register.  <a href="#ac753fab63e20db4e5f39cb4eaf44436d">More...</a><br /></td></tr>
<tr class="separator:ac753fab63e20db4e5f39cb4eaf44436d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6ff84f41fb073f55ce95b6d6573f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#abf6ff84f41fb073f55ce95b6d6573f78">SYNC3_ADDR</a>&#160;&#160;&#160;((uint8_t)0x33)</td></tr>
<tr class="memdesc:abf6ff84f41fb073f55ce95b6d6573f78"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYNC3 register.  <a href="#abf6ff84f41fb073f55ce95b6d6573f78">More...</a><br /></td></tr>
<tr class="separator:abf6ff84f41fb073f55ce95b6d6573f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66dbda7f26448871d70040a7274142cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a66dbda7f26448871d70040a7274142cd">SYNC2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x34)</td></tr>
<tr class="memdesc:a66dbda7f26448871d70040a7274142cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYNC2 register.  <a href="#a66dbda7f26448871d70040a7274142cd">More...</a><br /></td></tr>
<tr class="separator:a66dbda7f26448871d70040a7274142cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3eebdbd249e740b6d22b8ad537a65c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a6e3eebdbd249e740b6d22b8ad537a65c">SYNC1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x35)</td></tr>
<tr class="memdesc:a6e3eebdbd249e740b6d22b8ad537a65c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYNC1 register.  <a href="#a6e3eebdbd249e740b6d22b8ad537a65c">More...</a><br /></td></tr>
<tr class="separator:a6e3eebdbd249e740b6d22b8ad537a65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b705d6a2d0313b129adbcb0d1cd136c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a6b705d6a2d0313b129adbcb0d1cd136c">SYNC0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x36)</td></tr>
<tr class="memdesc:a6b705d6a2d0313b129adbcb0d1cd136c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYNC0 register.  <a href="#a6b705d6a2d0313b129adbcb0d1cd136c">More...</a><br /></td></tr>
<tr class="separator:a6b705d6a2d0313b129adbcb0d1cd136c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5447b3f74b4c49d9ad2a7e2e673fd019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a5447b3f74b4c49d9ad2a7e2e673fd019">QI_ADDR</a>&#160;&#160;&#160;((uint8_t)0x37)</td></tr>
<tr class="memdesc:a5447b3f74b4c49d9ad2a7e2e673fd019"><td class="mdescLeft">&#160;</td><td class="mdescRight">QI register.  <a href="#a5447b3f74b4c49d9ad2a7e2e673fd019">More...</a><br /></td></tr>
<tr class="separator:a5447b3f74b4c49d9ad2a7e2e673fd019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d7d69bc7d87c34f40c1123c8ea6c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a38d7d69bc7d87c34f40c1123c8ea6c51">PCKT_PSTMBL_ADDR</a>&#160;&#160;&#160;((uint8_t)0x38)</td></tr>
<tr class="memdesc:a38d7d69bc7d87c34f40c1123c8ea6c51"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKT_PSTMBL register.  <a href="#a38d7d69bc7d87c34f40c1123c8ea6c51">More...</a><br /></td></tr>
<tr class="separator:a38d7d69bc7d87c34f40c1123c8ea6c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815d99c5243a4dceffab61b324455f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a815d99c5243a4dceffab61b324455f6b">PROTOCOL2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x39)</td></tr>
<tr class="memdesc:a815d99c5243a4dceffab61b324455f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PROTOCOL2 register.  <a href="#a815d99c5243a4dceffab61b324455f6b">More...</a><br /></td></tr>
<tr class="separator:a815d99c5243a4dceffab61b324455f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52940c0ecba2884ead739af87de5330a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a52940c0ecba2884ead739af87de5330a">PROTOCOL1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x3A)</td></tr>
<tr class="memdesc:a52940c0ecba2884ead739af87de5330a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PROTOCOL1 register.  <a href="#a52940c0ecba2884ead739af87de5330a">More...</a><br /></td></tr>
<tr class="separator:a52940c0ecba2884ead739af87de5330a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80cc63871ea002b949f15f1214e87751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a80cc63871ea002b949f15f1214e87751">PROTOCOL0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x3B)</td></tr>
<tr class="memdesc:a80cc63871ea002b949f15f1214e87751"><td class="mdescLeft">&#160;</td><td class="mdescRight">PROTOCOL0 register.  <a href="#a80cc63871ea002b949f15f1214e87751">More...</a><br /></td></tr>
<tr class="separator:a80cc63871ea002b949f15f1214e87751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa6080d6ca11e8fd57e42116b27a28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a0fa6080d6ca11e8fd57e42116b27a28c">FIFO_CONFIG3_ADDR</a>&#160;&#160;&#160;((uint8_t)0x3C)</td></tr>
<tr class="memdesc:a0fa6080d6ca11e8fd57e42116b27a28c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO_CONFIG3 register.  <a href="#a0fa6080d6ca11e8fd57e42116b27a28c">More...</a><br /></td></tr>
<tr class="separator:a0fa6080d6ca11e8fd57e42116b27a28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259019c369b41b8b42e124ec598863b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a259019c369b41b8b42e124ec598863b7">FIFO_CONFIG2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x3D)</td></tr>
<tr class="memdesc:a259019c369b41b8b42e124ec598863b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO_CONFIG2 register.  <a href="#a259019c369b41b8b42e124ec598863b7">More...</a><br /></td></tr>
<tr class="separator:a259019c369b41b8b42e124ec598863b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0348e31e3f43cf77397dd0c9600d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#adc0348e31e3f43cf77397dd0c9600d19">FIFO_CONFIG1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x3E)</td></tr>
<tr class="memdesc:adc0348e31e3f43cf77397dd0c9600d19"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO_CONFIG1 register.  <a href="#adc0348e31e3f43cf77397dd0c9600d19">More...</a><br /></td></tr>
<tr class="separator:adc0348e31e3f43cf77397dd0c9600d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc0e94812de07a169a7cef85c5977e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#acc0e94812de07a169a7cef85c5977e1e">FIFO_CONFIG0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x3F)</td></tr>
<tr class="memdesc:acc0e94812de07a169a7cef85c5977e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO_CONFIG0 register.  <a href="#acc0e94812de07a169a7cef85c5977e1e">More...</a><br /></td></tr>
<tr class="separator:acc0e94812de07a169a7cef85c5977e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49cf4626ed318fa60ef3e8dbda4aefb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ae49cf4626ed318fa60ef3e8dbda4aefb">PCKT_FLT_OPTIONS_ADDR</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="memdesc:ae49cf4626ed318fa60ef3e8dbda4aefb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKT_FLT_OPTIONS register.  <a href="#ae49cf4626ed318fa60ef3e8dbda4aefb">More...</a><br /></td></tr>
<tr class="separator:ae49cf4626ed318fa60ef3e8dbda4aefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1943a56ae197b5fe3e2a9e7c0bbdd2e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a1943a56ae197b5fe3e2a9e7c0bbdd2e9">PCKT_FLT_GOALS4_ADDR</a>&#160;&#160;&#160;((uint8_t)0x41)</td></tr>
<tr class="memdesc:a1943a56ae197b5fe3e2a9e7c0bbdd2e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKT_FLT_GOALS4 register.  <a href="#a1943a56ae197b5fe3e2a9e7c0bbdd2e9">More...</a><br /></td></tr>
<tr class="separator:a1943a56ae197b5fe3e2a9e7c0bbdd2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1303c5dc208bdf77da84d123b0d9559e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a1303c5dc208bdf77da84d123b0d9559e">PCKT_FLT_GOALS3_ADDR</a>&#160;&#160;&#160;((uint8_t)0x42)</td></tr>
<tr class="memdesc:a1303c5dc208bdf77da84d123b0d9559e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKT_FLT_GOALS3 register.  <a href="#a1303c5dc208bdf77da84d123b0d9559e">More...</a><br /></td></tr>
<tr class="separator:a1303c5dc208bdf77da84d123b0d9559e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a54fe327205e10c2d16deba3364214d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a6a54fe327205e10c2d16deba3364214d">PCKT_FLT_GOALS2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x43)</td></tr>
<tr class="memdesc:a6a54fe327205e10c2d16deba3364214d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKT_FLT_GOALS2 register.  <a href="#a6a54fe327205e10c2d16deba3364214d">More...</a><br /></td></tr>
<tr class="separator:a6a54fe327205e10c2d16deba3364214d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab30e8dd3168c389ebca41eae93931a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ab30e8dd3168c389ebca41eae93931a57">PCKT_FLT_GOALS1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x44)</td></tr>
<tr class="memdesc:ab30e8dd3168c389ebca41eae93931a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKT_FLT_GOALS1 register.  <a href="#ab30e8dd3168c389ebca41eae93931a57">More...</a><br /></td></tr>
<tr class="separator:ab30e8dd3168c389ebca41eae93931a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3a56d00a75182e540b8fb5423a91c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ad3a56d00a75182e540b8fb5423a91c8e">PCKT_FLT_GOALS0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x45)</td></tr>
<tr class="memdesc:ad3a56d00a75182e540b8fb5423a91c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCKT_FLT_GOALS0 register.  <a href="#ad3a56d00a75182e540b8fb5423a91c8e">More...</a><br /></td></tr>
<tr class="separator:ad3a56d00a75182e540b8fb5423a91c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2fd302aeb01c0653d1f73f6ddd080f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a7f2fd302aeb01c0653d1f73f6ddd080f">TIMERS5_ADDR</a>&#160;&#160;&#160;((uint8_t)0x46)</td></tr>
<tr class="memdesc:a7f2fd302aeb01c0653d1f73f6ddd080f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIMERS5 register.  <a href="#a7f2fd302aeb01c0653d1f73f6ddd080f">More...</a><br /></td></tr>
<tr class="separator:a7f2fd302aeb01c0653d1f73f6ddd080f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9807478850332fc24f74cfdd05ea0555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a9807478850332fc24f74cfdd05ea0555">TIMERS4_ADDR</a>&#160;&#160;&#160;((uint8_t)0x47)</td></tr>
<tr class="memdesc:a9807478850332fc24f74cfdd05ea0555"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIMERS4 register.  <a href="#a9807478850332fc24f74cfdd05ea0555">More...</a><br /></td></tr>
<tr class="separator:a9807478850332fc24f74cfdd05ea0555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f4538b8b518295a55e2f54e8807420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a13f4538b8b518295a55e2f54e8807420">TIMERS3_ADDR</a>&#160;&#160;&#160;((uint8_t)0x48)</td></tr>
<tr class="memdesc:a13f4538b8b518295a55e2f54e8807420"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIMERS3 register.  <a href="#a13f4538b8b518295a55e2f54e8807420">More...</a><br /></td></tr>
<tr class="separator:a13f4538b8b518295a55e2f54e8807420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac82d084dff4d8128f362ab39133ccd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ac82d084dff4d8128f362ab39133ccd5a">TIMERS2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x49)</td></tr>
<tr class="memdesc:ac82d084dff4d8128f362ab39133ccd5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIMERS2 register.  <a href="#ac82d084dff4d8128f362ab39133ccd5a">More...</a><br /></td></tr>
<tr class="separator:ac82d084dff4d8128f362ab39133ccd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac4b0135137244d89df8660bdef344b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#aac4b0135137244d89df8660bdef344b5">TIMERS1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x4A)</td></tr>
<tr class="memdesc:aac4b0135137244d89df8660bdef344b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIMERS1 register.  <a href="#aac4b0135137244d89df8660bdef344b5">More...</a><br /></td></tr>
<tr class="separator:aac4b0135137244d89df8660bdef344b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1387397c1002b186eda0c4b836e964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a9a1387397c1002b186eda0c4b836e964">TIMERS0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x4B)</td></tr>
<tr class="memdesc:a9a1387397c1002b186eda0c4b836e964"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIMERS0 register.  <a href="#a9a1387397c1002b186eda0c4b836e964">More...</a><br /></td></tr>
<tr class="separator:a9a1387397c1002b186eda0c4b836e964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc5b1b2861af6b6d3104180546d99329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#adc5b1b2861af6b6d3104180546d99329">CSMA_CONF3_ADDR</a>&#160;&#160;&#160;((uint8_t)0x4C)</td></tr>
<tr class="memdesc:adc5b1b2861af6b6d3104180546d99329"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSMA_CONF3 register.  <a href="#adc5b1b2861af6b6d3104180546d99329">More...</a><br /></td></tr>
<tr class="separator:adc5b1b2861af6b6d3104180546d99329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf34a2d2a289ac446227abb01d25b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#adbf34a2d2a289ac446227abb01d25b06">CSMA_CONF2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x4D)</td></tr>
<tr class="memdesc:adbf34a2d2a289ac446227abb01d25b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSMA_CONF2 register.  <a href="#adbf34a2d2a289ac446227abb01d25b06">More...</a><br /></td></tr>
<tr class="separator:adbf34a2d2a289ac446227abb01d25b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e44e86f5fcfc073bb25f4819031f68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a7e44e86f5fcfc073bb25f4819031f68c">CSMA_CONF1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x4E)</td></tr>
<tr class="memdesc:a7e44e86f5fcfc073bb25f4819031f68c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSMA_CONF1 register.  <a href="#a7e44e86f5fcfc073bb25f4819031f68c">More...</a><br /></td></tr>
<tr class="separator:a7e44e86f5fcfc073bb25f4819031f68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d08d330538ce0eb14de57e677b8de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ae6d08d330538ce0eb14de57e677b8de0">CSMA_CONF0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x4F)</td></tr>
<tr class="memdesc:ae6d08d330538ce0eb14de57e677b8de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSMA_CONF0 register.  <a href="#ae6d08d330538ce0eb14de57e677b8de0">More...</a><br /></td></tr>
<tr class="separator:ae6d08d330538ce0eb14de57e677b8de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d5fc08c2de8a392c2fb71f04cec95de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a9d5fc08c2de8a392c2fb71f04cec95de">IRQ_MASK3_ADDR</a>&#160;&#160;&#160;((uint8_t)0x50)</td></tr>
<tr class="memdesc:a9d5fc08c2de8a392c2fb71f04cec95de"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ_MASK3 register.  <a href="#a9d5fc08c2de8a392c2fb71f04cec95de">More...</a><br /></td></tr>
<tr class="separator:a9d5fc08c2de8a392c2fb71f04cec95de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f0fc17ae04be5fad068c739389c4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ae8f0fc17ae04be5fad068c739389c4a9">IRQ_MASK2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x51)</td></tr>
<tr class="memdesc:ae8f0fc17ae04be5fad068c739389c4a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ_MASK2 register.  <a href="#ae8f0fc17ae04be5fad068c739389c4a9">More...</a><br /></td></tr>
<tr class="separator:ae8f0fc17ae04be5fad068c739389c4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad053f7dcc3f395d38586c3d229c00fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ad053f7dcc3f395d38586c3d229c00fdd">IRQ_MASK1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x52)</td></tr>
<tr class="memdesc:ad053f7dcc3f395d38586c3d229c00fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ_MASK1 register.  <a href="#ad053f7dcc3f395d38586c3d229c00fdd">More...</a><br /></td></tr>
<tr class="separator:ad053f7dcc3f395d38586c3d229c00fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c00bd96bc6bd61b2ba746420fcf905b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a8c00bd96bc6bd61b2ba746420fcf905b">IRQ_MASK0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x53)</td></tr>
<tr class="memdesc:a8c00bd96bc6bd61b2ba746420fcf905b"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ_MASK0 register.  <a href="#a8c00bd96bc6bd61b2ba746420fcf905b">More...</a><br /></td></tr>
<tr class="separator:a8c00bd96bc6bd61b2ba746420fcf905b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a302750ff738be3868b533b57520fbc9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a302750ff738be3868b533b57520fbc9d">FAST_RX_TIMER_ADDR</a>&#160;&#160;&#160;((uint8_t)0x54)</td></tr>
<tr class="memdesc:a302750ff738be3868b533b57520fbc9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FAST_RX_TIMER register.  <a href="#a302750ff738be3868b533b57520fbc9d">More...</a><br /></td></tr>
<tr class="separator:a302750ff738be3868b533b57520fbc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09e93e2f2b410e5f082c16dc628dc113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a09e93e2f2b410e5f082c16dc628dc113">PA_POWER8_ADDR</a>&#160;&#160;&#160;((uint8_t)0x5A)</td></tr>
<tr class="memdesc:a09e93e2f2b410e5f082c16dc628dc113"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA_POWER8 register.  <a href="#a09e93e2f2b410e5f082c16dc628dc113">More...</a><br /></td></tr>
<tr class="separator:a09e93e2f2b410e5f082c16dc628dc113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06c293facc1165ea0d6b262d0f36705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ad06c293facc1165ea0d6b262d0f36705">PA_POWER7_ADDR</a>&#160;&#160;&#160;((uint8_t)0x5B)</td></tr>
<tr class="memdesc:ad06c293facc1165ea0d6b262d0f36705"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA_POWER7 register.  <a href="#ad06c293facc1165ea0d6b262d0f36705">More...</a><br /></td></tr>
<tr class="separator:ad06c293facc1165ea0d6b262d0f36705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9772045a2dfb68e137b1077cbf7ec2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a9772045a2dfb68e137b1077cbf7ec2de">PA_POWER6_ADDR</a>&#160;&#160;&#160;((uint8_t)0x5C)</td></tr>
<tr class="memdesc:a9772045a2dfb68e137b1077cbf7ec2de"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA_POWER6 register.  <a href="#a9772045a2dfb68e137b1077cbf7ec2de">More...</a><br /></td></tr>
<tr class="separator:a9772045a2dfb68e137b1077cbf7ec2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bca3d6c93e28ca04a47f7ac8224afe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a3bca3d6c93e28ca04a47f7ac8224afe5">PA_POWER5_ADDR</a>&#160;&#160;&#160;((uint8_t)0x5D)</td></tr>
<tr class="memdesc:a3bca3d6c93e28ca04a47f7ac8224afe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA_POWER5 register.  <a href="#a3bca3d6c93e28ca04a47f7ac8224afe5">More...</a><br /></td></tr>
<tr class="separator:a3bca3d6c93e28ca04a47f7ac8224afe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe059d8af1ff800c166488040e153c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a3fe059d8af1ff800c166488040e153c3">PA_POWER4_ADDR</a>&#160;&#160;&#160;((uint8_t)0x5E)</td></tr>
<tr class="memdesc:a3fe059d8af1ff800c166488040e153c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA_POWER4 register.  <a href="#a3fe059d8af1ff800c166488040e153c3">More...</a><br /></td></tr>
<tr class="separator:a3fe059d8af1ff800c166488040e153c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744145dcc4f873345a46b431c4c46cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a744145dcc4f873345a46b431c4c46cf8">PA_POWER3_ADDR</a>&#160;&#160;&#160;((uint8_t)0x5F)</td></tr>
<tr class="memdesc:a744145dcc4f873345a46b431c4c46cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA_POWER3 register.  <a href="#a744145dcc4f873345a46b431c4c46cf8">More...</a><br /></td></tr>
<tr class="separator:a744145dcc4f873345a46b431c4c46cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace28e7988da75bd32f71cba145321ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ace28e7988da75bd32f71cba145321ff0">PA_POWER2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x60)</td></tr>
<tr class="memdesc:ace28e7988da75bd32f71cba145321ff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA_POWER2 register.  <a href="#ace28e7988da75bd32f71cba145321ff0">More...</a><br /></td></tr>
<tr class="separator:ace28e7988da75bd32f71cba145321ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556623db9aac54b6c713fb6d9b64e211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a556623db9aac54b6c713fb6d9b64e211">PA_POWER1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x61)</td></tr>
<tr class="memdesc:a556623db9aac54b6c713fb6d9b64e211"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA_POWER1 register.  <a href="#a556623db9aac54b6c713fb6d9b64e211">More...</a><br /></td></tr>
<tr class="separator:a556623db9aac54b6c713fb6d9b64e211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e1c1fa21739fd5b058a0f64d2affb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a75e1c1fa21739fd5b058a0f64d2affb2">PA_POWER0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x62)</td></tr>
<tr class="memdesc:a75e1c1fa21739fd5b058a0f64d2affb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA_POWER0 register.  <a href="#a75e1c1fa21739fd5b058a0f64d2affb2">More...</a><br /></td></tr>
<tr class="separator:a75e1c1fa21739fd5b058a0f64d2affb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab69a0df544099bd75bdff47395751c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a3ab69a0df544099bd75bdff47395751c">PA_CONFIG1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x63)</td></tr>
<tr class="memdesc:a3ab69a0df544099bd75bdff47395751c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA_CONFIG1 register.  <a href="#a3ab69a0df544099bd75bdff47395751c">More...</a><br /></td></tr>
<tr class="separator:a3ab69a0df544099bd75bdff47395751c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7fe5f8536f6d7b4894e84f2057d440a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#aa7fe5f8536f6d7b4894e84f2057d440a">SYNTH_CONFIG2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x65)</td></tr>
<tr class="memdesc:aa7fe5f8536f6d7b4894e84f2057d440a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYNTH_CONFIG2 register.  <a href="#aa7fe5f8536f6d7b4894e84f2057d440a">More...</a><br /></td></tr>
<tr class="separator:aa7fe5f8536f6d7b4894e84f2057d440a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab13a85f08e747f27026e72af3a745e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ab13a85f08e747f27026e72af3a745e64">VCO_CONFIG_ADDR</a>&#160;&#160;&#160;((uint8_t)0x68)</td></tr>
<tr class="memdesc:ab13a85f08e747f27026e72af3a745e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO_CONFIG register.  <a href="#ab13a85f08e747f27026e72af3a745e64">More...</a><br /></td></tr>
<tr class="separator:ab13a85f08e747f27026e72af3a745e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2fca35ab63729aa149f5b1099ee55b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ab2fca35ab63729aa149f5b1099ee55b1">VCO_CALIBR_IN2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x69)</td></tr>
<tr class="memdesc:ab2fca35ab63729aa149f5b1099ee55b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO_CALIBR_IN2 register.  <a href="#ab2fca35ab63729aa149f5b1099ee55b1">More...</a><br /></td></tr>
<tr class="separator:ab2fca35ab63729aa149f5b1099ee55b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15701146df5715a7b6906b1897b528ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a15701146df5715a7b6906b1897b528ad">VCO_CALIBR_IN1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x6A)</td></tr>
<tr class="memdesc:a15701146df5715a7b6906b1897b528ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO_CALIBR_IN1 register.  <a href="#a15701146df5715a7b6906b1897b528ad">More...</a><br /></td></tr>
<tr class="separator:a15701146df5715a7b6906b1897b528ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32bbe000303c6bc0a64aa99e72e2a819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a32bbe000303c6bc0a64aa99e72e2a819">VCO_CALIBR_IN0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x6B)</td></tr>
<tr class="memdesc:a32bbe000303c6bc0a64aa99e72e2a819"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO_CALIBR_IN0 register.  <a href="#a32bbe000303c6bc0a64aa99e72e2a819">More...</a><br /></td></tr>
<tr class="separator:a32bbe000303c6bc0a64aa99e72e2a819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62e7fb9aed1817f494eecc5f15bc67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#af62e7fb9aed1817f494eecc5f15bc67f">XO_RCO_CONF1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x6C)</td></tr>
<tr class="memdesc:af62e7fb9aed1817f494eecc5f15bc67f"><td class="mdescLeft">&#160;</td><td class="mdescRight">XO_RCO_CONF1 register.  <a href="#af62e7fb9aed1817f494eecc5f15bc67f">More...</a><br /></td></tr>
<tr class="separator:af62e7fb9aed1817f494eecc5f15bc67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfd522aae24916f540e4dfd4a0f8d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#addfd522aae24916f540e4dfd4a0f8d69">XO_RCO_CONF0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x6D)</td></tr>
<tr class="memdesc:addfd522aae24916f540e4dfd4a0f8d69"><td class="mdescLeft">&#160;</td><td class="mdescRight">XO_RCO_CONF0 register.  <a href="#addfd522aae24916f540e4dfd4a0f8d69">More...</a><br /></td></tr>
<tr class="separator:addfd522aae24916f540e4dfd4a0f8d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5333e998c8450ec5380f0a4e721f32e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a5333e998c8450ec5380f0a4e721f32e4">RCO_CALIBR_CONF3_ADDR</a>&#160;&#160;&#160;((uint8_t)0x6E)</td></tr>
<tr class="memdesc:a5333e998c8450ec5380f0a4e721f32e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCO_CALIBR_CONF3 register.  <a href="#a5333e998c8450ec5380f0a4e721f32e4">More...</a><br /></td></tr>
<tr class="separator:a5333e998c8450ec5380f0a4e721f32e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50bb450e9bc5fdcf76e14d0aa7e70cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a50bb450e9bc5fdcf76e14d0aa7e70cf0">RCO_CALIBR_CONF2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x6F)</td></tr>
<tr class="memdesc:a50bb450e9bc5fdcf76e14d0aa7e70cf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCO_CALIBR_CONF2 register.  <a href="#a50bb450e9bc5fdcf76e14d0aa7e70cf0">More...</a><br /></td></tr>
<tr class="separator:a50bb450e9bc5fdcf76e14d0aa7e70cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee5cabb213b04f65f3ecdd79ae59481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#abee5cabb213b04f65f3ecdd79ae59481">PM_CONF4_ADDR</a>&#160;&#160;&#160;((uint8_t)0x75)</td></tr>
<tr class="memdesc:abee5cabb213b04f65f3ecdd79ae59481"><td class="mdescLeft">&#160;</td><td class="mdescRight">PM_CONF4 register.  <a href="#abee5cabb213b04f65f3ecdd79ae59481">More...</a><br /></td></tr>
<tr class="separator:abee5cabb213b04f65f3ecdd79ae59481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e8fe6bca2d3f6adef331ff270c58b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ac8e8fe6bca2d3f6adef331ff270c58b1">PM_CONF3_ADDR</a>&#160;&#160;&#160;((uint8_t)0x76)</td></tr>
<tr class="memdesc:ac8e8fe6bca2d3f6adef331ff270c58b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PM_CONF3 register.  <a href="#ac8e8fe6bca2d3f6adef331ff270c58b1">More...</a><br /></td></tr>
<tr class="separator:ac8e8fe6bca2d3f6adef331ff270c58b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92b4092d5b2430dcf214503a2d3797e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a92b4092d5b2430dcf214503a2d3797e0">PM_CONF2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x77)</td></tr>
<tr class="memdesc:a92b4092d5b2430dcf214503a2d3797e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PM_CONF2 register.  <a href="#a92b4092d5b2430dcf214503a2d3797e0">More...</a><br /></td></tr>
<tr class="separator:a92b4092d5b2430dcf214503a2d3797e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f8ef2262112f912fd94ebc64848fdf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a2f8ef2262112f912fd94ebc64848fdf0">PM_CONF1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x78)</td></tr>
<tr class="memdesc:a2f8ef2262112f912fd94ebc64848fdf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PM_CONF1 register.  <a href="#a2f8ef2262112f912fd94ebc64848fdf0">More...</a><br /></td></tr>
<tr class="separator:a2f8ef2262112f912fd94ebc64848fdf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f6386d4ce8e4d17d357a21a9d9daf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a04f6386d4ce8e4d17d357a21a9d9daf0">PM_CONF0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x79)</td></tr>
<tr class="memdesc:a04f6386d4ce8e4d17d357a21a9d9daf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PM_CONF0 register.  <a href="#a04f6386d4ce8e4d17d357a21a9d9daf0">More...</a><br /></td></tr>
<tr class="separator:a04f6386d4ce8e4d17d357a21a9d9daf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12887fcc59ee8018f9caee23c1258b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a12887fcc59ee8018f9caee23c1258b8d">MC_STATE1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x8D)</td></tr>
<tr class="memdesc:a12887fcc59ee8018f9caee23c1258b8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MC_STATE1 register.  <a href="#a12887fcc59ee8018f9caee23c1258b8d">More...</a><br /></td></tr>
<tr class="separator:a12887fcc59ee8018f9caee23c1258b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52de8d0b1afa0633b2ff149c42161647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a52de8d0b1afa0633b2ff149c42161647">MC_STATE0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x8E)</td></tr>
<tr class="memdesc:a52de8d0b1afa0633b2ff149c42161647"><td class="mdescLeft">&#160;</td><td class="mdescRight">MC_STATE0 register.  <a href="#a52de8d0b1afa0633b2ff149c42161647">More...</a><br /></td></tr>
<tr class="separator:a52de8d0b1afa0633b2ff149c42161647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd767ee20c59dda3446fcc4bb415a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a5fd767ee20c59dda3446fcc4bb415a92">TX_FIFO_STATUS_ADDR</a>&#160;&#160;&#160;((uint8_t)0x8F)</td></tr>
<tr class="memdesc:a5fd767ee20c59dda3446fcc4bb415a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX_FIFO_STATUS register.  <a href="#a5fd767ee20c59dda3446fcc4bb415a92">More...</a><br /></td></tr>
<tr class="separator:a5fd767ee20c59dda3446fcc4bb415a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d33d5365e9be627ab3b02c9e1d8288d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a9d33d5365e9be627ab3b02c9e1d8288d">RX_FIFO_STATUS_ADDR</a>&#160;&#160;&#160;((uint8_t)0x90)</td></tr>
<tr class="memdesc:a9d33d5365e9be627ab3b02c9e1d8288d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_FIFO_STATUS register.  <a href="#a9d33d5365e9be627ab3b02c9e1d8288d">More...</a><br /></td></tr>
<tr class="separator:a9d33d5365e9be627ab3b02c9e1d8288d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af871e6887c28158b46167ff090335e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#af871e6887c28158b46167ff090335e11">RCO_CALIBR_OUT4_ADDR</a>&#160;&#160;&#160;((uint8_t)0x94)</td></tr>
<tr class="memdesc:af871e6887c28158b46167ff090335e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCO_CALIBR_OUT4 register.  <a href="#af871e6887c28158b46167ff090335e11">More...</a><br /></td></tr>
<tr class="separator:af871e6887c28158b46167ff090335e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eec48501e42d5df32dbb17a84cebb32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a6eec48501e42d5df32dbb17a84cebb32">RCO_CALIBR_OUT3_ADDR</a>&#160;&#160;&#160;((uint8_t)0x95)</td></tr>
<tr class="memdesc:a6eec48501e42d5df32dbb17a84cebb32"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCO_CALIBR_OUT3 register.  <a href="#a6eec48501e42d5df32dbb17a84cebb32">More...</a><br /></td></tr>
<tr class="separator:a6eec48501e42d5df32dbb17a84cebb32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235d9f74d914cc62fec1e5a3f186eba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a235d9f74d914cc62fec1e5a3f186eba0">VCO_CALIBR_OUT1_ADDR</a>&#160;&#160;&#160;((uint8_t)0x99)</td></tr>
<tr class="memdesc:a235d9f74d914cc62fec1e5a3f186eba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO_CALIBR_OUT1 register.  <a href="#a235d9f74d914cc62fec1e5a3f186eba0">More...</a><br /></td></tr>
<tr class="separator:a235d9f74d914cc62fec1e5a3f186eba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0191bf075fd5ac568a181e31498482b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a0191bf075fd5ac568a181e31498482b6">VCO_CALIBR_OUT0_ADDR</a>&#160;&#160;&#160;((uint8_t)0x9A)</td></tr>
<tr class="memdesc:a0191bf075fd5ac568a181e31498482b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO_CALIBR_OUT0 register.  <a href="#a0191bf075fd5ac568a181e31498482b6">More...</a><br /></td></tr>
<tr class="separator:a0191bf075fd5ac568a181e31498482b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c4ea5f6db3f456ce054f0f77527fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a78c4ea5f6db3f456ce054f0f77527fe6">TX_PCKT_INFO_ADDR</a>&#160;&#160;&#160;((uint8_t)0x9C)</td></tr>
<tr class="memdesc:a78c4ea5f6db3f456ce054f0f77527fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX_PCKT_INFO register.  <a href="#a78c4ea5f6db3f456ce054f0f77527fe6">More...</a><br /></td></tr>
<tr class="separator:a78c4ea5f6db3f456ce054f0f77527fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e34fd8baf0e3afa8390ad85a768d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ac5e34fd8baf0e3afa8390ad85a768d06">RX_PCKT_INFO_ADDR</a>&#160;&#160;&#160;((uint8_t)0x9D)</td></tr>
<tr class="memdesc:ac5e34fd8baf0e3afa8390ad85a768d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_PCKT_INFO register.  <a href="#ac5e34fd8baf0e3afa8390ad85a768d06">More...</a><br /></td></tr>
<tr class="separator:ac5e34fd8baf0e3afa8390ad85a768d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876dc99a1fbb5bea9b8b25f24cae9228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a876dc99a1fbb5bea9b8b25f24cae9228">AFC_CORR_ADDR</a>&#160;&#160;&#160;((uint8_t)0x9E)</td></tr>
<tr class="memdesc:a876dc99a1fbb5bea9b8b25f24cae9228"><td class="mdescLeft">&#160;</td><td class="mdescRight">AFC_CORR register.  <a href="#a876dc99a1fbb5bea9b8b25f24cae9228">More...</a><br /></td></tr>
<tr class="separator:a876dc99a1fbb5bea9b8b25f24cae9228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5a3dac6c3b17cada42fb4a6e09c64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a6a5a3dac6c3b17cada42fb4a6e09c64d">LINK_QUALIF2_ADDR</a>&#160;&#160;&#160;((uint8_t)0x9F)</td></tr>
<tr class="memdesc:a6a5a3dac6c3b17cada42fb4a6e09c64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">LINK_QUALIF2 register.  <a href="#a6a5a3dac6c3b17cada42fb4a6e09c64d">More...</a><br /></td></tr>
<tr class="separator:a6a5a3dac6c3b17cada42fb4a6e09c64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a582400ec5b6e9f2701ba92af0a807860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a582400ec5b6e9f2701ba92af0a807860">LINK_QUALIF1_ADDR</a>&#160;&#160;&#160;((uint8_t)0xA0)</td></tr>
<tr class="memdesc:a582400ec5b6e9f2701ba92af0a807860"><td class="mdescLeft">&#160;</td><td class="mdescRight">LINK_QUALIF1 register.  <a href="#a582400ec5b6e9f2701ba92af0a807860">More...</a><br /></td></tr>
<tr class="separator:a582400ec5b6e9f2701ba92af0a807860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063ea3f4d3a5c9e95e88826e8e150057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a063ea3f4d3a5c9e95e88826e8e150057">RSSI_LEVEL_ADDR</a>&#160;&#160;&#160;((uint8_t)0xA2)</td></tr>
<tr class="memdesc:a063ea3f4d3a5c9e95e88826e8e150057"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSSI_LEVEL register.  <a href="#a063ea3f4d3a5c9e95e88826e8e150057">More...</a><br /></td></tr>
<tr class="separator:a063ea3f4d3a5c9e95e88826e8e150057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d1b30718e0bea0fb3c753137395108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a84d1b30718e0bea0fb3c753137395108">RX_PCKT_LEN1_ADDR</a>&#160;&#160;&#160;((uint8_t)0xA4)</td></tr>
<tr class="memdesc:a84d1b30718e0bea0fb3c753137395108"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_PCKT_LEN1 register.  <a href="#a84d1b30718e0bea0fb3c753137395108">More...</a><br /></td></tr>
<tr class="separator:a84d1b30718e0bea0fb3c753137395108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1693d6c1a4a7588679d4c7edc51bb367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a1693d6c1a4a7588679d4c7edc51bb367">RX_PCKT_LEN0_ADDR</a>&#160;&#160;&#160;((uint8_t)0xA5)</td></tr>
<tr class="memdesc:a1693d6c1a4a7588679d4c7edc51bb367"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_PCKT_LEN0 register.  <a href="#a1693d6c1a4a7588679d4c7edc51bb367">More...</a><br /></td></tr>
<tr class="separator:a1693d6c1a4a7588679d4c7edc51bb367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa7239ff10a057b0eae3e62a23cceec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#aaaa7239ff10a057b0eae3e62a23cceec">CRC_FIELD3_ADDR</a>&#160;&#160;&#160;((uint8_t)0xA6)</td></tr>
<tr class="memdesc:aaaa7239ff10a057b0eae3e62a23cceec"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC_FIELD3 register.  <a href="#aaaa7239ff10a057b0eae3e62a23cceec">More...</a><br /></td></tr>
<tr class="separator:aaaa7239ff10a057b0eae3e62a23cceec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10e373ec7d5485bd505181f43949155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#ac10e373ec7d5485bd505181f43949155">CRC_FIELD2_ADDR</a>&#160;&#160;&#160;((uint8_t)0xA7)</td></tr>
<tr class="memdesc:ac10e373ec7d5485bd505181f43949155"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC_FIELD2 register.  <a href="#ac10e373ec7d5485bd505181f43949155">More...</a><br /></td></tr>
<tr class="separator:ac10e373ec7d5485bd505181f43949155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5253f80d0fa57e17f77d36f4d2cf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#aef5253f80d0fa57e17f77d36f4d2cf86">CRC_FIELD1_ADDR</a>&#160;&#160;&#160;((uint8_t)0xA8)</td></tr>
<tr class="memdesc:aef5253f80d0fa57e17f77d36f4d2cf86"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC_FIELD1 register.  <a href="#aef5253f80d0fa57e17f77d36f4d2cf86">More...</a><br /></td></tr>
<tr class="separator:aef5253f80d0fa57e17f77d36f4d2cf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649dede28f4c085bb2140f5b3ccc2444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a649dede28f4c085bb2140f5b3ccc2444">CRC_FIELD0_ADDR</a>&#160;&#160;&#160;((uint8_t)0xA9)</td></tr>
<tr class="memdesc:a649dede28f4c085bb2140f5b3ccc2444"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC_FIELD0 register.  <a href="#a649dede28f4c085bb2140f5b3ccc2444">More...</a><br /></td></tr>
<tr class="separator:a649dede28f4c085bb2140f5b3ccc2444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898c67d1102b0fb19e6070e36fd47dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a898c67d1102b0fb19e6070e36fd47dfa">RX_ADDRE_FIELD1_ADDR</a>&#160;&#160;&#160;((uint8_t)0xAA)</td></tr>
<tr class="memdesc:a898c67d1102b0fb19e6070e36fd47dfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_ADDRE_FIELD1 register.  <a href="#a898c67d1102b0fb19e6070e36fd47dfa">More...</a><br /></td></tr>
<tr class="separator:a898c67d1102b0fb19e6070e36fd47dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a548c5a080301ff9bfe3228a008f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a60a548c5a080301ff9bfe3228a008f00">RX_ADDRE_FIELD0_ADDR</a>&#160;&#160;&#160;((uint8_t)0xAB)</td></tr>
<tr class="memdesc:a60a548c5a080301ff9bfe3228a008f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX_ADDRE_FIELD0 register.  <a href="#a60a548c5a080301ff9bfe3228a008f00">More...</a><br /></td></tr>
<tr class="separator:a60a548c5a080301ff9bfe3228a008f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15bc285c31f5e1cfdba372b542971695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a15bc285c31f5e1cfdba372b542971695">RSSI_LEVEL_RUN_ADDR</a>&#160;&#160;&#160;((uint8_t)0xEF)</td></tr>
<tr class="memdesc:a15bc285c31f5e1cfdba372b542971695"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSSI_LEVEL_RUN register.  <a href="#a15bc285c31f5e1cfdba372b542971695">More...</a><br /></td></tr>
<tr class="separator:a15bc285c31f5e1cfdba372b542971695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a46eb0d4c4e08415c5cadcea52d904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a63a46eb0d4c4e08415c5cadcea52d904">DEVICE_INFO1_ADDR</a>&#160;&#160;&#160;((uint8_t)0xF0)</td></tr>
<tr class="memdesc:a63a46eb0d4c4e08415c5cadcea52d904"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEVICE_INFO1 register.  <a href="#a63a46eb0d4c4e08415c5cadcea52d904">More...</a><br /></td></tr>
<tr class="separator:a63a46eb0d4c4e08415c5cadcea52d904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6873f4ed812d48d63733ecf407bebea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a6873f4ed812d48d63733ecf407bebea5">DEVICE_INFO0_ADDR</a>&#160;&#160;&#160;((uint8_t)0xF1)</td></tr>
<tr class="memdesc:a6873f4ed812d48d63733ecf407bebea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEVICE_INFO0 register.  <a href="#a6873f4ed812d48d63733ecf407bebea5">More...</a><br /></td></tr>
<tr class="separator:a6873f4ed812d48d63733ecf407bebea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6c3daf16a4360c214d1bf3e3072846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#aec6c3daf16a4360c214d1bf3e3072846">IRQ_STATUS3_ADDR</a>&#160;&#160;&#160;((uint8_t)0xFA)</td></tr>
<tr class="memdesc:aec6c3daf16a4360c214d1bf3e3072846"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ_STATUS3 register.  <a href="#aec6c3daf16a4360c214d1bf3e3072846">More...</a><br /></td></tr>
<tr class="separator:aec6c3daf16a4360c214d1bf3e3072846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b69d66430124372ff03dc49afc5e860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#a0b69d66430124372ff03dc49afc5e860">IRQ_STATUS2_ADDR</a>&#160;&#160;&#160;((uint8_t)0xFB)</td></tr>
<tr class="memdesc:a0b69d66430124372ff03dc49afc5e860"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ_STATUS2 register.  <a href="#a0b69d66430124372ff03dc49afc5e860">More...</a><br /></td></tr>
<tr class="separator:a0b69d66430124372ff03dc49afc5e860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb9de2902bf8b7ccc497ca161c13315a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#adb9de2902bf8b7ccc497ca161c13315a">IRQ_STATUS1_ADDR</a>&#160;&#160;&#160;((uint8_t)0xFC)</td></tr>
<tr class="memdesc:adb9de2902bf8b7ccc497ca161c13315a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ_STATUS1 register.  <a href="#adb9de2902bf8b7ccc497ca161c13315a">More...</a><br /></td></tr>
<tr class="separator:adb9de2902bf8b7ccc497ca161c13315a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa11eca6071a2674de6d574b867e74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="S2LP__Regs_8h.html#acfa11eca6071a2674de6d574b867e74a">IRQ_STATUS0_ADDR</a>&#160;&#160;&#160;((uint8_t)0xFD)</td></tr>
<tr class="memdesc:acfa11eca6071a2674de6d574b867e74a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ_STATUS0 register.  <a href="#acfa11eca6071a2674de6d574b867e74a">More...</a><br /></td></tr>
<tr class="separator:acfa11eca6071a2674de6d574b867e74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><dl class="section author"><dt>Author</dt><dd>LowPower RF BU - AMG </dd></dl>
<dl class="section version"><dt>Version</dt><dd>1.2.1 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>16-April-2018</dd></dl>
<p>THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</p>
<h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>

<p class="definition">Definition in file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="acad8c2352ba08d875e4aa88e1c0d34a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad8c2352ba08d875e4aa88e1c0d34a0">&#9670;&nbsp;</a></span>AFC0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFC0_ADDR&#160;&#160;&#160;((uint8_t)0x16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x25</div><div class="line">7:4 AFC_FAST_GAIN: The AFC loop gain in fast mode (2<span class="stringliteral">&#39;s log).</span></div><div class="line"><span class="stringliteral">3:0 AFC_SLOW_GAIN: The AFC loop gain in slow mode (2&#39;</span>s log).</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00339">339</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a4eb1814ea28929d2602f040d8f82305d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb1814ea28929d2602f040d8f82305d">&#9670;&nbsp;</a></span>AFC1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFC1_ADDR&#160;&#160;&#160;((uint8_t)0x15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x18</div><div class="line">7:0 AFC_FAST_PERIOD: The length of the AFC fast period.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00325">325</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="af614ac79233b24c5b7fa038df75ecb70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af614ac79233b24c5b7fa038df75ecb70">&#9670;&nbsp;</a></span>AFC2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFC2_ADDR&#160;&#160;&#160;((uint8_t)0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0xC8</div><div class="line">7 AFC_FREEZE_ON_SYNC: 1: enable the freeze AFC correction upon sync word detection.</div><div class="line">6 AFC_ENABLED: 1: enable the AFC correction.</div><div class="line">5 AFC_MODE: Select AFC mode:,  0: AFC loop closed on slicer,  1: AFC loop closed on second conversion stage.</div><div class="line">4:0 RESERVED: -</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00310">310</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a876dc99a1fbb5bea9b8b25f24cae9228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a876dc99a1fbb5bea9b8b25f24cae9228">&#9670;&nbsp;</a></span>AFC_CORR_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFC_CORR_ADDR&#160;&#160;&#160;((uint8_t)0x9E)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 AFC_CORR: AFC corrected value.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01615">1615</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ae77ec9d377a4c840efd71d4557fb7020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae77ec9d377a4c840efd71d4557fb7020">&#9670;&nbsp;</a></span>ANT_SELECT_CONF_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANT_SELECT_CONF_ADDR&#160;&#160;&#160;((uint8_t)0x1F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x45</div><div class="line">7 RESERVED: -</div><div class="line">6:5 EQU_CTRL: ISI cancellation equalizer:,  00: equalization disabled,  01: single pass equalization,  10: dual pass equalization.</div><div class="line">4 CS_BLANKING: Do not fill the RX FIFO with data <span class="keywordflow">if</span> the CS is above threhold.</div><div class="line">3 AS_ENABLE: 1: enable the antenna switching.</div><div class="line">2:0 AS_MEAS_TIME: Set the measurement time.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00386">386</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="aab7fc104d7debf4f0751c333ff8c56d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7fc104d7debf4f0751c333ff8c56d8">&#9670;&nbsp;</a></span>CH_SPACE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_SPACE_ADDR&#160;&#160;&#160;((uint8_t)0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x3F</div><div class="line">7:0 CH_SPACE: Channel spacing. From ~793Hz to ~200KHz in 793Hz steps, <span class="keywordflow">default</span> 100kHz.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00193">193</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="af7379564c1968301bba36c07b115d042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7379564c1968301bba36c07b115d042">&#9670;&nbsp;</a></span>CHFLT_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHFLT_ADDR&#160;&#160;&#160;((uint8_t)0x13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x23</div><div class="line">7:4 CHFLT_M: The mantissa value of the receiver channel filter, <span class="keywordflow">default</span> 100 kHz.</div><div class="line">3:0 CHFLT_E: The exponent value of the receiver channel filter, <span class="keywordflow">default</span> 100 kHz.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00293">293</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a614e231db2e488835f22ec1036457ea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a614e231db2e488835f22ec1036457ea6">&#9670;&nbsp;</a></span>CHNUM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHNUM_ADDR&#160;&#160;&#160;((uint8_t)0x0D)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 CH_NUM: Channel number. This value is multiplied by the channel spacing and added to the synthesizer base frequency to generate the actual RF carrier frequency.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00206">206</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a5b4acc04016b0488a624ab1708944fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b4acc04016b0488a624ab1708944fb1">&#9670;&nbsp;</a></span>CLOCKREC0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCKREC0_ADDR&#160;&#160;&#160;((uint8_t)0x21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x58</div><div class="line">7:5 CLK_REC_P_GAIN_FAST: Clock recovery fast loop gain (log2).</div><div class="line">4 PSTFLT_LEN: Select the post filter length: 0: 8 symbols, 1: 16 symbols.</div><div class="line">3:0 CLK_REC_I_GAIN_FAST: Set the integral fast gain <span class="keywordflow">for</span> symbol timing recovery (PLL mode only)..</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00421">421</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a8bf84a40262a4bf8f1fa997a5752cefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf84a40262a4bf8f1fa997a5752cefc">&#9670;&nbsp;</a></span>CLOCKREC1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCKREC1_ADDR&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:5 CLK_REC_P_GAIN_SLOW: Clock recovery slow loop gain (log2).</div><div class="line">4 CLK_REC_ALGO_SEL: Select the symbol timing recovery algorithm: 0: DLL, 1: PLL.</div><div class="line">3:0 CLK_REC_I_GAIN_SLOW: Set the integral slow gain <span class="keywordflow">for</span> symbol timing recovery (PLL mode only).</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00404">404</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a649dede28f4c085bb2140f5b3ccc2444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a649dede28f4c085bb2140f5b3ccc2444">&#9670;&nbsp;</a></span>CRC_FIELD0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_FIELD0_ADDR&#160;&#160;&#160;((uint8_t)0xA9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 CRC_FIELD0: CRC field 0 of the received packet.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01734">1734</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="aef5253f80d0fa57e17f77d36f4d2cf86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5253f80d0fa57e17f77d36f4d2cf86">&#9670;&nbsp;</a></span>CRC_FIELD1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_FIELD1_ADDR&#160;&#160;&#160;((uint8_t)0xA8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 CRC_FIELD1: CRC field 1 of the received packet.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01721">1721</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ac10e373ec7d5485bd505181f43949155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac10e373ec7d5485bd505181f43949155">&#9670;&nbsp;</a></span>CRC_FIELD2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_FIELD2_ADDR&#160;&#160;&#160;((uint8_t)0xA7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 CRC_FIELD2: CRC field 2 of the received packet.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01708">1708</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="aaaa7239ff10a057b0eae3e62a23cceec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaa7239ff10a057b0eae3e62a23cceec">&#9670;&nbsp;</a></span>CRC_FIELD3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_FIELD3_ADDR&#160;&#160;&#160;((uint8_t)0xA6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 CRC_FIELD3: CRC field 3 of the received packet.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01695">1695</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ae6d08d330538ce0eb14de57e677b8de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d08d330538ce0eb14de57e677b8de0">&#9670;&nbsp;</a></span>CSMA_CONF0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSMA_CONF0_ADDR&#160;&#160;&#160;((uint8_t)0x4F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:4 CCA_LEN: The number of time in which the listen operation is performed.</div><div class="line">3 RESERVED: -</div><div class="line">2:0 NBACKOFF_MAX: Max number of back-off cycles.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00992">992</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a7e44e86f5fcfc073bb25f4819031f68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e44e86f5fcfc073bb25f4819031f68c">&#9670;&nbsp;</a></span>CSMA_CONF1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSMA_CONF1_ADDR&#160;&#160;&#160;((uint8_t)0x4E)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x04</div><div class="line">7:2 BU_PRSC: Prescaler value <span class="keywordflow">for</span> the back-off unit BU.</div><div class="line">1:0 CCA_PERIOD: Multiplier <span class="keywordflow">for</span> the Tcca timer.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00976">976</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="adbf34a2d2a289ac446227abb01d25b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf34a2d2a289ac446227abb01d25b06">&#9670;&nbsp;</a></span>CSMA_CONF2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSMA_CONF2_ADDR&#160;&#160;&#160;((uint8_t)0x4D)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 BU_CNTR_SEED[7:0]: LSB part of the seed <span class="keywordflow">for</span> the random generator used to apply the CSMA algorithm.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00962">962</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="adc5b1b2861af6b6d3104180546d99329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc5b1b2861af6b6d3104180546d99329">&#9670;&nbsp;</a></span>CSMA_CONF3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSMA_CONF3_ADDR&#160;&#160;&#160;((uint8_t)0x4C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x4C</div><div class="line">7:0 BU_CNTR_SEED[14:8]: MSB part of the seed <span class="keywordflow">for</span> the random generator used to apply the CSMA algorithm.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00949">949</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a6873f4ed812d48d63733ecf407bebea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6873f4ed812d48d63733ecf407bebea5">&#9670;&nbsp;</a></span>DEVICE_INFO0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVICE_INFO0_ADDR&#160;&#160;&#160;((uint8_t)0xF1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x41</div><div class="line">7:0 RSSI_LEVEL: S2-LP version number</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01799">1799</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a63a46eb0d4c4e08415c5cadcea52d904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a46eb0d4c4e08415c5cadcea52d904">&#9670;&nbsp;</a></span>DEVICE_INFO1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVICE_INFO1_ADDR&#160;&#160;&#160;((uint8_t)0xF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 PARTNUM: S2-LP part number</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01786">1786</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a302750ff738be3868b533b57520fbc9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a302750ff738be3868b533b57520fbc9d">&#9670;&nbsp;</a></span>FAST_RX_TIMER_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FAST_RX_TIMER_ADDR&#160;&#160;&#160;((uint8_t)0x54)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 RSSI_SETTLING_LIMIT[7:0]: RSSI settling limit word. This determines the duration of the</div><div class="line">                     FAST_RX_TERM timer.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01059">1059</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="acc0e94812de07a169a7cef85c5977e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc0e94812de07a169a7cef85c5977e1e">&#9670;&nbsp;</a></span>FIFO_CONFIG0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CONFIG0_ADDR&#160;&#160;&#160;((uint8_t)0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x30</div><div class="line">7 RESERVED: -</div><div class="line">6:0 TX_AETHR: Set the TX FIFO almost empty threshold.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00768">768</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="adc0348e31e3f43cf77397dd0c9600d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc0348e31e3f43cf77397dd0c9600d19">&#9670;&nbsp;</a></span>FIFO_CONFIG1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CONFIG1_ADDR&#160;&#160;&#160;((uint8_t)0x3E)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x30</div><div class="line">7 RESERVED: -</div><div class="line">6:0 TX_AFTHR: Set the TX FIFO almost full threshold.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00754">754</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a259019c369b41b8b42e124ec598863b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a259019c369b41b8b42e124ec598863b7">&#9670;&nbsp;</a></span>FIFO_CONFIG2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CONFIG2_ADDR&#160;&#160;&#160;((uint8_t)0x3D)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x30</div><div class="line">7 RESERVED: -</div><div class="line">6:0 RX_AETHR: Set the RX FIFO almost empty threshold.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00740">740</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a0fa6080d6ca11e8fd57e42116b27a28c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa6080d6ca11e8fd57e42116b27a28c">&#9670;&nbsp;</a></span>FIFO_CONFIG3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CONFIG3_ADDR&#160;&#160;&#160;((uint8_t)0x3C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x30</div><div class="line">7 RESERVED: -</div><div class="line">6:0 RX_AFTHR: Set the RX FIFO almost full threshold.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00726">726</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="aa786bc14e08a7eab0966f9ccb0be28c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa786bc14e08a7eab0966f9ccb0be28c4">&#9670;&nbsp;</a></span>GPIO0_CONF_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO0_CONF_ADDR&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x0A</div><div class="line">7:3 GPIO_SELECT: Specify the GPIO0 I/O signal, <span class="keywordflow">default</span> setting <a class="code" href="group__Gpio__Exported__Types.html#gga32b0f7ba71811d0cff33699697f6c550ad65e629267df5fdedaef8709af31a380">POR</a>.</div><div class="line">2 RESERVED: -</div><div class="line">1:0 GPIO_MODE: GPIO0 Mode:,  01b: Digital Input,  10b: Digital Output Low Power,  11b: Digital Output High Power</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00030">30</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a070e4195913036f0c944acc1d15525e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a070e4195913036f0c944acc1d15525e4">&#9670;&nbsp;</a></span>GPIO1_CONF_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO1_CONF_ADDR&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0xA2</div><div class="line">7:3 GPIO_SELECT: Specify the GPIO1 I/O signal, <span class="keywordflow">default</span> setting digital GND.</div><div class="line">2 RESERVED: -</div><div class="line">1:0 GPIO_MODE: GPIO1 Mode:,  01b: Digital Input1,  0b: Digital Output Low Power,  11b: Digital Output High Power</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00046">46</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a5f31514cf0f58a75d51acebe429409da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f31514cf0f58a75d51acebe429409da">&#9670;&nbsp;</a></span>GPIO2_CONF_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO2_CONF_ADDR&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0xA2</div><div class="line">7:3 GPIO_SELECT: Specify the GPIO2 I/O signal, <span class="keywordflow">default</span> setting digital GND.</div><div class="line">2 RESERVED: -</div><div class="line">1:0 GPIO_MODE: GPIO2 Mode:,  01b: Digital Input,  10b: Digital Output Low Power,  11b: Digital Output High Power</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00062">62</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a12bb72acc48d2a9885c22ef5e01f017c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12bb72acc48d2a9885c22ef5e01f017c">&#9670;&nbsp;</a></span>GPIO3_CONF_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO3_CONF_ADDR&#160;&#160;&#160;((uint8_t)0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0xA2</div><div class="line">7:3 GPIO_SELECT: Specify the GPIO3 I/O signal, <span class="keywordflow">default</span> setting digital GND.</div><div class="line">2 RESERVED: -</div><div class="line">1:0 GPIO_MODE: GPIO3 Mode:,  00b: Analog,  01b: Digital Input,  10b: Digital Output Low Power,  11b: Digital Output High Power</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00078">78</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a0944f6efb7c53adea81b718efe37a7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0944f6efb7c53adea81b718efe37a7f9">&#9670;&nbsp;</a></span>IF_OFFSET_ANA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF_OFFSET_ANA_ADDR&#160;&#160;&#160;((uint8_t)0x09)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x2A</div><div class="line">7:0 IF_OFFSET_ANA: Intermediate frequency setting <span class="keywordflow">for</span> the analog RF synthesizer, <span class="keywordflow">default</span>: 300 kHz.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00167">167</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a0d96090d14b6d80445b9c10532c02e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d96090d14b6d80445b9c10532c02e14">&#9670;&nbsp;</a></span>IF_OFFSET_DIG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF_OFFSET_DIG_ADDR&#160;&#160;&#160;((uint8_t)0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0xB8</div><div class="line">7:0 IF_OFFSET_DIG: Intermediate frequency setting <span class="keywordflow">for</span> the digital shift-to-baseband circuits, <span class="keywordflow">default</span>: 300 kHz.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00180">180</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a8c00bd96bc6bd61b2ba746420fcf905b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c00bd96bc6bd61b2ba746420fcf905b">&#9670;&nbsp;</a></span>IRQ_MASK0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_MASK0_ADDR&#160;&#160;&#160;((uint8_t)0x53)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 INT_MASK[7:0]: Enable the routing of the interrupt flag on the configured IRQ GPIO.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01045">1045</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ad053f7dcc3f395d38586c3d229c00fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad053f7dcc3f395d38586c3d229c00fdd">&#9670;&nbsp;</a></span>IRQ_MASK1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_MASK1_ADDR&#160;&#160;&#160;((uint8_t)0x52)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 INT_MASK[15:8]: Enable the routing of the interrupt flag on the configured IRQ GPIO.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01032">1032</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ae8f0fc17ae04be5fad068c739389c4a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f0fc17ae04be5fad068c739389c4a9">&#9670;&nbsp;</a></span>IRQ_MASK2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_MASK2_ADDR&#160;&#160;&#160;((uint8_t)0x51)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 INT_MASK[23:16]: Enable the routing of the interrupt flag on the configured IRQ GPIO.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01019">1019</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a9d5fc08c2de8a392c2fb71f04cec95de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d5fc08c2de8a392c2fb71f04cec95de">&#9670;&nbsp;</a></span>IRQ_MASK3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_MASK3_ADDR&#160;&#160;&#160;((uint8_t)0x50)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 INT_MASK[31:24]: Enable the routing of the interrupt flag on the configured IRQ GPIO.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01006">1006</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="acfa11eca6071a2674de6d574b867e74a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa11eca6071a2674de6d574b867e74a">&#9670;&nbsp;</a></span>IRQ_STATUS0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_STATUS0_ADDR&#160;&#160;&#160;((uint8_t)0xFD)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 INT_LEVEL[7:0]: Interrupt status <span class="keyword">register</span> 0</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01851">1851</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="adb9de2902bf8b7ccc497ca161c13315a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb9de2902bf8b7ccc497ca161c13315a">&#9670;&nbsp;</a></span>IRQ_STATUS1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_STATUS1_ADDR&#160;&#160;&#160;((uint8_t)0xFC)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x05</div><div class="line">7:0 INT_LEVEL[15:8]: Interrupt status <span class="keyword">register</span> 1</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01838">1838</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a0b69d66430124372ff03dc49afc5e860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b69d66430124372ff03dc49afc5e860">&#9670;&nbsp;</a></span>IRQ_STATUS2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_STATUS2_ADDR&#160;&#160;&#160;((uint8_t)0xFB)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x09</div><div class="line">7:0 INT_LEVEL[23:16]: Interrupt status <span class="keyword">register</span> 2</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01825">1825</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="aec6c3daf16a4360c214d1bf3e3072846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec6c3daf16a4360c214d1bf3e3072846">&#9670;&nbsp;</a></span>IRQ_STATUS3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_STATUS3_ADDR&#160;&#160;&#160;((uint8_t)0xFA)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 INT_LEVEL[31:24]: Interrupt status <span class="keyword">register</span> 3</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01812">1812</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a582400ec5b6e9f2701ba92af0a807860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a582400ec5b6e9f2701ba92af0a807860">&#9670;&nbsp;</a></span>LINK_QUALIF1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LINK_QUALIF1_ADDR&#160;&#160;&#160;((uint8_t)0xA0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7 CS: Carrier Sense indication.</div><div class="line">6:0 SQI: SQI value of the recived packet.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01642">1642</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a6a5a3dac6c3b17cada42fb4a6e09c64d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a5a3dac6c3b17cada42fb4a6e09c64d">&#9670;&nbsp;</a></span>LINK_QUALIF2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LINK_QUALIF2_ADDR&#160;&#160;&#160;((uint8_t)0x9F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 PQI: PQI value of the received packet.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01628">1628</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a52de8d0b1afa0633b2ff149c42161647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52de8d0b1afa0633b2ff149c42161647">&#9670;&nbsp;</a></span>MC_STATE0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_STATE0_ADDR&#160;&#160;&#160;((uint8_t)0x8E)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x07</div><div class="line">7:1 STATE: Current state.</div><div class="line">0 XO_ON: 1: XO is operating.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01484">1484</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a12887fcc59ee8018f9caee23c1258b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12887fcc59ee8018f9caee23c1258b8d">&#9670;&nbsp;</a></span>MC_STATE1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_STATE1_ADDR&#160;&#160;&#160;((uint8_t)0x8D)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x52</div><div class="line">7:5 RESERVED: -</div><div class="line">4 RCO_CAL_OK: RCO calibration succesfully terminated.</div><div class="line">3 ANT_SEL: Currently selected antenna.</div><div class="line">2 TX_FIFO_FULL: 1: TX FIFO is full.</div><div class="line">1 RX_FIFO_EMPTY: 1: RX FIFO is empty.</div><div class="line">0 ERROR_LOCK: 1: RCO calibrator error.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01466">1466</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a586d5775e9196451187cd4a4747da81c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a586d5775e9196451187cd4a4747da81c">&#9670;&nbsp;</a></span>MCU_CK_CONF_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCU_CK_CONF_ADDR&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7 EN_MCU_CLK: 1: The <span class="keyword">internal</span> divider logic is running, so the MCU clock is available (but proper GPIO configuration is needed)</div><div class="line">6:5 CLOCK_TAIL: Number of extra clock cycles provided to the MCU before switching to STANDBY state.,  00b: 0 extra clock cycle,  01b: 64 extra clock cycles,  10b: 256 extra clock cycles,  11b: 512 extra clock cycles</div><div class="line">4:1 XO_RATIO: Divider <span class="keywordflow">for</span> the XO clock output</div><div class="line">0 RCO_RATIO: Divider <span class="keywordflow">for</span> the RCO clock output,  0: 1 , 1: 1/128</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00095">95</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ae575dfda5232d88a48cc621440e7dde0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae575dfda5232d88a48cc621440e7dde0">&#9670;&nbsp;</a></span>MOD0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD0_ADDR&#160;&#160;&#160;((uint8_t)0x12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x93</div><div class="line">7:0 FDEV_M: The mantissa value of the frequency deviation equation, <span class="keywordflow">default</span> 20 kHz.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00279">279</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a27e8d27b247880a5a8ada2f4921e1269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e8d27b247880a5a8ada2f4921e1269">&#9670;&nbsp;</a></span>MOD1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD1_ADDR&#160;&#160;&#160;((uint8_t)0x11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x03</div><div class="line">7 PA_INTERP_EN: 1: enable the power interpolator</div><div class="line">6 MOD_INTERP_EN: 1: enable frequency interpolator</div><div class="line">5:4 G4FSK_CONST_MAP: Select the constellation map <span class="keywordflow">for</span> 4-GFSK.</div><div class="line">3:0 FDEV_E: The exponent value of the frequency deviation equation, <span class="keywordflow">default</span> 20 kHz.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00263">263</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="af79f92dbeff2bcb6cdb07f83d2a0e34e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af79f92dbeff2bcb6cdb07f83d2a0e34e">&#9670;&nbsp;</a></span>MOD2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD2_ADDR&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x77</div><div class="line">7:4 MOD_TYPE: Modulation type:,  0: 2-FSK,  1: 4-FSK,  2: 2-GFSK BT=1,  3: 4-GFSK BT=1,  5: ASK/OOK,  7: unmodulated,  10: 2-GFSK BT=0.5,  12: 4-GFSK BT=0.5</div><div class="line">3:0 DATARATE_E: The exponent value of the data rate equation, <span class="keywordflow">default</span> 38.4 ksps.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00246">246</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a117ecbcd5261e4fee097a6e4e6aa6252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117ecbcd5261e4fee097a6e4e6aa6252">&#9670;&nbsp;</a></span>MOD3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD3_ADDR&#160;&#160;&#160;((uint8_t)0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x2B</div><div class="line">7:0 DATARATE_M[7:0]: The LSB of the mantissa value of the data rate equation, <span class="keywordflow">default</span> 38.4 ksps.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00232">232</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ad128e609399c0b7ce75123976eebe1dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad128e609399c0b7ce75123976eebe1dc">&#9670;&nbsp;</a></span>MOD4_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD4_ADDR&#160;&#160;&#160;((uint8_t)0x0E)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x83</div><div class="line">7:0 DATARATE_M[15:8]: The MSB of the mantissa value of the data rate equation, <span class="keywordflow">default</span> 38.4 ksps.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00219">219</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a3ab69a0df544099bd75bdff47395751c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ab69a0df544099bd75bdff47395751c">&#9670;&nbsp;</a></span>PA_CONFIG1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_CONFIG1_ADDR&#160;&#160;&#160;((uint8_t)0x63)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x03</div><div class="line">7:5 RESERVED: -</div><div class="line">4 LIN_NLOG: 1: enable the linear-to-log conversion of the PA code output.</div><div class="line">3:2 FIR_CFG: FIR configuration: 00b: filtering, 01b : ramping, 10b: switching.</div><div class="line">1 FIR_EN: 1: enable FIR.</div><div class="line">0 RESERVED: -</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01209">1209</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a75e1c1fa21739fd5b058a0f64d2affb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e1c1fa21739fd5b058a0f64d2affb2">&#9670;&nbsp;</a></span>PA_POWER0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_POWER0_ADDR&#160;&#160;&#160;((uint8_t)0x62)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x47</div><div class="line">7 DIG_SMOOTH_EN: 1: enable the generation of the <span class="keyword">internal</span> signal TX_DATA which is the input of the FIR.</div><div class="line">6 PA_MAXDBM: 1: configure the PA to send maximum output power.</div><div class="line">5 PA_RAMP_EN: 1: enable the power ramping</div><div class="line">4:3 PA_RAMP_STEP_LEN: Set the step width (unit: 1/8 of bit period).</div><div class="line">2:0 PA_LEVEL_MAX_IDX: Final level <span class="keywordflow">for</span> power ramping or selected output power index.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01188">1188</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a556623db9aac54b6c713fb6d9b64e211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a556623db9aac54b6c713fb6d9b64e211">&#9670;&nbsp;</a></span>PA_POWER1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_POWER1_ADDR&#160;&#160;&#160;((uint8_t)0x61)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7 RESERVED: -</div><div class="line">6:0 PA_LEVEL_1: Output power level <span class="keywordflow">for</span> 1st slot.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01171">1171</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ace28e7988da75bd32f71cba145321ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace28e7988da75bd32f71cba145321ff0">&#9670;&nbsp;</a></span>PA_POWER2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_POWER2_ADDR&#160;&#160;&#160;((uint8_t)0x60)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x60</div><div class="line">7 RESERVED: -</div><div class="line">6:0 PA_LEVEL_2: Output power level <span class="keywordflow">for</span> 2nd slot.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01157">1157</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a744145dcc4f873345a46b431c4c46cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a744145dcc4f873345a46b431c4c46cf8">&#9670;&nbsp;</a></span>PA_POWER3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_POWER3_ADDR&#160;&#160;&#160;((uint8_t)0x5F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x48</div><div class="line">7 RESERVED: -</div><div class="line">6:0 PA_LEVEL_3: Output power level <span class="keywordflow">for</span> 3rd slot.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01143">1143</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a3fe059d8af1ff800c166488040e153c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe059d8af1ff800c166488040e153c3">&#9670;&nbsp;</a></span>PA_POWER4_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_POWER4_ADDR&#160;&#160;&#160;((uint8_t)0x5E)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x30</div><div class="line">7 RESERVED: -</div><div class="line">6:0 PA_LEVEL_4: Output power level <span class="keywordflow">for</span> 4th slot.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01129">1129</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a3bca3d6c93e28ca04a47f7ac8224afe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bca3d6c93e28ca04a47f7ac8224afe5">&#9670;&nbsp;</a></span>PA_POWER5_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_POWER5_ADDR&#160;&#160;&#160;((uint8_t)0x5D)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x24</div><div class="line">7 RESERVED: -</div><div class="line">6:0 PA_LEVEL_5: Output power level <span class="keywordflow">for</span> 5th slot.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01115">1115</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a9772045a2dfb68e137b1077cbf7ec2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9772045a2dfb68e137b1077cbf7ec2de">&#9670;&nbsp;</a></span>PA_POWER6_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_POWER6_ADDR&#160;&#160;&#160;((uint8_t)0x5C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x18</div><div class="line">7 RESERVED: -</div><div class="line">6:0 PA_LEVEL_6: Output power level <span class="keywordflow">for</span> 6th slot.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01101">1101</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ad06c293facc1165ea0d6b262d0f36705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06c293facc1165ea0d6b262d0f36705">&#9670;&nbsp;</a></span>PA_POWER7_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_POWER7_ADDR&#160;&#160;&#160;((uint8_t)0x5B)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x0C</div><div class="line">7 RESERVED: -</div><div class="line">6:0 PA_LEVEL_7: Output power level <span class="keywordflow">for</span> 7th slot.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01087">1087</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a09e93e2f2b410e5f082c16dc628dc113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09e93e2f2b410e5f082c16dc628dc113">&#9670;&nbsp;</a></span>PA_POWER8_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA_POWER8_ADDR&#160;&#160;&#160;((uint8_t)0x5A)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x01</div><div class="line">7 RESERVED: -</div><div class="line">6:0 PA_LEVEL8: Output power level <span class="keywordflow">for</span> 8th slot.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01073">1073</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ad3a56d00a75182e540b8fb5423a91c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3a56d00a75182e540b8fb5423a91c8e">&#9670;&nbsp;</a></span>PCKT_FLT_GOALS0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKT_FLT_GOALS0_ADDR&#160;&#160;&#160;((uint8_t)0x45)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 TX_SOURCE_ADDR: Tx packet source or RX packet destination field.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00858">858</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ab30e8dd3168c389ebca41eae93931a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab30e8dd3168c389ebca41eae93931a57">&#9670;&nbsp;</a></span>PCKT_FLT_GOALS1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKT_FLT_GOALS1_ADDR&#160;&#160;&#160;((uint8_t)0x44)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 MULTICAST_ADDR/DUAL_SYNC0: If dual sync mode enabled: dual SYNC word <span class="keywordtype">byte</span> 0., Multicast address.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00845">845</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a6a54fe327205e10c2d16deba3364214d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a54fe327205e10c2d16deba3364214d">&#9670;&nbsp;</a></span>PCKT_FLT_GOALS2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKT_FLT_GOALS2_ADDR&#160;&#160;&#160;((uint8_t)0x43)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 BROADCAST_ADDR/DUAL_SYNC1: If dual sync mode enabled: dual SYNC word <span class="keywordtype">byte</span> 1., Broadcast address.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00832">832</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a1303c5dc208bdf77da84d123b0d9559e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1303c5dc208bdf77da84d123b0d9559e">&#9670;&nbsp;</a></span>PCKT_FLT_GOALS3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKT_FLT_GOALS3_ADDR&#160;&#160;&#160;((uint8_t)0x42)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 RX_SOURCE_ADDR/DUAL_SYNC2: If dual sync mode enabled: dual SYNC word <span class="keywordtype">byte</span> 2., Otherwise RX packet source or TX packet destination field.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00819">819</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a1943a56ae197b5fe3e2a9e7c0bbdd2e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1943a56ae197b5fe3e2a9e7c0bbdd2e9">&#9670;&nbsp;</a></span>PCKT_FLT_GOALS4_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKT_FLT_GOALS4_ADDR&#160;&#160;&#160;((uint8_t)0x41)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 RX_SOURCE_MASK/DUAL_SYNC3: If dual sync mode enabled: dual SYNC word <span class="keywordtype">byte</span> 3., Otherwise mask <span class="keyword">register</span> <span class="keywordflow">for</span> source affress filtering.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00806">806</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ae49cf4626ed318fa60ef3e8dbda4aefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae49cf4626ed318fa60ef3e8dbda4aefb">&#9670;&nbsp;</a></span>PCKT_FLT_OPTIONS_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKT_FLT_OPTIONS_ADDR&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x40</div><div class="line">7 RESERVED: -</div><div class="line">6 RX_TIMEOUT_AND_OR_SEL: Logical <span class="keywordtype">boolean</span> <span class="keyword">function</span> applied to CS/SQI/PQI values: 1: OR, 0: AND.</div><div class="line">5 RESERVED: -</div><div class="line">4 SOURCE_ADDR_FLT: 1: RX packet accepted <span class="keywordflow">if</span> its source field matches with RX_SOURCE_ADDR <span class="keyword">register</span></div><div class="line">3 DEST_VS_BROADCAST_ADDR: 1: RX packet accepted <span class="keywordflow">if</span> its source field matches with BROADCAST_ADDR <span class="keyword">register</span>.</div><div class="line">2 DEST_VS_MULTICAST_ADDR: 1: RX packet accepted <span class="keywordflow">if</span> its destination address matches with MULTICAST_ADDR <span class="keyword">register</span>.</div><div class="line">1 DEST_VS_SOURCE_ADDR: 1: RX packet accepted <span class="keywordflow">if</span> its destination address matches with RX_SOURCE_ADDR <span class="keyword">register</span>.</div><div class="line">0 CRC_FLT: 1: packet discarded <span class="keywordflow">if</span> CRC is not valid.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00788">788</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a38d7d69bc7d87c34f40c1123c8ea6c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38d7d69bc7d87c34f40c1123c8ea6c51">&#9670;&nbsp;</a></span>PCKT_PSTMBL_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKT_PSTMBL_ADDR&#160;&#160;&#160;((uint8_t)0x38)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 PCKT_PSTMBL: Set the packet postamble length.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00642">642</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="adf6eba8796306b2ae2fdbf9ded43193b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6eba8796306b2ae2fdbf9ded43193b">&#9670;&nbsp;</a></span>PCKTCTRL1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKTCTRL1_ADDR&#160;&#160;&#160;((uint8_t)0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x2C</div><div class="line">7:5 CRC_MODE: CRC field:,  0: no CRC field,  1: CRC <span class="keyword">using</span> poly 0x07,  2: CRC <span class="keyword">using</span> poly 0x8005,  3: CRC <span class="keyword">using</span> poly 0x1021,  4: CRC <span class="keyword">using</span> poly 0x864CBF</div><div class="line">4 WHIT_EN: 1: enable the whitening mode.</div><div class="line">3:2 TXSOURCE: Tx source data:,  0: normal mode,  1: direct through FIFO,  2: direct through GPIO,  3: PN9</div><div class="line">1 SECOND_SYNC_SEL: In TX mode: 0 select the primary SYNC word, 1 select the secondary SYNC word., In RX mode: enable the dual SYNC word detection mode.</div><div class="line">0 FEC_EN: 1: enable the FEC encoding in TX or the Viterbi decoding in RX.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00530">530</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a9651469641dbbabc53190d2dbb69d526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9651469641dbbabc53190d2dbb69d526">&#9670;&nbsp;</a></span>PCKTCTRL2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKTCTRL2_ADDR&#160;&#160;&#160;((uint8_t)0x2F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:6 RESERVED: -</div><div class="line">5 FCS_TYPE_4G: FCS type in header field of 802.15.4g packet.</div><div class="line">4 FEC_TYPE_4G: Select the FEC type of 802.15.4g packet: 0: NRNSC. 1: RSC.</div><div class="line">3 INT_EN_4G: 1: enable the interleaving of 802.15.4g packet.</div><div class="line">2 MBUS_3OF6_EN: 1: enable the 3-out-of-6 encoding/decoding.</div><div class="line">1 MANCHESTER_EN: 1: enable the Manchester encoding/decoding.</div><div class="line">0 FIX_VAR_LEN: Packet length mode:,  0: fixed,  1: variable (in variable mode the field LEN_WID of PCKTCTRL3 <span class="keyword">register</span> must be configured)</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00508">508</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ac2d2aa6f9eb2e0c59d60ecddd4c6fc56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d2aa6f9eb2e0c59d60ecddd4c6fc56">&#9670;&nbsp;</a></span>PCKTCTRL3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKTCTRL3_ADDR&#160;&#160;&#160;((uint8_t)0x2E)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x20</div><div class="line">7:6 PCKT_FRMT: Format of packet:,  0: Basic,  2: WM-Bus,  3: STack</div><div class="line">5:4 RX_MODE: RX mode:,  0: normal mode,  1: direct through FIFO,  2: direct through GPIO</div><div class="line">3 FSK4_SYM_SWAP: Select the symbol mapping <span class="keywordflow">for</span> 4(G)FSK.</div><div class="line">2 BYTE_SWAP: Select the transmission order between MSB and LSB.</div><div class="line">1:0 PREAMBLE_SEL: Select the preamble pattern between <span class="stringliteral">&#39;10&#39;</span> and <span class="stringliteral">&#39;01&#39;</span>.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00485">485</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a3fd70e6cc0d13ef3fef97b7a58b3af9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd70e6cc0d13ef3fef97b7a58b3af9a">&#9670;&nbsp;</a></span>PCKTCTRL4_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKTCTRL4_ADDR&#160;&#160;&#160;((uint8_t)0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7 LEN_WID: The number of bytes used <span class="keywordflow">for</span> the length field: 0: 1 byte, 1: 2 bytes.</div><div class="line">6:4 RESERVED: -</div><div class="line">3 ADDRESS_LEN: 1: include the ADDRESS field in the packet.</div><div class="line">2:0 RESERVED: -</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00467">467</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="abff06da9ff5151b5aed93dfc249fa9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abff06da9ff5151b5aed93dfc249fa9c7">&#9670;&nbsp;</a></span>PCKTCTRL5_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKTCTRL5_ADDR&#160;&#160;&#160;((uint8_t)0x2C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x10</div><div class="line">7:0 PREAMBLE_LEN[7:0]: The LSB of the number of <span class="stringliteral">&#39;01 or &#39;</span>10<span class="stringliteral">&#39; of the preamble of the packet.</span></div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00451">451</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a7e2f7127f4de96c63d3f0b8f1f37cc4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2f7127f4de96c63d3f0b8f1f37cc4a">&#9670;&nbsp;</a></span>PCKTCTRL6_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKTCTRL6_ADDR&#160;&#160;&#160;((uint8_t)0x2B)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x80</div><div class="line">7:2 SYNC_LEN: The number of bits used <span class="keywordflow">for</span> the SYNC field in the packet.</div><div class="line">1:0 PREAMBLE_LEN_9_8: The MSB of the number of <span class="stringliteral">&#39;01 or &#39;</span>10<span class="stringliteral">&#39; of the preamble of the packet.</span></div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00437">437</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ac753fab63e20db4e5f39cb4eaf44436d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac753fab63e20db4e5f39cb4eaf44436d">&#9670;&nbsp;</a></span>PCKTLEN0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKTLEN0_ADDR&#160;&#160;&#160;((uint8_t)0x32)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x14</div><div class="line">7:0 PCKTLEN0: LSB of length of packet in bytes.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00560">560</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="aad6b4ee52f42bc877cfcc2df8826bfc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6b4ee52f42bc877cfcc2df8826bfc9">&#9670;&nbsp;</a></span>PCKTLEN1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCKTLEN1_ADDR&#160;&#160;&#160;((uint8_t)0x31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 PCKTLEN1: MSB of length of packet in bytes.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00547">547</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a04f6386d4ce8e4d17d357a21a9d9daf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04f6386d4ce8e4d17d357a21a9d9daf0">&#9670;&nbsp;</a></span>PM_CONF0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PM_CONF0_ADDR&#160;&#160;&#160;((uint8_t)0x79)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x42</div><div class="line">7 RESERVED: -</div><div class="line">6:4 SET_SMPS_LVL: 000: SMPS output voltage 1.1 V, 001: SMPS output voltage 1.2 V, 010: SMPS output voltage 1.3 V, 011: SMPS output voltage 1.4 V, 100: SMPS output voltage 1.5 V, 101: SMPS output voltage 1.6 V, 110: SMPS output voltage 1.7 V, 111: SMPS output voltage 1.8 V.</div><div class="line">3:2 RESERVED: -</div><div class="line">1 RESERVED: -</div><div class="line">0 SLEEP_MODE_SEL: 0: SLEEP without FIFO retention; 1: SLEEP with FIFO retention.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01447">1447</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a2f8ef2262112f912fd94ebc64848fdf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f8ef2262112f912fd94ebc64848fdf0">&#9670;&nbsp;</a></span>PM_CONF1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PM_CONF1_ADDR&#160;&#160;&#160;((uint8_t)0x78)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x39</div><div class="line">7 RESERVED: -</div><div class="line">6 BATTERY_LVL_EN: 1: enable battery level detector circuit.</div><div class="line">5:4 SET_BLD_TH: Set the BLD threshold: 00b: 2.7V, 01b: 2.5V, 10b: 2.3V, 00b: 2.1V.</div><div class="line">3 RESERVED: -</div><div class="line">2 RESERVED: -</div><div class="line">1 RESERVED: -</div><div class="line">0 RESERVED: -</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01429">1429</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a92b4092d5b2430dcf214503a2d3797e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92b4092d5b2430dcf214503a2d3797e0">&#9670;&nbsp;</a></span>PM_CONF2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PM_CONF2_ADDR&#160;&#160;&#160;((uint8_t)0x77)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 KRM[7:0]: Sets the divider ratio (LSB) of the rate multiplier (<span class="keywordflow">default</span>: FSW=FCLK/4)</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01410">1410</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ac8e8fe6bca2d3f6adef331ff270c58b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8e8fe6bca2d3f6adef331ff270c58b1">&#9670;&nbsp;</a></span>PM_CONF3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PM_CONF3_ADDR&#160;&#160;&#160;((uint8_t)0x76)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x20</div><div class="line">7 KRM_EN: 0: divider by 4 enabled (SMPS<span class="stringliteral">&#39; switching frequency is FSW=FCLK/4), 1: rate multiplier enabled (SMPS&#39;</span> switching frequency is FSW=KRM*FOSC/(2^15).</div><div class="line">6:0 KRM_14_8: Sets the divider ratio (MSB) of the rate multiplier (<span class="keywordflow">default</span>: FSW=FCLK/4)</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01396">1396</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="abee5cabb213b04f65f3ecdd79ae59481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee5cabb213b04f65f3ecdd79ae59481">&#9670;&nbsp;</a></span>PM_CONF4_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PM_CONF4_ADDR&#160;&#160;&#160;((uint8_t)0x75)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x17</div><div class="line">7 TEMP_SENSOR_EN: 1: enable the temperature sensor.</div><div class="line">6 TEMP_SENS_BUFF_EN: 1: enable the output buffer <span class="keywordflow">for</span> the temperature sensor.</div><div class="line">5 EXT_SMPS: 1: disable the <span class="keyword">internal</span> SMPS.</div><div class="line">4 RESERVED: -</div><div class="line">3 RESERVED: -</div><div class="line">2 RESERVED: -</div><div class="line">1:0 RESERVED: -</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01380">1380</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a80cc63871ea002b949f15f1214e87751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80cc63871ea002b949f15f1214e87751">&#9670;&nbsp;</a></span>PROTOCOL0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROTOCOL0_ADDR&#160;&#160;&#160;((uint8_t)0x3B)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x08</div><div class="line">7:4 NMAX_RETX: Max. number of re-TX (from 0 to 15)(0: re-transmission is not performed).</div><div class="line">3 NACK_TX: 1: field NO_ACK=1 on transmitted packet.</div><div class="line">2 AUTO_ACK: 1: enable the automatic acknowledgement <span class="keywordflow">if</span> packet received request.</div><div class="line">1 PERS_RX: 1: enable the persistent RX mode.</div><div class="line">0 RESERVED: -</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00709">709</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a52940c0ecba2884ead739af87de5330a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52940c0ecba2884ead739af87de5330a">&#9670;&nbsp;</a></span>PROTOCOL1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROTOCOL1_ADDR&#160;&#160;&#160;((uint8_t)0x3A)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7 LDC_MODE: 1: enable the Low Duty Cycle mode.</div><div class="line">6 LDC_RELOAD_ON_SYNC: 1: enable the LDC timer reload mode.</div><div class="line">5 PIGGYBACKING: 1: enable the piggybacking.</div><div class="line">4 FAST_CS_TERM_EN: 1: enable the RX sniff timer.</div><div class="line">3 SEED_RELOAD: 1: enable the reload of the back-off random generator seed <span class="keyword">using</span> the value written in the BU_COUNTER_SEED.</div><div class="line">2 CSMA_ON: 1 enable the CSMA channel access mode.</div><div class="line">1 CSMA_PERS_ON: 1: enable the CSMA persistent mode (no backoff cycles).</div><div class="line">0 AUTO_PCKT_FLT: 1: enable the automatic packet filtering control.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00685">685</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a815d99c5243a4dceffab61b324455f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815d99c5243a4dceffab61b324455f6b">&#9670;&nbsp;</a></span>PROTOCOL2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROTOCOL2_ADDR&#160;&#160;&#160;((uint8_t)0x39)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x40</div><div class="line">7 CS_TIMEOUT_MASK: 1: enable the CS value contributes to timeout disabling.</div><div class="line">6 SQI_TIMEOUT_MASK: 1: enable the SQI value contributes to timeout disabling.</div><div class="line">5 PQI_TIMEOUT_MASK: 1: enable the PQI value contributes to timeout disabling.</div><div class="line">4:3 TX_SEQ_NUM_RELOAD: TX sequence number to be used when counting reset is required <span class="keyword">using</span> the related command.</div><div class="line">2 FIFO_GPIO_OUT_MUX_SEL: 1: select the almost empty/full control <span class="keywordflow">for</span> TX FIFO., 0: select the almost empty/full control <span class="keywordflow">for</span> RX FIFO.</div><div class="line">1:0 LDC_TIMER_MULT: Set the LDC timer multiplier factor: 00b: x1, 01b: x2, 10b: x4, 11b: x8.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00660">660</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a5447b3f74b4c49d9ad2a7e2e673fd019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5447b3f74b4c49d9ad2a7e2e673fd019">&#9670;&nbsp;</a></span>QI_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QI_ADDR&#160;&#160;&#160;((uint8_t)0x37)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x01</div><div class="line">7:5 SQI_TH: SQI threshold.</div><div class="line">4:1 PQI_TH: PQI threshold.</div><div class="line">0 SQI_EN: 1: enable the SQI check.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00627">627</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a50bb450e9bc5fdcf76e14d0aa7e70cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50bb450e9bc5fdcf76e14d0aa7e70cf0">&#9670;&nbsp;</a></span>RCO_CALIBR_CONF2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCO_CALIBR_CONF2_ADDR&#160;&#160;&#160;((uint8_t)0x6F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x4D</div><div class="line">7 RFB_IN[0]: LSB part of RFB word value <span class="keywordflow">for</span> RCO.</div><div class="line">6:4 RESERVED: -</div><div class="line">6:4 RESERVED: -</div><div class="line">3 RESERVED: -</div><div class="line">2:0 RESERVED: -</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01361">1361</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a5333e998c8450ec5380f0a4e721f32e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5333e998c8450ec5380f0a4e721f32e4">&#9670;&nbsp;</a></span>RCO_CALIBR_CONF3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCO_CALIBR_CONF3_ADDR&#160;&#160;&#160;((uint8_t)0x6E)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x70</div><div class="line">7:4 RWT_IN: RWT word value <span class="keywordflow">for</span> the RCO.</div><div class="line">3:0 RFB_IN_4_1: MSB part of RFB word value <span class="keywordflow">for</span> RCO.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01343">1343</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a6eec48501e42d5df32dbb17a84cebb32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eec48501e42d5df32dbb17a84cebb32">&#9670;&nbsp;</a></span>RCO_CALIBR_OUT3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCO_CALIBR_OUT3_ADDR&#160;&#160;&#160;((uint8_t)0x95)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7 RFB_OUT[0]: RFT word (LSB) from <span class="keyword">internal</span> RCO calibrator.</div><div class="line">6:0 RESERVED: -</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01542">1542</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="af871e6887c28158b46167ff090335e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af871e6887c28158b46167ff090335e11">&#9670;&nbsp;</a></span>RCO_CALIBR_OUT4_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCO_CALIBR_OUT4_ADDR&#160;&#160;&#160;((uint8_t)0x94)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x70</div><div class="line">7:4 RWT_OUT: RWT word from <span class="keyword">internal</span> RCO calibrator.</div><div class="line">3:0 RFB_OUT_4_1: RFT word (MSB) from <span class="keyword">internal</span> RCO calibrator.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01527">1527</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a091995be2324d7dab365e4cebdd34fb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091995be2324d7dab365e4cebdd34fb4">&#9670;&nbsp;</a></span>RSSI_FLT_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSSI_FLT_ADDR&#160;&#160;&#160;((uint8_t)0x17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0xE3</div><div class="line">7:4 RSSI_FLT: Gain of the RSSI filter.</div><div class="line">3:2 CS_MODE: Carrier sense mode:,  00b: Static CS,  01b: Dynamic CS with 6dB dynamic threshold,  10b: Dynamic CS with 12dB dynamic threshold,  11b: Dynamic CS with 18dB dynamic threshold.</div><div class="line">1:0 RESERVED: -</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00355">355</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a063ea3f4d3a5c9e95e88826e8e150057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a063ea3f4d3a5c9e95e88826e8e150057">&#9670;&nbsp;</a></span>RSSI_LEVEL_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSSI_LEVEL_ADDR&#160;&#160;&#160;((uint8_t)0xA2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 RSSI_LEVEL: RSSI level captured at the end of the SYNC word detection of the received packet.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01656">1656</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a15bc285c31f5e1cfdba372b542971695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15bc285c31f5e1cfdba372b542971695">&#9670;&nbsp;</a></span>RSSI_LEVEL_RUN_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSSI_LEVEL_RUN_ADDR&#160;&#160;&#160;((uint8_t)0xEF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 RSSI_LEVEL_RUN: RSSI level of the received packet, which supports continuos fast SPI reading.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01773">1773</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a4fba052a617be99edec66f798bb4c63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fba052a617be99edec66f798bb4c63c">&#9670;&nbsp;</a></span>RSSI_TH_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSSI_TH_ADDR&#160;&#160;&#160;((uint8_t)0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x28</div><div class="line">7:0 RSSI_TH: Signal detect threshold in 0.5 dB steps, <span class="keywordflow">default</span> -120 dBm corresponds to 0x28.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00369">369</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a60a548c5a080301ff9bfe3228a008f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a548c5a080301ff9bfe3228a008f00">&#9670;&nbsp;</a></span>RX_ADDRE_FIELD0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_ADDRE_FIELD0_ADDR&#160;&#160;&#160;((uint8_t)0xAB)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 RX_ADDRE_FIELD0: Destination address field of the received packet.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01760">1760</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a898c67d1102b0fb19e6070e36fd47dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a898c67d1102b0fb19e6070e36fd47dfa">&#9670;&nbsp;</a></span>RX_ADDRE_FIELD1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_ADDRE_FIELD1_ADDR&#160;&#160;&#160;((uint8_t)0xAA)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 RX_ADDRE_FIELD1: Source address field of the received packet.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01747">1747</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a9d33d5365e9be627ab3b02c9e1d8288d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d33d5365e9be627ab3b02c9e1d8288d">&#9670;&nbsp;</a></span>RX_FIFO_STATUS_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FIFO_STATUS_ADDR&#160;&#160;&#160;((uint8_t)0x90)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7 RESERVED: -</div><div class="line">6:0 NELEM_RXFIFO: Number of elements in RX FIFO.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01513">1513</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ac5e34fd8baf0e3afa8390ad85a768d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e34fd8baf0e3afa8390ad85a768d06">&#9670;&nbsp;</a></span>RX_PCKT_INFO_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_PCKT_INFO_ADDR&#160;&#160;&#160;((uint8_t)0x9D)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:3 RESERVED: -</div><div class="line">2 NACK_RX: NACK field of the received packet.</div><div class="line">1:0 RX_SEQ_NUM: Sequence number of the received packet.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01601">1601</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a1693d6c1a4a7588679d4c7edc51bb367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1693d6c1a4a7588679d4c7edc51bb367">&#9670;&nbsp;</a></span>RX_PCKT_LEN0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_PCKT_LEN0_ADDR&#160;&#160;&#160;((uint8_t)0xA5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 RX_PCKT_LEN[7:0]: LSB valueof the length of the packet received.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01682">1682</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a84d1b30718e0bea0fb3c753137395108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d1b30718e0bea0fb3c753137395108">&#9670;&nbsp;</a></span>RX_PCKT_LEN1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_PCKT_LEN1_ADDR&#160;&#160;&#160;((uint8_t)0xA4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:0 RX_PCKT_LEN[14:8]: MSB valueof the length of the packet received.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01669">1669</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a6b705d6a2d0313b129adbcb0d1cd136c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b705d6a2d0313b129adbcb0d1cd136c">&#9670;&nbsp;</a></span>SYNC0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNC0_ADDR&#160;&#160;&#160;((uint8_t)0x36)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x88</div><div class="line">7:0 SYNC0: SYNC word <span class="keywordtype">byte</span> 0.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00612">612</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a6e3eebdbd249e740b6d22b8ad537a65c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e3eebdbd249e740b6d22b8ad537a65c">&#9670;&nbsp;</a></span>SYNC1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNC1_ADDR&#160;&#160;&#160;((uint8_t)0x35)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x88</div><div class="line">7:0 SYNC1: SYNC word <span class="keywordtype">byte</span> 1.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00599">599</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a66dbda7f26448871d70040a7274142cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66dbda7f26448871d70040a7274142cd">&#9670;&nbsp;</a></span>SYNC2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNC2_ADDR&#160;&#160;&#160;((uint8_t)0x34)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x88</div><div class="line">7:0 SYNC2: SYNC word <span class="keywordtype">byte</span> 3.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00586">586</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="abf6ff84f41fb073f55ce95b6d6573f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf6ff84f41fb073f55ce95b6d6573f78">&#9670;&nbsp;</a></span>SYNC3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNC3_ADDR&#160;&#160;&#160;((uint8_t)0x33)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x88</div><div class="line">7:0 SYNC3: SYNC word <span class="keywordtype">byte</span> 4.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00573">573</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a3f4fbc2c77b2ce57c54a555b1a92d05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f4fbc2c77b2ce57c54a555b1a92d05f">&#9670;&nbsp;</a></span>SYNT0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNT0_ADDR&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x62</div><div class="line">7:0 SYNT[7:0]: LSB bits of the PLL programmable divider.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00154">154</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ae3bf380f3c7bafbca3280985dac70365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3bf380f3c7bafbca3280985dac70365">&#9670;&nbsp;</a></span>SYNT1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNT1_ADDR&#160;&#160;&#160;((uint8_t)0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x27</div><div class="line">7:0 SYNT[15:8]: Intermediate bits of the PLL programmable divider.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00141">141</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a34b833179308423083825f6d786b4453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34b833179308423083825f6d786b4453">&#9670;&nbsp;</a></span>SYNT2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNT2_ADDR&#160;&#160;&#160;((uint8_t)0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x16</div><div class="line">7:0 SYNT[23:16]: Intermediate bits of the PLL programmable divider.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00128">128</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a34cc583b3af97e56608ba181d6bbe35d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34cc583b3af97e56608ba181d6bbe35d">&#9670;&nbsp;</a></span>SYNT3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNT3_ADDR&#160;&#160;&#160;((uint8_t)0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x42</div><div class="line">7:5 PLL_CP_ISEL: Set the charge pump current according to the XTAL frequency.</div><div class="line">4 BS: Synthesizer band select. This parameter selects the out-of loop divide factor of the synthesizer:,  0: 4, band select factor <span class="keywordflow">for</span> high band,  1: 8, band select factor <span class="keywordflow">for</span> middle band.</div><div class="line">3:0 SYNT_27_24: MSB bits of the PLL programmable divider.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00113">113</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="aa7fe5f8536f6d7b4894e84f2057d440a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7fe5f8536f6d7b4894e84f2057d440a">&#9670;&nbsp;</a></span>SYNTH_CONFIG2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYNTH_CONFIG2_ADDR&#160;&#160;&#160;((uint8_t)0x65)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0xD0</div><div class="line">7 RESERVED: -</div><div class="line">6 RESERVED: -</div><div class="line">5 RESERVED: -</div><div class="line">4:3 RESERVED: -</div><div class="line">2 PLL_PFD_SPLIT_EN: Enables increased DN current pulses to improve linearization of CP/PFD.</div><div class="line">1:0 RESERVED: -</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01229">1229</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a9a1387397c1002b186eda0c4b836e964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a1387397c1002b186eda0c4b836e964">&#9670;&nbsp;</a></span>TIMERS0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMERS0_ADDR&#160;&#160;&#160;((uint8_t)0x4B)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 LDC_RELOAD_CNTR: Counter value <span class="keywordflow">for</span> reload operation of wake up timer.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00936">936</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="aac4b0135137244d89df8660bdef344b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac4b0135137244d89df8660bdef344b5">&#9670;&nbsp;</a></span>TIMERS1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMERS1_ADDR&#160;&#160;&#160;((uint8_t)0x4A)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x01</div><div class="line">7:0 LDC_RELOAD_PRSC: Prescaler value <span class="keywordflow">for</span> reload operation of wake up timer.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00923">923</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ac82d084dff4d8128f362ab39133ccd5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac82d084dff4d8128f362ab39133ccd5a">&#9670;&nbsp;</a></span>TIMERS2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMERS2_ADDR&#160;&#160;&#160;((uint8_t)0x49)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 LDC_TIMER_CNTR: Counter <span class="keywordflow">for</span> wake up timer.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00910">910</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a13f4538b8b518295a55e2f54e8807420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13f4538b8b518295a55e2f54e8807420">&#9670;&nbsp;</a></span>TIMERS3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMERS3_ADDR&#160;&#160;&#160;((uint8_t)0x48)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x01</div><div class="line">7:0 LDC_TIMER_PRESC: Prescaler <span class="keywordflow">for</span> wake up timer.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00897">897</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a9807478850332fc24f74cfdd05ea0555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9807478850332fc24f74cfdd05ea0555">&#9670;&nbsp;</a></span>TIMERS4_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMERS4_ADDR&#160;&#160;&#160;((uint8_t)0x47)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x00</div><div class="line">7:0 RX_TIMER_PRESC: Prescaler <span class="keywordflow">for</span> RX timer.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00884">884</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a7f2fd302aeb01c0653d1f73f6ddd080f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f2fd302aeb01c0653d1f73f6ddd080f">&#9670;&nbsp;</a></span>TIMERS5_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMERS5_ADDR&#160;&#160;&#160;((uint8_t)0x46)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x01</div><div class="line">7:0 RX_TIMER_CNTR: Counter <span class="keywordflow">for</span> RX timer.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l00871">871</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a5fd767ee20c59dda3446fcc4bb415a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fd767ee20c59dda3446fcc4bb415a92">&#9670;&nbsp;</a></span>TX_FIFO_STATUS_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FIFO_STATUS_ADDR&#160;&#160;&#160;((uint8_t)0x8F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7 RESERVED: -</div><div class="line">6:0 NELEM_TXFIFO: Number of elements in TX FIFO.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01499">1499</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a78c4ea5f6db3f456ce054f0f77527fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c4ea5f6db3f456ce054f0f77527fe6">&#9670;&nbsp;</a></span>TX_PCKT_INFO_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_PCKT_INFO_ADDR&#160;&#160;&#160;((uint8_t)0x9C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:6 RESERVED: -</div><div class="line">5:4 TX_SEQ_NUM: Current TX packet sequence number.</div><div class="line">3:0 N_RETX: Number of re-transmissions done <span class="keywordflow">for</span> the last TX packet.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01585">1585</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a32bbe000303c6bc0a64aa99e72e2a819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32bbe000303c6bc0a64aa99e72e2a819">&#9670;&nbsp;</a></span>VCO_CALIBR_IN0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCO_CALIBR_IN0_ADDR&#160;&#160;&#160;((uint8_t)0x6B)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x40</div><div class="line">7 RESERVED: -</div><div class="line">6:0 VCO_CALFREQ_RX: VCO Cbank frequency calibration word to be used in RX.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01290">1290</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a15701146df5715a7b6906b1897b528ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15701146df5715a7b6906b1897b528ad">&#9670;&nbsp;</a></span>VCO_CALIBR_IN1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCO_CALIBR_IN1_ADDR&#160;&#160;&#160;((uint8_t)0x6A)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x40</div><div class="line">7 RESERVED: -</div><div class="line">6:0 VCO_CALFREQ_TX: VCO Cbank frequency calibration word to be used in TX.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01276">1276</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ab2fca35ab63729aa149f5b1099ee55b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2fca35ab63729aa149f5b1099ee55b1">&#9670;&nbsp;</a></span>VCO_CALIBR_IN2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCO_CALIBR_IN2_ADDR&#160;&#160;&#160;((uint8_t)0x69)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x88</div><div class="line">7:4 VCO_CALAMP_TX: VCO magnitude calibration word (binary coding to be internally converted in thermometric code) used in TX.</div><div class="line">3:0 VCO_CALAMP_RX: VCO magnitude calibration word (binary coding to be internally converted in thermometric code) used in RX.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01261">1261</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a0191bf075fd5ac568a181e31498482b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0191bf075fd5ac568a181e31498482b6">&#9670;&nbsp;</a></span>VCO_CALIBR_OUT0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCO_CALIBR_OUT0_ADDR&#160;&#160;&#160;((uint8_t)0x9A)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7 RESERVED: -</div><div class="line">6:0 VCO_CAL_FREQ_OUT: VCO Cbank frequency calibration output word (binary coding internally converted from thermometric coding).</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01570">1570</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="a235d9f74d914cc62fec1e5a3f186eba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a235d9f74d914cc62fec1e5a3f186eba0">&#9670;&nbsp;</a></span>VCO_CALIBR_OUT1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCO_CALIBR_OUT1_ADDR&#160;&#160;&#160;((uint8_t)0x99)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read only</div><div class="line">Default value: 0x00</div><div class="line">7:4 RESERVED: -</div><div class="line">3:0 VCO_CAL_AMP_OUT: VCO magnitude calibration output word (binary coding internally converted from thermometric coding).</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01556">1556</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="ab13a85f08e747f27026e72af3a745e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab13a85f08e747f27026e72af3a745e64">&#9670;&nbsp;</a></span>VCO_CONFIG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCO_CONFIG_ADDR&#160;&#160;&#160;((uint8_t)0x68)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x02</div><div class="line">7:6 RESERVED: -</div><div class="line">5 VCO_CALAMP_EXT_SEL: 1 --&gt; VCO amplitude calibration will be skipped (external amplitude word forced on VCO).</div><div class="line">4 VCO_CALFREQ_EXT_SEL: 1 --&gt; VCO frequency calibration will be skipped (external amplitude word forced on VCO).</div><div class="line">3 RESERVED: -</div><div class="line">2:0 RESERVED: -</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01246">1246</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="addfd522aae24916f540e4dfd4a0f8d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addfd522aae24916f540e4dfd4a0f8d69">&#9670;&nbsp;</a></span>XO_RCO_CONF0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XO_RCO_CONF0_ADDR&#160;&#160;&#160;((uint8_t)0x6D)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x30</div><div class="line">7 EXT_REF: 0: reference signal from XO circuit, 1: reference signal from XIN pin.</div><div class="line">5:4 GM_CONF: Set the driver gm of the XO at start up.</div><div class="line">3 REFDIV: 1: enable the the reference clock divider.</div><div class="line">2 RESERVED: -</div><div class="line">1 EXT_RCO_OSC: 1: the 34.7 kHz signal must be supplied from any GPIO.</div><div class="line">0 RCO_CALIBRATION: 1: enable the automatic RCO calibration.</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01325">1325</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
<a id="af62e7fb9aed1817f494eecc5f15bc67f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62e7fb9aed1817f494eecc5f15bc67f">&#9670;&nbsp;</a></span>XO_RCO_CONF1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XO_RCO_CONF1_ADDR&#160;&#160;&#160;((uint8_t)0x6C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="fragment"><div class="line">Read and Write</div><div class="line">Default value: 0x6C</div><div class="line">7:6 RESERVED: -</div><div class="line">5 RESERVED: -</div><div class="line">4 PD_CLKDIV: 1: disable both dividers of digital clock (and reference clockfor the SMPS) and IF-ADC clock.</div><div class="line">3:2 RESERVED: -</div><div class="line">1:0 RESERVED: -</div></div><!-- fragment --> 
<p class="definition">Definition at line <a class="el" href="S2LP__Regs_8h_source.html#l01307">1307</a> of file <a class="el" href="S2LP__Regs_8h_source.html">S2LP_Regs.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
