

================================================================
== Vivado HLS Report for 'FC_128_8_s'
================================================================
* Date:           Wed Jun 12 19:03:24 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.714|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  433|  149361|  433|  149361|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+--------+----------+-----------+-----------+-------------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        |  Loop Name  |  min |   max  |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------+------+--------+----------+-----------+-----------+-------------+----------+
        |- Loop 1     |  1025|    1025|         3|          1|          1|         1024|    yes   |
        |- Loop 2     |     9|       9|         3|          1|          1|            8|    yes   |
        |- Loop 3     |  1176|  149352|      1176|          -|          -|   1 ~ 127   |    no    |
        | + Loop 3.1  |   129|     129|         3|          1|          1|          128|    yes   |
        | + Loop 3.2  |  1042|    1042|        20|          1|          1|         1024|    yes   |
        |- Loop 4     |   416|   18560|         2|          1|          1| 416 ~ 18560 |    yes   |
        +-------------+------+--------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 20
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 5
  Pipeline-0 : II = 1, D = 2, States = { 17 18 }
  Pipeline-1 : II = 1, D = 3, States = { 21 22 23 }
  Pipeline-2 : II = 1, D = 20, States = { 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
  Pipeline-3 : II = 1, D = 3, States = { 46 47 48 }
  Pipeline-4 : II = 1, D = 3, States = { 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s & !tmp_43)
	20  / (!tmp_s & tmp_43)
	46  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	19  / (!tmp_46)
	18  / (tmp_46)
18 --> 
	17  / true
19 --> 
20 --> 
	21  / (tmp_45)
	19  / (!tmp_45)
21 --> 
	24  / (exitcond4)
	22  / (!exitcond4)
22 --> 
	23  / true
23 --> 
	21  / true
24 --> 
	25  / true
25 --> 
	45  / (exitcond_flatten8)
	26  / (!exitcond_flatten8)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	25  / true
45 --> 
	20  / true
46 --> 
	49  / (exitcond_flatten)
	47  / (!exitcond_flatten)
47 --> 
	48  / true
48 --> 
	46  / true
49 --> 
	50  / true
50 --> 
	53  / (exitcond2)
	51  / (!exitcond2)
51 --> 
	52  / true
52 --> 
	50  / true
53 --> 
	19  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 54 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/fully_connected.h:22]   --->   Operation 54 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 55 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)" [ULTRA_HLS/fully_connected.h:24]   --->   Operation 55 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 56 [1/1] (2.18ns)   --->   "%tmp_V_44 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/fully_connected.h:26]   --->   Operation 56 'read' 'tmp_V_44' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 57 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_44)" [ULTRA_HLS/fully_connected.h:28]   --->   Operation 57 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 58 [1/1] (2.18ns)   --->   "%tmp_V_46 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/fully_connected.h:30]   --->   Operation 58 'read' 'tmp_V_46' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 59 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_46)" [ULTRA_HLS/fully_connected.h:32]   --->   Operation 59 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 60 [1/1] (2.18ns)   --->   "%tmp_V_48 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/fully_connected.h:34]   --->   Operation 60 'read' 'tmp_V_48' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 61 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_48)" [ULTRA_HLS/fully_connected.h:36]   --->   Operation 61 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 62 [1/1] (2.18ns)   --->   "%tmp_V_50 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/fully_connected.h:38]   --->   Operation 62 'read' 'tmp_V_50' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 63 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_50)" [ULTRA_HLS/fully_connected.h:40]   --->   Operation 63 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 64 [1/1] (2.18ns)   --->   "%tmp_V_52 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/fully_connected.h:42]   --->   Operation 64 'read' 'tmp_V_52' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 65 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_52)" [ULTRA_HLS/fully_connected.h:44]   --->   Operation 65 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 66 [1/1] (2.18ns)   --->   "%tmp_V_54 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/fully_connected.h:46]   --->   Operation 66 'read' 'tmp_V_54' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 67 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_54)" [ULTRA_HLS/fully_connected.h:48]   --->   Operation 67 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str232, i32 0, i32 0, [1 x i8]* @p_str233, [1 x i8]* @p_str234, [1 x i8]* @p_str235, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str236, [1 x i8]* @p_str237)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str225, i32 0, i32 0, [1 x i8]* @p_str226, [1 x i8]* @p_str227, [1 x i8]* @p_str228, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str229, [1 x i8]* @p_str230)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([16 x i12]* @A_V_5_0, [16 x i12]* @A_V_5_1, [16 x i12]* @A_V_5_2, [16 x i12]* @A_V_5_3, [16 x i12]* @A_V_5_4, [16 x i12]* @A_V_5_5, [16 x i12]* @A_V_5_6, [16 x i12]* @A_V_5_7, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/fully_connected.h:13]   --->   Operation 70 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i12]* @B_V_5_0, [128 x i12]* @B_V_5_1, [128 x i12]* @B_V_5_2, [128 x i12]* @B_V_5_3, [128 x i12]* @B_V_5_4, [128 x i12]* @B_V_5_5, [128 x i12]* @B_V_5_6, [128 x i12]* @B_V_5_7, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/fully_connected.h:14]   --->   Operation 71 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8 x i12]* @bias_V_11, [1 x i8]* @p_str1, [14 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/fully_connected.h:15]   --->   Operation 72 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (2.18ns)   --->   "%tmp_V_56 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/fully_connected.h:50]   --->   Operation 73 'read' 'tmp_V_56' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 74 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_56)" [ULTRA_HLS/fully_connected.h:52]   --->   Operation 74 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 75 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 7" [ULTRA_HLS/fully_connected.h:54]   --->   Operation 75 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %0, label %3" [ULTRA_HLS/fully_connected.h:54]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (2.42ns)   --->   "%tmp_43 = icmp eq i16 %tmp_V, 0" [ULTRA_HLS/fully_connected.h:73]   --->   Operation 77 'icmp' 'tmp_43' <Predicate = (!tmp_s)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_43, label %.preheader475.preheader, label %9" [ULTRA_HLS/fully_connected.h:73]   --->   Operation 78 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_52 to i32" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 79 'sext' 'lhs_V' <Predicate = (!tmp_s & !tmp_43)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_48 to i32" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 80 'sext' 'rhs_V' <Predicate = (!tmp_s & !tmp_43)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_44 = sext i16 %tmp_V_46 to i32" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 81 'sext' 'tmp_44' <Predicate = (!tmp_s & !tmp_43)> <Delay = 0.00>
ST_8 : Operation 82 [3/3] (3.89ns)   --->   "%tmp1 = mul i32 %tmp_44, %tmp_44" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 82 'mul' 'tmp1' <Predicate = (!tmp_s & !tmp_43)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 83 [3/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 83 'mul' 'tmp2' <Predicate = (!tmp_s & !tmp_43)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 84 [1/1] (1.76ns)   --->   "br label %.preheader475" [ULTRA_HLS/fully_connected.h:75]   --->   Operation 84 'br' <Predicate = (!tmp_s & tmp_43)> <Delay = 1.76>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i16 %tmp_V_56 to i12" [ULTRA_HLS/fully_connected.h:56]   --->   Operation 85 'trunc' 'tmp_58' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "store i12 %tmp_58, i12* @multiple_V_11, align 2" [ULTRA_HLS/fully_connected.h:56]   --->   Operation 86 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.76ns)   --->   "br label %.preheader479" [ULTRA_HLS/fully_connected.h:57]   --->   Operation 87 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 88 [2/3] (3.89ns)   --->   "%tmp1 = mul i32 %tmp_44, %tmp_44" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 88 'mul' 'tmp1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 89 [2/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 89 'mul' 'tmp2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 90 [1/3] (0.00ns)   --->   "%tmp1 = mul i32 %tmp_44, %tmp_44" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 90 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 91 [1/3] (0.00ns)   --->   "%tmp2 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 91 'mul' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 92 [5/5] (3.95ns)   --->   "%p_s = mul i32 %tmp2, %tmp1" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 92 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 93 [4/5] (3.95ns)   --->   "%p_s = mul i32 %tmp2, %tmp1" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 93 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 94 [3/5] (3.95ns)   --->   "%p_s = mul i32 %tmp2, %tmp1" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 94 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 95 [2/5] (3.95ns)   --->   "%p_s = mul i32 %tmp2, %tmp1" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 95 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 96 [1/5] (3.95ns)   --->   "%p_s = mul i32 %tmp2, %tmp1" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 96 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 97 [1/1] (2.55ns)   --->   "%KER_bound = add i32 %p_s, %lhs_V" [ULTRA_HLS/fully_connected.h:100]   --->   Operation 97 'add' 'KER_bound' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 98 [1/1] (1.76ns)   --->   "br label %10" [ULTRA_HLS/fully_connected.h:101]   --->   Operation 98 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 2.52>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%i5 = phi i31 [ 0, %9 ], [ %i_9, %11 ]" [ULTRA_HLS/fully_connected.h:101]   --->   Operation 99 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%i5_cast = zext i31 %i5 to i32" [ULTRA_HLS/fully_connected.h:101]   --->   Operation 100 'zext' 'i5_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (2.47ns)   --->   "%tmp_46 = icmp slt i32 %i5_cast, %KER_bound" [ULTRA_HLS/fully_connected.h:101]   --->   Operation 101 'icmp' 'tmp_46' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [1/1] (2.52ns)   --->   "%i_9 = add i31 %i5, 1" [ULTRA_HLS/fully_connected.h:101]   --->   Operation 102 'add' 'i_9' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp_46, label %11, label %.loopexit.loopexit" [ULTRA_HLS/fully_connected.h:101]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.37>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)" [ULTRA_HLS/fully_connected.h:102]   --->   Operation 104 'specregionbegin' 'tmp_48' <Predicate = (tmp_46)> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/fully_connected.h:103]   --->   Operation 105 'speclooptripcount' <Predicate = (tmp_46)> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/fully_connected.h:104]   --->   Operation 106 'specpipeline' <Predicate = (tmp_46)> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (2.18ns)   --->   "%tmp_V_59 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/fully_connected.h:105]   --->   Operation 107 'read' 'tmp_V_59' <Predicate = (tmp_46)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 108 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_59)" [ULTRA_HLS/fully_connected.h:106]   --->   Operation 108 'write' <Predicate = (tmp_46)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_48)" [ULTRA_HLS/fully_connected.h:107]   --->   Operation 109 'specregionend' 'empty_111' <Predicate = (tmp_46)> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "br label %10" [ULTRA_HLS/fully_connected.h:101]   --->   Operation 110 'br' <Predicate = (tmp_46)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 111 'br' <Predicate = (!tmp_s & !tmp_43)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "br label %.loopexit478"   --->   Operation 112 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "ret void" [ULTRA_HLS/fully_connected.h:109]   --->   Operation 113 'ret' <Predicate = true> <Delay = 0.00>

State 20 <SV = 8> <Delay = 3.40>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%num_img = phi i15 [ %num_img_3, %8 ], [ 0, %.preheader475.preheader ]" [ULTRA_HLS/fully_connected.h:75]   --->   Operation 114 'phi' 'num_img' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%num_img_cast = zext i15 %num_img to i16" [ULTRA_HLS/fully_connected.h:75]   --->   Operation 115 'zext' 'num_img_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (2.42ns)   --->   "%tmp_45 = icmp slt i16 %num_img_cast, %tmp_V_44" [ULTRA_HLS/fully_connected.h:75]   --->   Operation 116 'icmp' 'tmp_45' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 117 [1/1] (1.94ns)   --->   "%num_img_3 = add i15 %num_img, 1" [ULTRA_HLS/fully_connected.h:75]   --->   Operation 117 'add' 'num_img_3' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %4, label %.loopexit.loopexit219" [ULTRA_HLS/fully_connected.h:75]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)" [ULTRA_HLS/fully_connected.h:76]   --->   Operation 119 'specregionbegin' 'tmp_47' <Predicate = (tmp_45)> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/fully_connected.h:77]   --->   Operation 120 'speclooptripcount' <Predicate = (tmp_45)> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (1.76ns)   --->   "br label %5" [ULTRA_HLS/fully_connected.h:78]   --->   Operation 121 'br' <Predicate = (tmp_45)> <Delay = 1.76>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 122 'br' <Predicate = (!tmp_45)> <Delay = 0.00>

State 21 <SV = 9> <Delay = 1.91>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%i2 = phi i8 [ 0, %4 ], [ %i_1, %7 ]"   --->   Operation 123 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (1.55ns)   --->   "%exitcond4 = icmp eq i8 %i2, -128" [ULTRA_HLS/fully_connected.h:78]   --->   Operation 124 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 125 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (1.91ns)   --->   "%i_1 = add i8 %i2, 1" [ULTRA_HLS/fully_connected.h:78]   --->   Operation 126 'add' 'i_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader.preheader, label %6" [ULTRA_HLS/fully_connected.h:78]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%arrayNo_cast = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %i2, i32 4, i32 7)" [ULTRA_HLS/fully_connected.h:78]   --->   Operation 128 'partselect' 'arrayNo_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i8 %i2 to i4" [ULTRA_HLS/fully_connected.h:78]   --->   Operation 129 'trunc' 'tmp_73' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (1.36ns)   --->   "switch i4 %arrayNo_cast, label %branch7 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
  ]" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 130 'switch' <Predicate = (!exitcond4)> <Delay = 1.36>

State 22 <SV = 10> <Delay = 2.18>
ST_22 : Operation 131 [1/1] (2.18ns)   --->   "%tmp_V_65 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/fully_connected.h:81]   --->   Operation 131 'read' 'tmp_V_65' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i16 %tmp_V_65 to i12" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 132 'trunc' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "br label %7" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 133 'br' <Predicate = (arrayNo_cast == 6)> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "br label %7" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 134 'br' <Predicate = (arrayNo_cast == 5)> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "br label %7" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 135 'br' <Predicate = (arrayNo_cast == 4)> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "br label %7" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 136 'br' <Predicate = (arrayNo_cast == 3)> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "br label %7" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 137 'br' <Predicate = (arrayNo_cast == 2)> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "br label %7" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 138 'br' <Predicate = (arrayNo_cast == 1)> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "br label %7" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 139 'br' <Predicate = (arrayNo_cast == 0)> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "br label %7" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 140 'br' <Predicate = (arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 3.25>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str14)" [ULTRA_HLS/fully_connected.h:79]   --->   Operation 141 'specregionbegin' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/fully_connected.h:80]   --->   Operation 142 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%newIndex9 = zext i4 %tmp_73 to i64" [ULTRA_HLS/fully_connected.h:78]   --->   Operation 143 'zext' 'newIndex9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%A_V_5_0_addr = getelementptr [16 x i12]* @A_V_5_0, i64 0, i64 %newIndex9" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 144 'getelementptr' 'A_V_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%A_V_5_1_addr = getelementptr [16 x i12]* @A_V_5_1, i64 0, i64 %newIndex9" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 145 'getelementptr' 'A_V_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%A_V_5_2_addr = getelementptr [16 x i12]* @A_V_5_2, i64 0, i64 %newIndex9" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 146 'getelementptr' 'A_V_5_2_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%A_V_5_3_addr = getelementptr [16 x i12]* @A_V_5_3, i64 0, i64 %newIndex9" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 147 'getelementptr' 'A_V_5_3_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%A_V_5_4_addr = getelementptr [16 x i12]* @A_V_5_4, i64 0, i64 %newIndex9" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 148 'getelementptr' 'A_V_5_4_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%A_V_5_5_addr = getelementptr [16 x i12]* @A_V_5_5, i64 0, i64 %newIndex9" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 149 'getelementptr' 'A_V_5_5_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%A_V_5_6_addr = getelementptr [16 x i12]* @A_V_5_6, i64 0, i64 %newIndex9" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 150 'getelementptr' 'A_V_5_6_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%A_V_5_7_addr = getelementptr [16 x i12]* @A_V_5_7, i64 0, i64 %newIndex9" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 151 'getelementptr' 'A_V_5_7_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (3.25ns)   --->   "store i12 %tmp_72, i12* %A_V_5_6_addr, align 2" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 152 'store' <Predicate = (arrayNo_cast == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_23 : Operation 153 [1/1] (3.25ns)   --->   "store i12 %tmp_72, i12* %A_V_5_5_addr, align 2" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 153 'store' <Predicate = (arrayNo_cast == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_23 : Operation 154 [1/1] (3.25ns)   --->   "store i12 %tmp_72, i12* %A_V_5_4_addr, align 2" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 154 'store' <Predicate = (arrayNo_cast == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_23 : Operation 155 [1/1] (3.25ns)   --->   "store i12 %tmp_72, i12* %A_V_5_3_addr, align 2" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 155 'store' <Predicate = (arrayNo_cast == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_23 : Operation 156 [1/1] (3.25ns)   --->   "store i12 %tmp_72, i12* %A_V_5_2_addr, align 2" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 156 'store' <Predicate = (arrayNo_cast == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_23 : Operation 157 [1/1] (3.25ns)   --->   "store i12 %tmp_72, i12* %A_V_5_1_addr, align 2" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 157 'store' <Predicate = (arrayNo_cast == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_23 : Operation 158 [1/1] (3.25ns)   --->   "store i12 %tmp_72, i12* %A_V_5_0_addr, align 2" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 158 'store' <Predicate = (arrayNo_cast == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_23 : Operation 159 [1/1] (3.25ns)   --->   "store i12 %tmp_72, i12* %A_V_5_7_addr, align 2" [ULTRA_HLS/fully_connected.h:82]   --->   Operation 159 'store' <Predicate = (arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str14, i32 %tmp_53)" [ULTRA_HLS/fully_connected.h:83]   --->   Operation 160 'specregionend' 'empty_108' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/fully_connected.h:78]   --->   Operation 161 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 24 <SV = 10> <Delay = 1.76>
ST_24 : Operation 162 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 162 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 11> <Delay = 4.71>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 [ %indvar_flatten_next7, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 163 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%i3 = phi i4 [ %tmp_56_mid2_v, %ifFalse ], [ 0, %.preheader.preheader ]" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 164 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%p_3 = phi i31 [ %buf_V, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 165 'phi' 'p_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%j4 = phi i8 [ %j_5, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 166 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (1.88ns)   --->   "%exitcond_flatten8 = icmp eq i11 %indvar_flatten6, -1024"   --->   Operation 167 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (1.63ns)   --->   "%indvar_flatten_next7 = add i11 %indvar_flatten6, 1"   --->   Operation 168 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %8, label %.preheader474"   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (1.73ns)   --->   "%i_11 = add i4 1, %i3" [ULTRA_HLS/fully_connected.h:84]   --->   Operation 170 'add' 'i_11' <Predicate = (!exitcond_flatten8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 171 [1/1] (1.55ns)   --->   "%exitcond5 = icmp eq i8 %j4, -128" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 171 'icmp' 'exitcond5' <Predicate = (!exitcond_flatten8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [1/1] (1.24ns)   --->   "%j4_mid2 = select i1 %exitcond5, i8 0, i8 %j4" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 172 'select' 'j4_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 173 [1/1] (1.02ns)   --->   "%tmp_56_mid2_v = select i1 %exitcond5, i4 %i_11, i4 %i3" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 173 'select' 'tmp_56_mid2_v' <Predicate = (!exitcond_flatten8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%arrayNo4 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j4_mid2, i32 4, i32 7)" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 174 'partselect' 'arrayNo4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i8 %j4_mid2 to i4" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 175 'trunc' 'tmp_75' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (1.91ns)   --->   "%j_5 = add i8 1, %j4_mid2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 176 'add' 'j_5' <Predicate = (!exitcond_flatten8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 177 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 26 <SV = 12> <Delay = 3.25>
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "%newIndex3 = zext i4 %tmp_75 to i64" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 178 'zext' 'newIndex3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_56_mid2_v, i4 %tmp_75)" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 179 'bitconcatenate' 'tmp_57' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_59 = zext i8 %tmp_57 to i64" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 180 'zext' 'tmp_59' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (0.00ns)   --->   "%B_V_5_0_addr_1 = getelementptr [128 x i12]* @B_V_5_0, i64 0, i64 %tmp_59" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 181 'getelementptr' 'B_V_5_0_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%B_V_5_1_addr_1 = getelementptr [128 x i12]* @B_V_5_1, i64 0, i64 %tmp_59" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 182 'getelementptr' 'B_V_5_1_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 183 [1/1] (0.00ns)   --->   "%B_V_5_2_addr_1 = getelementptr [128 x i12]* @B_V_5_2, i64 0, i64 %tmp_59" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 183 'getelementptr' 'B_V_5_2_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%B_V_5_3_addr_1 = getelementptr [128 x i12]* @B_V_5_3, i64 0, i64 %tmp_59" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 184 'getelementptr' 'B_V_5_3_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%B_V_5_4_addr_1 = getelementptr [128 x i12]* @B_V_5_4, i64 0, i64 %tmp_59" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 185 'getelementptr' 'B_V_5_4_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%B_V_5_5_addr_1 = getelementptr [128 x i12]* @B_V_5_5, i64 0, i64 %tmp_59" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 186 'getelementptr' 'B_V_5_5_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%B_V_5_6_addr_1 = getelementptr [128 x i12]* @B_V_5_6, i64 0, i64 %tmp_59" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 187 'getelementptr' 'B_V_5_6_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%B_V_5_7_addr_1 = getelementptr [128 x i12]* @B_V_5_7, i64 0, i64 %tmp_59" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 188 'getelementptr' 'B_V_5_7_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%A_V_5_0_addr_1 = getelementptr [16 x i12]* @A_V_5_0, i64 0, i64 %newIndex3" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 189 'getelementptr' 'A_V_5_0_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 190 [2/2] (3.25ns)   --->   "%A_V_5_0_load = load i12* %A_V_5_0_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 190 'load' 'A_V_5_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%A_V_5_1_addr_1 = getelementptr [16 x i12]* @A_V_5_1, i64 0, i64 %newIndex3" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 191 'getelementptr' 'A_V_5_1_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 192 [2/2] (3.25ns)   --->   "%A_V_5_1_load = load i12* %A_V_5_1_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 192 'load' 'A_V_5_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 193 [1/1] (0.00ns)   --->   "%A_V_5_2_addr_1 = getelementptr [16 x i12]* @A_V_5_2, i64 0, i64 %newIndex3" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 193 'getelementptr' 'A_V_5_2_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 194 [2/2] (3.25ns)   --->   "%A_V_5_2_load = load i12* %A_V_5_2_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 194 'load' 'A_V_5_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%A_V_5_3_addr_1 = getelementptr [16 x i12]* @A_V_5_3, i64 0, i64 %newIndex3" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 195 'getelementptr' 'A_V_5_3_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 196 [2/2] (3.25ns)   --->   "%A_V_5_3_load = load i12* %A_V_5_3_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 196 'load' 'A_V_5_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%A_V_5_4_addr_1 = getelementptr [16 x i12]* @A_V_5_4, i64 0, i64 %newIndex3" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 197 'getelementptr' 'A_V_5_4_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 198 [2/2] (3.25ns)   --->   "%A_V_5_4_load = load i12* %A_V_5_4_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 198 'load' 'A_V_5_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%A_V_5_5_addr_1 = getelementptr [16 x i12]* @A_V_5_5, i64 0, i64 %newIndex3" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 199 'getelementptr' 'A_V_5_5_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 200 [2/2] (3.25ns)   --->   "%A_V_5_5_load = load i12* %A_V_5_5_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 200 'load' 'A_V_5_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%A_V_5_6_addr_1 = getelementptr [16 x i12]* @A_V_5_6, i64 0, i64 %newIndex3" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 201 'getelementptr' 'A_V_5_6_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 202 [2/2] (3.25ns)   --->   "%A_V_5_6_load = load i12* %A_V_5_6_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 202 'load' 'A_V_5_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%A_V_5_7_addr_1 = getelementptr [16 x i12]* @A_V_5_7, i64 0, i64 %newIndex3" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 203 'getelementptr' 'A_V_5_7_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 204 [2/2] (3.25ns)   --->   "%A_V_5_7_load = load i12* %A_V_5_7_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 204 'load' 'A_V_5_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 205 [2/2] (3.25ns)   --->   "%B_V_5_0_load = load i12* %B_V_5_0_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 205 'load' 'B_V_5_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 206 [2/2] (3.25ns)   --->   "%B_V_5_1_load = load i12* %B_V_5_1_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 206 'load' 'B_V_5_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 207 [2/2] (3.25ns)   --->   "%B_V_5_2_load = load i12* %B_V_5_2_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 207 'load' 'B_V_5_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 208 [2/2] (3.25ns)   --->   "%B_V_5_3_load = load i12* %B_V_5_3_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 208 'load' 'B_V_5_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 209 [2/2] (3.25ns)   --->   "%B_V_5_4_load = load i12* %B_V_5_4_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 209 'load' 'B_V_5_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 210 [2/2] (3.25ns)   --->   "%B_V_5_5_load = load i12* %B_V_5_5_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 210 'load' 'B_V_5_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 211 [2/2] (3.25ns)   --->   "%B_V_5_6_load = load i12* %B_V_5_6_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 211 'load' 'B_V_5_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 212 [2/2] (3.25ns)   --->   "%B_V_5_7_load = load i12* %B_V_5_7_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 212 'load' 'B_V_5_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_26 : Operation 213 [1/1] (1.55ns)   --->   "%ifzero = icmp eq i8 %j_5, -128" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 213 'icmp' 'ifzero' <Predicate = (!exitcond_flatten8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 214 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 27 <SV = 13> <Delay = 3.25>
ST_27 : Operation 215 [1/2] (3.25ns)   --->   "%A_V_5_0_load = load i12* %A_V_5_0_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 215 'load' 'A_V_5_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 216 [1/2] (3.25ns)   --->   "%A_V_5_1_load = load i12* %A_V_5_1_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 216 'load' 'A_V_5_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 217 [1/2] (3.25ns)   --->   "%A_V_5_2_load = load i12* %A_V_5_2_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 217 'load' 'A_V_5_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 218 [1/2] (3.25ns)   --->   "%A_V_5_3_load = load i12* %A_V_5_3_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 218 'load' 'A_V_5_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 219 [1/2] (3.25ns)   --->   "%A_V_5_4_load = load i12* %A_V_5_4_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 219 'load' 'A_V_5_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 220 [1/2] (3.25ns)   --->   "%A_V_5_5_load = load i12* %A_V_5_5_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 220 'load' 'A_V_5_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 221 [1/2] (3.25ns)   --->   "%A_V_5_6_load = load i12* %A_V_5_6_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 221 'load' 'A_V_5_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 222 [1/2] (3.25ns)   --->   "%A_V_5_7_load = load i12* %A_V_5_7_addr_1, align 2" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 222 'load' 'A_V_5_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 223 [1/2] (3.25ns)   --->   "%B_V_5_0_load = load i12* %B_V_5_0_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 223 'load' 'B_V_5_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 224 [1/2] (3.25ns)   --->   "%B_V_5_1_load = load i12* %B_V_5_1_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 224 'load' 'B_V_5_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 225 [1/2] (3.25ns)   --->   "%B_V_5_2_load = load i12* %B_V_5_2_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 225 'load' 'B_V_5_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 226 [1/2] (3.25ns)   --->   "%B_V_5_3_load = load i12* %B_V_5_3_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 226 'load' 'B_V_5_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 227 [1/2] (3.25ns)   --->   "%B_V_5_4_load = load i12* %B_V_5_4_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 227 'load' 'B_V_5_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 228 [1/2] (3.25ns)   --->   "%B_V_5_5_load = load i12* %B_V_5_5_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 228 'load' 'B_V_5_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 229 [1/2] (3.25ns)   --->   "%B_V_5_6_load = load i12* %B_V_5_6_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 229 'load' 'B_V_5_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_27 : Operation 230 [1/2] (3.25ns)   --->   "%B_V_5_7_load = load i12* %B_V_5_7_addr_1, align 2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 230 'load' 'B_V_5_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>

State 28 <SV = 14> <Delay = 3.52>
ST_28 : Operation 231 [1/1] (0.00ns)   --->   "%arrayNo4_cast = zext i4 %arrayNo4 to i32" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 231 'zext' 'arrayNo4_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_28 : Operation 232 [1/1] (2.47ns)   --->   "%tmp_62 = call i12 @_ssdm_op_Mux.ap_auto.8i12.i32(i12 %A_V_5_0_load, i12 %A_V_5_1_load, i12 %A_V_5_2_load, i12 %A_V_5_3_load, i12 %A_V_5_4_load, i12 %A_V_5_5_load, i12 %A_V_5_6_load, i12 %A_V_5_7_load, i32 %arrayNo4_cast)" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 232 'mux' 'tmp_62' <Predicate = (!exitcond_flatten8)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i12 %tmp_62 to i24" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 233 'sext' 'lhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (2.47ns)   --->   "%tmp_63 = call i12 @_ssdm_op_Mux.ap_auto.8i12.i32(i12 %B_V_5_0_load, i12 %B_V_5_1_load, i12 %B_V_5_2_load, i12 %B_V_5_3_load, i12 %B_V_5_4_load, i12 %B_V_5_5_load, i12 %B_V_5_6_load, i12 %B_V_5_7_load, i32 %arrayNo4_cast)" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 234 'mux' 'tmp_63' <Predicate = (!exitcond_flatten8)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 235 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i12 %tmp_63 to i24" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 235 'sext' 'rhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_28 : Operation 236 [3/3] (1.05ns)   --->   "%r_V = mul i24 %lhs_V_2, %rhs_V_2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 236 'mul' 'r_V' <Predicate = (!exitcond_flatten8)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 15> <Delay = 2.32>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_56_mid2 = zext i4 %tmp_56_mid2_v to i64" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 237 'zext' 'tmp_56_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 238 [2/3] (1.05ns)   --->   "%r_V = mul i24 %lhs_V_2, %rhs_V_2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 238 'mul' 'r_V' <Predicate = (!exitcond_flatten8)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 239 [1/1] (0.00ns)   --->   "%bias_V_11_addr_1 = getelementptr [8 x i12]* @bias_V_11, i64 0, i64 %tmp_56_mid2" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 239 'getelementptr' 'bias_V_11_addr_1' <Predicate = (ifzero)> <Delay = 0.00>
ST_29 : Operation 240 [2/2] (2.32ns)   --->   "%bias_V_11_load = load i12* %bias_V_11_addr_1, align 2" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 240 'load' 'bias_V_11_load' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 8> <RAM>

State 30 <SV = 16> <Delay = 3.75>
ST_30 : Operation 241 [1/1] (0.73ns)   --->   "%p_3_mid2 = select i1 %exitcond5, i31 0, i31 %p_3" [ULTRA_HLS/fully_connected.h:87]   --->   Operation 241 'select' 'p_3_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [ULTRA_HLS/fully_connected.h:88]   --->   Operation 242 'specregionbegin' 'tmp_55' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_30 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/fully_connected.h:89]   --->   Operation 243 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_30 : Operation 244 [1/3] (0.00ns)   --->   "%r_V = mul i24 %lhs_V_2, %rhs_V_2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 244 'mul' 'r_V' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_75_cast = sext i24 %r_V to i31" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 245 'sext' 'tmp_75_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_30 : Operation 246 [1/1] (3.02ns)   --->   "%buf_V = add i31 %tmp_75_cast, %p_3_mid2" [ULTRA_HLS/fully_connected.h:90]   --->   Operation 246 'add' 'buf_V' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 247 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_55)" [ULTRA_HLS/fully_connected.h:91]   --->   Operation 247 'specregionend' 'empty_109' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_30 : Operation 248 [1/2] (2.32ns)   --->   "%bias_V_11_load = load i12* %bias_V_11_addr_1, align 2" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 248 'load' 'bias_V_11_load' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 8> <RAM>

State 31 <SV = 17> <Delay = 2.52>
ST_31 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_66_cast = sext i12 %bias_V_11_load to i31" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 249 'sext' 'tmp_66_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_31 : Operation 250 [1/1] (2.52ns)   --->   "%r_V_4_tr = add i31 %tmp_66_cast, %buf_V" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 250 'add' 'r_V_4_tr' <Predicate = (ifzero)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V_4_tr, i32 30)" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 251 'bitselect' 'tmp_76' <Predicate = (ifzero)> <Delay = 0.00>
ST_31 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_66 = call i19 @_ssdm_op_PartSelect.i19.i31.i32.i32(i31 %r_V_4_tr, i32 12, i32 30)" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 252 'partselect' 'tmp_66' <Predicate = (ifzero)> <Delay = 0.00>

State 32 <SV = 18> <Delay = 2.52>
ST_32 : Operation 253 [1/1] (2.52ns)   --->   "%p_neg = sub i31 0, %r_V_4_tr" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 253 'sub' 'p_neg' <Predicate = (ifzero & tmp_76)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_64 = call i19 @_ssdm_op_PartSelect.i19.i31.i32.i32(i31 %p_neg, i32 12, i32 30)" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 254 'partselect' 'tmp_64' <Predicate = (ifzero & tmp_76)> <Delay = 0.00>

State 33 <SV = 19> <Delay = 2.90>
ST_33 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_65 = sext i19 %tmp_64 to i20" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 255 'sext' 'tmp_65' <Predicate = (ifzero & tmp_76)> <Delay = 0.00>
ST_33 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_67_cast = zext i20 %tmp_65 to i21" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 256 'zext' 'tmp_67_cast' <Predicate = (ifzero & tmp_76)> <Delay = 0.00>
ST_33 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_67 = sext i19 %tmp_66 to i20" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 257 'sext' 'tmp_67' <Predicate = (ifzero & !tmp_76)> <Delay = 0.00>
ST_33 : Operation 258 [1/1] (2.19ns)   --->   "%tmp_60 = sub i21 0, %tmp_67_cast" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 258 'sub' 'tmp_60' <Predicate = (ifzero & tmp_76)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i20 %tmp_67 to i21" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 259 'zext' 'tmp_69_cast' <Predicate = (ifzero & !tmp_76)> <Delay = 0.00>
ST_33 : Operation 260 [1/1] (0.70ns)   --->   "%tmp_61 = select i1 %tmp_76, i21 %tmp_60, i21 %tmp_69_cast" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 260 'select' 'tmp_61' <Predicate = (ifzero)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 20> <Delay = 3.89>
ST_34 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_70_cast = sext i21 %tmp_61 to i30" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 261 'sext' 'tmp_70_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_34 : Operation 262 [1/1] (0.00ns)   --->   "%multiple_V_11_load = load i12* @multiple_V_11, align 2" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 262 'load' 'multiple_V_11_load' <Predicate = (ifzero)> <Delay = 0.00>
ST_34 : Operation 263 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i12 %multiple_V_11_load to i30" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 263 'sext' 'rhs_V_5' <Predicate = (ifzero)> <Delay = 0.00>
ST_34 : Operation 264 [3/3] (3.89ns)   --->   "%r_V_5 = mul i30 %rhs_V_5, %tmp_70_cast" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 264 'mul' 'r_V_5' <Predicate = (ifzero)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 21> <Delay = 3.89>
ST_35 : Operation 265 [2/3] (3.89ns)   --->   "%r_V_5 = mul i30 %rhs_V_5, %tmp_70_cast" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 265 'mul' 'r_V_5' <Predicate = (ifzero)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 22> <Delay = 0.00>
ST_36 : Operation 266 [1/3] (0.00ns)   --->   "%r_V_5 = mul i30 %rhs_V_5, %tmp_70_cast" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 266 'mul' 'r_V_5' <Predicate = (ifzero)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_5, i32 29)" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 267 'bitselect' 'tmp_77' <Predicate = (ifzero)> <Delay = 0.00>

State 37 <SV = 23> <Delay = 3.95>
ST_37 : Operation 268 [1/1] (0.00ns)   --->   "%sext_cast = sext i30 %r_V_5 to i61" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 268 'sext' 'sext_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_37 : Operation 269 [5/5] (3.95ns)   --->   "%mul = mul i61 1717986919, %sext_cast" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 269 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 270 [1/1] (2.46ns)   --->   "%tmp_i = icmp slt i30 %r_V_5, -19" [ULTRA_HLS/config.h:20->ULTRA_HLS/fully_connected.h:93]   --->   Operation 270 'icmp' 'tmp_i' <Predicate = (ifzero)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 24> <Delay = 3.95>
ST_38 : Operation 271 [4/5] (3.95ns)   --->   "%mul = mul i61 1717986919, %sext_cast" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 271 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 25> <Delay = 3.95>
ST_39 : Operation 272 [3/5] (3.95ns)   --->   "%mul = mul i61 1717986919, %sext_cast" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 272 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 26> <Delay = 3.95>
ST_40 : Operation 273 [2/5] (3.95ns)   --->   "%mul = mul i61 1717986919, %sext_cast" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 273 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 27> <Delay = 3.95>
ST_41 : Operation 274 [1/5] (3.95ns)   --->   "%mul = mul i61 1717986919, %sext_cast" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 274 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_79 = call i26 @_ssdm_op_PartSelect.i26.i61.i32.i32(i61 %mul, i32 35, i32 60)" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 275 'partselect' 'tmp_79' <Predicate = (ifzero & !tmp_77 & !tmp_i)> <Delay = 0.00>

State 42 <SV = 28> <Delay = 3.44>
ST_42 : Operation 276 [1/1] (3.44ns)   --->   "%neg_mul = sub i61 0, %mul" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 276 'sub' 'neg_mul' <Predicate = (ifzero & tmp_77 & !tmp_i)> <Delay = 3.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_78 = call i26 @_ssdm_op_PartSelect.i26.i61.i32.i32(i61 %neg_mul, i32 35, i32 60)" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 277 'partselect' 'tmp_78' <Predicate = (ifzero & tmp_77 & !tmp_i)> <Delay = 0.00>

State 43 <SV = 29> <Delay = 3.64>
ST_43 : Operation 278 [1/1] (0.76ns)   --->   "%p_v_v = select i1 %tmp_77, i26 %tmp_78, i26 %tmp_79" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 278 'select' 'p_v_v' <Predicate = (ifzero & !tmp_i)> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i26 %p_v_v to i16" [ULTRA_HLS/fully_connected.h:93]   --->   Operation 279 'trunc' 'tmp_80' <Predicate = (ifzero & tmp_77 & !tmp_i)> <Delay = 0.00>
ST_43 : Operation 280 [1/1] (2.07ns)   --->   "%neg_ti = sub i16 0, %tmp_80" [ULTRA_HLS/fully_connected.h:93]   --->   Operation 280 'sub' 'neg_ti' <Predicate = (ifzero & tmp_77 & !tmp_i)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node Outbuf_V)   --->   "%tmp_81 = trunc i26 %p_v_v to i16" [ULTRA_HLS/fully_connected.h:93]   --->   Operation 281 'trunc' 'tmp_81' <Predicate = (ifzero & !tmp_77 & !tmp_i)> <Delay = 0.00>
ST_43 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node Outbuf_V)   --->   "%tmp_68 = select i1 %tmp_77, i16 %neg_ti, i16 %tmp_81" [ULTRA_HLS/fully_connected.h:92]   --->   Operation 282 'select' 'tmp_68' <Predicate = (ifzero & !tmp_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 283 [1/1] (0.80ns) (out node of the LUT)   --->   "%Outbuf_V = select i1 %tmp_i, i16 0, i16 %tmp_68" [ULTRA_HLS/fully_connected.h:93]   --->   Operation 283 'select' 'Outbuf_V' <Predicate = (ifzero)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 44 <SV = 30> <Delay = 2.18>
ST_44 : Operation 284 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)" [ULTRA_HLS/fully_connected.h:94]   --->   Operation 284 'write' <Predicate = (ifzero)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_44 : Operation 285 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 285 'br' <Predicate = (ifzero)> <Delay = 0.00>

State 45 <SV = 12> <Delay = 0.00>
ST_45 : Operation 286 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp_47)" [ULTRA_HLS/fully_connected.h:96]   --->   Operation 286 'specregionend' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 287 [1/1] (0.00ns)   --->   "br label %.preheader475" [ULTRA_HLS/fully_connected.h:75]   --->   Operation 287 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 8> <Delay = 4.06>
ST_46 : Operation 288 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %1 ]"   --->   Operation 288 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 289 [1/1] (0.00ns)   --->   "%j = phi i8 [ 0, %0 ], [ %arrayNo3_cast_mid2_v, %1 ]" [ULTRA_HLS/fully_connected.h:58]   --->   Operation 289 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 290 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_10, %1 ]"   --->   Operation 290 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 291 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -1024"   --->   Operation 291 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 292 [1/1] (1.63ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten, 1"   --->   Operation 292 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader477.preheader, label %.preheader479.preheader"   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 294 [1/1] (1.91ns)   --->   "%j_4 = add i8 1, %j" [ULTRA_HLS/fully_connected.h:57]   --->   Operation 294 'add' 'j_4' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 295 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i, -8" [ULTRA_HLS/fully_connected.h:58]   --->   Operation 295 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 296 [1/1] (1.02ns)   --->   "%i_mid2 = select i1 %exitcond, i4 0, i4 %i" [ULTRA_HLS/fully_connected.h:58]   --->   Operation 296 'select' 'i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 297 [1/1] (1.24ns)   --->   "%arrayNo3_cast_mid2_v = select i1 %exitcond, i8 %j_4, i8 %j" [ULTRA_HLS/fully_connected.h:58]   --->   Operation 297 'select' 'arrayNo3_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 298 [1/1] (0.00ns)   --->   "%arrayNo3_cast_mid2 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %arrayNo3_cast_mid2_v, i32 4, i32 7)" [ULTRA_HLS/fully_connected.h:58]   --->   Operation 298 'partselect' 'arrayNo3_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_46 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i8 %arrayNo3_cast_mid2_v to i4" [ULTRA_HLS/fully_connected.h:58]   --->   Operation 299 'trunc' 'tmp_69' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_46 : Operation 300 [1/1] (1.73ns)   --->   "%i_10 = add i4 %i_mid2, 1" [ULTRA_HLS/fully_connected.h:58]   --->   Operation 300 'add' 'i_10' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 9> <Delay = 4.37>
ST_47 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)" [ULTRA_HLS/fully_connected.h:59]   --->   Operation 301 'specregionbegin' 'tmp_49' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_47 : Operation 302 [1/1] (2.18ns)   --->   "%tmp_V_62 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/fully_connected.h:61]   --->   Operation 302 'read' 'tmp_V_62' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_47 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i16 %tmp_V_62 to i12" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 303 'trunc' 'tmp_70' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_47 : Operation 304 [1/1] (1.36ns)   --->   "switch i4 %arrayNo3_cast_mid2, label %branch15 [
    i4 0, label %branch8
    i4 1, label %branch9
    i4 2, label %branch10
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
  ]" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 304 'switch' <Predicate = (!exitcond_flatten)> <Delay = 1.36>
ST_47 : Operation 305 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_62)" [ULTRA_HLS/fully_connected.h:63]   --->   Operation 305 'write' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_47 : Operation 306 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp_49)" [ULTRA_HLS/fully_connected.h:64]   --->   Operation 306 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_47 : Operation 307 [1/1] (0.00ns)   --->   "br label %.preheader479" [ULTRA_HLS/fully_connected.h:58]   --->   Operation 307 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 48 <SV = 10> <Delay = 3.25>
ST_48 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/fully_connected.h:60]   --->   Operation 308 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_mid2, i4 %tmp_69)" [ULTRA_HLS/fully_connected.h:58]   --->   Operation 309 'bitconcatenate' 'tmp_54' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_56 = zext i8 %tmp_54 to i64" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 310 'zext' 'tmp_56' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 311 [1/1] (0.00ns)   --->   "%B_V_5_0_addr = getelementptr [128 x i12]* @B_V_5_0, i64 0, i64 %tmp_56" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 311 'getelementptr' 'B_V_5_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 312 [1/1] (0.00ns)   --->   "%B_V_5_1_addr = getelementptr [128 x i12]* @B_V_5_1, i64 0, i64 %tmp_56" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 312 'getelementptr' 'B_V_5_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 313 [1/1] (0.00ns)   --->   "%B_V_5_2_addr = getelementptr [128 x i12]* @B_V_5_2, i64 0, i64 %tmp_56" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 313 'getelementptr' 'B_V_5_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 314 [1/1] (0.00ns)   --->   "%B_V_5_3_addr = getelementptr [128 x i12]* @B_V_5_3, i64 0, i64 %tmp_56" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 314 'getelementptr' 'B_V_5_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 315 [1/1] (0.00ns)   --->   "%B_V_5_4_addr = getelementptr [128 x i12]* @B_V_5_4, i64 0, i64 %tmp_56" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 315 'getelementptr' 'B_V_5_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 316 [1/1] (0.00ns)   --->   "%B_V_5_5_addr = getelementptr [128 x i12]* @B_V_5_5, i64 0, i64 %tmp_56" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 316 'getelementptr' 'B_V_5_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 317 [1/1] (0.00ns)   --->   "%B_V_5_6_addr = getelementptr [128 x i12]* @B_V_5_6, i64 0, i64 %tmp_56" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 317 'getelementptr' 'B_V_5_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 318 [1/1] (0.00ns)   --->   "%B_V_5_7_addr = getelementptr [128 x i12]* @B_V_5_7, i64 0, i64 %tmp_56" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 318 'getelementptr' 'B_V_5_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 319 [1/1] (3.25ns)   --->   "store i12 %tmp_70, i12* %B_V_5_6_addr, align 2" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 319 'store' <Predicate = (arrayNo3_cast_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_48 : Operation 320 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 320 'br' <Predicate = (arrayNo3_cast_mid2 == 6)> <Delay = 0.00>
ST_48 : Operation 321 [1/1] (3.25ns)   --->   "store i12 %tmp_70, i12* %B_V_5_5_addr, align 2" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 321 'store' <Predicate = (arrayNo3_cast_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_48 : Operation 322 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 322 'br' <Predicate = (arrayNo3_cast_mid2 == 5)> <Delay = 0.00>
ST_48 : Operation 323 [1/1] (3.25ns)   --->   "store i12 %tmp_70, i12* %B_V_5_4_addr, align 2" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 323 'store' <Predicate = (arrayNo3_cast_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_48 : Operation 324 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 324 'br' <Predicate = (arrayNo3_cast_mid2 == 4)> <Delay = 0.00>
ST_48 : Operation 325 [1/1] (3.25ns)   --->   "store i12 %tmp_70, i12* %B_V_5_3_addr, align 2" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 325 'store' <Predicate = (arrayNo3_cast_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_48 : Operation 326 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 326 'br' <Predicate = (arrayNo3_cast_mid2 == 3)> <Delay = 0.00>
ST_48 : Operation 327 [1/1] (3.25ns)   --->   "store i12 %tmp_70, i12* %B_V_5_2_addr, align 2" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 327 'store' <Predicate = (arrayNo3_cast_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_48 : Operation 328 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 328 'br' <Predicate = (arrayNo3_cast_mid2 == 2)> <Delay = 0.00>
ST_48 : Operation 329 [1/1] (3.25ns)   --->   "store i12 %tmp_70, i12* %B_V_5_1_addr, align 2" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 329 'store' <Predicate = (arrayNo3_cast_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_48 : Operation 330 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 330 'br' <Predicate = (arrayNo3_cast_mid2 == 1)> <Delay = 0.00>
ST_48 : Operation 331 [1/1] (3.25ns)   --->   "store i12 %tmp_70, i12* %B_V_5_0_addr, align 2" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 331 'store' <Predicate = (arrayNo3_cast_mid2 == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_48 : Operation 332 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 332 'br' <Predicate = (arrayNo3_cast_mid2 == 0)> <Delay = 0.00>
ST_48 : Operation 333 [1/1] (3.25ns)   --->   "store i12 %tmp_70, i12* %B_V_5_7_addr, align 2" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 333 'store' <Predicate = (arrayNo3_cast_mid2 != 0 & arrayNo3_cast_mid2 != 1 & arrayNo3_cast_mid2 != 2 & arrayNo3_cast_mid2 != 3 & arrayNo3_cast_mid2 != 4 & arrayNo3_cast_mid2 != 5 & arrayNo3_cast_mid2 != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 128> <RAM>
ST_48 : Operation 334 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/fully_connected.h:62]   --->   Operation 334 'br' <Predicate = (arrayNo3_cast_mid2 != 0 & arrayNo3_cast_mid2 != 1 & arrayNo3_cast_mid2 != 2 & arrayNo3_cast_mid2 != 3 & arrayNo3_cast_mid2 != 4 & arrayNo3_cast_mid2 != 5 & arrayNo3_cast_mid2 != 6)> <Delay = 0.00>

State 49 <SV = 9> <Delay = 1.76>
ST_49 : Operation 335 [1/1] (1.76ns)   --->   "br label %.preheader477" [ULTRA_HLS/fully_connected.h:65]   --->   Operation 335 'br' <Predicate = true> <Delay = 1.76>

State 50 <SV = 10> <Delay = 1.73>
ST_50 : Operation 336 [1/1] (0.00ns)   --->   "%i1 = phi i4 [ %i_8, %2 ], [ 0, %.preheader477.preheader ]"   --->   Operation 336 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 337 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %i1, -8" [ULTRA_HLS/fully_connected.h:65]   --->   Operation 337 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 338 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 339 [1/1] (1.73ns)   --->   "%i_8 = add i4 %i1, 1" [ULTRA_HLS/fully_connected.h:65]   --->   Operation 339 'add' 'i_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 340 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit478.loopexit, label %2" [ULTRA_HLS/fully_connected.h:65]   --->   Operation 340 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 11> <Delay = 4.37>
ST_51 : Operation 341 [1/1] (2.18ns)   --->   "%tmp_V_61 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/fully_connected.h:68]   --->   Operation 341 'read' 'tmp_V_61' <Predicate = (!exitcond2)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_51 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i16 %tmp_V_61 to i12" [ULTRA_HLS/fully_connected.h:69]   --->   Operation 342 'trunc' 'tmp_71' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_51 : Operation 343 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_61)" [ULTRA_HLS/fully_connected.h:70]   --->   Operation 343 'write' <Predicate = (!exitcond2)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 52 <SV = 12> <Delay = 2.32>
ST_52 : Operation 344 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str12)" [ULTRA_HLS/fully_connected.h:66]   --->   Operation 344 'specregionbegin' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_52 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/fully_connected.h:67]   --->   Operation 345 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_52 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_50 = zext i4 %i1 to i64" [ULTRA_HLS/fully_connected.h:69]   --->   Operation 346 'zext' 'tmp_50' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_52 : Operation 347 [1/1] (0.00ns)   --->   "%bias_V_11_addr = getelementptr [8 x i12]* @bias_V_11, i64 0, i64 %tmp_50" [ULTRA_HLS/fully_connected.h:69]   --->   Operation 347 'getelementptr' 'bias_V_11_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_52 : Operation 348 [1/1] (2.32ns)   --->   "store i12 %tmp_71, i12* %bias_V_11_addr, align 2" [ULTRA_HLS/fully_connected.h:69]   --->   Operation 348 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 8> <RAM>
ST_52 : Operation 349 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str12, i32 %tmp)" [ULTRA_HLS/fully_connected.h:71]   --->   Operation 349 'specregionend' 'empty_107' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_52 : Operation 350 [1/1] (0.00ns)   --->   "br label %.preheader477" [ULTRA_HLS/fully_connected.h:65]   --->   Operation 350 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 53 <SV = 11> <Delay = 0.00>
ST_53 : Operation 351 [1/1] (0.00ns)   --->   "br label %.loopexit478"   --->   Operation 351 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/fully_connected.h:22) [26]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/fully_connected.h:24) [27]  (2.19 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/fully_connected.h:26) [28]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/fully_connected.h:28) [29]  (2.19 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/fully_connected.h:30) [30]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/fully_connected.h:32) [31]  (2.19 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/fully_connected.h:34) [32]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/fully_connected.h:36) [33]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/fully_connected.h:38) [34]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/fully_connected.h:40) [35]  (2.19 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/fully_connected.h:42) [36]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/fully_connected.h:44) [37]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/fully_connected.h:46) [38]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/fully_connected.h:48) [39]  (2.19 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', ULTRA_HLS/fully_connected.h:54) [42]  (2.43 ns)
	blocking operation 1.96 ns on control path)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp1', ULTRA_HLS/fully_connected.h:100) [51]  (3.89 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/fully_connected.h:100) [53]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/fully_connected.h:100) [53]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/fully_connected.h:100) [53]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/fully_connected.h:100) [53]  (3.95 ns)

 <State 15>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/fully_connected.h:100) [53]  (3.95 ns)

 <State 16>: 2.55ns
The critical path consists of the following:
	'add' operation ('KER_bound', ULTRA_HLS/fully_connected.h:100) [54]  (2.55 ns)

 <State 17>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i5', ULTRA_HLS/fully_connected.h:101) with incoming values : ('i_9', ULTRA_HLS/fully_connected.h:101) [57]  (0 ns)
	'add' operation ('i_9', ULTRA_HLS/fully_connected.h:101) [60]  (2.52 ns)

 <State 18>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/fully_connected.h:105) [66]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/fully_connected.h:106) [67]  (2.19 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('tmp_45', ULTRA_HLS/fully_connected.h:75) [77]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 21>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ULTRA_HLS/fully_connected.h:78) [85]  (0 ns)
	'add' operation ('i', ULTRA_HLS/fully_connected.h:78) [88]  (1.92 ns)

 <State 22>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/fully_connected.h:81) [93]  (2.19 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_5_3_addr', ULTRA_HLS/fully_connected.h:82) [101]  (0 ns)
	'store' operation (ULTRA_HLS/fully_connected.h:82) of variable 'tmp_72', ULTRA_HLS/fully_connected.h:82 on array 'A_V_5_3' [117]  (3.25 ns)

 <State 24>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [137]  (1.77 ns)

 <State 25>: 4.71ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ULTRA_HLS/fully_connected.h:87) [140]  (0 ns)
	'icmp' operation ('exitcond5', ULTRA_HLS/fully_connected.h:87) [146]  (1.55 ns)
	'select' operation ('j4_mid2', ULTRA_HLS/fully_connected.h:87) [148]  (1.25 ns)
	'add' operation ('j', ULTRA_HLS/fully_connected.h:87) [199]  (1.92 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_5_6_addr_1', ULTRA_HLS/fully_connected.h:87) [179]  (0 ns)
	'load' operation ('A_V_5_6_load', ULTRA_HLS/fully_connected.h:87) on array 'A_V_5_6' [180]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_V_5_0_load', ULTRA_HLS/fully_connected.h:87) on array 'A_V_5_0' [168]  (3.25 ns)

 <State 28>: 3.53ns
The critical path consists of the following:
	'mux' operation ('tmp_62', ULTRA_HLS/fully_connected.h:87) [183]  (2.48 ns)
	'mul' operation ('r.V', ULTRA_HLS/fully_connected.h:90) [195]  (1.05 ns)

 <State 29>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bias_V_11_addr_1', ULTRA_HLS/fully_connected.h:92) [203]  (0 ns)
	'load' operation ('bias_V_11_load', ULTRA_HLS/fully_connected.h:92) on array 'bias_V_11' [204]  (2.32 ns)

 <State 30>: 3.75ns
The critical path consists of the following:
	'select' operation ('p_3_mid2', ULTRA_HLS/fully_connected.h:87) [147]  (0.733 ns)
	'add' operation ('buf.V', ULTRA_HLS/fully_connected.h:90) [197]  (3.02 ns)

 <State 31>: 2.52ns
The critical path consists of the following:
	'add' operation ('r_V_4_tr', ULTRA_HLS/fully_connected.h:92) [206]  (2.52 ns)

 <State 32>: 2.52ns
The critical path consists of the following:
	'sub' operation ('p_neg', ULTRA_HLS/fully_connected.h:92) [208]  (2.52 ns)

 <State 33>: 2.9ns
The critical path consists of the following:
	'sub' operation ('tmp_60', ULTRA_HLS/fully_connected.h:92) [214]  (2.2 ns)
	'select' operation ('tmp_61', ULTRA_HLS/fully_connected.h:92) [216]  (0.704 ns)

 <State 34>: 3.89ns
The critical path consists of the following:
	'mul' operation ('r_V_5', ULTRA_HLS/fully_connected.h:92) [220]  (3.89 ns)

 <State 35>: 3.89ns
The critical path consists of the following:
	'mul' operation ('r_V_5', ULTRA_HLS/fully_connected.h:92) [220]  (3.89 ns)

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/fully_connected.h:92) [222]  (3.95 ns)

 <State 38>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/fully_connected.h:92) [222]  (3.95 ns)

 <State 39>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/fully_connected.h:92) [222]  (3.95 ns)

 <State 40>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/fully_connected.h:92) [222]  (3.95 ns)

 <State 41>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/fully_connected.h:92) [222]  (3.95 ns)

 <State 42>: 3.44ns
The critical path consists of the following:
	'sub' operation ('neg_mul', ULTRA_HLS/fully_connected.h:92) [223]  (3.44 ns)

 <State 43>: 3.65ns
The critical path consists of the following:
	'select' operation ('p_v_v', ULTRA_HLS/fully_connected.h:92) [227]  (0.766 ns)
	'sub' operation ('neg_ti', ULTRA_HLS/fully_connected.h:93) [229]  (2.08 ns)
	'select' operation ('tmp_68', ULTRA_HLS/fully_connected.h:92) [232]  (0 ns)
	'select' operation ('Outbuf.V', ULTRA_HLS/fully_connected.h:93) [233]  (0.805 ns)

 <State 44>: 2.19ns
The critical path consists of the following:
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/fully_connected.h:94) [234]  (2.19 ns)

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 4.06ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ULTRA_HLS/fully_connected.h:58) [252]  (0 ns)
	'icmp' operation ('exitcond', ULTRA_HLS/fully_connected.h:58) [258]  (1.3 ns)
	'select' operation ('i_mid2', ULTRA_HLS/fully_connected.h:58) [259]  (1.02 ns)
	'add' operation ('i', ULTRA_HLS/fully_connected.h:58) [305]  (1.74 ns)

 <State 47>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/fully_connected.h:61) [265]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/fully_connected.h:63) [303]  (2.19 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_5_3_addr', ULTRA_HLS/fully_connected.h:62) [271]  (0 ns)
	'store' operation (ULTRA_HLS/fully_connected.h:62) of variable 'tmp_70', ULTRA_HLS/fully_connected.h:62 on array 'B_V_5_3' [288]  (3.25 ns)

 <State 49>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ULTRA_HLS/fully_connected.h:65) [310]  (1.77 ns)

 <State 50>: 1.74ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ULTRA_HLS/fully_connected.h:65) [310]  (0 ns)
	'add' operation ('i', ULTRA_HLS/fully_connected.h:65) [313]  (1.74 ns)

 <State 51>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/fully_connected.h:68) [318]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/fully_connected.h:70) [323]  (2.19 ns)

 <State 52>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bias_V_11_addr', ULTRA_HLS/fully_connected.h:69) [321]  (0 ns)
	'store' operation (ULTRA_HLS/fully_connected.h:69) of variable 'tmp_71', ULTRA_HLS/fully_connected.h:69 on array 'bias_V_11' [322]  (2.32 ns)

 <State 53>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
