Fitter Status : Successful - Mon May 06 11:19:54 2013
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : Project
Top-level Entity Name : CPUManager
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 15 %
    Combinational ALUTs : 1,512 / 12,480 ( 12 % )
    Dedicated logic registers : 688 / 12,480 ( 6 % )
Total registers : 688
Total pins : 151 / 343 ( 44 % )
Total virtual pins : 0
Total block memory bits : 4,096 / 419,328 ( < 1 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
