# kintex7-ov13850-fpga-mipi-camera

This is a renew revision of OV13850 MIPI CSI-2 Camera Demonstration from https://github.com/gatecat/CSI2Rx.git.

A well supplier provide OV13850 with VCM and w/o VCM:

See: https://item.taobao.com/item.htm?spm=a1z09.2.0.0.4d962e8dgmcFQt&id=675713230462&_u=u10quk0k1301

<img src="https://user-images.githubusercontent.com/29487339/204708999-366bc21d-de9e-48be-a4b9-bf08d01bfc4e.png" style="height:35%; width:35%">


# Hardware Setup - OV13850 (EVB CAM1320)

https://wiki.friendlyelec.com/wiki/index.php/Matrix_-_CAM1320

<img src="https://user-images.githubusercontent.com/29487339/196957749-01f269f3-7e2b-46f7-bed5-f2cc1b13ef1b.JPG" style="height:45%; width:45%"> <img src="https://user-images.githubusercontent.com/29487339/196957945-e12b5e69-e9f5-4f64-9734-6a4ca24b32de.JPG" style="height:45%; width:45%">

# Vivado Blocks

<img src="https://user-images.githubusercontent.com/29487339/196951043-0649ad0d-74d4-42f2-b8c0-5e2d63f34c53.png" style="height:65%; width:65%">

# FPGA internal signal and blocks - Default Pull Revision

<img src="https://user-images.githubusercontent.com/29487339/196950609-b47ecddc-800b-431a-9deb-84fcb5511949.png" style="height:65%; width:65%">

# FPGA internal signal and blocks - Updated Revision

<img src="https://user-images.githubusercontent.com/29487339/196950829-e15dc529-da8d-4d3e-bb8b-f1dc68686735.png" style="height:65%; width:65%">
