# TASKS FOR WEEK 1
- Complete tool installation
- Run the sample files
- Complete Reading
- Pick a target language (VHDL or Verilog)
