//*
 /* stm32F103C8T6.h
 *
 *  Created on: Jul 14, 2023
 *      Author: LAHOUASNA ABDERRAHMANE
 */

#ifndef STM32F103C8T6_H_
#define STM32F103C8T6_H_
/****************************RCC Register*****************************/
#define RCC_CR               *(( volatile unsigned long int*) 0x40021000)  //0
#define RCC_CFGR             *(( volatile unsigned long int*) 0x40021004)  //4
#define RCC_CIR              *(( volatile unsigned long int*) 0x40021008)  //8
#define RCC_APB2RSTR         *(( volatile unsigned long int*) 0x4002100c)  //12
#define RCC_APB1RSTR         *(( volatile unsigned long int*) 0x40021010)  //16
#define RCC_AHBENR           *(( volatile unsigned long int*) 0x40021014)  //20
#define RCC_APB2ENR          *(( volatile unsigned long int*) 0x40021018)  //24
#define RCC_APB1ENR          *(( volatile unsigned long int*) 0x4002101c)  //28
#define RCC_BDCR             *(( volatile unsigned long int*) 0x40021020)  //32
#define RCC_CSR              *(( volatile unsigned long int*) 0x40021024)  //36
#define RCC_AHBSTR           *(( volatile unsigned long int*) 0x40021028)  //40
#define RCC_CFGR2            *(( volatile unsigned long int*) 0x4002102c)  //44
/****************************CRC Register******************************/
#define CRC_DR               *(( volatile unsigned long int*) 0x40023000) //00
#define CRC_IDR              *(( volatile unsigned long int*) 0x40023004) //04
#define CRC_CR               *(( volatile unsigned long int*) 0x40023008) //08
/***************Power control Register*********************************/
#define PWR_CR               *(( volatile unsigned long int*) 0x40007000) //00
#define PWR_CSR              *(( volatile unsigned long int*) 0x40007004) //04
/***************Backup Register****************************************/
#define BKP_DR1              *(( volatile unsigned long int*) 0x40006C04)
#define BKP_DR2              *(( volatile unsigned long int*) 0x40006C09)
#define BKP_DR3              *(( volatile unsigned long int*) 0x40006C0c)
#define BKP_DR4              *(( volatile unsigned long int*) 0x40006C10)
#define BKP_DR5              *(( volatile unsigned long int*) 0x40006C14)
#define BKP_DR6              *(( volatile unsigned long int*) 0x40006C18)
#define BKP_DR8              *(( volatile unsigned long int*) 0x40006C20)
#define BKP_DR9              *(( volatile unsigned long int*) 0x40006C24)
#define BKP_DR10             *(( volatile unsigned long int*) 0x40006C28)
#define BKP_RTCCR            *(( volatile unsigned long int*) 0x40006C2c)
#define BKP_CR               *(( volatile unsigned long int*) 0x40006C30)
#define BKP_CSR              *(( volatile unsigned long int*) 0x40006C34)
#define BKP_DR11             *(( volatile unsigned long int*) 0x40006C40)
#define BKP_DR12             *(( volatile unsigned long int*) 0x40006C44)
#define BKP_DR13             *(( volatile unsigned long int*) 0x40006C48)
#define BKP_DR14             *(( volatile unsigned long int*) 0x40006C4c)
#define BKP_DR15             *(( volatile unsigned long int*) 0x40006C50)
#define BKP_DR16             *(( volatile unsigned long int*) 0x40006C54)
#define BKP_DR17             *(( volatile unsigned long int*) 0x40006C58)
#define BKP_DR18             *(( volatile unsigned long int*) 0x40006C5c)
#define BKP_DR19             *(( volatile unsigned long int*) 0x40006C60)
#define BKP_DR20             *(( volatile unsigned long int*) 0x40006C64)
#define BKP_DR21             *(( volatile unsigned long int*) 0x40006C68)
#define BKP_DR22             *(( volatile unsigned long int*) 0x40006C6c)
#define BKP_DR23             *(( volatile unsigned long int*) 0x40006C70)
#define BKP_DR24             *(( volatile unsigned long int*) 0x40006C74)
#define BKP_DR25             *(( volatile unsigned long int*) 0x40006C78)
#define BKP_DR26             *(( volatile unsigned long int*) 0x40006C7c)
#define BKP_DR27             *(( volatile unsigned long int*) 0x40006C80)
#define BKP_DR28             *(( volatile unsigned long int*) 0x40006C84)
#define BKP_DR29             *(( volatile unsigned long int*) 0x40006C88)
#define BKP_DR30             *(( volatile unsigned long int*) 0x40006C8c)
#define BKP_DR31             *(( volatile unsigned long int*) 0x40006C90)
#define BKP_DR32             *(( volatile unsigned long int*) 0x40006C94)
#define BKP_DR33             *(( volatile unsigned long int*) 0x40006C98)
#define BKP_DR34             *(( volatile unsigned long int*) 0x40006C9c)
#define BKP_DR35             *(( volatile unsigned long int*) 0x40006CA0)
#define BKP_DR36             *(( volatile unsigned long int*) 0x40006CA4)
#define BKP_DR37             *(( volatile unsigned long int*) 0x40006CA8)
#define BKP_DR38             *(( volatile unsigned long int*) 0x40006CAc)
#define BKP_DR39             *(( volatile unsigned long int*) 0x40006CB0)
#define BKP_DR40             *(( volatile unsigned long int*) 0x40006CB4)
#define BKP_DR41             *(( volatile unsigned long int*) 0x40006CB8)
#define BKP_DR42             *(( volatile unsigned long int*) 0x40006CBc)

/*************************GPIOA Register***********************************/
#define GPIOA_CRL            *(( volatile unsigned long int*) 0x40010800)
#define GPIOA_CRH            *(( volatile unsigned long int*) 0x40010804)
#define GPIOA_IDR            *(( volatile unsigned long int*) 0x40010808)
#define GPIOA_ODR            *(( volatile unsigned long int*) 0x4001080c)
#define GPIOA_BSRR           *(( volatile unsigned long int*) 0x40010810)
#define GPIOA_BRR            *(( volatile unsigned long int*) 0x40010814)
#define GPIOA_LCKR           *(( volatile unsigned long int*) 0x40010818)
/*************************GPIOB Register***********************************/
#define GPIOB_CRL            *(( volatile unsigned long int*) 0x40010c00)
#define GPIOB_CRH            *(( volatile unsigned long int*) 0x40010c04)
#define GPIOB_IDR            *(( volatile unsigned long int*) 0x40010c08)
#define GPIOB_ODR            *(( volatile unsigned long int*) 0x40010c0c)
#define GPIOB_BSRR           *(( volatile unsigned long int*) 0x40010c10)
#define GPIOB_BRR            *(( volatile unsigned long int*) 0x40010c14)
#define GPIOB_LCKR           *(( volatile unsigned long int*) 0x40010c18)
/*************************GPIOC Register***********************************/
#define GPIOC_CRL            *(( volatile unsigned long int*) 0x40011000)
#define GPIOC_CRH            *(( volatile unsigned long int*) 0x40011004)
#define GPIOC_IDR            *(( volatile unsigned long int*) 0x40011008)
#define GPIOC_ODR            *(( volatile unsigned long int*) 0x4001100c)
#define GPIOC_BSRR           *(( volatile unsigned long int*) 0x40011010)
#define GPIOC_BRR            *(( volatile unsigned long int*) 0x40011014)
#define GPIOC_LCKR           *(( volatile unsigned long int*) 0x40011018)
/*************************GPIOD Register***********************************/
#define GPIOD_CRL            *(( volatile unsigned long int*) 0x40011400)
#define GPIOD_CRH            *(( volatile unsigned long int*) 0x40011404)
#define GPIOD_IDR            *(( volatile unsigned long int*) 0x40011408)
#define GPIOD_ODR            *(( volatile unsigned long int*) 0x4001140c)
#define GPIOD_BSRR           *(( volatile unsigned long int*) 0x40011410)
#define GPIOD_BRR            *(( volatile unsigned long int*) 0x40011414)
#define GPIOD_LCKR           *(( volatile unsigned long int*) 0x40011418)
/*************************GPIOE Register***********************************/
#define GPIOE_CRL            *(( volatile unsigned long int*) 0x40011800)
#define GPIOE_CRH            *(( volatile unsigned long int*) 0x40011804)
#define GPIOE_IDR            *(( volatile unsigned long int*) 0x40011808)
#define GPIOE_ODR            *(( volatile unsigned long int*) 0x4001180c)
#define GPIOE_BSRR           *(( volatile unsigned long int*) 0x40011810)
#define GPIOE_BRR            *(( volatile unsigned long int*) 0x40011814)
#define GPIOE_LCKR           *(( volatile unsigned long int*) 0x40011818)
/*************************GPIOF Register***********************************/
#define GPIOF_CRL            *(( volatile unsigned long int*) 0x40011c00)
#define GPIOF_CRH            *(( volatile unsigned long int*) 0x40011c04)
#define GPIOF_IDR            *(( volatile unsigned long int*) 0x40011c08)
#define GPIOF_ODR            *(( volatile unsigned long int*) 0x40011c0c)
#define GPIOF_BSRR           *(( volatile unsigned long int*) 0x40011c10)
#define GPIOF_BRR            *(( volatile unsigned long int*) 0x40011c14)
#define GPIOF_LCKR           *(( volatile unsigned long int*) 0x40011c18)
/*************************GPIOG Register***********************************/
#define GPIOG_CRL            *(( volatile unsigned long int*) 0x40012000)
#define GPIOG_CRH            *(( volatile unsigned long int*) 0x40012004)
#define GPIOG_IDR            *(( volatile unsigned long int*) 0x40012008)
#define GPIOG_ODR            *(( volatile unsigned long int*) 0x4001200c)
#define GPIOG_BSRR           *(( volatile unsigned long int*) 0x40012010)
#define GPIOG_BRR            *(( volatile unsigned long int*) 0x40012014)
#define GPIOG_LCKR           *(( volatile unsigned long int*) 0x40012018)
/*************************AFIO Register***********************************/
#define AFIO_EVCR            *(( volatile unsigned long int*) 0x40010000)
#define AFIO_MAPR            *(( volatile unsigned long int*) 0x40010004)
#define AFIO_EXTICR1         *(( volatile unsigned long int*) 0x40010008)
#define AFIO_EXTICR2         *(( volatile unsigned long int*) 0x4001000c)
#define AFIO_EXTICR3         *(( volatile unsigned long int*) 0x40010010)
#define AFIO_EXTICR4         *(( volatile unsigned long int*) 0x40010014)
#define AFIO_MAPR2           *(( volatile unsigned long int*) 0x40010018)
/*************************EXTI Register***********************************/
#define EXTI_IMR             *(( volatile unsigned long int*) 0x40010400)
#define EXTI_EMR             *(( volatile unsigned long int*) 0x40010404)
#define EXTI_RTSR            *(( volatile unsigned long int*) 0x40010408)
#define EXTI_FTSR            *(( volatile unsigned long int*) 0x4001040c)
#define EXTI_SWIER           *(( volatile unsigned long int*) 0x40010410)
#define EXTI_PR              *(( volatile unsigned long int*) 0x40010414)
#define EXTI_MAPR2           *(( volatile unsigned long int*) 0x40010418)
/*************************Ethernet register ******************************/
#define ETH_MACCR            *(( volatile unsigned long int*) 0x40028000)
#define ETH_MACFFR           *(( volatile unsigned long int*) 0x40028004)
#define ETH_MACHTHR          *(( volatile unsigned long int*) 0x40028008)
#define ETH_MACHTLR          *(( volatile unsigned long int*) 0x4002800c)
#define ETH_MACMIIAR         *(( volatile unsigned long int*) 0x40028010)
#define ETH_MACMIIDR         *(( volatile unsigned long int*) 0x40028014)
#define ETH_MACFCR           *(( volatile unsigned long int*) 0x40028018)
#define ETH_MACVLANTR        *(( volatile unsigned long int*) 0x4002801c)
#define ETH_MACRWUFFR        *(( volatile unsigned long int*) 0x40028028)
#define ETH_MACPMTCSR        *(( volatile unsigned long int*) 0x4002802c)
#define ETH_MACSR            *(( volatile unsigned long int*) 0x40028038)
#define ETH_MACIMR           *(( volatile unsigned long int*) 0x4002803c)
#define ETH_MACA0HR          *(( volatile unsigned long int*) 0x40028040)
#define ETH_MACA0LR          *(( volatile unsigned long int*) 0x40028044)
#define ETH_MACA1HR          *(( volatile unsigned long int*) 0x40028048)
#define ETH_MACA1LR          *(( volatile unsigned long int*) 0x4002804c)
#define ETH_MACA2HR          *(( volatile unsigned long int*) 0x40028050)
#define ETH_MACA2LR          *(( volatile unsigned long int*) 0x40028054)
#define ETH_MACA3HR          *(( volatile unsigned long int*) 0x40028058)
#define ETH_MACA3LR          *(( volatile unsigned long int*) 0x4002805c)
#define ETH_MMCCR            *(( volatile unsigned long int*) 0x40028100)
#define ETH_MMCRIR           *(( volatile unsigned long int*) 0x40028104)
#define ETH_MMCTIR           *(( volatile unsigned long int*) 0x40028108)
#define ETH_MMCRIMR          *(( volatile unsigned long int*) 0x4002810c)
#define ETH_MMCTIMR          *(( volatile unsigned long int*) 0x40028110)
#define ETH_MMCTGFSCCR       *(( volatile unsigned long int*) 0x4002814c)
#define ETH_MMCTGFMSCCR      *(( volatile unsigned long int*) 0x40028150)
#define ETH_MMCTGFCR         *(( volatile unsigned long int*) 0x40028168)
#define ETH_MMCRFCECR        *(( volatile unsigned long int*) 0x40028194)
#define ETH_MMCRFAECR        *(( volatile unsigned long int*) 0x40028198)
#define ETH_MMCRGUFCR		 *(( volatile unsigned long int*) 0x400281c4)
#define ETH_PTPTSCR          *(( volatile unsigned long int*) 0x40028700)
#define ETH_PTPSSIR          *(( volatile unsigned long int*) 0x40028704)
#define ETH_PTPTSHR          *(( volatile unsigned long int*) 0x40028708)
#define ETH_PTPTSLR          *(( volatile unsigned long int*) 0x4002870c)
#define ETH_PTPTSHUR         *(( volatile unsigned long int*) 0x40028710)
#define ETH_PTPTSLUR         *(( volatile unsigned long int*) 0x40028714)
#define ETH_PTPTSAR          *(( volatile unsigned long int*) 0x40028718)
#define ETH_PTPTTHR          *(( volatile unsigned long int*) 0x4002871c)
#define ETH_PTPTTLR          *(( volatile unsigned long int*) 0x40028720)
#define ETH_DMABMR	         *(( volatile unsigned long int*) 0x40029000)
#define ETH_DMATPDR          *(( volatile unsigned long int*) 0x40029004)
#define ETH_DMARPDR          *(( volatile unsigned long int*) 0x40029008)
#define ETH_DMARDLAR	     *(( volatile unsigned long int*) 0x4002900c)//
#define ETH_DMATDLAR         *(( volatile unsigned long int*) 0x40029010)
#define ETH_DMASR            *(( volatile unsigned long int*) 0x40029014)
#define ETH_DMAOMR 	         *(( volatile unsigned long int*) 0x40029018)
#define ETH_DMAIER           *(( volatile unsigned long int*) 0x4002901c)
#define ETH_DMAMFBOCR        *(( volatile unsigned long int*) 0x40029020)
#define ETH_DMACHTDR         *(( volatile unsigned long int*) 0x40029048)
#define ETH_DMACHRDR         *(( volatile unsigned long int*) 0x4002904c)
#define ETH_DMACHTBAR        *(( volatile unsigned long int*) 0x40029050)
#define ETH_DMACHRBAR        *(( volatile unsigned long int*) 0x40029054)
/*************************SDIO Register***********************************/
#define SDIO_POWER           *(( volatile unsigned long int*) 0x40018000)
#define SDIO_CLKCR           *(( volatile unsigned long int*) 0x40018004)
#define SDIO_ARG             *(( volatile unsigned long int*) 0x40018008)
#define SDIO_CMD             *(( volatile unsigned long int*) 0x4001800c)
#define SDIO_RESPCMD         *(( volatile unsigned long int*) 0x40018010)
#define SDIO_RESP1           *(( volatile unsigned long int*) 0x40018014)
#define SDIO_RESP2           *(( volatile unsigned long int*) 0x40018018)
#define SDIO_RESP3           *(( volatile unsigned long int*) 0x4001801c)
#define SDIO_RESP4           *(( volatile unsigned long int*) 0x40018020)
#define SDIO_DTIM_ER         *(( volatile unsigned long int*) 0x40018024)
#define SDIO_DLEN            *(( volatile unsigned long int*) 0x40018028)
#define SDIO_DCTRL           *(( volatile unsigned long int*) 0x4001802c)
#define SDIO_DCOUNT          *(( volatile unsigned long int*) 0x40018030)
#define SDIO_STA             *(( volatile unsigned long int*) 0x40018034)
#define SDIO_ICR             *(( volatile unsigned long int*) 0x40018038)
#define SDIO_MASK            *(( volatile unsigned long int*) 0x4001803c)
#define SDIO_FIFOCNT         *(( volatile unsigned long int*) 0x40018048)
#define SDIO_FIFO            *(( volatile unsigned long int*) 0x40018080)
/**********************************Timer1 Register****************************************/
#define TIM1_CR1             *(( volatile unsigned long int*)  0x40012C00)
#define TIM1_CR2             *(( volatile unsigned long int*)  0x40012C04)
#define TIM1_SMCR            *(( volatile unsigned long int*)  0x40012C08)
#define TIM1_DIER            *(( volatile unsigned long int*)  0x40012C0c)
#define TIM1_SR              *(( volatile unsigned long int*)  0x40012C10)
#define TIM1_EGR             *(( volatile unsigned long int*)  0x40012C14)
#define TIM1_CCMR1           *(( volatile unsigned long int*)  0x40012C18)
#define TIM1_CCMR2           *(( volatile unsigned long int*)  0x40012C1c)
#define TIM1_CCER            *(( volatile unsigned long int*)  0x40012C20)
#define TIM1_CNT             *(( volatile unsigned long int*)  0x40012C24)
#define TIM1_PSC             *(( volatile unsigned long int*)  0x40012C28)
#define TIM1_ARR             *(( volatile unsigned long int*)  0x40012C2c)
#define TIM1_RCR             *(( volatile unsigned long int*)  0x40012C30)
#define TIM1_CCR1            *(( volatile unsigned long int*)  0x40012C34)
#define TIM1_CCR2            *(( volatile unsigned long int*)  0x40012C38)
#define TIM1_CCR3            *(( volatile unsigned long int*)  0x40012C3c)
#define TIM1_CCR4            *(( volatile unsigned long int*)  0x40012C40)
#define TIM1_BDTR            *(( volatile unsigned long int*)  0x40012C44)
#define TIM1_DCR             *(( volatile unsigned long int*)  0x40012C48)
#define TIM1_DMAR            *(( volatile unsigned long int*)  0x40012C4c)
/**********************************Timer2 Register****************************************/
#define TIM2_CR1             *(( volatile unsigned long int*)  0x40000000)
#define TIM2_CR2             *(( volatile unsigned long int*)  0x40000004)
#define TIM2_SMCR            *(( volatile unsigned long int*)  0x40000008)
#define TIM2_DIER            *(( volatile unsigned long int*)  0x4000000c)
#define TIM2_SR              *(( volatile unsigned long int*)  0x40000010)
#define TIM2_EGR             *(( volatile unsigned long int*)  0x40000014)
#define TIM2_CCMR1           *(( volatile unsigned long int*)  0x40000018)
#define TIM2_CCMR2           *(( volatile unsigned long int*)  0x4000001c)
#define TIM2_CCER            *(( volatile unsigned long int*)  0x40000020)
#define TIM2_CNT             *(( volatile unsigned long int*)  0x40000024)
#define TIM2_PSC             *(( volatile unsigned long int*)  0x40000028)
#define TIM2_ARR             *(( volatile unsigned long int*)  0x4000002c)
#define TIM2_CCR1            *(( volatile unsigned long int*)  0x40000034)
#define TIM2_CCR2            *(( volatile unsigned long int*)  0x40000038)
#define TIM2_CCR3            *(( volatile unsigned long int*)  0x4000003c)
#define TIM2_CCR4            *(( volatile unsigned long int*)  0x40000040)
#define TIM2_DCR             *(( volatile unsigned long int*)  0x40000048)
#define TIM2_DMAR            *(( volatile unsigned long int*)  0x4000004c)
/**********************************Timer3 Register****************************************/
#define TIM3_CR1             *(( volatile unsigned long int*)  0x40000400)
#define TIM3_CR2             *(( volatile unsigned long int*)  0x40000404)
#define TIM3_SMCR            *(( volatile unsigned long int*)  0x40000408)
#define TIM3_DIER            *(( volatile unsigned long int*)  0x4000040c)
#define TIM3_SR              *(( volatile unsigned long int*)  0x40000410)
#define TIM3_EGR             *(( volatile unsigned long int*)  0x40000414)
#define TIM3_CCMR1           *(( volatile unsigned long int*)  0x40000418)
#define TIM3_CCMR2           *(( volatile unsigned long int*)  0x4000041c)
#define TIM3_CCER            *(( volatile unsigned long int*)  0x40000420)
#define TIM3_CNT             *(( volatile unsigned long int*)  0x40000424)
#define TIM3_PSC             *(( volatile unsigned long int*)  0x40000428)
#define TIM3_ARR             *(( volatile unsigned long int*)  0x4000042c)
#define TIM3_CCR1            *(( volatile unsigned long int*)  0x40000434)
#define TIM3_CCR2            *(( volatile unsigned long int*)  0x40000438)
#define TIM3_CCR3            *(( volatile unsigned long int*)  0x4000043c)
#define TIM3_CCR4            *(( volatile unsigned long int*)  0x40000440)
#define TIM3_DCR             *(( volatile unsigned long int*)  0x40000448)
#define TIM3_DMAR            *(( volatile unsigned long int*)  0x4000044c)
/**********************************Timer4 Register****************************************/
#define TIM4_CR1             *(( volatile unsigned long int*)  0x40000800)
#define TIM4_CR2             *(( volatile unsigned long int*)  0x40000804)
#define TIM4_SMCR            *(( volatile unsigned long int*)  0x40000808)
#define TIM4_DIER            *(( volatile unsigned long int*)  0x4000080c)
#define TIM4_SR              *(( volatile unsigned long int*)  0x40000810)
#define TIM4_EGR             *(( volatile unsigned long int*)  0x40000814)
#define TIM4_CCMR1           *(( volatile unsigned long int*)  0x40000818)
#define TIM4_CCMR2           *(( volatile unsigned long int*)  0x4000081c)
#define TIM4_CCER            *(( volatile unsigned long int*)  0x40000820)
#define TIM4_CNT             *(( volatile unsigned long int*)  0x40000824)
#define TIM4_PSC             *(( volatile unsigned long int*)  0x40000828)
#define TIM4_ARR             *(( volatile unsigned long int*)  0x4000082c)
#define TIM4_CCR1            *(( volatile unsigned long int*)  0x40000834)
#define TIM4_CCR2            *(( volatile unsigned long int*)  0x40000838)
#define TIM4_CCR3            *(( volatile unsigned long int*)  0x4000083c)
#define TIM4_CCR4            *(( volatile unsigned long int*)  0x40000840)
#define TIM4_DCR             *(( volatile unsigned long int*)  0x40000848)
#define TIM4_DMAR            *(( volatile unsigned long int*)  0x4000084c)
/**********************************Timer5 Register****************************************/
#define TIM5_CR1             *(( volatile unsigned long int*)  0x40000c00)
#define TIM5_CR2             *(( volatile unsigned long int*)  0x40000c04)
#define TIM5_SMCR            *(( volatile unsigned long int*)  0x40000c08)
#define TIM5_DIER            *(( volatile unsigned long int*)  0x40000c0c)
#define TIM5_SR              *(( volatile unsigned long int*)  0x40000c10)
#define TIM5_EGR             *(( volatile unsigned long int*)  0x40000c14)
#define TIM5_CCMR1           *(( volatile unsigned long int*)  0x40000c18)
#define TIM5_CCMR2           *(( volatile unsigned long int*)  0x40000c1c)
#define TIM5_CCER            *(( volatile unsigned long int*)  0x40000c20)
#define TIM5_CNT             *(( volatile unsigned long int*)  0x40000c24)
#define TIM5_PSC             *(( volatile unsigned long int*)  0x40000c28)
#define TIM5_ARR             *(( volatile unsigned long int*)  0x40000c2c)
#define TIM5_CCR1            *(( volatile unsigned long int*)  0x40000c34)
#define TIM5_CCR2            *(( volatile unsigned long int*)  0x40000c38)
#define TIM5_CCR3            *(( volatile unsigned long int*)  0x40000c3c)
#define TIM5_CCR4            *(( volatile unsigned long int*)  0x40000c40)
#define TIM5_DCR             *(( volatile unsigned long int*)  0x40000c48)
#define TIM5_DMAR            *(( volatile unsigned long int*)  0x40000c4c)
/**********************************Timer6 Register****************************************/
#define TIM6_CR1             *(( volatile unsigned long int*)  0x40001000)
#define TIM6_CR2             *(( volatile unsigned long int*)  0x40001004)
#define TIM6_DIER            *(( volatile unsigned long int*)  0x4000100c)
#define TIM6_SR              *(( volatile unsigned long int*)  0x40001010)
#define TIM6_EGR             *(( volatile unsigned long int*)  0x40001014)
#define TIM6_CNT             *(( volatile unsigned long int*)  0x40001024)
#define TIM6_PSC             *(( volatile unsigned long int*)  0x40001028)
#define TIM6_ARR             *(( volatile unsigned long int*)  0x4000102c)
#define TIM6_RCR             *(( volatile unsigned long int*)  0x40001030)
#define TIM6_CCR1            *(( volatile unsigned long int*)  0x40001034)
#define TIM6_CCR2            *(( volatile unsigned long int*)  0x40001038)
#define TIM6_CCR3            *(( volatile unsigned long int*)  0x4000103c)
#define TIM6_CCR4            *(( volatile unsigned long int*)  0x40001040)
#define TIM6_BDTR            *(( volatile unsigned long int*)  0x40001044)
#define TIM6_DCR             *(( volatile unsigned long int*)  0x40001048)
#define TIM6_DMAR            *(( volatile unsigned long int*)  0x4000104c)
/**********************************Timer7 Register****************************************/
#define TIM7_CR1             *(( volatile unsigned long int*)  0x40001400)
#define TIM7_CR2             *(( volatile unsigned long int*)  0x40001404)
#define TIM7_SMCR            *(( volatile unsigned long int*)  0x40001408)
#define TIM7_DIER            *(( volatile unsigned long int*)  0x4000140c)
#define TIM7_SR              *(( volatile unsigned long int*)  0x40001410)
#define TIM7_EGR             *(( volatile unsigned long int*)  0x40001414)
#define TIM7_CCMR1           *(( volatile unsigned long int*)  0x40001418)
#define TIM7_CCMR2           *(( volatile unsigned long int*)  0x4000141c)
#define TIM7_CCER            *(( volatile unsigned long int*)  0x40001420)
#define TIM7_CNT             *(( volatile unsigned long int*)  0x40001424)
#define TIM7_PSC             *(( volatile unsigned long int*)  0x40001428)
#define TIM7_ARR             *(( volatile unsigned long int*)  0x4000142c)
/**********************************Timer8 Register****************************************/
#define TIM8_CR1             *(( volatile unsigned long int*)  0x40013400)
#define TIM8_CR2             *(( volatile unsigned long int*)  0x40013404)
#define TIM8_SMCR            *(( volatile unsigned long int*)  0x40013408)
#define TIM8_DIER            *(( volatile unsigned long int*)  0x4001340c)
#define TIM8_SR              *(( volatile unsigned long int*)  0x40013410)
#define TIM8_EGR             *(( volatile unsigned long int*)  0x40013414)
#define TIM8_CCMR1           *(( volatile unsigned long int*)  0x40013418)
#define TIM8_CCMR2           *(( volatile unsigned long int*)  0x4001341c)
#define TIM8_CCER            *(( volatile unsigned long int*)  0x40013420)
#define TIM8_CNT             *(( volatile unsigned long int*)  0x40013424)
#define TIM8_PSC             *(( volatile unsigned long int*)  0x40013428)
#define TIM8_ARR             *(( volatile unsigned long int*)  0x4001342c)
#define TIM8_RCR             *(( volatile unsigned long int*)  0x40013430)
#define TIM8_CCR1            *(( volatile unsigned long int*)  0x40013434)
#define TIM8_CCR2            *(( volatile unsigned long int*)  0x40013438)
#define TIM8_CCR3            *(( volatile unsigned long int*)  0x4001343c)
#define TIM8_CCR4            *(( volatile unsigned long int*)  0x40013440)
#define TIM8_BDTR            *(( volatile unsigned long int*)  0x40013444)
#define TIM8_DCR             *(( volatile unsigned long int*)  0x40013448)
#define TIM8_DMAR            *(( volatile unsigned long int*)  0x4001344c)
/**********************************Timer9 Register****************************************/
#define TIM9_CR1             *(( volatile unsigned long int*)  0x40014c00)
#define TIM9_SMCR            *(( volatile unsigned long int*)  0x40014c08)
#define TIM9_DIER            *(( volatile unsigned long int*)  0x40014c0c)
#define TIM9_SR              *(( volatile unsigned long int*)  0x40014c10)
#define TIM9_EGR             *(( volatile unsigned long int*)  0x40014c14)
#define TIM9_CCMR1           *(( volatile unsigned long int*)  0x40014c18)
#define TIM9_CCER            *(( volatile unsigned long int*)  0x40014c20)
#define TIM9_CNT             *(( volatile unsigned long int*)  0x40014c24)
#define TIM9_PSC             *(( volatile unsigned long int*)  0x40014c28)
#define TIM9_ARR             *(( volatile unsigned long int*)  0x40014c2c)
#define TIM9_CCR1            *(( volatile unsigned long int*)  0x40014c34)
#define TIM9_CCR2            *(( volatile unsigned long int*)  0x40014c38)
/**********************************Timer10 Register****************************************/
#define TIM10_CR1            *(( volatile unsigned long int*)  0x40015000)
#define TIM10_SMCR           *(( volatile unsigned long int*)  0x40015008)
#define TIM10_DIER           *(( volatile unsigned long int*)  0x4001500c)
#define TIM10_SR             *(( volatile unsigned long int*)  0x40015010)
#define TIM10_EGR            *(( volatile unsigned long int*)  0x40015014)
#define TIM10_CCMR1          *(( volatile unsigned long int*)  0x40015018)
#define TIM10_CCER           *(( volatile unsigned long int*)  0x40015020)
#define TIM10_CNT            *(( volatile unsigned long int*)  0x40015024)
#define TIM10_PSC            *(( volatile unsigned long int*)  0x40015028)
#define TIM10_ARR            *(( volatile unsigned long int*)  0x4001502c)
#define TIM10_CCR1           *(( volatile unsigned long int*)  0x40015034)
/**********************************Timer11 Register****************************************/
#define TIM11_CR1            *(( volatile unsigned long int*)  0x40015400)
#define TIM11_SMCR           *(( volatile unsigned long int*)  0x40015408)
#define TIM11_DIER           *(( volatile unsigned long int*)  0x4001540c)
#define TIM11_SR             *(( volatile unsigned long int*)  0x40015410)
#define TIM11_EGR            *(( volatile unsigned long int*)  0x40015414)
#define TIM11_CCMR1          *(( volatile unsigned long int*)  0x40015418)
#define TIM11_CCER           *(( volatile unsigned long int*)  0x40015420)
#define TIM11_CNT            *(( volatile unsigned long int*)  0x40015424)
#define TIM11_PSC            *(( volatile unsigned long int*)  0x40015428)
#define TIM11_ARR            *(( volatile unsigned long int*)  0x4001542c)
#define TIM11_CCR1           *(( volatile unsigned long int*)  0x40015434)
/**********************************Timer12 Register******************************************************/
#define TIM12_CR1            *(( volatile unsigned long int*)  0x40001800)
#define TIM12_SMCR           *(( volatile unsigned long int*)  0x40001808)
#define TIM12_DIER           *(( volatile unsigned long int*)  0x4000180c)
#define TIM12_SR             *(( volatile unsigned long int*)  0x40001810)
#define TIM12_EGR            *(( volatile unsigned long int*)  0x40001814)
#define TIM12_CCMR1          *(( volatile unsigned long int*)  0x40001818)
#define TIM12_CCER           *(( volatile unsigned long int*)  0x40001820)
#define TIM12_CNT            *(( volatile unsigned long int*)  0x40001824)
#define TIM12_PSC            *(( volatile unsigned long int*)  0x40001828)
#define TIM12_ARR            *(( volatile unsigned long int*)  0x4000182c)
#define TIM12_CCR1           *(( volatile unsigned long int*)  0x40001834)
#define TIM12_CCR2           *(( volatile unsigned long int*)  0x40001838)
/**********************************Timer13 Register******************************************************/
#define TIM13_CR1            *(( volatile unsigned long int*)  0x40001c00)
#define TIM13_SMCR           *(( volatile unsigned long int*)  0x40001c08)
#define TIM13_DIER           *(( volatile unsigned long int*)  0x40001c0c)
#define TIM13_SR             *(( volatile unsigned long int*)  0x40001c10)
#define TIM13_EGR            *(( volatile unsigned long int*)  0x40001c14)
#define TIM13_CCMR1          *(( volatile unsigned long int*)  0x40001c18)
#define TIM13_CCER           *(( volatile unsigned long int*)  0x40001c20)
#define TIM13_CNT            *(( volatile unsigned long int*)  0x40001c24)
#define TIM13_PSC            *(( volatile unsigned long int*)  0x40001c28)
#define TIM13_ARR            *(( volatile unsigned long int*)  0x40001c2c)
#define TIM13_CCR1           *(( volatile unsigned long int*)  0x40001c34)
/**********************************Timer14 Register******************************************************/
#define TIM14_CR1            *(( volatile unsigned long int*)  0x40002000)
#define TIM14_SMCR           *(( volatile unsigned long int*)  0x40002008)
#define TIM14_DIER           *(( volatile unsigned long int*)  0x4000200c)
#define TIM14_SR             *(( volatile unsigned long int*)  0x40002010)
#define TIM14_EGR            *(( volatile unsigned long int*)  0x40002014)
#define TIM14_CCMR1          *(( volatile unsigned long int*)  0x40002018)
#define TIM14_CCER           *(( volatile unsigned long int*)  0x40002020)
#define TIM14_CNT            *(( volatile unsigned long int*)  0x40002024)
#define TIM14_PSC            *(( volatile unsigned long int*)  0x40002028)
#define TIM14_ARR            *(( volatile unsigned long int*)  0x4000202c)
#define TIM14_CCR1           *(( volatile unsigned long int*)  0x40002034)
/***********************************RTC Register*********************************************************/
#define RTC_CRH              *(( volatile unsigned long int*)  0x40002800)
#define RTC_CRL              *(( volatile unsigned long int*)  0x40002804)
#define RTC_PRLH             *(( volatile unsigned long int*)  0x40002808)
#define RTC_PRLL             *(( volatile unsigned long int*)  0x4000280c)
#define RTC_DIVH             *(( volatile unsigned long int*)  0x40002810)
#define RTC_DIVL             *(( volatile unsigned long int*)  0x40002814)
#define RTC_CNTH             *(( volatile unsigned long int*)  0x40002818)
#define RTC_CNTL             *(( volatile unsigned long int*)  0x4000281c)
#define RTC_ALRH             *(( volatile unsigned long int*)  0x40002820)
#define RTC_ALRL             *(( volatile unsigned long int*)  0x40002824)
/***********************************Window watchdog Register*********************************************/
#define WWDG_CR              *(( volatile unsigned long int*)  0x40002c00)
#define WWDG_CFR             *(( volatile unsigned long int*)  0x40002c04)
#define WWDG_SR              *(( volatile unsigned long int*)  0x40002c08)
/***********************************Independent watchdog Register****************************************/
#define IWDG_KR              *(( volatile unsigned long int*)  0x40003000)
#define IWDG_PR              *(( volatile unsigned long int*)  0x40003004)
#define IWDG_RLR             *(( volatile unsigned long int*)  0x40003008)
#define IWDG_SR              *(( volatile unsigned long int*)  0x4000300c)
/***********************************SPI1 Register*******************************************************/
#define SPI1_CR1             *(( volatile unsigned long int*)  0x40013000)
#define SPI1_CR2             *(( volatile unsigned long int*)  0x40013004)
#define SPI1_SR              *(( volatile unsigned long int*)  0x40013008)
#define SPI1_DR              *(( volatile unsigned long int*)  0x4001300c)
#define SPI1_CRCPR           *(( volatile unsigned long int*)  0x40013010)
#define SPI1_RXCRCR          *(( volatile unsigned long int*)  0x40013014)
#define SPI1_TXCRCR          *(( volatile unsigned long int*)  0x40013018)
#define SPI1_I2SCFGR         *(( volatile unsigned long int*)  0x4001301c)
#define SPI1_I2SPR           *(( volatile unsigned long int*)  0x40013020)
/***********************************SPI2/I2S Register****************************************************/
#define SPI2_CR1             *(( volatile unsigned long int*)  0x40003800)
#define SPI2_CR2             *(( volatile unsigned long int*)  0x40003804)
#define SPI2_SR              *(( volatile unsigned long int*)  0x40003808)
#define SPI2_DR              *(( volatile unsigned long int*)  0x4000380c)
#define SPI2_CRCPR           *(( volatile unsigned long int*)  0x40003810)
#define SPI2_RXCRCR          *(( volatile unsigned long int*)  0x40003814)
#define SPI2_TXCRCR          *(( volatile unsigned long int*)  0x40003818)
#define SPI2_I2SCFGR         *(( volatile unsigned long int*)  0x4000381c)
#define SPI2_I2SPR           *(( volatile unsigned long int*)  0x40003820)
/***********************************SPI3/I2S Register*****************************************************/
#define SPI3_CR1             *(( volatile unsigned long int*)  0x40003c00)
#define SPI3_CR2             *(( volatile unsigned long int*)  0x40003c04)
#define SPI3_SR              *(( volatile unsigned long int*)  0x40003c08)
#define SPI3_DR              *(( volatile unsigned long int*)  0x40003c0c)
#define SPI3_CRCPR           *(( volatile unsigned long int*)  0x40003c10)
#define SPI3_RXCRCR          *(( volatile unsigned long int*)  0x40003c14)
#define SPI3_TXCRCR          *(( volatile unsigned long int*)  0x40003c18)
#define SPI3_I2SCFGR         *(( volatile unsigned long int*)  0x40003c1c)
#define SPI3_I2SPR           *(( volatile unsigned long int*)  0x40003c20)
/***********************************ADC1 Register********************************************************/
#define ADC1_SR              *(( volatile unsigned long int*)  0x40012400)
#define ADC1_CR1             *(( volatile unsigned long int*)  0x40012404)
#define ADC1_CR2             *(( volatile unsigned long int*)  0x40012408)
#define ADC1_SMPR1           *(( volatile unsigned long int*)  0x4001240c)
#define ADC1_SMPR2           *(( volatile unsigned long int*)  0x40012410)
#define ADC1_JOFR1           *(( volatile unsigned long int*)  0x40012414)
#define ADC1_JOFR2           *(( volatile unsigned long int*)  0x40012418)
#define ADC1_JOFR3           *(( volatile unsigned long int*)  0x4001241c)
#define ADC1_JOFR4           *(( volatile unsigned long int*)  0x40012420)
#define ADC1_HTR             *(( volatile unsigned long int*)  0x40012424)
#define ADC1_LTR             *(( volatile unsigned long int*)  0x40012428)
#define ADC1_SQR1            *(( volatile unsigned long int*)  0x4001242c)
#define ADC1_SQR2            *(( volatile unsigned long int*)  0x40012430)
#define ADC1_SQR3            *(( volatile unsigned long int*)  0x40012434)
#define ADC1_JSQR            *(( volatile unsigned long int*)  0x40012438)
#define ADC1_JDR1            *(( volatile unsigned long int*)  0x4001243c)
#define ADC1_JDR2            *(( volatile unsigned long int*)  0x40012440)
#define ADC1_JDR3            *(( volatile unsigned long int*)  0x40012444)
#define ADC1_JDR4            *(( volatile unsigned long int*)  0x40012448)
#define ADC1_DR              *(( volatile unsigned long int*)  0x4001244c)
/***********************************ADC2 Register********************************************************/
#define ADC2_SR              *(( volatile unsigned long int*)  0x40012800)
#define ADC2_CR1             *(( volatile unsigned long int*)  0x40012804)
#define ADC2_CR2             *(( volatile unsigned long int*)  0x40012808)
#define ADC2_SMPR1           *(( volatile unsigned long int*)  0x4001280c)
#define ADC2_SMPR2           *(( volatile unsigned long int*)  0x40012810)
#define ADC2_JOFR1           *(( volatile unsigned long int*)  0x40012814)
#define ADC2_JOFR2           *(( volatile unsigned long int*)  0x40012818)
#define ADC2_JOFR3           *(( volatile unsigned long int*)  0x4001281c)
#define ADC2_JOFR4           *(( volatile unsigned long int*)  0x40012820)
#define ADC2_HTR             *(( volatile unsigned long int*)  0x40012824)
#define ADC2_LTR             *(( volatile unsigned long int*)  0x40012828)
#define ADC2_SQR1            *(( volatile unsigned long int*)  0x4001282c)
#define ADC2_SQR2            *(( volatile unsigned long int*)  0x40012830)
#define ADC2_SQR3            *(( volatile unsigned long int*)  0x40012834)
#define ADC2_JSQR            *(( volatile unsigned long int*)  0x40012838)
#define ADC2_JDR1            *(( volatile unsigned long int*)  0x4001283c)
#define ADC2_JDR2            *(( volatile unsigned long int*)  0x40012840)
#define ADC2_JDR3            *(( volatile unsigned long int*)  0x40012844)
#define ADC2_JDR4            *(( volatile unsigned long int*)  0x40012848)
#define ADC2_DR              *(( volatile unsigned long int*)  0x4001284c)
/***********************************ADC3 Register********************************************************/
#define ADC3_SR              *(( volatile unsigned long int*)  0x40013c00)
#define ADC3_CR1             *(( volatile unsigned long int*)  0x40013c04)
#define ADC3_CR2             *(( volatile unsigned long int*)  0x40013c08)
#define ADC3_SMPR1           *(( volatile unsigned long int*)  0x40013c0c)
#define ADC3_SMPR2           *(( volatile unsigned long int*)  0x40013c10)
#define ADC3_JOFR1           *(( volatile unsigned long int*)  0x40013c14)
#define ADC3_JOFR2           *(( volatile unsigned long int*)  0x40013c18)
#define ADC3_JOFR3           *(( volatile unsigned long int*)  0x40013c1c)
#define ADC3_JOFR4           *(( volatile unsigned long int*)  0x40013c20)
#define ADC3_HTR             *(( volatile unsigned long int*)  0x40013c24)
#define ADC3_LTR             *(( volatile unsigned long int*)  0x40013c28)
#define ADC3_SQR1            *(( volatile unsigned long int*)  0x40013c2c)
#define ADC3_SQR2            *(( volatile unsigned long int*)  0x40013c30)
#define ADC3_SQR3            *(( volatile unsigned long int*)  0x40013c34)
#define ADC3_JSQR            *(( volatile unsigned long int*)  0x40013c38)
#define ADC3_JDR1            *(( volatile unsigned long int*)  0x40013c3c)
#define ADC3_JDR2            *(( volatile unsigned long int*)  0x40013c40)
#define ADC3_JDR3            *(( volatile unsigned long int*)  0x40013c44)
#define ADC3_JDR4            *(( volatile unsigned long int*)  0x40013c48)
#define ADC3_DR              *(( volatile unsigned long int*)  0x40013c4c)
/***********************************USART1 register********************************************************/
#define USART1_SR            *(( volatile unsigned long int*)  0x40013800)
#define USART1_DR            *(( volatile unsigned long int*)  0x40013804)
#define USART1_BRR           *(( volatile unsigned long int*)  0x40013808)
#define USART1_CR1           *(( volatile unsigned long int*)  0x4001380c)
#define USART1_CR2           *(( volatile unsigned long int*)  0x40013810)
#define USART1_CR3           *(( volatile unsigned long int*)  0x40013814)
#define USART1_GTPR          *(( volatile unsigned long int*)  0x40013818)
/***********************************USART2 register********************************************************/
#define USART2_SR            *(( volatile unsigned long int*)  0x40004400)
#define USART2_DR            *(( volatile unsigned long int*)  0x40004404)
#define USART2_BRR           *(( volatile unsigned long int*)  0x40004408)
#define USART2_CR1           *(( volatile unsigned long int*)  0x4000440c)
#define USART2_CR2           *(( volatile unsigned long int*)  0x40004410)
#define USART2_CR3           *(( volatile unsigned long int*)  0x40004414)
#define USART2_GTPR          *(( volatile unsigned long int*)  0x40004418)
/***********************************USART3 register********************************************************/
#define USART3_SR            *(( volatile unsigned long int*)  0x40004800)
#define USART3_DR            *(( volatile unsigned long int*)  0x40004804)
#define USART3_BRR           *(( volatile unsigned long int*)  0x40004808)
#define USART3_CR1           *(( volatile unsigned long int*)  0x4000480c)
#define USART3_CR2           *(( volatile unsigned long int*)  0x40004810)
#define USART3_CR3           *(( volatile unsigned long int*)  0x40004814)
#define USART3_GTPR          *(( volatile unsigned long int*)  0x40004818)
/************************************UART4 register********************************************************/
#define UART4_SR             *(( volatile unsigned long int*)  0x40004c00)
#define UART4_DR             *(( volatile unsigned long int*)  0x40004c04)
#define UART4_BRR            *(( volatile unsigned long int*)  0x40004c08)
#define UART4_CR1            *(( volatile unsigned long int*)  0x40004c0c)
#define UART4_CR2            *(( volatile unsigned long int*)  0x40004c10)
#define UART4_CR3            *(( volatile unsigned long int*)  0x40004c14)
#define UART4_GTPR           *(( volatile unsigned long int*)  0x40004c18)
/************************************UART5 register********************************************************/
#define UART5_SR             *(( volatile unsigned long int*)  0x40005000)
#define UART5_DR             *(( volatile unsigned long int*)  0x40005004)
#define UART5_BRR            *(( volatile unsigned long int*)  0x40005008)
#define UART5_CR1            *(( volatile unsigned long int*)  0x4000500c)
#define UART5_CR2            *(( volatile unsigned long int*)  0x40005010)
#define UART5_CR3            *(( volatile unsigned long int*)  0x40005014)
#define UART5_GTPR           *(( volatile unsigned long int*)  0x40005018)
/************************************DAC register**********************************************************/
#define DAC_CR               *(( volatile unsigned long int*)  0x40007400)
#define DAC_SWTRIGR          *(( volatile unsigned long int*)  0x40007404)
#define DAC_DHR12R1          *(( volatile unsigned long int*)  0x40007408)
#define DAC_DHR12L1          *(( volatile unsigned long int*)  0x4000740c)
#define DAC_DHR8R1           *(( volatile unsigned long int*)  0x40007410)
#define DAC_DHR12R2          *(( volatile unsigned long int*)  0x40007414)
#define DAC_DHR12L2          *(( volatile unsigned long int*)  0x40007418)
#define DAC_DHR8R2           *(( volatile unsigned long int*)  0x4000741c)
#define DAC_DHR12RD          *(( volatile unsigned long int*)  0x40007420)
#define DAC_DHR12LD          *(( volatile unsigned long int*)  0x40007424)
#define DAC_DHR8RD           *(( volatile unsigned long int*)  0x40007428)
#define DAC_DOR1             *(( volatile unsigned long int*)  0x4000742c)
#define DAC_DOR2             *(( volatile unsigned long int*)  0x40007430)
/************************************I2C1 register**********************************************************/
#define I2C1_CR1             *(( volatile unsigned long int*)  0x40005400)
#define I2C1_CR2             *(( volatile unsigned long int*)  0x40005404)
#define I2C1_OAR1            *(( volatile unsigned long int*)  0x40005408)
#define I2C1_OAR2            *(( volatile unsigned long int*)  0x4000540c)
#define I2C1_DR              *(( volatile unsigned long int*)  0x40005410)
#define I2C1_SR1             *(( volatile unsigned long int*)  0x40005414)
#define I2C1_SR2             *(( volatile unsigned long int*)  0x40005418)
#define I2C1_CCR             *(( volatile unsigned long int*)  0x4000541c)
#define I2C1_TRISE           *(( volatile unsigned long int*)  0x40005420)
/************************************I2C2 register**********************************************************/
#define I2C2_CR1             *(( volatile unsigned long int*)  0x40005800)
#define I2C2_CR2             *(( volatile unsigned long int*)  0x40005804)
#define I2C2_OAR1            *(( volatile unsigned long int*)  0x40005808)
#define I2C2_OAR2            *(( volatile unsigned long int*)  0x4000580c)
#define I2C2_DR              *(( volatile unsigned long int*)  0x40005810)
#define I2C2_SR1             *(( volatile unsigned long int*)  0x40005814)
#define I2C2_SR2             *(( volatile unsigned long int*)  0x40005818)
#define I2C2_CCR             *(( volatile unsigned long int*)  0x4000581c)
#define I2C2_TRISE           *(( volatile unsigned long int*)  0x40005820)
/************************************USB register***********************************************************/
#define USB_EP0R             *(( volatile unsigned long int*)  0x40005c00)
#define USB_EP1R             *(( volatile unsigned long int*)  0x40005c04)
#define USB_EP2R             *(( volatile unsigned long int*)  0x40005c08)
#define USB_EP3R             *(( volatile unsigned long int*)  0x40005c0c)
#define USB_EP4R             *(( volatile unsigned long int*)  0x40005c10)
#define USB_EP5R             *(( volatile unsigned long int*)  0x40005c14)
#define USB_EP6R             *(( volatile unsigned long int*)  0x40005c18)
#define USB_EP7R             *(( volatile unsigned long int*)  0x40005c1c)
#define USB_CNTR             *(( volatile unsigned long int*)  0x40005c40)
#define USB_ISTR             *(( volatile unsigned long int*)  0x40005c44)
#define USB_FNR              *(( volatile unsigned long int*)  0x40005c48)
#define USB_DADDR            *(( volatile unsigned long int*)  0x40005c4c)
#define USB_BTABLE           *(( volatile unsigned long int*)  0x40005c50)
/************************************bxCAN1 register*********************************************************/
#define CAN1_MCR             *(( volatile unsigned long int*)  0x40006400)
#define CAN1_MSR             *(( volatile unsigned long int*)  0x40006404)
#define CAN1_TSR             *(( volatile unsigned long int*)  0x40006408)
#define CAN1_RF0R            *(( volatile unsigned long int*)  0x4000640c)
#define CAN1_RF1R            *(( volatile unsigned long int*)  0x40006410)
#define CAN1_IER             *(( volatile unsigned long int*)  0x40006414)
#define CAN1_ESR             *(( volatile unsigned long int*)  0x40006418)
#define CAN1_BTR             *(( volatile unsigned long int*)  0x4000641c)
#define CAN1_TI0R            *(( volatile unsigned long int*)  0x40006580)
#define CAN1_TDT0R           *(( volatile unsigned long int*)  0x40006584)
#define CAN1_TDL0R           *(( volatile unsigned long int*)  0x40006588)
#define CAN1_TDH0R           *(( volatile unsigned long int*)  0x4000658c)
#define CAN1_TI1R            *(( volatile unsigned long int*)  0x40006590)
#define CAN1_TDT1R           *(( volatile unsigned long int*)  0x40006594)
#define CAN1_TDL1R           *(( volatile unsigned long int*)  0x40006598)
#define CAN1_TDH1R           *(( volatile unsigned long int*)  0x4000659c)
#define CAN1_TI2R            *(( volatile unsigned long int*)  0x400065A0)
#define CAN1_TDT2R           *(( volatile unsigned long int*)  0x400065A4)
#define CAN1_TDL2R           *(( volatile unsigned long int*)  0x400065A8)
#define CAN1_TDH2R           *(( volatile unsigned long int*)  0x400065AC)
#define CAN1_RI0R            *(( volatile unsigned long int*)  0x400065B0)
#define CAN1_RDT0R           *(( volatile unsigned long int*)  0x400065B4)
#define CAN1_RDL0R           *(( volatile unsigned long int*)  0x400065B8)
#define CAN1_RDH0R           *(( volatile unsigned long int*)  0x400065Bc)
#define CAN1_RI1R            *(( volatile unsigned long int*)  0x400065c0)
#define CAN1_RDT1R           *(( volatile unsigned long int*)  0x400065c4)
#define CAN1_RDL1R           *(( volatile unsigned long int*)  0x400065c8)
#define CAN1_RDH1R           *(( volatile unsigned long int*)  0x400065cc)
#define CAN1_FMR             *(( volatile unsigned long int*)  0x40006600)
#define CAN1_FM1R            *(( volatile unsigned long int*)  0x40006604)
#define CAN1_FS1R            *(( volatile unsigned long int*)  0x4000660c)
#define CAN1_FFA1R           *(( volatile unsigned long int*)  0x40006614)
#define CAN1_FA1R            *(( volatile unsigned long int*)  0x4000661c)
#define CAN1_F0R1            *(( volatile unsigned long int*)  0x40006640)
#define CAN1_F0R2            *(( volatile unsigned long int*)  0x40006644)
#define CAN1_F1R1            *(( volatile unsigned long int*)  0x40006648)
#define CAN1_F1R2            *(( volatile unsigned long int*)  0x4000664c)
#define CAN1_F27R1           *(( volatile unsigned long int*)  0x40006718)
#define CAN1_F27R2           *(( volatile unsigned long int*)  0x4000671c)

/************************************bxCAN2 register*********************************************************/
#define CAN2_MCR             *(( volatile unsigned long int*)  0x40006800)
#define CAN2_MSR             *(( volatile unsigned long int*)  0x40006804)
#define CAN2_TSR             *(( volatile unsigned long int*)  0x40006808)
#define CAN2_RF0R            *(( volatile unsigned long int*)  0x4000680c)
#define CAN2_RF1R            *(( volatile unsigned long int*)  0x40006810)
#define CAN2_IER             *(( volatile unsigned long int*)  0x40006814)
#define CAN2_ESR             *(( volatile unsigned long int*)  0x40006818)
#define CAN2_BTR             *(( volatile unsigned long int*)  0x4000681c)
#define CAN2_TI0R            *(( volatile unsigned long int*)  0x40006980)
#define CAN2_TDT0R           *(( volatile unsigned long int*)  0x40006984)
#define CAN2_TDL0R           *(( volatile unsigned long int*)  0x40006988)
#define CAN2_TDH0R           *(( volatile unsigned long int*)  0x4000698c)
#define CAN2_TI1R            *(( volatile unsigned long int*)  0x40006990)
#define CAN2_TDT1R           *(( volatile unsigned long int*)  0x40006994)
#define CAN2_TDL1R           *(( volatile unsigned long int*)  0x40006998)
#define CAN2_TDH1R           *(( volatile unsigned long int*)  0x4000699c)
#define CAN2_TI2R            *(( volatile unsigned long int*)  0x400069A0)
#define CAN2_TDT2R           *(( volatile unsigned long int*)  0x400069A4)
#define CAN2_TDL2R           *(( volatile unsigned long int*)  0x400069A8)
#define CAN2_TDH2R           *(( volatile unsigned long int*)  0x400069AC)
#define CAN2_RI0R            *(( volatile unsigned long int*)  0x400069B0)
#define CAN2_RDT0R           *(( volatile unsigned long int*)  0x400069B4)
#define CAN2_RDL0R           *(( volatile unsigned long int*)  0x400069B8)
#define CAN2_RDH0R           *(( volatile unsigned long int*)  0x400069Bc)
#define CAN2_RI1R            *(( volatile unsigned long int*)  0x400069c0)
#define CAN2_RDT1R           *(( volatile unsigned long int*)  0x400069c4)
#define CAN2_RDL1R           *(( volatile unsigned long int*)  0x400069c8)
#define CAN2_RDH1R           *(( volatile unsigned long int*)  0x400069cc)
#define CAN2_FMR             *(( volatile unsigned long int*)  0x40006A00)
#define CAN2_FM1R            *(( volatile unsigned long int*)  0x40006A04)
#define CAN2_FS1R            *(( volatile unsigned long int*)  0x40006A0c)
#define CAN2_FFA1R           *(( volatile unsigned long int*)  0x40006A14)
#define CAN2_FA1R            *(( volatile unsigned long int*)  0x40006A1c)
#define CAN2_F0R1            *(( volatile unsigned long int*)  0x40006A40)
#define CAN2_F0R2            *(( volatile unsigned long int*)  0x40006A44)
#define CAN2_F1R1            *(( volatile unsigned long int*)  0x40006A48)
#define CAN2_F1R2            *(( volatile unsigned long int*)  0x40006A4c)
#define CAN2_F27R1           *(( volatile unsigned long int*)  0x40006B18)
#define CAN2_F27R2           *(( volatile unsigned long int*)  0x40006B1c)























#endif /* STM32F103C8T6_H_ */
