   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f4xx_rcc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.data
  19              		.align	2
  22              	APBAHBPrescTable:
  23 0000 00       		.byte	0
  24 0001 00       		.byte	0
  25 0002 00       		.byte	0
  26 0003 00       		.byte	0
  27 0004 01       		.byte	1
  28 0005 02       		.byte	2
  29 0006 03       		.byte	3
  30 0007 04       		.byte	4
  31 0008 01       		.byte	1
  32 0009 02       		.byte	2
  33 000a 03       		.byte	3
  34 000b 04       		.byte	4
  35 000c 06       		.byte	6
  36 000d 07       		.byte	7
  37 000e 08       		.byte	8
  38 000f 09       		.byte	9
  39              		.text
  40              		.align	2
  41              		.global	RCC_DeInit
  42              		.thumb
  43              		.thumb_func
  45              	RCC_DeInit:
  46              	.LFB110:
  47              		.file 1 "../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c"
   1:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
   2:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
   3:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @version V1.0.2
   6:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @date    05-March-2012
   7:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Internal/external clocks, PLL, CSS and MCO configuration
  10:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - System, AHB and APB busses clocks configuration
  11:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Peripheral clocks configuration
  12:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Interrupts and flags management
  13:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  14:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @verbatim
  15:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               
  16:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  17:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                               RCC specific features
  18:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  19:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  20:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          After reset the device is running from Internal High Speed oscillator 
  21:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  22:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          and I-Cache are disabled, and all peripherals are off except internal
  23:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SRAM, Flash and JTAG.
  24:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  25:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             all peripherals mapped on these busses are running at HSI speed.
  26:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       	  - The clock for all peripherals is switched off, except the SRAM and FLASH.
  27:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - All GPIOs are in input floating state, except the JTAG pins which
  28:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             are assigned to be used for debug purpose.
  29:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
  30:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          Once the device started from reset, the user application has to:        
  31:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source to be used to drive the System clock
  32:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             (if the application needs higher frequency/performance)
  33:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the System clock frequency and Flash settings  
  34:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the AHB and APB busses prescalers
  35:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Enable the clock for the peripheral(s) to be used
  36:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source(s) for peripherals which clocks are not
  37:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
  38:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                        
  39:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @endverbatim
  40:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  41:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  42:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @attention
  43:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  44:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  45:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  46:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  47:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * You may not use this file except in compliance with the License.
  48:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * You may obtain a copy of the License at:
  49:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  50:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  51:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  52:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * Unless required by applicable law or agreed to in writing, software 
  53:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  54:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  55:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * See the License for the specific language governing permissions and
  56:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * limitations under the License.
  57:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  58:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  59:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  60:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  61:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  62:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  63:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  64:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  65:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  66:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  67:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  68:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC 
  69:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  70:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  71:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
  72:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  73:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  74:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  75:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  76:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  77:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  78:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  79:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  80:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  81:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  82:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  83:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  84:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  85:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  86:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  87:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  88:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  89:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  90:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
  91:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  92:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  93:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
  94:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  95:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  96:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  97:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  98:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
  99:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
 100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
 101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
 102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
 103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
 104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
 105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* BDCR register base address */
 129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
 132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
 137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
 141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       Internal/external clocks, PLL, CSS and MCO configuration functions
 148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the internal/external clocks,
 151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   PLLs, CSS and MCO pins.
 152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      the PLL as System clock source.
 155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock source.
 158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      through the PLL as System clock source. Can be used also as RTC clock source.
 161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   5. PLL (clocked by HSI or HSE), featuring two different output clocks:
 165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The first output is used to generate the high speed system clock (up to 168 MHz)
 166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The second output is used to generate the clock for the USB OTG FS (48 MHz),
 167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      high-quality audio performance on the I2S interface.
 171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   7. CSS (Clock security system), once enable and if a HSE clock failure occurs 
 173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      (HSE used directly or through PLL as System clock source), the System clock
 174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      is automatically switched to HSI and an interrupt is generated if enabled. 
 175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      exception vector.   
 177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PA8 pin.
 180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PC9 pin.
 183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - Peripheral clocks
 198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  48              		.loc 1 203 0
  49              		.cfi_startproc
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 1, uses_anonymous_args = 0
  52              		@ link register save eliminated.
  53 0000 80B4     		push	{r7}
  54              	.LCFI0:
  55              		.cfi_def_cfa_offset 4
  56              		.cfi_offset 7, -4
  57 0002 00AF     		add	r7, sp, #0
  58              	.LCFI1:
  59              		.cfi_def_cfa_register 7
 204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HSION bit */
 205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  60              		.loc 1 205 0
  61 0004 104B     		ldr	r3, .L2
  62 0006 104A     		ldr	r2, .L2
  63 0008 1268     		ldr	r2, [r2, #0]
  64 000a 42F00102 		orr	r2, r2, #1
  65 000e 1A60     		str	r2, [r3, #0]
 206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
  66              		.loc 1 208 0
  67 0010 0D4B     		ldr	r3, .L2
  68 0012 4FF00002 		mov	r2, #0
  69 0016 9A60     		str	r2, [r3, #8]
 209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  70              		.loc 1 211 0
  71 0018 0B4A     		ldr	r2, .L2
  72 001a 0B4B     		ldr	r3, .L2
  73 001c 1B68     		ldr	r3, [r3, #0]
  74 001e 23F08473 		bic	r3, r3, #17301504
  75 0022 23F48033 		bic	r3, r3, #65536
  76 0026 1360     		str	r3, [r2, #0]
 212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
  77              		.loc 1 214 0
  78 0028 074B     		ldr	r3, .L2
  79 002a 084A     		ldr	r2, .L2+4
  80 002c 5A60     		str	r2, [r3, #4]
 215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  81              		.loc 1 217 0
  82 002e 064B     		ldr	r3, .L2
  83 0030 054A     		ldr	r2, .L2
  84 0032 1268     		ldr	r2, [r2, #0]
  85 0034 22F48022 		bic	r2, r2, #262144
  86 0038 1A60     		str	r2, [r3, #0]
 218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
  87              		.loc 1 220 0
  88 003a 034B     		ldr	r3, .L2
  89 003c 4FF00002 		mov	r2, #0
  90 0040 DA60     		str	r2, [r3, #12]
 221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
  91              		.loc 1 221 0
  92 0042 BD46     		mov	sp, r7
  93 0044 80BC     		pop	{r7}
  94 0046 7047     		bx	lr
  95              	.L3:
  96              		.align	2
  97              	.L2:
  98 0048 00380240 		.word	1073887232
  99 004c 10300024 		.word	603992080
 100              		.cfi_endproc
 101              	.LFE110:
 103              		.align	2
 104              		.global	RCC_HSEConfig
 105              		.thumb
 106              		.thumb_func
 108              	RCC_HSEConfig:
 109              	.LFB111:
 222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         function.    
 235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 110              		.loc 1 244 0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 8
 113              		@ frame_needed = 1, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115 0050 80B4     		push	{r7}
 116              	.LCFI2:
 117              		.cfi_def_cfa_offset 4
 118              		.cfi_offset 7, -4
 119 0052 83B0     		sub	sp, sp, #12
 120              	.LCFI3:
 121              		.cfi_def_cfa_offset 16
 122 0054 00AF     		add	r7, sp, #0
 123              	.LCFI4:
 124              		.cfi_def_cfa_register 7
 125 0056 0346     		mov	r3, r0
 126 0058 FB71     		strb	r3, [r7, #7]
 245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 127              		.loc 1 249 0
 128 005a 064B     		ldr	r3, .L5
 129 005c 4FF00002 		mov	r2, #0
 130 0060 1A70     		strb	r2, [r3, #0]
 250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 131              		.loc 1 252 0
 132 0062 044B     		ldr	r3, .L5
 133 0064 FA79     		ldrb	r2, [r7, #7]
 134 0066 1A70     		strb	r2, [r3, #0]
 253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 135              		.loc 1 253 0
 136 0068 07F10C07 		add	r7, r7, #12
 137 006c BD46     		mov	sp, r7
 138 006e 80BC     		pop	{r7}
 139 0070 7047     		bx	lr
 140              	.L6:
 141 0072 00BF     		.align	2
 142              	.L5:
 143 0074 02380240 		.word	1073887234
 144              		.cfi_endproc
 145              	.LFE111:
 147              		.align	2
 148              		.global	RCC_WaitForHSEStartUp
 149              		.thumb
 150              		.thumb_func
 152              	RCC_WaitForHSEStartUp:
 153              	.LFB112:
 254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 154              		.loc 1 268 0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 8
 157              		@ frame_needed = 1, uses_anonymous_args = 0
 158 0078 80B5     		push	{r7, lr}
 159              	.LCFI5:
 160              		.cfi_def_cfa_offset 8
 161              		.cfi_offset 7, -8
 162              		.cfi_offset 14, -4
 163 007a 82B0     		sub	sp, sp, #8
 164              	.LCFI6:
 165              		.cfi_def_cfa_offset 16
 166 007c 00AF     		add	r7, sp, #0
 167              	.LCFI7:
 168              		.cfi_def_cfa_register 7
 269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 169              		.loc 1 269 0
 170 007e 4FF00003 		mov	r3, #0
 171 0082 3B60     		str	r3, [r7, #0]
 270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 172              		.loc 1 270 0
 173 0084 4FF00003 		mov	r3, #0
 174 0088 FB71     		strb	r3, [r7, #7]
 271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 175              		.loc 1 271 0
 176 008a 4FF00003 		mov	r3, #0
 177 008e BB71     		strb	r3, [r7, #6]
 178              	.L9:
 272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   do
 274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 179              		.loc 1 275 0 discriminator 1
 180 0090 4FF03100 		mov	r0, #49
 181 0094 FFF7FEFF 		bl	RCC_GetFlagStatus
 182 0098 0346     		mov	r3, r0
 183 009a BB71     		strb	r3, [r7, #6]
 276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 184              		.loc 1 276 0 discriminator 1
 185 009c 3B68     		ldr	r3, [r7, #0]
 186 009e 03F10103 		add	r3, r3, #1
 187 00a2 3B60     		str	r3, [r7, #0]
 277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 188              		.loc 1 277 0 discriminator 1
 189 00a4 3B68     		ldr	r3, [r7, #0]
 190 00a6 B3F5A06F 		cmp	r3, #1280
 191 00aa 02D0     		beq	.L8
 192 00ac BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 193 00ae 002B     		cmp	r3, #0
 194 00b0 EED0     		beq	.L9
 195              	.L8:
 278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 196              		.loc 1 279 0
 197 00b2 4FF03100 		mov	r0, #49
 198 00b6 FFF7FEFF 		bl	RCC_GetFlagStatus
 199 00ba 0346     		mov	r3, r0
 200 00bc 002B     		cmp	r3, #0
 201 00be 03D0     		beq	.L10
 280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = SUCCESS;
 202              		.loc 1 281 0
 203 00c0 4FF00103 		mov	r3, #1
 204 00c4 FB71     		strb	r3, [r7, #7]
 205 00c6 02E0     		b	.L11
 206              	.L10:
 282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
 284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = ERROR;
 207              		.loc 1 285 0
 208 00c8 4FF00003 		mov	r3, #0
 209 00cc FB71     		strb	r3, [r7, #7]
 210              	.L11:
 286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return (status);
 211              		.loc 1 287 0
 212 00ce FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 213              		.loc 1 288 0
 214 00d0 1846     		mov	r0, r3
 215 00d2 07F10807 		add	r7, r7, #8
 216 00d6 BD46     		mov	sp, r7
 217 00d8 80BD     		pop	{r7, pc}
 218              		.cfi_endproc
 219              	.LFE112:
 221 00da 00BF     		.align	2
 222              		.global	RCC_AdjustHSICalibrationValue
 223              		.thumb
 224              		.thumb_func
 226              	RCC_AdjustHSICalibrationValue:
 227              	.LFB113:
 289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 228              		.loc 1 299 0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 16
 231              		@ frame_needed = 1, uses_anonymous_args = 0
 232              		@ link register save eliminated.
 233 00dc 80B4     		push	{r7}
 234              	.LCFI8:
 235              		.cfi_def_cfa_offset 4
 236              		.cfi_offset 7, -4
 237 00de 85B0     		sub	sp, sp, #20
 238              	.LCFI9:
 239              		.cfi_def_cfa_offset 24
 240 00e0 00AF     		add	r7, sp, #0
 241              	.LCFI10:
 242              		.cfi_def_cfa_register 7
 243 00e2 0346     		mov	r3, r0
 244 00e4 FB71     		strb	r3, [r7, #7]
 300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 245              		.loc 1 300 0
 246 00e6 4FF00003 		mov	r3, #0
 247 00ea FB60     		str	r3, [r7, #12]
 301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 248              		.loc 1 304 0
 249 00ec 0A4B     		ldr	r3, .L14
 250 00ee 1B68     		ldr	r3, [r3, #0]
 251 00f0 FB60     		str	r3, [r7, #12]
 305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 252              		.loc 1 307 0
 253 00f2 FB68     		ldr	r3, [r7, #12]
 254 00f4 23F0F803 		bic	r3, r3, #248
 255 00f8 FB60     		str	r3, [r7, #12]
 308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 256              		.loc 1 310 0
 257 00fa FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 258 00fc 4FEAC303 		lsl	r3, r3, #3
 259 0100 FA68     		ldr	r2, [r7, #12]
 260 0102 1343     		orrs	r3, r3, r2
 261 0104 FB60     		str	r3, [r7, #12]
 311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 262              		.loc 1 313 0
 263 0106 044B     		ldr	r3, .L14
 264 0108 FA68     		ldr	r2, [r7, #12]
 265 010a 1A60     		str	r2, [r3, #0]
 314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 266              		.loc 1 314 0
 267 010c 07F11407 		add	r7, r7, #20
 268 0110 BD46     		mov	sp, r7
 269 0112 80BC     		pop	{r7}
 270 0114 7047     		bx	lr
 271              	.L15:
 272 0116 00BF     		.align	2
 273              	.L14:
 274 0118 00380240 		.word	1073887232
 275              		.cfi_endproc
 276              	.LFE113:
 278              		.align	2
 279              		.global	RCC_HSICmd
 280              		.thumb
 281              		.thumb_func
 283              	RCC_HSICmd:
 284              	.LFB114:
 315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         system clock source.  
 328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles.  
 332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 285              		.loc 1 335 0
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 8
 288              		@ frame_needed = 1, uses_anonymous_args = 0
 289              		@ link register save eliminated.
 290 011c 80B4     		push	{r7}
 291              	.LCFI11:
 292              		.cfi_def_cfa_offset 4
 293              		.cfi_offset 7, -4
 294 011e 83B0     		sub	sp, sp, #12
 295              	.LCFI12:
 296              		.cfi_def_cfa_offset 16
 297 0120 00AF     		add	r7, sp, #0
 298              	.LCFI13:
 299              		.cfi_def_cfa_register 7
 300 0122 0346     		mov	r3, r0
 301 0124 FB71     		strb	r3, [r7, #7]
 336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 302              		.loc 1 339 0
 303 0126 044B     		ldr	r3, .L17
 304 0128 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 305 012a 1A60     		str	r2, [r3, #0]
 340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 306              		.loc 1 340 0
 307 012c 07F10C07 		add	r7, r7, #12
 308 0130 BD46     		mov	sp, r7
 309 0132 80BC     		pop	{r7}
 310 0134 7047     		bx	lr
 311              	.L18:
 312 0136 00BF     		.align	2
 313              	.L17:
 314 0138 00004742 		.word	1111949312
 315              		.cfi_endproc
 316              	.LFE114:
 318              		.align	2
 319              		.global	RCC_LSEConfig
 320              		.thumb
 321              		.thumb_func
 323              	RCC_LSEConfig:
 324              	.LFB115:
 341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 345:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 346:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 347:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 348:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 349:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 350:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 351:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 356:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 357:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 358:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 359:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 360:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 325              		.loc 1 360 0
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 8
 328              		@ frame_needed = 1, uses_anonymous_args = 0
 329              		@ link register save eliminated.
 330 013c 80B4     		push	{r7}
 331              	.LCFI14:
 332              		.cfi_def_cfa_offset 4
 333              		.cfi_offset 7, -4
 334 013e 83B0     		sub	sp, sp, #12
 335              	.LCFI15:
 336              		.cfi_def_cfa_offset 16
 337 0140 00AF     		add	r7, sp, #0
 338              	.LCFI16:
 339              		.cfi_def_cfa_register 7
 340 0142 0346     		mov	r3, r0
 341 0144 FB71     		strb	r3, [r7, #7]
 361:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 362:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 363:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 364:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 365:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 366:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 342              		.loc 1 366 0
 343 0146 0F4B     		ldr	r3, .L25
 344 0148 4FF00002 		mov	r2, #0
 345 014c 1A70     		strb	r2, [r3, #0]
 367:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 368:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 369:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 346              		.loc 1 369 0
 347 014e 0D4B     		ldr	r3, .L25
 348 0150 4FF00002 		mov	r2, #0
 349 0154 1A70     		strb	r2, [r3, #0]
 370:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 371:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 372:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 350              		.loc 1 372 0
 351 0156 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 352 0158 012B     		cmp	r3, #1
 353 015a 02D0     		beq	.L21
 354 015c 042B     		cmp	r3, #4
 355 015e 05D0     		beq	.L22
 356 0160 09E0     		b	.L24
 357              	.L21:
 373:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 374:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 375:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 358              		.loc 1 376 0
 359 0162 084B     		ldr	r3, .L25
 360 0164 4FF00102 		mov	r2, #1
 361 0168 1A70     		strb	r2, [r3, #0]
 377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 362              		.loc 1 377 0
 363 016a 05E0     		b	.L19
 364              	.L22:
 378:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 379:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 365              		.loc 1 380 0
 366 016c 054B     		ldr	r3, .L25
 367 016e 4FF00502 		mov	r2, #5
 368 0172 1A70     		strb	r2, [r3, #0]
 381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 369              		.loc 1 381 0
 370 0174 00E0     		b	.L19
 371              	.L24:
 382:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 383:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 372              		.loc 1 383 0
 373 0176 00BF     		nop
 374              	.L19:
 384:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 385:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 375              		.loc 1 385 0
 376 0178 07F10C07 		add	r7, r7, #12
 377 017c BD46     		mov	sp, r7
 378 017e 80BC     		pop	{r7}
 379 0180 7047     		bx	lr
 380              	.L26:
 381 0182 00BF     		.align	2
 382              	.L25:
 383 0184 70380240 		.word	1073887344
 384              		.cfi_endproc
 385              	.LFE115:
 387              		.align	2
 388              		.global	RCC_LSICmd
 389              		.thumb
 390              		.thumb_func
 392              	RCC_LSICmd:
 393              	.LFB116:
 386:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 387:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 388:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 389:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 390:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 391:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles. 
 397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 394              		.loc 1 400 0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 8
 397              		@ frame_needed = 1, uses_anonymous_args = 0
 398              		@ link register save eliminated.
 399 0188 80B4     		push	{r7}
 400              	.LCFI17:
 401              		.cfi_def_cfa_offset 4
 402              		.cfi_offset 7, -4
 403 018a 83B0     		sub	sp, sp, #12
 404              	.LCFI18:
 405              		.cfi_def_cfa_offset 16
 406 018c 00AF     		add	r7, sp, #0
 407              	.LCFI19:
 408              		.cfi_def_cfa_register 7
 409 018e 0346     		mov	r3, r0
 410 0190 FB71     		strb	r3, [r7, #7]
 401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 403:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 404:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 411              		.loc 1 404 0
 412 0192 044B     		ldr	r3, .L28
 413 0194 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 414 0196 1A60     		str	r2, [r3, #0]
 405:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 415              		.loc 1 405 0
 416 0198 07F10C07 		add	r7, r7, #12
 417 019c BD46     		mov	sp, r7
 418 019e 80BC     		pop	{r7}
 419 01a0 7047     		bx	lr
 420              	.L29:
 421 01a2 00BF     		.align	2
 422              	.L28:
 423 01a4 800E4742 		.word	1111953024
 424              		.cfi_endproc
 425              	.LFE116:
 427              		.align	2
 428              		.global	RCC_PLLConfig
 429              		.thumb
 430              		.thumb_func
 432              	RCC_PLLConfig:
 433              	.LFB117:
 406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 409:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 410:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 411:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 414:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 415:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 416:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 417:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 418:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 419:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 420:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 421:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 422:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 423:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 424:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 425:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 426:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 427:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 428:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 429:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 430:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 431:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 432:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 433:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 434:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 435:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 436:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 437:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 438:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
 439:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 440:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 441:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 442:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 443:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 434              		.loc 1 443 0
 435              		.cfi_startproc
 436              		@ args = 4, pretend = 0, frame = 16
 437              		@ frame_needed = 1, uses_anonymous_args = 0
 438              		@ link register save eliminated.
 439 01a8 80B4     		push	{r7}
 440              	.LCFI20:
 441              		.cfi_def_cfa_offset 4
 442              		.cfi_offset 7, -4
 443 01aa 85B0     		sub	sp, sp, #20
 444              	.LCFI21:
 445              		.cfi_def_cfa_offset 24
 446 01ac 00AF     		add	r7, sp, #0
 447              	.LCFI22:
 448              		.cfi_def_cfa_register 7
 449 01ae F860     		str	r0, [r7, #12]
 450 01b0 B960     		str	r1, [r7, #8]
 451 01b2 7A60     		str	r2, [r7, #4]
 452 01b4 3B60     		str	r3, [r7, #0]
 444:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 445:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 446:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 447:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 448:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 449:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 450:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 453              		.loc 1 451 0
 454 01b6 0D4B     		ldr	r3, .L31
 455 01b8 7A68     		ldr	r2, [r7, #4]
 456 01ba 4FEA8211 		lsl	r1, r2, #6
 457 01be BA68     		ldr	r2, [r7, #8]
 458 01c0 1143     		orrs	r1, r1, r2
 459 01c2 3A68     		ldr	r2, [r7, #0]
 460 01c4 4FEA5202 		lsr	r2, r2, #1
 461 01c8 02F1FF32 		add	r2, r2, #-1
 462 01cc 4FEA0242 		lsl	r2, r2, #16
 463 01d0 1143     		orrs	r1, r1, r2
 464 01d2 FA68     		ldr	r2, [r7, #12]
 465 01d4 1143     		orrs	r1, r1, r2
 452:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 466              		.loc 1 452 0
 467 01d6 BA69     		ldr	r2, [r7, #24]
 468 01d8 4FEA0262 		lsl	r2, r2, #24
 451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 469              		.loc 1 451 0
 470 01dc 0A43     		orrs	r2, r2, r1
 471 01de 5A60     		str	r2, [r3, #4]
 453:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 472              		.loc 1 453 0
 473 01e0 07F11407 		add	r7, r7, #20
 474 01e4 BD46     		mov	sp, r7
 475 01e6 80BC     		pop	{r7}
 476 01e8 7047     		bx	lr
 477              	.L32:
 478 01ea 00BF     		.align	2
 479              	.L31:
 480 01ec 00380240 		.word	1073887232
 481              		.cfi_endproc
 482              	.LFE117:
 484              		.align	2
 485              		.global	RCC_PLLCmd
 486              		.thumb
 487              		.thumb_func
 489              	RCC_PLLCmd:
 490              	.LFB118:
 454:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 455:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 456:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 457:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 458:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 459:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used as system clock source.
 460:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 461:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 462:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 463:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 464:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 465:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 466:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 491              		.loc 1 466 0
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 8
 494              		@ frame_needed = 1, uses_anonymous_args = 0
 495              		@ link register save eliminated.
 496 01f0 80B4     		push	{r7}
 497              	.LCFI23:
 498              		.cfi_def_cfa_offset 4
 499              		.cfi_offset 7, -4
 500 01f2 83B0     		sub	sp, sp, #12
 501              	.LCFI24:
 502              		.cfi_def_cfa_offset 16
 503 01f4 00AF     		add	r7, sp, #0
 504              	.LCFI25:
 505              		.cfi_def_cfa_register 7
 506 01f6 0346     		mov	r3, r0
 507 01f8 FB71     		strb	r3, [r7, #7]
 467:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 468:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 469:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 508              		.loc 1 469 0
 509 01fa 044B     		ldr	r3, .L34
 510 01fc FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 511 01fe 1A60     		str	r2, [r3, #0]
 470:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 512              		.loc 1 470 0
 513 0200 07F10C07 		add	r7, r7, #12
 514 0204 BD46     		mov	sp, r7
 515 0206 80BC     		pop	{r7}
 516 0208 7047     		bx	lr
 517              	.L35:
 518 020a 00BF     		.align	2
 519              	.L34:
 520 020c 60004742 		.word	1111949408
 521              		.cfi_endproc
 522              	.LFE118:
 524              		.align	2
 525              		.global	RCC_PLLI2SConfig
 526              		.thumb
 527              		.thumb_func
 529              	RCC_PLLI2SConfig:
 530              	.LFB119:
 471:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 472:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 473:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 474:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 475:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 476:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 477:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 478:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 479:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 480:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 481:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 482:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 483:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 484:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 485:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 486:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 487:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 488:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 489:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 490:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 491:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 492:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 531              		.loc 1 492 0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 8
 534              		@ frame_needed = 1, uses_anonymous_args = 0
 535              		@ link register save eliminated.
 536 0210 80B4     		push	{r7}
 537              	.LCFI26:
 538              		.cfi_def_cfa_offset 4
 539              		.cfi_offset 7, -4
 540 0212 83B0     		sub	sp, sp, #12
 541              	.LCFI27:
 542              		.cfi_def_cfa_offset 16
 543 0214 00AF     		add	r7, sp, #0
 544              	.LCFI28:
 545              		.cfi_def_cfa_register 7
 546 0216 7860     		str	r0, [r7, #4]
 547 0218 3960     		str	r1, [r7, #0]
 493:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 494:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 495:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 496:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 497:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 548              		.loc 1 497 0
 549 021a 074B     		ldr	r3, .L37
 550 021c 7A68     		ldr	r2, [r7, #4]
 551 021e 4FEA8211 		lsl	r1, r2, #6
 552 0222 3A68     		ldr	r2, [r7, #0]
 553 0224 4FEA0272 		lsl	r2, r2, #28
 554 0228 0A43     		orrs	r2, r2, r1
 555 022a C3F88420 		str	r2, [r3, #132]
 498:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 556              		.loc 1 498 0
 557 022e 07F10C07 		add	r7, r7, #12
 558 0232 BD46     		mov	sp, r7
 559 0234 80BC     		pop	{r7}
 560 0236 7047     		bx	lr
 561              	.L38:
 562              		.align	2
 563              	.L37:
 564 0238 00380240 		.word	1073887232
 565              		.cfi_endproc
 566              	.LFE119:
 568              		.align	2
 569              		.global	RCC_PLLI2SCmd
 570              		.thumb
 571              		.thumb_func
 573              	RCC_PLLI2SCmd:
 574              	.LFB120:
 499:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 500:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 501:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 502:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 503:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 504:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 505:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 506:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 507:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 575              		.loc 1 507 0
 576              		.cfi_startproc
 577              		@ args = 0, pretend = 0, frame = 8
 578              		@ frame_needed = 1, uses_anonymous_args = 0
 579              		@ link register save eliminated.
 580 023c 80B4     		push	{r7}
 581              	.LCFI29:
 582              		.cfi_def_cfa_offset 4
 583              		.cfi_offset 7, -4
 584 023e 83B0     		sub	sp, sp, #12
 585              	.LCFI30:
 586              		.cfi_def_cfa_offset 16
 587 0240 00AF     		add	r7, sp, #0
 588              	.LCFI31:
 589              		.cfi_def_cfa_register 7
 590 0242 0346     		mov	r3, r0
 591 0244 FB71     		strb	r3, [r7, #7]
 508:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 509:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 510:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 592              		.loc 1 510 0
 593 0246 044B     		ldr	r3, .L40
 594 0248 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 595 024a 1A60     		str	r2, [r3, #0]
 511:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 596              		.loc 1 511 0
 597 024c 07F10C07 		add	r7, r7, #12
 598 0250 BD46     		mov	sp, r7
 599 0252 80BC     		pop	{r7}
 600 0254 7047     		bx	lr
 601              	.L41:
 602 0256 00BF     		.align	2
 603              	.L40:
 604 0258 68004742 		.word	1111949416
 605              		.cfi_endproc
 606              	.LFE120:
 608              		.align	2
 609              		.global	RCC_ClockSecuritySystemCmd
 610              		.thumb
 611              		.thumb_func
 613              	RCC_ClockSecuritySystemCmd:
 614              	.LFB121:
 512:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 513:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 514:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 515:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 516:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 517:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 518:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 519:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 520:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 521:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 522:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 523:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 524:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 525:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 615              		.loc 1 525 0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 8
 618              		@ frame_needed = 1, uses_anonymous_args = 0
 619              		@ link register save eliminated.
 620 025c 80B4     		push	{r7}
 621              	.LCFI32:
 622              		.cfi_def_cfa_offset 4
 623              		.cfi_offset 7, -4
 624 025e 83B0     		sub	sp, sp, #12
 625              	.LCFI33:
 626              		.cfi_def_cfa_offset 16
 627 0260 00AF     		add	r7, sp, #0
 628              	.LCFI34:
 629              		.cfi_def_cfa_register 7
 630 0262 0346     		mov	r3, r0
 631 0264 FB71     		strb	r3, [r7, #7]
 526:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 527:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 528:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 632              		.loc 1 528 0
 633 0266 044B     		ldr	r3, .L43
 634 0268 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 635 026a 1A60     		str	r2, [r3, #0]
 529:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 636              		.loc 1 529 0
 637 026c 07F10C07 		add	r7, r7, #12
 638 0270 BD46     		mov	sp, r7
 639 0272 80BC     		pop	{r7}
 640 0274 7047     		bx	lr
 641              	.L44:
 642 0276 00BF     		.align	2
 643              	.L43:
 644 0278 4C004742 		.word	1111949388
 645              		.cfi_endproc
 646              	.LFE121:
 648              		.align	2
 649              		.global	RCC_MCO1Config
 650              		.thumb
 651              		.thumb_func
 653              	RCC_MCO1Config:
 654              	.LFB122:
 530:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 531:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 532:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 533:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 534:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 535:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 536:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 537:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 538:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 539:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 540:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 541:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 542:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 543:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 544:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 545:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 546:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 547:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 548:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 549:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 550:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 655              		.loc 1 550 0
 656              		.cfi_startproc
 657              		@ args = 0, pretend = 0, frame = 16
 658              		@ frame_needed = 1, uses_anonymous_args = 0
 659              		@ link register save eliminated.
 660 027c 80B4     		push	{r7}
 661              	.LCFI35:
 662              		.cfi_def_cfa_offset 4
 663              		.cfi_offset 7, -4
 664 027e 85B0     		sub	sp, sp, #20
 665              	.LCFI36:
 666              		.cfi_def_cfa_offset 24
 667 0280 00AF     		add	r7, sp, #0
 668              	.LCFI37:
 669              		.cfi_def_cfa_register 7
 670 0282 7860     		str	r0, [r7, #4]
 671 0284 3960     		str	r1, [r7, #0]
 551:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 672              		.loc 1 551 0
 673 0286 4FF00003 		mov	r3, #0
 674 028a FB60     		str	r3, [r7, #12]
 552:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 553:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 554:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 555:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 556:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 557:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 675              		.loc 1 557 0
 676 028c 0A4B     		ldr	r3, .L46
 677 028e 9B68     		ldr	r3, [r3, #8]
 678 0290 FB60     		str	r3, [r7, #12]
 558:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 559:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 560:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 679              		.loc 1 560 0
 680 0292 FB68     		ldr	r3, [r7, #12]
 681 0294 23F0EC63 		bic	r3, r3, #123731968
 682 0298 FB60     		str	r3, [r7, #12]
 561:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 562:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 563:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 683              		.loc 1 563 0
 684 029a 7A68     		ldr	r2, [r7, #4]
 685 029c 3B68     		ldr	r3, [r7, #0]
 686 029e 1343     		orrs	r3, r3, r2
 687 02a0 FA68     		ldr	r2, [r7, #12]
 688 02a2 1343     		orrs	r3, r3, r2
 689 02a4 FB60     		str	r3, [r7, #12]
 564:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 565:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 566:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 690              		.loc 1 566 0
 691 02a6 044B     		ldr	r3, .L46
 692 02a8 FA68     		ldr	r2, [r7, #12]
 693 02aa 9A60     		str	r2, [r3, #8]
 567:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 694              		.loc 1 567 0
 695 02ac 07F11407 		add	r7, r7, #20
 696 02b0 BD46     		mov	sp, r7
 697 02b2 80BC     		pop	{r7}
 698 02b4 7047     		bx	lr
 699              	.L47:
 700 02b6 00BF     		.align	2
 701              	.L46:
 702 02b8 00380240 		.word	1073887232
 703              		.cfi_endproc
 704              	.LFE122:
 706              		.align	2
 707              		.global	RCC_MCO2Config
 708              		.thumb
 709              		.thumb_func
 711              	RCC_MCO2Config:
 712              	.LFB123:
 568:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 569:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 570:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 571:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 572:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 573:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 574:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 575:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 576:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 577:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 578:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 579:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 580:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 581:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 582:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 583:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 584:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 585:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 586:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 587:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 588:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 713              		.loc 1 588 0
 714              		.cfi_startproc
 715              		@ args = 0, pretend = 0, frame = 16
 716              		@ frame_needed = 1, uses_anonymous_args = 0
 717              		@ link register save eliminated.
 718 02bc 80B4     		push	{r7}
 719              	.LCFI38:
 720              		.cfi_def_cfa_offset 4
 721              		.cfi_offset 7, -4
 722 02be 85B0     		sub	sp, sp, #20
 723              	.LCFI39:
 724              		.cfi_def_cfa_offset 24
 725 02c0 00AF     		add	r7, sp, #0
 726              	.LCFI40:
 727              		.cfi_def_cfa_register 7
 728 02c2 7860     		str	r0, [r7, #4]
 729 02c4 3960     		str	r1, [r7, #0]
 589:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 730              		.loc 1 589 0
 731 02c6 4FF00003 		mov	r3, #0
 732 02ca FB60     		str	r3, [r7, #12]
 590:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 591:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 592:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 593:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 594:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 595:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 733              		.loc 1 595 0
 734 02cc 0A4B     		ldr	r3, .L49
 735 02ce 9B68     		ldr	r3, [r3, #8]
 736 02d0 FB60     		str	r3, [r7, #12]
 596:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 597:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 598:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 737              		.loc 1 598 0
 738 02d2 FB68     		ldr	r3, [r7, #12]
 739 02d4 23F07843 		bic	r3, r3, #-134217728
 740 02d8 FB60     		str	r3, [r7, #12]
 599:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 600:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 601:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 741              		.loc 1 601 0
 742 02da 7A68     		ldr	r2, [r7, #4]
 743 02dc 3B68     		ldr	r3, [r7, #0]
 744 02de 1343     		orrs	r3, r3, r2
 745 02e0 FA68     		ldr	r2, [r7, #12]
 746 02e2 1343     		orrs	r3, r3, r2
 747 02e4 FB60     		str	r3, [r7, #12]
 602:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 603:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 604:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 748              		.loc 1 604 0
 749 02e6 044B     		ldr	r3, .L49
 750 02e8 FA68     		ldr	r2, [r7, #12]
 751 02ea 9A60     		str	r2, [r3, #8]
 605:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 752              		.loc 1 605 0
 753 02ec 07F11407 		add	r7, r7, #20
 754 02f0 BD46     		mov	sp, r7
 755 02f2 80BC     		pop	{r7}
 756 02f4 7047     		bx	lr
 757              	.L50:
 758 02f6 00BF     		.align	2
 759              	.L49:
 760 02f8 00380240 		.word	1073887232
 761              		.cfi_endproc
 762              	.LFE123:
 764              		.align	2
 765              		.global	RCC_SYSCLKConfig
 766              		.thumb
 767              		.thumb_func
 769              	RCC_SYSCLKConfig:
 770              	.LFB124:
 606:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 607:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 608:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 609:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 610:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 611:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 612:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 613:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 614:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 615:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 616:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              System, AHB and APB busses clocks configuration functions
 617:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 618:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 619:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the System, AHB, APB1 and 
 620:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   APB2 busses clocks.
 621:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 622:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 623:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      HSE and PLL.
 624:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The AHB clock (HCLK) is derived from System clock through configurable prescaler
 625:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
 626:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
 627:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      configurable prescalers and used to clock the peripherals mapped on these busses.
 628:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 629:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 630:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @note All the peripheral clocks are derived from the System clock (SYSCLK) except:
 631:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 632:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           from an external clock mapped on the I2S_CKIN pin. 
 633:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           You have to use RCC_I2SCLKConfig() function to configure this clock. 
 634:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 635:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 636:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           functions to configure this clock. 
 637:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 638:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to work correctly, while the SDIO require a frequency equal or lower than
 639:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to 48. This clock is derived of the main PLL through PLLQ divider.
 640:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - IWDG clock which is always the LSI clock.
 641:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        
 642:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
 643:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      Depending on the device voltage range, the maximum frequency should be 
 644:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      adapted accordingly:
 645:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 649:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 650:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  | 
 654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 655:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 656:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
 660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 661:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 168|120< HCLK <= 144|90 < HCLK <= 108 |80 < HCLK <= 96  | 
 662:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|108 < HCLK <= 120|96 < HCLK <= 112 | 
 664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |120 < HCLK <= 138|112 < HCLK <= 120| 
 666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+    
 667:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****    @note When VOS bit (in PWR_CR register) is reset to '0, the maximum value of HCLK is 144 MHz.
 668:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.
 669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 672:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 673:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 674:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 675:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 676:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 677:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 678:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 679:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 680:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 681:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
 682:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 683:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
 684:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
 685:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
 686:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 687:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 688:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
 689:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
 690:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
 691:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 692:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 693:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 694:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 771              		.loc 1 694 0
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 16
 774              		@ frame_needed = 1, uses_anonymous_args = 0
 775              		@ link register save eliminated.
 776 02fc 80B4     		push	{r7}
 777              	.LCFI41:
 778              		.cfi_def_cfa_offset 4
 779              		.cfi_offset 7, -4
 780 02fe 85B0     		sub	sp, sp, #20
 781              	.LCFI42:
 782              		.cfi_def_cfa_offset 24
 783 0300 00AF     		add	r7, sp, #0
 784              	.LCFI43:
 785              		.cfi_def_cfa_register 7
 786 0302 7860     		str	r0, [r7, #4]
 695:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 787              		.loc 1 695 0
 788 0304 4FF00003 		mov	r3, #0
 789 0308 FB60     		str	r3, [r7, #12]
 696:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 697:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 698:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 699:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 700:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 790              		.loc 1 700 0
 791 030a 094B     		ldr	r3, .L52
 792 030c 9B68     		ldr	r3, [r3, #8]
 793 030e FB60     		str	r3, [r7, #12]
 701:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 702:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
 703:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 794              		.loc 1 703 0
 795 0310 FB68     		ldr	r3, [r7, #12]
 796 0312 23F00303 		bic	r3, r3, #3
 797 0316 FB60     		str	r3, [r7, #12]
 704:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 705:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 706:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 798              		.loc 1 706 0
 799 0318 FA68     		ldr	r2, [r7, #12]
 800 031a 7B68     		ldr	r3, [r7, #4]
 801 031c 1343     		orrs	r3, r3, r2
 802 031e FB60     		str	r3, [r7, #12]
 707:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 708:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 709:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 803              		.loc 1 709 0
 804 0320 034B     		ldr	r3, .L52
 805 0322 FA68     		ldr	r2, [r7, #12]
 806 0324 9A60     		str	r2, [r3, #8]
 710:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 807              		.loc 1 710 0
 808 0326 07F11407 		add	r7, r7, #20
 809 032a BD46     		mov	sp, r7
 810 032c 80BC     		pop	{r7}
 811 032e 7047     		bx	lr
 812              	.L53:
 813              		.align	2
 814              	.L52:
 815 0330 00380240 		.word	1073887232
 816              		.cfi_endproc
 817              	.LFE124:
 819              		.align	2
 820              		.global	RCC_GetSYSCLKSource
 821              		.thumb
 822              		.thumb_func
 824              	RCC_GetSYSCLKSource:
 825              	.LFB125:
 711:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 712:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 713:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 714:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 715:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
 716:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the following:
 717:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
 718:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
 719:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock
 720:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 721:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 722:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 826              		.loc 1 722 0
 827              		.cfi_startproc
 828              		@ args = 0, pretend = 0, frame = 0
 829              		@ frame_needed = 1, uses_anonymous_args = 0
 830              		@ link register save eliminated.
 831 0334 80B4     		push	{r7}
 832              	.LCFI44:
 833              		.cfi_def_cfa_offset 4
 834              		.cfi_offset 7, -4
 835 0336 00AF     		add	r7, sp, #0
 836              	.LCFI45:
 837              		.cfi_def_cfa_register 7
 723:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 838              		.loc 1 723 0
 839 0338 044B     		ldr	r3, .L56
 840 033a 9B68     		ldr	r3, [r3, #8]
 841 033c DBB2     		uxtb	r3, r3
 842 033e 03F00C03 		and	r3, r3, #12
 843 0342 DBB2     		uxtb	r3, r3
 724:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 844              		.loc 1 724 0
 845 0344 1846     		mov	r0, r3
 846 0346 BD46     		mov	sp, r7
 847 0348 80BC     		pop	{r7}
 848 034a 7047     		bx	lr
 849              	.L57:
 850              		.align	2
 851              	.L56:
 852 034c 00380240 		.word	1073887232
 853              		.cfi_endproc
 854              	.LFE125:
 856              		.align	2
 857              		.global	RCC_HCLKConfig
 858              		.thumb
 859              		.thumb_func
 861              	RCC_HCLKConfig:
 862              	.LFB126:
 725:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 726:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 727:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 728:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 729:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
 730:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (for more details refer to section above
 731:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
 732:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 733:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
 734:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 735:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 736:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 737:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 738:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 739:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 740:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 741:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 742:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 743:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 744:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 745:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 746:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 747:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 863              		.loc 1 747 0
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 16
 866              		@ frame_needed = 1, uses_anonymous_args = 0
 867              		@ link register save eliminated.
 868 0350 80B4     		push	{r7}
 869              	.LCFI46:
 870              		.cfi_def_cfa_offset 4
 871              		.cfi_offset 7, -4
 872 0352 85B0     		sub	sp, sp, #20
 873              	.LCFI47:
 874              		.cfi_def_cfa_offset 24
 875 0354 00AF     		add	r7, sp, #0
 876              	.LCFI48:
 877              		.cfi_def_cfa_register 7
 878 0356 7860     		str	r0, [r7, #4]
 748:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 879              		.loc 1 748 0
 880 0358 4FF00003 		mov	r3, #0
 881 035c FB60     		str	r3, [r7, #12]
 749:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 750:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 751:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 752:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 753:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 882              		.loc 1 753 0
 883 035e 094B     		ldr	r3, .L59
 884 0360 9B68     		ldr	r3, [r3, #8]
 885 0362 FB60     		str	r3, [r7, #12]
 754:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 755:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
 756:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 886              		.loc 1 756 0
 887 0364 FB68     		ldr	r3, [r7, #12]
 888 0366 23F0F003 		bic	r3, r3, #240
 889 036a FB60     		str	r3, [r7, #12]
 757:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 758:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 759:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 890              		.loc 1 759 0
 891 036c FA68     		ldr	r2, [r7, #12]
 892 036e 7B68     		ldr	r3, [r7, #4]
 893 0370 1343     		orrs	r3, r3, r2
 894 0372 FB60     		str	r3, [r7, #12]
 760:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 761:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 762:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 895              		.loc 1 762 0
 896 0374 034B     		ldr	r3, .L59
 897 0376 FA68     		ldr	r2, [r7, #12]
 898 0378 9A60     		str	r2, [r3, #8]
 763:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 899              		.loc 1 763 0
 900 037a 07F11407 		add	r7, r7, #20
 901 037e BD46     		mov	sp, r7
 902 0380 80BC     		pop	{r7}
 903 0382 7047     		bx	lr
 904              	.L60:
 905              		.align	2
 906              	.L59:
 907 0384 00380240 		.word	1073887232
 908              		.cfi_endproc
 909              	.LFE126:
 911              		.align	2
 912              		.global	RCC_PCLK1Config
 913              		.thumb
 914              		.thumb_func
 916              	RCC_PCLK1Config:
 917              	.LFB127:
 764:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 765:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 766:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 767:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 768:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 769:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 770:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 771:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
 772:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
 773:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
 774:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
 775:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 776:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 777:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 778:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 779:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 918              		.loc 1 779 0
 919              		.cfi_startproc
 920              		@ args = 0, pretend = 0, frame = 16
 921              		@ frame_needed = 1, uses_anonymous_args = 0
 922              		@ link register save eliminated.
 923 0388 80B4     		push	{r7}
 924              	.LCFI49:
 925              		.cfi_def_cfa_offset 4
 926              		.cfi_offset 7, -4
 927 038a 85B0     		sub	sp, sp, #20
 928              	.LCFI50:
 929              		.cfi_def_cfa_offset 24
 930 038c 00AF     		add	r7, sp, #0
 931              	.LCFI51:
 932              		.cfi_def_cfa_register 7
 933 038e 7860     		str	r0, [r7, #4]
 780:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 934              		.loc 1 780 0
 935 0390 4FF00003 		mov	r3, #0
 936 0394 FB60     		str	r3, [r7, #12]
 781:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 782:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 783:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 784:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 785:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 937              		.loc 1 785 0
 938 0396 094B     		ldr	r3, .L62
 939 0398 9B68     		ldr	r3, [r3, #8]
 940 039a FB60     		str	r3, [r7, #12]
 786:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 787:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
 788:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 941              		.loc 1 788 0
 942 039c FB68     		ldr	r3, [r7, #12]
 943 039e 23F4E053 		bic	r3, r3, #7168
 944 03a2 FB60     		str	r3, [r7, #12]
 789:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 790:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 791:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 945              		.loc 1 791 0
 946 03a4 FA68     		ldr	r2, [r7, #12]
 947 03a6 7B68     		ldr	r3, [r7, #4]
 948 03a8 1343     		orrs	r3, r3, r2
 949 03aa FB60     		str	r3, [r7, #12]
 792:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 793:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 794:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 950              		.loc 1 794 0
 951 03ac 034B     		ldr	r3, .L62
 952 03ae FA68     		ldr	r2, [r7, #12]
 953 03b0 9A60     		str	r2, [r3, #8]
 795:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 954              		.loc 1 795 0
 955 03b2 07F11407 		add	r7, r7, #20
 956 03b6 BD46     		mov	sp, r7
 957 03b8 80BC     		pop	{r7}
 958 03ba 7047     		bx	lr
 959              	.L63:
 960              		.align	2
 961              	.L62:
 962 03bc 00380240 		.word	1073887232
 963              		.cfi_endproc
 964              	.LFE127:
 966              		.align	2
 967              		.global	RCC_PCLK2Config
 968              		.thumb
 969              		.thumb_func
 971              	RCC_PCLK2Config:
 972              	.LFB128:
 796:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 797:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 798:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 799:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 800:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 801:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 802:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
 803:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
 804:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
 805:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
 806:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 807:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 808:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 809:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 810:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 973              		.loc 1 810 0
 974              		.cfi_startproc
 975              		@ args = 0, pretend = 0, frame = 16
 976              		@ frame_needed = 1, uses_anonymous_args = 0
 977              		@ link register save eliminated.
 978 03c0 80B4     		push	{r7}
 979              	.LCFI52:
 980              		.cfi_def_cfa_offset 4
 981              		.cfi_offset 7, -4
 982 03c2 85B0     		sub	sp, sp, #20
 983              	.LCFI53:
 984              		.cfi_def_cfa_offset 24
 985 03c4 00AF     		add	r7, sp, #0
 986              	.LCFI54:
 987              		.cfi_def_cfa_register 7
 988 03c6 7860     		str	r0, [r7, #4]
 811:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 989              		.loc 1 811 0
 990 03c8 4FF00003 		mov	r3, #0
 991 03cc FB60     		str	r3, [r7, #12]
 812:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 813:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 814:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 815:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 816:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 992              		.loc 1 816 0
 993 03ce 0A4B     		ldr	r3, .L65
 994 03d0 9B68     		ldr	r3, [r3, #8]
 995 03d2 FB60     		str	r3, [r7, #12]
 817:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 818:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
 819:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 996              		.loc 1 819 0
 997 03d4 FB68     		ldr	r3, [r7, #12]
 998 03d6 23F46043 		bic	r3, r3, #57344
 999 03da FB60     		str	r3, [r7, #12]
 820:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 821:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 822:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 1000              		.loc 1 822 0
 1001 03dc 7B68     		ldr	r3, [r7, #4]
 1002 03de 4FEAC303 		lsl	r3, r3, #3
 1003 03e2 FA68     		ldr	r2, [r7, #12]
 1004 03e4 1343     		orrs	r3, r3, r2
 1005 03e6 FB60     		str	r3, [r7, #12]
 823:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 824:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 825:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 1006              		.loc 1 825 0
 1007 03e8 034B     		ldr	r3, .L65
 1008 03ea FA68     		ldr	r2, [r7, #12]
 1009 03ec 9A60     		str	r2, [r3, #8]
 826:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1010              		.loc 1 826 0
 1011 03ee 07F11407 		add	r7, r7, #20
 1012 03f2 BD46     		mov	sp, r7
 1013 03f4 80BC     		pop	{r7}
 1014 03f6 7047     		bx	lr
 1015              	.L66:
 1016              		.align	2
 1017              	.L65:
 1018 03f8 00380240 		.word	1073887232
 1019              		.cfi_endproc
 1020              	.LFE128:
 1022              		.align	2
 1023              		.global	RCC_GetClocksFreq
 1024              		.thumb
 1025              		.thumb_func
 1027              	RCC_GetClocksFreq:
 1028              	.LFB129:
 827:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 828:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 829:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
 830:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.       
 831:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 832:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 833:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 834:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
 835:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 836:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 837:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
 838:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
 839:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 840:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 841:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               in voltage and temperature.
 842:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 843:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 844:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 845:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                have wrong result.
 846:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                
 847:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 848:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         value for HSE crystal.
 849:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 850:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 851:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          the clocks frequencies.
 852:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *     
 853:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
 854:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 855:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
 856:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
 857:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
 858:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 859:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 860:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 861:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 862:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1029              		.loc 1 862 0
 1030              		.cfi_startproc
 1031              		@ args = 0, pretend = 0, frame = 32
 1032              		@ frame_needed = 1, uses_anonymous_args = 0
 1033              		@ link register save eliminated.
 1034 03fc 80B4     		push	{r7}
 1035              	.LCFI55:
 1036              		.cfi_def_cfa_offset 4
 1037              		.cfi_offset 7, -4
 1038 03fe 89B0     		sub	sp, sp, #36
 1039              	.LCFI56:
 1040              		.cfi_def_cfa_offset 40
 1041 0400 00AF     		add	r7, sp, #0
 1042              	.LCFI57:
 1043              		.cfi_def_cfa_register 7
 1044 0402 7860     		str	r0, [r7, #4]
 863:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 1045              		.loc 1 863 0
 1046 0404 4FF00003 		mov	r3, #0
 1047 0408 BB61     		str	r3, [r7, #24]
 1048 040a 4FF00003 		mov	r3, #0
 1049 040e 7B61     		str	r3, [r7, #20]
 1050 0410 4FF00003 		mov	r3, #0
 1051 0414 FB61     		str	r3, [r7, #28]
 1052 0416 4FF00203 		mov	r3, #2
 1053 041a 3B61     		str	r3, [r7, #16]
 1054 041c 4FF00003 		mov	r3, #0
 1055 0420 FB60     		str	r3, [r7, #12]
 1056 0422 4FF00203 		mov	r3, #2
 1057 0426 BB60     		str	r3, [r7, #8]
 864:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 865:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 866:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 1058              		.loc 1 866 0
 1059 0428 4E4B     		ldr	r3, .L76
 1060 042a 9B68     		ldr	r3, [r3, #8]
 1061 042c 03F00C03 		and	r3, r3, #12
 1062 0430 BB61     		str	r3, [r7, #24]
 867:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 868:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (tmp)
 1063              		.loc 1 868 0
 1064 0432 BB69     		ldr	r3, [r7, #24]
 1065 0434 042B     		cmp	r3, #4
 1066 0436 07D0     		beq	.L70
 1067 0438 082B     		cmp	r3, #8
 1068 043a 09D0     		beq	.L71
 1069 043c 002B     		cmp	r3, #0
 1070 043e 45D1     		bne	.L75
 1071              	.L69:
 869:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 870:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x00:  /* HSI used as system clock source */
 871:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1072              		.loc 1 871 0
 1073 0440 7B68     		ldr	r3, [r7, #4]
 1074 0442 494A     		ldr	r2, .L76+4
 1075 0444 1A60     		str	r2, [r3, #0]
 872:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1076              		.loc 1 872 0
 1077 0446 45E0     		b	.L72
 1078              	.L70:
 873:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
 874:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 1079              		.loc 1 874 0
 1080 0448 7B68     		ldr	r3, [r7, #4]
 1081 044a 484A     		ldr	r2, .L76+8
 1082 044c 1A60     		str	r2, [r3, #0]
 875:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1083              		.loc 1 875 0
 1084 044e 41E0     		b	.L72
 1085              	.L71:
 876:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
 877:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 878:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 879:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          SYSCLK = PLL_VCO / PLLP
 880:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          */    
 881:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 1086              		.loc 1 881 0
 1087 0450 444B     		ldr	r3, .L76
 1088 0452 5B68     		ldr	r3, [r3, #4]
 1089 0454 03F48003 		and	r3, r3, #4194304
 1090 0458 4FEA9353 		lsr	r3, r3, #22
 1091 045c FB60     		str	r3, [r7, #12]
 882:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1092              		.loc 1 882 0
 1093 045e 414B     		ldr	r3, .L76
 1094 0460 5B68     		ldr	r3, [r3, #4]
 1095 0462 03F03F03 		and	r3, r3, #63
 1096 0466 BB60     		str	r3, [r7, #8]
 883:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       
 884:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       if (pllsource != 0)
 1097              		.loc 1 884 0
 1098 0468 FB68     		ldr	r3, [r7, #12]
 1099 046a 002B     		cmp	r3, #0
 1100 046c 0ED0     		beq	.L73
 885:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 886:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSE used as PLL clock source */
 887:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 1101              		.loc 1 887 0
 1102 046e 3F4A     		ldr	r2, .L76+8
 1103 0470 BB68     		ldr	r3, [r7, #8]
 1104 0472 B2FBF3F2 		udiv	r2, r2, r3
 1105 0476 3B4B     		ldr	r3, .L76
 1106 0478 5968     		ldr	r1, [r3, #4]
 1107 047a 47F6C073 		movw	r3, #32704
 1108 047e 0B40     		ands	r3, r3, r1
 1109 0480 4FEA9313 		lsr	r3, r3, #6
 1110 0484 03FB02F3 		mul	r3, r3, r2
 1111 0488 FB61     		str	r3, [r7, #28]
 1112 048a 0DE0     		b	.L74
 1113              	.L73:
 888:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 889:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       else
 890:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 891:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSI used as PLL clock source */
 892:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 1114              		.loc 1 892 0
 1115 048c 364A     		ldr	r2, .L76+4
 1116 048e BB68     		ldr	r3, [r7, #8]
 1117 0490 B2FBF3F2 		udiv	r2, r2, r3
 1118 0494 334B     		ldr	r3, .L76
 1119 0496 5968     		ldr	r1, [r3, #4]
 1120 0498 47F6C073 		movw	r3, #32704
 1121 049c 0B40     		ands	r3, r3, r1
 1122 049e 4FEA9313 		lsr	r3, r3, #6
 1123 04a2 03FB02F3 		mul	r3, r3, r2
 1124 04a6 FB61     		str	r3, [r7, #28]
 1125              	.L74:
 893:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 894:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 895:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 1126              		.loc 1 895 0
 1127 04a8 2E4B     		ldr	r3, .L76
 1128 04aa 5B68     		ldr	r3, [r3, #4]
 1129 04ac 03F44033 		and	r3, r3, #196608
 1130 04b0 4FEA1343 		lsr	r3, r3, #16
 1131 04b4 03F10103 		add	r3, r3, #1
 1132 04b8 4FEA4303 		lsl	r3, r3, #1
 1133 04bc 3B61     		str	r3, [r7, #16]
 896:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 1134              		.loc 1 896 0
 1135 04be FA69     		ldr	r2, [r7, #28]
 1136 04c0 3B69     		ldr	r3, [r7, #16]
 1137 04c2 B2FBF3F2 		udiv	r2, r2, r3
 1138 04c6 7B68     		ldr	r3, [r7, #4]
 1139 04c8 1A60     		str	r2, [r3, #0]
 897:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1140              		.loc 1 897 0
 1141 04ca 03E0     		b	.L72
 1142              	.L75:
 898:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 899:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1143              		.loc 1 899 0
 1144 04cc 7B68     		ldr	r3, [r7, #4]
 1145 04ce 264A     		ldr	r2, .L76+4
 1146 04d0 1A60     		str	r2, [r3, #0]
 900:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1147              		.loc 1 900 0
 1148 04d2 00BF     		nop
 1149              	.L72:
 901:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 902:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
 903:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 904:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
 905:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 1150              		.loc 1 905 0
 1151 04d4 234B     		ldr	r3, .L76
 1152 04d6 9B68     		ldr	r3, [r3, #8]
 1153 04d8 03F0F003 		and	r3, r3, #240
 1154 04dc BB61     		str	r3, [r7, #24]
 906:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 1155              		.loc 1 906 0
 1156 04de BB69     		ldr	r3, [r7, #24]
 1157 04e0 4FEA1313 		lsr	r3, r3, #4
 1158 04e4 BB61     		str	r3, [r7, #24]
 907:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1159              		.loc 1 907 0
 1160 04e6 224A     		ldr	r2, .L76+12
 1161 04e8 BB69     		ldr	r3, [r7, #24]
 1162 04ea D318     		adds	r3, r2, r3
 1163 04ec 1B78     		ldrb	r3, [r3, #0]
 1164 04ee DBB2     		uxtb	r3, r3
 1165 04f0 7B61     		str	r3, [r7, #20]
 908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
 909:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1166              		.loc 1 909 0
 1167 04f2 7B68     		ldr	r3, [r7, #4]
 1168 04f4 1A68     		ldr	r2, [r3, #0]
 1169 04f6 7B69     		ldr	r3, [r7, #20]
 1170 04f8 22FA03F2 		lsr	r2, r2, r3
 1171 04fc 7B68     		ldr	r3, [r7, #4]
 1172 04fe 5A60     		str	r2, [r3, #4]
 910:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 911:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
 912:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 1173              		.loc 1 912 0
 1174 0500 184B     		ldr	r3, .L76
 1175 0502 9B68     		ldr	r3, [r3, #8]
 1176 0504 03F4E053 		and	r3, r3, #7168
 1177 0508 BB61     		str	r3, [r7, #24]
 913:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 1178              		.loc 1 913 0
 1179 050a BB69     		ldr	r3, [r7, #24]
 1180 050c 4FEA9323 		lsr	r3, r3, #10
 1181 0510 BB61     		str	r3, [r7, #24]
 914:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1182              		.loc 1 914 0
 1183 0512 174A     		ldr	r2, .L76+12
 1184 0514 BB69     		ldr	r3, [r7, #24]
 1185 0516 D318     		adds	r3, r2, r3
 1186 0518 1B78     		ldrb	r3, [r3, #0]
 1187 051a DBB2     		uxtb	r3, r3
 1188 051c 7B61     		str	r3, [r7, #20]
 915:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
 916:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1189              		.loc 1 916 0
 1190 051e 7B68     		ldr	r3, [r7, #4]
 1191 0520 5A68     		ldr	r2, [r3, #4]
 1192 0522 7B69     		ldr	r3, [r7, #20]
 1193 0524 22FA03F2 		lsr	r2, r2, r3
 1194 0528 7B68     		ldr	r3, [r7, #4]
 1195 052a 9A60     		str	r2, [r3, #8]
 917:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
 919:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 1196              		.loc 1 919 0
 1197 052c 0D4B     		ldr	r3, .L76
 1198 052e 9B68     		ldr	r3, [r3, #8]
 1199 0530 03F46043 		and	r3, r3, #57344
 1200 0534 BB61     		str	r3, [r7, #24]
 920:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 1201              		.loc 1 920 0
 1202 0536 BB69     		ldr	r3, [r7, #24]
 1203 0538 4FEA5333 		lsr	r3, r3, #13
 1204 053c BB61     		str	r3, [r7, #24]
 921:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1205              		.loc 1 921 0
 1206 053e 0C4A     		ldr	r2, .L76+12
 1207 0540 BB69     		ldr	r3, [r7, #24]
 1208 0542 D318     		adds	r3, r2, r3
 1209 0544 1B78     		ldrb	r3, [r3, #0]
 1210 0546 DBB2     		uxtb	r3, r3
 1211 0548 7B61     		str	r3, [r7, #20]
 922:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
 923:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1212              		.loc 1 923 0
 1213 054a 7B68     		ldr	r3, [r7, #4]
 1214 054c 5A68     		ldr	r2, [r3, #4]
 1215 054e 7B69     		ldr	r3, [r7, #20]
 1216 0550 22FA03F2 		lsr	r2, r2, r3
 1217 0554 7B68     		ldr	r3, [r7, #4]
 1218 0556 DA60     		str	r2, [r3, #12]
 924:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1219              		.loc 1 924 0
 1220 0558 07F12407 		add	r7, r7, #36
 1221 055c BD46     		mov	sp, r7
 1222 055e 80BC     		pop	{r7}
 1223 0560 7047     		bx	lr
 1224              	.L77:
 1225 0562 00BF     		.align	2
 1226              	.L76:
 1227 0564 00380240 		.word	1073887232
 1228 0568 0024F400 		.word	16000000
 1229 056c 00127A00 		.word	8000000
 1230 0570 00000000 		.word	APBAHBPrescTable
 1231              		.cfi_endproc
 1232              	.LFE129:
 1234              		.align	2
 1235              		.global	RCC_RTCCLKConfig
 1236              		.thumb
 1237              		.thumb_func
 1239              	RCC_RTCCLKConfig:
 1240              	.LFB130:
 925:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 926:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 927:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 929:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 930:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
 931:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
 932:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 933:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 934:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 935:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Peripheral clocks configuration functions
 936:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 937:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the Peripheral clocks. 
 939:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 940:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
 941:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 942:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. After restart from Reset or wakeup from STANDBY, all peripherals are off
 943:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      except internal SRAM, Flash and JTAG. Before to start using a peripheral you
 944:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
 945:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
 946:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 947:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. To reset the peripherals configuration (to the default state after device reset)
 948:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
 949:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphResetCmd() functions.
 950:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 951:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. To further reduce power consumption in SLEEP mode the peripheral clocks can
 952:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      be disabled prior to executing the WFI or WFE instructions. You can do this
 953:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
 954:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphClockLPModeCmd() functions.  
 955:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 956:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 957:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 958:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 959:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 960:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 961:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 962:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
 963:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
 964:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
 965:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
 966:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
 967:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
 968:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
 969:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 970:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 971:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 972:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 973:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 974:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
 975:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
 976:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 977:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
 978:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
 979:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
 980:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
 981:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
 982:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RTC clock source).
 983:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 984:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 985:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 986:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 987:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1241              		.loc 1 987 0
 1242              		.cfi_startproc
 1243              		@ args = 0, pretend = 0, frame = 16
 1244              		@ frame_needed = 1, uses_anonymous_args = 0
 1245              		@ link register save eliminated.
 1246 0574 80B4     		push	{r7}
 1247              	.LCFI58:
 1248              		.cfi_def_cfa_offset 4
 1249              		.cfi_offset 7, -4
 1250 0576 85B0     		sub	sp, sp, #20
 1251              	.LCFI59:
 1252              		.cfi_def_cfa_offset 24
 1253 0578 00AF     		add	r7, sp, #0
 1254              	.LCFI60:
 1255              		.cfi_def_cfa_register 7
 1256 057a 7860     		str	r0, [r7, #4]
 988:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1257              		.loc 1 988 0
 1258 057c 4FF00003 		mov	r3, #0
 1259 0580 FB60     		str	r3, [r7, #12]
 989:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 990:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 991:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 992:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 993:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 1260              		.loc 1 993 0
 1261 0582 7B68     		ldr	r3, [r7, #4]
 1262 0584 03F44073 		and	r3, r3, #768
 1263 0588 B3F5407F 		cmp	r3, #768
 1264 058c 11D1     		bne	.L79
 994:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
 995:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
 1265              		.loc 1 995 0
 1266 058e 104B     		ldr	r3, .L80
 1267 0590 9B68     		ldr	r3, [r3, #8]
 1268 0592 FB60     		str	r3, [r7, #12]
 996:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 997:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
 998:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
 1269              		.loc 1 998 0
 1270 0594 FB68     		ldr	r3, [r7, #12]
 1271 0596 23F4F813 		bic	r3, r3, #2031616
 1272 059a FB60     		str	r3, [r7, #12]
 999:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1000:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
1001:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 1273              		.loc 1 1001 0
 1274 059c 7B68     		ldr	r3, [r7, #4]
 1275 059e 23F07043 		bic	r3, r3, #-268435456
 1276 05a2 23F44073 		bic	r3, r3, #768
 1277 05a6 FA68     		ldr	r2, [r7, #12]
 1278 05a8 1343     		orrs	r3, r3, r2
 1279 05aa FB60     		str	r3, [r7, #12]
1002:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1003:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Store the new value */
1004:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
 1280              		.loc 1 1004 0
 1281 05ac 084B     		ldr	r3, .L80
 1282 05ae FA68     		ldr	r2, [r7, #12]
 1283 05b0 9A60     		str	r2, [r3, #8]
 1284              	.L79:
1005:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1006:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1007:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1008:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 1285              		.loc 1 1008 0
 1286 05b2 074A     		ldr	r2, .L80
 1287 05b4 064B     		ldr	r3, .L80
 1288 05b6 196F     		ldr	r1, [r3, #112]
 1289 05b8 7B68     		ldr	r3, [r7, #4]
 1290 05ba 4FEA0353 		lsl	r3, r3, #20
 1291 05be 4FEA1353 		lsr	r3, r3, #20
 1292 05c2 0B43     		orrs	r3, r3, r1
 1293 05c4 1367     		str	r3, [r2, #112]
1009:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1294              		.loc 1 1009 0
 1295 05c6 07F11407 		add	r7, r7, #20
 1296 05ca BD46     		mov	sp, r7
 1297 05cc 80BC     		pop	{r7}
 1298 05ce 7047     		bx	lr
 1299              	.L81:
 1300              		.align	2
 1301              	.L80:
 1302 05d0 00380240 		.word	1073887232
 1303              		.cfi_endproc
 1304              	.LFE130:
 1306              		.align	2
 1307              		.global	RCC_RTCCLKCmd
 1308              		.thumb
 1309              		.thumb_func
 1311              	RCC_RTCCLKCmd:
 1312              	.LFB131:
1010:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1011:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1012:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1013:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1014:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1015:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1016:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1017:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1018:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1019:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1313              		.loc 1 1019 0
 1314              		.cfi_startproc
 1315              		@ args = 0, pretend = 0, frame = 8
 1316              		@ frame_needed = 1, uses_anonymous_args = 0
 1317              		@ link register save eliminated.
 1318 05d4 80B4     		push	{r7}
 1319              	.LCFI61:
 1320              		.cfi_def_cfa_offset 4
 1321              		.cfi_offset 7, -4
 1322 05d6 83B0     		sub	sp, sp, #12
 1323              	.LCFI62:
 1324              		.cfi_def_cfa_offset 16
 1325 05d8 00AF     		add	r7, sp, #0
 1326              	.LCFI63:
 1327              		.cfi_def_cfa_register 7
 1328 05da 0346     		mov	r3, r0
 1329 05dc FB71     		strb	r3, [r7, #7]
1020:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1021:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1022:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1023:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1330              		.loc 1 1023 0
 1331 05de 044B     		ldr	r3, .L83
 1332 05e0 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1333 05e2 1A60     		str	r2, [r3, #0]
1024:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1334              		.loc 1 1024 0
 1335 05e4 07F10C07 		add	r7, r7, #12
 1336 05e8 BD46     		mov	sp, r7
 1337 05ea 80BC     		pop	{r7}
 1338 05ec 7047     		bx	lr
 1339              	.L84:
 1340 05ee 00BF     		.align	2
 1341              	.L83:
 1342 05f0 3C0E4742 		.word	1111952956
 1343              		.cfi_endproc
 1344              	.LFE131:
 1346              		.align	2
 1347              		.global	RCC_BackupResetCmd
 1348              		.thumb
 1349              		.thumb_func
 1351              	RCC_BackupResetCmd:
 1352              	.LFB132:
1025:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1026:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1027:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1028:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1029:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1030:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1031:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1032:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1033:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1034:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1035:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1036:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1353              		.loc 1 1036 0
 1354              		.cfi_startproc
 1355              		@ args = 0, pretend = 0, frame = 8
 1356              		@ frame_needed = 1, uses_anonymous_args = 0
 1357              		@ link register save eliminated.
 1358 05f4 80B4     		push	{r7}
 1359              	.LCFI64:
 1360              		.cfi_def_cfa_offset 4
 1361              		.cfi_offset 7, -4
 1362 05f6 83B0     		sub	sp, sp, #12
 1363              	.LCFI65:
 1364              		.cfi_def_cfa_offset 16
 1365 05f8 00AF     		add	r7, sp, #0
 1366              	.LCFI66:
 1367              		.cfi_def_cfa_register 7
 1368 05fa 0346     		mov	r3, r0
 1369 05fc FB71     		strb	r3, [r7, #7]
1037:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1038:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1039:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1370              		.loc 1 1039 0
 1371 05fe 044B     		ldr	r3, .L86
 1372 0600 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1373 0602 1A60     		str	r2, [r3, #0]
1040:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1374              		.loc 1 1040 0
 1375 0604 07F10C07 		add	r7, r7, #12
 1376 0608 BD46     		mov	sp, r7
 1377 060a 80BC     		pop	{r7}
 1378 060c 7047     		bx	lr
 1379              	.L87:
 1380 060e 00BF     		.align	2
 1381              	.L86:
 1382 0610 400E4742 		.word	1111952960
 1383              		.cfi_endproc
 1384              	.LFE132:
 1386              		.align	2
 1387              		.global	RCC_I2SCLKConfig
 1388              		.thumb
 1389              		.thumb_func
 1391              	RCC_I2SCLKConfig:
 1392              	.LFB133:
1041:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1042:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1043:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1044:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1045:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1046:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1047:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1048:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1049:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1050:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1051:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1052:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1053:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1393              		.loc 1 1053 0
 1394              		.cfi_startproc
 1395              		@ args = 0, pretend = 0, frame = 8
 1396              		@ frame_needed = 1, uses_anonymous_args = 0
 1397              		@ link register save eliminated.
 1398 0614 80B4     		push	{r7}
 1399              	.LCFI67:
 1400              		.cfi_def_cfa_offset 4
 1401              		.cfi_offset 7, -4
 1402 0616 83B0     		sub	sp, sp, #12
 1403              	.LCFI68:
 1404              		.cfi_def_cfa_offset 16
 1405 0618 00AF     		add	r7, sp, #0
 1406              	.LCFI69:
 1407              		.cfi_def_cfa_register 7
 1408 061a 7860     		str	r0, [r7, #4]
1054:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1055:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1056:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1057:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 1409              		.loc 1 1057 0
 1410 061c 034B     		ldr	r3, .L89
 1411 061e 7A68     		ldr	r2, [r7, #4]
 1412 0620 1A60     		str	r2, [r3, #0]
1058:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1413              		.loc 1 1058 0
 1414 0622 07F10C07 		add	r7, r7, #12
 1415 0626 BD46     		mov	sp, r7
 1416 0628 80BC     		pop	{r7}
 1417 062a 7047     		bx	lr
 1418              	.L90:
 1419              		.align	2
 1420              	.L89:
 1421 062c 5C014742 		.word	1111949660
 1422              		.cfi_endproc
 1423              	.LFE133:
 1425              		.align	2
 1426              		.global	RCC_AHB1PeriphClockCmd
 1427              		.thumb
 1428              		.thumb_func
 1430              	RCC_AHB1PeriphClockCmd:
 1431              	.LFB134:
1059:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1060:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1061:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
1062:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1063:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1064:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.   
1065:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1066:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1067:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1068:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1069:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1070:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1071:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1072:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1073:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1074:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1075:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1076:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1077:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1078:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
1079:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1080:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1081:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1082:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1083:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1084:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1085:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1086:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1087:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1088:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1089:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1090:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1091:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1092:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1432              		.loc 1 1092 0
 1433              		.cfi_startproc
 1434              		@ args = 0, pretend = 0, frame = 8
 1435              		@ frame_needed = 1, uses_anonymous_args = 0
 1436              		@ link register save eliminated.
 1437 0630 80B4     		push	{r7}
 1438              	.LCFI70:
 1439              		.cfi_def_cfa_offset 4
 1440              		.cfi_offset 7, -4
 1441 0632 83B0     		sub	sp, sp, #12
 1442              	.LCFI71:
 1443              		.cfi_def_cfa_offset 16
 1444 0634 00AF     		add	r7, sp, #0
 1445              	.LCFI72:
 1446              		.cfi_def_cfa_register 7
 1447 0636 7860     		str	r0, [r7, #4]
 1448 0638 0B46     		mov	r3, r1
 1449 063a FB70     		strb	r3, [r7, #3]
1093:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1094:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
1095:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1096:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1097:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1450              		.loc 1 1097 0
 1451 063c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1452 063e 002B     		cmp	r3, #0
 1453 0640 06D0     		beq	.L92
1098:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1099:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 1454              		.loc 1 1099 0
 1455 0642 0A4B     		ldr	r3, .L94
 1456 0644 094A     		ldr	r2, .L94
 1457 0646 116B     		ldr	r1, [r2, #48]
 1458 0648 7A68     		ldr	r2, [r7, #4]
 1459 064a 0A43     		orrs	r2, r2, r1
 1460 064c 1A63     		str	r2, [r3, #48]
 1461 064e 07E0     		b	.L91
 1462              	.L92:
1100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 1463              		.loc 1 1103 0
 1464 0650 064B     		ldr	r3, .L94
 1465 0652 064A     		ldr	r2, .L94
 1466 0654 116B     		ldr	r1, [r2, #48]
 1467 0656 7A68     		ldr	r2, [r7, #4]
 1468 0658 6FEA0202 		mvn	r2, r2
 1469 065c 0A40     		ands	r2, r2, r1
 1470 065e 1A63     		str	r2, [r3, #48]
 1471              	.L91:
1104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1472              		.loc 1 1105 0
 1473 0660 07F10C07 		add	r7, r7, #12
 1474 0664 BD46     		mov	sp, r7
 1475 0666 80BC     		pop	{r7}
 1476 0668 7047     		bx	lr
 1477              	.L95:
 1478 066a 00BF     		.align	2
 1479              	.L94:
 1480 066c 00380240 		.word	1073887232
 1481              		.cfi_endproc
 1482              	.LFE134:
 1484              		.align	2
 1485              		.global	RCC_AHB2PeriphClockCmd
 1486              		.thumb
 1487              		.thumb_func
 1489              	RCC_AHB2PeriphClockCmd:
 1490              	.LFB135:
1106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
1109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1491              		.loc 1 1124 0
 1492              		.cfi_startproc
 1493              		@ args = 0, pretend = 0, frame = 8
 1494              		@ frame_needed = 1, uses_anonymous_args = 0
 1495              		@ link register save eliminated.
 1496 0670 80B4     		push	{r7}
 1497              	.LCFI73:
 1498              		.cfi_def_cfa_offset 4
 1499              		.cfi_offset 7, -4
 1500 0672 83B0     		sub	sp, sp, #12
 1501              	.LCFI74:
 1502              		.cfi_def_cfa_offset 16
 1503 0674 00AF     		add	r7, sp, #0
 1504              	.LCFI75:
 1505              		.cfi_def_cfa_register 7
 1506 0676 7860     		str	r0, [r7, #4]
 1507 0678 0B46     		mov	r3, r1
 1508 067a FB70     		strb	r3, [r7, #3]
1125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1509              		.loc 1 1129 0
 1510 067c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1511 067e 002B     		cmp	r3, #0
 1512 0680 06D0     		beq	.L97
1130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 1513              		.loc 1 1131 0
 1514 0682 0A4B     		ldr	r3, .L99
 1515 0684 094A     		ldr	r2, .L99
 1516 0686 516B     		ldr	r1, [r2, #52]
 1517 0688 7A68     		ldr	r2, [r7, #4]
 1518 068a 0A43     		orrs	r2, r2, r1
 1519 068c 5A63     		str	r2, [r3, #52]
 1520 068e 07E0     		b	.L96
 1521              	.L97:
1132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 1522              		.loc 1 1135 0
 1523 0690 064B     		ldr	r3, .L99
 1524 0692 064A     		ldr	r2, .L99
 1525 0694 516B     		ldr	r1, [r2, #52]
 1526 0696 7A68     		ldr	r2, [r7, #4]
 1527 0698 6FEA0202 		mvn	r2, r2
 1528 069c 0A40     		ands	r2, r2, r1
 1529 069e 5A63     		str	r2, [r3, #52]
 1530              	.L96:
1136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1531              		.loc 1 1137 0
 1532 06a0 07F10C07 		add	r7, r7, #12
 1533 06a4 BD46     		mov	sp, r7
 1534 06a6 80BC     		pop	{r7}
 1535 06a8 7047     		bx	lr
 1536              	.L100:
 1537 06aa 00BF     		.align	2
 1538              	.L99:
 1539 06ac 00380240 		.word	1073887232
 1540              		.cfi_endproc
 1541              	.LFE135:
 1543              		.align	2
 1544              		.global	RCC_AHB3PeriphClockCmd
 1545              		.thumb
 1546              		.thumb_func
 1548              	RCC_AHB3PeriphClockCmd:
 1549              	.LFB136:
1138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
1141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1550              		.loc 1 1151 0
 1551              		.cfi_startproc
 1552              		@ args = 0, pretend = 0, frame = 8
 1553              		@ frame_needed = 1, uses_anonymous_args = 0
 1554              		@ link register save eliminated.
 1555 06b0 80B4     		push	{r7}
 1556              	.LCFI76:
 1557              		.cfi_def_cfa_offset 4
 1558              		.cfi_offset 7, -4
 1559 06b2 83B0     		sub	sp, sp, #12
 1560              	.LCFI77:
 1561              		.cfi_def_cfa_offset 16
 1562 06b4 00AF     		add	r7, sp, #0
 1563              	.LCFI78:
 1564              		.cfi_def_cfa_register 7
 1565 06b6 7860     		str	r0, [r7, #4]
 1566 06b8 0B46     		mov	r3, r1
 1567 06ba FB70     		strb	r3, [r7, #3]
1152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
1154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1568              		.loc 1 1156 0
 1569 06bc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1570 06be 002B     		cmp	r3, #0
 1571 06c0 06D0     		beq	.L102
1157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 1572              		.loc 1 1158 0
 1573 06c2 0A4B     		ldr	r3, .L104
 1574 06c4 094A     		ldr	r2, .L104
 1575 06c6 916B     		ldr	r1, [r2, #56]
 1576 06c8 7A68     		ldr	r2, [r7, #4]
 1577 06ca 0A43     		orrs	r2, r2, r1
 1578 06cc 9A63     		str	r2, [r3, #56]
 1579 06ce 07E0     		b	.L101
 1580              	.L102:
1159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 1581              		.loc 1 1162 0
 1582 06d0 064B     		ldr	r3, .L104
 1583 06d2 064A     		ldr	r2, .L104
 1584 06d4 916B     		ldr	r1, [r2, #56]
 1585 06d6 7A68     		ldr	r2, [r7, #4]
 1586 06d8 6FEA0202 		mvn	r2, r2
 1587 06dc 0A40     		ands	r2, r2, r1
 1588 06de 9A63     		str	r2, [r3, #56]
 1589              	.L101:
1163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1590              		.loc 1 1164 0
 1591 06e0 07F10C07 		add	r7, r7, #12
 1592 06e4 BD46     		mov	sp, r7
 1593 06e6 80BC     		pop	{r7}
 1594 06e8 7047     		bx	lr
 1595              	.L105:
 1596 06ea 00BF     		.align	2
 1597              	.L104:
 1598 06ec 00380240 		.word	1073887232
 1599              		.cfi_endproc
 1600              	.LFE136:
 1602              		.align	2
 1603              		.global	RCC_APB1PeriphClockCmd
 1604              		.thumb
 1605              		.thumb_func
 1607              	RCC_APB1PeriphClockCmd:
 1608              	.LFB137:
1165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1609              		.loc 1 1201 0
 1610              		.cfi_startproc
 1611              		@ args = 0, pretend = 0, frame = 8
 1612              		@ frame_needed = 1, uses_anonymous_args = 0
 1613              		@ link register save eliminated.
 1614 06f0 80B4     		push	{r7}
 1615              	.LCFI79:
 1616              		.cfi_def_cfa_offset 4
 1617              		.cfi_offset 7, -4
 1618 06f2 83B0     		sub	sp, sp, #12
 1619              	.LCFI80:
 1620              		.cfi_def_cfa_offset 16
 1621 06f4 00AF     		add	r7, sp, #0
 1622              	.LCFI81:
 1623              		.cfi_def_cfa_register 7
 1624 06f6 7860     		str	r0, [r7, #4]
 1625 06f8 0B46     		mov	r3, r1
 1626 06fa FB70     		strb	r3, [r7, #3]
1202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
1204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1627              		.loc 1 1206 0
 1628 06fc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1629 06fe 002B     		cmp	r3, #0
 1630 0700 06D0     		beq	.L107
1207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1631              		.loc 1 1208 0
 1632 0702 0A4B     		ldr	r3, .L109
 1633 0704 094A     		ldr	r2, .L109
 1634 0706 116C     		ldr	r1, [r2, #64]
 1635 0708 7A68     		ldr	r2, [r7, #4]
 1636 070a 0A43     		orrs	r2, r2, r1
 1637 070c 1A64     		str	r2, [r3, #64]
 1638 070e 07E0     		b	.L106
 1639              	.L107:
1209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1640              		.loc 1 1212 0
 1641 0710 064B     		ldr	r3, .L109
 1642 0712 064A     		ldr	r2, .L109
 1643 0714 116C     		ldr	r1, [r2, #64]
 1644 0716 7A68     		ldr	r2, [r7, #4]
 1645 0718 6FEA0202 		mvn	r2, r2
 1646 071c 0A40     		ands	r2, r2, r1
 1647 071e 1A64     		str	r2, [r3, #64]
 1648              	.L106:
1213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1649              		.loc 1 1214 0
 1650 0720 07F10C07 		add	r7, r7, #12
 1651 0724 BD46     		mov	sp, r7
 1652 0726 80BC     		pop	{r7}
 1653 0728 7047     		bx	lr
 1654              	.L110:
 1655 072a 00BF     		.align	2
 1656              	.L109:
 1657 072c 00380240 		.word	1073887232
 1658              		.cfi_endproc
 1659              	.LFE137:
 1661              		.align	2
 1662              		.global	RCC_APB2PeriphClockCmd
 1663              		.thumb
 1664              		.thumb_func
 1666              	RCC_APB2PeriphClockCmd:
 1667              	.LFB138:
1215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.
1221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1668              		.loc 1 1241 0
 1669              		.cfi_startproc
 1670              		@ args = 0, pretend = 0, frame = 8
 1671              		@ frame_needed = 1, uses_anonymous_args = 0
 1672              		@ link register save eliminated.
 1673 0730 80B4     		push	{r7}
 1674              	.LCFI82:
 1675              		.cfi_def_cfa_offset 4
 1676              		.cfi_offset 7, -4
 1677 0732 83B0     		sub	sp, sp, #12
 1678              	.LCFI83:
 1679              		.cfi_def_cfa_offset 16
 1680 0734 00AF     		add	r7, sp, #0
 1681              	.LCFI84:
 1682              		.cfi_def_cfa_register 7
 1683 0736 7860     		str	r0, [r7, #4]
 1684 0738 0B46     		mov	r3, r1
 1685 073a FB70     		strb	r3, [r7, #3]
1242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1686              		.loc 1 1246 0
 1687 073c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1688 073e 002B     		cmp	r3, #0
 1689 0740 06D0     		beq	.L112
1247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1690              		.loc 1 1248 0
 1691 0742 0A4B     		ldr	r3, .L114
 1692 0744 094A     		ldr	r2, .L114
 1693 0746 516C     		ldr	r1, [r2, #68]
 1694 0748 7A68     		ldr	r2, [r7, #4]
 1695 074a 0A43     		orrs	r2, r2, r1
 1696 074c 5A64     		str	r2, [r3, #68]
 1697 074e 07E0     		b	.L111
 1698              	.L112:
1249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1699              		.loc 1 1252 0
 1700 0750 064B     		ldr	r3, .L114
 1701 0752 064A     		ldr	r2, .L114
 1702 0754 516C     		ldr	r1, [r2, #68]
 1703 0756 7A68     		ldr	r2, [r7, #4]
 1704 0758 6FEA0202 		mvn	r2, r2
 1705 075c 0A40     		ands	r2, r2, r1
 1706 075e 5A64     		str	r2, [r3, #68]
 1707              	.L111:
1253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1708              		.loc 1 1254 0
 1709 0760 07F10C07 		add	r7, r7, #12
 1710 0764 BD46     		mov	sp, r7
 1711 0766 80BC     		pop	{r7}
 1712 0768 7047     		bx	lr
 1713              	.L115:
 1714 076a 00BF     		.align	2
 1715              	.L114:
 1716 076c 00380240 		.word	1073887232
 1717              		.cfi_endproc
 1718              	.LFE138:
 1720              		.align	2
 1721              		.global	RCC_AHB1PeriphResetCmd
 1722              		.thumb
 1723              		.thumb_func
 1725              	RCC_AHB1PeriphResetCmd:
 1726              	.LFB139:
1255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
1258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
1259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
1261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
1262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
1263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
1264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
1265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
1266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
1269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
1270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
1271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
1272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
1273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
1274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                  
1275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1727              		.loc 1 1280 0
 1728              		.cfi_startproc
 1729              		@ args = 0, pretend = 0, frame = 8
 1730              		@ frame_needed = 1, uses_anonymous_args = 0
 1731              		@ link register save eliminated.
 1732 0770 80B4     		push	{r7}
 1733              	.LCFI85:
 1734              		.cfi_def_cfa_offset 4
 1735              		.cfi_offset 7, -4
 1736 0772 83B0     		sub	sp, sp, #12
 1737              	.LCFI86:
 1738              		.cfi_def_cfa_offset 16
 1739 0774 00AF     		add	r7, sp, #0
 1740              	.LCFI87:
 1741              		.cfi_def_cfa_register 7
 1742 0776 7860     		str	r0, [r7, #4]
 1743 0778 0B46     		mov	r3, r1
 1744 077a FB70     		strb	r3, [r7, #3]
1281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
1283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1745              		.loc 1 1285 0
 1746 077c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1747 077e 002B     		cmp	r3, #0
 1748 0780 06D0     		beq	.L117
1286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 1749              		.loc 1 1287 0
 1750 0782 0A4B     		ldr	r3, .L119
 1751 0784 094A     		ldr	r2, .L119
 1752 0786 1169     		ldr	r1, [r2, #16]
 1753 0788 7A68     		ldr	r2, [r7, #4]
 1754 078a 0A43     		orrs	r2, r2, r1
 1755 078c 1A61     		str	r2, [r3, #16]
 1756 078e 07E0     		b	.L116
 1757              	.L117:
1288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 1758              		.loc 1 1291 0
 1759 0790 064B     		ldr	r3, .L119
 1760 0792 064A     		ldr	r2, .L119
 1761 0794 1169     		ldr	r1, [r2, #16]
 1762 0796 7A68     		ldr	r2, [r7, #4]
 1763 0798 6FEA0202 		mvn	r2, r2
 1764 079c 0A40     		ands	r2, r2, r1
 1765 079e 1A61     		str	r2, [r3, #16]
 1766              	.L116:
1292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1767              		.loc 1 1293 0
 1768 07a0 07F10C07 		add	r7, r7, #12
 1769 07a4 BD46     		mov	sp, r7
 1770 07a6 80BC     		pop	{r7}
 1771 07a8 7047     		bx	lr
 1772              	.L120:
 1773 07aa 00BF     		.align	2
 1774              	.L119:
 1775 07ac 00380240 		.word	1073887232
 1776              		.cfi_endproc
 1777              	.LFE139:
 1779              		.align	2
 1780              		.global	RCC_AHB2PeriphResetCmd
 1781              		.thumb
 1782              		.thumb_func
 1784              	RCC_AHB2PeriphResetCmd:
 1785              	.LFB140:
1294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
1297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
1298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1786              		.loc 1 1309 0
 1787              		.cfi_startproc
 1788              		@ args = 0, pretend = 0, frame = 8
 1789              		@ frame_needed = 1, uses_anonymous_args = 0
 1790              		@ link register save eliminated.
 1791 07b0 80B4     		push	{r7}
 1792              	.LCFI88:
 1793              		.cfi_def_cfa_offset 4
 1794              		.cfi_offset 7, -4
 1795 07b2 83B0     		sub	sp, sp, #12
 1796              	.LCFI89:
 1797              		.cfi_def_cfa_offset 16
 1798 07b4 00AF     		add	r7, sp, #0
 1799              	.LCFI90:
 1800              		.cfi_def_cfa_register 7
 1801 07b6 7860     		str	r0, [r7, #4]
 1802 07b8 0B46     		mov	r3, r1
 1803 07ba FB70     		strb	r3, [r7, #3]
1310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1804              		.loc 1 1314 0
 1805 07bc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1806 07be 002B     		cmp	r3, #0
 1807 07c0 06D0     		beq	.L122
1315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 1808              		.loc 1 1316 0
 1809 07c2 0A4B     		ldr	r3, .L124
 1810 07c4 094A     		ldr	r2, .L124
 1811 07c6 5169     		ldr	r1, [r2, #20]
 1812 07c8 7A68     		ldr	r2, [r7, #4]
 1813 07ca 0A43     		orrs	r2, r2, r1
 1814 07cc 5A61     		str	r2, [r3, #20]
 1815 07ce 07E0     		b	.L121
 1816              	.L122:
1317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 1817              		.loc 1 1320 0
 1818 07d0 064B     		ldr	r3, .L124
 1819 07d2 064A     		ldr	r2, .L124
 1820 07d4 5169     		ldr	r1, [r2, #20]
 1821 07d6 7A68     		ldr	r2, [r7, #4]
 1822 07d8 6FEA0202 		mvn	r2, r2
 1823 07dc 0A40     		ands	r2, r2, r1
 1824 07de 5A61     		str	r2, [r3, #20]
 1825              	.L121:
1321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1826              		.loc 1 1322 0
 1827 07e0 07F10C07 		add	r7, r7, #12
 1828 07e4 BD46     		mov	sp, r7
 1829 07e6 80BC     		pop	{r7}
 1830 07e8 7047     		bx	lr
 1831              	.L125:
 1832 07ea 00BF     		.align	2
 1833              	.L124:
 1834 07ec 00380240 		.word	1073887232
 1835              		.cfi_endproc
 1836              	.LFE140:
 1838              		.align	2
 1839              		.global	RCC_AHB3PeriphResetCmd
 1840              		.thumb
 1841              		.thumb_func
 1843              	RCC_AHB3PeriphResetCmd:
 1844              	.LFB141:
1323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
1326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
1327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1845              		.loc 1 1333 0
 1846              		.cfi_startproc
 1847              		@ args = 0, pretend = 0, frame = 8
 1848              		@ frame_needed = 1, uses_anonymous_args = 0
 1849              		@ link register save eliminated.
 1850 07f0 80B4     		push	{r7}
 1851              	.LCFI91:
 1852              		.cfi_def_cfa_offset 4
 1853              		.cfi_offset 7, -4
 1854 07f2 83B0     		sub	sp, sp, #12
 1855              	.LCFI92:
 1856              		.cfi_def_cfa_offset 16
 1857 07f4 00AF     		add	r7, sp, #0
 1858              	.LCFI93:
 1859              		.cfi_def_cfa_register 7
 1860 07f6 7860     		str	r0, [r7, #4]
 1861 07f8 0B46     		mov	r3, r1
 1862 07fa FB70     		strb	r3, [r7, #3]
1334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1863              		.loc 1 1338 0
 1864 07fc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1865 07fe 002B     		cmp	r3, #0
 1866 0800 06D0     		beq	.L127
1339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 1867              		.loc 1 1340 0
 1868 0802 0A4B     		ldr	r3, .L129
 1869 0804 094A     		ldr	r2, .L129
 1870 0806 9169     		ldr	r1, [r2, #24]
 1871 0808 7A68     		ldr	r2, [r7, #4]
 1872 080a 0A43     		orrs	r2, r2, r1
 1873 080c 9A61     		str	r2, [r3, #24]
 1874 080e 07E0     		b	.L126
 1875              	.L127:
1341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 1876              		.loc 1 1344 0
 1877 0810 064B     		ldr	r3, .L129
 1878 0812 064A     		ldr	r2, .L129
 1879 0814 9169     		ldr	r1, [r2, #24]
 1880 0816 7A68     		ldr	r2, [r7, #4]
 1881 0818 6FEA0202 		mvn	r2, r2
 1882 081c 0A40     		ands	r2, r2, r1
 1883 081e 9A61     		str	r2, [r3, #24]
 1884              	.L126:
1345:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1346:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1885              		.loc 1 1346 0
 1886 0820 07F10C07 		add	r7, r7, #12
 1887 0824 BD46     		mov	sp, r7
 1888 0826 80BC     		pop	{r7}
 1889 0828 7047     		bx	lr
 1890              	.L130:
 1891 082a 00BF     		.align	2
 1892              	.L129:
 1893 082c 00380240 		.word	1073887232
 1894              		.cfi_endproc
 1895              	.LFE141:
 1897              		.align	2
 1898              		.global	RCC_APB1PeriphResetCmd
 1899              		.thumb
 1900              		.thumb_func
 1902              	RCC_APB1PeriphResetCmd:
 1903              	.LFB142:
1347:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1348:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1349:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1350:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1351:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1356:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1357:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1358:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1359:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1360:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1361:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1362:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1363:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1364:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1365:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1366:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1367:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1368:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1369:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1370:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1371:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1372:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1373:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1374:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1375:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1378:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1379:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1904              		.loc 1 1380 0
 1905              		.cfi_startproc
 1906              		@ args = 0, pretend = 0, frame = 8
 1907              		@ frame_needed = 1, uses_anonymous_args = 0
 1908              		@ link register save eliminated.
 1909 0830 80B4     		push	{r7}
 1910              	.LCFI94:
 1911              		.cfi_def_cfa_offset 4
 1912              		.cfi_offset 7, -4
 1913 0832 83B0     		sub	sp, sp, #12
 1914              	.LCFI95:
 1915              		.cfi_def_cfa_offset 16
 1916 0834 00AF     		add	r7, sp, #0
 1917              	.LCFI96:
 1918              		.cfi_def_cfa_register 7
 1919 0836 7860     		str	r0, [r7, #4]
 1920 0838 0B46     		mov	r3, r1
 1921 083a FB70     		strb	r3, [r7, #3]
1381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1382:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1383:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1384:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1922              		.loc 1 1384 0
 1923 083c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1924 083e 002B     		cmp	r3, #0
 1925 0840 06D0     		beq	.L132
1385:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1386:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1926              		.loc 1 1386 0
 1927 0842 0A4B     		ldr	r3, .L134
 1928 0844 094A     		ldr	r2, .L134
 1929 0846 116A     		ldr	r1, [r2, #32]
 1930 0848 7A68     		ldr	r2, [r7, #4]
 1931 084a 0A43     		orrs	r2, r2, r1
 1932 084c 1A62     		str	r2, [r3, #32]
 1933 084e 07E0     		b	.L131
 1934              	.L132:
1387:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1388:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1389:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1390:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1935              		.loc 1 1390 0
 1936 0850 064B     		ldr	r3, .L134
 1937 0852 064A     		ldr	r2, .L134
 1938 0854 116A     		ldr	r1, [r2, #32]
 1939 0856 7A68     		ldr	r2, [r7, #4]
 1940 0858 6FEA0202 		mvn	r2, r2
 1941 085c 0A40     		ands	r2, r2, r1
 1942 085e 1A62     		str	r2, [r3, #32]
 1943              	.L131:
1391:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1944              		.loc 1 1392 0
 1945 0860 07F10C07 		add	r7, r7, #12
 1946 0864 BD46     		mov	sp, r7
 1947 0866 80BC     		pop	{r7}
 1948 0868 7047     		bx	lr
 1949              	.L135:
 1950 086a 00BF     		.align	2
 1951              	.L134:
 1952 086c 00380240 		.word	1073887232
 1953              		.cfi_endproc
 1954              	.LFE142:
 1956              		.align	2
 1957              		.global	RCC_APB2PeriphResetCmd
 1958              		.thumb
 1959              		.thumb_func
 1961              	RCC_APB2PeriphResetCmd:
 1962              	.LFB143:
1393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1403:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1404:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1405:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1409:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1410:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1411:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1414:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1415:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1416:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1963              		.loc 1 1416 0
 1964              		.cfi_startproc
 1965              		@ args = 0, pretend = 0, frame = 8
 1966              		@ frame_needed = 1, uses_anonymous_args = 0
 1967              		@ link register save eliminated.
 1968 0870 80B4     		push	{r7}
 1969              	.LCFI97:
 1970              		.cfi_def_cfa_offset 4
 1971              		.cfi_offset 7, -4
 1972 0872 83B0     		sub	sp, sp, #12
 1973              	.LCFI98:
 1974              		.cfi_def_cfa_offset 16
 1975 0874 00AF     		add	r7, sp, #0
 1976              	.LCFI99:
 1977              		.cfi_def_cfa_register 7
 1978 0876 7860     		str	r0, [r7, #4]
 1979 0878 0B46     		mov	r3, r1
 1980 087a FB70     		strb	r3, [r7, #3]
1417:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1418:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
1419:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1420:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1981              		.loc 1 1420 0
 1982 087c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1983 087e 002B     		cmp	r3, #0
 1984 0880 06D0     		beq	.L137
1421:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1422:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1985              		.loc 1 1422 0
 1986 0882 0A4B     		ldr	r3, .L139
 1987 0884 094A     		ldr	r2, .L139
 1988 0886 516A     		ldr	r1, [r2, #36]
 1989 0888 7A68     		ldr	r2, [r7, #4]
 1990 088a 0A43     		orrs	r2, r2, r1
 1991 088c 5A62     		str	r2, [r3, #36]
 1992 088e 07E0     		b	.L136
 1993              	.L137:
1423:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1424:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1425:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1426:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1994              		.loc 1 1426 0
 1995 0890 064B     		ldr	r3, .L139
 1996 0892 064A     		ldr	r2, .L139
 1997 0894 516A     		ldr	r1, [r2, #36]
 1998 0896 7A68     		ldr	r2, [r7, #4]
 1999 0898 6FEA0202 		mvn	r2, r2
 2000 089c 0A40     		ands	r2, r2, r1
 2001 089e 5A62     		str	r2, [r3, #36]
 2002              	.L136:
1427:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1428:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2003              		.loc 1 1428 0
 2004 08a0 07F10C07 		add	r7, r7, #12
 2005 08a4 BD46     		mov	sp, r7
 2006 08a6 80BC     		pop	{r7}
 2007 08a8 7047     		bx	lr
 2008              	.L140:
 2009 08aa 00BF     		.align	2
 2010              	.L139:
 2011 08ac 00380240 		.word	1073887232
 2012              		.cfi_endproc
 2013              	.LFE143:
 2015              		.align	2
 2016              		.global	RCC_AHB1PeriphClockLPModeCmd
 2017              		.thumb
 2018              		.thumb_func
 2020              	RCC_AHB1PeriphClockLPModeCmd:
 2021              	.LFB144:
1429:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1430:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1431:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
1432:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1433:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1434:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1435:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1436:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1437:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1438:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1439:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1440:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1441:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1442:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1443:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1444:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1445:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1446:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1447:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1448:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1449:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1450:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1452:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1453:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1454:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1455:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1456:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1457:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1458:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1459:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1460:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1461:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1462:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2022              		.loc 1 1462 0
 2023              		.cfi_startproc
 2024              		@ args = 0, pretend = 0, frame = 8
 2025              		@ frame_needed = 1, uses_anonymous_args = 0
 2026              		@ link register save eliminated.
 2027 08b0 80B4     		push	{r7}
 2028              	.LCFI100:
 2029              		.cfi_def_cfa_offset 4
 2030              		.cfi_offset 7, -4
 2031 08b2 83B0     		sub	sp, sp, #12
 2032              	.LCFI101:
 2033              		.cfi_def_cfa_offset 16
 2034 08b4 00AF     		add	r7, sp, #0
 2035              	.LCFI102:
 2036              		.cfi_def_cfa_register 7
 2037 08b6 7860     		str	r0, [r7, #4]
 2038 08b8 0B46     		mov	r3, r1
 2039 08ba FB70     		strb	r3, [r7, #3]
1463:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1464:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
1465:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1466:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2040              		.loc 1 1466 0
 2041 08bc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2042 08be 002B     		cmp	r3, #0
 2043 08c0 06D0     		beq	.L142
1467:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1468:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 2044              		.loc 1 1468 0
 2045 08c2 0A4B     		ldr	r3, .L144
 2046 08c4 094A     		ldr	r2, .L144
 2047 08c6 116D     		ldr	r1, [r2, #80]
 2048 08c8 7A68     		ldr	r2, [r7, #4]
 2049 08ca 0A43     		orrs	r2, r2, r1
 2050 08cc 1A65     		str	r2, [r3, #80]
 2051 08ce 07E0     		b	.L141
 2052              	.L142:
1469:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1470:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1471:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1472:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 2053              		.loc 1 1472 0
 2054 08d0 064B     		ldr	r3, .L144
 2055 08d2 064A     		ldr	r2, .L144
 2056 08d4 116D     		ldr	r1, [r2, #80]
 2057 08d6 7A68     		ldr	r2, [r7, #4]
 2058 08d8 6FEA0202 		mvn	r2, r2
 2059 08dc 0A40     		ands	r2, r2, r1
 2060 08de 1A65     		str	r2, [r3, #80]
 2061              	.L141:
1473:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1474:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2062              		.loc 1 1474 0
 2063 08e0 07F10C07 		add	r7, r7, #12
 2064 08e4 BD46     		mov	sp, r7
 2065 08e6 80BC     		pop	{r7}
 2066 08e8 7047     		bx	lr
 2067              	.L145:
 2068 08ea 00BF     		.align	2
 2069              	.L144:
 2070 08ec 00380240 		.word	1073887232
 2071              		.cfi_endproc
 2072              	.LFE144:
 2074              		.align	2
 2075              		.global	RCC_AHB2PeriphClockLPModeCmd
 2076              		.thumb
 2077              		.thumb_func
 2079              	RCC_AHB2PeriphClockLPModeCmd:
 2080              	.LFB145:
1475:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1476:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1477:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
1478:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1479:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           power consumption.
1480:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1481:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1482:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1483:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1484:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1485:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1486:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1487:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1488:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
1489:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1490:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1491:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1492:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1493:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1494:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2081              		.loc 1 1494 0
 2082              		.cfi_startproc
 2083              		@ args = 0, pretend = 0, frame = 8
 2084              		@ frame_needed = 1, uses_anonymous_args = 0
 2085              		@ link register save eliminated.
 2086 08f0 80B4     		push	{r7}
 2087              	.LCFI103:
 2088              		.cfi_def_cfa_offset 4
 2089              		.cfi_offset 7, -4
 2090 08f2 83B0     		sub	sp, sp, #12
 2091              	.LCFI104:
 2092              		.cfi_def_cfa_offset 16
 2093 08f4 00AF     		add	r7, sp, #0
 2094              	.LCFI105:
 2095              		.cfi_def_cfa_register 7
 2096 08f6 7860     		str	r0, [r7, #4]
 2097 08f8 0B46     		mov	r3, r1
 2098 08fa FB70     		strb	r3, [r7, #3]
1495:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1496:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1497:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1498:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2099              		.loc 1 1498 0
 2100 08fc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2101 08fe 002B     		cmp	r3, #0
 2102 0900 06D0     		beq	.L147
1499:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1500:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 2103              		.loc 1 1500 0
 2104 0902 0A4B     		ldr	r3, .L149
 2105 0904 094A     		ldr	r2, .L149
 2106 0906 516D     		ldr	r1, [r2, #84]
 2107 0908 7A68     		ldr	r2, [r7, #4]
 2108 090a 0A43     		orrs	r2, r2, r1
 2109 090c 5A65     		str	r2, [r3, #84]
 2110 090e 07E0     		b	.L146
 2111              	.L147:
1501:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1502:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1503:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1504:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 2112              		.loc 1 1504 0
 2113 0910 064B     		ldr	r3, .L149
 2114 0912 064A     		ldr	r2, .L149
 2115 0914 516D     		ldr	r1, [r2, #84]
 2116 0916 7A68     		ldr	r2, [r7, #4]
 2117 0918 6FEA0202 		mvn	r2, r2
 2118 091c 0A40     		ands	r2, r2, r1
 2119 091e 5A65     		str	r2, [r3, #84]
 2120              	.L146:
1505:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1506:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2121              		.loc 1 1506 0
 2122 0920 07F10C07 		add	r7, r7, #12
 2123 0924 BD46     		mov	sp, r7
 2124 0926 80BC     		pop	{r7}
 2125 0928 7047     		bx	lr
 2126              	.L150:
 2127 092a 00BF     		.align	2
 2128              	.L149:
 2129 092c 00380240 		.word	1073887232
 2130              		.cfi_endproc
 2131              	.LFE145:
 2133              		.align	2
 2134              		.global	RCC_AHB3PeriphClockLPModeCmd
 2135              		.thumb
 2136              		.thumb_func
 2138              	RCC_AHB3PeriphClockLPModeCmd:
 2139              	.LFB146:
1507:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1508:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1509:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
1510:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1511:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1512:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1513:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1514:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1515:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1516:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1517:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1518:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1519:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1520:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1521:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2140              		.loc 1 1521 0
 2141              		.cfi_startproc
 2142              		@ args = 0, pretend = 0, frame = 8
 2143              		@ frame_needed = 1, uses_anonymous_args = 0
 2144              		@ link register save eliminated.
 2145 0930 80B4     		push	{r7}
 2146              	.LCFI106:
 2147              		.cfi_def_cfa_offset 4
 2148              		.cfi_offset 7, -4
 2149 0932 83B0     		sub	sp, sp, #12
 2150              	.LCFI107:
 2151              		.cfi_def_cfa_offset 16
 2152 0934 00AF     		add	r7, sp, #0
 2153              	.LCFI108:
 2154              		.cfi_def_cfa_register 7
 2155 0936 7860     		str	r0, [r7, #4]
 2156 0938 0B46     		mov	r3, r1
 2157 093a FB70     		strb	r3, [r7, #3]
1522:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1523:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1524:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1525:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2158              		.loc 1 1525 0
 2159 093c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2160 093e 002B     		cmp	r3, #0
 2161 0940 06D0     		beq	.L152
1526:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1527:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 2162              		.loc 1 1527 0
 2163 0942 0A4B     		ldr	r3, .L154
 2164 0944 094A     		ldr	r2, .L154
 2165 0946 916D     		ldr	r1, [r2, #88]
 2166 0948 7A68     		ldr	r2, [r7, #4]
 2167 094a 0A43     		orrs	r2, r2, r1
 2168 094c 9A65     		str	r2, [r3, #88]
 2169 094e 07E0     		b	.L151
 2170              	.L152:
1528:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1529:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1530:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1531:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 2171              		.loc 1 1531 0
 2172 0950 064B     		ldr	r3, .L154
 2173 0952 064A     		ldr	r2, .L154
 2174 0954 916D     		ldr	r1, [r2, #88]
 2175 0956 7A68     		ldr	r2, [r7, #4]
 2176 0958 6FEA0202 		mvn	r2, r2
 2177 095c 0A40     		ands	r2, r2, r1
 2178 095e 9A65     		str	r2, [r3, #88]
 2179              	.L151:
1532:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1533:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2180              		.loc 1 1533 0
 2181 0960 07F10C07 		add	r7, r7, #12
 2182 0964 BD46     		mov	sp, r7
 2183 0966 80BC     		pop	{r7}
 2184 0968 7047     		bx	lr
 2185              	.L155:
 2186 096a 00BF     		.align	2
 2187              	.L154:
 2188 096c 00380240 		.word	1073887232
 2189              		.cfi_endproc
 2190              	.LFE146:
 2192              		.align	2
 2193              		.global	RCC_APB1PeriphClockLPModeCmd
 2194              		.thumb
 2195              		.thumb_func
 2197              	RCC_APB1PeriphClockLPModeCmd:
 2198              	.LFB147:
1534:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1535:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1536:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
1537:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1538:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1539:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1540:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1541:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1542:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1543:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1544:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1545:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1546:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1547:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1548:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1549:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1550:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1551:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1552:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1553:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1554:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1555:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1556:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1557:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1558:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1559:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1560:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1561:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1562:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1563:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1564:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1565:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1566:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1567:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1568:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1569:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1570:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1571:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2199              		.loc 1 1571 0
 2200              		.cfi_startproc
 2201              		@ args = 0, pretend = 0, frame = 8
 2202              		@ frame_needed = 1, uses_anonymous_args = 0
 2203              		@ link register save eliminated.
 2204 0970 80B4     		push	{r7}
 2205              	.LCFI109:
 2206              		.cfi_def_cfa_offset 4
 2207              		.cfi_offset 7, -4
 2208 0972 83B0     		sub	sp, sp, #12
 2209              	.LCFI110:
 2210              		.cfi_def_cfa_offset 16
 2211 0974 00AF     		add	r7, sp, #0
 2212              	.LCFI111:
 2213              		.cfi_def_cfa_register 7
 2214 0976 7860     		str	r0, [r7, #4]
 2215 0978 0B46     		mov	r3, r1
 2216 097a FB70     		strb	r3, [r7, #3]
1572:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1573:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1574:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1575:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2217              		.loc 1 1575 0
 2218 097c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2219 097e 002B     		cmp	r3, #0
 2220 0980 06D0     		beq	.L157
1576:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1577:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 2221              		.loc 1 1577 0
 2222 0982 0A4B     		ldr	r3, .L159
 2223 0984 094A     		ldr	r2, .L159
 2224 0986 116E     		ldr	r1, [r2, #96]
 2225 0988 7A68     		ldr	r2, [r7, #4]
 2226 098a 0A43     		orrs	r2, r2, r1
 2227 098c 1A66     		str	r2, [r3, #96]
 2228 098e 07E0     		b	.L156
 2229              	.L157:
1578:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1579:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1580:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1581:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 2230              		.loc 1 1581 0
 2231 0990 064B     		ldr	r3, .L159
 2232 0992 064A     		ldr	r2, .L159
 2233 0994 116E     		ldr	r1, [r2, #96]
 2234 0996 7A68     		ldr	r2, [r7, #4]
 2235 0998 6FEA0202 		mvn	r2, r2
 2236 099c 0A40     		ands	r2, r2, r1
 2237 099e 1A66     		str	r2, [r3, #96]
 2238              	.L156:
1582:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1583:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2239              		.loc 1 1583 0
 2240 09a0 07F10C07 		add	r7, r7, #12
 2241 09a4 BD46     		mov	sp, r7
 2242 09a6 80BC     		pop	{r7}
 2243 09a8 7047     		bx	lr
 2244              	.L160:
 2245 09aa 00BF     		.align	2
 2246              	.L159:
 2247 09ac 00380240 		.word	1073887232
 2248              		.cfi_endproc
 2249              	.LFE147:
 2251              		.align	2
 2252              		.global	RCC_APB2PeriphClockLPModeCmd
 2253              		.thumb
 2254              		.thumb_func
 2256              	RCC_APB2PeriphClockLPModeCmd:
 2257              	.LFB148:
1584:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1585:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1586:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
1587:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1588:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1589:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1590:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1591:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1592:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1593:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1594:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1595:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1596:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1597:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1598:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1599:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1600:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1601:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1602:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1603:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1604:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1605:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1606:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1607:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1608:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1609:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1610:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1611:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2258              		.loc 1 1611 0
 2259              		.cfi_startproc
 2260              		@ args = 0, pretend = 0, frame = 8
 2261              		@ frame_needed = 1, uses_anonymous_args = 0
 2262              		@ link register save eliminated.
 2263 09b0 80B4     		push	{r7}
 2264              	.LCFI112:
 2265              		.cfi_def_cfa_offset 4
 2266              		.cfi_offset 7, -4
 2267 09b2 83B0     		sub	sp, sp, #12
 2268              	.LCFI113:
 2269              		.cfi_def_cfa_offset 16
 2270 09b4 00AF     		add	r7, sp, #0
 2271              	.LCFI114:
 2272              		.cfi_def_cfa_register 7
 2273 09b6 7860     		str	r0, [r7, #4]
 2274 09b8 0B46     		mov	r3, r1
 2275 09ba FB70     		strb	r3, [r7, #3]
1612:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1613:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1614:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1615:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2276              		.loc 1 1615 0
 2277 09bc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2278 09be 002B     		cmp	r3, #0
 2279 09c0 06D0     		beq	.L162
1616:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1617:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 2280              		.loc 1 1617 0
 2281 09c2 0A4B     		ldr	r3, .L164
 2282 09c4 094A     		ldr	r2, .L164
 2283 09c6 516E     		ldr	r1, [r2, #100]
 2284 09c8 7A68     		ldr	r2, [r7, #4]
 2285 09ca 0A43     		orrs	r2, r2, r1
 2286 09cc 5A66     		str	r2, [r3, #100]
 2287 09ce 07E0     		b	.L161
 2288              	.L162:
1618:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1619:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1620:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1621:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
 2289              		.loc 1 1621 0
 2290 09d0 064B     		ldr	r3, .L164
 2291 09d2 064A     		ldr	r2, .L164
 2292 09d4 516E     		ldr	r1, [r2, #100]
 2293 09d6 7A68     		ldr	r2, [r7, #4]
 2294 09d8 6FEA0202 		mvn	r2, r2
 2295 09dc 0A40     		ands	r2, r2, r1
 2296 09de 5A66     		str	r2, [r3, #100]
 2297              	.L161:
1622:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1623:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2298              		.loc 1 1623 0
 2299 09e0 07F10C07 		add	r7, r7, #12
 2300 09e4 BD46     		mov	sp, r7
 2301 09e6 80BC     		pop	{r7}
 2302 09e8 7047     		bx	lr
 2303              	.L165:
 2304 09ea 00BF     		.align	2
 2305              	.L164:
 2306 09ec 00380240 		.word	1073887232
 2307              		.cfi_endproc
 2308              	.LFE148:
 2310              		.align	2
 2311              		.global	RCC_ITConfig
 2312              		.thumb
 2313              		.thumb_func
 2315              	RCC_ITConfig:
 2316              	.LFB149:
1624:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1625:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1626:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
1627:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1628:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1629:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
1630:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
1631:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
1632:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
1633:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
1634:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Interrupts and flags management functions
1635:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
1636:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1637:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1638:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1639:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1640:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1641:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1642:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
1643:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
1644:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1645:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1649:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1650:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
1652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1655:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
1656:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2317              		.loc 1 1656 0
 2318              		.cfi_startproc
 2319              		@ args = 0, pretend = 0, frame = 8
 2320              		@ frame_needed = 1, uses_anonymous_args = 0
 2321              		@ link register save eliminated.
 2322 09f0 80B4     		push	{r7}
 2323              	.LCFI115:
 2324              		.cfi_def_cfa_offset 4
 2325              		.cfi_offset 7, -4
 2326 09f2 83B0     		sub	sp, sp, #12
 2327              	.LCFI116:
 2328              		.cfi_def_cfa_offset 16
 2329 09f4 00AF     		add	r7, sp, #0
 2330              	.LCFI117:
 2331              		.cfi_def_cfa_register 7
 2332 09f6 0246     		mov	r2, r0
 2333 09f8 0B46     		mov	r3, r1
 2334 09fa FA71     		strb	r2, [r7, #7]
 2335 09fc BB71     		strb	r3, [r7, #6]
1657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
1659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2336              		.loc 1 1660 0
 2337 09fe BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 2338 0a00 002B     		cmp	r3, #0
 2339 0a02 08D0     		beq	.L167
1661:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1662:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
1663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 2340              		.loc 1 1663 0
 2341 0a04 0C4B     		ldr	r3, .L169
 2342 0a06 0C4A     		ldr	r2, .L169
 2343 0a08 1278     		ldrb	r2, [r2, #0]
 2344 0a0a D1B2     		uxtb	r1, r2
 2345 0a0c FA79     		ldrb	r2, [r7, #7]
 2346 0a0e 0A43     		orrs	r2, r2, r1
 2347 0a10 D2B2     		uxtb	r2, r2
 2348 0a12 1A70     		strb	r2, [r3, #0]
 2349 0a14 0AE0     		b	.L166
 2350              	.L167:
1664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1667:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
1668:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 2351              		.loc 1 1668 0
 2352 0a16 084B     		ldr	r3, .L169
 2353 0a18 074A     		ldr	r2, .L169
 2354 0a1a 1278     		ldrb	r2, [r2, #0]
 2355 0a1c D1B2     		uxtb	r1, r2
 2356 0a1e FA79     		ldrb	r2, [r7, #7]
 2357 0a20 6FEA0202 		mvn	r2, r2
 2358 0a24 D2B2     		uxtb	r2, r2
 2359 0a26 0A40     		ands	r2, r2, r1
 2360 0a28 D2B2     		uxtb	r2, r2
 2361 0a2a 1A70     		strb	r2, [r3, #0]
 2362              	.L166:
1669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2363              		.loc 1 1670 0
 2364 0a2c 07F10C07 		add	r7, r7, #12
 2365 0a30 BD46     		mov	sp, r7
 2366 0a32 80BC     		pop	{r7}
 2367 0a34 7047     		bx	lr
 2368              	.L170:
 2369 0a36 00BF     		.align	2
 2370              	.L169:
 2371 0a38 0D380240 		.word	1073887245
 2372              		.cfi_endproc
 2373              	.LFE149:
 2375              		.align	2
 2376              		.global	RCC_GetFlagStatus
 2377              		.thumb
 2378              		.thumb_func
 2380              	RCC_GetFlagStatus:
 2381              	.LFB150:
1671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1672:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1673:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1674:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1675:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1676:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1677:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1678:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
1679:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
1680:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1681:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1682:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
1683:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
1684:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
1685:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
1686:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1687:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1688:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
1689:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1690:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1691:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1692:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2382              		.loc 1 1692 0
 2383              		.cfi_startproc
 2384              		@ args = 0, pretend = 0, frame = 24
 2385              		@ frame_needed = 1, uses_anonymous_args = 0
 2386              		@ link register save eliminated.
 2387 0a3c 80B4     		push	{r7}
 2388              	.LCFI118:
 2389              		.cfi_def_cfa_offset 4
 2390              		.cfi_offset 7, -4
 2391 0a3e 87B0     		sub	sp, sp, #28
 2392              	.LCFI119:
 2393              		.cfi_def_cfa_offset 32
 2394 0a40 00AF     		add	r7, sp, #0
 2395              	.LCFI120:
 2396              		.cfi_def_cfa_register 7
 2397 0a42 0346     		mov	r3, r0
 2398 0a44 FB71     		strb	r3, [r7, #7]
1693:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
 2399              		.loc 1 1693 0
 2400 0a46 4FF00003 		mov	r3, #0
 2401 0a4a FB60     		str	r3, [r7, #12]
1694:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
 2402              		.loc 1 1694 0
 2403 0a4c 4FF00003 		mov	r3, #0
 2404 0a50 7B61     		str	r3, [r7, #20]
1695:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
 2405              		.loc 1 1695 0
 2406 0a52 4FF00003 		mov	r3, #0
 2407 0a56 FB74     		strb	r3, [r7, #19]
1696:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1697:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1698:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1699:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1700:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the RCC register index */
1701:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 2408              		.loc 1 1701 0
 2409 0a58 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2410 0a5a 4FEA5313 		lsr	r3, r3, #5
 2411 0a5e DBB2     		uxtb	r3, r3
 2412 0a60 FB60     		str	r3, [r7, #12]
1702:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 2413              		.loc 1 1702 0
 2414 0a62 FB68     		ldr	r3, [r7, #12]
 2415 0a64 012B     		cmp	r3, #1
 2416 0a66 03D1     		bne	.L172
1703:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1704:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 2417              		.loc 1 1704 0
 2418 0a68 134B     		ldr	r3, .L178
 2419 0a6a 1B68     		ldr	r3, [r3, #0]
 2420 0a6c 7B61     		str	r3, [r7, #20]
 2421 0a6e 09E0     		b	.L173
 2422              	.L172:
1705:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1706:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 2423              		.loc 1 1706 0
 2424 0a70 FB68     		ldr	r3, [r7, #12]
 2425 0a72 022B     		cmp	r3, #2
 2426 0a74 03D1     		bne	.L174
1707:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1708:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
 2427              		.loc 1 1708 0
 2428 0a76 104B     		ldr	r3, .L178
 2429 0a78 1B6F     		ldr	r3, [r3, #112]
 2430 0a7a 7B61     		str	r3, [r7, #20]
 2431 0a7c 02E0     		b	.L173
 2432              	.L174:
1709:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1710:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
1711:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1712:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 2433              		.loc 1 1712 0
 2434 0a7e 0E4B     		ldr	r3, .L178
 2435 0a80 5B6F     		ldr	r3, [r3, #116]
 2436 0a82 7B61     		str	r3, [r7, #20]
 2437              	.L173:
1713:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1714:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1715:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the flag position */
1716:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
 2438              		.loc 1 1716 0
 2439 0a84 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2440 0a86 03F01F03 		and	r3, r3, #31
 2441 0a8a FB60     		str	r3, [r7, #12]
1717:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 2442              		.loc 1 1717 0
 2443 0a8c FB68     		ldr	r3, [r7, #12]
 2444 0a8e 7A69     		ldr	r2, [r7, #20]
 2445 0a90 22FA03F3 		lsr	r3, r2, r3
 2446 0a94 03F00103 		and	r3, r3, #1
 2447 0a98 002B     		cmp	r3, #0
 2448 0a9a 03D0     		beq	.L175
1718:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1719:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 2449              		.loc 1 1719 0
 2450 0a9c 4FF00103 		mov	r3, #1
 2451 0aa0 FB74     		strb	r3, [r7, #19]
 2452 0aa2 02E0     		b	.L176
 2453              	.L175:
1720:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1721:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1722:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1723:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2454              		.loc 1 1723 0
 2455 0aa4 4FF00003 		mov	r3, #0
 2456 0aa8 FB74     		strb	r3, [r7, #19]
 2457              	.L176:
1724:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1725:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the flag status */
1726:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return bitstatus;
 2458              		.loc 1 1726 0
 2459 0aaa FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
1727:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2460              		.loc 1 1727 0
 2461 0aac 1846     		mov	r0, r3
 2462 0aae 07F11C07 		add	r7, r7, #28
 2463 0ab2 BD46     		mov	sp, r7
 2464 0ab4 80BC     		pop	{r7}
 2465 0ab6 7047     		bx	lr
 2466              	.L179:
 2467              		.align	2
 2468              	.L178:
 2469 0ab8 00380240 		.word	1073887232
 2470              		.cfi_endproc
 2471              	.LFE150:
 2473              		.align	2
 2474              		.global	RCC_ClearFlag
 2475              		.thumb
 2476              		.thumb_func
 2478              	RCC_ClearFlag:
 2479              	.LFB151:
1728:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1729:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1730:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
1731:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
1732:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1733:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
1734:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1735:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1736:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
1737:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2480              		.loc 1 1737 0
 2481              		.cfi_startproc
 2482              		@ args = 0, pretend = 0, frame = 0
 2483              		@ frame_needed = 1, uses_anonymous_args = 0
 2484              		@ link register save eliminated.
 2485 0abc 80B4     		push	{r7}
 2486              	.LCFI121:
 2487              		.cfi_def_cfa_offset 4
 2488              		.cfi_offset 7, -4
 2489 0abe 00AF     		add	r7, sp, #0
 2490              	.LCFI122:
 2491              		.cfi_def_cfa_register 7
1738:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1739:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 2492              		.loc 1 1739 0
 2493 0ac0 044B     		ldr	r3, .L181
 2494 0ac2 044A     		ldr	r2, .L181
 2495 0ac4 526F     		ldr	r2, [r2, #116]
 2496 0ac6 42F08072 		orr	r2, r2, #16777216
 2497 0aca 5A67     		str	r2, [r3, #116]
1740:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2498              		.loc 1 1740 0
 2499 0acc BD46     		mov	sp, r7
 2500 0ace 80BC     		pop	{r7}
 2501 0ad0 7047     		bx	lr
 2502              	.L182:
 2503 0ad2 00BF     		.align	2
 2504              	.L181:
 2505 0ad4 00380240 		.word	1073887232
 2506              		.cfi_endproc
 2507              	.LFE151:
 2509              		.align	2
 2510              		.global	RCC_GetITStatus
 2511              		.thumb
 2512              		.thumb_func
 2514              	RCC_GetITStatus:
 2515              	.LFB152:
1741:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1742:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1743:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1744:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1745:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1746:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1747:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1748:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1749:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1750:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1751:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1752:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1753:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1754:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1755:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1756:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2516              		.loc 1 1756 0
 2517              		.cfi_startproc
 2518              		@ args = 0, pretend = 0, frame = 16
 2519              		@ frame_needed = 1, uses_anonymous_args = 0
 2520              		@ link register save eliminated.
 2521 0ad8 80B4     		push	{r7}
 2522              	.LCFI123:
 2523              		.cfi_def_cfa_offset 4
 2524              		.cfi_offset 7, -4
 2525 0ada 85B0     		sub	sp, sp, #20
 2526              	.LCFI124:
 2527              		.cfi_def_cfa_offset 24
 2528 0adc 00AF     		add	r7, sp, #0
 2529              	.LCFI125:
 2530              		.cfi_def_cfa_register 7
 2531 0ade 0346     		mov	r3, r0
 2532 0ae0 FB71     		strb	r3, [r7, #7]
1757:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
 2533              		.loc 1 1757 0
 2534 0ae2 4FF00003 		mov	r3, #0
 2535 0ae6 FB73     		strb	r3, [r7, #15]
1758:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1759:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1760:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1761:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1762:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
1763:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 2536              		.loc 1 1763 0
 2537 0ae8 094B     		ldr	r3, .L187
 2538 0aea DA68     		ldr	r2, [r3, #12]
 2539 0aec FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2540 0aee 1340     		ands	r3, r3, r2
 2541 0af0 002B     		cmp	r3, #0
 2542 0af2 03D0     		beq	.L184
1764:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1765:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 2543              		.loc 1 1765 0
 2544 0af4 4FF00103 		mov	r3, #1
 2545 0af8 FB73     		strb	r3, [r7, #15]
 2546 0afa 02E0     		b	.L185
 2547              	.L184:
1766:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1767:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1768:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1769:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2548              		.loc 1 1769 0
 2549 0afc 4FF00003 		mov	r3, #0
 2550 0b00 FB73     		strb	r3, [r7, #15]
 2551              	.L185:
1770:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1771:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
1772:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return  bitstatus;
 2552              		.loc 1 1772 0
 2553 0b02 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1773:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2554              		.loc 1 1773 0
 2555 0b04 1846     		mov	r0, r3
 2556 0b06 07F11407 		add	r7, r7, #20
 2557 0b0a BD46     		mov	sp, r7
 2558 0b0c 80BC     		pop	{r7}
 2559 0b0e 7047     		bx	lr
 2560              	.L188:
 2561              		.align	2
 2562              	.L187:
 2563 0b10 00380240 		.word	1073887232
 2564              		.cfi_endproc
 2565              	.LFE152:
 2567              		.align	2
 2568              		.global	RCC_ClearITPendingBit
 2569              		.thumb
 2570              		.thumb_func
 2572              	RCC_ClearITPendingBit:
 2573              	.LFB153:
1774:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1775:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1776:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1777:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1778:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1779:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1780:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1781:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1782:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1783:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1784:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1785:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1786:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1787:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1788:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1789:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2574              		.loc 1 1789 0
 2575              		.cfi_startproc
 2576              		@ args = 0, pretend = 0, frame = 8
 2577              		@ frame_needed = 1, uses_anonymous_args = 0
 2578              		@ link register save eliminated.
 2579 0b14 80B4     		push	{r7}
 2580              	.LCFI126:
 2581              		.cfi_def_cfa_offset 4
 2582              		.cfi_offset 7, -4
 2583 0b16 83B0     		sub	sp, sp, #12
 2584              	.LCFI127:
 2585              		.cfi_def_cfa_offset 16
 2586 0b18 00AF     		add	r7, sp, #0
 2587              	.LCFI128:
 2588              		.cfi_def_cfa_register 7
 2589 0b1a 0346     		mov	r3, r0
 2590 0b1c FB71     		strb	r3, [r7, #7]
1790:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1791:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1792:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1793:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1794:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      pending bits */
1795:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2591              		.loc 1 1795 0
 2592 0b1e 044B     		ldr	r3, .L190
 2593 0b20 FA79     		ldrb	r2, [r7, #7]
 2594 0b22 1A70     		strb	r2, [r3, #0]
1796:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2595              		.loc 1 1796 0
 2596 0b24 07F10C07 		add	r7, r7, #12
 2597 0b28 BD46     		mov	sp, r7
 2598 0b2a 80BC     		pop	{r7}
 2599 0b2c 7047     		bx	lr
 2600              	.L191:
 2601 0b2e 00BF     		.align	2
 2602              	.L190:
 2603 0b30 0E380240 		.word	1073887246
 2604              		.cfi_endproc
 2605              	.LFE153:
 2607              	.Letext0:
 2608              		.file 2 "/opt/CodeSourcery/bin/../lib/gcc/arm-none-eabi/4.7.2/../../../../arm-none-eabi/include/st
 2609              		.file 3 "/home/dev/arm/stm32/stm32f4/stm32f4-discovery/apps/template/Libraries/CMSIS/Device/ST/STM
 2610              		.file 4 "/home/dev/arm/stm32/stm32f4/stm32f4-discovery/apps/template/Libraries/STM32F4xx_StdPeriph
 2611              		.file 5 "/home/dev/arm/stm32/stm32f4/stm32f4-discovery/apps/template/Libraries/CMSIS/Include/core_
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_rcc.c
     /tmp/cc5AD91e.s:19     .data:00000000 $d
     /tmp/cc5AD91e.s:22     .data:00000000 APBAHBPrescTable
     /tmp/cc5AD91e.s:40     .text:00000000 $t
     /tmp/cc5AD91e.s:45     .text:00000000 RCC_DeInit
     /tmp/cc5AD91e.s:98     .text:00000048 $d
     /tmp/cc5AD91e.s:103    .text:00000050 $t
     /tmp/cc5AD91e.s:108    .text:00000050 RCC_HSEConfig
     /tmp/cc5AD91e.s:143    .text:00000074 $d
     /tmp/cc5AD91e.s:147    .text:00000078 $t
     /tmp/cc5AD91e.s:152    .text:00000078 RCC_WaitForHSEStartUp
     /tmp/cc5AD91e.s:2380   .text:00000a3c RCC_GetFlagStatus
     /tmp/cc5AD91e.s:226    .text:000000dc RCC_AdjustHSICalibrationValue
     /tmp/cc5AD91e.s:274    .text:00000118 $d
     /tmp/cc5AD91e.s:278    .text:0000011c $t
     /tmp/cc5AD91e.s:283    .text:0000011c RCC_HSICmd
     /tmp/cc5AD91e.s:314    .text:00000138 $d
     /tmp/cc5AD91e.s:318    .text:0000013c $t
     /tmp/cc5AD91e.s:323    .text:0000013c RCC_LSEConfig
     /tmp/cc5AD91e.s:383    .text:00000184 $d
     /tmp/cc5AD91e.s:387    .text:00000188 $t
     /tmp/cc5AD91e.s:392    .text:00000188 RCC_LSICmd
     /tmp/cc5AD91e.s:423    .text:000001a4 $d
     /tmp/cc5AD91e.s:427    .text:000001a8 $t
     /tmp/cc5AD91e.s:432    .text:000001a8 RCC_PLLConfig
     /tmp/cc5AD91e.s:480    .text:000001ec $d
     /tmp/cc5AD91e.s:484    .text:000001f0 $t
     /tmp/cc5AD91e.s:489    .text:000001f0 RCC_PLLCmd
     /tmp/cc5AD91e.s:520    .text:0000020c $d
     /tmp/cc5AD91e.s:524    .text:00000210 $t
     /tmp/cc5AD91e.s:529    .text:00000210 RCC_PLLI2SConfig
     /tmp/cc5AD91e.s:564    .text:00000238 $d
     /tmp/cc5AD91e.s:568    .text:0000023c $t
     /tmp/cc5AD91e.s:573    .text:0000023c RCC_PLLI2SCmd
     /tmp/cc5AD91e.s:604    .text:00000258 $d
     /tmp/cc5AD91e.s:608    .text:0000025c $t
     /tmp/cc5AD91e.s:613    .text:0000025c RCC_ClockSecuritySystemCmd
     /tmp/cc5AD91e.s:644    .text:00000278 $d
     /tmp/cc5AD91e.s:648    .text:0000027c $t
     /tmp/cc5AD91e.s:653    .text:0000027c RCC_MCO1Config
     /tmp/cc5AD91e.s:702    .text:000002b8 $d
     /tmp/cc5AD91e.s:706    .text:000002bc $t
     /tmp/cc5AD91e.s:711    .text:000002bc RCC_MCO2Config
     /tmp/cc5AD91e.s:760    .text:000002f8 $d
     /tmp/cc5AD91e.s:764    .text:000002fc $t
     /tmp/cc5AD91e.s:769    .text:000002fc RCC_SYSCLKConfig
     /tmp/cc5AD91e.s:815    .text:00000330 $d
     /tmp/cc5AD91e.s:819    .text:00000334 $t
     /tmp/cc5AD91e.s:824    .text:00000334 RCC_GetSYSCLKSource
     /tmp/cc5AD91e.s:852    .text:0000034c $d
     /tmp/cc5AD91e.s:856    .text:00000350 $t
     /tmp/cc5AD91e.s:861    .text:00000350 RCC_HCLKConfig
     /tmp/cc5AD91e.s:907    .text:00000384 $d
     /tmp/cc5AD91e.s:911    .text:00000388 $t
     /tmp/cc5AD91e.s:916    .text:00000388 RCC_PCLK1Config
     /tmp/cc5AD91e.s:962    .text:000003bc $d
     /tmp/cc5AD91e.s:966    .text:000003c0 $t
     /tmp/cc5AD91e.s:971    .text:000003c0 RCC_PCLK2Config
     /tmp/cc5AD91e.s:1018   .text:000003f8 $d
     /tmp/cc5AD91e.s:1022   .text:000003fc $t
     /tmp/cc5AD91e.s:1027   .text:000003fc RCC_GetClocksFreq
     /tmp/cc5AD91e.s:1227   .text:00000564 $d
     /tmp/cc5AD91e.s:1234   .text:00000574 $t
     /tmp/cc5AD91e.s:1239   .text:00000574 RCC_RTCCLKConfig
     /tmp/cc5AD91e.s:1302   .text:000005d0 $d
     /tmp/cc5AD91e.s:1306   .text:000005d4 $t
     /tmp/cc5AD91e.s:1311   .text:000005d4 RCC_RTCCLKCmd
     /tmp/cc5AD91e.s:1342   .text:000005f0 $d
     /tmp/cc5AD91e.s:1346   .text:000005f4 $t
     /tmp/cc5AD91e.s:1351   .text:000005f4 RCC_BackupResetCmd
     /tmp/cc5AD91e.s:1382   .text:00000610 $d
     /tmp/cc5AD91e.s:1386   .text:00000614 $t
     /tmp/cc5AD91e.s:1391   .text:00000614 RCC_I2SCLKConfig
     /tmp/cc5AD91e.s:1421   .text:0000062c $d
     /tmp/cc5AD91e.s:1425   .text:00000630 $t
     /tmp/cc5AD91e.s:1430   .text:00000630 RCC_AHB1PeriphClockCmd
     /tmp/cc5AD91e.s:1480   .text:0000066c $d
     /tmp/cc5AD91e.s:1484   .text:00000670 $t
     /tmp/cc5AD91e.s:1489   .text:00000670 RCC_AHB2PeriphClockCmd
     /tmp/cc5AD91e.s:1539   .text:000006ac $d
     /tmp/cc5AD91e.s:1543   .text:000006b0 $t
     /tmp/cc5AD91e.s:1548   .text:000006b0 RCC_AHB3PeriphClockCmd
     /tmp/cc5AD91e.s:1598   .text:000006ec $d
     /tmp/cc5AD91e.s:1602   .text:000006f0 $t
     /tmp/cc5AD91e.s:1607   .text:000006f0 RCC_APB1PeriphClockCmd
     /tmp/cc5AD91e.s:1657   .text:0000072c $d
     /tmp/cc5AD91e.s:1661   .text:00000730 $t
     /tmp/cc5AD91e.s:1666   .text:00000730 RCC_APB2PeriphClockCmd
     /tmp/cc5AD91e.s:1716   .text:0000076c $d
     /tmp/cc5AD91e.s:1720   .text:00000770 $t
     /tmp/cc5AD91e.s:1725   .text:00000770 RCC_AHB1PeriphResetCmd
     /tmp/cc5AD91e.s:1775   .text:000007ac $d
     /tmp/cc5AD91e.s:1779   .text:000007b0 $t
     /tmp/cc5AD91e.s:1784   .text:000007b0 RCC_AHB2PeriphResetCmd
     /tmp/cc5AD91e.s:1834   .text:000007ec $d
     /tmp/cc5AD91e.s:1838   .text:000007f0 $t
     /tmp/cc5AD91e.s:1843   .text:000007f0 RCC_AHB3PeriphResetCmd
     /tmp/cc5AD91e.s:1893   .text:0000082c $d
     /tmp/cc5AD91e.s:1897   .text:00000830 $t
     /tmp/cc5AD91e.s:1902   .text:00000830 RCC_APB1PeriphResetCmd
     /tmp/cc5AD91e.s:1952   .text:0000086c $d
     /tmp/cc5AD91e.s:1956   .text:00000870 $t
     /tmp/cc5AD91e.s:1961   .text:00000870 RCC_APB2PeriphResetCmd
     /tmp/cc5AD91e.s:2011   .text:000008ac $d
     /tmp/cc5AD91e.s:2015   .text:000008b0 $t
     /tmp/cc5AD91e.s:2020   .text:000008b0 RCC_AHB1PeriphClockLPModeCmd
     /tmp/cc5AD91e.s:2070   .text:000008ec $d
     /tmp/cc5AD91e.s:2074   .text:000008f0 $t
     /tmp/cc5AD91e.s:2079   .text:000008f0 RCC_AHB2PeriphClockLPModeCmd
     /tmp/cc5AD91e.s:2129   .text:0000092c $d
     /tmp/cc5AD91e.s:2133   .text:00000930 $t
     /tmp/cc5AD91e.s:2138   .text:00000930 RCC_AHB3PeriphClockLPModeCmd
     /tmp/cc5AD91e.s:2188   .text:0000096c $d
     /tmp/cc5AD91e.s:2192   .text:00000970 $t
     /tmp/cc5AD91e.s:2197   .text:00000970 RCC_APB1PeriphClockLPModeCmd
     /tmp/cc5AD91e.s:2247   .text:000009ac $d
     /tmp/cc5AD91e.s:2251   .text:000009b0 $t
     /tmp/cc5AD91e.s:2256   .text:000009b0 RCC_APB2PeriphClockLPModeCmd
     /tmp/cc5AD91e.s:2306   .text:000009ec $d
     /tmp/cc5AD91e.s:2310   .text:000009f0 $t
     /tmp/cc5AD91e.s:2315   .text:000009f0 RCC_ITConfig
     /tmp/cc5AD91e.s:2371   .text:00000a38 $d
     /tmp/cc5AD91e.s:2375   .text:00000a3c $t
     /tmp/cc5AD91e.s:2469   .text:00000ab8 $d
     /tmp/cc5AD91e.s:2473   .text:00000abc $t
     /tmp/cc5AD91e.s:2478   .text:00000abc RCC_ClearFlag
     /tmp/cc5AD91e.s:2505   .text:00000ad4 $d
     /tmp/cc5AD91e.s:2509   .text:00000ad8 $t
     /tmp/cc5AD91e.s:2514   .text:00000ad8 RCC_GetITStatus
     /tmp/cc5AD91e.s:2563   .text:00000b10 $d
     /tmp/cc5AD91e.s:2567   .text:00000b14 $t
     /tmp/cc5AD91e.s:2572   .text:00000b14 RCC_ClearITPendingBit
     /tmp/cc5AD91e.s:2603   .text:00000b30 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.ee386580922180e5cad1057f989de60d
                           .group:00000000 wm4.stm32f4xx.h.54.6e1f0ee5c76cc1e53c8ea6d18297b5fd
                           .group:00000000 wm4.core_cm4.h.32.f824aba4d431a5bb4a51726bd5b62834
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.289.fa68dcae75666a037ce29b5a1b57e3b3
                           .group:00000000 wm4.stm32f4xx_adc.h.108.1710484bf41297b93f825b3b15cbdff8
                           .group:00000000 wm4.stm32f4xx_can.h.31.3bb56c6436c7a6e6af1611046e81f48c
                           .group:00000000 wm4.stm32f4xx_cryp.h.31.94bbbb19b99df10306f31e78c333a77b
                           .group:00000000 wm4.stm32f4xx_dac.h.31.b8d45e7eaf71ee4bf01c1317dbc06f77
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.30.70a81ec54c2707baa9fca77391eeeaaa
                           .group:00000000 wm4.stm32f4xx_dcmi.h.30.9d0942d58c357d2eed15e044bf9b4a77
                           .group:00000000 wm4.stm32f4xx_dma.h.31.815bb924b30b1c776b3cd51113fdfe60
                           .group:00000000 wm4.stm32f4xx_exti.h.31.86bd18e979f97217bb1d3b80fde0231e
                           .group:00000000 wm4.stm32f4xx_flash.h.31.74f2ed42d890f144ca7eb5ae8172f0d0
                           .group:00000000 wm4.stm32f4xx_fsmc.h.31.ff58629e0c603fb2f9b3f00c0657fdfa
                           .group:00000000 wm4.stm32f4xx_hash.h.31.5c109425d30f0b9cc0a26ad38182d91f
                           .group:00000000 wm4.stm32f4xx_gpio.h.31.d9aeae10cfa353d85d475c0d4900c452
                           .group:00000000 wm4.stm32f4xx_i2c.h.31.edf5baa611075c49ae13f56be9040be3
                           .group:00000000 wm4.stm32f4xx_iwdg.h.31.30e376e6d8d424aab7fddd66cf691c7b
                           .group:00000000 wm4.stm32f4xx_pwr.h.31.bb774fc1b632cb8d2ecaec8c6524d2c0
                           .group:00000000 wm4.stm32f4xx_rng.h.31.1ec493d56b7a8e5a71238519cae6dea7
                           .group:00000000 wm4.stm32f4xx_rtc.h.31.bddeb98c63c8fa06fac80b5dd8296471
                           .group:00000000 wm4.stm32f4xx_sdio.h.31.8c6dff42ffa718b444c3420717601ff2
                           .group:00000000 wm4.stm32f4xx_spi.h.31.fb1b2c8214b87a47d4457633b7c31c3c
                           .group:00000000 wm4.stm32f4xx_syscfg.h.31.5a680f88d55b7816ae613c20f199cbd9
                           .group:00000000 wm4.stm32f4xx_tim.h.31.b1d608fbde729347e4ccf70799e654d2
                           .group:00000000 wm4.stm32f4xx_usart.h.31.f8d29b14aa4d39de5495adcc92749d3c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.31.b45a80fa1ec64984adf786f7e489f31b
                           .group:00000000 wm4.misc.h.31.041217492a6cb86f2fb26099f373a465
                           .group:00000000 wm4.stm32f4xx.h.6975.cdbdae9d5de06f1ba6b770f59cbe4d6c
                           .group:00000000 wm4.stm32f4xx_rcc.h.65.ed22b58052591c28d21d98476f2f6223

NO UNDEFINED SYMBOLS
