{
    "FETCH": {
        "label": "Fetch",
        "sequence": [
            [
                "1 (GatePC)",
                "GatePC selector",
                "GatePC (shape)",
                "PC to BUS",
                "Top Arrow",
                "Mid Arrow",
                "Low Arrow",
                "BUS to MAR",
                "1 (MAR selector)",
                "MAR selector",
                "MAR (shape)",
                "PC to MUXES (joint line)",
                "PC to PCMUX (1)",
                "+1 box",
                "PC to PCMUX (2)",
                "PC to PCMUX (3)",
                "PC to PCMUX (4)",
                "00 (PCMUX selector)",
                "PCMUX selector",
                "PCMUX (shape)",
                "PCMUX to PC",
                "1 (LD.PC)",
                "PC selector",
                "PC (shape)"
        ], [
                "MAR to MEMORY",
                "0 (RW)",
                "RW selector",
                "1 (MEM.EN)",
                "MEM.EN selector",
                "Memory (shape)",
                "MEMORY to MDR",
                "1 (LD.MDR)",
                "MDR selector",
                "MDR (shape)"
        ], [
                "1 (Gate.MDR)",
                "GateMDR selector",
                "GateMDR (shape)",
                "MDR to BUS",
                "Low Arrow",
                "Bus to IR",
                "1 (LD.IR)",
                "IR selector",
                "IR (shape)"
            ]
        ]
    },
    "DECODE": {
        "label": "Decode",
        "sequence": [
            [
                "IR to FSM (1)",
                "IR to FSM (2)",
                "FSM (shape)"
            ]
        ]
    },
    "ADD_REG": {
        "label": "ADD (reg)",
        "sequence": [
            [
                "1 (SR1MUX selector)",
                "SR1MUX selector",
                "IR[8:6] (SR1MUX text)",
                "IR[8:6] (SR1MUX selector)",
                "SR1MUX (shape)",
                "SR1MUX (output)",
                "SR1 selector",
                "Register to ALU (joint)",
                "SR2 selector",
                "Register to SR2MUX",
                "0 (SR2MUX selector)",
                "SR2MUX selector",
                "SR2MUX (shape)",
                "SR2MUX to ALU",
                "00: ADD",
                "ALU selector",
                "ALU (shape)",
                "1 (Gate.ALU)",
                "Gate.ALU selector",
                "GateALU (shape)",
                "ALU to BUS",
                "Low Arrow",
                "BUS to CC (1)",
                "logic (rect)",
                "BUS to CC (2)",
                "1 (LD.CC)",
                "CC selector",
                "CC (shape)",
                "CC to FSM (1)",
                "CC to FSM (2)",
                "FSM (shape)",
                "Low Arrow",
                "Mid Arrow",
                "Top Arrow",
                "Bus to Register",
                "00 (DRMUX selector)",
                "DRMUX selector",
                "IR[11:9] (DRMUX text)",
                "IR[11:9] (DRMUX selector)",
                "DRMUX (shape)",
                "DRMUX (output)",
                "DR selector",
                "1 (LD.REG)",
                "LD.REG selector",
                "Register File (shape)"
            ]
        ]
        

    },
    "ADD_IMM": {
        "label": "ADD (imm)",
        "sequence": [
            [
                "1 (SR1MUX selector)",
                "SR1MUX selector",
                "IR[8:6] (SR1MUX text)",
                "IR[8:6] (SR1MUX selector)",
                "SR1MUX (shape)",
                "SR1MUX (output)",
                "SR1 selector",
                "Register to ALU (joint)",
                "IR to SR2MUX (1)",
                "IR to SR2MUX (2)",
                "SEXT[4:0] (shape)",
                "IR to SR2MUX (3)",
                "IR to SR2MUX (4)",
                "1 (SR2MUX selector)",
                "SR2MUX selector",
                "SR2MUX (shape)",
                "SR2MUX to ALU",
                "00: ADD",
                "ALU selector",
                "ALU (shape)",
                "1 (Gate.ALU)",
                "Gate.ALU selector",
                "GateALU (shape)",
                "ALU to BUS",
                "Low Arrow",
                "BUS to CC (1)",
                    "logic (rect)",
                    "BUS to CC (2)",
                    "1 (LD.CC)",
                    "CC selector",
                    "CC (shape)",
                    "CC to FSM (1)",
                    "CC to FSM (2)",
                    "FSM (shape)",
                    "Low Arrow",
                "Mid Arrow",
                "Top Arrow",
                "Bus to Register",
                "00 (DRMUX selector)",
                "DRMUX selector",
                "IR[11:9] (DRMUX text)",
                "IR[11:9] (DRMUX selector)",
                "DRMUX (shape)",
                "DRMUX (output)",
                "DR selector",
                "1 (LD.REG)",
                "LD.REG selector",
                "Register File (shape)"
            ]
        ]
    },
    "NOT": {
        "label": "NOT",
        "sequence": [
            [
                "1 (SR1MUX selector)",
                "SR1MUX selector",
                "IR[8:6] (SR1MUX text)",
                "IR[8:6] (SR1MUX selector)",
                "SR1MUX (shape)",
                "SR1MUX (output)",
                "SR1 selector",
                "Register to ALU (joint)",
                "10: NOT",
                "ALU selector",
                "ALU (shape)",
                "1 (Gate.ALU)",
                "Gate.ALU selector",
                "GateALU (shape)",
                "ALU to BUS",
                "Low Arrow",
                "BUS to CC (1)",
                    "logic (rect)",
                    "BUS to CC (2)",
                    "1 (LD.CC)",
                    "CC selector",
                    "CC (shape)",
                    "CC to FSM (1)",
                    "CC to FSM (2)",
                    "FSM (shape)",
                    "Low Arrow",
                "Mid Arrow",
                "Top Arrow",
                "Bus to Register",
                "00 (DRMUX selector)",
                "DRMUX selector",
                "IR[11:9] (DRMUX text)",
                "IR[11:9] (DRMUX selector)",
                "DRMUX (shape)",
                "DRMUX (output)",
                "DR selector",
                "1 (LD.REG)",
                "LD.REG selector",
                "Register File (shape)"
            ]
        ]
    },
    "LD": {
        "label": "LD",
        "sequence": [
            [
                "IR to ZEXT/SEXT (1)",
                "IR to ZEXT/SEXT (2)",
                "Bus to SEXT [8:0]", 
                "SEXT[8:0] (shape)",
                "SEXT9 to MUX (1)",
                "SEXT9 to MUX (2)",
                "10 (ADDR2MUX selector)",
                "ADDR2 selector",
                "ADDR2MUX (shape)",
                "ADDR2MUX to ADDR (1)",
                "ADDR2MUX to ADDR (2)",
                "ADDR2MUX to ADDR (3)",
                "PC to MUXES (joint line)",
                "PC to ADDR1MUX(1)", 
                "PC to ADDR1MUX(2)",
                "PC to ADDR1MUX(3)",
                "0 (ADDR1MUX selector)",
                "ADDR1MUX selector",
                "ADDR1MUX (shape)",
                "ADDR1MUX to ADDR (1)",
                "ADDR1MUX to ADDR (2)",
                "ADDR1MUX to ADDR (3)",
                "ADDR (shape)",
                "ADDR to MUXES (joint)",
                "ADDR to MARMUX (2)",
                "ADDR to MARMUX (3)",
                "1 (MARMUX selector)",
                "MARMUX selector",
                "MARMUX (shape)",               
                "1 (GateMARMUX)",
                "GateMARMUX selector",
                "GateMARMUX (shape)",
                "MARMUX to BUS",
                "Top Arrow",
                "Mid Arrow",
                "Low Arrow",
                "BUS to MAR",
                "1 (MAR selector)",
                "MAR selector",
                "MAR (shape)"
            ], [
                "MAR to MEMORY",
                "0 (RW)",
                "RW selector",
                "1 (MEM.EN)",
                "MEM.EN selector",
                "Memory (shape)",
                "MEMORY to MDR",
                "MDR selector",
                "MDR (shape)"
            ], [
                "GateMDR selector",
                "GateMDR (shape)",
                "MDR to BUS",
                "Low Arrow",
                "BUS to CC (1)",
                    "logic (rect)",
                    "BUS to CC (2)",
                    "1 (LD.CC)",
                    "CC selector",
                    "CC (shape)",
                    "CC to FSM (1)",
                    "CC to FSM (2)",
                    "FSM (shape)",
                    "Low Arrow",
                "Mid Arrow",
                "Top Arrow",
                "Bus to Register",
                "00 (DRMUX selector)",
                "DRMUX selector",
                "IR[11:9] (DRMUX text)",
                "IR[11:9] (DRMUX selector)",
                "DRMUX (shape)",
                "DRMUX (output)",
                "DR selector",
                "1 (LD.REG)",
                "LD.REG selector",
                "Register File (shape)"
            ]
        ]
    },
    "LDI": {
        "label": "LDI",
        "sequence": [
            [
                "IR to ZEXT/SEXT (1)",
                "IR to ZEXT/SEXT (2)",
                "Bus to SEXT [8:0]", 
                "SEXT[8:0] (shape)",
                "SEXT9 to MUX (1)",
                "SEXT9 to MUX (2)",
                "10 (ADDR2MUX selector)",
                "ADDR2 selector",
                "ADDR2MUX (shape)",
                "ADDR2MUX to ADDR (1)",
                "ADDR2MUX to ADDR (2)",
                "ADDR2MUX to ADDR (3)",
                "PC to MUXES (joint line)",
                "PC to ADDR1MUX(1)", 
                "PC to ADDR1MUX(2)",
                "PC to ADDR1MUX(3)",
                "0 (ADDR1MUX selector)",
                "ADDR1MUX selector",
                "ADDR1MUX (shape)",
                "ADDR1MUX to ADDR (1)",
                "ADDR1MUX to ADDR (2)",
                "ADDR1MUX to ADDR (3)",
                "ADDR (shape)",
                "ADDR to MUXES (joint)",
                "ADDR to MARMUX (2)",
                "ADDR to MARMUX (3)",
                "1 (MARMUX selector)",
                "MARMUX selector",
                "MARMUX (shape)",               
                "1 (GateMARMUX)",
                "GateMARMUX selector",
                "GateMARMUX (shape)",
                "MARMUX to BUS",
                "Top Arrow",
                "Mid Arrow",
                "Low Arrow",
                "BUS to MAR",
                "1 (MAR selector)",
                "MAR selector",
                "MAR (shape)"
            ], [
                "MAR to MEMORY",
                "0 (RW)",
                "RW selector",
                "1 (MEM.EN)",
                "MEM.EN selector",
                "Memory (shape)",
                "MEMORY to MDR",
                "MDR selector",
                "MDR (shape)"
            ], [
                "GateMDR selector",
                "GateMDR (shape)",
                "MDR to BUS",
                "Low Arrow",
                "BUS to MAR",
                "1 (MAR selector)",
                "MAR selector",
                "MAR (shape)"
            ], [
                "MAR to MEMORY",
                "0 (RW)",
                "RW selector",
                "1 (MEM.EN)",
                "MEM.EN selector",
                "Memory (shape)",
                "MEMORY to MDR",
                "MDR selector",
                "MDR (shape)"
            ], [
                "GateMDR selector",
                "GateMDR (shape)",
                "MDR to BUS",
                "Low Arrow",
                "BUS to CC (1)",
                    "logic (rect)",
                    "BUS to CC (2)",
                    "1 (LD.CC)",
                    "CC selector",
                    "CC (shape)",
                    "CC to FSM (1)",
                    "CC to FSM (2)",
                    "FSM (shape)",
                    "Low Arrow",
                "Mid Arrow",
                "Top Arrow",
                "Bus to Register",
                "00 (DRMUX selector)",
                "DRMUX selector",
                "IR[11:9] (DRMUX text)",
                "IR[11:9] (DRMUX selector)",
                "DRMUX (shape)",
                "DRMUX (output)",
                "DR selector",
                "1 (LD.REG)",
                "LD.REG selector",
                "Register File (shape)"
            ]
        ]
    },
    "LDR": {
        "label": "LDR",
        "sequence": [
            [
                "IR to ZEXT/SEXT (1)",
                "IR to ZEXT/SEXT (2)",
                "Bus to SEXT [5:0]",
                "SEXT[5:0] (shape)",
                "SEXT6 to MUX (1)",
                "SEXT6 to MUX (2)",
                "01 (ADDR2MUX selector)",
                "ADDR2 selector",
                "ADDR2MUX (shape)",
                "ADDR2MUX to ADDR (1)",
                "ADDR2MUX to ADDR (2)",
                "ADDR2MUX to ADDR (3)",
                "1 (SR1MUX selector)",
                "SR1MUX selector",
                "IR[8:6] (SR1MUX text)",
                "IR[8:6] (SR1MUX selector)",
                "SR1MUX (shape)",
                "SR1MUX (output)",
                "SR1 selector",
                "Register to ALU (joint)",
                "SR1 to ADDR1MUX (1)",
                "SR1 to ADDR1MUX (2)",
                "1 (ADDR1MUX selector)",
                "ADDR1MUX selector",
                "ADDR1MUX (shape)",
                "ADDR1MUX to ADDR (1)",
                "ADDR1MUX to ADDR (2)",
                "ADDR1MUX to ADDR (3)",
                "ADDR (shape)",
                "ADDR to MUXES (joint)",
                "ADDR to MARMUX (2)",
                "ADDR to MARMUX (3)",
                "1 (MARMUX selector)",
                "MARMUX selector",
                "MARMUX (shape)",               
                "1 (GateMARMUX)",
                "GateMARMUX selector",
                "GateMARMUX (shape)",
                "MARMUX to BUS",
                "Top Arrow",
                "Mid Arrow",
                "Low Arrow",
                "BUS to MAR",
                "1 (MAR selector)",
                "MAR selector",
                "MAR (shape)"
            ], [
                "MAR to MEMORY",
                "0 (RW)",
                "RW selector",
                "1 (MEM.EN)",
                "MEM.EN selector",
                "Memory (shape)",
                "MEMORY to MDR",
                "MDR selector",
                "MDR (shape)"
            ], [
                "GateMDR selector",
                "GateMDR (shape)",
                "MDR to BUS",
                "Low Arrow",
                "BUS to CC (1)",
                    "logic (rect)",
                    "BUS to CC (2)",
                    "1 (LD.CC)",
                    "CC selector",
                    "CC (shape)",
                    "CC to FSM (1)",
                    "CC to FSM (2)",
                    "FSM (shape)",
                    "Low Arrow",
                "Mid Arrow",
                "Top Arrow",
                "Bus to Register",
                "00 (DRMUX selector)",
                "DRMUX selector",
                "IR[11:9] (DRMUX text)",
                "IR[11:9] (DRMUX selector)",
                "DRMUX (shape)",
                "DRMUX (output)",
                "DR selector",
                "1 (LD.REG)",
                "LD.REG selector",
                "Register File (shape)"
            ]
        ]
    },
    "ST": {
        "label": "ST",
        "sequence": [
            [
                "IR to ZEXT/SEXT (1)",
                "IR to ZEXT/SEXT (2)",
                "Bus to SEXT [8:0]", 
                "SEXT[8:0] (shape)",
                "SEXT9 to MUX (1)",
                "SEXT9 to MUX (2)",
                "10 (ADDR2MUX selector)",
                "ADDR2 selector",
                "ADDR2MUX (shape)",
                "ADDR2MUX to ADDR (1)",
                "ADDR2MUX to ADDR (2)",
                "ADDR2MUX to ADDR (3)",
                "PC to MUXES (joint line)",
                "PC to ADDR1MUX(1)", 
                "PC to ADDR1MUX(2)",
                "PC to ADDR1MUX(3)",
                "0 (ADDR1MUX selector)",
                "ADDR1MUX selector",
                "ADDR1MUX (shape)",
                "ADDR1MUX to ADDR (1)",
                "ADDR1MUX to ADDR (2)",
                "ADDR1MUX to ADDR (3)",
                "ADDR (shape)",
                "ADDR to MUXES (joint)",
                "ADDR to MARMUX (2)",
                "ADDR to MARMUX (3)",
                "1 (MARMUX selector)",
                "MARMUX selector",
                "MARMUX (shape)",
                "1 (GateMARMUX)",
                "GateMARMUX selector",
                "GateMARMUX (shape)",
                "MARMUX to BUS",
                "Top Arrow",
                "Mid Arrow",
                "Low Arrow",
                "BUS to MAR",
                "1 (MAR selector)",
                "MAR selector",
                "MAR (shape)"
            ], [
                "0 (SR1MUX selector)",
                "SR1MUX selector",
                "IR[11:9] (SR1MUX text)",
                "IR[11:9] (SR1MUX selector)",
                "SR1MUX (shape)",
                "SR1MUX (output)",
                "SR1 selector",
                "Register to ALU (joint)",
                "11: PASS",
                "ALU selector",
                "ALU (shape)",
                "1 (Gate.ALU)",
                "ALU selector",
                "Gate.ALU selector",
                "GateALU (shape)",
                "Low Arrow",
                "BUS to MDR",
                "0 (LD.MDR)",
                "MDR selector",
                "MDR (shape)"
            ], [
                "1 (RW)",
                "RW selector",
                "1 (MEM.EN)",
                "MEM.EN selector",
                "MAR to MEMORY",
                "MDR to MEMORY",
                "Memory (shape)"
            ]
        ]
    },
    "STI": {
        "label": "STI",
        "sequence": [
            [
                "IR to ZEXT/SEXT (1)",
                "IR to ZEXT/SEXT (2)",
                "Bus to SEXT [8:0]", 
                "SEXT[8:0] (shape)",
                "SEXT9 to MUX (1)",
                "SEXT9 to MUX (2)",
                "10 (ADDR2MUX selector)",
                "ADDR2 selector",
                "ADDR2MUX (shape)",
                "ADDR2MUX to ADDR (1)",
                "ADDR2MUX to ADDR (2)",
                "ADDR2MUX to ADDR (3)",
                "PC to MUXES (joint line)",
                "PC to ADDR1MUX(1)", 
                "PC to ADDR1MUX(2)",
                "PC to ADDR1MUX(3)",
                "0 (ADDR1MUX selector)",
                "ADDR1MUX selector",
                "ADDR1MUX (shape)",
                "ADDR1MUX to ADDR (1)",
                "ADDR1MUX to ADDR (2)",
                "ADDR1MUX to ADDR (3)",
                "ADDR (shape)",
                "ADDR to MUXES (joint)",
                "ADDR to MARMUX (2)",
                "ADDR to MARMUX (3)",
                "1 (MARMUX selector)",
                "MARMUX selector",
                "MARMUX (shape)",               
                "1 (GateMARMUX)",
                "GateMARMUX selector",
                "GateMARMUX (shape)",
                "MARMUX to BUS",
                "Top Arrow",
                "Mid Arrow",
                "Low Arrow",
                "BUS to MAR",
                "1 (MAR selector)",
                "MAR selector",
                "MAR (shape)"
            ], [
                "MAR to MEMORY",
                "0 (RW)",
                "RW selector",
                "1 (MEM.EN)",
                "MEM.EN selector",
                "Memory (shape)",
                "MEMORY to MDR",
                "MDR selector",
                "MDR (shape)"
            ], [
                "GateMDR selector",
                "GateMDR (shape)",
                "MDR to BUS",
                "Low Arrow",
                "BUS to MAR",
                "1 (MAR selector)",
                "MAR selector",
                "MAR (shape)"
            ], [
                "0 (SR1MUX selector)",
                "SR1MUX selector",
                "IR[11:9] (SR1MUX text)",
                "IR[11:9] (SR1MUX selector)",
                "SR1MUX (shape)",
                "SR1MUX (output)",
                "SR1 selector",
                "Register to ALU (joint)",
                "11: PASS",
                "ALU selector",
                "ALU (shape)",
                "1 (Gate.ALU)",
                "Gate.ALU selector",
                "GateALU (shape)",
                "ALU to BUS",
                "Low Arrow",
                "BUS to MDR",
                "0 (LD.MDR)",
                "MDR selector",
                "MDR (shape)"
            ], [
                "1 (RW)",
                "RW selector",
                "1 (MEM.EN)",
                "MEM.EN selector",
                "MAR to MEMORY",
                "MDR to MEMORY",
                "Memory (shape)"
            ]
        ]
    },
    "STR": {
        "label": "STR",
        "sequence": [
            [
                "IR to ZEXT/SEXT (1)",
                "IR to ZEXT/SEXT (2)",
                "Bus to SEXT [5:0]",
                "SEXT[5:0] (shape)",
                "SEXT6 to MUX (1)",
                "SEXT6 to MUX (2)",
                "01 (ADDR2MUX selector)",
                "ADDR2 selector",
                "ADDR2MUX (shape)",
                "ADDR2MUX to ADDR (1)",
                "ADDR2MUX to ADDR (2)",
                "ADDR2MUX to ADDR (3)",
                "1 (SR1MUX selector)",
                "SR1MUX selector",
                "IR[8:6] (SR1MUX text)",
                "IR[8:6] (SR1MUX selector)",
                "SR1MUX (shape)",
                "SR1MUX (output)",
                "SR1 selector",
                "Register to ALU (joint)",
                "SR1 to ADDR1MUX (1)",
                "SR1 to ADDR1MUX (2)",
                "1 (ADDR1MUX selector)",
                "ADDR1MUX selector",
                "ADDR1MUX (shape)",
                "ADDR1MUX to ADDR (1)",
                "ADDR1MUX to ADDR (2)",
                "ADDR1MUX to ADDR (3)",
                "ADDR (shape)",
                "ADDR to MUXES (joint)",
                "ADDR to MARMUX (2)",
                "ADDR to MARMUX (3)",
                "1 (MARMUX selector)",
                "MARMUX selector",
                "MARMUX (shape)",               
                "1 (GateMARMUX)",
                "GateMARMUX selector",
                "GateMARMUX (shape)",
                "MARMUX to BUS",
                "Top Arrow",
                "Mid Arrow",
                "Low Arrow",
                "BUS to MAR",
                "1 (MAR selector)",
                "MAR selector",
                "MAR (shape)"
            ], [
                "0 (SR1MUX selector)",
                "SR1MUX selector",
                "IR[11:9] (SR1MUX text)",
                "IR[11:9] (SR1MUX selector)",
                "SR1MUX (shape)",
                "SR1MUX (output)",
                "SR1 selector",
                "Register to ALU (joint)",
                "11: PASS",
                "ALU selector",
                "ALU (shape)",
                "1 (Gate.ALU)",
                "Gate.ALU selector",
                "GateALU (shape)",
                "ALU to BUS",
                "Low Arrow",
                "BUS to MDR",
                "0 (LD.MDR)",
                "MDR selector",
                "MDR (shape)"
            ], [
                "1 (RW)",
                "RW selector",
                "1 (MEM.EN)",
                "MEM.EN selector",
                "MAR to MEMORY",
                "MDR to MEMORY",
                "Memory (shape)"
            ]
        ]
    },
    "LEA": {
        "label": "LEA",
        "sequence": [
            [
                "IR to ZEXT/SEXT (1)",
                "IR to ZEXT/SEXT (2)",
                "Bus to SEXT [8:0]", 
                "SEXT[8:0] (shape)",
                "SEXT9 to MUX (1)",
                "SEXT9 to MUX (2)",
                "10 (ADDR2MUX selector)",
                "ADDR2 selector",
                "ADDR2MUX (shape)",
                "ADDR2MUX to ADDR (1)",
                "ADDR2MUX to ADDR (2)",
                "ADDR2MUX to ADDR (3)",
                "PC to MUXES (joint line)",
                "PC to ADDR1MUX(1)", 
                "PC to ADDR1MUX(2)",
                "PC to ADDR1MUX(3)",
                "0 (ADDR1MUX selector)",
                "ADDR1MUX selector",
                "ADDR1MUX (shape)",
                "ADDR1MUX to ADDR (1)",
                "ADDR1MUX to ADDR (2)",
                "ADDR1MUX to ADDR (3)",
                "ADDR (shape)",
                "ADDR to MUXES (joint)",
                "ADDR to MARMUX (2)",
                "ADDR to MARMUX (3)",
                "1 (MARMUX selector)",
                "MARMUX selector",
                "MARMUX (shape)",
                "1 (GateMARMUX)",
                "GateMARMUX selector",
                "GateMARMUX (shape)",
                "MARMUX to BUS",
                "Top Arrow",
                "Bus to Register",
                "00 (DRMUX selector)",
                "DRMUX selector",
                "IR[11:9] (DRMUX text)",
                "IR[11:9] (DRMUX selector)",
                "DRMUX (shape)",
                "DRMUX (output)",
                "DR selector",
                "1 (LD.REG)",
                "LD.REG selector",
                "Register File (shape)"
            ]
        ]
    },
    "BR": {
        "label": "BR",
        "sequence": [
            [
                "IR to ZEXT/SEXT (1)",
                "IR to ZEXT/SEXT (2)",
                "Bus to SEXT [8:0]", 
                "SEXT[8:0] (shape)",
                "SEXT9 to MUX (1)",
                "SEXT9 to MUX (2)",
                "10 (ADDR2MUX selector)",
                "ADDR2 selector",
                "ADDR2MUX (shape)",
                "ADDR2MUX to ADDR (1)",
                "ADDR2MUX to ADDR (2)",
                "ADDR2MUX to ADDR (3)",
                "PC to MUXES (joint line)",
                "PC to ADDR1MUX(1)", 
                "PC to ADDR1MUX(2)",
                "PC to ADDR1MUX(3)",
                "0 (ADDR1MUX selector)",
                "ADDR1MUX selector",
                "ADDR1MUX (shape)",
                "ADDR1MUX to ADDR (1)",
                "ADDR1MUX to ADDR (2)",
                "ADDR1MUX to ADDR (3)",
                "ADDR (shape)",
                "ADDR to MUXES (joint)",
                "ADDR to PCMUX (2)",
                "ADDR to PCMUX (3)",
                "01 (PCMUX selector)",
                "PCMUX selector",
                "PCMUX (shape)",
                "PCMUX to PC",
                "1 (LD.PC)",
                "PC selector",
                "PC (shape)"
            ]
        ]
    },
    "JMP": {
        "label": "JMP",
        "sequence": [
            [
                "1 (SR1MUX selector)",
                "SR1MUX selector",
                "IR[8:6] (SR1MUX text)",
                "IR[8:6] (SR1MUX selector)",
                "SR1MUX (shape)",
                "SR1MUX (output)",
                "SR1 selector",
                "Register to ALU (joint)",
                "SR1 to ADDR1MUX (1)",
                "SR1 to ADDR1MUX (2)",
                "1 (ADDR1MUX selector)",
                "ADDR1MUX selector",
                "ADDR1MUX (shape)",
                "ADDR1MUX to ADDR (1)",
                "ADDR1MUX to ADDR (2)",
                "ADDR1MUX to ADDR (3)",
                "00 ADDR2MUX input",
                "00 (ADDR2MUX selector)",
                "ADDR2 selector",
                "ADDR2MUX (shape)",
                "ADDR2MUX to ADDR (1)",
                "ADDR2MUX to ADDR (2)",
                "ADDR2MUX to ADDR (3)",
                "ADDR (shape)",
                "ADDR to MUXES (joint)",
                "ADDR to PCMUX (2)",
                "ADDR to PCMUX (3)",
                "PCMUX selector",
                "PCMUX (shape)",
                "PCMUX to PC",
                "1 (LD.PC)",
                "PC selector",
                "PC (shape)"
            ]
        ]
    },
    "JSR": {
        "label": "JSR",
        "sequence": [
            [
                "1 (GatePC)",
                "GatePC (shape)",
                "PC to BUS",      
                "Top Arrow",
                "Bus to Register",
                "01 (DRMUX selector)",
                "DRMUX selector",
                "Reg 7 (DRMUX text)",
                "Reg 7 (DRMUX selector)",
                "DRMUX (shape)",
                "DRMUX (output)",
                "DR selector",
                "1 (LD.REG)",
                "LD.REG selector",
                "Register File (shape)"
            ], [
                "IR to ZEXT/SEXT (1)",
                "IR to ZEXT/SEXT (2)",
                "Bus to SEXT [10:0]",
                "SEXT[10:0] (shape)",
                "SEXT11 to MUX (1)",
                "SEXT11 to MUX (2)",
                "11 (ADDR2MUX selector)",
                "ADDR2 selector",
                "ADDR2MUX (shape)",
                "ADDR2MUX to ADDR (1)",
                "ADDR2MUX to ADDR (2)",
                "ADDR2MUX to ADDR (3)",
                "PC to MUXES (joint line)",
                "PC to ADDR1MUX(1)", 
                "PC to ADDR1MUX(2)",
                "PC to ADDR1MUX(3)",
                "0 (ADDR1MUX selector)",
                "ADDR1MUX selector",
                "ADDR1MUX (shape)",
                "ADDR1MUX to ADDR (1)",
                "ADDR1MUX to ADDR (2)",
                "ADDR1MUX to ADDR (3)",
                "ADDR (shape)",
                "ADDR to MUXES (joint)",
                "ADDR to PCMUX (2)",
                "ADDR to PCMUX (3)",
                "PCMUX selector",
                "PCMUX (shape)",
                "PCMUX to PC",
                "1 (LD.PC)",
                "PC selector",
                "PC (shape)"
            ]
        ]
    },
    "JSRR": {
        "label": "JSRR",
        "sequence": [
            [
                "1 (GatePC)",
                "GatePC (shape)",
                "PC to BUS",
                "Top Arrow",
                "Bus to Register",
                "01 (DRMUX selector)",
                "DRMUX selector",
                "Reg 7 (DRMUX text)",
                "Reg 7 (DRMUX selector)",
                "DRMUX (shape)",
                "DRMUX (output)",
                "DR selector",
                "1 (LD.REG)",
                "LD.REG selector",
                "Register File (shape)"
            ], [
                "Register to ALU (joint)",
                "SR1 to ADDR1MUX (1)",
                "SR1 to ADDR1MUX (2)",
                "1 (ADDR1MUX selector)",
                "ADDR1MUX selector",
                "ADDR1MUX (shape)",
                "ADDR1MUX to ADDR (1)",
                "ADDR1MUX to ADDR (2)",
                "ADDR1MUX to ADDR (3)",
                "00 ADDR2MUX input",
                "00 (ADDR2MUX selector)",
                "ADDR2 selector",
                "ADDR2MUX (shape)",
                "ADDR2MUX to ADDR (1)",
                "ADDR2MUX to ADDR (2)",
                "ADDR2MUX to ADDR (3)",
                "ADDR (shape)",
                "ADDR to MUXES (joint)",
                "ADDR to PCMUX (2)",
                "ADDR to PCMUX (3)",
                "PCMUX selector",
                "PCMUX (shape)",
                "PCMUX to PC",
                "1 (LD.PC)",
                "PC selector",
                "PC (shape)"
            ]
        ]

    },
    "TRAP": {
        "label": "TRAP (simplified)",
        "sequence": [
            [
                "1 (GatePC)",
                "GatePC (shape)",
                "PC to BUS",      
                "Top Arrow",
                "Bus to Register",
                "01 (DRMUX selector)",
                "DRMUX selector",
                "Reg 7 (DRMUX text)",
                "Reg 7 (DRMUX selector)",
                "DRMUX (shape)",
                "DRMUX (output)",
                "DR selector",
                "1 (LD.REG)",
                "LD.REG selector",
                "Register File (shape)"
            ], [
                "IR to ZEXT/SEXT (1)",
                "IR to ZEXT/SEXT (2)",
                "ZEXT shape",
                "ZEXT to MARMUX (1)",
                "ZEXT to MARMUX (2)",
                "ZEXT to MARMUX (3)",
                "1 (MARMUX selector)",
                "MARMUX selector",
                "MARMUX (shape)",
                "1 (GateMARMUX)",
                "GateMARMUX selector",
                "GateMARMUX (shape)",
                "MARMUX to BUS",
                "Top Arrow",
                "Mid Arrow",
                "Low Arrow",
                "BUS to MAR",
                "1 (MAR selector)",
                "MAR selector",
                "MAR (shape)"
            ], [
                "MAR to MEMORY",
                "0 (RW)",
                "RW selector",
                "1 (MEM.EN)",
                "MEM.EN selector",
                "Memory (shape)",
                "MEMORY to MDR",
                "MDR selector",
                "MDR (shape)"
            ], [
                "GateMDR selector",
                "GateMDR (shape)",
                "MDR to BUS",
                "Low Arrow",
                "Mid Arrow",
                "Top Arrow",
                "Bus to PCMUX (1)",
                "Bus to PCMUX (2)",
                "Bus to PCMUX (3)",
                "10 (PCMUX selector)",
                "PCMUX selector",
                "PCMUX (shape)",
                "PCMUX to PC",
                "1 (LD.PC)",
                "PC selector",
                "PC (shape)"
            ]
        ]
    }
}