
*** Running vivado
    with args -log top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ip/filter_input_fifo_1/filter_input_fifo_1.dcp' for cell 'accel_wrapper/VhdlComponent/VhdlComponent/input_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ip/filter_input_fifo_1/filter_input_fifo_1.dcp' for cell 'accel_wrapper/VhdlComponent/VhdlComponent_1/input_fifo'
INFO: [Netlist 29-17] Analyzing 638 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ip/filter_input_fifo_1/filter_input_fifo_1/filter_input_fifo_1.xdc] for cell 'accel_wrapper/VhdlComponent/VhdlComponent/input_fifo/U0'
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ip/filter_input_fifo_1/filter_input_fifo_1/filter_input_fifo_1.xdc] for cell 'accel_wrapper/VhdlComponent/VhdlComponent/input_fifo/U0'
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ip/filter_input_fifo_1/filter_input_fifo_1/filter_input_fifo_1.xdc] for cell 'accel_wrapper/VhdlComponent/VhdlComponent_1/input_fifo/U0'
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ip/filter_input_fifo_1/filter_input_fifo_1/filter_input_fifo_1.xdc] for cell 'accel_wrapper/VhdlComponent/VhdlComponent_1/input_fifo/U0'
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/template_design_processing_system7_0_0.xdc] for cell 'template_design_wrapper_i/template_design_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.294090 which will be rounded to 0.294 to ensure it is an integer multiple of 1 picosecond [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/template_design_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/template_design_processing_system7_0_0.xdc] for cell 'template_design_wrapper_i/template_design_i/processing_system7_0/inst'
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/template_design_rst_processing_system7_0_102M_0_board.xdc] for cell 'template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M'
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/template_design_rst_processing_system7_0_102M_0_board.xdc] for cell 'template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M'
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/template_design_rst_processing_system7_0_102M_0.xdc] for cell 'template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M'
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/template_design_rst_processing_system7_0_102M_0.xdc] for cell 'template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M'
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_0_0/template_design_axis_data_fifo_0_0/template_design_axis_data_fifo_0_0.xdc] for cell 'template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_0_0/template_design_axis_data_fifo_0_0/template_design_axis_data_fifo_0_0.xdc] for cell 'template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst'
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_ila_0_0/ila_v5_1/constraints/ila.xdc] for cell 'template_design_wrapper_i/template_design_i/ila_0'
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_ila_0_0/ila_v5_1/constraints/ila.xdc] for cell 'template_design_wrapper_i/template_design_i/ila_0'
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_1_0/template_design_axis_data_fifo_1_0/template_design_axis_data_fifo_1_0.xdc] for cell 'template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst'
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_1_0/template_design_axis_data_fifo_1_0/template_design_axis_data_fifo_1_0.xdc] for cell 'template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst'
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[0]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[1]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[2]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[3]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[4]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[5]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[6]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[7]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[8]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[9]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[10]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[11]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[12]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[13]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[14]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[15]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[16]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[17]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[18]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[19]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[20]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[21]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[22]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[23]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[24]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[25]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[26]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[27]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[28]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[29]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[30]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TDATA[31]'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TLAST'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:4]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TREADY'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:5]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TVALID'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:6]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TLAST'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:7]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TREADY'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:8]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TVALID'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:9]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TLAST'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TREADY'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:11]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:11]
WARNING: [Vivado 12-507] No nets matched 'template_design_wrapper_i/template_design_i/s_axis_1_TVALID'. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:12]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc:12]
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ip/filter_input_fifo_1/filter_input_fifo_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ip/filter_input_fifo_1/filter_input_fifo_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 279 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 276 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.098 ; gain = 305.219 ; free physical = 1490 ; free virtual = 11996
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1233.113 ; gain = 5.012 ; free physical = 1490 ; free virtual = 11996
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1242179ff

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1661.621 ; gain = 2.000 ; free physical = 1143 ; free virtual = 11648
Logic Optimization | Checksum: 1242179ff
Ending Logic Optimization Task | Checksum: 1242179ff

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1661.621 ; gain = 2.000 ; free physical = 1143 ; free virtual = 11647
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 43 Warnings, 10 Critical Warnings and 1 Errors encountered.
opt_design failed
ERROR: [Chipscope 16-119] Implementing debug core dbg_hub failed.
ERROR: [Chipscope 16-111] License check failed for Vivado Analyzer feature - aborting debug core implementation...


INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 13:51:42 2016...
