{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446219489979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446219489979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 10:38:09 2015 " "Processing started: Fri Oct 30 10:38:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446219489979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446219489979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fourtosevendouble -c fourtosevendouble " "Command: quartus_map --read_settings_files=on --write_settings_files=off fourtosevendouble -c fourtosevendouble" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446219489979 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446219490322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosevendouble.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosevendouble.v" { { "Info" "ISGN_ENTITY_NAME" "1 binarytodoubleseven " "Found entity 1: binarytodoubleseven" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446219490369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446219490369 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "fourtosevendouble.v(5) " "Verilog HDL error at fourtosevendouble.v(5): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 5 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Quartus II" 0 -1 1446219490400 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "fourtosevendouble.v(6) " "Verilog HDL error at fourtosevendouble.v(6): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 6 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Quartus II" 0 -1 1446219490400 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "S fourtosevendouble.v(11) " "Verilog HDL error at fourtosevendouble.v(11): values cannot be assigned directly to all or part of array \"S\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 11 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490400 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "R fourtosevendouble.v(11) " "Verilog HDL error at fourtosevendouble.v(11): values cannot be assigned directly to all or part of array \"R\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 11 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490400 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "S fourtosevendouble.v(12) " "Verilog HDL error at fourtosevendouble.v(12): values cannot be assigned directly to all or part of array \"S\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 12 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490400 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "R fourtosevendouble.v(12) " "Verilog HDL error at fourtosevendouble.v(12): values cannot be assigned directly to all or part of array \"R\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 12 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490400 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "S fourtosevendouble.v(13) " "Verilog HDL error at fourtosevendouble.v(13): values cannot be assigned directly to all or part of array \"S\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 13 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490416 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "R fourtosevendouble.v(13) " "Verilog HDL error at fourtosevendouble.v(13): values cannot be assigned directly to all or part of array \"R\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 13 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490416 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "S fourtosevendouble.v(14) " "Verilog HDL error at fourtosevendouble.v(14): values cannot be assigned directly to all or part of array \"S\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 14 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490416 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "R fourtosevendouble.v(14) " "Verilog HDL error at fourtosevendouble.v(14): values cannot be assigned directly to all or part of array \"R\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 14 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490416 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "S fourtosevendouble.v(15) " "Verilog HDL error at fourtosevendouble.v(15): values cannot be assigned directly to all or part of array \"S\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 15 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490416 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "R fourtosevendouble.v(15) " "Verilog HDL error at fourtosevendouble.v(15): values cannot be assigned directly to all or part of array \"R\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 15 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490416 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "S fourtosevendouble.v(16) " "Verilog HDL error at fourtosevendouble.v(16): values cannot be assigned directly to all or part of array \"S\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 16 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490416 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "R fourtosevendouble.v(16) " "Verilog HDL error at fourtosevendouble.v(16): values cannot be assigned directly to all or part of array \"R\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 16 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490416 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "S fourtosevendouble.v(17) " "Verilog HDL error at fourtosevendouble.v(17): values cannot be assigned directly to all or part of array \"S\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 17 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490416 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "R fourtosevendouble.v(17) " "Verilog HDL error at fourtosevendouble.v(17): values cannot be assigned directly to all or part of array \"R\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 17 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490416 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "S fourtosevendouble.v(18) " "Verilog HDL error at fourtosevendouble.v(18): values cannot be assigned directly to all or part of array \"S\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 18 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490416 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "R fourtosevendouble.v(18) " "Verilog HDL error at fourtosevendouble.v(18): values cannot be assigned directly to all or part of array \"R\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 18 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490416 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "S fourtosevendouble.v(19) " "Verilog HDL error at fourtosevendouble.v(19): values cannot be assigned directly to all or part of array \"S\" - assignments must be made to individual elements only" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 19 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1446219490416 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446219490650 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 30 10:38:10 2015 " "Processing ended: Fri Oct 30 10:38:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446219490650 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446219490650 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446219490650 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446219490650 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus II Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446219491320 ""}
