
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011784                       # Number of seconds simulated
sim_ticks                                 11784391000                       # Number of ticks simulated
final_tick                                11784391000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 521930                       # Simulator instruction rate (inst/s)
host_op_rate                                   744984                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              286880926                       # Simulator tick rate (ticks/s)
host_mem_usage                               10372624                       # Number of bytes of host memory used
host_seconds                                    41.08                       # Real time elapsed on the host
sim_insts                                    21439637                       # Number of instructions simulated
sim_ops                                      30602194                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           39680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          147840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              187520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        39680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          39680                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              620                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2310                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2930                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3367166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           12545409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               15912575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3367166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3367166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3367166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          12545409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              15912575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       620.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2310.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001105250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5976                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2930                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2930                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  187520                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   187520                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                323                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                280                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                140                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                132                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                179                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                128                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               173                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               184                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               240                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               225                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    11784285000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2930                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2613                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      240                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       63                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          424                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     435.622642                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    265.457404                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    392.259683                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            85     20.05%     20.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          143     33.73%     53.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           23      5.42%     59.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           22      5.19%     64.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           15      3.54%     67.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            9      2.12%     70.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            8      1.89%     71.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           12      2.83%     74.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          107     25.24%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           424                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        39680                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       147840                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 3367165.940098219551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 12545408.583269173279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          620                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2310                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     23733500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     79649500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38279.84                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34480.30                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      48445500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                103383000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    14650000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16534.30                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35284.30                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         15.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      15.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.12                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.12                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2495                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  85.15                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     4021940.27                       # Average gap between requests
system.mem_ctrl.pageHitRate                     85.15                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1585080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    827310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10602900                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              26898870                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2436960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        222394620                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         36443520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2678268900                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3029858640                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             257.107783                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           11718994250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3444500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       21320000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   11136441250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     94894000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       40583500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    487707750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1520820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    781770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10317300                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              24506010                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1921440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        198075570                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         23376960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2698055400                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3001580070                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             254.708119                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           11725490250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2441500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       18200000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   11230393250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     60870750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       38083500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    434402000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  695819                       # Number of BP lookups
system.cpu.branchPred.condPredicted            695819                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18593                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               642641                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   47119                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                171                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          642641                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             565420                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            77221                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          879                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8747727                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2001777                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            90                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            63                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1785683                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           138                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11784391000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         23568783                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              42877                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       22334176                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      695819                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             612539                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      23470666                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   37680                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           729                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   1785597                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   368                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           23533194                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.356758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.902605                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6885985     29.26%     29.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1365566      5.80%     35.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 15281643     64.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             23533194                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.029523                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.947617                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1818299                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5945734                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  13161069                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2589252                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18840                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               31328467                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 73061                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  18840                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3141360                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2921070                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1584                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  14391844                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3058496                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               31286547                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 35426                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    23                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1395907                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 819117                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 272044                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             4730                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            42646475                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              71472085                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         47995217                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           5845516                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              41708822                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   937653                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 25                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3365800                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              8777455                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2065249                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3272815                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           721155                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   31276277                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 109                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  30948218                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5613                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          674191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1389533                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             98                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      23533194                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.315088                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.751993                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4114621     17.48%     17.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7888928     33.52%     51.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11529645     48.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        23533194                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                672042     23.77%     23.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     23.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     23.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     23.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    251      0.01%     23.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     86      0.00%     23.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     23.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     20      0.00%     23.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   126      0.00%     23.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.00%     23.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             26909      0.95%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 1      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               11      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     24.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2101317     74.32%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 26475      0.94%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               329      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13631982     44.05%     44.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                30011      0.10%     44.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    31      0.00%     44.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4842299     15.65%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                60261      0.19%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  117      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               15302      0.05%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          800690      2.59%     62.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           15184      0.05%     62.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              19      0.00%     62.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         800735      2.59%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6331144     20.46%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1141138      3.69%     89.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2417370      7.81%     97.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         861045      2.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30948218                       # Type of FU issued
system.cpu.iq.rate                           1.313102                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2827362                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.091358                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           67933384                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          22106687                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     21007961                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            20329221                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            9844089                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      9811960                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               23261419                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                10513832                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1758334                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       201710                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        65604                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       100080                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18840                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  390752                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 46260                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            31276386                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3094                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               8777455                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2065249                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 49                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 41702                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            199                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          17413                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1425                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                18838                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              30923365                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8747719                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24853                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     10749495                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   657698                       # Number of branches executed
system.cpu.iew.exec_stores                    2001776                       # Number of stores executed
system.cpu.iew.exec_rate                     1.312048                       # Inst execution rate
system.cpu.iew.wb_sent                       30822182                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      30819921                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  22526398                       # num instructions producing a value
system.cpu.iew.wb_consumers                  33117479                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.307659                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.680197                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          637566                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18649                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     23481385                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.303253                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.886053                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6736794     28.69%     28.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2886988     12.29%     40.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13857603     59.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23481385                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             21439637                       # Number of instructions committed
system.cpu.commit.committedOps               30602194                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       10575390                       # Number of memory references committed
system.cpu.commit.loads                       8575745                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     656587                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    9804645                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  24090516                       # Number of committed integer instructions.
system.cpu.commit.function_calls                45197                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          108      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13470648     44.02%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           30009      0.10%     44.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     44.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4833335     15.79%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           60196      0.20%     60.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             116      0.00%     60.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          15268      0.05%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       800661      2.62%     62.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        15155      0.05%     62.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           15      0.00%     62.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       800705      2.62%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6158741     20.13%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1138665      3.72%     89.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      2417004      7.90%     97.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       860980      2.81%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          30602194                       # Class of committed instruction
system.cpu.commit.bw_lim_events              13857603                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     40863542                       # The number of ROB reads
system.cpu.rob.rob_writes                    62531334                       # The number of ROB writes
system.cpu.timesIdled                             373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    21439637                       # Number of Instructions Simulated
system.cpu.committedOps                      30602194                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.099309                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.099309                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.909662                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.909662                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 47178612                       # number of integer regfile reads
system.cpu.int_regfile_writes                19240456                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   5834820                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  8951731                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5214946                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13775559                       # number of cc regfile writes
system.cpu.misc_regfile_reads                12127021                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.511327                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8854033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31894                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            277.608108                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.511327                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998091                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998091                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71142998                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71142998                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6824516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6824516                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1997623                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1997623                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      8822139                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8822139                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8822139                       # number of overall hits
system.cpu.dcache.overall_hits::total         8822139                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        64727                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         64727                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2022                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2022                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        66749                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66749                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66749                       # number of overall misses
system.cpu.dcache.overall_misses::total         66749                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    746785500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    746785500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    165694500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    165694500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    912480000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    912480000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    912480000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    912480000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6889243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6889243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1999645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1999645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      8888888                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8888888                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8888888                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8888888                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009395                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009395                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001011                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007509                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007509                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007509                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007509                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11537.465045                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11537.465045                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81945.845697                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81945.845697                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13670.317158                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13670.317158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13670.317158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13670.317158                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31490                       # number of writebacks
system.cpu.dcache.writebacks::total             31490                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34853                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34853                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        34855                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        34855                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        34855                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        34855                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29874                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29874                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2020                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        31894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31894                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31894                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    371743500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    371743500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    163594000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    163594000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    535337500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    535337500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    535337500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    535337500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003588                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003588                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003588                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003588                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12443.713597                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12443.713597                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80987.128713                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80987.128713                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16784.896846                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16784.896846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16784.896846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16784.896846                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31638                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.834914                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1785455                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               652                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2738.427914                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.834914                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991543                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991543                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14285428                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14285428                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1784803                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1784803                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1784803                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1784803                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1784803                       # number of overall hits
system.cpu.icache.overall_hits::total         1784803                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           794                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            794                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          794                       # number of overall misses
system.cpu.icache.overall_misses::total           794                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     64419500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64419500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     64419500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64419500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     64419500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64419500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1785597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1785597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1785597                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1785597                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1785597                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1785597                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000445                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000445                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000445                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000445                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000445                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000445                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81132.871537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81132.871537                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81132.871537                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81132.871537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81132.871537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81132.871537                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          653                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          653                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          653                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          653                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          653                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54949000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54949000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54949000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54949000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54949000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54949000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000366                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000366                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000366                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000366                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000366                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000366                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84148.545176                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84148.545176                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84148.545176                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84148.545176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84148.545176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84148.545176                       # average overall mshr miss latency
system.cpu.icache.replacements                    396                       # number of replacements
system.l2bus.snoop_filter.tot_requests          64581                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        32035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               30526                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         31490                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               549                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2020                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2020                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          30527                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1701                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        95426                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   97127                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        41728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      4056576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  4098304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 5                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              32552                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000215                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.014663                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    32545     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                32552                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             95270500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1630000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            79735000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2445.161156                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  64036                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2930                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                21.855290                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   402.613288                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2042.547868                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.098294                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.498669                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.596963                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2925                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2471                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.714111                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               515226                       # Number of tag accesses
system.l2cache.tags.data_accesses              515226                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        31490                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        31490                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           19                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               19                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           32                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        29565                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        29597                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              32                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           29584                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               29616                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             32                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          29584                       # number of overall hits
system.l2cache.overall_hits::total              29616                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data         2001                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2001                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          621                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          309                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          930                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           621                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2310                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2931                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          621                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2310                       # number of overall misses
system.l2cache.overall_misses::total             2931                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    160354500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    160354500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     53631500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     30693500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     84325000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     53631500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    191048000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    244679500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     53631500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    191048000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    244679500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        31490                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        31490                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         2020                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2020                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          653                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        29874                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        30527                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          653                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        31894                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           32547                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          653                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        31894                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          32547                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.990594                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.990594                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.950995                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.010343                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.030465                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.950995                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.072427                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.090054                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.950995                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.072427                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.090054                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 80137.181409                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 80137.181409                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 86363.123994                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 99331.715210                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 90672.043011                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 86363.123994                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 82704.761905                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83479.870351                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 86363.123994                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 82704.761905                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83479.870351                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2001                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2001                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          621                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          309                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          930                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          621                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2310                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2931                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          621                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2310                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2931                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    156352500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    156352500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     52391500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     30075500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     82467000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     52391500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    186428000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    238819500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     52391500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    186428000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    238819500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.990594                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.990594                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.950995                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.010343                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.030465                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.950995                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.072427                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.090054                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.950995                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.072427                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.090054                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 78137.181409                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 78137.181409                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84366.344605                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 97331.715210                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88674.193548                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 84366.344605                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 80704.761905                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 81480.552712                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 84366.344605                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 80704.761905                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 81480.552712                       # average overall mshr miss latency
system.l2cache.replacements                         5                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2933                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 929                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 3                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               2001                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              2001                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            929                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         5863                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       187520                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2930                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2930    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2930                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1466500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             7325000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2447.043191                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2930                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2930                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   404.494734                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  2042.548456                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.012344                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.062334                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.074678                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2930                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2476                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.089417                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                49810                       # Number of tag accesses
system.l3cache.tags.data_accesses               49810                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data         2001                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           2001                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          620                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          309                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          929                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           620                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2310                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2930                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          620                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2310                       # number of overall misses
system.l3cache.overall_misses::total             2930                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    138343500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    138343500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     46811500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     27294500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     74106000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     46811500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    165638000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    212449500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     46811500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    165638000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    212449500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data         2001                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         2001                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          620                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          309                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          929                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          620                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         2310                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2930                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          620                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         2310                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2930                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 69137.181409                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 69137.181409                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 75502.419355                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 88331.715210                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 79769.644779                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 75502.419355                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 71704.761905                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 72508.361775                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 75502.419355                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 71704.761905                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 72508.361775                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data         2001                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         2001                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          620                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          309                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          929                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          620                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2310                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2930                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          620                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2310                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2930                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    134341500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    134341500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     45571500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     26676500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     72248000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     45571500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    161018000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    206589500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     45571500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    161018000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    206589500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67137.181409                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 67137.181409                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73502.419355                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86331.715210                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 77769.644779                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73502.419355                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 69704.761905                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 70508.361775                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73502.419355                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 69704.761905                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 70508.361775                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2930                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11784391000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                929                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2001                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2001                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           929                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         5860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         5860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       187520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       187520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  187520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2930                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2930    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2930                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1465000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7981500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------