#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Tue Apr  9 05:57:02 2024
# Process ID: 25096
# Current directory: C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27120 C:\Users\aryan\Downloads\udemy\floating_point_\ichip_ps2\ichip_ps2.xpr
# Log file: C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2/vivado.log
# Journal file: C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2\vivado.jou
# Running On: Aryan-PC, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 7952 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2/ichip_ps2.xpr
update_compile_order -fileset sources_1
create_peripheral xilinx.com user acc 1.0 -dir C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:acc:1.0]
set_property VALUE 15 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:acc:1.0]]]
add_peripheral_interface M00_AXI -interface_mode master -axi_type lite [ipx::find_open_core xilinx.com:user:acc:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:acc:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:acc:1.0]
set_property  ip_repo_paths  {C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2/../ip_repo/acc_1_0 C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/acc_1_0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_acc_v1_0 -directory C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2/../ip_repo c:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/acc_1_0/component.xml
update_compile_order -fileset sources_1
close_project
create_peripheral xilinx.com user acc_ip 1.0 -dir C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:acc_ip:1.0]
set_property VALUE 15 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:acc_ip:1.0]]]
add_peripheral_interface M00_AXI -interface_mode master -axi_type lite [ipx::find_open_core xilinx.com:user:acc_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:acc_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:acc_ip:1.0]
set_property  ip_repo_paths  {C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2/../ip_repo/acc_ip_1_0 C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/acc_1_0 C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/acc_1_0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_acc_ip_v1_0 -directory C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2/../ip_repo c:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/acc_ip_1_0/component.xml
update_compile_order -fileset sources_1
close [ open C:/Users/aryan/Downloads/udemy/ip_repo/systolic.v w ]
add_files C:/Users/aryan/Downloads/udemy/ip_repo/systolic.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/aryan/Downloads/udemy/ip_repo/systolic.v] -no_script -reset -force -quiet
remove_files  C:/Users/aryan/Downloads/udemy/ip_repo/systolic.v
close [ open C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/systolic.v w ]
add_files C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/systolic.v
close [ open C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/controller.v w ]
add_files C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/controller.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/controller.v] -no_script -reset -force -quiet
remove_files  C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/controller.v
add_files -norecurse -copy_to c:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/acc_ip_1_0/src {C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/weight_memory.v C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/processing_element.v C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/adder.v C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/systolic.v C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/controller.v C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/input_memory.v C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/multiplier.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/systolic.v] -no_script -reset -force -quiet
remove_files  C:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/systolic.v
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/aryan/Downloads/udemy/floating_point_/ip_repo/acc_ip_1_0
open_bd_design {C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2/ichip_ps2.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:acc_ip:1.0 acc_ip_0
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets microblaze_0_intc_axi] [get_bd_intf_nets microblaze_0_interrupt] [get_bd_nets microblaze_0_intr] [get_bd_cells microblaze_0_axi_intc]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
delete_bd_objs [get_bd_cells microblaze_0_xlconcat]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
regenerate_bd_layout
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI] [get_bd_intf_pins acc_ip_0/S00_AXI]
regenerate_bd_layout
startgroup
set_property CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} [get_bd_cells clk_wiz_1]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_nets clk_wiz_1_locked] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_intf_nets microblaze_0_debug] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_cells mdm_1]
delete_bd_objs [get_bd_ports sys_clock]
delete_bd_objs [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets microblaze_0_axi_dp] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_cells rst_clk_wiz_1_100M]
delete_bd_objs [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_ports reset_rtl]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_nets microblaze_0_Clk] [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_cells acc_ip_0]
delete_bd_objs [get_bd_cells axi_interconnect_0]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_intc_axi]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {4 1335 -103} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins microblaze_0_axi_intc/s_axi]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {4 1655 -137} [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:acc_ip:1.0 acc_ip_0
endgroup
regenerate_bd_layout
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins acc_ip_0/S00_AXI] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {2} \
  CONFIG.NUM_SI {2} \
] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI] [get_bd_intf_pins axi_interconnect_0/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins acc_ip_0/M00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins acc_ip_0/m00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins acc_ip_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/M01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/S01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
assign_bd_address
validate_bd_design
regenerate_bd_layout
set_property offset 0x44A10000 [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property offset 0x0 [get_bd_addr_segs {microblaze_0/Data/SEG_acc_ip_0_S00_AXI_reg}]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
save_bd_design
