

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s'
================================================================
* Date:           Mon Oct 21 14:06:18 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.183 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      845|      845|  4.225 us|  4.225 us|  845|  845|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      843|      843|         4|          1|          1|   841|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln41 = br void %_ZgtILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'br' 'br_ln41' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i10 0, void, i10 %i_3, void %_ZgtILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.73ns)   --->   "%i_3 = add i10 %i, i10 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'add' 'i_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.77ns)   --->   "%icmp_ln41 = icmp_eq  i10 %i, i10 841" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 841, i64 841, i64 841"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %_ZgtILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 14 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 15 [1/1] (2.18ns)   --->   "%data_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'read' 'data_read' <Predicate = (!icmp_ln41)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 841> <FIFO>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %data_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'trunc' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i32 %data_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 17 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %data_read, i32 16, i32 31" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'partselect' 'tmp_41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln155_s = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_read, i32 16, i32 30" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 19 'partselect' 'trunc_ln155_s' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.18>
ST_4 : Operation 20 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %tmp, i16 0"   --->   Operation 20 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (0.75ns)   --->   "%out_data_22 = select i1 %icmp_ln1494, i15 %trunc_ln155, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 21 'select' 'out_data_22' <Predicate = (!icmp_ln41)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (2.42ns)   --->   "%icmp_ln1494_10 = icmp_sgt  i16 %tmp_41, i16 0"   --->   Operation 22 'icmp' 'icmp_ln1494_10' <Predicate = (!icmp_ln41)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.75ns)   --->   "%out_data_24 = select i1 %icmp_ln1494_10, i15 %trunc_ln155_s, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 23 'select' 'out_data_24' <Predicate = (!icmp_ln41)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %out_data_22" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 26 'zext' 'zext_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i15.i16, i15 %out_data_24, i16 %zext_ln45" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i31 %tmp_s" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 28 'zext' 'zext_ln174' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (2.18ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %res, i32 %zext_ln174" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 29 'write' 'write_ln174' <Predicate = (!icmp_ln41)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 841> <FIFO>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 31 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [7]  (1.59 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [7]  (0 ns)
	'icmp' operation ('icmp_ln41', firmware/nnet_utils/nnet_activation_stream.h:41) [9]  (1.77 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	fifo read on port 'data' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [15]  (2.19 ns)

 <State 4>: 3.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494') [20]  (2.43 ns)
	'select' operation ('out_data', firmware/nnet_utils/nnet_activation_stream.h:51) [21]  (0.754 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	fifo write on port 'res' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [27]  (2.19 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
