0:	buf
17:	i
21:	ptr
25:	output_addr
29:	buf_size
33:	const_1
37:	const_FF
41:	_start
59:	while
104:	end
---
mem[0..16]: 	1f 48 65 6c 6c 6f 0a 00 57 6f 72 6c 64 21 00 00 00	@"buf"
mem[17..20]: 	00 00 00 00	@"i"
mem[21..24]: 	00 00 00 00	@"ptr"
mem[25..28]: 	84 00 00 00	@"output_addr"
mem[29..32]: 	0e 00 00 00	@"buf_size"
mem[33..36]: 	01 00 00 00	@"const_1"
mem[37..40]: 	ff 00 00 00	@"const_FF"
mem[41..45]: 	LoadImm 0 	@_start
mem[46..50]: 	StoreAddr 21
mem[51..55]: 	LoadAddr 29
mem[56..58]: 	Store (-39)
mem[59..63]: 	Beqz 104 	@while
mem[64..68]: 	LoadInd 21
mem[69..71]: 	And 37
mem[72..76]: 	StoreInd 25
mem[77..81]: 	LoadAddr 21
mem[82..84]: 	Add 33
mem[85..89]: 	StoreAddr 21
mem[90..92]: 	Load (-73)
mem[93..95]: 	Sub 33
mem[96..98]: 	Store (-79)
mem[99..103]: 	Jmp 59
mem[104..104]: 	Halt 	@end
---
