ncvlog -work worklib -cdslib /home/adld41/rajeshwari/RAM_Modelling/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/adld41/rajeshwari/RAM_Modelling/RAM_3.v /home/adld41/rajeshwari/RAM_Modelling/RAM_test.v 
ncelab -work worklib -cdslib /home/adld41/rajeshwari/RAM_Modelling/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.RAM_test 
ncelab -work worklib -cdslib /home/adld41/rajeshwari/RAM_Modelling/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.RAM_test 
ncsim -gui -cdslib /home/adld41/rajeshwari/RAM_Modelling/cds.lib -logfile ncsim.log -errormax 15 -status worklib.RAM_test:v 
ncelab -work worklib -cdslib /home/adld41/rajeshwari/RAM_Modelling/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.RAM_test 
ncsim -gui -cdslib /home/adld41/rajeshwari/RAM_Modelling/cds.lib -logfile ncsim.log -errormax 15 -status worklib.RAM_test:v 
