==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.925 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.485 seconds; peak allocated memory: 1.462 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.041 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.904 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.519 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.444 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.042 seconds; peak allocated memory: 1.458 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'X_I' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32:87)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.088 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<32, false>::operator=(ap_bit_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:886:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator=(unsigned long long)' into 'ap_bit_ref<32, false>::operator=(ap_bit_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:886:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator=(ap_bit_ref<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.133 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:855: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40) in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40) in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Index' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:37) in function 'bit_reverse' completely with a factor of 10.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_reverse' pipeline 'Reverse' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'bit_reverse/X_I_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'bit_reverse/X_I_address0' to 0.
WARNING: [RTGEN 206-101] Port 'bit_reverse/X_I_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'bit_reverse/X_I_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'bit_reverse/X_I_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'bit_reverse/X_I_we0' to 0.
WARNING: [RTGEN 206-101] Port 'bit_reverse/X_I_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'bit_reverse/X_I_d0' to 0.
WARNING: [RTGEN 206-101] Port 'bit_reverse/X_I_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'bit_reverse/X_I_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'bit_reverse/X_I_address1' to 0.
WARNING: [RTGEN 206-101] Port 'bit_reverse/X_I_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'bit_reverse/X_I_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'bit_reverse/X_I_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'bit_reverse/X_I_we1' to 0.
WARNING: [RTGEN 206-101] Port 'bit_reverse/X_I_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'bit_reverse/X_I_d1' to 0.
WARNING: [RTGEN 206-101] Port 'bit_reverse/X_I_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.93 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.867 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.479 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.401 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.416 seconds; peak allocated memory: 1.382 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.944 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.571 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.508 seconds; peak allocated memory: 1.449 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.734 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.802 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.217 seconds; peak allocated memory: 1.444 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.154 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.751 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.654 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.712 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.62 seconds; peak allocated memory: 1.454 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.456 seconds; peak allocated memory: 1.428 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.159 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.041 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.74 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.681 seconds; peak allocated memory: 1.438 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.004 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>& operator|=<32, false>(ap_int_base<32, false>&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:1403)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator|=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>& operator|=<32, false>(ap_int_base<32, false>&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:1400)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:4)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& operator|=<32, false>(ap_int_base<32, false>&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.846 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.451 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Index' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:37) in function 'bit_reverse' completely with a factor of 10.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln57', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55) on array 'X_I'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln57', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55) on array 'X_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_reverse' pipeline 'Reverse' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 1.451 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.798 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.511 seconds; peak allocated memory: 1.451 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.724 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.62 seconds; peak allocated memory: 1.448 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.986 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>& operator|=<32, false>(ap_int_base<32, false>&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:1403)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator|=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>& operator|=<32, false>(ap_int_base<32, false>&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:1400)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:4)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& operator|=<32, false>(ap_int_base<32, false>&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.789 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.452 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Index' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:37) in function 'bit_reverse' completely with a factor of 10.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln57', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55) on array 'X_I'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln57', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55) on array 'X_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_reverse' pipeline 'Reverse' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.452 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.641 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.438 seconds; peak allocated memory: 1.452 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.766 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.801 seconds; peak allocated memory: 1.422 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.747 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.632 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'result' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:47:4)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.512 seconds; peak allocated memory: 1.455 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.581 seconds; peak allocated memory: 1.446 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.693 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.571 seconds; peak allocated memory: 1.456 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.825 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.589 seconds; peak allocated memory: 1.456 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.806 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.574 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.037 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:228)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:326)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:47:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:47:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator|=<33, true>(ap_int_base<33, true> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.822 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Index' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:37) in function 'bit_reverse' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'bit_reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32:11)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln53', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51) on array 'X_I'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln53', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51) on array 'X_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.423 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.059 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.095 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:228)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:326)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:47:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:47:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator|=<33, true>(ap_int_base<33, true> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.958 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Index' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:37) in function 'bit_reverse' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'bit_reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32:11)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln53', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51) on array 'X_I'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln53', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51) on array 'X_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.731 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.383 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 21.288 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.177 seconds; peak allocated memory: 1.449 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.078 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.889 seconds; peak allocated memory: 1.401 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.703 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:228)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:326)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:22)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:47:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:47:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator|=<33, true>(ap_int_base<33, true> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:42:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.189 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Index' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:37) in function 'bit_reverse' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'bit_reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32:11)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln55', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55) of variable 'X_I_i', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49 on array 'X_I' and 'load' operation ('X_I_j', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51) on array 'X_I'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln55', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55) of variable 'X_I_i', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49 on array 'X_I' and 'load' operation ('X_I_j', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51) on array 'X_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 9.328 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.772 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.643 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.324 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.631 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:228)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:326)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:22)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:48:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:48:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator|=<33, true>(ap_int_base<33, true> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:44:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:42:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.176 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Index' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:37) in function 'bit_reverse' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'bit_reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32:11)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.464 GB.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'X_I'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln56', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56) of variable 'X_I_i', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50 on array 'X_I' and 'load' operation ('X_I_j', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52) on array 'X_I'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln56', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56) of variable 'X_I_i', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50 on array 'X_I' and 'load' operation ('X_I_j', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52) on array 'X_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.323 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.69 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.621 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:228)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:326)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:22)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:48:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:48:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator|=<33, true>(ap_int_base<33, true> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:44:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:42:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.089 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Index' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:37) in function 'bit_reverse' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'bit_reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32:11)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.464 GB.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln56', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56) of variable 'X_I_i', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50 on array 'X_I' and 'store' operation ('X_I_addr_write_ln54', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54) of variable 'X_I_j', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52 on array 'X_I'.
WARNING: [HLS 200-885] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to schedule 'store' operation ('X_R_addr_write_ln53', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53) of variable 'X_R_j', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51 on array 'X_R' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'X_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 9.168 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.539 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.744 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:228)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:326)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:22)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:48:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:48:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator|=<33, true>(ap_int_base<33, true> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:44:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:42:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.285 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.447 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Index' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:37) in function 'bit_reverse' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'bit_reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32:11)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.447 GB.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln56', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56) of variable 'X_I_i', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50 on array 'X_I' and 'store' operation ('X_I_addr_write_ln54', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54) of variable 'X_I_j', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52 on array 'X_I'.
WARNING: [HLS 200-885] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to schedule 'store' operation ('X_R_addr_write_ln53', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53) of variable 'X_R_j', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51 on array 'X_R' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'X_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.447 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 9.522 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.161 seconds; peak allocated memory: 1.447 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.65 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:228)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:326)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:22)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator|=<33, true>(ap_int_base<33, true> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:44:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:44:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:44:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:42:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.329 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.463 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Index' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:37) in function 'bit_reverse' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'bit_reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32:11)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.463 GB.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln56', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56) of variable 'X_I_i', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50 on array 'X_I' and 'store' operation ('X_I_addr_write_ln54', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54) of variable 'X_I_j', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52 on array 'X_I'.
WARNING: [HLS 200-885] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to schedule 'store' operation ('X_R_addr_write_ln53', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53) of variable 'X_R_j', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51 on array 'X_R' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'X_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.463 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 9.455 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.866 seconds; peak allocated memory: 1.463 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:47:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.662 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:228)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:326)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:22)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator|=<33, true>(ap_int_base<33, true> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:44:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:44:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:44:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:42:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.155 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Index' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:37) in function 'bit_reverse' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'bit_reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32:11)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.464 GB.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln57', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57) of variable 'X_I_i', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51 on array 'X_I' and 'store' operation ('X_I_addr_write_ln55', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55) of variable 'X_I_j', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53 on array 'X_I'.
WARNING: [HLS 200-885] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to schedule 'store' operation ('X_R_addr_write_ln54', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54) of variable 'X_R_j', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52 on array 'X_R' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'X_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 9.304 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.676 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.121 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.984 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.72 seconds; peak allocated memory: 1.376 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.515 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.083 seconds; peak allocated memory: 1.466 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.901 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::logic operator&<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:228)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:326)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator|=<33, true>(ap_int_base<33, true> const&)' into 'bit_reverse(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<33, true>::arg1 operator<<<33, true>(ap_int_base<33, true> const&, int)' into 'bit_reverse(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::logic operator&<32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'bit_reverse(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:43:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:41:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.136 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40) in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40) in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Index' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:37) in function 'bit_reverse' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'bit_reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32:11)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/Y_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/Y_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_reverse' pipeline 'Reverse' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.436 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.791 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.543 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.836 seconds; peak allocated memory: 1.372 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.033 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.873 seconds; peak allocated memory: 1.447 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.349 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.871 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.681 seconds; peak allocated memory: 1.450 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.065 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:261:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_uint<32>::ap_uint(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:334:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:4)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:48:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:48:16)
INFO: [HLS 214-178] Inlining function 'reverse(unsigned int, unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.492 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.441 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_1' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32) in function 'bit_reverse' completely with a factor of 10.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln58', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56) on array 'X_I'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln58', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56) on array 'X_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.441 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.148 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.027 seconds; peak allocated memory: 1.441 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.867 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:261:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_uint<32>::ap_uint(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:334:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:4)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:48:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:48:15)
INFO: [HLS 214-178] Inlining function 'reverse(unsigned int, unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.379 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45) in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45) in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_1' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32) in function 'bit_reverse' completely with a factor of 10.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.461 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'X_R'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln58', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56) on array 'X_I'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln58', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56) on array 'X_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.819 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.462 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.952 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:261:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_uint<32>::ap_uint(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:334:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:4)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49:15)
INFO: [HLS 214-178] Inlining function 'reverse(unsigned int, unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.386 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45) in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45) in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_1' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32) in function 'bit_reverse' completely with a factor of 10.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.461 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'X_R'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln59', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57) on array 'X_I'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln59', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57) on array 'X_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.915 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.579 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.003 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:261:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_uint<32>::ap_uint(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:334:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:4)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49:16)
INFO: [HLS 214-178] Inlining function 'reverse(unsigned int, unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.455 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_1' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32) in function 'bit_reverse' completely with a factor of 10.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.461 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln59', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57) on array 'X_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.951 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.582 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.898 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:261:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_uint<32>::ap_uint(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:334:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:60:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:4)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50:16)
INFO: [HLS 214-178] Inlining function 'reverse(unsigned int, unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.408 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.458 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_1' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32) in function 'bit_reverse' completely with a factor of 10.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.458 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_R_addr_1_write_ln59', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59) of variable 'X_R_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:55 on array 'X_R' and 'load' operation ('X_R_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57) on array 'X_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.458 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.846 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.526 seconds; peak allocated memory: 1.458 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.871 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:261:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_uint<32>::ap_uint(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:334:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:61:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:60:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54:4)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:16)
INFO: [HLS 214-178] Inlining function 'reverse(unsigned int, unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.391 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.457 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_1' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32) in function 'bit_reverse' completely with a factor of 10.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.457 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-885] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to schedule 'load' operation ('X_R_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58) on array 'X_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.457 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 9.867 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.527 seconds; peak allocated memory: 1.457 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.632 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.404 seconds; peak allocated memory: 1.455 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.823 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:261:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_uint<32>::ap_uint(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:334:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:61:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:60:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54:4)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:16)
INFO: [HLS 214-178] Inlining function 'reverse(unsigned int, unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.406 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_1' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32) in function 'bit_reverse' completely with a factor of 10.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.461 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('X_I_addr_1_write_ln61', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:61) of variable 'X_I_temp', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57 on array 'X_I' and 'load' operation ('X_I_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59) on array 'X_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.809 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.47 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.818 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:261:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_uint<32>::ap_uint(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:334:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:61:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:60:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54:4)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:16)
INFO: [HLS 214-178] Inlining function 'reverse(unsigned int, unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.375 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_1' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32) in function 'bit_reverse' completely with a factor of 10.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.461 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-885] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to schedule 'load' operation ('X_R_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58) on array 'X_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.76 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.339 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.969 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1024ELb0EEC2EDq1024_j' into 'ap_int_base<1024, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::ap_int_base(int)' into 'ap_uint<1024>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_int_base<1024, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator bool() const' into 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:261:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_uint<32>::ap_uint(unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:334:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_int() const' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:46)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::ap_bit_ref(ap_int_base<1024, false>*, int)' into 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1184:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1024>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:61:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:60:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false>::operator=(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54:14)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1024, false> ap_int_base<1024, false>::operator[]<32, false>(ap_int_base<32, false> const&)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:54:4)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1024, false>::operator[](int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:53:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:52:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1024, false>(ap_bit_ref<1024, false> const&, int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51:16)
INFO: [HLS 214-178] Inlining function 'reverse(unsigned int, unsigned int)' into 'bit_reverse(float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.543 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'Reverse' in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Reverse' in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_1' (../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:32) in function 'bit_reverse' completely with a factor of 10.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.461 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Reverse'.
WARNING: [HLS 200-885] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to schedule 'load' operation ('X_R_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58) on array 'X_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Reverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_reverse/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_reverse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_reverse.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_reverse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.166 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.817 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_bitReverse/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_reverse bit_reverse 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 18.734 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.386 seconds; peak allocated memory: 1.461 GB.
