// Seed: 3283620149
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output wire id_2,
    output wor id_3,
    input supply0 id_4,
    output supply0 id_5,
    input uwire id_6,
    output wor id_7,
    input tri id_8,
    input tri id_9,
    input wor id_10,
    output supply0 id_11,
    input wand id_12,
    output tri id_13,
    input wor id_14,
    input tri1 id_15,
    input tri1 id_16,
    output wor id_17,
    input wire id_18,
    input wire id_19
);
  logic id_21, id_22 = 1 - -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd98
) (
    output supply1 id_0,
    input tri0 _id_1,
    input tri0 void id_2
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2
  );
  reg id_4[1 'b0 : -1];
  always id_4 <= -1 * -1;
  wire id_5;
  wire [-1 : id_1] id_6;
  localparam id_7 = -1'b0;
  logic id_8;
  ;
endmodule
