# Iteration 1

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,30.5,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,6.3,% Slots <,,,0.0,100.0,,
Backend_Bound,30.6,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,32.5,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 2

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,28.6,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.2,% Slots <,,,0.0,100.0,,
Backend_Bound,31.8,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,34.5,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 3

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,29.7,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.6,% Slots <,,,0.0,100.0,,
Backend_Bound,31.4,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,33.3,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 4

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,29.7,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.6,% Slots <,,,0.0,100.0,,
Backend_Bound,31.0,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,33.7,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 5

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,29.5,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.6,% Slots <,,,0.0,100.0,,
Backend_Bound,31.5,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,33.5,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 6

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,29.3,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.2,% Slots <,,,0.0,100.0,,
Backend_Bound,31.4,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,34.1,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 7

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,30.1,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,<==,
Bad_Speculation,6.7,% Slots <,,,0.0,100.0,,
Backend_Bound,28.6,% Slots,,topdown.backend_bound_slots,0.0,100.0,,
Retiring,34.5,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 8

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,29.1,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.6,% Slots <,,,0.0,100.0,,
Backend_Bound,32.3,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,33.1,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 9

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,25.3,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.2,% Slots <,,,0.0,100.0,,
Backend_Bound,43.0,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,26.6,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 10

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,25.1,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.2,% Slots <,,,0.0,100.0,,
Backend_Bound,44.5,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,25.2,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]
