#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Oct 16 10:41:05 2025
# Process ID         : 20307
# Current directory  : /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_sub_max_0_0_synth_1
# Command line       : vivado -log design_1_sub_max_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sub_max_0_0.tcl
# Log file           : /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_sub_max_0_0_synth_1/design_1_sub_max_0_0.vds
# Journal file       : /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_sub_max_0_0_synth_1/vivado.jou
# Running On         : Legion
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13500H
# CPU Frequency      : 2868.105 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16546 MB
# Swap memory        : 10000 MB
# Total Virtual      : 26546 MB
# Available Virtual  : 21750 MB
#-----------------------------------------------------------
source design_1_sub_max_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/anderson/vivado/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_sub_max_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20345
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2465.020 ; gain = 120.594 ; free physical = 5080 ; free virtual = 19267
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sub_max_0_0' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_sub_max_0_0/synth/design_1_sub_max_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sub_max' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/sub_max.v:23]
INFO: [Synth 8-6157] synthesizing module 'floating_point_0' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_sub_max_0_0_synth_1/.Xil/Vivado-20307-Legion/realtime/floating_point_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_0' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_sub_max_0_0_synth_1/.Xil/Vivado-20307-Legion/realtime/floating_point_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_0' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_sub_max_0_0_synth_1/.Xil/Vivado-20307-Legion/realtime/axis_broadcaster_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_0' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_sub_max_0_0_synth_1/.Xil/Vivado-20307-Legion/realtime/axis_broadcaster_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_combiner_0' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_sub_max_0_0_synth_1/.Xil/Vivado-20307-Legion/realtime/axis_combiner_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_combiner_0' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_sub_max_0_0_synth_1/.Xil/Vivado-20307-Legion/realtime/axis_combiner_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sub_max' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/sub_max.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sub_max_0_0' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_sub_max_0_0/synth/design_1_sub_max_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2534.988 ; gain = 190.562 ; free physical = 4942 ; free virtual = 19131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2537.957 ; gain = 193.531 ; free physical = 4942 ; free virtual = 19131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2537.957 ; gain = 193.531 ; free physical = 4942 ; free virtual = 19131
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2537.957 ; gain = 0.000 ; free physical = 4935 ; free virtual = 19123
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[0].your_instance_name'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[0].your_instance_name'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[1].your_instance_name'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[1].your_instance_name'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[2].your_instance_name'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[2].your_instance_name'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[3].your_instance_name'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[3].your_instance_name'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[4].your_instance_name'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[4].your_instance_name'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[5].your_instance_name'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[5].your_instance_name'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[6].your_instance_name'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[6].your_instance_name'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[7].your_instance_name'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'inst/sub_inst[7].your_instance_name'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/axis_combiner_0/axis_combiner_0/axis_combiner_0_in_context.xdc] for cell 'inst/axis_combiner_u'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/axis_combiner_0/axis_combiner_0/axis_combiner_0_in_context.xdc] for cell 'inst/axis_combiner_u'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/axis_broadcaster_0/axis_broadcaster_0/axis_broadcaster_0_in_context.xdc] for cell 'inst/broad_u'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/axis_broadcaster_0/axis_broadcaster_0/axis_broadcaster_0_in_context.xdc] for cell 'inst/broad_u'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_sub_max_0_0/design_1_sub_max_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_sub_max_0_0/design_1_sub_max_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_sub_max_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_sub_max_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2583.914 ; gain = 0.000 ; free physical = 4873 ; free virtual = 19100
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2583.914 ; gain = 0.000 ; free physical = 4872 ; free virtual = 19099
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2583.914 ; gain = 239.488 ; free physical = 4848 ; free virtual = 19038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2591.918 ; gain = 247.492 ; free physical = 4848 ; free virtual = 19038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_sub_max_0_0_synth_1/dont_touch.xdc, line 18).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_inst[0].your_instance_name . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_inst[1].your_instance_name . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_inst[2].your_instance_name . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_inst[3].your_instance_name . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_inst[4].your_instance_name . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_inst[5].your_instance_name . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_inst[6].your_instance_name . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_inst[7].your_instance_name . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_combiner_u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/broad_u. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2591.918 ; gain = 247.492 ; free physical = 4847 ; free virtual = 19037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2591.918 ; gain = 247.492 ; free physical = 4846 ; free virtual = 19037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2591.918 ; gain = 247.492 ; free physical = 4849 ; free virtual = 19040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3238.555 ; gain = 894.129 ; free physical = 4303 ; free virtual = 18489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3238.555 ; gain = 894.129 ; free physical = 4303 ; free virtual = 18489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3247.570 ; gain = 903.145 ; free physical = 4287 ; free virtual = 18473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3418.383 ; gain = 1073.957 ; free physical = 4164 ; free virtual = 18350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3418.383 ; gain = 1073.957 ; free physical = 4164 ; free virtual = 18350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3418.383 ; gain = 1073.957 ; free physical = 4164 ; free virtual = 18350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3418.383 ; gain = 1073.957 ; free physical = 4164 ; free virtual = 18350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3418.383 ; gain = 1073.957 ; free physical = 4164 ; free virtual = 18350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3418.383 ; gain = 1073.957 ; free physical = 4164 ; free virtual = 18350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |floating_point_0   |         8|
|2     |axis_broadcaster_0 |         1|
|3     |axis_combiner_0    |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |axis_broadcaster |     1|
|2     |axis_combiner    |     1|
|3     |floating_point   |     1|
|4     |floating_point_0 |     7|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3418.383 ; gain = 1073.957 ; free physical = 4164 ; free virtual = 18350
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3418.383 ; gain = 1028.000 ; free physical = 4157 ; free virtual = 18343
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3418.383 ; gain = 1073.957 ; free physical = 4157 ; free virtual = 18343
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3418.383 ; gain = 0.000 ; free physical = 4157 ; free virtual = 18343
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3418.383 ; gain = 0.000 ; free physical = 4336 ; free virtual = 18522
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c8d284aa
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 3418.383 ; gain = 1936.473 ; free physical = 4336 ; free virtual = 18522
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2772.449; main = 2538.789; forked = 269.125
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4343.199; main = 3418.387; forked = 924.812
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_sub_max_0_0_synth_1/design_1_sub_max_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_sub_max_0_0_utilization_synth.rpt -pb design_1_sub_max_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 16 10:41:35 2025...
