Simulator report for motor_qsim
Wed Jul 03 20:08:53 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 20.0 us      ;
; Simulation Netlist Size     ; 242 nodes    ;
; Simulation Coverage         ;      19.28 % ;
; Total Number of Transitions ; 11348        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                                               ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                                                            ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                                                  ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                                                   ;               ;
; Vector input source                                                                        ; Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/Motor/sV1vwf.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                                                    ; On            ;
; Check outputs                                                                              ; Off                                                                                                                   ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                                                    ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                                                    ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                                                    ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                                                    ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                                                   ; Off           ;
; Detect glitches                                                                            ; Off                                                                                                                   ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                                                   ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                                                   ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                                                   ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                                                   ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                                                    ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                                            ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                                                   ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                                                   ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                                                  ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                                                                                             ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                                                                                             ; Transport     ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 32-bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      19.28 % ;
; Total nodes checked                                 ; 242          ;
; Total output ports checked                          ; 249          ;
; Total output ports with complete 1/0-value coverage ; 48           ;
; Total output ports with no 1/0-value coverage       ; 170          ;
; Total output ports with no 1-value coverage         ; 179          ;
; Total output ports with no 0-value coverage         ; 192          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                ;
+------------------------------------+------------------------------------+------------------+
; Node Name                          ; Output Port Name                   ; Output Port Type ;
+------------------------------------+------------------------------------+------------------+
; |motor|clk_fpga                    ; |motor|clk_fpga                    ; out              ;
; |motor|door                        ; |motor|door                        ; out              ;
; |motor|div_freq:inst5|c_30KHz~2    ; |motor|div_freq:inst5|c_30KHz~2    ; out              ;
; |motor|div_freq:inst5|c_30KHz~3    ; |motor|div_freq:inst5|c_30KHz~3    ; out              ;
; |motor|div_freq:inst5|c_30KHz~4    ; |motor|div_freq:inst5|c_30KHz~4    ; out              ;
; |motor|div_freq:inst5|c_30KHz~5    ; |motor|div_freq:inst5|c_30KHz~5    ; out              ;
; |motor|div_freq:inst5|c_30KHz~6    ; |motor|div_freq:inst5|c_30KHz~6    ; out              ;
; |motor|div_freq:inst5|c_30KHz~7    ; |motor|div_freq:inst5|c_30KHz~7    ; out              ;
; |motor|div_freq:inst5|c_30KHz~8    ; |motor|div_freq:inst5|c_30KHz~8    ; out              ;
; |motor|div_freq:inst5|c_30KHz~9    ; |motor|div_freq:inst5|c_30KHz~9    ; out              ;
; |motor|div_freq:inst5|c_30KHz~10   ; |motor|div_freq:inst5|c_30KHz~10   ; out              ;
; |motor|div_freq:inst5|c_30KHz[0]   ; |motor|div_freq:inst5|c_30KHz[0]   ; regout           ;
; |motor|div_freq:inst5|c_30KHz[1]   ; |motor|div_freq:inst5|c_30KHz[1]   ; regout           ;
; |motor|div_freq:inst5|c_30KHz[2]   ; |motor|div_freq:inst5|c_30KHz[2]   ; regout           ;
; |motor|div_freq:inst5|c_30KHz[3]   ; |motor|div_freq:inst5|c_30KHz[3]   ; regout           ;
; |motor|div_freq:inst5|c_30KHz[4]   ; |motor|div_freq:inst5|c_30KHz[4]   ; regout           ;
; |motor|div_freq:inst5|c_30KHz[5]   ; |motor|div_freq:inst5|c_30KHz[5]   ; regout           ;
; |motor|div_freq:inst5|c_30KHz[6]   ; |motor|div_freq:inst5|c_30KHz[6]   ; regout           ;
; |motor|div_freq:inst5|c_30KHz[7]   ; |motor|div_freq:inst5|c_30KHz[7]   ; regout           ;
; |motor|div_freq:inst5|c_30KHz[8]   ; |motor|div_freq:inst5|c_30KHz[8]   ; regout           ;
; |motor|div_freq:inst5|LessThan0~0  ; |motor|div_freq:inst5|LessThan0~0  ; out0             ;
; |motor|div_freq:inst5|LessThan0~1  ; |motor|div_freq:inst5|LessThan0~1  ; out0             ;
; |motor|div_freq:inst5|LessThan0~2  ; |motor|div_freq:inst5|LessThan0~2  ; out0             ;
; |motor|div_freq:inst5|LessThan0~3  ; |motor|div_freq:inst5|LessThan0~3  ; out0             ;
; |motor|div_freq:inst5|LessThan0~4  ; |motor|div_freq:inst5|LessThan0~4  ; out0             ;
; |motor|div_freq:inst5|LessThan0~5  ; |motor|div_freq:inst5|LessThan0~5  ; out0             ;
; |motor|div_freq:inst5|LessThan0~6  ; |motor|div_freq:inst5|LessThan0~6  ; out0             ;
; |motor|div_freq:inst5|LessThan0~7  ; |motor|div_freq:inst5|LessThan0~7  ; out0             ;
; |motor|div_freq:inst5|LessThan0~8  ; |motor|div_freq:inst5|LessThan0~8  ; out0             ;
; |motor|div_freq:inst5|LessThan0~9  ; |motor|div_freq:inst5|LessThan0~9  ; out0             ;
; |motor|div_freq:inst5|LessThan0~10 ; |motor|div_freq:inst5|LessThan0~10 ; out0             ;
; |motor|div_freq:inst5|LessThan0~11 ; |motor|div_freq:inst5|LessThan0~11 ; out0             ;
; |motor|div_freq:inst5|Add0~0       ; |motor|div_freq:inst5|Add0~0       ; out0             ;
; |motor|div_freq:inst5|Add0~1       ; |motor|div_freq:inst5|Add0~1       ; out0             ;
; |motor|div_freq:inst5|Add0~2       ; |motor|div_freq:inst5|Add0~2       ; out0             ;
; |motor|div_freq:inst5|Add0~3       ; |motor|div_freq:inst5|Add0~3       ; out0             ;
; |motor|div_freq:inst5|Add0~4       ; |motor|div_freq:inst5|Add0~4       ; out0             ;
; |motor|div_freq:inst5|Add0~5       ; |motor|div_freq:inst5|Add0~5       ; out0             ;
; |motor|div_freq:inst5|Add0~6       ; |motor|div_freq:inst5|Add0~6       ; out0             ;
; |motor|div_freq:inst5|Add0~7       ; |motor|div_freq:inst5|Add0~7       ; out0             ;
; |motor|div_freq:inst5|Add0~8       ; |motor|div_freq:inst5|Add0~8       ; out0             ;
; |motor|div_freq:inst5|Add0~9       ; |motor|div_freq:inst5|Add0~9       ; out0             ;
; |motor|div_freq:inst5|Add0~10      ; |motor|div_freq:inst5|Add0~10      ; out0             ;
; |motor|div_freq:inst5|Add0~11      ; |motor|div_freq:inst5|Add0~11      ; out0             ;
; |motor|div_freq:inst5|Add0~12      ; |motor|div_freq:inst5|Add0~12      ; out0             ;
; |motor|div_freq:inst5|Add0~13      ; |motor|div_freq:inst5|Add0~13      ; out0             ;
; |motor|div_freq:inst5|Add0~14      ; |motor|div_freq:inst5|Add0~14      ; out0             ;
; |motor|div_freq:inst5|Add0~15      ; |motor|div_freq:inst5|Add0~15      ; out0             ;
+------------------------------------+------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                             ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+
; |motor|duty_cycle                                                                                       ; |motor|duty_cycle                                                                                            ; pin_out          ;
; |motor|remote                                                                                           ; |motor|remote                                                                                                ; out              ;
; |motor|in1                                                                                              ; |motor|in1                                                                                                   ; pin_out          ;
; |motor|in0                                                                                              ; |motor|in0                                                                                                   ; pin_out          ;
; |motor|led_door                                                                                         ; |motor|led_door                                                                                              ; pin_out          ;
; |motor|demux_rotation:inst3|in0                                                                         ; |motor|demux_rotation:inst3|in0                                                                              ; out              ;
; |motor|demux_rotation:inst3|in1                                                                         ; |motor|demux_rotation:inst3|in1                                                                              ; out              ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita0 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita0      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita0 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita1 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita1      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita1 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita2 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita2      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita2 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita3 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita3      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita3 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita4 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita4      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita4 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita5 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita5      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita5 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita6 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita6      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita6 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita7 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita7      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[7] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[7]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[6] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[6]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[5] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[5]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[4] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[4]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[3] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[3]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[2] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[2]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[1] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[1]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[0] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[0]      ; regout           ;
; |motor|dsf_shiftregister:inst2|speed_register[0]                                                        ; |motor|dsf_shiftregister:inst2|speed_register[0]                                                             ; regout           ;
; |motor|dsf_shiftregister:inst2|speed_register[3]                                                        ; |motor|dsf_shiftregister:inst2|speed_register[3]                                                             ; regout           ;
; |motor|dsf_shiftregister:inst2|speed_register[4]                                                        ; |motor|dsf_shiftregister:inst2|speed_register[4]                                                             ; regout           ;
; |motor|dsf_shiftregister:inst2|speed_register[7]                                                        ; |motor|dsf_shiftregister:inst2|speed_register[7]                                                             ; regout           ;
; |motor|div_freq:inst5|c_30KHz~0                                                                         ; |motor|div_freq:inst5|c_30KHz~0                                                                              ; out              ;
; |motor|div_freq:inst5|clk_30KHz                                                                         ; |motor|div_freq:inst5|clk_30KHz                                                                              ; regout           ;
; |motor|div_freq:inst5|c_30KHz[10]                                                                       ; |motor|div_freq:inst5|c_30KHz[10]                                                                            ; regout           ;
; |motor|Controlador_e:inst|process_0~0                                                                   ; |motor|Controlador_e:inst|process_0~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|process_0~1                                                                   ; |motor|Controlador_e:inst|process_0~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|process_0~2                                                                   ; |motor|Controlador_e:inst|process_0~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|sp~0                                                                          ; |motor|Controlador_e:inst|sp~0                                                                               ; out              ;
; |motor|Controlador_e:inst|sp~1                                                                          ; |motor|Controlador_e:inst|sp~1                                                                               ; out              ;
; |motor|Controlador_e:inst|sp~2                                                                          ; |motor|Controlador_e:inst|sp~2                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~0                                                                          ; |motor|Controlador_e:inst|rt~0                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~1                                                                          ; |motor|Controlador_e:inst|rt~1                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~2                                                                          ; |motor|Controlador_e:inst|rt~2                                                                               ; out              ;
; |motor|Controlador_e:inst|en_count~0                                                                    ; |motor|Controlador_e:inst|en_count~0                                                                         ; out              ;
; |motor|Controlador_e:inst|en_count~1                                                                    ; |motor|Controlador_e:inst|en_count~1                                                                         ; out              ;
; |motor|Controlador_e:inst|en_count~2                                                                    ; |motor|Controlador_e:inst|en_count~2                                                                         ; out              ;
; |motor|Controlador_e:inst|state_controller~0                                                            ; |motor|Controlador_e:inst|state_controller~0                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~1                                                            ; |motor|Controlador_e:inst|state_controller~1                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~3                                                            ; |motor|Controlador_e:inst|state_controller~3                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~4                                                            ; |motor|Controlador_e:inst|state_controller~4                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~5                                                            ; |motor|Controlador_e:inst|state_controller~5                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~7                                                            ; |motor|Controlador_e:inst|state_controller~7                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~8                                                            ; |motor|Controlador_e:inst|state_controller~8                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~9                                                            ; |motor|Controlador_e:inst|state_controller~9                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~11                                                           ; |motor|Controlador_e:inst|state_controller~11                                                                ; out              ;
; |motor|Controlador_e:inst|sp~3                                                                          ; |motor|Controlador_e:inst|sp~3                                                                               ; out              ;
; |motor|Controlador_e:inst|sp~4                                                                          ; |motor|Controlador_e:inst|sp~4                                                                               ; out              ;
; |motor|Controlador_e:inst|sp~5                                                                          ; |motor|Controlador_e:inst|sp~5                                                                               ; out              ;
; |motor|Controlador_e:inst|sp~6                                                                          ; |motor|Controlador_e:inst|sp~6                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~3                                                                          ; |motor|Controlador_e:inst|rt~3                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~4                                                                          ; |motor|Controlador_e:inst|rt~4                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~5                                                                          ; |motor|Controlador_e:inst|rt~5                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~6                                                                          ; |motor|Controlador_e:inst|rt~6                                                                               ; out              ;
; |motor|Controlador_e:inst|load~3                                                                        ; |motor|Controlador_e:inst|load~3                                                                             ; out              ;
; |motor|Controlador_e:inst|load~4                                                                        ; |motor|Controlador_e:inst|load~4                                                                             ; out              ;
; |motor|Controlador_e:inst|en_count~3                                                                    ; |motor|Controlador_e:inst|en_count~3                                                                         ; out              ;
; |motor|Controlador_e:inst|en_count~4                                                                    ; |motor|Controlador_e:inst|en_count~4                                                                         ; out              ;
; |motor|Controlador_e:inst|en_count~5                                                                    ; |motor|Controlador_e:inst|en_count~5                                                                         ; out              ;
; |motor|Controlador_e:inst|en_count~6                                                                    ; |motor|Controlador_e:inst|en_count~6                                                                         ; out              ;
; |motor|Controlador_e:inst|state_controller~12                                                           ; |motor|Controlador_e:inst|state_controller~12                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~13                                                           ; |motor|Controlador_e:inst|state_controller~13                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~14                                                           ; |motor|Controlador_e:inst|state_controller~14                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~15                                                           ; |motor|Controlador_e:inst|state_controller~15                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~16                                                           ; |motor|Controlador_e:inst|state_controller~16                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~17                                                           ; |motor|Controlador_e:inst|state_controller~17                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~18                                                           ; |motor|Controlador_e:inst|state_controller~18                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~19                                                           ; |motor|Controlador_e:inst|state_controller~19                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~20                                                           ; |motor|Controlador_e:inst|state_controller~20                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~21                                                           ; |motor|Controlador_e:inst|state_controller~21                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~23                                                           ; |motor|Controlador_e:inst|state_controller~23                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~24                                                           ; |motor|Controlador_e:inst|state_controller~24                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~25                                                           ; |motor|Controlador_e:inst|state_controller~25                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~27                                                           ; |motor|Controlador_e:inst|state_controller~27                                                                ; out              ;
; |motor|Controlador_e:inst|en_count                                                                      ; |motor|Controlador_e:inst|en_count                                                                           ; regout           ;
; |motor|Controlador_e:inst|state_controller.standby                                                      ; |motor|Controlador_e:inst|state_controller.standby                                                           ; regout           ;
; |motor|Controlador_e:inst|state_controller.hold                                                         ; |motor|Controlador_e:inst|state_controller.hold                                                              ; regout           ;
; |motor|Controlador_e:inst|state_controller.set_speed                                                    ; |motor|Controlador_e:inst|state_controller.set_speed                                                         ; regout           ;
; |motor|Controlador_e:inst|state_controller.power_engine                                                 ; |motor|Controlador_e:inst|state_controller.power_engine                                                      ; regout           ;
; |motor|Controlador_e:inst|led_door                                                                      ; |motor|Controlador_e:inst|led_door                                                                           ; regout           ;
; |motor|Controlador_e:inst|sp                                                                            ; |motor|Controlador_e:inst|sp                                                                                 ; regout           ;
; |motor|Controlador_e:inst|rt                                                                            ; |motor|Controlador_e:inst|rt                                                                                 ; regout           ;
; |motor|Controlador_e:inst|load                                                                          ; |motor|Controlador_e:inst|load                                                                               ; regout           ;
; |motor|Controlador_e:inst|state_controller~28                                                           ; |motor|Controlador_e:inst|state_controller~28                                                                ; out0             ;
; |motor|Controlador_e:inst|state_controller~29                                                           ; |motor|Controlador_e:inst|state_controller~29                                                                ; out0             ;
; |motor|Controlador_e:inst|state_controller~31                                                           ; |motor|Controlador_e:inst|state_controller~31                                                                ; out0             ;
; |motor|Controlador_e:inst|state_controller~33                                                           ; |motor|Controlador_e:inst|state_controller~33                                                                ; out0             ;
; |motor|Controlador_e:inst|state_controller~35                                                           ; |motor|Controlador_e:inst|state_controller~35                                                                ; out0             ;
; |motor|Controlador_e:inst|state_controller~37                                                           ; |motor|Controlador_e:inst|state_controller~37                                                                ; out0             ;
; |motor|Controlador_e:inst|state_controller~41                                                           ; |motor|Controlador_e:inst|state_controller~41                                                                ; out0             ;
; |motor|Controlador_e:inst|state_controller~45                                                           ; |motor|Controlador_e:inst|state_controller~45                                                                ; out0             ;
; |motor|Comparador_e:inst4|ls~0                                                                          ; |motor|Comparador_e:inst4|ls~0                                                                               ; out0             ;
; |motor|Comparador_e:inst4|ls                                                                            ; |motor|Comparador_e:inst4|ls                                                                                 ; out              ;
; |motor|Comparador_e:inst4|ls~1                                                                          ; |motor|Comparador_e:inst4|ls~1                                                                               ; out0             ;
; |motor|Controlador_e:inst|Selector0~0                                                                   ; |motor|Controlador_e:inst|Selector0~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector0~1                                                                   ; |motor|Controlador_e:inst|Selector0~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector0~2                                                                   ; |motor|Controlador_e:inst|Selector0~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector0~3                                                                   ; |motor|Controlador_e:inst|Selector0~3                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector0~4                                                                   ; |motor|Controlador_e:inst|Selector0~4                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector1~0                                                                   ; |motor|Controlador_e:inst|Selector1~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector1~1                                                                   ; |motor|Controlador_e:inst|Selector1~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector1~2                                                                   ; |motor|Controlador_e:inst|Selector1~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector1~3                                                                   ; |motor|Controlador_e:inst|Selector1~3                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector1~4                                                                   ; |motor|Controlador_e:inst|Selector1~4                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector2~1                                                                   ; |motor|Controlador_e:inst|Selector2~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector2~2                                                                   ; |motor|Controlador_e:inst|Selector2~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector3~0                                                                   ; |motor|Controlador_e:inst|Selector3~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector3~1                                                                   ; |motor|Controlador_e:inst|Selector3~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector3~2                                                                   ; |motor|Controlador_e:inst|Selector3~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector3~3                                                                   ; |motor|Controlador_e:inst|Selector3~3                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector5~0                                                                   ; |motor|Controlador_e:inst|Selector5~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector5~1                                                                   ; |motor|Controlador_e:inst|Selector5~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector5~2                                                                   ; |motor|Controlador_e:inst|Selector5~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector5~3                                                                   ; |motor|Controlador_e:inst|Selector5~3                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector6~0                                                                   ; |motor|Controlador_e:inst|Selector6~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector6~1                                                                   ; |motor|Controlador_e:inst|Selector6~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector6~2                                                                   ; |motor|Controlador_e:inst|Selector6~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector6~3                                                                   ; |motor|Controlador_e:inst|Selector6~3                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector7~1                                                                   ; |motor|Controlador_e:inst|Selector7~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector7~2                                                                   ; |motor|Controlador_e:inst|Selector7~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector8~0                                                                   ; |motor|Controlador_e:inst|Selector8~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector8~1                                                                   ; |motor|Controlador_e:inst|Selector8~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector8~2                                                                   ; |motor|Controlador_e:inst|Selector8~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector8~3                                                                   ; |motor|Controlador_e:inst|Selector8~3                                                                        ; out0             ;
; |motor|div_freq:inst5|LessThan0~13                                                                      ; |motor|div_freq:inst5|LessThan0~13                                                                           ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~0                                                                   ; |motor|Comparador_e:inst4|LessThan0~0                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~1                                                                   ; |motor|Comparador_e:inst4|LessThan0~1                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~2                                                                   ; |motor|Comparador_e:inst4|LessThan0~2                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~3                                                                   ; |motor|Comparador_e:inst4|LessThan0~3                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~4                                                                   ; |motor|Comparador_e:inst4|LessThan0~4                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~5                                                                   ; |motor|Comparador_e:inst4|LessThan0~5                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~6                                                                   ; |motor|Comparador_e:inst4|LessThan0~6                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~7                                                                   ; |motor|Comparador_e:inst4|LessThan0~7                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~8                                                                   ; |motor|Comparador_e:inst4|LessThan0~8                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~9                                                                   ; |motor|Comparador_e:inst4|LessThan0~9                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~10                                                                  ; |motor|Comparador_e:inst4|LessThan0~10                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~11                                                                  ; |motor|Comparador_e:inst4|LessThan0~11                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~12                                                                  ; |motor|Comparador_e:inst4|LessThan0~12                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~13                                                                  ; |motor|Comparador_e:inst4|LessThan0~13                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~14                                                                  ; |motor|Comparador_e:inst4|LessThan0~14                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~15                                                                  ; |motor|Comparador_e:inst4|LessThan0~15                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~16                                                                  ; |motor|Comparador_e:inst4|LessThan0~16                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~17                                                                  ; |motor|Comparador_e:inst4|LessThan0~17                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~18                                                                  ; |motor|Comparador_e:inst4|LessThan0~18                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~19                                                                  ; |motor|Comparador_e:inst4|LessThan0~19                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~20                                                                  ; |motor|Comparador_e:inst4|LessThan0~20                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~0                                                                   ; |motor|Comparador_e:inst4|LessThan1~0                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~1                                                                   ; |motor|Comparador_e:inst4|LessThan1~1                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~2                                                                   ; |motor|Comparador_e:inst4|LessThan1~2                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~3                                                                   ; |motor|Comparador_e:inst4|LessThan1~3                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~4                                                                   ; |motor|Comparador_e:inst4|LessThan1~4                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~5                                                                   ; |motor|Comparador_e:inst4|LessThan1~5                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~6                                                                   ; |motor|Comparador_e:inst4|LessThan1~6                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~7                                                                   ; |motor|Comparador_e:inst4|LessThan1~7                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~8                                                                   ; |motor|Comparador_e:inst4|LessThan1~8                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~9                                                                   ; |motor|Comparador_e:inst4|LessThan1~9                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~10                                                                  ; |motor|Comparador_e:inst4|LessThan1~10                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~11                                                                  ; |motor|Comparador_e:inst4|LessThan1~11                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~12                                                                  ; |motor|Comparador_e:inst4|LessThan1~12                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~13                                                                  ; |motor|Comparador_e:inst4|LessThan1~13                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~14                                                                  ; |motor|Comparador_e:inst4|LessThan1~14                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~15                                                                  ; |motor|Comparador_e:inst4|LessThan1~15                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~16                                                                  ; |motor|Comparador_e:inst4|LessThan1~16                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~17                                                                  ; |motor|Comparador_e:inst4|LessThan1~17                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~18                                                                  ; |motor|Comparador_e:inst4|LessThan1~18                                                                       ; out0             ;
; |motor|div_freq:inst5|Add0~17                                                                           ; |motor|div_freq:inst5|Add0~17                                                                                ; out0             ;
; |motor|div_freq:inst5|Add0~18                                                                           ; |motor|div_freq:inst5|Add0~18                                                                                ; out0             ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                             ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+
; |motor|duty_cycle                                                                                       ; |motor|duty_cycle                                                                                            ; pin_out          ;
; |motor|enable                                                                                           ; |motor|enable                                                                                                ; out              ;
; |motor|remote                                                                                           ; |motor|remote                                                                                                ; out              ;
; |motor|local                                                                                            ; |motor|local                                                                                                 ; out              ;
; |motor|in1                                                                                              ; |motor|in1                                                                                                   ; pin_out          ;
; |motor|in0                                                                                              ; |motor|in0                                                                                                   ; pin_out          ;
; |motor|led_door                                                                                         ; |motor|led_door                                                                                              ; pin_out          ;
; |motor|demux_rotation:inst3|in0                                                                         ; |motor|demux_rotation:inst3|in0                                                                              ; out              ;
; |motor|demux_rotation:inst3|in1                                                                         ; |motor|demux_rotation:inst3|in1                                                                              ; out              ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita0 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita0      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita0 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita1 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita1      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita1 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita2 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita2      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita2 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita3 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita3      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita3 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita4 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita4      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita4 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita5 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita5      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita5 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita6 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita6      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita6 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita7 ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_comb_bita7      ; combout          ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[7] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[7]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[6] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[6]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[5] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[5]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[4] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[4]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[3] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[3]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[2] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[2]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[1] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[1]      ; regout           ;
; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[0] ; |motor|lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_sci:auto_generated|counter_reg_bit[0]      ; regout           ;
; |motor|dsf_shiftregister:inst2|speed_register[0]                                                        ; |motor|dsf_shiftregister:inst2|speed_register[0]                                                             ; regout           ;
; |motor|dsf_shiftregister:inst2|speed_register[3]                                                        ; |motor|dsf_shiftregister:inst2|speed_register[3]                                                             ; regout           ;
; |motor|dsf_shiftregister:inst2|speed_register[4]                                                        ; |motor|dsf_shiftregister:inst2|speed_register[4]                                                             ; regout           ;
; |motor|dsf_shiftregister:inst2|speed_register[7]                                                        ; |motor|dsf_shiftregister:inst2|speed_register[7]                                                             ; regout           ;
; |motor|div_freq:inst5|c_30KHz~0                                                                         ; |motor|div_freq:inst5|c_30KHz~0                                                                              ; out              ;
; |motor|div_freq:inst5|c_30KHz~1                                                                         ; |motor|div_freq:inst5|c_30KHz~1                                                                              ; out              ;
; |motor|div_freq:inst5|clk_30KHz                                                                         ; |motor|div_freq:inst5|clk_30KHz                                                                              ; regout           ;
; |motor|div_freq:inst5|c_30KHz[9]                                                                        ; |motor|div_freq:inst5|c_30KHz[9]                                                                             ; regout           ;
; |motor|div_freq:inst5|c_30KHz[10]                                                                       ; |motor|div_freq:inst5|c_30KHz[10]                                                                            ; regout           ;
; |motor|Controlador_e:inst|process_0~0                                                                   ; |motor|Controlador_e:inst|process_0~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|process_0~1                                                                   ; |motor|Controlador_e:inst|process_0~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|process_0~2                                                                   ; |motor|Controlador_e:inst|process_0~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|process_0~3                                                                   ; |motor|Controlador_e:inst|process_0~3                                                                        ; out0             ;
; |motor|Controlador_e:inst|process_0~4                                                                   ; |motor|Controlador_e:inst|process_0~4                                                                        ; out0             ;
; |motor|Controlador_e:inst|sp~0                                                                          ; |motor|Controlador_e:inst|sp~0                                                                               ; out              ;
; |motor|Controlador_e:inst|sp~1                                                                          ; |motor|Controlador_e:inst|sp~1                                                                               ; out              ;
; |motor|Controlador_e:inst|sp~2                                                                          ; |motor|Controlador_e:inst|sp~2                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~0                                                                          ; |motor|Controlador_e:inst|rt~0                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~1                                                                          ; |motor|Controlador_e:inst|rt~1                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~2                                                                          ; |motor|Controlador_e:inst|rt~2                                                                               ; out              ;
; |motor|Controlador_e:inst|load~0                                                                        ; |motor|Controlador_e:inst|load~0                                                                             ; out              ;
; |motor|Controlador_e:inst|load~1                                                                        ; |motor|Controlador_e:inst|load~1                                                                             ; out              ;
; |motor|Controlador_e:inst|load~2                                                                        ; |motor|Controlador_e:inst|load~2                                                                             ; out              ;
; |motor|Controlador_e:inst|en_count~0                                                                    ; |motor|Controlador_e:inst|en_count~0                                                                         ; out              ;
; |motor|Controlador_e:inst|en_count~1                                                                    ; |motor|Controlador_e:inst|en_count~1                                                                         ; out              ;
; |motor|Controlador_e:inst|en_count~2                                                                    ; |motor|Controlador_e:inst|en_count~2                                                                         ; out              ;
; |motor|Controlador_e:inst|state_controller~1                                                            ; |motor|Controlador_e:inst|state_controller~1                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~2                                                            ; |motor|Controlador_e:inst|state_controller~2                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~3                                                            ; |motor|Controlador_e:inst|state_controller~3                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~5                                                            ; |motor|Controlador_e:inst|state_controller~5                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~6                                                            ; |motor|Controlador_e:inst|state_controller~6                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~7                                                            ; |motor|Controlador_e:inst|state_controller~7                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~9                                                            ; |motor|Controlador_e:inst|state_controller~9                                                                 ; out              ;
; |motor|Controlador_e:inst|state_controller~10                                                           ; |motor|Controlador_e:inst|state_controller~10                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~11                                                           ; |motor|Controlador_e:inst|state_controller~11                                                                ; out              ;
; |motor|Controlador_e:inst|sp~3                                                                          ; |motor|Controlador_e:inst|sp~3                                                                               ; out              ;
; |motor|Controlador_e:inst|sp~4                                                                          ; |motor|Controlador_e:inst|sp~4                                                                               ; out              ;
; |motor|Controlador_e:inst|sp~5                                                                          ; |motor|Controlador_e:inst|sp~5                                                                               ; out              ;
; |motor|Controlador_e:inst|sp~6                                                                          ; |motor|Controlador_e:inst|sp~6                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~3                                                                          ; |motor|Controlador_e:inst|rt~3                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~4                                                                          ; |motor|Controlador_e:inst|rt~4                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~5                                                                          ; |motor|Controlador_e:inst|rt~5                                                                               ; out              ;
; |motor|Controlador_e:inst|rt~6                                                                          ; |motor|Controlador_e:inst|rt~6                                                                               ; out              ;
; |motor|Controlador_e:inst|load~3                                                                        ; |motor|Controlador_e:inst|load~3                                                                             ; out              ;
; |motor|Controlador_e:inst|load~4                                                                        ; |motor|Controlador_e:inst|load~4                                                                             ; out              ;
; |motor|Controlador_e:inst|load~5                                                                        ; |motor|Controlador_e:inst|load~5                                                                             ; out              ;
; |motor|Controlador_e:inst|load~6                                                                        ; |motor|Controlador_e:inst|load~6                                                                             ; out              ;
; |motor|Controlador_e:inst|en_count~3                                                                    ; |motor|Controlador_e:inst|en_count~3                                                                         ; out              ;
; |motor|Controlador_e:inst|en_count~4                                                                    ; |motor|Controlador_e:inst|en_count~4                                                                         ; out              ;
; |motor|Controlador_e:inst|en_count~5                                                                    ; |motor|Controlador_e:inst|en_count~5                                                                         ; out              ;
; |motor|Controlador_e:inst|en_count~6                                                                    ; |motor|Controlador_e:inst|en_count~6                                                                         ; out              ;
; |motor|Controlador_e:inst|state_controller~12                                                           ; |motor|Controlador_e:inst|state_controller~12                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~13                                                           ; |motor|Controlador_e:inst|state_controller~13                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~14                                                           ; |motor|Controlador_e:inst|state_controller~14                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~15                                                           ; |motor|Controlador_e:inst|state_controller~15                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~16                                                           ; |motor|Controlador_e:inst|state_controller~16                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~17                                                           ; |motor|Controlador_e:inst|state_controller~17                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~18                                                           ; |motor|Controlador_e:inst|state_controller~18                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~19                                                           ; |motor|Controlador_e:inst|state_controller~19                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~21                                                           ; |motor|Controlador_e:inst|state_controller~21                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~22                                                           ; |motor|Controlador_e:inst|state_controller~22                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~23                                                           ; |motor|Controlador_e:inst|state_controller~23                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~25                                                           ; |motor|Controlador_e:inst|state_controller~25                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~26                                                           ; |motor|Controlador_e:inst|state_controller~26                                                                ; out              ;
; |motor|Controlador_e:inst|state_controller~27                                                           ; |motor|Controlador_e:inst|state_controller~27                                                                ; out              ;
; |motor|Controlador_e:inst|en_count                                                                      ; |motor|Controlador_e:inst|en_count                                                                           ; regout           ;
; |motor|Controlador_e:inst|state_controller.standby                                                      ; |motor|Controlador_e:inst|state_controller.standby                                                           ; regout           ;
; |motor|Controlador_e:inst|state_controller.hold                                                         ; |motor|Controlador_e:inst|state_controller.hold                                                              ; regout           ;
; |motor|Controlador_e:inst|state_controller.set_speed                                                    ; |motor|Controlador_e:inst|state_controller.set_speed                                                         ; regout           ;
; |motor|Controlador_e:inst|state_controller.power_engine                                                 ; |motor|Controlador_e:inst|state_controller.power_engine                                                      ; regout           ;
; |motor|Controlador_e:inst|led_door                                                                      ; |motor|Controlador_e:inst|led_door                                                                           ; regout           ;
; |motor|Controlador_e:inst|sp                                                                            ; |motor|Controlador_e:inst|sp                                                                                 ; regout           ;
; |motor|Controlador_e:inst|rt                                                                            ; |motor|Controlador_e:inst|rt                                                                                 ; regout           ;
; |motor|Controlador_e:inst|load                                                                          ; |motor|Controlador_e:inst|load                                                                               ; regout           ;
; |motor|Controlador_e:inst|state_controller~28                                                           ; |motor|Controlador_e:inst|state_controller~28                                                                ; out0             ;
; |motor|Controlador_e:inst|state_controller~31                                                           ; |motor|Controlador_e:inst|state_controller~31                                                                ; out0             ;
; |motor|Controlador_e:inst|state_controller~33                                                           ; |motor|Controlador_e:inst|state_controller~33                                                                ; out0             ;
; |motor|Controlador_e:inst|state_controller~35                                                           ; |motor|Controlador_e:inst|state_controller~35                                                                ; out0             ;
; |motor|Controlador_e:inst|state_controller~37                                                           ; |motor|Controlador_e:inst|state_controller~37                                                                ; out0             ;
; |motor|Controlador_e:inst|state_controller~41                                                           ; |motor|Controlador_e:inst|state_controller~41                                                                ; out0             ;
; |motor|Comparador_e:inst4|ls~0                                                                          ; |motor|Comparador_e:inst4|ls~0                                                                               ; out0             ;
; |motor|Comparador_e:inst4|ls                                                                            ; |motor|Comparador_e:inst4|ls                                                                                 ; out              ;
; |motor|Comparador_e:inst4|ls~1                                                                          ; |motor|Comparador_e:inst4|ls~1                                                                               ; out0             ;
; |motor|Controlador_e:inst|Selector0~0                                                                   ; |motor|Controlador_e:inst|Selector0~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector0~1                                                                   ; |motor|Controlador_e:inst|Selector0~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector0~2                                                                   ; |motor|Controlador_e:inst|Selector0~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector0~3                                                                   ; |motor|Controlador_e:inst|Selector0~3                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector0~4                                                                   ; |motor|Controlador_e:inst|Selector0~4                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector1~0                                                                   ; |motor|Controlador_e:inst|Selector1~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector1~1                                                                   ; |motor|Controlador_e:inst|Selector1~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector1~2                                                                   ; |motor|Controlador_e:inst|Selector1~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector1~3                                                                   ; |motor|Controlador_e:inst|Selector1~3                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector1~4                                                                   ; |motor|Controlador_e:inst|Selector1~4                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector2~0                                                                   ; |motor|Controlador_e:inst|Selector2~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector2~1                                                                   ; |motor|Controlador_e:inst|Selector2~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector2~2                                                                   ; |motor|Controlador_e:inst|Selector2~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector2~3                                                                   ; |motor|Controlador_e:inst|Selector2~3                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector3~0                                                                   ; |motor|Controlador_e:inst|Selector3~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector3~1                                                                   ; |motor|Controlador_e:inst|Selector3~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector3~2                                                                   ; |motor|Controlador_e:inst|Selector3~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector3~3                                                                   ; |motor|Controlador_e:inst|Selector3~3                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector5~1                                                                   ; |motor|Controlador_e:inst|Selector5~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector5~2                                                                   ; |motor|Controlador_e:inst|Selector5~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector6~0                                                                   ; |motor|Controlador_e:inst|Selector6~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector6~1                                                                   ; |motor|Controlador_e:inst|Selector6~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector6~2                                                                   ; |motor|Controlador_e:inst|Selector6~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector6~3                                                                   ; |motor|Controlador_e:inst|Selector6~3                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector7~0                                                                   ; |motor|Controlador_e:inst|Selector7~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector7~1                                                                   ; |motor|Controlador_e:inst|Selector7~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector7~2                                                                   ; |motor|Controlador_e:inst|Selector7~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector7~3                                                                   ; |motor|Controlador_e:inst|Selector7~3                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector8~0                                                                   ; |motor|Controlador_e:inst|Selector8~0                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector8~1                                                                   ; |motor|Controlador_e:inst|Selector8~1                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector8~2                                                                   ; |motor|Controlador_e:inst|Selector8~2                                                                        ; out0             ;
; |motor|Controlador_e:inst|Selector8~3                                                                   ; |motor|Controlador_e:inst|Selector8~3                                                                        ; out0             ;
; |motor|div_freq:inst5|LessThan0~12                                                                      ; |motor|div_freq:inst5|LessThan0~12                                                                           ; out0             ;
; |motor|div_freq:inst5|LessThan0~13                                                                      ; |motor|div_freq:inst5|LessThan0~13                                                                           ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~0                                                                   ; |motor|Comparador_e:inst4|LessThan0~0                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~1                                                                   ; |motor|Comparador_e:inst4|LessThan0~1                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~2                                                                   ; |motor|Comparador_e:inst4|LessThan0~2                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~3                                                                   ; |motor|Comparador_e:inst4|LessThan0~3                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~4                                                                   ; |motor|Comparador_e:inst4|LessThan0~4                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~5                                                                   ; |motor|Comparador_e:inst4|LessThan0~5                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~6                                                                   ; |motor|Comparador_e:inst4|LessThan0~6                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~7                                                                   ; |motor|Comparador_e:inst4|LessThan0~7                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~8                                                                   ; |motor|Comparador_e:inst4|LessThan0~8                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~9                                                                   ; |motor|Comparador_e:inst4|LessThan0~9                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~10                                                                  ; |motor|Comparador_e:inst4|LessThan0~10                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~11                                                                  ; |motor|Comparador_e:inst4|LessThan0~11                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~12                                                                  ; |motor|Comparador_e:inst4|LessThan0~12                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~13                                                                  ; |motor|Comparador_e:inst4|LessThan0~13                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~14                                                                  ; |motor|Comparador_e:inst4|LessThan0~14                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~15                                                                  ; |motor|Comparador_e:inst4|LessThan0~15                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~16                                                                  ; |motor|Comparador_e:inst4|LessThan0~16                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~17                                                                  ; |motor|Comparador_e:inst4|LessThan0~17                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~18                                                                  ; |motor|Comparador_e:inst4|LessThan0~18                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~19                                                                  ; |motor|Comparador_e:inst4|LessThan0~19                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan0~20                                                                  ; |motor|Comparador_e:inst4|LessThan0~20                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~0                                                                   ; |motor|Comparador_e:inst4|LessThan1~0                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~1                                                                   ; |motor|Comparador_e:inst4|LessThan1~1                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~2                                                                   ; |motor|Comparador_e:inst4|LessThan1~2                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~3                                                                   ; |motor|Comparador_e:inst4|LessThan1~3                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~4                                                                   ; |motor|Comparador_e:inst4|LessThan1~4                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~5                                                                   ; |motor|Comparador_e:inst4|LessThan1~5                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~6                                                                   ; |motor|Comparador_e:inst4|LessThan1~6                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~7                                                                   ; |motor|Comparador_e:inst4|LessThan1~7                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~8                                                                   ; |motor|Comparador_e:inst4|LessThan1~8                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~9                                                                   ; |motor|Comparador_e:inst4|LessThan1~9                                                                        ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~10                                                                  ; |motor|Comparador_e:inst4|LessThan1~10                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~11                                                                  ; |motor|Comparador_e:inst4|LessThan1~11                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~12                                                                  ; |motor|Comparador_e:inst4|LessThan1~12                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~13                                                                  ; |motor|Comparador_e:inst4|LessThan1~13                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~14                                                                  ; |motor|Comparador_e:inst4|LessThan1~14                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~15                                                                  ; |motor|Comparador_e:inst4|LessThan1~15                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~16                                                                  ; |motor|Comparador_e:inst4|LessThan1~16                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~17                                                                  ; |motor|Comparador_e:inst4|LessThan1~17                                                                       ; out0             ;
; |motor|Comparador_e:inst4|LessThan1~18                                                                  ; |motor|Comparador_e:inst4|LessThan1~18                                                                       ; out0             ;
; |motor|div_freq:inst5|Add0~16                                                                           ; |motor|div_freq:inst5|Add0~16                                                                                ; out0             ;
; |motor|div_freq:inst5|Add0~17                                                                           ; |motor|div_freq:inst5|Add0~17                                                                                ; out0             ;
; |motor|div_freq:inst5|Add0~18                                                                           ; |motor|div_freq:inst5|Add0~18                                                                                ; out0             ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 03 20:08:51 2019
Info: Command: quartus_sim --simulation_results_format=VWF motor -c motor_qsim
Info (324025): Using vector source file "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/Motor/sV1vwf.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      19.28 %
Info (328052): Number of transitions in simulation is 11348
Info (324045): Vector file motor_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 32-bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Wed Jul 03 20:08:53 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


