{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 12 21:25:11 2012 " "Info: Processing started: Mon Mar 12 21:25:11 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ledwater -c ledwater --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ledwater -c ledwater --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50M " "Info: Assuming node \"clk_50M\" is an undefined clock" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50M register count\[1\] register count\[25\] 220.99 MHz 4.525 ns Internal " "Info: Clock \"clk_50M\" has Internal fmax of 220.99 MHz between source register \"count\[1\]\" and destination register \"count\[25\]\" (period= 4.525 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.262 ns + Longest register register " "Info: + Longest register to register delay is 4.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[1\] 1 REG LCFF_X6_Y2_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y2_N9; Fanout = 2; REG Node = 'count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.621 ns) 1.373 ns count\[1\]~26 2 COMB LCCOMB_X6_Y2_N8 2 " "Info: 2: + IC(0.752 ns) + CELL(0.621 ns) = 1.373 ns; Loc. = LCCOMB_X6_Y2_N8; Fanout = 2; COMB Node = 'count\[1\]~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { count[1] count[1]~26 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.459 ns count\[2\]~28 3 COMB LCCOMB_X6_Y2_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.459 ns; Loc. = LCCOMB_X6_Y2_N10; Fanout = 2; COMB Node = 'count\[2\]~28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[1]~26 count[2]~28 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.545 ns count\[3\]~30 4 COMB LCCOMB_X6_Y2_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.545 ns; Loc. = LCCOMB_X6_Y2_N12; Fanout = 2; COMB Node = 'count\[3\]~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[2]~28 count[3]~30 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.735 ns count\[4\]~32 5 COMB LCCOMB_X6_Y2_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 1.735 ns; Loc. = LCCOMB_X6_Y2_N14; Fanout = 2; COMB Node = 'count\[4\]~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { count[3]~30 count[4]~32 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.821 ns count\[5\]~34 6 COMB LCCOMB_X6_Y2_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.821 ns; Loc. = LCCOMB_X6_Y2_N16; Fanout = 2; COMB Node = 'count\[5\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[4]~32 count[5]~34 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.907 ns count\[6\]~36 7 COMB LCCOMB_X6_Y2_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.907 ns; Loc. = LCCOMB_X6_Y2_N18; Fanout = 2; COMB Node = 'count\[6\]~36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[5]~34 count[6]~36 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.993 ns count\[7\]~38 8 COMB LCCOMB_X6_Y2_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.993 ns; Loc. = LCCOMB_X6_Y2_N20; Fanout = 2; COMB Node = 'count\[7\]~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[6]~36 count[7]~38 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.079 ns count\[8\]~40 9 COMB LCCOMB_X6_Y2_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.079 ns; Loc. = LCCOMB_X6_Y2_N22; Fanout = 2; COMB Node = 'count\[8\]~40'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[7]~38 count[8]~40 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.165 ns count\[9\]~42 10 COMB LCCOMB_X6_Y2_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.165 ns; Loc. = LCCOMB_X6_Y2_N24; Fanout = 2; COMB Node = 'count\[9\]~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[8]~40 count[9]~42 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.251 ns count\[10\]~44 11 COMB LCCOMB_X6_Y2_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.251 ns; Loc. = LCCOMB_X6_Y2_N26; Fanout = 2; COMB Node = 'count\[10\]~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[9]~42 count[10]~44 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.337 ns count\[11\]~46 12 COMB LCCOMB_X6_Y2_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.337 ns; Loc. = LCCOMB_X6_Y2_N28; Fanout = 2; COMB Node = 'count\[11\]~46'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[10]~44 count[11]~46 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.512 ns count\[12\]~48 13 COMB LCCOMB_X6_Y2_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.175 ns) = 2.512 ns; Loc. = LCCOMB_X6_Y2_N30; Fanout = 2; COMB Node = 'count\[12\]~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { count[11]~46 count[12]~48 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.598 ns count\[13\]~50 14 COMB LCCOMB_X6_Y1_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.598 ns; Loc. = LCCOMB_X6_Y1_N0; Fanout = 2; COMB Node = 'count\[13\]~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[12]~48 count[13]~50 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.684 ns count\[14\]~52 15 COMB LCCOMB_X6_Y1_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.684 ns; Loc. = LCCOMB_X6_Y1_N2; Fanout = 2; COMB Node = 'count\[14\]~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[13]~50 count[14]~52 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.770 ns count\[15\]~54 16 COMB LCCOMB_X6_Y1_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.770 ns; Loc. = LCCOMB_X6_Y1_N4; Fanout = 2; COMB Node = 'count\[15\]~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[14]~52 count[15]~54 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.856 ns count\[16\]~56 17 COMB LCCOMB_X6_Y1_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.856 ns; Loc. = LCCOMB_X6_Y1_N6; Fanout = 2; COMB Node = 'count\[16\]~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[15]~54 count[16]~56 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.942 ns count\[17\]~58 18 COMB LCCOMB_X6_Y1_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.942 ns; Loc. = LCCOMB_X6_Y1_N8; Fanout = 2; COMB Node = 'count\[17\]~58'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[16]~56 count[17]~58 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.028 ns count\[18\]~60 19 COMB LCCOMB_X6_Y1_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.028 ns; Loc. = LCCOMB_X6_Y1_N10; Fanout = 2; COMB Node = 'count\[18\]~60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[17]~58 count[18]~60 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.114 ns count\[19\]~62 20 COMB LCCOMB_X6_Y1_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.114 ns; Loc. = LCCOMB_X6_Y1_N12; Fanout = 2; COMB Node = 'count\[19\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[18]~60 count[19]~62 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.304 ns count\[20\]~64 21 COMB LCCOMB_X6_Y1_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.190 ns) = 3.304 ns; Loc. = LCCOMB_X6_Y1_N14; Fanout = 2; COMB Node = 'count\[20\]~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { count[19]~62 count[20]~64 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.390 ns count\[21\]~66 22 COMB LCCOMB_X6_Y1_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.390 ns; Loc. = LCCOMB_X6_Y1_N16; Fanout = 2; COMB Node = 'count\[21\]~66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[20]~64 count[21]~66 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.476 ns count\[22\]~68 23 COMB LCCOMB_X6_Y1_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.476 ns; Loc. = LCCOMB_X6_Y1_N18; Fanout = 2; COMB Node = 'count\[22\]~68'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[21]~66 count[22]~68 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.562 ns count\[23\]~70 24 COMB LCCOMB_X6_Y1_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.562 ns; Loc. = LCCOMB_X6_Y1_N20; Fanout = 2; COMB Node = 'count\[23\]~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[22]~68 count[23]~70 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.648 ns count\[24\]~72 25 COMB LCCOMB_X6_Y1_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.648 ns; Loc. = LCCOMB_X6_Y1_N22; Fanout = 1; COMB Node = 'count\[24\]~72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[23]~70 count[24]~72 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.154 ns count\[25\]~73 26 COMB LCCOMB_X6_Y1_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.506 ns) = 4.154 ns; Loc. = LCCOMB_X6_Y1_N24; Fanout = 1; COMB Node = 'count\[25\]~73'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { count[24]~72 count[25]~73 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.262 ns count\[25\] 27 REG LCFF_X6_Y1_N25 9 " "Info: 27: + IC(0.000 ns) + CELL(0.108 ns) = 4.262 ns; Loc. = LCFF_X6_Y1_N25; Fanout = 9; REG Node = 'count\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count[25]~73 count[25] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.510 ns ( 82.36 % ) " "Info: Total cell delay = 3.510 ns ( 82.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.752 ns ( 17.64 % ) " "Info: Total interconnect delay = 0.752 ns ( 17.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.262 ns" { count[1] count[1]~26 count[2]~28 count[3]~30 count[4]~32 count[5]~34 count[6]~36 count[7]~38 count[8]~40 count[9]~42 count[10]~44 count[11]~46 count[12]~48 count[13]~50 count[14]~52 count[15]~54 count[16]~56 count[17]~58 count[18]~60 count[19]~62 count[20]~64 count[21]~66 count[22]~68 count[23]~70 count[24]~72 count[25]~73 count[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.262 ns" { count[1] {} count[1]~26 {} count[2]~28 {} count[3]~30 {} count[4]~32 {} count[5]~34 {} count[6]~36 {} count[7]~38 {} count[8]~40 {} count[9]~42 {} count[10]~44 {} count[11]~46 {} count[12]~48 {} count[13]~50 {} count[14]~52 {} count[15]~54 {} count[16]~56 {} count[17]~58 {} count[18]~60 {} count[19]~62 {} count[20]~64 {} count[21]~66 {} count[22]~68 {} count[23]~70 {} count[24]~72 {} count[25]~73 {} count[25] {} } { 0.000ns 0.752ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.749 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50M\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_50M 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns count\[25\] 3 REG LCFF_X6_Y1_N25 9 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X6_Y1_N25; Fanout = 9; REG Node = 'count\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk_50M~clkctrl count[25] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk_50M clk_50M~clkctrl count[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[25] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.748 ns - Longest register " "Info: - Longest clock path from clock \"clk_50M\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_50M 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns count\[1\] 3 REG LCFF_X6_Y2_N9 2 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X6_Y2_N9; Fanout = 2; REG Node = 'count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk_50M~clkctrl count[1] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk_50M clk_50M~clkctrl count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk_50M clk_50M~clkctrl count[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[25] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk_50M clk_50M~clkctrl count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.262 ns" { count[1] count[1]~26 count[2]~28 count[3]~30 count[4]~32 count[5]~34 count[6]~36 count[7]~38 count[8]~40 count[9]~42 count[10]~44 count[11]~46 count[12]~48 count[13]~50 count[14]~52 count[15]~54 count[16]~56 count[17]~58 count[18]~60 count[19]~62 count[20]~64 count[21]~66 count[22]~68 count[23]~70 count[24]~72 count[25]~73 count[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.262 ns" { count[1] {} count[1]~26 {} count[2]~28 {} count[3]~30 {} count[4]~32 {} count[5]~34 {} count[6]~36 {} count[7]~38 {} count[8]~40 {} count[9]~42 {} count[10]~44 {} count[11]~46 {} count[12]~48 {} count[13]~50 {} count[14]~52 {} count[15]~54 {} count[16]~56 {} count[17]~58 {} count[18]~60 {} count[19]~62 {} count[20]~64 {} count[21]~66 {} count[22]~68 {} count[23]~70 {} count[24]~72 {} count[25]~73 {} count[25] {} } { 0.000ns 0.752ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk_50M clk_50M~clkctrl count[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[25] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk_50M clk_50M~clkctrl count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50M dataout\[0\] count\[24\] 9.312 ns register " "Info: tco from clock \"clk_50M\" to destination pin \"dataout\[0\]\" through register \"count\[24\]\" is 9.312 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.749 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_50M 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns count\[24\] 3 REG LCFF_X6_Y1_N23 10 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X6_Y1_N23; Fanout = 10; REG Node = 'count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk_50M~clkctrl count[24] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk_50M clk_50M~clkctrl count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[24] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.259 ns + Longest register pin " "Info: + Longest register to pin delay is 6.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[24\] 1 REG LCFF_X6_Y1_N23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y1_N23; Fanout = 10; REG Node = 'count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[24] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.651 ns) 1.830 ns dataout~8 2 COMB LCCOMB_X5_Y1_N20 1 " "Info: 2: + IC(1.179 ns) + CELL(0.651 ns) = 1.830 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'dataout~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { count[24] dataout~8 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(3.246 ns) 6.259 ns dataout\[0\] 3 PIN PIN_41 0 " "Info: 3: + IC(1.183 ns) + CELL(3.246 ns) = 6.259 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'dataout\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.429 ns" { dataout~8 dataout[0] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 62.26 % ) " "Info: Total cell delay = 3.897 ns ( 62.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.362 ns ( 37.74 % ) " "Info: Total interconnect delay = 2.362 ns ( 37.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.259 ns" { count[24] dataout~8 dataout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.259 ns" { count[24] {} dataout~8 {} dataout[0] {} } { 0.000ns 1.179ns 1.183ns } { 0.000ns 0.651ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk_50M clk_50M~clkctrl count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[24] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.259 ns" { count[24] dataout~8 dataout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.259 ns" { count[24] {} dataout~8 {} dataout[0] {} } { 0.000ns 1.179ns 1.183ns } { 0.000ns 0.651ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 12 21:25:12 2012 " "Info: Processing ended: Mon Mar 12 21:25:12 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
