{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 13:21:37 2024 " "Info: Processing started: Wed Nov 27 13:21:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BitReg16_AmarnathPatelVHDL -c BitReg16_AmarnathPatelVHDL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BitReg16_AmarnathPatelVHDL -c BitReg16_AmarnathPatelVHDL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_memory_reg0 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source memory \"altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M512_X4_Y26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y26; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M512_X4_Y26 0 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X4_Y26; Fanout = 0; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.046 ns - Smallest " "Info: - Smallest clock skew is -0.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.284 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.413 ns) 2.284 ns altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M512_X4_Y26 0 " "Info: 3: + IC(0.674 ns) + CELL(0.413 ns) = 2.284 ns; Loc. = M512_X4_Y26; Fanout = 0; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.47 % ) " "Info: Total cell delay = 1.267 ns ( 55.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 44.53 % ) " "Info: Total interconnect delay = 1.017 ns ( 44.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.284 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.330 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.459 ns) 2.330 ns altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X4_Y26 1 " "Info: 3: + IC(0.674 ns) + CELL(0.459 ns) = 2.330 ns; Loc. = M512_X4_Y26; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.35 % ) " "Info: Total cell delay = 1.313 ns ( 56.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 43.65 % ) " "Info: Total interconnect delay = 1.017 ns ( 43.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.284 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.284 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_address_reg3 addr\[3\] clk 3.841 ns memory " "Info: tsu for memory \"altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_address_reg3\" (data pin = \"addr\[3\]\", clock pin = \"clk\") is 3.841 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.148 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns addr\[3\] 1 PIN PIN_W10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 2; PIN Node = 'addr\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.218 ns) + CELL(0.131 ns) 6.148 ns altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_address_reg3 2 MEM M512_X4_Y26 0 " "Info: 2: + IC(5.218 ns) + CELL(0.131 ns) = 6.148 ns; Loc. = M512_X4_Y26; Fanout = 0; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { addr[3] altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.930 ns ( 15.13 % ) " "Info: Total cell delay = 0.930 ns ( 15.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.218 ns ( 84.87 % ) " "Info: Total interconnect delay = 5.218 ns ( 84.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.148 ns" { addr[3] altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.148 ns" { addr[3] {} addr[3]~combout {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 5.218ns } { 0.000ns 0.799ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.329 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.458 ns) 2.329 ns altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M512_X4_Y26 0 " "Info: 3: + IC(0.674 ns) + CELL(0.458 ns) = 2.329 ns; Loc. = M512_X4_Y26; Fanout = 0; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.33 % ) " "Info: Total cell delay = 1.312 ns ( 56.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 43.67 % ) " "Info: Total interconnect delay = 1.017 ns ( 43.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.148 ns" { addr[3] altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.148 ns" { addr[3] {} addr[3]~combout {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 5.218ns } { 0.000ns 0.799ns 0.131ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_out\[1\] altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~portb_address_reg0 10.009 ns memory " "Info: tco from clock \"clk\" to destination pin \"data_out\[1\]\" through memory \"altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~portb_address_reg0\" is 10.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.342 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.471 ns) 2.342 ns altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M512_X4_Y26 16 " "Info: 3: + IC(0.674 ns) + CELL(0.471 ns) = 2.342 ns; Loc. = M512_X4_Y26; Fanout = 16; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.325 ns ( 56.58 % ) " "Info: Total cell delay = 1.325 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.017 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.527 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M512_X4_Y26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y26; Fanout = 16; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a1 2 MEM M512_X4_Y26 1 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M512_X4_Y26; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a1 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.752 ns) + CELL(1.982 ns) 7.527 ns data_out\[1\] 3 PIN PIN_AA8 0 " "Info: 3: + IC(3.752 ns) + CELL(1.982 ns) = 7.527 ns; Loc. = PIN_AA8; Fanout = 0; PIN Node = 'data_out\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.734 ns" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a1 data_out[1] } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.775 ns ( 50.15 % ) " "Info: Total cell delay = 3.775 ns ( 50.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.752 ns ( 49.85 % ) " "Info: Total interconnect delay = 3.752 ns ( 49.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.527 ns" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a1 data_out[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.527 ns" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a1 {} data_out[1] {} } { 0.000ns 0.000ns 3.752ns } { 0.000ns 1.793ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.527 ns" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a1 data_out[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.527 ns" { altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a1 {} data_out[1] {} } { 0.000ns 0.000ns 3.752ns } { 0.000ns 1.793ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~portb_address_reg1 addr\[1\] clk -2.163 ns memory " "Info: th for memory \"altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~portb_address_reg1\" (data pin = \"addr\[1\]\", clock pin = \"clk\") is -2.163 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.342 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.471 ns) 2.342 ns altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~portb_address_reg1 3 MEM M512_X4_Y26 16 " "Info: 3: + IC(0.674 ns) + CELL(0.471 ns) = 2.342 ns; Loc. = M512_X4_Y26; Fanout = 16; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~portb_address_reg1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg1 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.325 ns ( 56.58 % ) " "Info: Total cell delay = 1.325 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.017 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.708 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns addr\[1\] 1 PIN PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G15; Fanout = 2; PIN Node = 'addr\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.772 ns) + CELL(0.129 ns) 4.708 ns altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~portb_address_reg1 2 MEM M512_X4_Y26 16 " "Info: 2: + IC(3.772 ns) + CELL(0.129 ns) = 4.708 ns; Loc. = M512_X4_Y26; Fanout = 16; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_c3p1:auto_generated\|ram_block1a0~portb_address_reg1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.901 ns" { addr[1] altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg1 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/db/altsyncram_c3p1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 19.88 % ) " "Info: Total cell delay = 0.936 ns ( 19.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.772 ns ( 80.12 % ) " "Info: Total interconnect delay = 3.772 ns ( 80.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { addr[1] altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.708 ns" { addr[1] {} addr[1]~combout {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg1 {} } { 0.000ns 0.000ns 3.772ns } { 0.000ns 0.807ns 0.129ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { addr[1] altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.708 ns" { addr[1] {} addr[1]~combout {} altsyncram:ram_rtl_0|altsyncram_c3p1:auto_generated|ram_block1a0~portb_address_reg1 {} } { 0.000ns 0.000ns 3.772ns } { 0.000ns 0.807ns 0.129ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 13:21:37 2024 " "Info: Processing ended: Wed Nov 27 13:21:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
