

================================================================
== Vitis HLS Report for 'ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'
================================================================
* Date:           Mon Nov 11 16:39:39 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.930 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      338|      338|  3.380 us|  3.380 us|  337|  337|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- InitializeABuffer_Inner_InitializeABuffer_Outer  |      336|      336|         2|          1|          1|   336|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1" [../kernel/Compute.cpp:35]   --->   Operation 5 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1" [../kernel/Compute.cpp:31]   --->   Operation 6 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_11, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_12, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln31 = store i5 0, i5 %n2" [../kernel/Compute.cpp:31]   --->   Operation 11 'store' 'store_ln31' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln35 = store i5 0, i5 %n1" [../kernel/Compute.cpp:35]   --->   Operation 12 'store' 'store_ln35' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body23" [../kernel/Compute.cpp:31]   --->   Operation 13 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [../kernel/Compute.cpp:31]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.71ns)   --->   "%icmp_ln31 = icmp_eq  i9 %indvar_flatten_load, i9 336" [../kernel/Compute.cpp:31]   --->   Operation 15 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.71ns)   --->   "%add_ln31 = add i9 %indvar_flatten_load, i9 1" [../kernel/Compute.cpp:31]   --->   Operation 16 'add' 'add_ln31' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc31, void %OuterTile_N.exitStub" [../kernel/Compute.cpp:31]   --->   Operation 17 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n1_load = load i5 %n1" [../kernel/Compute.cpp:35]   --->   Operation 18 'load' 'n1_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln35 = icmp_eq  i5 %n1_load, i5 21" [../kernel/Compute.cpp:35]   --->   Operation 19 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.27ns)   --->   "%select_ln31 = select i1 %icmp_ln35, i5 0, i5 %n1_load" [../kernel/Compute.cpp:31]   --->   Operation 20 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%first_iter_0 = icmp_eq  i5 %select_ln31, i5 0" [../kernel/Compute.cpp:31]   --->   Operation 21 'icmp' 'first_iter_0' <Predicate = (!icmp_ln31)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %first_iter_0, void %if.else, void %if.then25" [../kernel/Compute.cpp:39]   --->   Operation 22 'br' 'br_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%add_ln35 = add i5 %select_ln31, i5 1" [../kernel/Compute.cpp:35]   --->   Operation 23 'add' 'add_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln31 = store i9 %add_ln31, i9 %indvar_flatten" [../kernel/Compute.cpp:31]   --->   Operation 24 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln35 = store i5 %add_ln35, i5 %n1" [../kernel/Compute.cpp:35]   --->   Operation 25 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%n2_load = load i5 %n2" [../kernel/Compute.cpp:31]   --->   Operation 26 'load' 'n2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @InitializeABuffer_Inner_InitializeABuffer_Outer_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 336, i64 336, i64 336"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln3147 = add i5 %n2_load, i5 1" [../kernel/Compute.cpp:31]   --->   Operation 29 'add' 'add_ln3147' <Predicate = (icmp_ln35)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln31_28 = select i1 %icmp_ln35, i5 %add_ln3147, i5 %n2_load" [../kernel/Compute.cpp:31]   --->   Operation 30 'select' 'select_ln31_28' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %select_ln31_28" [../kernel/Compute.cpp:31]   --->   Operation 31 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%aBuffer_addr = getelementptr i32 %aBuffer, i64 0, i64 %zext_ln31" [../kernel/Compute.cpp:31]   --->   Operation 32 'getelementptr' 'aBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Compute.cpp:36]   --->   Operation 33 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.46ns)   --->   "%read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aPipes_11" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:38]   --->   Operation 34 'read' 'read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 35 [1/1] (1.46ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aPipes_12, i32 %read" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:42]   --->   Operation 35 'write' 'write_ln406' <Predicate = (!first_iter_0)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!first_iter_0)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.69ns)   --->   "%store_ln150 = store i32 %read, i5 %aBuffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:40]   --->   Operation 37 'store' 'store_ln150' <Predicate = (first_iter_0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc" [../kernel/Compute.cpp:41]   --->   Operation 38 'br' 'br_ln41' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln31 = store i5 %select_ln31_28, i5 %n2" [../kernel/Compute.cpp:31]   --->   Operation 39 'store' 'store_ln31' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.body23" [../kernel/Compute.cpp:35]   --->   Operation 40 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ aBuffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ aPipes_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aPipes_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n1                    (alloca           ) [ 010]
n2                    (alloca           ) [ 011]
indvar_flatten        (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln31            (store            ) [ 000]
store_ln35            (store            ) [ 000]
br_ln31               (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
icmp_ln31             (icmp             ) [ 010]
add_ln31              (add              ) [ 000]
br_ln31               (br               ) [ 000]
n1_load               (load             ) [ 000]
icmp_ln35             (icmp             ) [ 011]
select_ln31           (select           ) [ 000]
first_iter_0          (icmp             ) [ 011]
br_ln39               (br               ) [ 000]
add_ln35              (add              ) [ 000]
store_ln31            (store            ) [ 000]
store_ln35            (store            ) [ 000]
n2_load               (load             ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln3147            (add              ) [ 000]
select_ln31_28        (select           ) [ 000]
zext_ln31             (zext             ) [ 000]
aBuffer_addr          (getelementptr    ) [ 000]
specpipeline_ln36     (specpipeline     ) [ 000]
read                  (read             ) [ 000]
write_ln406           (write            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln150           (store            ) [ 000]
br_ln41               (br               ) [ 000]
store_ln31            (store            ) [ 000]
br_ln35               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="aBuffer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aBuffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="aPipes_11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="aPipes_12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="InitializeABuffer_Inner_InitializeABuffer_Outer_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="n1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="n2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="indvar_flatten_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln406_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln406/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="aBuffer_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aBuffer_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln150_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="9" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln31_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="5" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln35_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="indvar_flatten_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="0"/>
<pin id="103" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln31_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="0" index="1" bw="9" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln31_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="n1_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln35_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="5" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="select_ln31_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="first_iter_0_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln35_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln31_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="9" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln35_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="5" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="n2_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="1"/>
<pin id="157" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2_load/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln3147_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3147/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln31_28_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="5" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_28/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln31_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln31_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="n1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="n2_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="indvar_flatten_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln35_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="210" class="1005" name="first_iter_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="42" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="44" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="58" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="58" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="116" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="125" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="110" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="139" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="158" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="155" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="180"><net_src comp="164" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="46" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="191"><net_src comp="50" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="198"><net_src comp="54" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="208"><net_src comp="119" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="213"><net_src comp="133" pin="2"/><net_sink comp="210" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aBuffer | {2 }
	Port: aPipes_12 | {2 }
 - Input state : 
	Port: ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer : aPipes_11 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln31 : 1
		store_ln35 : 1
		indvar_flatten_load : 1
		icmp_ln31 : 2
		add_ln31 : 2
		br_ln31 : 3
		n1_load : 1
		icmp_ln35 : 2
		select_ln31 : 3
		first_iter_0 : 4
		br_ln39 : 5
		add_ln35 : 4
		store_ln31 : 3
		store_ln35 : 5
	State 2
		add_ln3147 : 1
		select_ln31_28 : 2
		zext_ln31 : 3
		aBuffer_addr : 4
		store_ln150 : 5
		store_ln31 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln31_fu_104    |    0    |    16   |
|   icmp   |     icmp_ln35_fu_119    |    0    |    12   |
|          |   first_iter_0_fu_133   |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |     add_ln31_fu_110     |    0    |    16   |
|    add   |     add_ln35_fu_139     |    0    |    12   |
|          |    add_ln3147_fu_158    |    0    |    12   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln31_fu_125   |    0    |    5    |
|          |  select_ln31_28_fu_164  |    0    |    5    |
|----------|-------------------------|---------|---------|
|   read   |     read_read_fu_58     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln406_write_fu_64 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln31_fu_171    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    90   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| first_iter_0_reg_210 |    1   |
|   icmp_ln35_reg_205  |    1   |
|indvar_flatten_reg_195|    9   |
|      n1_reg_181      |    5   |
|      n2_reg_188      |    5   |
+----------------------+--------+
|         Total        |   21   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   90   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   21   |    -   |
+-----------+--------+--------+
|   Total   |   21   |   90   |
+-----------+--------+--------+
