# âš¡ Parameterized ALU (Arithmetic and Logic Unit)

[![Verilog](https://img.shields.io/badge/HDL-Verilog-blue.svg)](https://en.wikipedia.org/wiki/Verilog)  
[![Simulator](https://img.shields.io/badge/Simulator-QuestaSIM-green.svg)](https://eda.sw.siemens.com/en-US/ic/questa/)  
[![Synth Tool](https://img.shields.io/badge/Synthesis-Vivado-orange.svg)](https://www.xilinx.com/products/design-tools/vivado.html)  

---

## ğŸ“Œ Project Overview
This project implements a parameterized Arithmetic and Logic Unit (ALU) in Verilog with a default operand width of 8 bits.
The ALU supports a wide range of arithmetic, logical, and special signed operations and is designed for flexibility, scalability, and synthesizability.

### Key highlights:

Parameterized operand width (default: 8 bits)

Logical and arithmetic modes controlled by a mode signal

Single-cycle and multi-cycle latency depending on operation

Verification using a structured self-checking testbench with coverage analysis

---

## ğŸ¯ Objectives
 
- Implement an efficient **synthesizable Parameterized ALU** in Verilog.  
- Apply **linting** to improve quality and maintainability.  
- Verify functionality with **directed, random, and corner-case tests**.  
- Achieve **high code coverage** across all supported operations.  

---

## ğŸ—ï¸ Design Architecture
- **Inputs**: `clk`, `reset`, `ce`, `opa`, `opb`, `inp_valid`, `mode`, `cmd`  
- **Outputs**: `res`, `cout`, `oflow`, `g/l/e`, `zero`, `err`  

### Supported Operations
**Unsigned Arithmetic**: ADD, SUB, ADD_CIN, SUB_CIN, INC/DEC, CMP, ADD_MUL, SH_MUL  
**Signed Arithmetic**: SP_1 (signed add + compare), SP_2 (signed sub + compare)  
**Logical**: AND, NAND, OR, NOR, XOR, XNOR, NOT_A, NOT_B, SHL_1,SHR_1, ROL, ROR  

---

## â±ï¸ Timing Behaviour
- **1 cycle latency** â†’ Most operations  
- **2 cycle latency** â†’ Multi-cycle ops (e.g., multiplication)  
- Operates synchronously on **posedge clk** with clock enable (`ce`)  

---

## ğŸ§ª Verification & Testbench
The verification environment is modular and **self-checking**, ensuring correctness and traceability.

- **Stimulus file**: `stimulus.txt` (57-bit wide test vectors)  
- **Driver**: Sends inputs and expected results to DUT and Scoreboard  
- **DUT**: ALU RTL implementation  
- **Monitor**: Observes DUT activity  
- **Scoreboard**: Compares actual vs expected, logs into `result.txt`  

âœ” 100+ test cases executed (functional + edge + corner cases)  
âœ” High **code coverage** achieved (line, branch, toggle)  

---

## âœ… Results
- Verified correct behaviour across all operations  
- Corner cases tested: clock disable, back-to-back MUL/ADD, CMD variations  
- **Synthesized** using Xilinx Vivado â†’ Clean, hardware-compatible RTL  
- **Simulated** using Questa SIM â†’ Observed waveforms + correctness logs  
- **Scoreboard results** stored in `result.txt`  

---

## ğŸ“Š Quality Assurance
- **Linting** â†’ Fixed coding style & synthesis issues  
- **Coverage** â†’ Ensured all CMD cases & logic paths are tested  

---

## ğŸ“Œ Conclusion
- Successfully designed & verified a **parameterized ALU**  
- Achieved **robust verification** with scoreboard and coverage  
- Clean, scalable RTL â†’ reusable in larger **processor/SoC projects**  

---

## ğŸš€ Future Work
- â© Add **pipelining** for higher performance  
- ğŸ§¾ Apply **formal verification**  
- âš¡ Optimize for **power and area**  
- â• Extend support for **new operations**  

---


