#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov  5 21:42:36 2020
# Process ID: 347859
# Current directory: /home/ukallakuri/hardware_design/designs/manchester_tx_rx
# Command line: vivado
# Log file: /home/ukallakuri/hardware_design/designs/manchester_tx_rx/vivado.log
# Journal file: /home/ukallakuri/hardware_design/designs/manchester_tx_rx/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'manchester_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim/data.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj manchester_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_rx_behavioural/manchester_rx_behavioural.srcs/sources_1/new/Manchester_rx_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Manchester_rx_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_rx_behavioural/manchester_rx_behavioural.srcs/sources_1/new/manchester_rx_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_rx_behavioural/manchester_rx_behavioural.srcs/sources_1/new/manchester_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/sources_1/new/manchester_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_tx_behavioural/manchester_tx_behavioural.srcs/sources_1/new/manchester_tx_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_tx_behavioural/manchester_tx_behavioural.srcs/sources_1/new/manchester_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_dp__sim_par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dp__sim_par
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_txm_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/sim_1/new/manchester_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto fc1d1eca286b4b7dae1b8c9949dd8041 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot manchester_top_tb_behav xil_defaultlib.manchester_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3633] port 'uart_serial_out' is already connected [/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/sim_1/new/manchester_top_tb.v:44]
ERROR: [VRFC 10-3633] port 'uart_serial_out' is already connected [/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/sim_1/new/manchester_top_tb.v:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'manchester_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim/data.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj manchester_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_rx_behavioural/manchester_rx_behavioural.srcs/sources_1/new/Manchester_rx_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Manchester_rx_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_rx_behavioural/manchester_rx_behavioural.srcs/sources_1/new/manchester_rx_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_rx_behavioural/manchester_rx_behavioural.srcs/sources_1/new/manchester_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/sources_1/new/manchester_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_tx_behavioural/manchester_tx_behavioural.srcs/sources_1/new/manchester_tx_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_tx_behavioural/manchester_tx_behavioural.srcs/sources_1/new/manchester_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_dp__sim_par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dp__sim_par
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_txm_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/sim_1/new/manchester_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto fc1d1eca286b4b7dae1b8c9949dd8041 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot manchester_top_tb_behav xil_defaultlib.manchester_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram_dp__sim_par(RAM_DEPTH=8,INIT...
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.ram_dp__sim_par(RAM_DEPTH=8,ADDR...
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.uart_txm_ex(BITCOUNTMAX=8,SAMPLE...
Compiling module xil_defaultlib.uart_tx_wrapper(BITCOUNTMAX=8,SA...
Compiling module xil_defaultlib.Manchester_rx_uart_top
Compiling module xil_defaultlib.manchester_top
Compiling module xil_defaultlib.manchester_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot manchester_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "manchester_top_tb_behav -key {Behavioral:sim_1:Functional:manchester_top_tb} -tclbatch {manchester_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source manchester_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file data.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'manchester_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6506.434 ; gain = 68.047 ; free physical = 1400 ; free virtual = 4302
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'manchester_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim/data.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj manchester_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_rx_behavioural/manchester_rx_behavioural.srcs/sources_1/new/Manchester_rx_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Manchester_rx_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_rx_behavioural/manchester_rx_behavioural.srcs/sources_1/new/manchester_rx_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_rx_behavioural/manchester_rx_behavioural.srcs/sources_1/new/manchester_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/sources_1/new/manchester_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_tx_behavioural/manchester_tx_behavioural.srcs/sources_1/new/manchester_tx_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_tx_behavioural/manchester_tx_behavioural.srcs/sources_1/new/manchester_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_dp__sim_par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dp__sim_par
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_txm_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/sim_1/new/manchester_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto fc1d1eca286b4b7dae1b8c9949dd8041 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot manchester_top_tb_behav xil_defaultlib.manchester_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram_dp__sim_par(RAM_DEPTH=8,INIT...
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.ram_dp__sim_par(RAM_DEPTH=8,ADDR...
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.uart_txm_ex(BITCOUNTMAX=8,SAMPLE...
Compiling module xil_defaultlib.uart_tx_wrapper(BITCOUNTMAX=8,SA...
Compiling module xil_defaultlib.Manchester_rx_uart_top
Compiling module xil_defaultlib.manchester_top
Compiling module xil_defaultlib.manchester_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot manchester_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Too many words specified in data file data.mem
run all
$finish called at time : 16684100 ns : File "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/sim_1/new/manchester_top_tb.v" Line 113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'manchester_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim/data.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj manchester_top_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto fc1d1eca286b4b7dae1b8c9949dd8041 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot manchester_top_tb_behav xil_defaultlib.manchester_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "manchester_top_tb_behav -key {Behavioral:sim_1:Functional:manchester_top_tb} -tclbatch {manchester_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source manchester_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file data.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'manchester_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
$finish called at time : 16684100 ns : File "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/sim_1/new/manchester_top_tb.v" Line 113
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6675.566 ; gain = 0.000 ; free physical = 123 ; free virtual = 3869
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 6804.207 ; gain = 282.562 ; free physical = 134 ; free virtual = 3746
create_clock -period 10.000 -name clk100M -waveform {0.000 5.000} [get_ports clk100M]
create_clock -period 50.000 -name clk100M -waveform {0.000 25.000} [list [get_ports clk20M] ]
WARNING: [Constraints 18-619] A clock with name 'clk100M' already exists, overwriting the previous clock with the same name.
file mkdir /home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/constrs_1/new
close [ open /home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/constrs_1/new/tim.xdc w ]
add_files -fileset constrs_1 /home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/constrs_1/new/tim.xdc
set_property target_constrs_file /home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/constrs_1/new/tim.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7191.457 ; gain = 0.000 ; free physical = 144 ; free virtual = 3274
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Nov  9 10:11:52 2020] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Nov  9 10:12:24 2020] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7238.617 ; gain = 0.000 ; free physical = 1089 ; free virtual = 3104
Restored from archive | CPU: 0.020000 secs | Memory: 0.257027 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7238.617 ; gain = 0.000 ; free physical = 1089 ; free virtual = 3104
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7238.617 ; gain = 0.000 ; free physical = 1090 ; free virtual = 3105
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/impl/func/xsim/manchester_top_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/impl/func/xsim/manchester_top_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'manchester_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/impl/func/xsim/data.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj manchester_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/impl/func/xsim/manchester_top_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Manchester_rx_uart_top
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-311] analyzing module manchester_top
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-311] analyzing module ram_dp__sim_par
INFO: [VRFC 10-311] analyzing module ram_dp__sim_par__parameterized0
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/sim_1/new/manchester_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto fc1d1eca286b4b7dae1b8c9949dd8041 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot manchester_top_tb_func_impl xil_defaultlib.manchester_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ram_dp__sim_par__parameterized0
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.uart_txm_ex
Compiling module xil_defaultlib.uart_tx_wrapper
Compiling module xil_defaultlib.Manchester_rx_uart_top
Compiling module unisims_ver.RAM32M(INIT_A=64'b01110010011100...
Compiling module xil_defaultlib.ram_dp__sim_par
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.manchester_top
Compiling module xil_defaultlib.manchester_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot manchester_top_tb_func_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/impl/func/xsim/xsim.dir/manchester_top_tb_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  9 10:16:16 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "manchester_top_tb_func_impl -key {Post-Implementation:sim_1:Functional:manchester_top_tb} -tclbatch {manchester_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source manchester_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'manchester_top_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7398.695 ; gain = 3.227 ; free physical = 796 ; free virtual = 2960
run all
$finish called at time : 16684100 ns : File "/home/ukallakuri/hardware_design/designs/manchester_tx_rx/manchester_top/manchester_top.srcs/sim_1/new/manchester_top_tb.v" Line 113
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 7398.695 ; gain = 0.000 ; free physical = 971 ; free virtual = 3239
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
