List of Projects in the Repo
==============================

* 8-bit Timer0 of ATMega328
* Verification Testbench for Timer0 of ATMega328
* 32-bit to 15-bit variable length FIFO
* Single Cycle MIPS (Can execute 23 instructions)
* Five Stage Pipelined MIPS (Can execute 23 instruction. Has a pipeline capable of forwarding and stalling)
* Root Mean Square Calculator
