Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 14 05:48:38 2024
| Host         : progenorLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (75)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (15)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (75)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instruction[12] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instruction[13] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instruction[14] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instruction[15] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instruction[16] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: instruction[17] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PFC_inst/phasenum_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PFC_inst/phasenum_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PFC_inst/phasenum_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   30          inf        0.000                      0                   30           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            PortID[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.568ns (54.636%)  route 3.793ns (45.364%))
  Logic Levels:           3  (IBUF=1 LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  Reset_IBUF_inst/O
                         net (fo=11, routed)          1.733     2.784    IfAndDec_inst/AR[0]
    SLICE_X0Y14          LDCE (SetClr_ldce_CLR_Q)     0.898     3.682 f  IfAndDec_inst/PortID_dir_reg[0]/Q
                         net (fo=1, routed)           2.060     5.742    PortID_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         2.619     8.360 f  PortID_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.360    PortID[0]
    W6                                                                f  PortID[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            PortID[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.208ns  (logic 4.604ns (56.084%)  route 3.605ns (43.916%))
  Logic Levels:           3  (IBUF=1 LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  Reset_IBUF_inst/O
                         net (fo=11, routed)          1.733     2.784    IfAndDec_inst/AR[0]
    SLICE_X0Y14          LDCE (SetClr_ldce_CLR_Q)     0.898     3.682 f  IfAndDec_inst/PortID_dir_reg[3]/Q
                         net (fo=1, routed)           1.872     5.554    PortID_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         2.654     8.208 f  PortID_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.208    PortID[3]
    V11                                                               f  PortID[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            PortID[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.197ns  (logic 4.589ns (55.982%)  route 3.608ns (44.018%))
  Logic Levels:           3  (IBUF=1 LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  Reset_IBUF_inst/O
                         net (fo=11, routed)          1.733     2.784    IfAndDec_inst/AR[0]
    SLICE_X1Y14          LDCE (SetClr_ldce_CLR_Q)     0.885     3.669 f  IfAndDec_inst/PortID_dir_reg[2]/Q
                         net (fo=1, routed)           1.875     5.544    PortID_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         2.653     8.197 f  PortID_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.197    PortID[2]
    V10                                                               f  PortID[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            PortID[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.156ns  (logic 4.562ns (55.940%)  route 3.593ns (44.060%))
  Logic Levels:           3  (IBUF=1 LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  Reset_IBUF_inst/O
                         net (fo=11, routed)          1.733     2.784    IfAndDec_inst/AR[0]
    SLICE_X0Y14          LDCE (SetClr_ldce_CLR_Q)     0.898     3.682 f  IfAndDec_inst/PortID_dir_reg[1]/Q
                         net (fo=1, routed)           1.861     5.543    PortID_OBUF[1]
    V6                   OBUF (Prop_obuf_I_O)         2.613     8.156 f  PortID_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.156    PortID[1]
    V6                                                                f  PortID[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            PortID[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.099ns  (logic 4.645ns (57.360%)  route 3.453ns (42.640%))
  Logic Levels:           3  (IBUF=1 LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  Reset_IBUF_inst/O
                         net (fo=11, routed)          1.578     2.629    IfAndDec_inst/AR[0]
    SLICE_X0Y16          LDCE (SetClr_ldce_CLR_Q)     0.898     3.527 f  IfAndDec_inst/PortID_dir_reg[4]/Q
                         net (fo=1, routed)           1.875     5.402    PortID_OBUF[4]
    Y13                  OBUF (Prop_obuf_I_O)         2.696     8.099 f  PortID_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.099    PortID[4]
    Y13                                                               f  PortID[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            PortID[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.644ns (57.373%)  route 3.450ns (42.627%))
  Logic Levels:           3  (IBUF=1 LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  Reset_IBUF_inst/O
                         net (fo=11, routed)          1.733     2.784    IfAndDec_inst/AR[0]
    SLICE_X0Y14          LDCE (SetClr_ldce_CLR_Q)     0.898     3.682 f  IfAndDec_inst/PortID_dir_reg[5]/Q
                         net (fo=1, routed)           1.718     5.400    PortID_OBUF[5]
    Y12                  OBUF (Prop_obuf_I_O)         2.695     8.095 f  PortID_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.095    PortID[5]
    Y12                                                               f  PortID[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            PortID[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 4.612ns (58.350%)  route 3.292ns (41.650%))
  Logic Levels:           3  (IBUF=1 LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  Reset_IBUF_inst/O
                         net (fo=11, routed)          1.578     2.629    IfAndDec_inst/AR[0]
    SLICE_X0Y16          LDCE (SetClr_ldce_CLR_Q)     0.898     3.527 f  IfAndDec_inst/PortID_dir_reg[7]/Q
                         net (fo=1, routed)           1.714     5.241    PortID_OBUF[7]
    T5                   OBUF (Prop_obuf_I_O)         2.663     7.905 f  PortID_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.905    PortID[7]
    T5                                                                f  PortID[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            PortID[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 4.555ns (58.048%)  route 3.292ns (41.952%))
  Logic Levels:           3  (IBUF=1 LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  Reset_IBUF_inst/O
                         net (fo=11, routed)          1.578     2.629    IfAndDec_inst/AR[0]
    SLICE_X0Y16          LDCE (SetClr_ldce_CLR_Q)     0.898     3.527 f  IfAndDec_inst/PortID_dir_reg[6]/Q
                         net (fo=1, routed)           1.714     5.241    PortID_OBUF[6]
    U5                   OBUF (Prop_obuf_I_O)         2.606     7.846 f  PortID_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.846    PortID[6]
    U5                                                                f  PortID[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[15]
                            (input port)
  Destination:            IfAndDec_inst/PortID_dir_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.560ns  (logic 1.246ns (27.320%)  route 3.315ns (72.680%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  instruction[15] (IN)
                         net (fo=0)                   0.000     0.000    instruction[15]
    Y7                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  instruction_IBUF[15]_inst/O
                         net (fo=2, routed)           1.398     2.396    IfAndDec_inst/instruction_IBUF[11]
    SLICE_X0Y22          LUT6 (Prop_lut6_I2_O)        0.124     2.520 r  IfAndDec_inst/PortID_dir_reg[7]_i_3/O
                         net (fo=8, routed)           1.258     3.778    IfAndDec_inst/PortID_dir_reg[7]_i_3_n_0
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     3.902 r  IfAndDec_inst/PortID_dir_reg[2]_i_1/O
                         net (fo=1, routed)           0.658     4.560    IfAndDec_inst/PortID_dir_reg[2]_i_1_n_0
    SLICE_X1Y14          LDCE                                         r  IfAndDec_inst/PortID_dir_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[15]
                            (input port)
  Destination:            IfAndDec_inst/PortID_dir_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.431ns  (logic 1.246ns (28.120%)  route 3.185ns (71.880%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  instruction[15] (IN)
                         net (fo=0)                   0.000     0.000    instruction[15]
    Y7                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  instruction_IBUF[15]_inst/O
                         net (fo=2, routed)           1.398     2.396    IfAndDec_inst/instruction_IBUF[11]
    SLICE_X0Y22          LUT6 (Prop_lut6_I2_O)        0.124     2.520 r  IfAndDec_inst/PortID_dir_reg[7]_i_3/O
                         net (fo=8, routed)           1.266     3.786    IfAndDec_inst/PortID_dir_reg[7]_i_3_n_0
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     3.910 r  IfAndDec_inst/PortID_dir_reg[1]_i_1/O
                         net (fo=1, routed)           0.521     4.431    IfAndDec_inst/PortID_dir_reg[1]_i_1_n_0
    SLICE_X0Y14          LDCE                                         r  IfAndDec_inst/PortID_dir_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PFC_inst/phasenum_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PFC_inst/phasenum_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.210ns (48.025%)  route 0.227ns (51.975%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  PFC_inst/phasenum_reg[0]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  PFC_inst/phasenum_reg[0]/Q
                         net (fo=4, routed)           0.227     0.394    PFC_inst/Instr_phase[0]
    SLICE_X0Y18          LUT3 (Prop_lut3_I2_O)        0.043     0.437 r  PFC_inst/phasenum[2]_i_1/O
                         net (fo=1, routed)           0.000     0.437    PFC_inst/phasenum[2]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  PFC_inst/phasenum_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PFC_inst/phasenum_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PFC_inst/phasenum_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.212ns (48.261%)  route 0.227ns (51.739%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  PFC_inst/phasenum_reg[0]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  PFC_inst/phasenum_reg[0]/Q
                         net (fo=4, routed)           0.227     0.394    PFC_inst/Instr_phase[0]
    SLICE_X0Y18          LUT3 (Prop_lut3_I2_O)        0.045     0.439 r  PFC_inst/phasenum[1]_i_1/O
                         net (fo=1, routed)           0.000     0.439    PFC_inst/phasenum[1]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  PFC_inst/phasenum_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PFC_inst/phasenum_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PFC_inst/phasenum_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.249ns (52.584%)  route 0.225ns (47.416%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  PFC_inst/phasenum_reg[2]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.151     0.151 f  PFC_inst/phasenum_reg[2]/Q
                         net (fo=4, routed)           0.109     0.260    PFC_inst/Instr_phase[2]
    SLICE_X0Y18          LUT3 (Prop_lut3_I0_O)        0.098     0.358 r  PFC_inst/phasenum[0]_i_1/O
                         net (fo=1, routed)           0.116     0.474    PFC_inst/phasenum[0]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  PFC_inst/phasenum_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[4]
                            (input port)
  Destination:            IfAndDec_inst/PortID_dir_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.275ns (41.996%)  route 0.379ns (58.004%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  instruction[4] (IN)
                         net (fo=0)                   0.000     0.000    instruction[4]
    W9                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  instruction_IBUF[4]_inst/O
                         net (fo=1, routed)           0.379     0.609    IfAndDec_inst/instruction_IBUF[4]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.654 r  IfAndDec_inst/PortID_dir_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.654    IfAndDec_inst/PortID_dir_reg[4]_i_1_n_0
    SLICE_X0Y16          LDCE                                         r  IfAndDec_inst/PortID_dir_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[0]
                            (input port)
  Destination:            IfAndDec_inst/PortID_dir_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.290ns (38.783%)  route 0.457ns (61.217%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  instruction[0] (IN)
                         net (fo=0)                   0.000     0.000    instruction[0]
    Y11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  instruction_IBUF[0]_inst/O
                         net (fo=1, routed)           0.457     0.704    IfAndDec_inst/instruction_IBUF[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.043     0.747 r  IfAndDec_inst/PortID_dir_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.747    IfAndDec_inst/PortID_dir_reg[0]_i_1_n_0
    SLICE_X0Y14          LDCE                                         r  IfAndDec_inst/PortID_dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[1]
                            (input port)
  Destination:            IfAndDec_inst/PortID_dir_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.288ns (36.770%)  route 0.496ns (63.230%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  instruction[1] (IN)
                         net (fo=0)                   0.000     0.000    instruction[1]
    W11                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instruction_IBUF[1]_inst/O
                         net (fo=1, routed)           0.325     0.568    IfAndDec_inst/instruction_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.613 r  IfAndDec_inst/PortID_dir_reg[1]_i_1/O
                         net (fo=1, routed)           0.171     0.784    IfAndDec_inst/PortID_dir_reg[1]_i_1_n_0
    SLICE_X0Y14          LDCE                                         r  IfAndDec_inst/PortID_dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            PFC_inst/phasenum_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.279ns (32.340%)  route 0.584ns (67.660%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V7                   IBUF (Prop_ibuf_I_O)         0.279     0.279 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          0.584     0.863    PFC_inst/reset
    SLICE_X0Y18          FDCE                                         f  PFC_inst/phasenum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            PFC_inst/phasenum_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.279ns (32.340%)  route 0.584ns (67.660%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V7                   IBUF (Prop_ibuf_I_O)         0.279     0.279 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          0.584     0.863    PFC_inst/reset
    SLICE_X0Y18          FDCE                                         f  PFC_inst/phasenum_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            PFC_inst/phasenum_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.279ns (32.340%)  route 0.584ns (67.660%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V7                   IBUF (Prop_ibuf_I_O)         0.279     0.279 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          0.584     0.863    PFC_inst/reset
    SLICE_X0Y18          FDCE                                         f  PFC_inst/phasenum_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[6]
                            (input port)
  Destination:            IfAndDec_inst/PortID_dir_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.871ns  (logic 0.325ns (37.354%)  route 0.545ns (62.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  instruction[6] (IN)
                         net (fo=0)                   0.000     0.000    instruction[6]
    W8                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  instruction_IBUF[6]_inst/O
                         net (fo=1, routed)           0.379     0.659    IfAndDec_inst/instruction_IBUF[6]
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.045     0.704 r  IfAndDec_inst/PortID_dir_reg[6]_i_1/O
                         net (fo=1, routed)           0.166     0.871    IfAndDec_inst/PortID_dir_reg[6]_i_1_n_0
    SLICE_X0Y16          LDCE                                         r  IfAndDec_inst/PortID_dir_reg[6]/D
  -------------------------------------------------------------------    -------------------





