// Seed: 1025608956
macromodule module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd3,
    parameter id_4 = 32'd85
) (
    id_1
);
  output reg id_1;
  assign id_1 = 1;
  for (id_2 = id_2; ~""; id_1 = id_2 && id_2) begin : LABEL_0
    assign id_1 = (1 !== -1);
  end
  static logic [-1 : -1] _id_3 = id_2;
  module_0 modCall_1 ();
  wire [ -1 'b0 : 1] _id_4;
  wire [id_3 : id_4] id_5;
  parameter id_6 = (1);
  wire id_7;
endmodule
