{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 09:30:37 2010 " "Info: Processing started: Tue Aug 10 09:30:37 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[3\] register SDIO~reg0 84.85 MHz 11.785 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 84.85 MHz between source register \"N\[3\]\" and destination register \"SDIO~reg0\" (period= 11.785 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.565 ns + Longest register register " "Info: + Longest register to register delay is 11.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[3\] 1 REG LCFF_X41_Y20_N7 447 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y20_N7; Fanout = 447; REG Node = 'N\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[3] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.384 ns) + CELL(0.150 ns) 2.534 ns Mux0~16335 2 COMB LCCOMB_X60_Y17_N8 1 " "Info: 2: + IC(2.384 ns) + CELL(0.150 ns) = 2.534 ns; Loc. = LCCOMB_X60_Y17_N8; Fanout = 1; COMB Node = 'Mux0~16335'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { N[3] Mux0~16335 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.060 ns Mux0~16336 3 COMB LCCOMB_X60_Y17_N6 1 " "Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 3.060 ns; Loc. = LCCOMB_X60_Y17_N6; Fanout = 1; COMB Node = 'Mux0~16336'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { Mux0~16335 Mux0~16336 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.343 ns) + CELL(0.150 ns) 5.553 ns Mux0~16337 4 COMB LCCOMB_X31_Y21_N22 1 " "Info: 4: + IC(2.343 ns) + CELL(0.150 ns) = 5.553 ns; Loc. = LCCOMB_X31_Y21_N22; Fanout = 1; COMB Node = 'Mux0~16337'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { Mux0~16336 Mux0~16337 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.419 ns) 6.223 ns Mux0~16338 5 COMB LCCOMB_X31_Y21_N24 1 " "Info: 5: + IC(0.251 ns) + CELL(0.419 ns) = 6.223 ns; Loc. = LCCOMB_X31_Y21_N24; Fanout = 1; COMB Node = 'Mux0~16338'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { Mux0~16337 Mux0~16338 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.438 ns) 8.216 ns Mux0~16339 6 COMB LCCOMB_X36_Y14_N14 1 " "Info: 6: + IC(1.555 ns) + CELL(0.438 ns) = 8.216 ns; Loc. = LCCOMB_X36_Y14_N14; Fanout = 1; COMB Node = 'Mux0~16339'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { Mux0~16338 Mux0~16339 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.416 ns) 8.884 ns Mux0~16382 7 COMB LCCOMB_X36_Y14_N4 1 " "Info: 7: + IC(0.252 ns) + CELL(0.416 ns) = 8.884 ns; Loc. = LCCOMB_X36_Y14_N4; Fanout = 1; COMB Node = 'Mux0~16382'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { Mux0~16339 Mux0~16382 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 9.417 ns Mux0~16553 8 COMB LCCOMB_X36_Y14_N22 1 " "Info: 8: + IC(0.258 ns) + CELL(0.275 ns) = 9.417 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 1; COMB Node = 'Mux0~16553'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Mux0~16382 Mux0~16553 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.150 ns) 10.286 ns Mux0~16724 9 COMB LCCOMB_X35_Y13_N10 1 " "Info: 9: + IC(0.719 ns) + CELL(0.150 ns) = 10.286 ns; Loc. = LCCOMB_X35_Y13_N10; Fanout = 1; COMB Node = 'Mux0~16724'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { Mux0~16553 Mux0~16724 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 10.686 ns Mux0~16725 10 COMB LCCOMB_X35_Y13_N6 1 " "Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 10.686 ns; Loc. = LCCOMB_X35_Y13_N6; Fanout = 1; COMB Node = 'Mux0~16725'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Mux0~16724 Mux0~16725 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 11.085 ns Mux0~17130 11 COMB LCCOMB_X35_Y13_N0 1 " "Info: 11: + IC(0.249 ns) + CELL(0.150 ns) = 11.085 ns; Loc. = LCCOMB_X35_Y13_N0; Fanout = 1; COMB Node = 'Mux0~17130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Mux0~16725 Mux0~17130 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 11.481 ns SDIO~1155 12 COMB LCCOMB_X35_Y13_N20 1 " "Info: 12: + IC(0.246 ns) + CELL(0.150 ns) = 11.481 ns; Loc. = LCCOMB_X35_Y13_N20; Fanout = 1; COMB Node = 'SDIO~1155'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Mux0~17130 SDIO~1155 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.565 ns SDIO~reg0 13 REG LCFF_X35_Y13_N21 3 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 11.565 ns; Loc. = LCFF_X35_Y13_N21; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1155 SDIO~reg0 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.807 ns ( 24.27 % ) " "Info: Total cell delay = 2.807 ns ( 24.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.758 ns ( 75.73 % ) " "Info: Total interconnect delay = 8.758 ns ( 75.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.565 ns" { N[3] Mux0~16335 Mux0~16336 Mux0~16337 Mux0~16338 Mux0~16339 Mux0~16382 Mux0~16553 Mux0~16724 Mux0~16725 Mux0~17130 SDIO~1155 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.565 ns" { N[3] Mux0~16335 Mux0~16336 Mux0~16337 Mux0~16338 Mux0~16339 Mux0~16382 Mux0~16553 Mux0~16724 Mux0~16725 Mux0~17130 SDIO~1155 SDIO~reg0 } { 0.000ns 2.384ns 0.251ns 2.343ns 0.251ns 1.555ns 0.252ns 0.258ns 0.719ns 0.250ns 0.249ns 0.246ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.419ns 0.438ns 0.416ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.654 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 154 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 154; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.654 ns SDIO~reg0 3 REG LCFF_X35_Y13_N21 3 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X35_Y13_N21; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.87 % ) " "Info: Total cell delay = 1.536 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.13 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.660 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 154 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 154; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.660 ns N\[3\] 3 REG LCFF_X41_Y20_N7 447 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X41_Y20_N7; Fanout = 447; REG Node = 'N\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.565 ns" { N[3] Mux0~16335 Mux0~16336 Mux0~16337 Mux0~16338 Mux0~16339 Mux0~16382 Mux0~16553 Mux0~16724 Mux0~16725 Mux0~17130 SDIO~1155 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.565 ns" { N[3] Mux0~16335 Mux0~16336 Mux0~16337 Mux0~16338 Mux0~16339 Mux0~16382 Mux0~16553 Mux0~16724 Mux0~16725 Mux0~17130 SDIO~1155 SDIO~reg0 } { 0.000ns 2.384ns 0.251ns 2.343ns 0.251ns 1.555ns 0.252ns 0.258ns 0.719ns 0.250ns 0.249ns 0.246ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.419ns 0.438ns 0.416ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register i\[8\] register memory_reg\[2909\] 135.43 MHz 7.384 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 135.43 MHz between source register \"i\[8\]\" and destination register \"memory_reg\[2909\]\" (period= 7.384 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.026 ns + Longest register register " "Info: + Longest register to register delay is 7.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[8\] 1 REG LCFF_X45_Y21_N17 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y21_N17; Fanout = 19; REG Node = 'i\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[8] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.388 ns) 1.202 ns Decoder2~12749 2 COMB LCCOMB_X47_Y21_N30 256 " "Info: 2: + IC(0.814 ns) + CELL(0.388 ns) = 1.202 ns; Loc. = LCCOMB_X47_Y21_N30; Fanout = 256; COMB Node = 'Decoder2~12749'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { i[8] Decoder2~12749 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(0.413 ns) 4.865 ns memory_reg~440157 3 COMB LCCOMB_X36_Y16_N14 1 " "Info: 3: + IC(3.250 ns) + CELL(0.413 ns) = 4.865 ns; Loc. = LCCOMB_X36_Y16_N14; Fanout = 1; COMB Node = 'memory_reg~440157'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { Decoder2~12749 memory_reg~440157 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.150 ns) 6.942 ns memory_reg~440158 4 COMB LCCOMB_X48_Y29_N2 1 " "Info: 4: + IC(1.927 ns) + CELL(0.150 ns) = 6.942 ns; Loc. = LCCOMB_X48_Y29_N2; Fanout = 1; COMB Node = 'memory_reg~440158'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { memory_reg~440157 memory_reg~440158 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.026 ns memory_reg\[2909\] 5 REG LCFF_X48_Y29_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.026 ns; Loc. = LCFF_X48_Y29_N3; Fanout = 2; REG Node = 'memory_reg\[2909\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~440158 memory_reg[2909] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.035 ns ( 14.73 % ) " "Info: Total cell delay = 1.035 ns ( 14.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.991 ns ( 85.27 % ) " "Info: Total interconnect delay = 5.991 ns ( 85.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.026 ns" { i[8] Decoder2~12749 memory_reg~440157 memory_reg~440158 memory_reg[2909] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.026 ns" { i[8] Decoder2~12749 memory_reg~440157 memory_reg~440158 memory_reg[2909] } { 0.000ns 0.814ns 3.250ns 1.927ns 0.000ns } { 0.000ns 0.388ns 0.413ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.144 ns - Smallest " "Info: - Smallest clock skew is -0.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.782 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.537 ns) 3.782 ns memory_reg\[2909\] 2 REG LCFF_X48_Y29_N3 2 " "Info: 2: + IC(2.423 ns) + CELL(0.537 ns) = 3.782 ns; Loc. = LCFF_X48_Y29_N3; Fanout = 2; REG Node = 'memory_reg\[2909\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.960 ns" { SCLK_PE_3 memory_reg[2909] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 35.93 % ) " "Info: Total cell delay = 1.359 ns ( 35.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 64.07 % ) " "Info: Total interconnect delay = 2.423 ns ( 64.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { SCLK_PE_3 memory_reg[2909] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.782 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2909] } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.926 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 3.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.537 ns) 3.926 ns i\[8\] 2 REG LCFF_X45_Y21_N17 19 " "Info: 2: + IC(2.567 ns) + CELL(0.537 ns) = 3.926 ns; Loc. = LCFF_X45_Y21_N17; Fanout = 19; REG Node = 'i\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.104 ns" { SCLK_PE_3 i[8] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 34.62 % ) " "Info: Total cell delay = 1.359 ns ( 34.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.567 ns ( 65.38 % ) " "Info: Total interconnect delay = 2.567 ns ( 65.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.926 ns" { SCLK_PE_3 i[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.926 ns" { SCLK_PE_3 SCLK_PE_3~combout i[8] } { 0.000ns 0.000ns 2.567ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { SCLK_PE_3 memory_reg[2909] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.782 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2909] } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.926 ns" { SCLK_PE_3 i[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.926 ns" { SCLK_PE_3 SCLK_PE_3~combout i[8] } { 0.000ns 0.000ns 2.567ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.026 ns" { i[8] Decoder2~12749 memory_reg~440157 memory_reg~440158 memory_reg[2909] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.026 ns" { i[8] Decoder2~12749 memory_reg~440157 memory_reg~440158 memory_reg[2909] } { 0.000ns 0.814ns 3.250ns 1.927ns 0.000ns } { 0.000ns 0.388ns 0.413ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { SCLK_PE_3 memory_reg[2909] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.782 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2909] } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.926 ns" { SCLK_PE_3 i[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.926 ns" { SCLK_PE_3 SCLK_PE_3~combout i[8] } { 0.000ns 0.000ns 2.567ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[738\] SDIO_PE_5 SCLK_PE_3 7.152 ns register " "Info: tsu for register \"memory_reg\[738\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 7.152 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.968 ns + Longest pin register " "Info: + Longest pin to register delay is 10.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(9.604 ns) + CELL(0.438 ns) 10.884 ns memory_reg~442892 2 COMB LCCOMB_X32_Y16_N0 1 " "Info: 2: + IC(9.604 ns) + CELL(0.438 ns) = 10.884 ns; Loc. = LCCOMB_X32_Y16_N0; Fanout = 1; COMB Node = 'memory_reg~442892'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.042 ns" { SDIO_PE_5 memory_reg~442892 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.968 ns memory_reg\[738\] 3 REG LCFF_X32_Y16_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 10.968 ns; Loc. = LCFF_X32_Y16_N1; Fanout = 2; REG Node = 'memory_reg\[738\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~442892 memory_reg[738] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 12.44 % ) " "Info: Total cell delay = 1.364 ns ( 12.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.604 ns ( 87.56 % ) " "Info: Total interconnect delay = 9.604 ns ( 87.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.968 ns" { SDIO_PE_5 memory_reg~442892 memory_reg[738] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.968 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~442892 memory_reg[738] } { 0.000ns 0.000ns 9.604ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.780 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.421 ns) + CELL(0.537 ns) 3.780 ns memory_reg\[738\] 2 REG LCFF_X32_Y16_N1 2 " "Info: 2: + IC(2.421 ns) + CELL(0.537 ns) = 3.780 ns; Loc. = LCFF_X32_Y16_N1; Fanout = 2; REG Node = 'memory_reg\[738\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { SCLK_PE_3 memory_reg[738] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 35.95 % ) " "Info: Total cell delay = 1.359 ns ( 35.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.421 ns ( 64.05 % ) " "Info: Total interconnect delay = 2.421 ns ( 64.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.780 ns" { SCLK_PE_3 memory_reg[738] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.780 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[738] } { 0.000ns 0.000ns 2.421ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.968 ns" { SDIO_PE_5 memory_reg~442892 memory_reg[738] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.968 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~442892 memory_reg[738] } { 0.000ns 0.000ns 9.604ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.780 ns" { SCLK_PE_3 memory_reg[738] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.780 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[738] } { 0.000ns 0.000ns 2.421ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext IO_RESET IO_RESET~reg0 9.776 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"IO_RESET\" through register \"IO_RESET~reg0\" is 9.776 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.648 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 154 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 154; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.648 ns IO_RESET~reg0 3 REG LCFF_X20_Y10_N1 1 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X20_Y10_N1; Fanout = 1; REG Node = 'IO_RESET~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { ten_MHz_ext~clkctrl IO_RESET~reg0 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.01 % ) " "Info: Total cell delay = 1.536 ns ( 58.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 41.99 % ) " "Info: Total interconnect delay = 1.112 ns ( 41.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { ten_MHz_ext ten_MHz_ext~clkctrl IO_RESET~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl IO_RESET~reg0 } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.878 ns + Longest register pin " "Info: + Longest register to pin delay is 6.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_RESET~reg0 1 REG LCFF_X20_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y10_N1; Fanout = 1; REG Node = 'IO_RESET~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_RESET~reg0 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.246 ns) + CELL(2.632 ns) 6.878 ns IO_RESET 2 PIN PIN_L25 0 " "Info: 2: + IC(4.246 ns) + CELL(2.632 ns) = 6.878 ns; Loc. = PIN_L25; Fanout = 0; PIN Node = 'IO_RESET'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { IO_RESET~reg0 IO_RESET } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 38.27 % ) " "Info: Total cell delay = 2.632 ns ( 38.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.246 ns ( 61.73 % ) " "Info: Total interconnect delay = 4.246 ns ( 61.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { IO_RESET~reg0 IO_RESET } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.878 ns" { IO_RESET~reg0 IO_RESET } { 0.000ns 4.246ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { ten_MHz_ext ten_MHz_ext~clkctrl IO_RESET~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl IO_RESET~reg0 } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { IO_RESET~reg0 IO_RESET } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.878 ns" { IO_RESET~reg0 IO_RESET } { 0.000ns 4.246ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "memory_reg\[2372\] SDIO_PE_5 SCLK_PE_3 -1.812 ns register " "Info: th for register \"memory_reg\[2372\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is -1.812 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 4.049 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 4.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.690 ns) + CELL(0.537 ns) 4.049 ns memory_reg\[2372\] 2 REG LCFF_X58_Y20_N25 2 " "Info: 2: + IC(2.690 ns) + CELL(0.537 ns) = 4.049 ns; Loc. = LCFF_X58_Y20_N25; Fanout = 2; REG Node = 'memory_reg\[2372\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.227 ns" { SCLK_PE_3 memory_reg[2372] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 33.56 % ) " "Info: Total cell delay = 1.359 ns ( 33.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.690 ns ( 66.44 % ) " "Info: Total interconnect delay = 2.690 ns ( 66.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.049 ns" { SCLK_PE_3 memory_reg[2372] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.049 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2372] } { 0.000ns 0.000ns 2.690ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.127 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.051 ns) + CELL(0.150 ns) 6.043 ns memory_reg~439176 2 COMB LCCOMB_X58_Y20_N24 1 " "Info: 2: + IC(5.051 ns) + CELL(0.150 ns) = 6.043 ns; Loc. = LCCOMB_X58_Y20_N24; Fanout = 1; COMB Node = 'memory_reg~439176'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { SDIO_PE_5 memory_reg~439176 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.127 ns memory_reg\[2372\] 3 REG LCFF_X58_Y20_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.127 ns; Loc. = LCFF_X58_Y20_N25; Fanout = 2; REG Node = 'memory_reg\[2372\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~439176 memory_reg[2372] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 17.56 % ) " "Info: Total cell delay = 1.076 ns ( 17.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.051 ns ( 82.44 % ) " "Info: Total interconnect delay = 5.051 ns ( 82.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { SDIO_PE_5 memory_reg~439176 memory_reg[2372] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~439176 memory_reg[2372] } { 0.000ns 0.000ns 5.051ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.049 ns" { SCLK_PE_3 memory_reg[2372] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.049 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2372] } { 0.000ns 0.000ns 2.690ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { SDIO_PE_5 memory_reg~439176 memory_reg[2372] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~439176 memory_reg[2372] } { 0.000ns 0.000ns 5.051ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Allocated 188 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 09:30:43 2010 " "Info: Processing ended: Tue Aug 10 09:30:43 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
