-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Fri Apr 19 14:23:44 2019
-- Host        : DESKTOP-6RO2CF2 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {D:/MEGAsync/SEE09-2/S8/Proco 8bit/repo/ProceXeirb/src/IP
--               block/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl}
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_bindec : entity is "bindec";
end blk_mem_gen_0_bindec;

architecture STRUCTURE of blk_mem_gen_0_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    douta_array : in STD_LOGIC_VECTOR ( 49 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_0_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_mux is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[14]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[15]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[16]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[17]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[18]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[19]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[20]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[21]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[22]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[23]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[24]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(25),
      I1 => sel_pipe,
      I2 => douta_array(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(35),
      I1 => sel_pipe,
      I2 => douta_array(10),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(36),
      I1 => sel_pipe,
      I2 => douta_array(11),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(37),
      I1 => sel_pipe,
      I2 => douta_array(12),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(38),
      I1 => sel_pipe,
      I2 => douta_array(13),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(39),
      I1 => sel_pipe,
      I2 => douta_array(14),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(40),
      I1 => sel_pipe,
      I2 => douta_array(15),
      O => douta(15)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(41),
      I1 => sel_pipe,
      I2 => douta_array(16),
      O => douta(16)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(42),
      I1 => sel_pipe,
      I2 => douta_array(17),
      O => douta(17)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(43),
      I1 => sel_pipe,
      I2 => douta_array(18),
      O => douta(18)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(44),
      I1 => sel_pipe,
      I2 => douta_array(19),
      O => douta(19)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(26),
      I1 => sel_pipe,
      I2 => douta_array(1),
      O => douta(1)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(45),
      I1 => sel_pipe,
      I2 => douta_array(20),
      O => douta(20)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(46),
      I1 => sel_pipe,
      I2 => douta_array(21),
      O => douta(21)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(47),
      I1 => sel_pipe,
      I2 => douta_array(22),
      O => douta(22)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(48),
      I1 => sel_pipe,
      I2 => douta_array(23),
      O => douta(23)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(49),
      I1 => sel_pipe,
      I2 => douta_array(24),
      O => douta(24)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(27),
      I1 => sel_pipe,
      I2 => douta_array(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(28),
      I1 => sel_pipe,
      I2 => douta_array(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(29),
      I1 => sel_pipe,
      I2 => douta_array(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(30),
      I1 => sel_pipe,
      I2 => douta_array(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(31),
      I1 => sel_pipe,
      I2 => douta_array(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(32),
      I1 => sel_pipe,
      I2 => douta_array(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(33),
      I1 => sel_pipe,
      I2 => douta_array(8),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(34),
      I1 => sel_pipe,
      I2 => douta_array(9),
      O => douta(9)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe,
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000008000000240",
      INITP_01 => X"AA80000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INITP_03 => X"002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"AAA0000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INITP_07 => X"0002AEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INITP_08 => X"0000000000080000000000000000000000000000000000000000000000000000",
      INITP_09 => X"AE80000000000000000000000010000000008000000000000100000000000100",
      INITP_0A => X"AAAAAAAAAAAFAFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEAAAAAAA",
      INITP_0B => X"002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"AA80000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"BAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INITP_0F => X"0015555555402AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_00 => X"616363757457146C741A726C6C570C6C7312726C6C57D35757D3575656585857",
      INIT_01 => X"5E5A5D596357635C636357635B636357635A6363576359630061626272635763",
      INIT_02 => X"5DAC6D6E6D5F5D5C5D5F6D5D5F565D5F6E605E505E606E5E604A5E60605C5F5B",
      INIT_03 => X"657765657268767E72656857655E60645D5F60705F6F5E605D5F705E6F5D6E5F",
      INIT_04 => X"667164776A686AA272666B7A6B796B6B696B6B6A78AC5F69695D6A5E66646666",
      INIT_05 => X"5D5F60705F6F5E605D5F705E6F5DBE605EFC6D6E886957696671667165776671",
      INIT_06 => X"696B6B6A78FC606A6A5E695D6665666664776464726776CE72646757655E6064",
      INIT_07 => X"25625762D86A576A667166716477667166716577696769F272666B7A6B796B6B",
      INIT_08 => X"8C7A8B7A8A7A897A887A877A867A857A847A837A827A817A807B7F7D7E7D7C7B",
      INIT_09 => X"A07D9F7D9E7B9D579C9B9A91997A987A978F96919594937B9291908F8E7A8D7A",
      INIT_0A => X"B4B3B27BB1B0AF9BAE57AD72AC7AAB7AAA7AA97AA87AA7A2A6A4A5A4A3A2A17B",
      INIT_0B => X"C472C372C28FC157C0A2BFA4BEA4BDA2BC7ABB8FBA9BB977B872B757B6A4B5B0",
      INIT_0C => X"D48FD357D2A2D172D057CFB0CEA4CD7DCC7BCB7ACA7AC97AC87AC77AC672C58F",
      INIT_0D => X"E48FE391E27BE17AE07ADFA2DE77DD7ADC9BDBB3DAB3D99BD872D78FD672D572",
      INIT_0E => X"F47AF37AF27AF17AF07AEF7AEE57EDA2EC8FEB7AEAA2E97BE87AE79BE691E57A",
      INIT_0F => X"047A037A027A017A007AFF9BFE91FD7AFC8FFB91FA7BF9A4F8B0F77AF67DF594",
      INIT_10 => X"147A1372127A117A10A40FB00E7A0D7D0C940B7A0A7A09A20877077A067A057A",
      INIT_11 => X"248F237B2272217B20911F7A1E7D1D7B1C7B1BB01A9B19B318B3179B16A41591",
      INIT_12 => X"34B03394327A317A30A22FB32E722D722C942B912A7A297D28A42772267225A4",
      INIT_13 => X"447A437A427A417A407D3FA43E723D723CA43B8F3A7B397B38A237573672357B",
      INIT_14 => X"547A537A527A517A507A4F7A4E7B4DA24C574B724A7B49B048944772467B4591",
      INIT_15 => X"6491637A627B61B0607D5F7B5E7D5D7B5C7B5BB05A57598F587D5794567A557A",
      INIT_16 => X"747A737A727A717A70A46F916E916D576C776B7D6A7A697A688F6757667A65A4",
      INIT_17 => X"847A837A827A8172807A7F777EB07D9B7C777B727A7A797A789177577677757D",
      INIT_18 => X"947A937A927A917A90578F7A8E7A8DB38C9B8B9B8AB3897B88B0877D867B857A",
      INIT_19 => X"A47AA37AA27AA17AA07A9F7A9E7A9D579C7A9B7A9A7A997A987A977A967A957A",
      INIT_1A => X"B4B3B37AB257B18FB057AFB3AEB0AD7AAC7AAB7AAA7AA97AA87AA77AA67AA57A",
      INIT_1B => X"C457C37AC27AC172C07ABF7ABE7ABD7ABC7ABB7ABA7AB97AB872B7B3B69BB59B",
      INIT_1C => X"D47AD37AD257D17AD07ACF7ACE7ACD7ACC57CB7ACA57C97AC87AC77AC67AC57A",
      INIT_1D => X"E4A2E3A2E29BE172E07ADF7ADE7ADD7ADC7ADB7ADA7AD97AD872D77AD69BD591",
      INIT_1E => X"F48FF372F27AF1A4F07DEFA4EE7DED72EC7AEB7AEA7AE97AE8A4E77DE67AE59B",
      INIT_1F => X"047D039B02A201A2009BFF7AFE77FD8FFCA4FB7AFA7AF9A4F87DF77AF67AF557",
      INIT_20 => X"149B137D127A117A107A0F7D0E940D720C720BA40A8F0994087A077D06940594",
      INIT_21 => X"247D237D2294217220721FA41E8F1D941C911B941A72195718A4178F16941572",
      INIT_22 => X"34943372325731A4308F2F942E7A2D7A2C912B942A72297228B327A22672259B",
      INIT_23 => X"457D44944394427D417A403A3F773E723D723C773B3A398F3891377A367A3591",
      INIT_24 => X"557A547A537A523A517D507A4F8F4E914D7B4C7A4B774A8F49724872478F4677",
      INIT_25 => X"653A647D637A628F6191607B5F9B5EA25D7A5C7A5B915A94598F587A57B0567B",
      INIT_26 => X"757A747A73917294717A707A6F7B6E916D7A6C8F6BA26A57698F687A67B0667B",
      INIT_27 => X"85728472838F82778157803A7F7D7E7A7D7A7CB07BA27A94797A787A779B76A2",
      INIT_28 => X"95779491937A927A917A907A8F7A8E7A8D7A8C7A8B7A8A7A897A887A8777868F",
      INIT_29 => X"A591A47BA39BA2B3A1B0A07A9F8F9E919D7B9C7A9B7A9A7A997A987A977A967A",
      INIT_2A => X"B572B47AB37AB27AB17AB07AAF7AAE7AAD7AAC7AAB7AAA9BA9B3A8B0A77AA68F",
      INIT_2B => X"C572C47BC37DC2A4C17DC09BBF77BE72BD72BC7BBB7DBAA4B97AB8B0B73AB657",
      INIT_2C => X"D57AD457D38FD257D18FD07ACF7ACE72CD7ACC7ACB7ACA7AC97DC89BC777C672",
      INIT_2D => X"E5A2E48FE37AE2A2E17BE07ADFA4DEB0DD7ADC7DDB94DA7AD97AD87AD77AD67A",
      INIT_2E => X"F57AF47AF37AF27AF17AF077EFB0EE77EDB0EC7AEB3AEAB3E957E872E77AE657",
      INIT_2F => X"057A04A203B3027201720094FF91FE7AFD7BFCA2FB57FA72F97BF8B0F794F67A",
      INIT_30 => X"15A414B013A4127A117A107A0F7A0E7A0D7A0C7A0B940AB0097A087A077A067A",
      INIT_31 => X"257A247A237A227A217A207A1F7A1E7A1D7A1C771B941AA419B018A417771694",
      INIT_32 => X"357A349B337D327B3172307A2F8F2E572D7A2C912B572A77297D287A277A267A",
      INIT_33 => X"457A447A437A427A415740B03F7A3E7A3D7D3CA43B573AB0397A387A377D36A4",
      INIT_34 => X"5572547A53B05277517A507A4F7A4E7A4D7A4C7A4B7A4A7A497A487A477A467A",
      INIT_35 => X"657A647A637A627A617A607A5F7A5EA45D915C9B5B7B5A7259A45891579B567B",
      INIT_36 => X"7557748F738F7257717A707A6F576E7A6D576C7A6B7A6A72697A687A677A6657",
      INIT_37 => X"85B384B08377827281B3807A7FB07E7B7D7A7C7A7B7A7AA4797D787A777A767A",
      INIT_38 => X"957A947A93919294917290728FB38EA28D9B8CB38B578A72897A88B087778672",
      INIT_39 => X"A594A4B0A394A257A172A07A9F7A9E7A9D919C949B729A5799A4988F9794967A",
      INIT_3A => X"B57DB47BB372B257B1A4B091AFA4AEA4AD7DAC7BAB72AA57A9A4A891A7A4A67A",
      INIT_3B => X"C57AC47AC37AC27BC191C07ABF8FBEA2BD57BCA4BB7DBA7AB97AB88FB77AB6A4",
      INIT_3C => X"D57AD494D37DD27AD17AD07ACF7ACE7ACD7ACC7ACB9BCAA2C97AC87AC791C694",
      INIT_3D => X"E57AE48FE3A2E257E194E07DDF7ADE8FDDA2DC57DB7ADA7AD97AD87AD77AD67A",
      INIT_3E => X"F58FF491F37BF27AF17AF0A2EF72EE7AED7AEC7AEB7AEA7AE97AE87AE794E67D",
      INIT_3F => X"067D05A404770391027A017A007AFF7AFE7AFD72FCFBFAB3F99BF8B3F7B0F67A",
      INIT_40 => X"167A157A14B0133A12571172107A0F7A0E720DB00C7D0B9B0A7709720872077B",
      INIT_41 => X"2691257A247A2391227B217720B01F7A1E7A1D7A1C721B7A1A7A197A1857178F",
      INIT_42 => X"367235913472337732B0317A307A2F7A2E7A2D7A2C7A2B7A2A7A297A287A277B",
      INIT_43 => X"467A457D4494437A427A41A240773F7A3E573DA23C8F3B7A3A8F39A438B03777",
      INIT_44 => X"567A5591547B535752A2518F507A4F8F4EA44D3A4CB34B574A72497A48A447B0",
      INIT_45 => X"667A657A647A637A627A617A60A45FB05E7A5D7D5C945B7A5A7A597A58A2578F",
      INIT_46 => X"75947477739472A471B070A41E7A6FA46EB06D7A6C7D6B946A7A697A687A677A",
      INIT_47 => X"85B384A483A4827A81A480A47FB37E7A7D7A7C7B7B8F7AA47957785777A4768F",
      INIT_48 => X"95A294579372927B91B090948F728E7B8D918C7A8B918AFB8957887287948691",
      INIT_49 => X"A58FA477A391A2FBA157A0729F949E919D949CB09B7A9A7A997A987A977A967B",
      INIT_4A => X"B57AB47AB37BB2A2B157B072AF7BAEB0AD94AC7AAB7AAA7AA9A4A857A772A694",
      INIT_4B => X"C4A4C37DC257C1B0C07ABF7ABE7DBDA4617ABC7BBBA2BA57B972B87BB7B0B694",
      INIT_4C => X"D47DD37AD27AD172D0A4CFFBCE72CDB0CC9BCBB0CAB3C9A4C87AC77AC691C5A4",
      INIT_4D => X"E47DE37AE27AE17AE0A4DF91DE7ADD72DC9BDB7DDA7BD972D87AD791D657D577",
      INIT_4E => X"F457F37AF2A4F191F09BEF7BEE72ED91EC57EB77EA7DE97AE87AE791E657E577",
      INIT_4F => X"04B0037D02FB01720057FF91FEA4FD91FC91FB94FA7DF957F87AF77AF67AF557",
      INIT_50 => X"14FB137212B01177107A0F7A0E7A0D7A0C7A0B7A0A7A097A087A077A067A058F",
      INIT_51 => X"247A237A227A217A207A1F7A1E7A1D7A1C7A1B571A7A197A187A178F16B0157D",
      INIT_52 => X"347A33573257317A307A2F572E7A2D7A2C7A2B7A2A7A297A287A277A267A257A",
      INIT_53 => X"4472435742774194409B3FB33E913D723CB03B943A94397D3872377D367A357A",
      INIT_54 => X"5472537A527A517250574F774E944D9B4CB34B7A4A72497A4857477A467A457A",
      INIT_55 => X"64A463A4627D61B060775F725EB35D575C7A5B7A5A7A5957587A577A567A557A",
      INIT_56 => X"74A4737D727A717A70726F7A6EFB6DFB6C7D6B7D6AFB69FB6872677A667A657D",
      INIT_57 => X"8472837A82A4817D807A7F577E8F7D7A7C7B7B7D7A7A7972787A77B0767B757A",
      INIT_58 => X"945793A4928F919490A48F7D8E7B8D728C578BA48A9189A488A4877D8672857A",
      INIT_59 => X"A49BA37DA294A17AA0A49FA49E7A9D7B9C729B9B9A7D997A9894978F96A49557",
      INIT_5A => X"B457B372B27AB191B094AF72AE57ADA4AC8FAB94AA7AA97AA8A2A77BA672A572",
      INIT_5B => X"C4A2C37BC272C177C07DBFA4BE7ABDA2BC7BBB72BA72B99BB87DB794B6B0B594",
      INIT_5C => X"D47DD391D294D172D057CFA4CE8FCD94CC7ACB91CA94C972C872C7B3C6A2C57A",
      INIT_5D => X"E48FE3A2E257E17AE091DF94DE72DD57DCA4DB8FDA94D972D89BD77DD672D59B",
      INIT_5E => X"F4B0F372F28FF17AF0B0EF7BEE7AED94EC7DEB7AEA7AE97DE894E794E67DE57A",
      INIT_5F => X"047A037A02910194007AFF7AFE94FD91FC7AFB7AFA91F957F872F7B0F672F572",
      INIT_60 => X"147A13941291117A107A0F910E570D940C7D0B7A0A7A097A087A077A069B05A2",
      INIT_61 => X"247A23912294217A207B1F911E7A1D8F1CA21B571A8F19A418B0177A1691157B",
      INIT_62 => X"34A2337A327A319130942F8F2E7A2DB02C7B2B8F2A7A29B0287B279B26A2257A",
      INIT_63 => X"447A439B42B0417A407D3F3A3E943DA23C573B723A7B3991387D3757367A359B",
      INIT_64 => X"547D537A527A517D509B4F7A4E7A4D7A4C7A4B7A4A7B4991488F477A467A457A",
      INIT_65 => X"647A637A627A617A607A5F7A5E775D915C7A5B7A5A7A597A587A577A567A559B",
      INIT_66 => X"747A737A727A717A707A6F7A6E7A6D7A6C7A6B576A7D697A687A677A667A657A",
      INIT_67 => X"847A83A2827D819480727F727E947D7D7CA27B7A7A7B79B0789B77577672757A",
      INIT_68 => X"947D937B927A917A90948F918E7B8D728C7A8B7A8AB0893A88578772867A857A",
      INIT_69 => X"A4B0A377A27AA17AA07A9F729E7A9D7A9C7A9BA49AB099729872977D96A4957A",
      INIT_6A => X"B47AB37AB27AB1A2B077AF7AAEA4ADB0AC7AAB7DAA94A97AA87AA772A67AA57A",
      INIT_6B => X"C47AC37AC291C1A4C0A4BF91BE7ABDA4BCB0BB7ABA7DB994B87AB77AB6A2B577",
      INIT_6C => X"D4B0D394D27AD17DD094CF7ACE7ACD7ACC72CB7ACA7AC93AC8B3C757C672C57A",
      INIT_6D => X"E47BE3B0E294E172E07BDF91DE7ADD72DC7BDB91DA7AD97BD8A2D757D672D57B",
      INIT_6E => X"F47AF37AF27AF17AF07AEF7AEE7AED8FEC57EB57EA8FE97AE87BE7A2E657E572",
      INIT_6F => X"04770372027A017A0091FF94FE7AFD7AFC7AFB7AFA7AF97AF87AF77AF694F5B0",
      INIT_70 => X"147A137A1291115710770F7D0E7A0D7A0C910B570A77097D087A077706B0059B",
      INIT_71 => X"247723B022942157207A1F7A1E9B1D7D1C7B1B721A7A197A187A177A16721572",
      INIT_72 => X"347A337A327A317A307A2F7A2E7A2D7A2C572BB32AB0297A287A277A267A257A",
      INIT_73 => X"447A437A428F415740573F8F3E7A3D7A3C7A3B7A3A7A397A387A377A367A357A",
      INIT_74 => X"547A5357527A517A507A4F7A4E574D8F4C7A4B7A4A7A497A487A47B04677457A",
      INIT_75 => X"647A637A6272617A608F5F725E725D8F5C915BA45AA45991587A5757567A557A",
      INIT_76 => X"747D73A4728F715770A46F7D6E7A6D7A6CA46B7D6A7A697A687A67B3669B657A",
      INIT_77 => X"847A83FB8294817A807A7FB07E7B7D7A7CA27B9B7A9B799178A4777D76727572",
      INIT_78 => X"9472935792A4918F90948F7A8E7A8D918C948B728A5789A4888F8794867A857A",
      INIT_79 => X"A48FA377A2A2A17DA0949F729E729D949C7D9BA29A9B99B39857977296919594",
      INIT_7A => X"B47BB37AB27AB194B0B0AF94AE57AD72AC7AAB77AA8FA99BA857A772A657A59B",
      INIT_7B => X"C47AC37AC291C194C07ABF7ABE9BBDA2BC7ABB7ABA91B994B87AB77AB67AB53A",
      INIT_7C => X"D4A2D377D29BD17DD07ACF7ACE7DCD9BCC72CBA4CA7DC97AC87AC78FC69BC5A2",
      INIT_7D => X"E47AE37AE27AE17AE094DF7DDE7ADD7ADC7ADB7ADA7AD977D8A2D78FD67AD58F",
      INIT_7E => X"26F426F326F227F126F02625570774577357EB7AEAA4E957E87AE77AE67AE57A",
      INIT_7F => X"2704260327022701260027FF26FE27FD27FC26FB27FA26F927F826F726F627F5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"20904120824104820904120824104800000000000000008421086A952A6D0500",
      INITP_01 => X"0000000000000000001200000000000000000000000000000001000208241048",
      INITP_02 => X"FFFFFFFFFFFFFFFFE00000000000000000400000010000000000000400000000",
      INITP_03 => X"0000000003FFFFFFFFFFFFFFFFFFFF80000000000000000000000000007FFFFF",
      INITP_04 => X"FFFC0000000007FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF00000000000000000",
      INITP_05 => X"03FF80000000000000FFFFFFFFFFFFFFFFFC000000000007FFFFFFFFFFFFFFFF",
      INITP_06 => X"FFF80000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE000000",
      INITP_07 => X"FFFFFF0200000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFF",
      INITP_09 => X"0000000000000000007FFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFF",
      INITP_0A => X"0000000000000000000000000000000000000500000000000000C00000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"242FEC16ED2EED1D2EEDED57EDEC57EC5557577457ED57EC5725570727062705",
      INIT_01 => X"046CEC2104046BEF2004046BEE1F04046BEDEFA4EE31EE30EE2A30EE1DEC2EEC",
      INIT_02 => X"222119201E1E1F24181E181E201E1E1F211822242404046CEF2304046CEE2204",
      INIT_03 => X"211B1E1B1E1F211B201E1E22241A1E1A1E20211E22211A1E321E241F191E191E",
      INIT_04 => X"1E1BF10919F0081E081E1CF2081E081E1AF10818F01D231D1D23241C1C321C23",
      INIT_05 => X"1E0B1E1BF40B19F30A1E0A1E1CF50A1E0A1E1AF40A18F3091E091E1DF2091E09",
      INIT_06 => X"F80D1E0D1E1BF70D19F60C1E0C1E1CF80C1E0C1E1AF70C18F60B1E0B1E1DF50B",
      INIT_07 => X"1E1DFB0F1E0F1E1BFA0F19F90E1E0E1E1CFB0E1E0E1E1AFA0E18F90D1E0D1E1D",
      INIT_08 => X"1E111E1DFE111E111E1BFD1119FC101E101E1CFE101E101E1AFD1018FC0F1E0F",
      INIT_09 => X"02131E131E1D01131E131E1B001319FF121E121E1C01121E121E1A001218FF11",
      INIT_0A => X"161805151E151E1D04151E151E1B03151902141E141E1C04141E141E1A031418",
      INIT_0B => X"3409083308171E171E1D07171E171E1B06171905161E161E1C07161E161E1A06",
      INIT_0C => X"141334131233121134111033100F340F0E330E0D340D0C330C0B340B0A330A09",
      INIT_0D => X"08380B370A360935087457AF2574B557252572757D1734171633161534151433",
      INIT_0E => X"0C48134712460B450A440D430C420B410A40113F103E093D083C0F3B0E3A0939",
      INIT_0F => X"10581757165611551054175316520F510E50154F144E0D4D0C4C0F4B0E4A0D49",
      INIT_10 => X"652C01282857287472641763166215611460155F145E135D125C135B125A1159",
      INIT_11 => X"7241722929723C68292904046B2D2D662D37672D29722C662D2D2D2A2DFB2C4A",
      INIT_12 => X"00000000000000FE0100550D2A72546A2A2A572A2C721E2C572C2B292B2C6929",
      INIT_13 => X"07060C05030F008002FF00310000000000000000000000000000000000000000",
      INIT_14 => X"82817C7B067A797877767504706F0B6E0E6D6C6B6A6867666564636261241B08",
      INIT_15 => X"030201FCFBFAF9F8F7F6F5F409F1F00DEFEEEDEAE1BFA89B88878605850A8483",
      INIT_16 => X"8F8E8D898885848584838281807C7B75747371706A613F281B09080706050404",
      INIT_17 => X"BCBBBAB9B8B7B2B1B0AFAEABAAA9A8A7A4A1A09F9E9D9C9B9998979695949190",
      INIT_18 => X"0D0908050405040100F4F3F1F0EAE1D8D7D6D5D4D1D0CFCECDCAC4C2C1C0BFBE",
      INIT_19 => X"3B3A39383736333231302F2E2D282421201F1E1D1C1B19181716151413100F0E",
      INIT_1A => X"8385848180747371706A6766656463626159585756555453504F4E4D4A443F3C",
      INIT_1B => X"F1F0EFEEEDEAE1D9D8D4D3CDCAC4BFB7B6B3B2AEADA8A4A1A09B94938D8A8984",
      INIT_1C => X"443F3736333231302F2E2D2824211B14130D0A090403060500FFFCFBFAF9F4F3",
      INIT_1D => X"89888786858483828685807F7C7473706F6E6D6C6B6A61595857565554534D4A",
      INIT_1E => X"050403020100FFFEFCF4F3EAE1D4D3CDCAC4BFB7B6AEADA8A4A19B94938D8B8A",
      INIT_1F => X"7C7574736A6154534D4A4544403F37362E2D292824211B14130D0B0A03020706",
      INIT_20 => X"B8B7B6B3B2B1B0AFAEADAAA9A8A4A19B999897969594938D8B8A838287867F7E",
      INIT_21 => X"FAF9F8F7F607F5F4EAE1D9D8D7D6D5D4D3CDCAC9C8C7C6C5C4C1C0BFBCBBBAB9",
      INIT_22 => X"333231302F2E2B2A292824211B1918171615140D0C0B0A0302010706FFFEFCFB",
      INIT_23 => X"7A79787776756A615958575655544D4A4948474645444241403F3C3B3A393837",
      INIT_24 => X"5A595854535251504F4E4A4948474645442A271B1A1918A78887867F7E7D7C7B",
      INIT_25 => X"DCDBDAD9D8D7CECAC9C8C7C4A79B71706F6E6D6C6B686766656463625E5D5C5B",
      INIT_26 => X"B2B1B0AFAEAAA7A49E9B6B626158574E4A4944271BEBE8E7E6E5E4E3E2E1DEDD",
      INIT_27 => X"3736333231302F2E2D2A27241E1BEBE2E1D8D7CECAC9C8C7C4BCBBBAB9B8B7B6",
      INIT_28 => X"6D6C6B65646362615B5A59585754535251504F4E4A4948474645443C3B3A3938",
      INIT_29 => X"E5E4E3E2DDDCDBDAD9D8CECBCAC9C8C4BCBBB6B3B2AEADAAA7A49E9B71706F6E",
      INIT_2A => X"6B68676665645E5D5C5B5A4E4B4A443C36333231302F2E2D2A27241E1BEBE7E6",
      INIT_2B => X"4B4A443C362E2D2A27241F1E1B1AEBE8E7DEDDCECBCAC4BCB6AEADAAA7A49E9B",
      INIT_2C => X"BCB6B3B2B1B0AFAEADAAA7A4A3A2A1A09F9E9B9A99986B686762615E5D58574E",
      INIT_2D => X"201F1E1A19181716EBE8E7E6E5E4E3E2E1DEDDDCDBDAD9D8D7CECBCAC9C8C7C4",
      INIT_2E => X"5B5A595854535251504F4E4A4948474645443C36333231302F2E2A2724232221",
      INIT_2F => X"403F0D0C080BFDFCFBFAF9F8F78E8D8C8B71706F6E6D6C6B6766656463625D5C",
      INIT_30 => X"746E45443F100BF7F6F4EEC5C4C3C2BF908C8B7D7C7B7A797877764544434241",
      INIT_31 => X"ABA8A7A6A5A4A39F9E9B9A999695939291908F8E8D8C8B8A8685848382817776",
      INIT_32 => X"E8E7E6E5E1DBD8D7D6D5D4D3CFCECDCCCBCAC5C4C3C2BFB6B5B4B3B2AFAEADAC",
      INIT_33 => X"15100B0706050403020100FAF9F8F7F6FEFDFCFBFAF7F6F5F4F3F1F0EFEEEDE9",
      INIT_34 => X"4B4A4544434241403F373635343332312E2D2C2B2827262524231F1E1B1A1916",
      INIT_35 => X"7978777F7E7D7C7B7A79746E6A696867666564615B585756555453524F4E4D4C",
      INIT_36 => X"D2CFCEC6C5C4C3BFB7B6B2B1ABA8A79F9E9C9B9A999695908B878681807C7B7A",
      INIT_37 => X"1E1C1B19181615100B07060100FDFCFBFAF9FFFEFAF9F4EEEAE9E5E4E1DBD8D3",
      INIT_38 => X"64615B5853524F4E4D4C4B4A4946453F373635343332312B282726252423221F",
      INIT_39 => X"A29E9D9C9B99989796908B878681807D7C7F7E7D7C7B7A79746E6A6968676665",
      INIT_3A => X"F7F6FAF9F4EEE5E4E1DBD8D3D2CFCECDCCCBCAC9C6C5BFB2B1ABA8A7A6A5A4A3",
      INIT_3B => X"5C5B5853524F4A4946453F32312B2823221E1D1C18171611100B07060100FDFC",
      INIT_3C => X"9897969291908B87868584838281807D7C7B7A797877767A7975746F6E656461",
      INIT_3D => X"D2CFCECDCCCBCAC9C6C5C4C3C2BFB7B6B5B4B3B2B1ABA8A7A6A5A4A3A29E9D9C",
      INIT_3E => X"FEFDFCFBFAF9F6F5F4F0EFEEEAE9E8E7E6E5E4E1E0DFDEDDDCDBD8D7D6D5D4D3",
      INIT_3F => X"282726252423221E1D1C181716131211100B060504030201FCFBFAF9F8F709FF",
      INIT_40 => X"5F5E5D5C5B5857565554534F4E4D4C4B4A494544434241403F3736353433322B",
      INIT_41 => X"D3585756555453D8D7897F7E7D7C7B7A7776757471706F6E6A69686766656160",
      INIT_42 => X"5C585756555453524F474241403F3E3D383736350E0B0A0908070605D7D6D5D4",
      INIT_43 => X"BFBEBDBCB88C8B8A898885767574737271706F6E6A69686766656261605F5E5D",
      INIT_44 => X"57524F474443423D3C3B380C0B05F2EBEAE9E8E5DCD8D7D6D5D2CFC7C3C2C1C0",
      INIT_45 => X"BBB8ABAAA9A8A7A4A3A2A1A09E9D9C9B9A96959493928E8C8B85726B6A655C58",
      INIT_46 => X"21201D1C1B1A171615141312110E0C0B05F2EBEAE5DCD8D7D6D5D2CFC7C4C3BC",
      INIT_47 => X"6A656261605F5E5D5C585756555453524F4744433C3B382C2B2A292827262322",
      INIT_48 => X"DCD9D8D7D6D2CFC7C4C3BCBBB8ACABA7A6A09A979692918E8C8B8A898885726B",
      INIT_49 => X"3B382C2B2A29282726201A171615141312110E0B0A0908070605F2EBEAE9E8E5",
      INIT_4A => X"CEC8C7C4C3BCBBB8A7A6A09A92918E85726A69686766655C5958524F4744433C",
      INIT_4B => X"5958524F4E48474443423D3C3B38372726201A12110E05F2EAE9E5DCD9D8D2CF",
      INIT_4C => X"C0BFBEBDBCB8B7B6B5ACABAAA9A8A7A6A09A979695949392918E85726B6A655C",
      INIT_4D => X"1A1716151413120E05F2ECEBE5DCD9D8D7D6D5D2CFCECDCCCBCAC9C8C7C3C2C1",
      INIT_4E => X"5756555453524E4D4C4B4A49484241403F3E3D3C37363534332C2B2A29282720",
      INIT_4F => X"0000000000000000000000000000000000000000726D6C656261605F5E5D5C58",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0B0A09080706050403020100000014B40E680000100000000000000000000000",
      INIT_52 => X"2B2A292827262524232221201F1E1D1C1B1A191817161514131211100F0E0D0C",
      INIT_53 => X"000000000000000000000000000000000000005A003310007F8010302F2E2D2C",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0909090909090009090009090909000909000909090907090907090909090909",
      INIT_01 => X"0909090909090909090909090909090909090909090909090009090909090909",
      INIT_02 => X"0900090909090900090909090900090909090900090909090900090909090909",
      INIT_03 => X"0909090909090900090909090909090909090909090909090909090909090009",
      INIT_04 => X"0909090909090900090909090909090909090909090009090909090909090909",
      INIT_05 => X"0909090909090909090909090909000909000909000909090909090909090909",
      INIT_06 => X"0909090909000909090909090909090909090909090909000909090909090909",
      INIT_07 => X"0009090900090909090909090909090909090909090909000909090909090909",
      INIT_08 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_09 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0A => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0B => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0C => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0D => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0E => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0F => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_10 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_11 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_12 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_13 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_14 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_15 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_16 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_17 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_18 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_19 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1A => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1B => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1C => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1D => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1E => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1F => X"0A090A090A090A090A0909090909090909090909090909090909090909090909",
      INIT_20 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_21 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_22 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_23 => X"0A090A090A090A090A090A0A0A090A090A090A090A0A0A090A090A090A090A09",
      INIT_24 => X"0A090A090A090A0A0A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_25 => X"0A0A0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_26 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_27 => X"0A090A090A090A090A090A0A0A090A090A090A090A090A090A090A090A090A09",
      INIT_28 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_29 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_2A => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_2B => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A0A0A09",
      INIT_2C => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_2D => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_2E => X"0A090A090A090A090A090A090A090A090A090A090A0A0A090A090A090A090A09",
      INIT_2F => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_30 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_31 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_32 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_33 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_34 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_35 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_36 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_37 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_38 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_39 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_3A => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_3B => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_3C => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_3D => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_3E => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_3F => X"0B090B090B090B090B090B090B090A090A090A090A0A0A090A090A090A090A09",
      INIT_40 => X"0B090B090B090B0A0B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_41 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_42 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_43 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_44 => X"0B090B090B090B090B090B090B090B090B090B0A0B090B090B090B090B090B09",
      INIT_45 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_46 => X"0B090B090B090B090B090B0909090B090B090B090B090B090B090B090B090B09",
      INIT_47 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_48 => X"0B090B090B090B090B090B090B090B090B090B090B090B0A0B090B090B090B09",
      INIT_49 => X"0B090B090B090B0A0B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_4A => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_4B => X"0B090B090B090B090B090B090B090B0909090B090B090B090B090B090B090B09",
      INIT_4C => X"0B090B090B090B090B090B0A0B090B090B090B090B090B090B090B090B090B09",
      INIT_4D => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_4E => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_4F => X"0B090B090B0A0B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_50 => X"0B0A0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_51 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_52 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_53 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_54 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_55 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_56 => X"0B090B090B090B090B090B090B0A0B0A0B090B090B0A0B0A0B090B090B090B09",
      INIT_57 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_58 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_59 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_5A => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_5B => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_5C => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_5D => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_5E => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_5F => X"0C090C090C090C090C090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_60 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_61 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_62 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_63 => X"0C090C090C090C090C090C0A0C090C090C090C090C090C090C090C090C090C09",
      INIT_64 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_65 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_66 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_67 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_68 => X"0C090C090C090C090C090C090C090C090C090C090C090C0A0C090C090C090C09",
      INIT_69 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_6A => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_6B => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_6C => X"0C090C090C090C090C090C090C090C090C090C090C090C0A0C090C090C090C09",
      INIT_6D => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_6E => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_6F => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_70 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_71 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_72 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_73 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_74 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_75 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_76 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_77 => X"0C090C0A0C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_78 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_79 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_7A => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_7B => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C0A",
      INIT_7C => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_7D => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_7E => X"0D0C0D0C0D0C0D0C0D0C0D0D0900090909090C090C090C090C090C090C090C09",
      INIT_7F => X"0D0D0D0D0D0D0D0D0D0D0D0C0D0C0D0C0D0C0D0C0D0C0D0C0D0C0D0C0D0C0D0C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000400000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0007800000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000008000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"080D0C080C0D0C080D0C0C090C0C090C09090909090C090C090D090D0D0D0D0D",
      INIT_01 => X"120D0C0D12120D0C0D12120D0C0D12120D0C0C090C0D0C0D0C080D0C080C0D0C",
      INIT_02 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D12120D0C0D12120D0C0D12",
      INIT_03 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_04 => X"0D0D0C0D0D0C0D0D0D0D0D0C0D0D0D0D0D0C0D0D0C0D0D0D0D0D0D0D0D0D0D0D",
      INIT_05 => X"0D0D0D0D0C0D0D0C0D0D0D0D0D0C0D0D0D0D0D0C0D0D0C0D0D0D0D0D0C0D0D0D",
      INIT_06 => X"0C0D0D0D0D0D0C0D0D0C0D0D0D0D0D0C0D0D0D0D0D0C0D0D0C0D0D0D0D0D0C0D",
      INIT_07 => X"0D0D0C0D0D0D0D0D0C0D0D0C0D0D0D0D0D0C0D0D0D0D0D0C0D0D0C0D0D0D0D0D",
      INIT_08 => X"0D0D0D0D0C0D0D0D0D0D0C0D0D0C0D0D0D0D0D0C0D0D0D0D0D0C0D0D0C0D0D0D",
      INIT_09 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0D",
      INIT_0A => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0B => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0C => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0D => X"0D0D0D0D0D0D0D0D0D0909080D0908090D0D0909090D0D0D0D0D0D0D0D0D0D0D",
      INIT_0E => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0F => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_10 => X"0D0D000D0D090D09090D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_11 => X"0909090D0D09090D0D0D12120D0D0D0D0D090D0D0D09090D0D0D0D0D0D0A0D09",
      INIT_12 => X"0000000000000057000009080D09090D0D0D090D0D09090D090D0D0D0D0D0D0D",
      INIT_13 => X"000000000000000100FF18185800000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0101010101010101010101010001010001010101010101010101010001000000",
      INIT_16 => X"0303030303030302020202020202020202020202020202020202020202020201",
      INIT_17 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_18 => X"0505050505040404040303030303030303030303030303030303030303030303",
      INIT_19 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_1A => X"0605050505050505050505050505050505050505050505050505050505050505",
      INIT_1B => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_1C => X"0707070707070707070707070707070707070707070706060606060606060606",
      INIT_1D => X"0808080808080808070707070707070707070707070707070707070707070707",
      INIT_1E => X"0909090909090808080808080808080808080808080808080808080808080808",
      INIT_1F => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0909",
      INIT_20 => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0A0A0A0A",
      INIT_21 => X"0B0B0B0B0B000B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_22 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0B0B0B0B0B0B",
      INIT_23 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_24 => X"1616161616161616161616161616161616161616161616150C0C0C0C0C0C0C0C",
      INIT_25 => X"1717171717171717171717171717161616161616161616161616161616161616",
      INIT_26 => X"1A1A1A1A1A1A1A1A1A1A19191919191919191919191717171717171717171717",
      INIT_27 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_28 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_29 => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1B1B1B1B",
      INIT_2A => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1C1C1C",
      INIT_2B => X"20202020202020202020202020201F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_2C => X"2121212121212121212121212121212121212121212120202020202020202020",
      INIT_2D => X"2323232323232323212121212121212121212121212121212121212121212121",
      INIT_2E => X"2323232323232323232323232323232323232323232323232323232323232323",
      INIT_2F => X"01010101000100000000000000FFFFFFFF232323232323232323232323232323",
      INIT_30 => X"0303030303030303030202020202020202020202020202020202020101010101",
      INIT_31 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_32 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_33 => X"0606060606060606060606050505050504040404040404040404040404040404",
      INIT_34 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_35 => X"0707070606060606060606060606060606060606060606060606060606060606",
      INIT_36 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_37 => X"0808080808080808080808080808080808080707070707070707070707070707",
      INIT_38 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_39 => X"0909090909090909090909090909090909080808080808080808080808080808",
      INIT_3A => X"0A0A090909090909090909090909090909090909090909090909090909090909",
      INIT_3B => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0A0A",
      INIT_3C => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0B0B0B0B0B0B0B0B0B",
      INIT_3D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_3E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_3F => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C",
      INIT_40 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_41 => X"111010101010100E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_42 => X"1717171717171717171717171717171717171717171717171717171711111111",
      INIT_43 => X"1818181818181818181818171717171717171717171717171717171717171717",
      INIT_44 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A181818181818181818181818181818181818",
      INIT_45 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1A1A1A1A1A1A",
      INIT_46 => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_47 => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_48 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C1C",
      INIT_49 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1D1D1D1D1D1D",
      INIT_4A => X"202020202020202020202020202020201F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_4B => X"2121212121212121212121212121212121212121212121202020202020202020",
      INIT_4C => X"2222222222222222222222222222222222222222222222222222222121212121",
      INIT_4D => X"2424242424242424242222222222222222222222222222222222222222222222",
      INIT_4E => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_4F => X"0000000000000000000000000000000000000000242424242424242424242424",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"181818181818181818181878A00000000000000000000000D32D000000000000",
      INIT_52 => X"1818181818181818181818181818181818181818181818181818181818181818",
      INIT_53 => X"0000000000000000000000000000000000000020200000000000001818181818",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4060404C644C48406044504C404C48406044504C404C44584C44584C4060644C",
      INIT_01 => X"4030403040104C406040104C406040104C406040104C406044544C404C40104C",
      INIT_02 => X"4C44544C40144C44544C40144C44504C40144C44544C40144C44504C40304030",
      INIT_03 => X"1C4C40144C404C44544C404C40144C40144C404C404C404C404C404C404C4450",
      INIT_04 => X"4C401C4C40104C44504C644C40104C40104C401C4C44544C404C404C40144C40",
      INIT_05 => X"144C404C404C404C404C404C404C44504C44504C4840104C40104C401C4C4014",
      INIT_06 => X"104C401C4C44544C404C404C40144C401C4C40144C404C44544C404C40144C40",
      INIT_07 => X"4840104C4840104C40104C401C4C40144C401C4C40104C44504C644C40104C40",
      INIT_08 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_09 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_0A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_0B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_0C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_0D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_0E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_0F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_10 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_11 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_12 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_13 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_14 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_15 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_16 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_17 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_18 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_19 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_1A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_1B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_1C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_1D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_1E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_1F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_20 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_21 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_22 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_23 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_24 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_25 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_26 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_27 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_28 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_29 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_2A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_2B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_2C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_2D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_2E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_2F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_30 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_31 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_32 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_33 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_34 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_35 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_36 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_37 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_38 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_39 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_3A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_3B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_3C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_3D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_3E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_3F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_40 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_41 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_42 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_43 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_44 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_45 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_46 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_47 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_48 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_49 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_4A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_4B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_4C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_4D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_4E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_4F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_50 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_51 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_52 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_53 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_54 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_55 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_56 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_57 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_58 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_59 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_5A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_5B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_5C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_5D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_5E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_5F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_60 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_61 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_62 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_63 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_64 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_65 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_66 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_67 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_68 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_69 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_6A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_6B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_6C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_6D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_6E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_6F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_70 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_71 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_72 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_73 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_74 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_75 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_76 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_77 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_78 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_79 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_7A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_7B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_7C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_7D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_7E => X"4C404C404C404C404C404C404C48644C644C644C644C644C644C644C644C644C",
      INIT_7F => X"4C404C404C404C404C404C404C404C404C404C404C404C404C404C404C404C40",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta_array(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"44504C4840144C44504C40104C40104C44584C644C404C404C404C404C404C40",
      INIT_01 => X"40104C406040104C406040104C406040104C404C404C40144C44504C4840144C",
      INIT_02 => X"2C4C402C4C402C4C40144C402C4C402C4C402C4C406040104C406040104C4060",
      INIT_03 => X"4C40144C402C4C402C4C402C4C40144C402C4C402C4C40144C402C4C40244C40",
      INIT_04 => X"402C4C402C4C40244C402C4C40244C402C4C402C4C402C4C402C4C40144C402C",
      INIT_05 => X"244C402C4C402C4C40244C402C4C40244C402C4C402C4C40244C402C4C40244C",
      INIT_06 => X"4C40244C402C4C402C4C40244C402C4C40244C402C4C402C4C40244C402C4C40",
      INIT_07 => X"402C4C40244C402C4C402C4C40244C402C4C40244C402C4C402C4C40244C402C",
      INIT_08 => X"244C402C4C40244C402C4C402C4C40244C402C4C40244C402C4C402C4C40244C",
      INIT_09 => X"4C40244C402C4C40244C402C4C402C4C40244C402C4C40244C402C4C402C4C40",
      INIT_0A => X"402C4C40244C402C4C40244C402C4C402C4C40244C402C4C40244C402C4C402C",
      INIT_0B => X"244C40244C40244C402C4C40244C402C4C402C4C40244C402C4C40244C402C4C",
      INIT_0C => X"4C40244C40244C40244C40244C40244C40244C40244C40244C40244C40244C40",
      INIT_0D => X"4C644C644C644C644C644C48406044544C404C644C40244C40244C40244C4024",
      INIT_0E => X"4C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C64",
      INIT_0F => X"4C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C64",
      INIT_10 => X"544C424C40104C644C644C644C644C644C644C644C644C644C644C644C644C64",
      INIT_11 => X"4C44544C404C44504C406040104C40144C44504C404C44544C40104C401C4C44",
      INIT_12 => X"000000000000000300004848404C44504C40104C404C4840104C644C40104C40",
      INIT_13 => X"0202000200000200007F00000300000000000000000000000000000000000000",
      INIT_14 => X"0202020200020202020202000202000200020202020202020202020202020202",
      INIT_15 => X"0202020202020202020202020002020002020202020202020202020002000202",
      INIT_16 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_17 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_18 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_19 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1C => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1D => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1E => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1F => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_20 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_21 => X"0202020202000202020202020202020202020202020202020202020202020202",
      INIT_22 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_23 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_24 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_25 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_26 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_27 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_28 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_29 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2C => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2D => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2E => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2F => X"0202020200020202020202020201010101020202020202020202020202020202",
      INIT_30 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_31 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_32 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_33 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_34 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_35 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_36 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_37 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_38 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_39 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3C => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3D => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3E => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3F => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_40 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_41 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_42 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_43 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_44 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_45 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_46 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_47 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_48 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_49 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4C => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4D => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4E => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4F => X"0000000000000000000000000000000000000000020202020202020202020202",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000020000007F00000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000002000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta_array(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_width is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      douta_array(6 downto 0) => douta_array(6 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      douta_array(6 downto 0) => douta_array(6 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_generic_cstr is
  signal douta_array : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_gen_0_bindec
     port map (
      addra(0) => addra(12),
      ena => ena,
      ena_array(1 downto 0) => ena_array(1 downto 0)
    );
\has_mux_a.A\: entity work.blk_mem_gen_0_blk_mem_gen_mux
     port map (
      addra(0) => addra(12),
      clka => clka,
      douta(24 downto 0) => douta(24 downto 0),
      douta_array(49 downto 0) => douta_array(49 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_0_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(33 downto 25),
      ena_array(0) => ena_array(1),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(17 downto 9),
      douta_array(8 downto 0) => douta_array(17 downto 9),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(17 downto 9),
      douta_array(8 downto 0) => douta_array(42 downto 34),
      ena_array(0) => ena_array(1),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(24 downto 18),
      douta_array(6 downto 0) => douta_array(24 downto 18),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(24 downto 18),
      douta_array(6 downto 0) => douta_array(49 downto 43),
      ena_array(0) => ena_array(1),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_0_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_0_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(24 downto 0) => dina(24 downto 0),
      douta(24 downto 0) => douta(24 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end blk_mem_gen_0_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_0_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(24 downto 0) => dina(24 downto 0),
      douta(24 downto 0) => douta(24 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 24 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 24 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "6";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     7.634299 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 25;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 25;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 25;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 25;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "yes";
end blk_mem_gen_0_blk_mem_gen_v8_4_2;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_2_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(24 downto 0) => dina(24 downto 0),
      douta(24 downto 0) => douta(24 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end blk_mem_gen_0;

architecture STRUCTURE of blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "6";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     7.634299 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 25;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 25;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 25;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 25;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_2
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(24 downto 0) => dina(24 downto 0),
      dinb(24 downto 0) => B"0000000000000000000000000",
      douta(24 downto 0) => douta(24 downto 0),
      doutb(24 downto 0) => NLW_U0_doutb_UNCONNECTED(24 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(24 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(24 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(24 downto 0) => B"0000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
