----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (5 violated).  Worst case slack is -0.056 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.056 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.328      ; 0.272      ;
; -0.056 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.328      ; 0.272      ;
; -0.056 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.328      ; 0.272      ;
; -0.056 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.328      ; 0.272      ;
; -0.056 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.328      ; 0.272      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.056 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 3.442                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 3.498                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.056 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.328 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.272 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.526       ; 79         ; 0.837 ; 1.689 ;
;    Cell                ;       ; 2     ; 0.644       ; 20         ; 0.247 ; 0.397 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.260       ; 95         ; 0.260 ; 0.260 ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000 ; 0.012 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 3.044       ; 83         ; 0.970 ; 2.074 ;
;    Cell                ;       ; 3     ; 0.608       ; 16         ; 0.002 ; 0.338 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 3.170   ; 3.170   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.837 ;   0.837 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.084 ;   0.247 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   2.773 ;   1.689 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   3.170 ;   0.397 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 3.442   ; 0.272   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   3.170 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   3.170 ;   0.000 ; FF ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   3.430 ;   0.260 ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N36      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   3.442 ;   0.012 ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.498   ; 3.498    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.970 ;   0.970  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.238 ;   0.268  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   3.312 ;   2.074  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N36      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   3.650 ;   0.338  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N36      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   3.652 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   3.498 ;   -0.154 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.498   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.498   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is -0.056 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 3.442                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 3.498                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.056 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.328 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.272 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.526       ; 79         ; 0.837 ; 1.689 ;
;    Cell                ;       ; 2     ; 0.644       ; 20         ; 0.247 ; 0.397 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.260       ; 95         ; 0.260 ; 0.260 ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000 ; 0.012 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 3.044       ; 83         ; 0.970 ; 2.074 ;
;    Cell                ;       ; 3     ; 0.608       ; 16         ; 0.002 ; 0.338 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 3.170   ; 3.170   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.837 ;   0.837 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.084 ;   0.247 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   2.773 ;   1.689 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   3.170 ;   0.397 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 3.442   ; 0.272   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   3.170 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   3.170 ;   0.000 ; FF ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   3.430 ;   0.260 ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N18      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   3.442 ;   0.012 ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.498   ; 3.498    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.970 ;   0.970  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.238 ;   0.268  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   3.312 ;   2.074  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N18      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   3.650 ;   0.338  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N18      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   3.652 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   3.498 ;   -0.154 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.498   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.498   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is -0.056 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 3.442                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 3.498                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.056 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.328 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.272 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.526       ; 79         ; 0.837 ; 1.689 ;
;    Cell                ;       ; 2     ; 0.644       ; 20         ; 0.247 ; 0.397 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.260       ; 95         ; 0.260 ; 0.260 ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000 ; 0.012 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 3.044       ; 83         ; 0.970 ; 2.074 ;
;    Cell                ;       ; 3     ; 0.608       ; 16         ; 0.002 ; 0.338 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 3.170   ; 3.170   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.837 ;   0.837 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.084 ;   0.247 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   2.773 ;   1.689 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   3.170 ;   0.397 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 3.442   ; 0.272   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   3.170 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   3.170 ;   0.000 ; FF ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   3.430 ;   0.260 ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N24      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   3.442 ;   0.012 ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.498   ; 3.498    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.970 ;   0.970  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.238 ;   0.268  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   3.312 ;   2.074  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N24      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   3.650 ;   0.338  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N24      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   3.652 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   3.498 ;   -0.154 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.498   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.498   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is -0.056 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 3.442                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 3.498                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.056 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.328 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.272 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.526       ; 79         ; 0.837 ; 1.689 ;
;    Cell                ;       ; 2     ; 0.644       ; 20         ; 0.247 ; 0.397 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.260       ; 95         ; 0.260 ; 0.260 ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000 ; 0.012 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 3.044       ; 83         ; 0.970 ; 2.074 ;
;    Cell                ;       ; 3     ; 0.608       ; 16         ; 0.002 ; 0.338 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 3.170   ; 3.170   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.837 ;   0.837 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.084 ;   0.247 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   2.773 ;   1.689 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   3.170 ;   0.397 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 3.442   ; 0.272   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   3.170 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   3.170 ;   0.000 ; FF ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   3.430 ;   0.260 ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N48      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   3.442 ;   0.012 ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.498   ; 3.498    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.970 ;   0.970  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.238 ;   0.268  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   3.312 ;   2.074  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N48      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   3.650 ;   0.338  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N48      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   3.652 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   3.498 ;   -0.154 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.498   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.498   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is -0.056 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 3.442                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 3.498                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.056 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.328 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.272 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.526       ; 79         ; 0.837 ; 1.689 ;
;    Cell                ;       ; 2     ; 0.644       ; 20         ; 0.247 ; 0.397 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.260       ; 95         ; 0.260 ; 0.260 ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000 ; 0.012 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 3.044       ; 83         ; 0.970 ; 2.074 ;
;    Cell                ;       ; 3     ; 0.608       ; 16         ; 0.002 ; 0.338 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 3.170   ; 3.170   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.837 ;   0.837 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.084 ;   0.247 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   2.773 ;   1.689 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   3.170 ;   0.397 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 3.442   ; 0.272   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   3.170 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   3.170 ;   0.000 ; FF ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   3.430 ;   0.260 ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N30      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   3.442 ;   0.012 ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N30      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.498   ; 3.498    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.970 ;   0.970  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.238 ;   0.268  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   3.312 ;   2.074  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N30      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   3.650 ;   0.338  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N30      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   3.652 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N30      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   3.498 ;   -0.154 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.498   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.498   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N30      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (5 violated).  Worst case slack is -0.070 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Slow 1100mV 0C Model

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.070 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.321      ; 0.251      ;
; -0.070 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.321      ; 0.251      ;
; -0.070 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.321      ; 0.251      ;
; -0.070 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.321      ; 0.251      ;
; -0.070 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.321      ; 0.251      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.070 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 3.456                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 3.526                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.070 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.321 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.251 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.581       ; 80         ; 0.838 ; 1.743 ;
;    Cell                ;       ; 2     ; 0.624       ; 19         ; 0.259 ; 0.365 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.240       ; 95         ; 0.240 ; 0.240 ;
;    Cell                ;       ; 2     ; 0.011       ; 4          ; 0.000 ; 0.011 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 3.098       ; 84         ; 0.963 ; 2.135 ;
;    Cell                ;       ; 3     ; 0.572       ; 15         ; 0.003 ; 0.291 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 3.205   ; 3.205   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.838 ;   0.838 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.097 ;   0.259 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   2.840 ;   1.743 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   3.205 ;   0.365 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 3.456   ; 0.251   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   3.205 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   3.205 ;   0.000 ; FF ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   3.445 ;   0.240 ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N36      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   3.456 ;   0.011 ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.526   ; 3.526    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.963 ;   0.963  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.241 ;   0.278  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   3.376 ;   2.135  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N36      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   3.667 ;   0.291  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N36      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   3.670 ;   0.003  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   3.526 ;   -0.144 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.526   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.526   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is -0.070 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 3.456                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 3.526                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.070 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.321 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.251 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.581       ; 80         ; 0.838 ; 1.743 ;
;    Cell                ;       ; 2     ; 0.624       ; 19         ; 0.259 ; 0.365 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.240       ; 95         ; 0.240 ; 0.240 ;
;    Cell                ;       ; 2     ; 0.011       ; 4          ; 0.000 ; 0.011 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 3.098       ; 84         ; 0.963 ; 2.135 ;
;    Cell                ;       ; 3     ; 0.572       ; 15         ; 0.003 ; 0.291 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 3.205   ; 3.205   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.838 ;   0.838 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.097 ;   0.259 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   2.840 ;   1.743 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   3.205 ;   0.365 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 3.456   ; 0.251   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   3.205 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   3.205 ;   0.000 ; FF ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   3.445 ;   0.240 ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N18      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   3.456 ;   0.011 ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.526   ; 3.526    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.963 ;   0.963  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.241 ;   0.278  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   3.376 ;   2.135  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N18      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   3.667 ;   0.291  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N18      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   3.670 ;   0.003  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   3.526 ;   -0.144 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.526   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.526   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is -0.070 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 3.456                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 3.526                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.070 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.321 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.251 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.581       ; 80         ; 0.838 ; 1.743 ;
;    Cell                ;       ; 2     ; 0.624       ; 19         ; 0.259 ; 0.365 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.240       ; 95         ; 0.240 ; 0.240 ;
;    Cell                ;       ; 2     ; 0.011       ; 4          ; 0.000 ; 0.011 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 3.098       ; 84         ; 0.963 ; 2.135 ;
;    Cell                ;       ; 3     ; 0.572       ; 15         ; 0.003 ; 0.291 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 3.205   ; 3.205   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.838 ;   0.838 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.097 ;   0.259 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   2.840 ;   1.743 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   3.205 ;   0.365 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 3.456   ; 0.251   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   3.205 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   3.205 ;   0.000 ; FF ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   3.445 ;   0.240 ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N24      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   3.456 ;   0.011 ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.526   ; 3.526    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.963 ;   0.963  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.241 ;   0.278  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   3.376 ;   2.135  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N24      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   3.667 ;   0.291  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N24      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   3.670 ;   0.003  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   3.526 ;   -0.144 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.526   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.526   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is -0.070 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 3.456                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 3.526                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.070 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.321 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.251 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.581       ; 80         ; 0.838 ; 1.743 ;
;    Cell                ;       ; 2     ; 0.624       ; 19         ; 0.259 ; 0.365 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.240       ; 95         ; 0.240 ; 0.240 ;
;    Cell                ;       ; 2     ; 0.011       ; 4          ; 0.000 ; 0.011 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 3.098       ; 84         ; 0.963 ; 2.135 ;
;    Cell                ;       ; 3     ; 0.572       ; 15         ; 0.003 ; 0.291 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 3.205   ; 3.205   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.838 ;   0.838 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.097 ;   0.259 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   2.840 ;   1.743 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   3.205 ;   0.365 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 3.456   ; 0.251   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   3.205 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   3.205 ;   0.000 ; FF ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   3.445 ;   0.240 ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N48      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   3.456 ;   0.011 ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.526   ; 3.526    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.963 ;   0.963  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.241 ;   0.278  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   3.376 ;   2.135  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N48      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   3.667 ;   0.291  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N48      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   3.670 ;   0.003  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   3.526 ;   -0.144 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.526   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.526   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is -0.070 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 3.456                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 3.526                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.070 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.321 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.251 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.581       ; 80         ; 0.838 ; 1.743 ;
;    Cell                ;       ; 2     ; 0.624       ; 19         ; 0.259 ; 0.365 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.240       ; 95         ; 0.240 ; 0.240 ;
;    Cell                ;       ; 2     ; 0.011       ; 4          ; 0.000 ; 0.011 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 3.098       ; 84         ; 0.963 ; 2.135 ;
;    Cell                ;       ; 3     ; 0.572       ; 15         ; 0.003 ; 0.291 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 3.205   ; 3.205   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.838 ;   0.838 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.097 ;   0.259 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   2.840 ;   1.743 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   3.205 ;   0.365 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 3.456   ; 0.251   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   3.205 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   3.205 ;   0.000 ; FF ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   3.445 ;   0.240 ; FF ; IC   ; 1      ; MLABCELL_X25_Y51_N30      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   3.456 ;   0.011 ; FF ; CELL ; 0      ; MLABCELL_X25_Y51_N30      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.526   ; 3.526    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.963 ;   0.963  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.241 ;   0.278  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   3.376 ;   2.135  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N30      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   3.667 ;   0.291  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N30      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   3.670 ;   0.003  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N30      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   3.526 ;   -0.144 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.526   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.526   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N30      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (5 violated).  Worst case slack is -0.012 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Fast 1100mV 0C Model

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.012 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.170      ; 0.158      ;
; -0.012 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.170      ; 0.158      ;
; -0.012 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.170      ; 0.158      ;
; -0.012 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.170      ; 0.158      ;
; -0.012 ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3] ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.170      ; 0.158      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.012 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 1.916                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 1.928                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.012 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.170 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.158 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.443       ; 82         ; 0.499 ; 0.944 ;
;    Cell                ;       ; 2     ; 0.315       ; 17         ; 0.138 ; 0.177 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.130       ; 82         ; 0.130 ; 0.130 ;
;    Cell                ;       ; 2     ; 0.028       ; 17         ; 0.000 ; 0.028 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.681       ; 85         ; 0.535 ; 1.146 ;
;    Cell                ;       ; 3     ; 0.291       ; 14         ; 0.002 ; 0.146 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 1.758   ; 1.758   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.499 ;   0.499 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.637 ;   0.138 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.581 ;   0.944 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   1.758 ;   0.177 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 1.916   ; 0.158   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.758 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   1.758 ;   0.000 ; RR ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   1.888 ;   0.130 ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N36      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   1.916 ;   0.028 ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.928   ; 1.928    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.535 ;   0.535  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.681 ;   0.146  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.827 ;   1.146  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N36      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   1.970 ;   0.143  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N36      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   1.972 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   1.928 ;   -0.044 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 1.928   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 1.928   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N36      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][198]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is -0.012 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 1.916                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 1.928                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.012 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.170 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.158 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.443       ; 82         ; 0.499 ; 0.944 ;
;    Cell                ;       ; 2     ; 0.315       ; 17         ; 0.138 ; 0.177 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.130       ; 82         ; 0.130 ; 0.130 ;
;    Cell                ;       ; 2     ; 0.028       ; 17         ; 0.000 ; 0.028 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.681       ; 85         ; 0.535 ; 1.146 ;
;    Cell                ;       ; 3     ; 0.291       ; 14         ; 0.002 ; 0.146 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 1.758   ; 1.758   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.499 ;   0.499 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.637 ;   0.138 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.581 ;   0.944 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   1.758 ;   0.177 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 1.916   ; 0.158   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.758 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   1.758 ;   0.000 ; RR ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   1.888 ;   0.130 ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N18      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   1.916 ;   0.028 ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.928   ; 1.928    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.535 ;   0.535  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.681 ;   0.146  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.827 ;   1.146  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N18      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   1.970 ;   0.143  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N18      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   1.972 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   1.928 ;   -0.044 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 1.928   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 1.928   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N18      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][193]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is -0.012 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 1.916                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 1.928                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.012 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.170 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.158 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.443       ; 82         ; 0.499 ; 0.944 ;
;    Cell                ;       ; 2     ; 0.315       ; 17         ; 0.138 ; 0.177 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.130       ; 82         ; 0.130 ; 0.130 ;
;    Cell                ;       ; 2     ; 0.028       ; 17         ; 0.000 ; 0.028 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.681       ; 85         ; 0.535 ; 1.146 ;
;    Cell                ;       ; 3     ; 0.291       ; 14         ; 0.002 ; 0.146 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 1.758   ; 1.758   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.499 ;   0.499 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.637 ;   0.138 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.581 ;   0.944 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   1.758 ;   0.177 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 1.916   ; 0.158   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.758 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   1.758 ;   0.000 ; RR ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   1.888 ;   0.130 ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N24      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   1.916 ;   0.028 ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.928   ; 1.928    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.535 ;   0.535  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.681 ;   0.146  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.827 ;   1.146  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N24      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   1.970 ;   0.143  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N24      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   1.972 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   1.928 ;   -0.044 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 1.928   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 1.928   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N24      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][194]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is -0.012 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 1.916                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 1.928                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.012 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.170 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.158 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.443       ; 82         ; 0.499 ; 0.944 ;
;    Cell                ;       ; 2     ; 0.315       ; 17         ; 0.138 ; 0.177 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.130       ; 82         ; 0.130 ; 0.130 ;
;    Cell                ;       ; 2     ; 0.028       ; 17         ; 0.000 ; 0.028 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.681       ; 85         ; 0.535 ; 1.146 ;
;    Cell                ;       ; 3     ; 0.291       ; 14         ; 0.002 ; 0.146 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 1.758   ; 1.758   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.499 ;   0.499 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.637 ;   0.138 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.581 ;   0.944 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   1.758 ;   0.177 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 1.916   ; 0.158   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.758 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   1.758 ;   0.000 ; RR ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   1.888 ;   0.130 ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N48      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   1.916 ;   0.028 ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.928   ; 1.928    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.535 ;   0.535  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.681 ;   0.146  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.827 ;   1.146  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N48      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   1.970 ;   0.143  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N48      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   1.972 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   1.928 ;   -0.044 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 1.928   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 1.928   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N48      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][192]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is -0.012 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; To Node            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 1.916                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 1.928                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; -0.012 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.170 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.158 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.443       ; 82         ; 0.499 ; 0.944 ;
;    Cell                ;       ; 2     ; 0.315       ; 17         ; 0.138 ; 0.177 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.130       ; 82         ; 0.130 ; 0.130 ;
;    Cell                ;       ; 2     ; 0.028       ; 17         ; 0.000 ; 0.028 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.681       ; 85         ; 0.535 ; 1.146 ;
;    Cell                ;       ; 3     ; 0.291       ; 14         ; 0.002 ; 0.146 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 1.758   ; 1.758   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.499 ;   0.499 ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.637 ;   0.138 ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.581 ;   0.944 ; RR ; IC   ; 1      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                                                                                                                              ;
;   1.758 ;   0.177 ; RR ; CELL ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
; 1.916   ; 0.158   ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.758 ;   0.000 ;    ; uTco ; 1      ; FF_X24_Y51_N40            ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|scfifo:fifo_n[24].data_fifo|scfifo_2i91:auto_generated|a_dpfifo_9j61:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]        ;
;   1.758 ;   0.000 ; RR ; CELL ; 9      ; FF_X24_Y51_N40            ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|fifo_n[24].data_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|q                                                                                                                                                                                                ;
;   1.888 ;   0.130 ; RR ; IC   ; 1      ; MLABCELL_X25_Y51_N30      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0|portaaddr[3]                                                                                                                                                                                              ;
;   1.916 ;   0.028 ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N30      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+---------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.928   ; 1.928    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                    ;
;   0.535 ;   0.535  ; RR ; IC   ; 1      ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.681 ;   0.146  ; RR ; CELL ; 9389   ; CLKCTRL_G6                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.827 ;   1.146  ; RR ; IC   ; 2      ; MLABCELL_X25_Y51_N30      ; the_system|greyscale_system|GreyScale|kernel|GreyScale_function_inst0|GreyScale_basic_block_1|lsu_local_bb1_st_c0_exe1|streaming_write|avm_buffer|fifo|fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0|clk0                                                                                                                                                                                                      ;
;   1.970 ;   0.143  ; RR ; CELL ; 7      ; MLABCELL_X25_Y51_N30      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0CLKMUX_0           ;
;   1.972 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y51_N30      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
;   1.928 ;   -0.044 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 1.928   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                            ;
; 1.928   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y51_N30      ; system:the_system|GreyScale_system:greyscale_system|GreyScale_top_wrapper:GreyScale|GreyScale_function_wrapper:kernel|GreyScale_function:GreyScale_function_inst0|GreyScale_basic_block_1:GreyScale_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][197]~FITTER_CREATED_MLAB_CELL0porta_address_reg3 ;
+---------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


