14:49:14 INFO  : Registering command handlers for Vitis TCF services
14:49:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Travail\s4InfoAtelier4\temp_xsdb_launch_script.tcl
14:49:16 INFO  : XSCT server has started successfully.
14:49:16 INFO  : Platform repository initialization has completed.
14:49:16 INFO  : plnx-install-location is set to ''
14:49:16 INFO  : Successfully done setting XSCT server connection channel  
14:49:16 INFO  : Successfully done query RDI_DATADIR 
14:49:16 INFO  : Successfully done setting workspace for the tool. 
14:53:29 INFO  : Result from executing command 'getProjects': atelier4_wrapper
14:53:29 INFO  : Result from executing command 'getPlatforms': 
14:53:30 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:53:30 INFO  : Platform 'atelier4_wrapper' is added to custom repositories.
14:53:37 INFO  : Platform 'atelier4_wrapper' is added to custom repositories.
15:12:30 INFO  : Result from executing command 'getProjects': atelier4_wrapper
15:12:30 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
15:15:01 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}' command is executed.
15:15:25 INFO  : Device configured successfully with "C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit"
15:15:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77B04A' is selected.
15:15:53 INFO  : 'jtag frequency' command is executed.
15:15:53 INFO  : Context for 'APU' is selected.
15:15:53 INFO  : System reset is completed.
15:15:56 INFO  : 'after 3000' command is executed.
15:15:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}' command is executed.
15:15:57 INFO  : Device configured successfully with "C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit"
15:15:57 INFO  : Context for 'APU' is selected.
15:15:57 INFO  : Hardware design and registers information is loaded from 'C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:15:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:57 INFO  : Context for 'APU' is selected.
15:15:57 INFO  : Sourcing of 'C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl' is done.
15:15:58 INFO  : 'ps7_init' command is executed.
15:15:58 INFO  : 'ps7_post_config' command is executed.
15:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:58 INFO  : The application 'C:/Travail/s4InfoAtelier4/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}
fpga -file C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Travail/s4InfoAtelier4/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:58 INFO  : 'con' command is executed.
15:15:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:58 INFO  : Launch script is exported to file 'C:\Travail\s4InfoAtelier4\project_system\_ide\scripts\debugger_project-default.tcl'
15:43:38 INFO  : Disconnected from the channel tcfchan#2.
15:56:10 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
15:56:21 INFO  : Result from executing command 'getProjects': atelier4_wrapper
15:56:21 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
15:56:41 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:56:54 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:56:54 INFO  : The file 'C:\Travail\s4InfoAtelier4\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
15:56:54 INFO  : The updated bitstream files are copied from platform to folder 'C:\Travail\s4InfoAtelier4\project\_ide\bitstream' in project 'project'.
15:56:54 INFO  : The file 'C:\Travail\s4InfoAtelier4\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:56:59 INFO  : The updated ps init files are copied from platform to folder 'C:\Travail\s4InfoAtelier4\project\_ide\psinit' in project 'project'.
15:57:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}' command is executed.
15:57:12 INFO  : Device configured successfully with "C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit"
15:57:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77B04A' is selected.
15:57:28 INFO  : 'jtag frequency' command is executed.
15:57:28 INFO  : Context for 'APU' is selected.
15:57:28 INFO  : System reset is completed.
15:57:31 INFO  : 'after 3000' command is executed.
15:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}' command is executed.
15:57:32 INFO  : Device configured successfully with "C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit"
15:57:32 INFO  : Context for 'APU' is selected.
15:57:33 INFO  : Hardware design and registers information is loaded from 'C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:57:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:33 INFO  : Context for 'APU' is selected.
15:57:33 INFO  : Sourcing of 'C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl' is done.
15:57:33 INFO  : 'ps7_init' command is executed.
15:57:33 INFO  : 'ps7_post_config' command is executed.
15:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:33 INFO  : The application 'C:/Travail/s4InfoAtelier4/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}
fpga -file C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Travail/s4InfoAtelier4/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:34 INFO  : 'con' command is executed.
15:57:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:34 INFO  : Launch script is exported to file 'C:\Travail\s4InfoAtelier4\project_system\_ide\scripts\debugger_project-default.tcl'
16:11:40 INFO  : Checking for BSP changes to sync application flags for project 'project'...
16:11:50 INFO  : Disconnected from the channel tcfchan#4.
16:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77B04A' is selected.
16:11:51 INFO  : 'jtag frequency' command is executed.
16:11:51 INFO  : Context for 'APU' is selected.
16:11:51 INFO  : System reset is completed.
16:11:54 INFO  : 'after 3000' command is executed.
16:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}' command is executed.
16:11:55 INFO  : Device configured successfully with "C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit"
16:11:55 INFO  : Context for 'APU' is selected.
16:11:55 INFO  : Hardware design and registers information is loaded from 'C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
16:11:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:55 INFO  : Context for 'APU' is selected.
16:11:55 INFO  : Sourcing of 'C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl' is done.
16:11:56 INFO  : 'ps7_init' command is executed.
16:11:56 INFO  : 'ps7_post_config' command is executed.
16:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:56 INFO  : The application 'C:/Travail/s4InfoAtelier4/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}
fpga -file C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Travail/s4InfoAtelier4/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:56 INFO  : 'con' command is executed.
16:11:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:56 INFO  : Launch script is exported to file 'C:\Travail\s4InfoAtelier4\project_system\_ide\scripts\debugger_project-default.tcl'
16:28:09 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
16:28:18 INFO  : Result from executing command 'getProjects': atelier4_wrapper
16:28:18 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
16:28:29 INFO  : Checking for BSP changes to sync application flags for project 'project'...
16:29:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}' command is executed.
16:29:27 INFO  : Device configured successfully with "C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit"
16:29:51 INFO  : Disconnected from the channel tcfchan#5.
16:29:52 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:29:52 INFO  : The file 'C:\Travail\s4InfoAtelier4\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
16:29:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Travail\s4InfoAtelier4\project\_ide\bitstream' in project 'project'.
16:29:52 INFO  : The file 'C:\Travail\s4InfoAtelier4\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:29:57 INFO  : The updated ps init files are copied from platform to folder 'C:\Travail\s4InfoAtelier4\project\_ide\psinit' in project 'project'.
16:29:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77B04A' is selected.
16:29:58 INFO  : 'jtag frequency' command is executed.
16:29:58 INFO  : Context for 'APU' is selected.
16:29:58 INFO  : System reset is completed.
16:30:01 INFO  : 'after 3000' command is executed.
16:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}' command is executed.
16:30:02 INFO  : Device configured successfully with "C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit"
16:30:02 INFO  : Context for 'APU' is selected.
16:30:02 INFO  : Hardware design and registers information is loaded from 'C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
16:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:02 INFO  : Context for 'APU' is selected.
16:30:02 INFO  : Sourcing of 'C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl' is done.
16:30:02 INFO  : 'ps7_init' command is executed.
16:30:02 INFO  : 'ps7_post_config' command is executed.
16:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:03 INFO  : The application 'C:/Travail/s4InfoAtelier4/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}
fpga -file C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Travail/s4InfoAtelier4/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:03 INFO  : 'con' command is executed.
16:30:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:03 INFO  : Launch script is exported to file 'C:\Travail\s4InfoAtelier4\project_system\_ide\scripts\debugger_project-default.tcl'
17:17:34 INFO  : Result from executing command 'getProjects': atelier4_wrapper
17:17:34 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
17:17:39 INFO  : Checking for BSP changes to sync application flags for project 'project'...
17:17:46 INFO  : Disconnected from the channel tcfchan#7.
17:17:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77B04A' is selected.
17:17:47 INFO  : 'jtag frequency' command is executed.
17:17:47 INFO  : Context for 'APU' is selected.
17:17:47 INFO  : System reset is completed.
17:17:50 INFO  : 'after 3000' command is executed.
17:17:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}' command is executed.
17:17:51 INFO  : Device configured successfully with "C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit"
17:17:51 INFO  : Context for 'APU' is selected.
17:17:51 INFO  : Hardware design and registers information is loaded from 'C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
17:17:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:51 INFO  : Context for 'APU' is selected.
17:17:51 INFO  : Sourcing of 'C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl' is done.
17:17:52 INFO  : 'ps7_init' command is executed.
17:17:52 INFO  : 'ps7_post_config' command is executed.
17:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:52 INFO  : The application 'C:/Travail/s4InfoAtelier4/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}
fpga -file C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Travail/s4InfoAtelier4/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:52 INFO  : 'con' command is executed.
17:17:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:52 INFO  : Launch script is exported to file 'C:\Travail\s4InfoAtelier4\project_system\_ide\scripts\debugger_project-default.tcl'
17:19:02 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
17:19:10 INFO  : Result from executing command 'getProjects': atelier4_wrapper
17:19:10 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
17:19:15 INFO  : Checking for BSP changes to sync application flags for project 'project'...
17:19:26 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:19:26 INFO  : The file 'C:\Travail\s4InfoAtelier4\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
17:19:26 INFO  : The updated bitstream files are copied from platform to folder 'C:\Travail\s4InfoAtelier4\project\_ide\bitstream' in project 'project'.
17:19:26 INFO  : The file 'C:\Travail\s4InfoAtelier4\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:19:31 INFO  : The updated ps init files are copied from platform to folder 'C:\Travail\s4InfoAtelier4\project\_ide\psinit' in project 'project'.
17:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}' command is executed.
17:19:39 INFO  : Device configured successfully with "C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit"
17:19:48 INFO  : Disconnected from the channel tcfchan#10.
17:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77B04A' is selected.
17:19:50 INFO  : 'jtag frequency' command is executed.
17:19:50 INFO  : Context for 'APU' is selected.
17:19:50 INFO  : System reset is completed.
17:19:53 INFO  : 'after 3000' command is executed.
17:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}' command is executed.
17:19:54 INFO  : Device configured successfully with "C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit"
17:19:54 INFO  : Context for 'APU' is selected.
17:19:54 INFO  : Hardware design and registers information is loaded from 'C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
17:19:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:54 INFO  : Context for 'APU' is selected.
17:19:54 INFO  : Sourcing of 'C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl' is done.
17:19:54 INFO  : 'ps7_init' command is executed.
17:19:54 INFO  : 'ps7_post_config' command is executed.
17:19:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:55 INFO  : The application 'C:/Travail/s4InfoAtelier4/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}
fpga -file C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Travail/s4InfoAtelier4/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:55 INFO  : 'con' command is executed.
17:19:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:19:55 INFO  : Launch script is exported to file 'C:\Travail\s4InfoAtelier4\project_system\_ide\scripts\debugger_project-default.tcl'
17:48:04 INFO  : Checking for BSP changes to sync application flags for project 'project'...
17:48:12 INFO  : Disconnected from the channel tcfchan#12.
17:48:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77B04A' is selected.
17:48:13 INFO  : 'jtag frequency' command is executed.
17:48:13 INFO  : Context for 'APU' is selected.
17:48:13 INFO  : System reset is completed.
17:48:16 INFO  : 'after 3000' command is executed.
17:48:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}' command is executed.
17:48:17 INFO  : Device configured successfully with "C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit"
17:48:18 INFO  : Context for 'APU' is selected.
17:48:18 INFO  : Hardware design and registers information is loaded from 'C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
17:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:18 INFO  : Context for 'APU' is selected.
17:48:18 INFO  : Sourcing of 'C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl' is done.
17:48:18 INFO  : 'ps7_init' command is executed.
17:48:18 INFO  : 'ps7_post_config' command is executed.
17:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:18 INFO  : The application 'C:/Travail/s4InfoAtelier4/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77B04A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77B04A-13722093-0"}
fpga -file C:/Travail/s4InfoAtelier4/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Travail/s4InfoAtelier4/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Travail/s4InfoAtelier4/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Travail/s4InfoAtelier4/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:18 INFO  : 'con' command is executed.
17:48:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:18 INFO  : Launch script is exported to file 'C:\Travail\s4InfoAtelier4\project_system\_ide\scripts\debugger_project-default.tcl'
21:16:57 INFO  : Disconnected from the channel tcfchan#13.
10:16:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\wpepi\projet\temp_xsdb_launch_script.tcl
10:16:10 INFO  : XSCT server has started successfully.
10:16:10 INFO  : Successfully done setting XSCT server connection channel  
10:16:10 INFO  : plnx-install-location is set to ''
10:16:10 INFO  : Successfully done setting workspace for the tool. 
10:16:14 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


10:16:14 INFO  : Platform repository initialization has completed.
10:16:14 INFO  : Registering command handlers for Vitis TCF services
10:16:20 INFO  : Successfully done query RDI_DATADIR 
10:25:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\wpepi\projet\temp_xsdb_launch_script.tcl
10:25:58 INFO  : XSCT server has started successfully.
10:25:58 INFO  : Successfully done setting XSCT server connection channel  
10:25:58 INFO  : plnx-install-location is set to ''
10:25:58 INFO  : Successfully done setting workspace for the tool. 
10:26:02 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


10:26:02 INFO  : Platform repository initialization has completed.
10:26:02 INFO  : Registering command handlers for Vitis TCF services
10:26:03 INFO  : Successfully done query RDI_DATADIR 
10:26:58 INFO  : Result from executing command 'getProjects': atelier4_wrapper
10:26:58 INFO  : Result from executing command 'getPlatforms': 
10:26:58 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:28:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
10:28:04 INFO  : 'jtag frequency' command is executed.
10:28:04 INFO  : Context for 'APU' is selected.
10:28:04 INFO  : System reset is completed.
10:28:07 INFO  : 'after 3000' command is executed.
10:28:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
10:28:09 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
10:28:09 INFO  : Context for 'APU' is selected.
10:28:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:28:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:09 INFO  : Context for 'APU' is selected.
10:28:09 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
10:28:10 INFO  : 'ps7_init' command is executed.
10:28:10 INFO  : 'ps7_post_config' command is executed.
10:28:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:11 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:11 INFO  : 'con' command is executed.
10:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:28:11 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
10:37:06 INFO  : Disconnected from the channel tcfchan#2.
13:17:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\wpepi\projet\temp_xsdb_launch_script.tcl
13:17:34 INFO  : XSCT server has started successfully.
13:17:34 INFO  : plnx-install-location is set to ''
13:17:34 INFO  : Successfully done setting XSCT server connection channel  
13:17:34 INFO  : Successfully done setting workspace for the tool. 
13:17:36 INFO  : Platform repository initialization has completed.
13:17:37 INFO  : Registering command handlers for Vitis TCF services
13:17:40 INFO  : Successfully done query RDI_DATADIR 
09:13:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\wpepi\projet\temp_xsdb_launch_script.tcl
09:13:58 INFO  : XSCT server has started successfully.
09:13:58 INFO  : Successfully done setting XSCT server connection channel  
09:13:58 INFO  : plnx-install-location is set to ''
09:13:58 INFO  : Successfully done setting workspace for the tool. 
09:14:03 INFO  : Platform repository initialization has completed.
09:14:03 INFO  : Registering command handlers for Vitis TCF services
09:14:10 INFO  : Successfully done query RDI_DATADIR 
11:25:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\wpepi\projet\temp_xsdb_launch_script.tcl
11:25:27 INFO  : XSCT server has started successfully.
11:25:27 INFO  : plnx-install-location is set to ''
11:25:27 INFO  : Successfully done setting XSCT server connection channel  
11:25:27 INFO  : Successfully done setting workspace for the tool. 
11:25:30 INFO  : Platform repository initialization has completed.
11:25:30 INFO  : Registering command handlers for Vitis TCF services
11:25:33 INFO  : Successfully done query RDI_DATADIR 
11:25:53 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
11:26:17 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:26:17 ERROR : Failed to openhw "C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:26:17 ERROR : Failed to update application flags from BSP for 'project'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
11:26:18 ERROR : Failed to compute checksum of hardware specification file used by project 'project'
11:26:18 ERROR : Failed to openhw "C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:26:18 ERROR : Failed to openhw "C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:26:18 ERROR : Failed to openhw "C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:29:53 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:29:53 ERROR : Failed to openhw "C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:29:53 ERROR : Failed to update application flags from BSP for 'project'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
11:29:54 ERROR : Failed to compute checksum of hardware specification file used by project 'project'
11:29:54 ERROR : Failed to openhw "C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:29:54 ERROR : Failed to openhw "C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:29:54 ERROR : Failed to openhw "C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:31:17 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
11:31:50 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:31:50 ERROR : Failed to openhw "C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:31:50 ERROR : Failed to update application flags from BSP for 'project'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
11:31:50 ERROR : Failed to compute checksum of hardware specification file used by project 'project'
11:31:51 ERROR : Failed to openhw "C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:31:51 ERROR : Failed to openhw "C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:31:51 ERROR : Failed to openhw "C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:34:51 INFO  : Result from executing command 'getProjects': atelier4_wrapper
11:34:51 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
11:34:54 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:34:56 INFO  : Updating application flags with new BSP settings...
11:34:57 INFO  : Successfully updated application flags for project project.
11:34:57 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:34:57 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
11:34:57 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\bitstream' in project 'project'.
11:34:57 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:35:02 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\psinit' in project 'project'.
11:45:27 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:32:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
13:32:56 INFO  : 'jtag frequency' command is executed.
13:32:56 INFO  : Context for 'APU' is selected.
13:32:56 INFO  : System reset is completed.
13:32:59 INFO  : 'after 3000' command is executed.
13:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
13:33:01 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
13:33:01 INFO  : Context for 'APU' is selected.
13:33:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
13:33:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:01 INFO  : Context for 'APU' is selected.
13:33:01 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
13:33:02 INFO  : 'ps7_init' command is executed.
13:33:02 INFO  : 'ps7_post_config' command is executed.
13:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:04 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:04 INFO  : 'con' command is executed.
13:33:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:04 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
13:33:18 INFO  : Disconnected from the channel tcfchan#12.
13:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
13:33:19 INFO  : 'jtag frequency' command is executed.
13:33:19 INFO  : Context for 'APU' is selected.
13:33:19 INFO  : System reset is completed.
13:33:22 INFO  : 'after 3000' command is executed.
13:33:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
13:33:24 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
13:33:24 INFO  : Context for 'APU' is selected.
13:33:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
13:33:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:24 INFO  : Context for 'APU' is selected.
13:33:24 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
13:33:25 INFO  : 'ps7_init' command is executed.
13:33:25 INFO  : 'ps7_post_config' command is executed.
13:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:25 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:26 INFO  : 'con' command is executed.
13:33:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:26 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
13:47:18 INFO  : Disconnected from the channel tcfchan#13.
14:52:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\wpepi\projet\temp_xsdb_launch_script.tcl
14:52:08 INFO  : XSCT server has started successfully.
14:52:08 INFO  : plnx-install-location is set to ''
14:52:08 INFO  : Successfully done setting XSCT server connection channel  
14:52:08 INFO  : Successfully done setting workspace for the tool. 
14:52:12 INFO  : Platform repository initialization has completed.
14:52:12 INFO  : Registering command handlers for Vitis TCF services
14:52:20 INFO  : Successfully done query RDI_DATADIR 
14:52:39 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
14:52:48 INFO  : Result from executing command 'getProjects': atelier4_wrapper
14:52:48 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
14:53:48 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:53:59 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:54:00 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:54:00 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
14:54:00 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\bitstream' in project 'project'.
14:54:00 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:54:10 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\psinit' in project 'project'.
14:54:46 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
14:55:28 INFO  : 'jtag frequency' command is executed.
14:55:28 INFO  : Context for 'APU' is selected.
14:55:28 INFO  : System reset is completed.
14:55:31 INFO  : 'after 3000' command is executed.
14:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
14:55:32 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
14:55:33 INFO  : Context for 'APU' is selected.
14:55:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:55:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:33 INFO  : Context for 'APU' is selected.
14:55:33 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
14:55:34 INFO  : 'ps7_init' command is executed.
14:55:34 INFO  : 'ps7_post_config' command is executed.
14:55:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:35 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:36 INFO  : 'con' command is executed.
14:55:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:36 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
14:56:05 INFO  : Disconnected from the channel tcfchan#4.
14:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
14:56:06 INFO  : 'jtag frequency' command is executed.
14:56:06 INFO  : Context for 'APU' is selected.
14:56:06 INFO  : System reset is completed.
14:56:09 INFO  : 'after 3000' command is executed.
14:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
14:56:11 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
14:56:11 INFO  : Context for 'APU' is selected.
14:56:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:11 INFO  : Context for 'APU' is selected.
14:56:11 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
14:56:12 INFO  : 'ps7_init' command is executed.
14:56:12 INFO  : 'ps7_post_config' command is executed.
14:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:13 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:13 INFO  : 'con' command is executed.
14:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:56:13 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
15:10:24 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
15:10:35 INFO  : Result from executing command 'getProjects': atelier4_wrapper
15:10:35 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
15:10:35 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:10:38 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:10:38 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
15:10:38 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\bitstream' in project 'project'.
15:10:38 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:10:43 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\psinit' in project 'project'.
15:10:55 INFO  : Disconnected from the channel tcfchan#5.
15:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
15:10:56 INFO  : 'jtag frequency' command is executed.
15:10:56 INFO  : Context for 'APU' is selected.
15:10:56 INFO  : System reset is completed.
15:10:59 INFO  : 'after 3000' command is executed.
15:10:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
15:11:01 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
15:11:01 INFO  : Context for 'APU' is selected.
15:11:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:11:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:01 INFO  : Context for 'APU' is selected.
15:11:01 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
15:11:01 INFO  : 'ps7_init' command is executed.
15:11:01 INFO  : 'ps7_post_config' command is executed.
15:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:02 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:02 INFO  : 'con' command is executed.
15:11:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:02 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
15:12:09 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:12:23 INFO  : Disconnected from the channel tcfchan#8.
15:12:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
15:12:24 INFO  : 'jtag frequency' command is executed.
15:12:24 INFO  : Context for 'APU' is selected.
15:12:25 INFO  : System reset is completed.
15:12:28 INFO  : 'after 3000' command is executed.
15:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
15:12:29 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
15:12:29 INFO  : Context for 'APU' is selected.
15:12:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:29 INFO  : Context for 'APU' is selected.
15:12:29 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
15:12:29 INFO  : 'ps7_init' command is executed.
15:12:29 INFO  : 'ps7_post_config' command is executed.
15:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:30 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:30 INFO  : 'con' command is executed.
15:12:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:12:30 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
13:53:24 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
13:53:33 INFO  : Result from executing command 'getProjects': atelier4_wrapper
13:53:33 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
13:53:37 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:53:42 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:53:42 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
13:53:42 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\bitstream' in project 'project'.
13:53:42 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:53:47 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\psinit' in project 'project'.
13:53:57 INFO  : Disconnected from the channel tcfchan#10.
13:53:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
13:53:58 INFO  : 'jtag frequency' command is executed.
13:53:58 INFO  : Context for 'APU' is selected.
13:53:58 INFO  : System reset is completed.
13:54:01 INFO  : 'after 3000' command is executed.
13:54:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
13:54:03 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
13:54:03 INFO  : Context for 'APU' is selected.
13:54:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
13:54:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:03 INFO  : Context for 'APU' is selected.
13:54:03 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
13:54:03 INFO  : 'ps7_init' command is executed.
13:54:03 INFO  : 'ps7_post_config' command is executed.
13:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:04 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:04 INFO  : 'con' command is executed.
13:54:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:54:04 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
14:03:38 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
14:03:49 INFO  : Result from executing command 'getProjects': atelier4_wrapper
14:03:49 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
14:03:49 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:03:52 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:03:52 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
14:03:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\bitstream' in project 'project'.
14:03:52 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:03:57 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\psinit' in project 'project'.
14:04:06 INFO  : Disconnected from the channel tcfchan#13.
14:04:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
14:04:07 INFO  : 'jtag frequency' command is executed.
14:04:07 INFO  : Context for 'APU' is selected.
14:04:07 INFO  : System reset is completed.
14:04:10 INFO  : 'after 3000' command is executed.
14:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
14:04:11 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
14:04:11 INFO  : Context for 'APU' is selected.
14:04:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:04:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:11 INFO  : Context for 'APU' is selected.
14:04:11 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
14:04:12 INFO  : 'ps7_init' command is executed.
14:04:12 INFO  : 'ps7_post_config' command is executed.
14:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:12 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:12 INFO  : 'con' command is executed.
14:04:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:04:12 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
14:15:57 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
14:16:02 INFO  : Result from executing command 'getProjects': atelier4_wrapper
14:16:02 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
14:16:02 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:16:05 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:16:05 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
14:16:05 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\bitstream' in project 'project'.
14:16:05 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:16:10 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\psinit' in project 'project'.
14:16:19 INFO  : Disconnected from the channel tcfchan#16.
14:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
14:16:20 INFO  : 'jtag frequency' command is executed.
14:16:20 INFO  : Context for 'APU' is selected.
14:16:20 INFO  : System reset is completed.
14:16:23 INFO  : 'after 3000' command is executed.
14:16:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
14:16:24 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
14:16:24 INFO  : Context for 'APU' is selected.
14:16:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:16:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:24 INFO  : Context for 'APU' is selected.
14:16:24 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
14:16:25 INFO  : 'ps7_init' command is executed.
14:16:25 INFO  : 'ps7_post_config' command is executed.
14:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:25 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:25 INFO  : 'con' command is executed.
14:16:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:16:25 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
14:29:09 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
14:29:32 INFO  : Result from executing command 'getProjects': atelier4_wrapper
14:29:32 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
14:29:33 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:29:35 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:29:35 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
14:29:35 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\bitstream' in project 'project'.
14:29:35 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:29:40 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\psinit' in project 'project'.
14:29:51 INFO  : Disconnected from the channel tcfchan#19.
14:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
14:29:52 INFO  : 'jtag frequency' command is executed.
14:29:52 INFO  : Context for 'APU' is selected.
14:29:52 INFO  : System reset is completed.
14:29:55 INFO  : 'after 3000' command is executed.
14:29:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
14:29:57 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
14:29:57 INFO  : Context for 'APU' is selected.
14:29:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:57 INFO  : Context for 'APU' is selected.
14:29:57 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
14:29:57 INFO  : 'ps7_init' command is executed.
14:29:57 INFO  : 'ps7_post_config' command is executed.
14:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:58 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:58 INFO  : 'con' command is executed.
14:29:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:29:58 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
14:38:31 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
14:38:36 INFO  : Result from executing command 'getProjects': atelier4_wrapper
14:38:36 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
14:38:36 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:38:38 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:38:38 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
14:38:38 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\bitstream' in project 'project'.
14:38:38 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:38:43 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\psinit' in project 'project'.
14:38:50 INFO  : Disconnected from the channel tcfchan#22.
14:38:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
14:38:52 INFO  : 'jtag frequency' command is executed.
14:38:52 INFO  : Context for 'APU' is selected.
14:38:52 INFO  : System reset is completed.
14:38:55 INFO  : 'after 3000' command is executed.
14:38:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
14:38:56 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
14:38:56 INFO  : Context for 'APU' is selected.
14:38:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:38:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:56 INFO  : Context for 'APU' is selected.
14:38:56 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
14:38:56 INFO  : 'ps7_init' command is executed.
14:38:56 INFO  : 'ps7_post_config' command is executed.
14:38:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:57 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:57 INFO  : 'con' command is executed.
14:38:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:38:57 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
14:58:12 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
14:59:33 INFO  : Result from executing command 'getProjects': atelier4_wrapper
14:59:33 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
14:59:35 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:59:38 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:59:38 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
14:59:38 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\bitstream' in project 'project'.
14:59:38 INFO  : The file 'C:\Users\wpepi\projet\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:59:43 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\wpepi\projet\project\_ide\psinit' in project 'project'.
15:00:14 INFO  : Disconnected from the channel tcfchan#25.
15:00:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
15:00:16 INFO  : 'jtag frequency' command is executed.
15:00:16 INFO  : Context for 'APU' is selected.
15:00:16 INFO  : System reset is completed.
15:00:19 INFO  : 'after 3000' command is executed.
15:00:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
15:00:20 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
15:00:20 INFO  : Context for 'APU' is selected.
15:00:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:00:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:20 INFO  : Context for 'APU' is selected.
15:00:20 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
15:00:21 INFO  : 'ps7_init' command is executed.
15:00:21 INFO  : 'ps7_post_config' command is executed.
15:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:21 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:21 INFO  : 'con' command is executed.
15:00:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:00:21 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
15:00:40 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:01:05 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:01:14 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:05:42 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:10:03 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:11:12 INFO  : Disconnected from the channel tcfchan#28.
15:11:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
15:11:15 INFO  : 'jtag frequency' command is executed.
15:11:15 INFO  : Context for 'APU' is selected.
15:11:15 INFO  : System reset is completed.
15:11:18 INFO  : 'after 3000' command is executed.
15:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
15:11:19 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
15:11:19 INFO  : Context for 'APU' is selected.
15:11:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:11:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:19 INFO  : Context for 'APU' is selected.
15:11:19 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
15:11:19 INFO  : 'ps7_init' command is executed.
15:11:19 INFO  : 'ps7_post_config' command is executed.
15:11:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

15:11:19 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
15:12:22 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:13:08 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:13:11 INFO  : Disconnected from the channel tcfchan#31.
15:13:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
15:13:12 INFO  : 'jtag frequency' command is executed.
15:13:12 INFO  : Context for 'APU' is selected.
15:13:12 INFO  : System reset is completed.
15:13:16 INFO  : 'after 3000' command is executed.
15:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
15:13:17 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
15:13:17 INFO  : Context for 'APU' is selected.
15:13:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:13:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:17 INFO  : Context for 'APU' is selected.
15:13:17 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
15:13:17 INFO  : 'ps7_init' command is executed.
15:13:17 INFO  : 'ps7_post_config' command is executed.
15:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:18 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:18 INFO  : 'con' command is executed.
15:13:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:18 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
15:13:48 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:13:51 INFO  : Disconnected from the channel tcfchan#32.
15:13:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
15:13:52 INFO  : 'jtag frequency' command is executed.
15:13:52 INFO  : Context for 'APU' is selected.
15:13:52 INFO  : System reset is completed.
15:13:55 INFO  : 'after 3000' command is executed.
15:13:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
15:13:56 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
15:13:56 INFO  : Context for 'APU' is selected.
15:13:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:13:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:56 INFO  : Context for 'APU' is selected.
15:13:56 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
15:13:57 INFO  : 'ps7_init' command is executed.
15:13:57 INFO  : 'ps7_post_config' command is executed.
15:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:57 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:57 INFO  : 'con' command is executed.
15:13:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:57 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
15:15:26 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:15:44 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:15:48 INFO  : Disconnected from the channel tcfchan#33.
15:15:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
15:15:49 INFO  : 'jtag frequency' command is executed.
15:15:49 INFO  : Context for 'APU' is selected.
15:15:49 INFO  : System reset is completed.
15:15:52 INFO  : 'after 3000' command is executed.
15:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
15:15:54 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
15:15:54 INFO  : Context for 'APU' is selected.
15:15:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:15:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:54 INFO  : Context for 'APU' is selected.
15:15:54 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
15:15:54 INFO  : 'ps7_init' command is executed.
15:15:54 INFO  : 'ps7_post_config' command is executed.
15:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:54 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:55 INFO  : 'con' command is executed.
15:15:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:55 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
15:17:23 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:17:31 INFO  : Disconnected from the channel tcfchan#34.
15:17:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF2336A' is selected.
15:17:32 INFO  : 'jtag frequency' command is executed.
15:17:32 INFO  : Context for 'APU' is selected.
15:17:32 INFO  : System reset is completed.
15:17:35 INFO  : 'after 3000' command is executed.
15:17:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}' command is executed.
15:17:36 INFO  : Device configured successfully with "C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit"
15:17:37 INFO  : Context for 'APU' is selected.
15:17:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:17:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:37 INFO  : Context for 'APU' is selected.
15:17:37 INFO  : Sourcing of 'C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl' is done.
15:17:37 INFO  : 'ps7_init' command is executed.
15:17:37 INFO  : 'ps7_post_config' command is executed.
15:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:37 INFO  : The application 'C:/Users/wpepi/projet/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF2336A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF2336A-13722093-0"}
fpga -file C:/Users/wpepi/projet/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/wpepi/projet/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/wpepi/projet/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/wpepi/projet/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:38 INFO  : 'con' command is executed.
15:17:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:17:38 INFO  : Launch script is exported to file 'C:\Users\wpepi\projet\project_system\_ide\scripts\debugger_project-default.tcl'
15:23:03 INFO  : Disconnected from the channel tcfchan#35.
17:56:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vivado\S4-PROJET\temp_xsdb_launch_script.tcl
17:56:51 INFO  : XSCT server has started successfully.
17:56:51 INFO  : Successfully done setting XSCT server connection channel  
17:56:51 INFO  : plnx-install-location is set to ''
17:56:51 INFO  : Successfully done setting workspace for the tool. 
17:56:54 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


17:56:54 INFO  : Platform repository initialization has completed.
17:56:54 INFO  : Registering command handlers for Vitis TCF services
17:56:54 INFO  : Successfully done query RDI_DATADIR 
12:13:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vivado\S4-PROJET\temp_xsdb_launch_script.tcl
12:13:54 INFO  : XSCT server has started successfully.
12:13:54 INFO  : plnx-install-location is set to ''
12:13:54 INFO  : Successfully done setting XSCT server connection channel  
12:13:54 INFO  : Successfully done setting workspace for the tool. 
12:13:58 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


12:13:58 INFO  : Platform repository initialization has completed.
12:13:59 INFO  : Registering command handlers for Vitis TCF services
12:14:02 INFO  : Successfully done query RDI_DATADIR 
12:50:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vivado\S4-PROJET\temp_xsdb_launch_script.tcl
12:50:06 INFO  : XSCT server has started successfully.
12:50:06 INFO  : plnx-install-location is set to ''
12:50:06 INFO  : Successfully done setting XSCT server connection channel  
12:50:06 INFO  : Successfully done setting workspace for the tool. 
12:50:10 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


12:50:10 INFO  : Platform repository initialization has completed.
12:50:10 INFO  : Registering command handlers for Vitis TCF services
12:50:14 INFO  : Successfully done query RDI_DATADIR 
13:01:15 INFO  : Result from executing command 'getProjects': atelier4_wrapper
13:01:15 INFO  : Result from executing command 'getPlatforms': 
13:01:16 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:08:33 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:09:17 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:12:14 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:26:58 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:27:27 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:28:38 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:36:43 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:37:01 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:37:33 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:37:36 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:41:01 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:41:34 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:45:42 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:46:23 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:48:31 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:14:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:15:02 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:16:27 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:16:52 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:17:39 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:39:15 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
14:45:24 INFO  : Result from executing command 'getProjects': atelier4_wrapper
14:45:24 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
14:45:25 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:45:33 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:45:33 INFO  : The file 'C:\Vivado\S4-PROJET\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
14:45:33 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vivado\S4-PROJET\project\_ide\bitstream' in project 'project'.
14:45:33 INFO  : The file 'C:\Vivado\S4-PROJET\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:45:40 INFO  : The updated ps init files are copied from platform to folder 'C:\Vivado\S4-PROJET\project\_ide\psinit' in project 'project'.
14:45:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
14:45:40 INFO  : 'jtag frequency' command is executed.
14:45:40 INFO  : Context for 'APU' is selected.
14:45:41 INFO  : System reset is completed.
14:45:44 INFO  : 'after 3000' command is executed.
14:45:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
14:45:45 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
14:45:45 INFO  : Context for 'APU' is selected.
14:45:45 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:45:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:45 INFO  : Context for 'APU' is selected.
14:45:45 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
14:45:46 INFO  : 'ps7_init' command is executed.
14:45:46 INFO  : 'ps7_post_config' command is executed.
14:45:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:47 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:47 INFO  : 'con' command is executed.
14:45:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:45:47 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
14:46:27 INFO  : Disconnected from the channel tcfchan#11.
14:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
14:46:28 INFO  : 'jtag frequency' command is executed.
14:46:28 INFO  : Context for 'APU' is selected.
14:46:28 INFO  : System reset is completed.
14:46:31 INFO  : 'after 3000' command is executed.
14:46:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
14:46:33 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
14:46:33 INFO  : Context for 'APU' is selected.
14:46:33 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:46:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:33 INFO  : Context for 'APU' is selected.
14:46:33 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
14:46:33 INFO  : 'ps7_init' command is executed.
14:46:33 INFO  : 'ps7_post_config' command is executed.
14:46:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:34 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:34 INFO  : 'con' command is executed.
14:46:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:46:34 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
14:46:47 INFO  : Checking for BSP changes to sync application flags for project 'project'...
14:46:59 INFO  : Disconnected from the channel tcfchan#13.
14:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
14:47:01 INFO  : 'jtag frequency' command is executed.
14:47:01 INFO  : Context for 'APU' is selected.
14:47:01 INFO  : System reset is completed.
14:47:04 INFO  : 'after 3000' command is executed.
14:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
14:47:05 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
14:47:05 INFO  : Context for 'APU' is selected.
14:47:05 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:05 INFO  : Context for 'APU' is selected.
14:47:05 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
14:47:06 INFO  : 'ps7_init' command is executed.
14:47:06 INFO  : 'ps7_post_config' command is executed.
14:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:06 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:07 INFO  : 'con' command is executed.
14:47:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:07 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
14:47:46 INFO  : Disconnected from the channel tcfchan#14.
14:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
14:47:47 INFO  : 'jtag frequency' command is executed.
14:47:47 INFO  : Context for 'APU' is selected.
14:47:47 INFO  : System reset is completed.
14:47:50 INFO  : 'after 3000' command is executed.
14:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
14:47:51 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
14:47:52 INFO  : Context for 'APU' is selected.
14:47:52 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:47:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:52 INFO  : Context for 'APU' is selected.
14:47:52 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
14:47:52 INFO  : 'ps7_init' command is executed.
14:47:52 INFO  : 'ps7_post_config' command is executed.
14:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:53 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:53 INFO  : 'con' command is executed.
14:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:53 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
14:48:18 INFO  : Disconnected from the channel tcfchan#15.
14:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
14:48:19 INFO  : 'jtag frequency' command is executed.
14:48:19 INFO  : Context for 'APU' is selected.
14:48:19 INFO  : System reset is completed.
14:48:22 INFO  : 'after 3000' command is executed.
14:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
14:48:24 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
14:48:24 INFO  : Context for 'APU' is selected.
14:48:24 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:48:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:24 INFO  : Context for 'APU' is selected.
14:48:24 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
14:48:24 INFO  : 'ps7_init' command is executed.
14:48:24 INFO  : 'ps7_post_config' command is executed.
14:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:25 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:25 INFO  : 'con' command is executed.
14:48:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:48:25 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
14:49:33 INFO  : Disconnected from the channel tcfchan#16.
14:49:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
14:49:34 INFO  : 'jtag frequency' command is executed.
14:49:34 INFO  : Context for 'APU' is selected.
14:49:34 INFO  : System reset is completed.
14:49:37 INFO  : 'after 3000' command is executed.
14:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
14:49:39 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
14:49:39 INFO  : Context for 'APU' is selected.
14:49:39 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:49:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:39 INFO  : Context for 'APU' is selected.
14:49:39 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
14:49:39 INFO  : 'ps7_init' command is executed.
14:49:39 INFO  : 'ps7_post_config' command is executed.
14:49:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:40 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:40 INFO  : 'con' command is executed.
14:49:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:40 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
14:51:01 INFO  : Disconnected from the channel tcfchan#17.
14:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
14:51:03 INFO  : 'jtag frequency' command is executed.
14:51:03 INFO  : Context for 'APU' is selected.
14:51:03 INFO  : System reset is completed.
14:51:06 INFO  : 'after 3000' command is executed.
14:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
14:51:07 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
14:51:07 INFO  : Context for 'APU' is selected.
14:51:07 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:51:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:07 INFO  : Context for 'APU' is selected.
14:51:07 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
14:51:08 INFO  : 'ps7_init' command is executed.
14:51:08 INFO  : 'ps7_post_config' command is executed.
14:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:08 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:09 INFO  : 'con' command is executed.
14:51:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:09 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
14:53:59 INFO  : Disconnected from the channel tcfchan#18.
14:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
14:54:01 INFO  : 'jtag frequency' command is executed.
14:54:01 INFO  : Context for 'APU' is selected.
14:54:01 INFO  : System reset is completed.
14:54:04 INFO  : 'after 3000' command is executed.
14:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
14:54:05 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
14:54:05 INFO  : Context for 'APU' is selected.
14:54:05 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:05 INFO  : Context for 'APU' is selected.
14:54:05 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
14:54:06 INFO  : 'ps7_init' command is executed.
14:54:06 INFO  : 'ps7_post_config' command is executed.
14:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:06 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:07 INFO  : 'con' command is executed.
14:54:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:07 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
14:55:01 INFO  : Disconnected from the channel tcfchan#19.
14:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
14:55:03 INFO  : 'jtag frequency' command is executed.
14:55:03 INFO  : Context for 'APU' is selected.
14:55:03 INFO  : System reset is completed.
14:55:06 INFO  : 'after 3000' command is executed.
14:55:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
14:55:07 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
14:55:07 INFO  : Context for 'APU' is selected.
14:55:07 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:55:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:07 INFO  : Context for 'APU' is selected.
14:55:07 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
14:55:07 INFO  : 'ps7_init' command is executed.
14:55:07 INFO  : 'ps7_post_config' command is executed.
14:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:08 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:08 INFO  : 'con' command is executed.
14:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:08 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
14:58:54 INFO  : Disconnected from the channel tcfchan#20.
14:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
14:58:55 INFO  : 'jtag frequency' command is executed.
14:58:55 INFO  : Context for 'APU' is selected.
14:58:55 INFO  : System reset is completed.
14:58:58 INFO  : 'after 3000' command is executed.
14:58:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
14:59:00 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
14:59:00 INFO  : Context for 'APU' is selected.
14:59:00 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
14:59:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:00 INFO  : Context for 'APU' is selected.
14:59:00 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
14:59:00 INFO  : 'ps7_init' command is executed.
14:59:00 INFO  : 'ps7_post_config' command is executed.
14:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:00 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:01 INFO  : 'con' command is executed.
14:59:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:59:01 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:01:21 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:01:28 INFO  : Disconnected from the channel tcfchan#21.
15:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:01:30 INFO  : 'jtag frequency' command is executed.
15:01:30 INFO  : Context for 'APU' is selected.
15:01:30 INFO  : System reset is completed.
15:01:33 INFO  : 'after 3000' command is executed.
15:01:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:01:34 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:01:34 INFO  : Context for 'APU' is selected.
15:01:34 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:01:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:34 INFO  : Context for 'APU' is selected.
15:01:34 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:01:34 INFO  : 'ps7_init' command is executed.
15:01:34 INFO  : 'ps7_post_config' command is executed.
15:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:35 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:35 INFO  : 'con' command is executed.
15:01:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:01:35 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:03:04 INFO  : Disconnected from the channel tcfchan#22.
15:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:03:05 INFO  : 'jtag frequency' command is executed.
15:03:05 INFO  : Context for 'APU' is selected.
15:03:05 INFO  : System reset is completed.
15:03:08 INFO  : 'after 3000' command is executed.
15:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:03:10 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:03:10 INFO  : Context for 'APU' is selected.
15:03:10 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:03:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:10 INFO  : Context for 'APU' is selected.
15:03:10 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:03:10 INFO  : 'ps7_init' command is executed.
15:03:10 INFO  : 'ps7_post_config' command is executed.
15:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:10 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:10 INFO  : 'con' command is executed.
15:03:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:03:10 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:03:41 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:03:44 INFO  : Disconnected from the channel tcfchan#23.
15:03:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:03:46 INFO  : 'jtag frequency' command is executed.
15:03:46 INFO  : Context for 'APU' is selected.
15:03:46 INFO  : System reset is completed.
15:03:49 INFO  : 'after 3000' command is executed.
15:03:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:03:50 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:03:50 INFO  : Context for 'APU' is selected.
15:03:50 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:03:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:50 INFO  : Context for 'APU' is selected.
15:03:50 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:03:50 INFO  : 'ps7_init' command is executed.
15:03:50 INFO  : 'ps7_post_config' command is executed.
15:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:51 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:51 INFO  : 'con' command is executed.
15:03:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:03:51 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:04:14 INFO  : Disconnected from the channel tcfchan#24.
15:05:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:05:19 INFO  : 'jtag frequency' command is executed.
15:05:19 INFO  : Context for 'APU' is selected.
15:05:19 INFO  : System reset is completed.
15:05:22 INFO  : 'after 3000' command is executed.
15:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:05:24 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:05:24 INFO  : Context for 'APU' is selected.
15:05:24 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:05:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:24 INFO  : Context for 'APU' is selected.
15:05:24 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:05:24 INFO  : 'ps7_init' command is executed.
15:05:24 INFO  : 'ps7_post_config' command is executed.
15:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:25 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:25 INFO  : 'con' command is executed.
15:05:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:05:25 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:08:31 INFO  : Disconnected from the channel tcfchan#25.
15:08:45 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:09:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:09:09 INFO  : 'jtag frequency' command is executed.
15:09:09 INFO  : Context for 'APU' is selected.
15:09:09 INFO  : System reset is completed.
15:09:12 INFO  : 'after 3000' command is executed.
15:09:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:09:14 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:09:14 INFO  : Context for 'APU' is selected.
15:09:14 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:09:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:14 INFO  : Context for 'APU' is selected.
15:09:14 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:09:14 INFO  : 'ps7_init' command is executed.
15:09:14 INFO  : 'ps7_post_config' command is executed.
15:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:15 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:15 INFO  : 'con' command is executed.
15:09:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:09:15 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:10:20 INFO  : Disconnected from the channel tcfchan#26.
15:11:02 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:13:17 INFO  : Result from executing command 'getProjects': atelier4_wrapper
15:13:17 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
15:13:18 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:13:34 INFO  : 'jtag frequency' command is executed.
15:13:34 INFO  : Context for 'APU' is selected.
15:13:34 INFO  : System reset is completed.
15:13:37 INFO  : 'after 3000' command is executed.
15:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:13:38 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:13:39 INFO  : Context for 'APU' is selected.
15:13:39 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:39 INFO  : Context for 'APU' is selected.
15:13:39 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:13:39 INFO  : 'ps7_init' command is executed.
15:13:39 INFO  : 'ps7_post_config' command is executed.
15:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:40 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:40 INFO  : 'con' command is executed.
15:13:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:40 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:14:09 INFO  : Disconnected from the channel tcfchan#29.
15:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:14:10 INFO  : 'jtag frequency' command is executed.
15:14:10 INFO  : Context for 'APU' is selected.
15:14:10 INFO  : System reset is completed.
15:14:13 INFO  : 'after 3000' command is executed.
15:14:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:14:15 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:14:15 INFO  : Context for 'APU' is selected.
15:14:15 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:14:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:15 INFO  : Context for 'APU' is selected.
15:14:15 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:14:15 INFO  : 'ps7_init' command is executed.
15:14:15 INFO  : 'ps7_post_config' command is executed.
15:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:15 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:16 INFO  : 'con' command is executed.
15:14:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:16 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:15:40 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:15:54 INFO  : Disconnected from the channel tcfchan#30.
15:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:15:55 INFO  : 'jtag frequency' command is executed.
15:15:55 INFO  : Context for 'APU' is selected.
15:15:56 INFO  : System reset is completed.
15:15:59 INFO  : 'after 3000' command is executed.
15:15:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:16:00 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:16:00 INFO  : Context for 'APU' is selected.
15:16:00 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:16:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:00 INFO  : Context for 'APU' is selected.
15:16:00 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:16:00 INFO  : 'ps7_init' command is executed.
15:16:00 INFO  : 'ps7_post_config' command is executed.
15:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:01 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:01 INFO  : 'con' command is executed.
15:16:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:16:01 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:16:58 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:17:10 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:17:19 INFO  : Disconnected from the channel tcfchan#31.
15:17:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:17:20 INFO  : 'jtag frequency' command is executed.
15:17:20 INFO  : Context for 'APU' is selected.
15:17:20 INFO  : System reset is completed.
15:17:23 INFO  : 'after 3000' command is executed.
15:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:17:24 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:17:24 INFO  : Context for 'APU' is selected.
15:17:24 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:17:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:24 INFO  : Context for 'APU' is selected.
15:17:24 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:17:25 INFO  : 'ps7_init' command is executed.
15:17:25 INFO  : 'ps7_post_config' command is executed.
15:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:25 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:25 INFO  : 'con' command is executed.
15:17:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:17:25 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:18:05 INFO  : Disconnected from the channel tcfchan#33.
15:19:30 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:19:53 INFO  : 'jtag frequency' command is executed.
15:19:53 INFO  : Context for 'APU' is selected.
15:19:54 INFO  : System reset is completed.
15:19:57 INFO  : 'after 3000' command is executed.
15:19:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:19:58 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:19:58 INFO  : Context for 'APU' is selected.
15:19:58 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:19:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:58 INFO  : Context for 'APU' is selected.
15:19:58 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:19:59 INFO  : 'ps7_init' command is executed.
15:19:59 INFO  : 'ps7_post_config' command is executed.
15:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:59 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:59 INFO  : 'con' command is executed.
15:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:19:59 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:21:34 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:21:50 INFO  : Disconnected from the channel tcfchan#34.
15:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:21:51 INFO  : 'jtag frequency' command is executed.
15:21:51 INFO  : Context for 'APU' is selected.
15:21:51 INFO  : System reset is completed.
15:21:54 INFO  : 'after 3000' command is executed.
15:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:21:55 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:21:55 INFO  : Context for 'APU' is selected.
15:21:55 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:55 INFO  : Context for 'APU' is selected.
15:21:55 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:21:56 INFO  : 'ps7_init' command is executed.
15:21:56 INFO  : 'ps7_post_config' command is executed.
15:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:56 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:56 INFO  : 'con' command is executed.
15:21:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:56 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:23:22 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:23:34 INFO  : Disconnected from the channel tcfchan#35.
15:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:23:35 INFO  : 'jtag frequency' command is executed.
15:23:35 INFO  : Context for 'APU' is selected.
15:23:35 INFO  : System reset is completed.
15:23:38 INFO  : 'after 3000' command is executed.
15:23:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:23:40 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:23:40 INFO  : Context for 'APU' is selected.
15:23:40 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:23:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:40 INFO  : Context for 'APU' is selected.
15:23:40 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:23:40 INFO  : 'ps7_init' command is executed.
15:23:40 INFO  : 'ps7_post_config' command is executed.
15:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:41 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:41 INFO  : 'con' command is executed.
15:23:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:41 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:23:57 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:24:18 INFO  : Disconnected from the channel tcfchan#36.
15:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:24:19 INFO  : 'jtag frequency' command is executed.
15:24:19 INFO  : Context for 'APU' is selected.
15:24:19 INFO  : System reset is completed.
15:24:22 INFO  : 'after 3000' command is executed.
15:24:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:24:24 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:24:24 INFO  : Context for 'APU' is selected.
15:24:24 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:24:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:24 INFO  : Context for 'APU' is selected.
15:24:24 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:24:24 INFO  : 'ps7_init' command is executed.
15:24:24 INFO  : 'ps7_post_config' command is executed.
15:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:24 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:25 INFO  : 'con' command is executed.
15:24:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:24:25 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:26:37 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
15:26:45 INFO  : Result from executing command 'getProjects': atelier4_wrapper
15:26:45 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
15:27:00 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:27:11 INFO  : Disconnected from the channel tcfchan#37.
15:27:12 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:27:12 INFO  : The file 'C:\Vivado\S4-PROJET\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
15:27:12 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vivado\S4-PROJET\project\_ide\bitstream' in project 'project'.
15:27:12 INFO  : The file 'C:\Vivado\S4-PROJET\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:27:18 INFO  : The updated ps init files are copied from platform to folder 'C:\Vivado\S4-PROJET\project\_ide\psinit' in project 'project'.
15:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:27:19 INFO  : 'jtag frequency' command is executed.
15:27:19 INFO  : Context for 'APU' is selected.
15:27:19 INFO  : System reset is completed.
15:27:22 INFO  : 'after 3000' command is executed.
15:27:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:27:23 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:27:23 INFO  : Context for 'APU' is selected.
15:27:23 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:27:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:23 INFO  : Context for 'APU' is selected.
15:27:23 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:27:24 INFO  : 'ps7_init' command is executed.
15:27:24 INFO  : 'ps7_post_config' command is executed.
15:27:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:24 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:24 INFO  : 'con' command is executed.
15:27:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:24 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
15:28:49 INFO  : Checking for BSP changes to sync application flags for project 'project'...
15:29:10 INFO  : Disconnected from the channel tcfchan#39.
15:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF236BA' is selected.
15:29:11 INFO  : 'jtag frequency' command is executed.
15:29:11 INFO  : Context for 'APU' is selected.
15:29:11 INFO  : System reset is completed.
15:29:14 INFO  : 'after 3000' command is executed.
15:29:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}' command is executed.
15:29:16 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
15:29:16 INFO  : Context for 'APU' is selected.
15:29:16 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
15:29:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:16 INFO  : Context for 'APU' is selected.
15:29:16 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
15:29:16 INFO  : 'ps7_init' command is executed.
15:29:16 INFO  : 'ps7_post_config' command is executed.
15:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:16 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF236BA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF236BA-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:17 INFO  : 'con' command is executed.
15:29:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:29:17 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
10:36:54 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:37:31 INFO  : Disconnected from the channel tcfchan#40.
10:37:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:37:33 INFO  : 'jtag frequency' command is executed.
10:37:33 INFO  : Context for 'APU' is selected.
10:37:33 INFO  : System reset is completed.
10:37:36 INFO  : 'after 3000' command is executed.
10:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:37:37 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:37:37 INFO  : Context for 'APU' is selected.
10:37:37 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:37:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:37 INFO  : Context for 'APU' is selected.
10:37:37 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:37:37 INFO  : 'ps7_init' command is executed.
10:37:37 INFO  : 'ps7_post_config' command is executed.
10:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:38 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:38 INFO  : 'con' command is executed.
10:37:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:37:38 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\systemdebugger_project_system_standalone.tcl'
10:38:23 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:38:29 INFO  : Disconnected from the channel tcfchan#42.
10:38:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:38:30 INFO  : 'jtag frequency' command is executed.
10:38:30 INFO  : Context for 'APU' is selected.
10:38:30 INFO  : System reset is completed.
10:38:33 INFO  : 'after 3000' command is executed.
10:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:38:35 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:38:35 INFO  : Context for 'APU' is selected.
10:38:35 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:38:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:35 INFO  : Context for 'APU' is selected.
10:38:35 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:38:35 INFO  : 'ps7_init' command is executed.
10:38:35 INFO  : 'ps7_post_config' command is executed.
10:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:35 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:36 INFO  : 'con' command is executed.
10:38:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:38:36 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
10:39:17 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:39:55 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:40:28 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:40:37 INFO  : Disconnected from the channel tcfchan#43.
10:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:40:38 INFO  : 'jtag frequency' command is executed.
10:40:38 INFO  : Context for 'APU' is selected.
10:40:38 INFO  : System reset is completed.
10:40:41 INFO  : 'after 3000' command is executed.
10:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:40:42 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:40:42 INFO  : Context for 'APU' is selected.
10:40:42 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:40:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:42 INFO  : Context for 'APU' is selected.
10:40:42 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:40:42 INFO  : 'ps7_init' command is executed.
10:40:43 INFO  : 'ps7_post_config' command is executed.
10:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:43 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:43 INFO  : 'con' command is executed.
10:40:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:40:43 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
10:41:22 INFO  : Disconnected from the channel tcfchan#44.
10:41:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:41:23 INFO  : 'jtag frequency' command is executed.
10:41:23 INFO  : Context for 'APU' is selected.
10:41:23 INFO  : System reset is completed.
10:41:26 INFO  : 'after 3000' command is executed.
10:41:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:41:28 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:41:28 INFO  : Context for 'APU' is selected.
10:41:28 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:41:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:28 INFO  : Context for 'APU' is selected.
10:41:28 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:41:28 INFO  : 'ps7_init' command is executed.
10:41:28 INFO  : 'ps7_post_config' command is executed.
10:41:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:29 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:29 INFO  : 'con' command is executed.
10:41:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:41:29 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
10:43:50 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:43:59 INFO  : Disconnected from the channel tcfchan#45.
10:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:44:01 INFO  : 'jtag frequency' command is executed.
10:44:01 INFO  : Context for 'APU' is selected.
10:44:01 INFO  : System reset is completed.
10:44:04 INFO  : 'after 3000' command is executed.
10:44:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:44:05 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:44:05 INFO  : Context for 'APU' is selected.
10:44:05 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:44:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:05 INFO  : Context for 'APU' is selected.
10:44:05 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:44:05 INFO  : 'ps7_init' command is executed.
10:44:05 INFO  : 'ps7_post_config' command is executed.
10:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:06 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:06 INFO  : 'con' command is executed.
10:44:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:06 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
10:45:03 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:45:12 INFO  : Disconnected from the channel tcfchan#46.
10:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:45:13 INFO  : 'jtag frequency' command is executed.
10:45:13 INFO  : Context for 'APU' is selected.
10:45:13 INFO  : System reset is completed.
10:45:16 INFO  : 'after 3000' command is executed.
10:45:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:45:17 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:45:17 INFO  : Context for 'APU' is selected.
10:45:17 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:45:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:17 INFO  : Context for 'APU' is selected.
10:45:17 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:45:18 INFO  : 'ps7_init' command is executed.
10:45:18 INFO  : 'ps7_post_config' command is executed.
10:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:18 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:18 INFO  : 'con' command is executed.
10:45:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:45:18 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
10:47:15 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:47:20 INFO  : Disconnected from the channel tcfchan#47.
10:47:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:47:21 INFO  : 'jtag frequency' command is executed.
10:47:21 INFO  : Context for 'APU' is selected.
10:47:21 INFO  : System reset is completed.
10:47:24 INFO  : 'after 3000' command is executed.
10:47:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:47:25 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:47:26 INFO  : Context for 'APU' is selected.
10:47:26 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:47:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:26 INFO  : Context for 'APU' is selected.
10:47:26 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:47:26 INFO  : 'ps7_init' command is executed.
10:47:26 INFO  : 'ps7_post_config' command is executed.
10:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:26 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:26 INFO  : 'con' command is executed.
10:47:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:47:26 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
10:48:04 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:48:08 INFO  : Disconnected from the channel tcfchan#48.
10:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:48:09 INFO  : 'jtag frequency' command is executed.
10:48:09 INFO  : Context for 'APU' is selected.
10:48:09 INFO  : System reset is completed.
10:48:12 INFO  : 'after 3000' command is executed.
10:48:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:48:13 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:48:13 INFO  : Context for 'APU' is selected.
10:48:13 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:48:13 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:13 INFO  : Context for 'APU' is selected.
10:48:13 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:48:14 INFO  : 'ps7_init' command is executed.
10:48:14 INFO  : 'ps7_post_config' command is executed.
10:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:14 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:14 INFO  : 'con' command is executed.
10:48:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:48:14 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
10:49:51 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:50:03 INFO  : Disconnected from the channel tcfchan#49.
10:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:50:04 INFO  : 'jtag frequency' command is executed.
10:50:04 INFO  : Context for 'APU' is selected.
10:50:04 INFO  : System reset is completed.
10:50:07 INFO  : 'after 3000' command is executed.
10:50:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:50:09 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:50:09 INFO  : Context for 'APU' is selected.
10:50:09 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:50:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:09 INFO  : Context for 'APU' is selected.
10:50:09 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:50:09 INFO  : 'ps7_init' command is executed.
10:50:09 INFO  : 'ps7_post_config' command is executed.
10:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:10 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:10 INFO  : 'con' command is executed.
10:50:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:50:10 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
10:50:50 INFO  : Result from executing command 'getProjects': atelier4_wrapper
10:50:50 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
10:50:50 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:51:02 INFO  : Disconnected from the channel tcfchan#50.
10:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:51:03 INFO  : 'jtag frequency' command is executed.
10:51:03 INFO  : Context for 'APU' is selected.
10:51:03 INFO  : System reset is completed.
10:51:06 INFO  : 'after 3000' command is executed.
10:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:51:07 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:51:07 INFO  : Context for 'APU' is selected.
10:51:07 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:51:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:07 INFO  : Context for 'APU' is selected.
10:51:07 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:51:08 INFO  : 'ps7_init' command is executed.
10:51:08 INFO  : 'ps7_post_config' command is executed.
10:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:08 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:08 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:08 INFO  : 'con' command is executed.
10:51:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:51:08 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
10:54:47 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:54:57 INFO  : Disconnected from the channel tcfchan#53.
10:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:54:58 INFO  : 'jtag frequency' command is executed.
10:54:58 INFO  : Context for 'APU' is selected.
10:54:58 INFO  : System reset is completed.
10:55:01 INFO  : 'after 3000' command is executed.
10:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:55:02 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:55:02 INFO  : Context for 'APU' is selected.
10:55:02 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:55:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:02 INFO  : Context for 'APU' is selected.
10:55:02 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:55:02 INFO  : 'ps7_init' command is executed.
10:55:02 INFO  : 'ps7_post_config' command is executed.
10:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:03 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:03 INFO  : 'con' command is executed.
10:55:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:55:03 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
10:56:08 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:56:19 INFO  : Disconnected from the channel tcfchan#54.
10:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:56:20 INFO  : 'jtag frequency' command is executed.
10:56:20 INFO  : Context for 'APU' is selected.
10:56:20 INFO  : System reset is completed.
10:56:23 INFO  : 'after 3000' command is executed.
10:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:56:25 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:56:25 INFO  : Context for 'APU' is selected.
10:56:25 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:56:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:25 INFO  : Context for 'APU' is selected.
10:56:25 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:56:25 INFO  : 'ps7_init' command is executed.
10:56:25 INFO  : 'ps7_post_config' command is executed.
10:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:25 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:25 INFO  : 'con' command is executed.
10:56:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:56:25 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
10:57:12 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:57:16 INFO  : Disconnected from the channel tcfchan#55.
10:57:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:57:18 INFO  : 'jtag frequency' command is executed.
10:57:18 INFO  : Context for 'APU' is selected.
10:57:18 INFO  : System reset is completed.
10:57:21 INFO  : 'after 3000' command is executed.
10:57:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:57:22 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:57:22 INFO  : Context for 'APU' is selected.
10:57:22 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:57:22 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:22 INFO  : Context for 'APU' is selected.
10:57:22 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:57:22 INFO  : 'ps7_init' command is executed.
10:57:22 INFO  : 'ps7_post_config' command is executed.
10:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:23 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:23 INFO  : 'con' command is executed.
10:57:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:57:23 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
10:59:26 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:59:35 INFO  : Disconnected from the channel tcfchan#56.
10:59:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:59:36 INFO  : 'jtag frequency' command is executed.
10:59:36 INFO  : Context for 'APU' is selected.
10:59:36 INFO  : System reset is completed.
10:59:39 INFO  : 'after 3000' command is executed.
10:59:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:59:40 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
10:59:40 INFO  : Context for 'APU' is selected.
10:59:40 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:59:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:59:40 INFO  : Context for 'APU' is selected.
10:59:40 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
10:59:41 INFO  : 'ps7_init' command is executed.
10:59:41 INFO  : 'ps7_post_config' command is executed.
10:59:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:41 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:59:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:59:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:59:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:41 INFO  : 'con' command is executed.
10:59:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:59:41 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:03:45 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:03:54 INFO  : Disconnected from the channel tcfchan#57.
11:03:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:03:55 INFO  : 'jtag frequency' command is executed.
11:03:55 INFO  : Context for 'APU' is selected.
11:03:55 INFO  : System reset is completed.
11:03:58 INFO  : 'after 3000' command is executed.
11:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:03:59 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:03:59 INFO  : Context for 'APU' is selected.
11:03:59 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:03:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:59 INFO  : Context for 'APU' is selected.
11:03:59 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:03:59 INFO  : 'ps7_init' command is executed.
11:03:59 INFO  : 'ps7_post_config' command is executed.
11:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:00 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:00 INFO  : 'con' command is executed.
11:04:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:04:00 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:05:08 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:05:15 INFO  : Disconnected from the channel tcfchan#58.
11:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:05:16 INFO  : 'jtag frequency' command is executed.
11:05:16 INFO  : Context for 'APU' is selected.
11:05:16 INFO  : System reset is completed.
11:05:19 INFO  : 'after 3000' command is executed.
11:05:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:05:21 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:05:21 INFO  : Context for 'APU' is selected.
11:05:21 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:05:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:21 INFO  : Context for 'APU' is selected.
11:05:21 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:05:21 INFO  : 'ps7_init' command is executed.
11:05:21 INFO  : 'ps7_post_config' command is executed.
11:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:22 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:22 INFO  : 'con' command is executed.
11:05:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:05:22 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:08:37 INFO  : Disconnected from the channel tcfchan#59.
11:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:08:38 INFO  : 'jtag frequency' command is executed.
11:08:38 INFO  : Context for 'APU' is selected.
11:08:38 INFO  : System reset is completed.
11:08:41 INFO  : 'after 3000' command is executed.
11:08:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:08:42 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:08:43 INFO  : Context for 'APU' is selected.
11:08:43 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:08:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:43 INFO  : Context for 'APU' is selected.
11:08:43 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:08:43 INFO  : 'ps7_init' command is executed.
11:08:43 INFO  : 'ps7_post_config' command is executed.
11:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:43 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:44 INFO  : 'con' command is executed.
11:08:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:08:44 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:19:17 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:20:02 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:20:42 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:21:25 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:21:37 INFO  : Disconnected from the channel tcfchan#60.
11:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:21:38 INFO  : 'jtag frequency' command is executed.
11:21:38 INFO  : Context for 'APU' is selected.
11:21:38 INFO  : System reset is completed.
11:21:41 INFO  : 'after 3000' command is executed.
11:21:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:21:43 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:21:43 INFO  : Context for 'APU' is selected.
11:21:43 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:21:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:43 INFO  : Context for 'APU' is selected.
11:21:43 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:21:43 INFO  : 'ps7_init' command is executed.
11:21:43 INFO  : 'ps7_post_config' command is executed.
11:21:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:43 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:44 INFO  : 'con' command is executed.
11:21:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:21:44 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:22:39 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:22:47 INFO  : Disconnected from the channel tcfchan#61.
11:22:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:22:48 INFO  : 'jtag frequency' command is executed.
11:22:48 INFO  : Context for 'APU' is selected.
11:22:48 INFO  : System reset is completed.
11:22:51 INFO  : 'after 3000' command is executed.
11:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:22:52 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:22:52 INFO  : Context for 'APU' is selected.
11:22:52 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:52 INFO  : Context for 'APU' is selected.
11:22:52 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:22:53 INFO  : 'ps7_init' command is executed.
11:22:53 INFO  : 'ps7_post_config' command is executed.
11:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:53 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:53 INFO  : 'con' command is executed.
11:22:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:22:53 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:23:13 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:23:25 INFO  : Disconnected from the channel tcfchan#62.
11:23:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:23:27 INFO  : 'jtag frequency' command is executed.
11:23:27 INFO  : Context for 'APU' is selected.
11:23:27 INFO  : System reset is completed.
11:23:30 INFO  : 'after 3000' command is executed.
11:23:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:23:31 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:23:31 INFO  : Context for 'APU' is selected.
11:23:31 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:31 INFO  : Context for 'APU' is selected.
11:23:31 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:23:31 INFO  : 'ps7_init' command is executed.
11:23:31 INFO  : 'ps7_post_config' command is executed.
11:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:32 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:32 INFO  : 'con' command is executed.
11:23:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:23:32 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:23:57 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:24:06 INFO  : Disconnected from the channel tcfchan#63.
11:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:24:07 INFO  : 'jtag frequency' command is executed.
11:24:07 INFO  : Context for 'APU' is selected.
11:24:07 INFO  : System reset is completed.
11:24:10 INFO  : 'after 3000' command is executed.
11:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:24:12 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:24:12 INFO  : Context for 'APU' is selected.
11:24:12 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:24:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:12 INFO  : Context for 'APU' is selected.
11:24:12 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:24:12 INFO  : 'ps7_init' command is executed.
11:24:12 INFO  : 'ps7_post_config' command is executed.
11:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:12 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:13 INFO  : 'con' command is executed.
11:24:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:24:13 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:24:34 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:24:45 INFO  : Disconnected from the channel tcfchan#64.
11:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:24:46 INFO  : 'jtag frequency' command is executed.
11:24:46 INFO  : Context for 'APU' is selected.
11:24:46 INFO  : System reset is completed.
11:24:49 INFO  : 'after 3000' command is executed.
11:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:24:50 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:24:50 INFO  : Context for 'APU' is selected.
11:24:50 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:24:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:50 INFO  : Context for 'APU' is selected.
11:24:50 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:24:51 INFO  : 'ps7_init' command is executed.
11:24:51 INFO  : 'ps7_post_config' command is executed.
11:24:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:51 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:51 INFO  : 'con' command is executed.
11:24:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:24:51 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:26:12 INFO  : Disconnected from the channel tcfchan#65.
11:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:26:13 INFO  : 'jtag frequency' command is executed.
11:26:13 INFO  : Context for 'APU' is selected.
11:26:13 INFO  : System reset is completed.
11:26:16 INFO  : 'after 3000' command is executed.
11:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:26:17 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:26:17 INFO  : Context for 'APU' is selected.
11:26:17 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:26:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:17 INFO  : Context for 'APU' is selected.
11:26:17 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:26:18 INFO  : 'ps7_init' command is executed.
11:26:18 INFO  : 'ps7_post_config' command is executed.
11:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:18 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:18 INFO  : 'con' command is executed.
11:26:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:26:18 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:28:13 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:28:26 INFO  : Disconnected from the channel tcfchan#66.
11:28:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:28:27 INFO  : 'jtag frequency' command is executed.
11:28:27 INFO  : Context for 'APU' is selected.
11:28:27 INFO  : System reset is completed.
11:28:30 INFO  : 'after 3000' command is executed.
11:28:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:28:31 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:28:31 INFO  : Context for 'APU' is selected.
11:28:31 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:28:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:31 INFO  : Context for 'APU' is selected.
11:28:31 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:28:32 INFO  : 'ps7_init' command is executed.
11:28:32 INFO  : 'ps7_post_config' command is executed.
11:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:32 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:32 INFO  : 'con' command is executed.
11:28:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:28:32 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:29:36 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:29:41 INFO  : Disconnected from the channel tcfchan#67.
11:29:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:29:42 INFO  : 'jtag frequency' command is executed.
11:29:42 INFO  : Context for 'APU' is selected.
11:29:42 INFO  : System reset is completed.
11:29:45 INFO  : 'after 3000' command is executed.
11:29:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:29:47 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:29:47 INFO  : Context for 'APU' is selected.
11:29:47 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:29:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:47 INFO  : Context for 'APU' is selected.
11:29:47 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:29:47 INFO  : 'ps7_init' command is executed.
11:29:47 INFO  : 'ps7_post_config' command is executed.
11:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:48 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:48 INFO  : 'con' command is executed.
11:29:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:48 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:32:36 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:32:42 INFO  : Disconnected from the channel tcfchan#68.
11:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:32:43 INFO  : 'jtag frequency' command is executed.
11:32:43 INFO  : Context for 'APU' is selected.
11:32:43 INFO  : System reset is completed.
11:32:46 INFO  : 'after 3000' command is executed.
11:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:32:48 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:32:48 INFO  : Context for 'APU' is selected.
11:32:48 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:48 INFO  : Context for 'APU' is selected.
11:32:48 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:32:48 INFO  : 'ps7_init' command is executed.
11:32:48 INFO  : 'ps7_post_config' command is executed.
11:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:48 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:49 INFO  : 'con' command is executed.
11:32:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:32:49 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:35:18 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:35:24 INFO  : Disconnected from the channel tcfchan#69.
11:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:35:26 INFO  : 'jtag frequency' command is executed.
11:35:26 INFO  : Context for 'APU' is selected.
11:35:26 INFO  : System reset is completed.
11:35:29 INFO  : 'after 3000' command is executed.
11:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:35:30 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:35:30 INFO  : Context for 'APU' is selected.
11:35:30 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:35:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:30 INFO  : Context for 'APU' is selected.
11:35:30 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:35:30 INFO  : 'ps7_init' command is executed.
11:35:30 INFO  : 'ps7_post_config' command is executed.
11:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:31 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:31 INFO  : 'con' command is executed.
11:35:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:35:31 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:36:44 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:36:54 INFO  : Disconnected from the channel tcfchan#70.
11:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:36:55 INFO  : 'jtag frequency' command is executed.
11:36:55 INFO  : Context for 'APU' is selected.
11:36:55 INFO  : System reset is completed.
11:36:58 INFO  : 'after 3000' command is executed.
11:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:37:00 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:37:00 INFO  : Context for 'APU' is selected.
11:37:00 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:37:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:00 INFO  : Context for 'APU' is selected.
11:37:00 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:37:00 INFO  : 'ps7_init' command is executed.
11:37:00 INFO  : 'ps7_post_config' command is executed.
11:37:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:00 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:01 INFO  : 'con' command is executed.
11:37:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:01 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:38:38 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:38:52 INFO  : Disconnected from the channel tcfchan#71.
11:38:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:38:53 INFO  : 'jtag frequency' command is executed.
11:38:53 INFO  : Context for 'APU' is selected.
11:38:53 INFO  : System reset is completed.
11:38:56 INFO  : 'after 3000' command is executed.
11:38:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:38:58 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:38:58 INFO  : Context for 'APU' is selected.
11:38:58 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:38:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:58 INFO  : Context for 'APU' is selected.
11:38:58 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:38:58 INFO  : 'ps7_init' command is executed.
11:38:58 INFO  : 'ps7_post_config' command is executed.
11:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:58 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:59 INFO  : 'con' command is executed.
11:38:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:38:59 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
11:39:13 INFO  : Checking for BSP changes to sync application flags for project 'project'...
11:39:21 INFO  : Disconnected from the channel tcfchan#72.
11:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
11:39:22 INFO  : 'jtag frequency' command is executed.
11:39:22 INFO  : Context for 'APU' is selected.
11:39:22 INFO  : System reset is completed.
11:39:25 INFO  : 'after 3000' command is executed.
11:39:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
11:39:27 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
11:39:27 INFO  : Context for 'APU' is selected.
11:39:27 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
11:39:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:27 INFO  : Context for 'APU' is selected.
11:39:27 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
11:39:27 INFO  : 'ps7_init' command is executed.
11:39:27 INFO  : 'ps7_post_config' command is executed.
11:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:28 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:28 INFO  : 'con' command is executed.
11:39:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:39:28 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\debugger_project-default.tcl'
12:03:19 INFO  : Result from executing command 'getProjects': atelier4_wrapper;atelier4_wrapper_1
12:03:19 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
12:03:20 INFO  : Platform 'atelier4_wrapper_1' is added to custom repositories.
12:03:28 INFO  : Platform 'atelier4_wrapper_1' is added to custom repositories.
12:06:10 ERROR : An unexpected exception occurred in the module 'reading platform'
12:06:29 INFO  : Disconnected from the channel tcfchan#73.
13:26:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vivado\S4-PROJET\temp_xsdb_launch_script.tcl
13:26:24 INFO  : XSCT server has started successfully.
13:26:24 INFO  : plnx-install-location is set to ''
13:26:24 INFO  : Successfully done setting XSCT server connection channel  
13:26:24 INFO  : Successfully done setting workspace for the tool. 
13:26:28 INFO  : Platform repository initialization has completed.
13:26:28 INFO  : Successfully done query RDI_DATADIR 
13:26:29 INFO  : Registering command handlers for Vitis TCF services
13:27:30 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:27:30 ERROR : Failed to get platform details for the project 'project'. Cannot sync application flags.
13:29:49 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:29:49 ERROR : Failed to get platform details for the project 'project'. Cannot sync application flags.
13:31:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vivado\S4-PROJET\temp_xsdb_launch_script.tcl
13:31:03 INFO  : XSCT server has started successfully.
13:31:03 INFO  : Successfully done setting XSCT server connection channel  
13:31:03 INFO  : plnx-install-location is set to ''
13:31:03 INFO  : Successfully done setting workspace for the tool. 
13:31:07 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


13:31:07 INFO  : Platform repository initialization has completed.
13:31:08 INFO  : Successfully done query RDI_DATADIR 
13:31:08 INFO  : Registering command handlers for Vitis TCF services
13:31:54 INFO  : Platform 'atelier4_wrapper' is added to custom repositories.
13:32:21 INFO  : Result from executing command 'getProjects': atelier4_wrapper
13:32:21 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
13:32:28 INFO  : Checking for BSP changes to sync application flags for project 'project'...
13:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
13:32:51 INFO  : 'jtag frequency' command is executed.
13:32:51 INFO  : Context for 'APU' is selected.
13:32:51 INFO  : System reset is completed.
13:32:54 INFO  : 'after 3000' command is executed.
13:32:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
13:32:56 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit"
13:32:56 INFO  : Context for 'APU' is selected.
13:32:56 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
13:32:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:56 INFO  : Context for 'APU' is selected.
13:32:56 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl' is done.
13:32:57 INFO  : 'ps7_init' command is executed.
13:32:57 INFO  : 'ps7_post_config' command is executed.
13:32:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:58 INFO  : The application 'C:/Vivado/S4-PROJET/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:58 INFO  : 'con' command is executed.
13:32:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:58 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\project_system\_ide\scripts\systemdebugger_project_system_standalone.tcl'
12:27:55 INFO  : Disconnected from the channel tcfchan#3.
10:24:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vivado\S4-PROJET\temp_xsdb_launch_script.tcl
10:24:43 INFO  : XSCT server has started successfully.
10:24:43 INFO  : Successfully done setting XSCT server connection channel  
10:24:43 INFO  : plnx-install-location is set to ''
10:24:43 INFO  : Successfully done setting workspace for the tool. 
