// Seed: 2731392856
module module_0 (
    input  tri0  id_0,
    input  wire  id_1,
    input  wire  id_2,
    output tri1  id_3,
    output uwire id_4,
    input  tri0  id_5,
    output tri1  id_6
);
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output supply1 id_2
    , id_10,
    output wor id_3,
    input supply0 id_4,
    output tri0 id_5,
    output tri0 id_6,
    output tri0 id_7,
    input wor id_8
);
  wire id_11;
  always @(negedge 1 && 1'b0) begin
    id_3 = id_8;
  end
  module_0(
      id_0, id_4, id_0, id_6, id_6, id_8, id_7
  );
endmodule
