.. 
   Copyright 2019 Xilinx, Inc.
  
   Licensed under the Apache License, Version 2.0 (the "License");
   you may not use this file except in compliance with the License.
   You may obtain a copy of the License at
  
       http://www.apache.org/licenses/LICENSE-2.0
  
   Unless required by applicable law or agreed to in writing, software
   distributed under the License is distributed on an "AS IS" BASIS,
   WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
   See the License for the specific language governing permissions and
   limitations under the License.

**************************************
Module Design Internals
**************************************

.. toctree::
   :maxdepth: 1

   ./m_axi/axi_to_stream.rst
   ./m_axi/axi_to_multi_stream.rst
   ./m_axi/stream_to_axi.rst

   ./uram_array.rst

   ./movement/stream_one_to_n.rst
   ./movement/stream_n_to_one.rst
   ./movement/stream_discard.rst

   ./synced/stream_split.rst
   ./synced/stream_combine.rst
   ./synced/stream_sync.rst

   ./windowed/stream_reorder.rst

