
RTOS_LIDAR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e284  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f8  0800e418  0800e418  0001e418  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eb10  0800eb10  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800eb10  0800eb10  0001eb10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eb18  0800eb18  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eb18  0800eb18  0001eb18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eb1c  0800eb1c  0001eb1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800eb20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201ec  2**0
                  CONTENTS
 10 .bss          00005300  200001f0  200001f0  000201f0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200054f0  200054f0  000201f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001af86  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b87  00000000  00000000  0003b1a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016c8  00000000  00000000  0003ed30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001550  00000000  00000000  000403f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023eef  00000000  00000000  00041948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019021  00000000  00000000  00065837  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d802e  00000000  00000000  0007e858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00156886  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000076d8  00000000  00000000  001568d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e3fc 	.word	0x0800e3fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800e3fc 	.word	0x0800e3fc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <LCD_init>:
 * Initialize the LCD:
 * 1. Setup the LCD pins directions by use the GPIO driver.
 * 2. Setup the LCD Data Mode 4-bits or 8-bits.
 */
void LCD_init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0


#if (LCD_DATA_BITS_MODE == 4)


	LCD_sendCommand(LCD_GO_TO_HOME);
 8000f90:	2002      	movs	r0, #2
 8000f92:	f000 f80b 	bl	8000fac <LCD_sendCommand>
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE); /* use 2-line lcd + 4-bit Data Mode + 5*7 dot display Mode */
 8000f96:	2028      	movs	r0, #40	; 0x28
 8000f98:	f000 f808 	bl	8000fac <LCD_sendCommand>
#elif (LCD_DATA_BITS_MODE == 8)
	/* Configure the data port as output port */
	LCD_sendCommand(LCD_TWO_LINES_EIGHT_BITS_MODE); /* use 2-line lcd + 8-bit Data Mode + 5*7 dot display Mode */
#endif

	LCD_sendCommand(LCD_CURSOR_OFF); /* cursor off */
 8000f9c:	200c      	movs	r0, #12
 8000f9e:	f000 f805 	bl	8000fac <LCD_sendCommand>
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* clear LCD at the beginning */
 8000fa2:	2001      	movs	r0, #1
 8000fa4:	f000 f802 	bl	8000fac <LCD_sendCommand>
}
 8000fa8:	bf00      	nop
 8000faa:	bd80      	pop	{r7, pc}

08000fac <LCD_sendCommand>:
/*
 * Description :
 * Send the required command to the screen
 */
void LCD_sendCommand(unsigned char  command)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(10); /* delay for processing Tas = 50ns */
	 /* Enable LCD E=1 */
	HAL_Delay(10); /* delay for processing Tpw - Tdws = 190ns */
	HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_RESET);
#elif (LCD_DATA_BITS_MODE == 4)
	unsigned char val = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	73fb      	strb	r3, [r7, #15]
#if (LCD_FIRST_DATA_PIN  == 999)
	val= command & 0xF0;
#elif (LCD_FIRST_DATA_PIN  == 222)
	val= (command>>4) & 0x0F;
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	091b      	lsrs	r3, r3, #4
 8000fbe:	73fb      	strb	r3, [r7, #15]
#endif

		writePort_4bit(val);
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 f8ea 	bl	800119c <writePort_4bit>
		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_SET);
 8000fc8:	2201      	movs	r2, #1
 8000fca:	2104      	movs	r1, #4
 8000fcc:	481b      	ldr	r0, [pc, #108]	; (800103c <LCD_sendCommand+0x90>)
 8000fce:	f003 fb43 	bl	8004658 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,GPIO_PIN_RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2102      	movs	r1, #2
 8000fd6:	4819      	ldr	r0, [pc, #100]	; (800103c <LCD_sendCommand+0x90>)
 8000fd8:	f003 fb3e 	bl	8004658 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,GPIO_PIN_RESET);
 8000fdc:	2200      	movs	r2, #0
 8000fde:	2101      	movs	r1, #1
 8000fe0:	4816      	ldr	r0, [pc, #88]	; (800103c <LCD_sendCommand+0x90>)
 8000fe2:	f003 fb39 	bl	8004658 <HAL_GPIO_WritePin>

		/* Data Mode RS=1 */
		 /* write data to LCD so RW=0 */
		HAL_Delay(2); /* delay for processing Tas = 50ns */
 8000fe6:	2002      	movs	r0, #2
 8000fe8:	f002 fc92 	bl	8003910 <HAL_Delay>

		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2104      	movs	r1, #4
 8000ff0:	4812      	ldr	r0, [pc, #72]	; (800103c <LCD_sendCommand+0x90>)
 8000ff2:	f003 fb31 	bl	8004658 <HAL_GPIO_WritePin>

#if (LCD_FIRST_DATA_PIN  == 999)
		val= ((command<<4) & 0xF0);
#elif (LCD_FIRST_DATA_PIN  == 222)
		val= (command & 0x0F);
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	f003 030f 	and.w	r3, r3, #15
 8000ffc:	73fb      	strb	r3, [r7, #15]
#endif
		writePort_4bit(val);
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	4618      	mov	r0, r3
 8001002:	f000 f8cb 	bl	800119c <writePort_4bit>
		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_SET);
 8001006:	2201      	movs	r2, #1
 8001008:	2104      	movs	r1, #4
 800100a:	480c      	ldr	r0, [pc, #48]	; (800103c <LCD_sendCommand+0x90>)
 800100c:	f003 fb24 	bl	8004658 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,GPIO_PIN_RESET);
 8001010:	2200      	movs	r2, #0
 8001012:	2102      	movs	r1, #2
 8001014:	4809      	ldr	r0, [pc, #36]	; (800103c <LCD_sendCommand+0x90>)
 8001016:	f003 fb1f 	bl	8004658 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,GPIO_PIN_RESET);
 800101a:	2200      	movs	r2, #0
 800101c:	2101      	movs	r1, #1
 800101e:	4807      	ldr	r0, [pc, #28]	; (800103c <LCD_sendCommand+0x90>)
 8001020:	f003 fb1a 	bl	8004658 <HAL_GPIO_WritePin>

		/* Data Mode RS=1 */
		 /* write data to LCD so RW=0 */
		HAL_Delay(2); /* delay for processing Tas = 50ns */
 8001024:	2002      	movs	r0, #2
 8001026:	f002 fc73 	bl	8003910 <HAL_Delay>

		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_RESET);
 800102a:	2200      	movs	r2, #0
 800102c:	2104      	movs	r1, #4
 800102e:	4803      	ldr	r0, [pc, #12]	; (800103c <LCD_sendCommand+0x90>)
 8001030:	f003 fb12 	bl	8004658 <HAL_GPIO_WritePin>

#endif

}
 8001034:	bf00      	nop
 8001036:	3710      	adds	r7, #16
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40020c00 	.word	0x40020c00

08001040 <LCD_displayCharacter>:
/*
 * Description :
 * Display the required character on the screen
 */
void LCD_displayCharacter(unsigned char  data)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(10); /* delay for processing Tas = 50ns */
	 /* Enable LCD E=1 */
	HAL_Delay(10); /* delay for processing Tpw - Tdws = 190ns */
	HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_RESET);
#elif (LCD_DATA_BITS_MODE == 4)
	unsigned char val = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	73fb      	strb	r3, [r7, #15]
#if (LCD_FIRST_DATA_PIN  == 999)
	val= data & 0xF0;
#elif (LCD_FIRST_DATA_PIN  == 222)
	val= (data>>4) & 0x0F;
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	091b      	lsrs	r3, r3, #4
 8001052:	73fb      	strb	r3, [r7, #15]
#endif

		writePort_4bit(val);
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	4618      	mov	r0, r3
 8001058:	f000 f8a0 	bl	800119c <writePort_4bit>
		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_SET);
 800105c:	2201      	movs	r2, #1
 800105e:	2104      	movs	r1, #4
 8001060:	481b      	ldr	r0, [pc, #108]	; (80010d0 <LCD_displayCharacter+0x90>)
 8001062:	f003 faf9 	bl	8004658 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,GPIO_PIN_RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	2102      	movs	r1, #2
 800106a:	4819      	ldr	r0, [pc, #100]	; (80010d0 <LCD_displayCharacter+0x90>)
 800106c:	f003 faf4 	bl	8004658 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,GPIO_PIN_SET);
 8001070:	2201      	movs	r2, #1
 8001072:	2101      	movs	r1, #1
 8001074:	4816      	ldr	r0, [pc, #88]	; (80010d0 <LCD_displayCharacter+0x90>)
 8001076:	f003 faef 	bl	8004658 <HAL_GPIO_WritePin>

		/* Data Mode RS=1 */
		 /* write data to LCD so RW=0 */
		HAL_Delay(2);
 800107a:	2002      	movs	r0, #2
 800107c:	f002 fc48 	bl	8003910 <HAL_Delay>
		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_RESET);
 8001080:	2200      	movs	r2, #0
 8001082:	2104      	movs	r1, #4
 8001084:	4812      	ldr	r0, [pc, #72]	; (80010d0 <LCD_displayCharacter+0x90>)
 8001086:	f003 fae7 	bl	8004658 <HAL_GPIO_WritePin>
#if (LCD_FIRST_DATA_PIN  == 999)
		val= ((data<<4) & 0xF0);
#elif (LCD_FIRST_DATA_PIN  == 222)
		val= (data & 0x0F);
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	f003 030f 	and.w	r3, r3, #15
 8001090:	73fb      	strb	r3, [r7, #15]
#endif

		writePort_4bit(val);
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	4618      	mov	r0, r3
 8001096:	f000 f881 	bl	800119c <writePort_4bit>
		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_SET);
 800109a:	2201      	movs	r2, #1
 800109c:	2104      	movs	r1, #4
 800109e:	480c      	ldr	r0, [pc, #48]	; (80010d0 <LCD_displayCharacter+0x90>)
 80010a0:	f003 fada 	bl	8004658 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,GPIO_PIN_RESET);
 80010a4:	2200      	movs	r2, #0
 80010a6:	2102      	movs	r1, #2
 80010a8:	4809      	ldr	r0, [pc, #36]	; (80010d0 <LCD_displayCharacter+0x90>)
 80010aa:	f003 fad5 	bl	8004658 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,GPIO_PIN_SET);
 80010ae:	2201      	movs	r2, #1
 80010b0:	2101      	movs	r1, #1
 80010b2:	4807      	ldr	r0, [pc, #28]	; (80010d0 <LCD_displayCharacter+0x90>)
 80010b4:	f003 fad0 	bl	8004658 <HAL_GPIO_WritePin>

		/* Data Mode RS=1 */
		 /* write data to LCD so RW=0 */
		HAL_Delay(2); /* delay for processing Tas = 50ns */
 80010b8:	2002      	movs	r0, #2
 80010ba:	f002 fc29 	bl	8003910 <HAL_Delay>

		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_RESET);
 80010be:	2200      	movs	r2, #0
 80010c0:	2104      	movs	r1, #4
 80010c2:	4803      	ldr	r0, [pc, #12]	; (80010d0 <LCD_displayCharacter+0x90>)
 80010c4:	f003 fac8 	bl	8004658 <HAL_GPIO_WritePin>

#endif
}
 80010c8:	bf00      	nop
 80010ca:	3710      	adds	r7, #16
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40020c00 	.word	0x40020c00

080010d4 <LCD_displayString>:
/*
 * Description :
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	unsigned char  i = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	73fb      	strb	r3, [r7, #15]
//	{
//		LCD_displayCharacter(Str[i]);
//		i++;
//	}
	/***************** Another Method ***********************/
	while((*Str) != '\0')
 80010e0:	e007      	b.n	80010f2 <LCD_displayString+0x1e>
	{
		LCD_displayCharacter(*Str);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff ffaa 	bl	8001040 <LCD_displayCharacter>
		Str++;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3301      	adds	r3, #1
 80010f0:	607b      	str	r3, [r7, #4]
	while((*Str) != '\0')
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d1f3      	bne.n	80010e2 <LCD_displayString+0xe>
	}
	 /*********************************************************/
}
 80010fa:	bf00      	nop
 80010fc:	bf00      	nop
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <LCD_moveCursor>:
/*
 * Description :
 * Move the cursor to a specified row and column index on the screen
 */
void LCD_moveCursor(unsigned char  row,unsigned char  col)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	460a      	mov	r2, r1
 800110e:	71fb      	strb	r3, [r7, #7]
 8001110:	4613      	mov	r3, r2
 8001112:	71bb      	strb	r3, [r7, #6]
	unsigned char  lcd_memory_address;

	/* Calculate the required address in the LCD DDRAM */
	switch(row)
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	2b03      	cmp	r3, #3
 8001118:	d819      	bhi.n	800114e <LCD_moveCursor+0x4a>
 800111a:	a201      	add	r2, pc, #4	; (adr r2, 8001120 <LCD_moveCursor+0x1c>)
 800111c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001120:	08001131 	.word	0x08001131
 8001124:	08001137 	.word	0x08001137
 8001128:	0800113f 	.word	0x0800113f
 800112c:	08001147 	.word	0x08001147
	{
	case 0:
		lcd_memory_address=col;
 8001130:	79bb      	ldrb	r3, [r7, #6]
 8001132:	73fb      	strb	r3, [r7, #15]
		break;
 8001134:	e00b      	b.n	800114e <LCD_moveCursor+0x4a>
	case 1:
		lcd_memory_address=col+0x40;
 8001136:	79bb      	ldrb	r3, [r7, #6]
 8001138:	3340      	adds	r3, #64	; 0x40
 800113a:	73fb      	strb	r3, [r7, #15]
		break;
 800113c:	e007      	b.n	800114e <LCD_moveCursor+0x4a>
	case 2:
		lcd_memory_address=col+0x10;
 800113e:	79bb      	ldrb	r3, [r7, #6]
 8001140:	3310      	adds	r3, #16
 8001142:	73fb      	strb	r3, [r7, #15]
		break;
 8001144:	e003      	b.n	800114e <LCD_moveCursor+0x4a>
	case 3:
		lcd_memory_address=col+0x50;
 8001146:	79bb      	ldrb	r3, [r7, #6]
 8001148:	3350      	adds	r3, #80	; 0x50
 800114a:	73fb      	strb	r3, [r7, #15]
		break;
 800114c:	bf00      	nop
	}
	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(lcd_memory_address | LCD_SET_CURSOR_LOCATION);
 800114e:	7bfb      	ldrb	r3, [r7, #15]
 8001150:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001154:	b2db      	uxtb	r3, r3
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff ff28 	bl	8000fac <LCD_sendCommand>
}
 800115c:	bf00      	nop
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <LCD_displayStringRowColumn>:
/*
 * Description :
 * Display the required string in a specified row and column index on the screen
 */
void LCD_displayStringRowColumn(unsigned char  row,unsigned char  col,const char *Str)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	603a      	str	r2, [r7, #0]
 800116e:	71fb      	strb	r3, [r7, #7]
 8001170:	460b      	mov	r3, r1
 8001172:	71bb      	strb	r3, [r7, #6]
	LCD_moveCursor(row,col); /* go to to the required LCD position */
 8001174:	79ba      	ldrb	r2, [r7, #6]
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	4611      	mov	r1, r2
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff ffc2 	bl	8001104 <LCD_moveCursor>
	LCD_displayString(Str); /* display the string */
 8001180:	6838      	ldr	r0, [r7, #0]
 8001182:	f7ff ffa7 	bl	80010d4 <LCD_displayString>
}
 8001186:	bf00      	nop
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}

0800118e <LCD_clearScreen>:
/*
 * Description :
 * Send the clear screen command
 */
void LCD_clearScreen(void)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	af00      	add	r7, sp, #0
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* Send clear display command */
 8001192:	2001      	movs	r0, #1
 8001194:	f7ff ff0a 	bl	8000fac <LCD_sendCommand>
}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}

0800119c <writePort_4bit>:
	HAL_GPIO_WritePin(DATA_PORT_ID, D1_PIN, ((datain>>1)&0x01));
	HAL_GPIO_WritePin(DATA_PORT_ID, D0_PIN, ((datain>>0)&0x01));

}
void writePort_4bit(unsigned char datain)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DATA_PORT_ID, D7_PIN, ((datain>>7)&0x01));
	HAL_GPIO_WritePin(DATA_PORT_ID, D6_PIN, ((datain>>6)&0x01));
	HAL_GPIO_WritePin(DATA_PORT_ID, D5_PIN, ((datain>>5)&0x01));
	HAL_GPIO_WritePin(DATA_PORT_ID, D4_PIN, ((datain>>4)&0x01));
#elif (LCD_FIRST_DATA_PIN  == 222)
	HAL_GPIO_WritePin(DATA_PORT_ID, D3_PIN, ((datain>>3)&0x01));
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	08db      	lsrs	r3, r3, #3
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	f003 0301 	and.w	r3, r3, #1
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	461a      	mov	r2, r3
 80011b4:	2108      	movs	r1, #8
 80011b6:	4813      	ldr	r0, [pc, #76]	; (8001204 <writePort_4bit+0x68>)
 80011b8:	f003 fa4e 	bl	8004658 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DATA_PORT_ID, D2_PIN, ((datain>>2)&0x01));
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	089b      	lsrs	r3, r3, #2
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	461a      	mov	r2, r3
 80011ca:	2104      	movs	r1, #4
 80011cc:	480d      	ldr	r0, [pc, #52]	; (8001204 <writePort_4bit+0x68>)
 80011ce:	f003 fa43 	bl	8004658 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DATA_PORT_ID, D1_PIN, ((datain>>1)&0x01));
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	085b      	lsrs	r3, r3, #1
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	f003 0301 	and.w	r3, r3, #1
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	461a      	mov	r2, r3
 80011e0:	2102      	movs	r1, #2
 80011e2:	4808      	ldr	r0, [pc, #32]	; (8001204 <writePort_4bit+0x68>)
 80011e4:	f003 fa38 	bl	8004658 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DATA_PORT_ID, D0_PIN, ((datain>>0)&0x01));
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	461a      	mov	r2, r3
 80011f2:	2101      	movs	r1, #1
 80011f4:	4803      	ldr	r0, [pc, #12]	; (8001204 <writePort_4bit+0x68>)
 80011f6:	f003 fa2f 	bl	8004658 <HAL_GPIO_WritePin>
#endif
}
 80011fa:	bf00      	nop
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40020400 	.word	0x40020400

08001208 <Lidar_get_distance>:

uint16_t Global_u16LidarDistance=500;
uint16_t strength;
uint16_t temp;

uint8_t Lidar_get_distance(uint8_t *buf, uint32_t len) {
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]

	uint32_t i = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	60fb      	str	r3, [r7, #12]

	uint8_t error_state = ERROR_FRMAE;
 8001216:	2300      	movs	r3, #0
 8001218:	72fb      	strb	r3, [r7, #11]

	uint8_t chk_cal = 0;
 800121a:	2300      	movs	r3, #0
 800121c:	72bb      	strb	r3, [r7, #10]

	/*check frame length  */
	if (TFMINI_DATA_Len == len) {
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	2b09      	cmp	r3, #9
 8001222:	d14a      	bne.n	80012ba <Lidar_get_distance+0xb2>
		if ((TFMINT_DATA_HEAD == buf[0]) && (TFMINT_DATA_HEAD == buf[1])) {
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	2b59      	cmp	r3, #89	; 0x59
 800122a:	d146      	bne.n	80012ba <Lidar_get_distance+0xb2>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3301      	adds	r3, #1
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b59      	cmp	r3, #89	; 0x59
 8001234:	d141      	bne.n	80012ba <Lidar_get_distance+0xb2>
			for (i = 0; i < (TFMINI_DATA_Len - 1); i++) {
 8001236:	2300      	movs	r3, #0
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	e009      	b.n	8001250 <Lidar_get_distance+0x48>
				chk_cal += buf[i];
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	4413      	add	r3, r2
 8001242:	781a      	ldrb	r2, [r3, #0]
 8001244:	7abb      	ldrb	r3, [r7, #10]
 8001246:	4413      	add	r3, r2
 8001248:	72bb      	strb	r3, [r7, #10]
			for (i = 0; i < (TFMINI_DATA_Len - 1); i++) {
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	3301      	adds	r3, #1
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2b07      	cmp	r3, #7
 8001254:	d9f2      	bls.n	800123c <Lidar_get_distance+0x34>
			}
			/*check if sum of byte 0 to byte 7 =check sum*/
			if (chk_cal == buf[TFMINI_DATA_Len - 1]) {
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	3308      	adds	r3, #8
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	7aba      	ldrb	r2, [r7, #10]
 800125e:	429a      	cmp	r2, r3
 8001260:	d12b      	bne.n	80012ba <Lidar_get_distance+0xb2>
				strength= buf[4] | (buf[5] << 8);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	3304      	adds	r3, #4
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	b21a      	sxth	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	3305      	adds	r3, #5
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	021b      	lsls	r3, r3, #8
 8001272:	b21b      	sxth	r3, r3
 8001274:	4313      	orrs	r3, r2
 8001276:	b21b      	sxth	r3, r3
 8001278:	b29a      	uxth	r2, r3
 800127a:	4b13      	ldr	r3, [pc, #76]	; (80012c8 <Lidar_get_distance+0xc0>)
 800127c:	801a      	strh	r2, [r3, #0]
                temp=buf[6] | (buf[7] << 8);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	3306      	adds	r3, #6
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	b21a      	sxth	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3307      	adds	r3, #7
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	021b      	lsls	r3, r3, #8
 800128e:	b21b      	sxth	r3, r3
 8001290:	4313      	orrs	r3, r2
 8001292:	b21b      	sxth	r3, r3
 8001294:	b29a      	uxth	r2, r3
 8001296:	4b0d      	ldr	r3, [pc, #52]	; (80012cc <Lidar_get_distance+0xc4>)
 8001298:	801a      	strh	r2, [r3, #0]
				Global_u16LidarDistance = buf[2] | (buf[3] << 8);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3302      	adds	r3, #2
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	b21a      	sxth	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	3303      	adds	r3, #3
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	021b      	lsls	r3, r3, #8
 80012aa:	b21b      	sxth	r3, r3
 80012ac:	4313      	orrs	r3, r2
 80012ae:	b21b      	sxth	r3, r3
 80012b0:	b29a      	uxth	r2, r3
 80012b2:	4b07      	ldr	r3, [pc, #28]	; (80012d0 <Lidar_get_distance+0xc8>)
 80012b4:	801a      	strh	r2, [r3, #0]

				error_state = CORECT_FRAME;
 80012b6:	2301      	movs	r3, #1
 80012b8:	72fb      	strb	r3, [r7, #11]

				/*Error in frame */
			}
		}
	}
	return error_state;
 80012ba:	7afb      	ldrb	r3, [r7, #11]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3714      	adds	r7, #20
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr
 80012c8:	2000020c 	.word	0x2000020c
 80012cc:	2000020e 	.word	0x2000020e
 80012d0:	20000000 	.word	0x20000000

080012d4 <delay_us>:

/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/
void delay_us (uint32_t time)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80012dc:	4b08      	ldr	r3, [pc, #32]	; (8001300 <delay_us+0x2c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2200      	movs	r2, #0
 80012e2:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim1) < time);
 80012e4:	bf00      	nop
 80012e6:	4b06      	ldr	r3, [pc, #24]	; (8001300 <delay_us+0x2c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ec:	687a      	ldr	r2, [r7, #4]
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d8f9      	bhi.n	80012e6 <delay_us+0x12>
}
 80012f2:	bf00      	nop
 80012f4:	bf00      	nop
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	2000024c 	.word	0x2000024c

08001304 <UltraSonic_Read_Left>:

/*In order to get Right_Distance the ultrasonic needs to set its trig pin high for 10us
 * then set it to low and then check the time taken and calculate Right_Distance with it */
void UltraSonic_Read_Left (void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Left_TRIG_PORT_ID, Left_TRIG_PIN_ID, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001308:	2201      	movs	r2, #1
 800130a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800130e:	480b      	ldr	r0, [pc, #44]	; (800133c <UltraSonic_Read_Left+0x38>)
 8001310:	f003 f9a2 	bl	8004658 <HAL_GPIO_WritePin>
	delay_us(TRIG_PulseDuration);  // wait for 10 us
 8001314:	200a      	movs	r0, #10
 8001316:	f7ff ffdd 	bl	80012d4 <delay_us>
	HAL_GPIO_WritePin(Left_TRIG_PORT_ID, Left_TRIG_PIN_ID, GPIO_PIN_RESET);  // pull the TRIG pin low
 800131a:	2200      	movs	r2, #0
 800131c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001320:	4806      	ldr	r0, [pc, #24]	; (800133c <UltraSonic_Read_Left+0x38>)
 8001322:	f003 f999 	bl	8004658 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC2);
 8001326:	4b06      	ldr	r3, [pc, #24]	; (8001340 <UltraSonic_Read_Left+0x3c>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68da      	ldr	r2, [r3, #12]
 800132c:	4b04      	ldr	r3, [pc, #16]	; (8001340 <UltraSonic_Read_Left+0x3c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f042 0204 	orr.w	r2, r2, #4
 8001334:	60da      	str	r2, [r3, #12]
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40021000 	.word	0x40021000
 8001340:	2000024c 	.word	0x2000024c

08001344 <UltraSonic_Read_Right>:
void UltraSonic_Read_Right (void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Right_TRIG_PORT_ID, Right_TRIG_PIN_ID, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001348:	2201      	movs	r2, #1
 800134a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800134e:	480b      	ldr	r0, [pc, #44]	; (800137c <UltraSonic_Read_Right+0x38>)
 8001350:	f003 f982 	bl	8004658 <HAL_GPIO_WritePin>
	delay_us(TRIG_PulseDuration);  // wait for 10 us
 8001354:	200a      	movs	r0, #10
 8001356:	f7ff ffbd 	bl	80012d4 <delay_us>
	HAL_GPIO_WritePin(Right_TRIG_PORT_ID, Right_TRIG_PIN_ID, GPIO_PIN_RESET);  // pull the TRIG pin low
 800135a:	2200      	movs	r2, #0
 800135c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001360:	4806      	ldr	r0, [pc, #24]	; (800137c <UltraSonic_Read_Right+0x38>)
 8001362:	f003 f979 	bl	8004658 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 8001366:	4b06      	ldr	r3, [pc, #24]	; (8001380 <UltraSonic_Read_Right+0x3c>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	68da      	ldr	r2, [r3, #12]
 800136c:	4b04      	ldr	r3, [pc, #16]	; (8001380 <UltraSonic_Read_Right+0x3c>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f042 0202 	orr.w	r2, r2, #2
 8001374:	60da      	str	r2, [r3, #12]
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40021000 	.word	0x40021000
 8001380:	2000024c 	.word	0x2000024c
 8001384:	00000000 	.word	0x00000000

08001388 <HAL_TIM_IC_CaptureCallback>:
 * as it needs to capture the rising edge 1st and stores its time in Right_IC_Val1
 * then polarity is changed in order to capture the falling edge and stores its occurrence time in Right_IC_Val2
 * then their Right_difference is the high pulse time. */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	7f1b      	ldrb	r3, [r3, #28]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d179      	bne.n	800148c <HAL_TIM_IC_CaptureCallback+0x104>
	{
		// To check if the first value is not captured yet
		if (Right_First_Captured_Flag==0)
 8001398:	4b8f      	ldr	r3, [pc, #572]	; (80015d8 <HAL_TIM_IC_CaptureCallback+0x250>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d11a      	bne.n	80013d6 <HAL_TIM_IC_CaptureCallback+0x4e>
		{
			// stores the first value
			Right_IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80013a0:	2100      	movs	r1, #0
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f004 fb1c 	bl	80059e0 <HAL_TIM_ReadCapturedValue>
 80013a8:	4603      	mov	r3, r0
 80013aa:	4a8c      	ldr	r2, [pc, #560]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x254>)
 80013ac:	6013      	str	r3, [r2, #0]
			// set the first captured as true as we now needs to capture the falling edge
			Right_First_Captured_Flag = 1;
 80013ae:	4b8a      	ldr	r3, [pc, #552]	; (80015d8 <HAL_TIM_IC_CaptureCallback+0x250>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	6a1a      	ldr	r2, [r3, #32]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f022 020a 	bic.w	r2, r2, #10
 80013c2:	621a      	str	r2, [r3, #32]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	6a1a      	ldr	r2, [r3, #32]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f042 0202 	orr.w	r2, r2, #2
 80013d2:	621a      	str	r2, [r3, #32]
					__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC3);
					// xQueueSendFromISR(xDistanceQueue, &Rear_Distance, NULL);
				}
			}

}
 80013d4:	e173      	b.n	80016be <HAL_TIM_IC_CaptureCallback+0x336>
		else if (Right_First_Captured_Flag==1)
 80013d6:	4b80      	ldr	r3, [pc, #512]	; (80015d8 <HAL_TIM_IC_CaptureCallback+0x250>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	f040 816f 	bne.w	80016be <HAL_TIM_IC_CaptureCallback+0x336>
			Right_IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80013e0:	2100      	movs	r1, #0
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f004 fafc 	bl	80059e0 <HAL_TIM_ReadCapturedValue>
 80013e8:	4603      	mov	r3, r0
 80013ea:	4a7d      	ldr	r2, [pc, #500]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x258>)
 80013ec:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2200      	movs	r2, #0
 80013f4:	625a      	str	r2, [r3, #36]	; 0x24
			if (Right_IC_Val2 > Right_IC_Val1)
 80013f6:	4b7a      	ldr	r3, [pc, #488]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x258>)
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	4b78      	ldr	r3, [pc, #480]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x254>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d907      	bls.n	8001412 <HAL_TIM_IC_CaptureCallback+0x8a>
				Right_difference = Right_IC_Val2-Right_IC_Val1;
 8001402:	4b77      	ldr	r3, [pc, #476]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	4b75      	ldr	r3, [pc, #468]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x254>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	4a75      	ldr	r2, [pc, #468]	; (80015e4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 800140e:	6013      	str	r3, [r2, #0]
 8001410:	e00f      	b.n	8001432 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (Right_IC_Val1 > Right_IC_Val2)
 8001412:	4b72      	ldr	r3, [pc, #456]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x254>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	4b72      	ldr	r3, [pc, #456]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	429a      	cmp	r2, r3
 800141c:	d909      	bls.n	8001432 <HAL_TIM_IC_CaptureCallback+0xaa>
				Right_difference = (0xffff - Right_IC_Val1) + Right_IC_Val2;
 800141e:	4b70      	ldr	r3, [pc, #448]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	4b6e      	ldr	r3, [pc, #440]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x254>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800142c:	33ff      	adds	r3, #255	; 0xff
 800142e:	4a6d      	ldr	r2, [pc, #436]	; (80015e4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001430:	6013      	str	r3, [r2, #0]
			Right_Distance = Right_difference * 0.0175;
 8001432:	4b6c      	ldr	r3, [pc, #432]	; (80015e4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff f864 	bl	8000504 <__aeabi_ui2d>
 800143c:	a364      	add	r3, pc, #400	; (adr r3, 80015d0 <HAL_TIM_IC_CaptureCallback+0x248>)
 800143e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001442:	f7ff f8d9 	bl	80005f8 <__aeabi_dmul>
 8001446:	4602      	mov	r2, r0
 8001448:	460b      	mov	r3, r1
 800144a:	4610      	mov	r0, r2
 800144c:	4619      	mov	r1, r3
 800144e:	f7ff fbab 	bl	8000ba8 <__aeabi_d2uiz>
 8001452:	4603      	mov	r3, r0
 8001454:	4a64      	ldr	r2, [pc, #400]	; (80015e8 <HAL_TIM_IC_CaptureCallback+0x260>)
 8001456:	6013      	str	r3, [r2, #0]
			Right_First_Captured_Flag = 0; // set it back to false
 8001458:	4b5f      	ldr	r3, [pc, #380]	; (80015d8 <HAL_TIM_IC_CaptureCallback+0x250>)
 800145a:	2200      	movs	r2, #0
 800145c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	6a1a      	ldr	r2, [r3, #32]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f022 020a 	bic.w	r2, r2, #10
 800146c:	621a      	str	r2, [r3, #32]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	6a12      	ldr	r2, [r2, #32]
 8001478:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 800147a:	4b5c      	ldr	r3, [pc, #368]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x264>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	68da      	ldr	r2, [r3, #12]
 8001480:	4b5a      	ldr	r3, [pc, #360]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x264>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f022 0202 	bic.w	r2, r2, #2
 8001488:	60da      	str	r2, [r3, #12]
}
 800148a:	e118      	b.n	80016be <HAL_TIM_IC_CaptureCallback+0x336>
	else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	7f1b      	ldrb	r3, [r3, #28]
 8001490:	2b02      	cmp	r3, #2
 8001492:	d179      	bne.n	8001588 <HAL_TIM_IC_CaptureCallback+0x200>
				if (Left_First_Captured_Flag==0)
 8001494:	4b56      	ldr	r3, [pc, #344]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x268>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d11a      	bne.n	80014d2 <HAL_TIM_IC_CaptureCallback+0x14a>
					Left_IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800149c:	2104      	movs	r1, #4
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f004 fa9e 	bl	80059e0 <HAL_TIM_ReadCapturedValue>
 80014a4:	4603      	mov	r3, r0
 80014a6:	4a53      	ldr	r2, [pc, #332]	; (80015f4 <HAL_TIM_IC_CaptureCallback+0x26c>)
 80014a8:	6013      	str	r3, [r2, #0]
					Left_First_Captured_Flag = 1;
 80014aa:	4b51      	ldr	r3, [pc, #324]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x268>)
 80014ac:	2201      	movs	r2, #1
 80014ae:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6a1a      	ldr	r2, [r3, #32]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80014be:	621a      	str	r2, [r3, #32]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6a1a      	ldr	r2, [r3, #32]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f042 0220 	orr.w	r2, r2, #32
 80014ce:	621a      	str	r2, [r3, #32]
}
 80014d0:	e0f5      	b.n	80016be <HAL_TIM_IC_CaptureCallback+0x336>
				else if (Left_First_Captured_Flag==1)
 80014d2:	4b47      	ldr	r3, [pc, #284]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x268>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	f040 80f1 	bne.w	80016be <HAL_TIM_IC_CaptureCallback+0x336>
					Left_IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80014dc:	2104      	movs	r1, #4
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f004 fa7e 	bl	80059e0 <HAL_TIM_ReadCapturedValue>
 80014e4:	4603      	mov	r3, r0
 80014e6:	4a44      	ldr	r2, [pc, #272]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x270>)
 80014e8:	6013      	str	r3, [r2, #0]
					__HAL_TIM_SET_COUNTER(htim, 0);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2200      	movs	r2, #0
 80014f0:	625a      	str	r2, [r3, #36]	; 0x24
					if (Left_IC_Val2 > Left_IC_Val1)
 80014f2:	4b41      	ldr	r3, [pc, #260]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x270>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	4b3f      	ldr	r3, [pc, #252]	; (80015f4 <HAL_TIM_IC_CaptureCallback+0x26c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d907      	bls.n	800150e <HAL_TIM_IC_CaptureCallback+0x186>
						Left_difference = Left_IC_Val2-Left_IC_Val1;
 80014fe:	4b3e      	ldr	r3, [pc, #248]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x270>)
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	4b3c      	ldr	r3, [pc, #240]	; (80015f4 <HAL_TIM_IC_CaptureCallback+0x26c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	4a3c      	ldr	r2, [pc, #240]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x274>)
 800150a:	6013      	str	r3, [r2, #0]
 800150c:	e00f      	b.n	800152e <HAL_TIM_IC_CaptureCallback+0x1a6>
					else if (Left_IC_Val1 > Left_IC_Val2)
 800150e:	4b39      	ldr	r3, [pc, #228]	; (80015f4 <HAL_TIM_IC_CaptureCallback+0x26c>)
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	4b39      	ldr	r3, [pc, #228]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x270>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	429a      	cmp	r2, r3
 8001518:	d909      	bls.n	800152e <HAL_TIM_IC_CaptureCallback+0x1a6>
						Left_difference = (0xffff - Left_IC_Val1) + Left_IC_Val2;
 800151a:	4b37      	ldr	r3, [pc, #220]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x270>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	4b35      	ldr	r3, [pc, #212]	; (80015f4 <HAL_TIM_IC_CaptureCallback+0x26c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001528:	33ff      	adds	r3, #255	; 0xff
 800152a:	4a34      	ldr	r2, [pc, #208]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x274>)
 800152c:	6013      	str	r3, [r2, #0]
					Left_Distance = Left_difference * 0.0175;
 800152e:	4b33      	ldr	r3, [pc, #204]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x274>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4618      	mov	r0, r3
 8001534:	f7fe ffe6 	bl	8000504 <__aeabi_ui2d>
 8001538:	a325      	add	r3, pc, #148	; (adr r3, 80015d0 <HAL_TIM_IC_CaptureCallback+0x248>)
 800153a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800153e:	f7ff f85b 	bl	80005f8 <__aeabi_dmul>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	4610      	mov	r0, r2
 8001548:	4619      	mov	r1, r3
 800154a:	f7ff fb2d 	bl	8000ba8 <__aeabi_d2uiz>
 800154e:	4603      	mov	r3, r0
 8001550:	4a2b      	ldr	r2, [pc, #172]	; (8001600 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001552:	6013      	str	r3, [r2, #0]
					Left_First_Captured_Flag = 0; // set it back to false
 8001554:	4b26      	ldr	r3, [pc, #152]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x268>)
 8001556:	2200      	movs	r2, #0
 8001558:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	6a1a      	ldr	r2, [r3, #32]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001568:	621a      	str	r2, [r3, #32]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	6a12      	ldr	r2, [r2, #32]
 8001574:	621a      	str	r2, [r3, #32]
					__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC2);
 8001576:	4b1d      	ldr	r3, [pc, #116]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x264>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	68da      	ldr	r2, [r3, #12]
 800157c:	4b1b      	ldr	r3, [pc, #108]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x264>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f022 0204 	bic.w	r2, r2, #4
 8001584:	60da      	str	r2, [r3, #12]
}
 8001586:	e09a      	b.n	80016be <HAL_TIM_IC_CaptureCallback+0x336>
	else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	7f1b      	ldrb	r3, [r3, #28]
 800158c:	2b04      	cmp	r3, #4
 800158e:	f040 8096 	bne.w	80016be <HAL_TIM_IC_CaptureCallback+0x336>
				if (Rear_First_Captured_Flag==0)
 8001592:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x27c>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d138      	bne.n	800160c <HAL_TIM_IC_CaptureCallback+0x284>
					Rear_IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 800159a:	2108      	movs	r1, #8
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f004 fa1f 	bl	80059e0 <HAL_TIM_ReadCapturedValue>
 80015a2:	4603      	mov	r3, r0
 80015a4:	4a18      	ldr	r2, [pc, #96]	; (8001608 <HAL_TIM_IC_CaptureCallback+0x280>)
 80015a6:	6013      	str	r3, [r2, #0]
					Rear_First_Captured_Flag = 1;
 80015a8:	4b16      	ldr	r3, [pc, #88]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x27c>)
 80015aa:	2201      	movs	r2, #1
 80015ac:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_FALLING);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	6a1a      	ldr	r2, [r3, #32]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 80015bc:	621a      	str	r2, [r3, #32]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	6a1a      	ldr	r2, [r3, #32]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80015cc:	621a      	str	r2, [r3, #32]
}
 80015ce:	e076      	b.n	80016be <HAL_TIM_IC_CaptureCallback+0x336>
 80015d0:	1eb851ec 	.word	0x1eb851ec
 80015d4:	3f91eb85 	.word	0x3f91eb85
 80015d8:	2000021c 	.word	0x2000021c
 80015dc:	20000210 	.word	0x20000210
 80015e0:	20000214 	.word	0x20000214
 80015e4:	20000218 	.word	0x20000218
 80015e8:	20000220 	.word	0x20000220
 80015ec:	2000024c 	.word	0x2000024c
 80015f0:	20000230 	.word	0x20000230
 80015f4:	20000224 	.word	0x20000224
 80015f8:	20000228 	.word	0x20000228
 80015fc:	2000022c 	.word	0x2000022c
 8001600:	20000234 	.word	0x20000234
 8001604:	20000244 	.word	0x20000244
 8001608:	20000238 	.word	0x20000238
				else if (Rear_First_Captured_Flag==1)
 800160c:	4b30      	ldr	r3, [pc, #192]	; (80016d0 <HAL_TIM_IC_CaptureCallback+0x348>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d154      	bne.n	80016be <HAL_TIM_IC_CaptureCallback+0x336>
					Rear_IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8001614:	2108      	movs	r1, #8
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f004 f9e2 	bl	80059e0 <HAL_TIM_ReadCapturedValue>
 800161c:	4603      	mov	r3, r0
 800161e:	4a2d      	ldr	r2, [pc, #180]	; (80016d4 <HAL_TIM_IC_CaptureCallback+0x34c>)
 8001620:	6013      	str	r3, [r2, #0]
					__HAL_TIM_SET_COUNTER(htim, 0);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2200      	movs	r2, #0
 8001628:	625a      	str	r2, [r3, #36]	; 0x24
					if (Rear_IC_Val2 > Rear_IC_Val1)
 800162a:	4b2a      	ldr	r3, [pc, #168]	; (80016d4 <HAL_TIM_IC_CaptureCallback+0x34c>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	4b2a      	ldr	r3, [pc, #168]	; (80016d8 <HAL_TIM_IC_CaptureCallback+0x350>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	429a      	cmp	r2, r3
 8001634:	d907      	bls.n	8001646 <HAL_TIM_IC_CaptureCallback+0x2be>
						Rear_difference = Rear_IC_Val2-Rear_IC_Val1;
 8001636:	4b27      	ldr	r3, [pc, #156]	; (80016d4 <HAL_TIM_IC_CaptureCallback+0x34c>)
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	4b27      	ldr	r3, [pc, #156]	; (80016d8 <HAL_TIM_IC_CaptureCallback+0x350>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	4a26      	ldr	r2, [pc, #152]	; (80016dc <HAL_TIM_IC_CaptureCallback+0x354>)
 8001642:	6013      	str	r3, [r2, #0]
 8001644:	e00f      	b.n	8001666 <HAL_TIM_IC_CaptureCallback+0x2de>
					else if (Rear_IC_Val1 > Rear_IC_Val2)
 8001646:	4b24      	ldr	r3, [pc, #144]	; (80016d8 <HAL_TIM_IC_CaptureCallback+0x350>)
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	4b22      	ldr	r3, [pc, #136]	; (80016d4 <HAL_TIM_IC_CaptureCallback+0x34c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	429a      	cmp	r2, r3
 8001650:	d909      	bls.n	8001666 <HAL_TIM_IC_CaptureCallback+0x2de>
						Rear_difference = (0xffff - Rear_IC_Val1) + Rear_IC_Val2;
 8001652:	4b20      	ldr	r3, [pc, #128]	; (80016d4 <HAL_TIM_IC_CaptureCallback+0x34c>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	4b20      	ldr	r3, [pc, #128]	; (80016d8 <HAL_TIM_IC_CaptureCallback+0x350>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001660:	33ff      	adds	r3, #255	; 0xff
 8001662:	4a1e      	ldr	r2, [pc, #120]	; (80016dc <HAL_TIM_IC_CaptureCallback+0x354>)
 8001664:	6013      	str	r3, [r2, #0]
					Rear_Distance = Rear_difference * 0.0174;
 8001666:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <HAL_TIM_IC_CaptureCallback+0x354>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4618      	mov	r0, r3
 800166c:	f7fe ff4a 	bl	8000504 <__aeabi_ui2d>
 8001670:	a315      	add	r3, pc, #84	; (adr r3, 80016c8 <HAL_TIM_IC_CaptureCallback+0x340>)
 8001672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001676:	f7fe ffbf 	bl	80005f8 <__aeabi_dmul>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4610      	mov	r0, r2
 8001680:	4619      	mov	r1, r3
 8001682:	f7ff fa91 	bl	8000ba8 <__aeabi_d2uiz>
 8001686:	4603      	mov	r3, r0
 8001688:	4a15      	ldr	r2, [pc, #84]	; (80016e0 <HAL_TIM_IC_CaptureCallback+0x358>)
 800168a:	6013      	str	r3, [r2, #0]
					Rear_First_Captured_Flag = 0; // set it back to false
 800168c:	4b10      	ldr	r3, [pc, #64]	; (80016d0 <HAL_TIM_IC_CaptureCallback+0x348>)
 800168e:	2200      	movs	r2, #0
 8001690:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_RISING);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	6a1a      	ldr	r2, [r3, #32]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 80016a0:	621a      	str	r2, [r3, #32]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	6a12      	ldr	r2, [r2, #32]
 80016ac:	621a      	str	r2, [r3, #32]
					__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC3);
 80016ae:	4b0d      	ldr	r3, [pc, #52]	; (80016e4 <HAL_TIM_IC_CaptureCallback+0x35c>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	68da      	ldr	r2, [r3, #12]
 80016b4:	4b0b      	ldr	r3, [pc, #44]	; (80016e4 <HAL_TIM_IC_CaptureCallback+0x35c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f022 0208 	bic.w	r2, r2, #8
 80016bc:	60da      	str	r2, [r3, #12]
}
 80016be:	bf00      	nop
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	3bcd35a8 	.word	0x3bcd35a8
 80016cc:	3f91d14e 	.word	0x3f91d14e
 80016d0:	20000244 	.word	0x20000244
 80016d4:	2000023c 	.word	0x2000023c
 80016d8:	20000238 	.word	0x20000238
 80016dc:	20000240 	.word	0x20000240
 80016e0:	20000248 	.word	0x20000248
 80016e4:	2000024c 	.word	0x2000024c

080016e8 <GGA_decode>:
	}
}


void GGA_decode(char *GGA_buffer, GGA_STRUCT *GGA)
{
 80016e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016ec:	b094      	sub	sp, #80	; 0x50
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
 80016f2:	6039      	str	r1, [r7, #0]
	/***********separate each data to check the quality indicator************/
	int idx=0;
 80016f4:	2300      	movs	r3, #0
 80016f6:	64fb      	str	r3, [r7, #76]	; 0x4c
	int i=0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	64bb      	str	r3, [r7, #72]	; 0x48
	int j = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	647b      	str	r3, [r7, #68]	; 0x44

	/*
	 * difference in time between cairo and GMT is 2 hours, 432000 seconds
	 */
	int GMT=300;
 8001700:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001704:	633b      	str	r3, [r7, #48]	; 0x30

	int hr=0;
 8001706:	2300      	movs	r3, #0
 8001708:	643b      	str	r3, [r7, #64]	; 0x40
	int min=0;
 800170a:	2300      	movs	r3, #0
 800170c:	63fb      	str	r3, [r7, #60]	; 0x3c
	int sec=0;
 800170e:	2300      	movs	r3, #0
 8001710:	63bb      	str	r3, [r7, #56]	; 0x38

	int day_change = 0;
 8001712:	2300      	movs	r3, #0
 8001714:	637b      	str	r3, [r7, #52]	; 0x34
	 * buffer to store data from NMEA message
	 * max number of characters in each parameter is 12
	 */
	char data_buffer[12];

	idx=0;
 8001716:	2300      	movs	r3, #0
 8001718:	64fb      	str	r3, [r7, #76]	; 0x4c
	while (GGA_buffer[idx] != ',')
 800171a:	e002      	b.n	8001722 <GGA_decode+0x3a>
	{
		idx++;  // 1st ',' // starting from index 0
 800171c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800171e:	3301      	adds	r3, #1
 8001720:	64fb      	str	r3, [r7, #76]	; 0x4c
	while (GGA_buffer[idx] != ',')
 8001722:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	4413      	add	r3, r2
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	2b2c      	cmp	r3, #44	; 0x2c
 800172c:	d1f6      	bne.n	800171c <GGA_decode+0x34>
	}

	////*************GET TIME*****************/////

	idx++;
 800172e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001730:	3301      	adds	r3, #1
 8001732:	64fb      	str	r3, [r7, #76]	; 0x4c
	// reach the first number in time

	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	220c      	movs	r2, #12
 800173a:	2100      	movs	r1, #0
 800173c:	4618      	mov	r0, r3
 800173e:	f008 fd85 	bl	800a24c <memset>
	i=0; //resetting i
 8001742:	2300      	movs	r3, #0
 8001744:	64bb      	str	r3, [r7, #72]	; 0x48

	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001746:	e00f      	b.n	8001768 <GGA_decode+0x80>
	{
		data_buffer[i]= GGA_buffer[idx];
 8001748:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	7819      	ldrb	r1, [r3, #0]
 8001750:	f107 020c 	add.w	r2, r7, #12
 8001754:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001756:	4413      	add	r3, r2
 8001758:	460a      	mov	r2, r1
 800175a:	701a      	strb	r2, [r3, #0]
		i++;
 800175c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800175e:	3301      	adds	r3, #1
 8001760:	64bb      	str	r3, [r7, #72]	; 0x48
		idx++;
 8001762:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001764:	3301      	adds	r3, #1
 8001766:	64fb      	str	r3, [r7, #76]	; 0x4c
	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001768:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	4413      	add	r3, r2
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b2c      	cmp	r3, #44	; 0x2c
 8001772:	d1e9      	bne.n	8001748 <GGA_decode+0x60>

	/*
	 * atoi function converts an integer value from a string of characters.
	 */

	hr = (atoi(data_buffer)/10000) + GMT/100;   // get the hours from the 6 digit number
 8001774:	f107 030c 	add.w	r3, r7, #12
 8001778:	4618      	mov	r0, r3
 800177a:	f008 fd07 	bl	800a18c <atoi>
 800177e:	4603      	mov	r3, r0
 8001780:	4aa9      	ldr	r2, [pc, #676]	; (8001a28 <GGA_decode+0x340>)
 8001782:	fb82 1203 	smull	r1, r2, r2, r3
 8001786:	1312      	asrs	r2, r2, #12
 8001788:	17db      	asrs	r3, r3, #31
 800178a:	1ad2      	subs	r2, r2, r3
 800178c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800178e:	49a7      	ldr	r1, [pc, #668]	; (8001a2c <GGA_decode+0x344>)
 8001790:	fb81 0103 	smull	r0, r1, r1, r3
 8001794:	1149      	asrs	r1, r1, #5
 8001796:	17db      	asrs	r3, r3, #31
 8001798:	1acb      	subs	r3, r1, r3
 800179a:	4413      	add	r3, r2
 800179c:	643b      	str	r3, [r7, #64]	; 0x40

	min = ((atoi(data_buffer)/100)%100) + GMT%100;  // get the minutes from the 6 digit number
 800179e:	f107 030c 	add.w	r3, r7, #12
 80017a2:	4618      	mov	r0, r3
 80017a4:	f008 fcf2 	bl	800a18c <atoi>
 80017a8:	4603      	mov	r3, r0
 80017aa:	4aa0      	ldr	r2, [pc, #640]	; (8001a2c <GGA_decode+0x344>)
 80017ac:	fb82 1203 	smull	r1, r2, r2, r3
 80017b0:	1152      	asrs	r2, r2, #5
 80017b2:	17db      	asrs	r3, r3, #31
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	4a9d      	ldr	r2, [pc, #628]	; (8001a2c <GGA_decode+0x344>)
 80017b8:	fb82 1203 	smull	r1, r2, r2, r3
 80017bc:	1151      	asrs	r1, r2, #5
 80017be:	17da      	asrs	r2, r3, #31
 80017c0:	1a8a      	subs	r2, r1, r2
 80017c2:	2164      	movs	r1, #100	; 0x64
 80017c4:	fb01 f202 	mul.w	r2, r1, r2
 80017c8:	1a9a      	subs	r2, r3, r2
 80017ca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80017cc:	4b97      	ldr	r3, [pc, #604]	; (8001a2c <GGA_decode+0x344>)
 80017ce:	fb83 0301 	smull	r0, r3, r3, r1
 80017d2:	1158      	asrs	r0, r3, #5
 80017d4:	17cb      	asrs	r3, r1, #31
 80017d6:	1ac3      	subs	r3, r0, r3
 80017d8:	2064      	movs	r0, #100	; 0x64
 80017da:	fb00 f303 	mul.w	r3, r0, r3
 80017de:	1acb      	subs	r3, r1, r3
 80017e0:	4413      	add	r3, r2
 80017e2:	63fb      	str	r3, [r7, #60]	; 0x3c

	sec = (atoi(data_buffer)%100);
 80017e4:	f107 030c 	add.w	r3, r7, #12
 80017e8:	4618      	mov	r0, r3
 80017ea:	f008 fccf 	bl	800a18c <atoi>
 80017ee:	4603      	mov	r3, r0
 80017f0:	4a8e      	ldr	r2, [pc, #568]	; (8001a2c <GGA_decode+0x344>)
 80017f2:	fb82 1203 	smull	r1, r2, r2, r3
 80017f6:	1151      	asrs	r1, r2, #5
 80017f8:	17da      	asrs	r2, r3, #31
 80017fa:	1a8a      	subs	r2, r1, r2
 80017fc:	2164      	movs	r1, #100	; 0x64
 80017fe:	fb01 f202 	mul.w	r2, r1, r2
 8001802:	1a9b      	subs	r3, r3, r2
 8001804:	63bb      	str	r3, [r7, #56]	; 0x38

	if (sec > 59)
 8001806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001808:	2b3b      	cmp	r3, #59	; 0x3b
 800180a:	dd05      	ble.n	8001818 <GGA_decode+0x130>
	{
		sec -= 60;
 800180c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800180e:	3b3c      	subs	r3, #60	; 0x3c
 8001810:	63bb      	str	r3, [r7, #56]	; 0x38
		min++;
 8001812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001814:	3301      	adds	r3, #1
 8001816:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
	if (min > 59)
 8001818:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800181a:	2b3b      	cmp	r3, #59	; 0x3b
 800181c:	dd05      	ble.n	800182a <GGA_decode+0x142>
	{
		min -= 60;
 800181e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001820:	3b3c      	subs	r3, #60	; 0x3c
 8001822:	63fb      	str	r3, [r7, #60]	; 0x3c
		hr++;
 8001824:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001826:	3301      	adds	r3, #1
 8001828:	643b      	str	r3, [r7, #64]	; 0x40
	}
	if (hr<0)
 800182a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800182c:	2b00      	cmp	r3, #0
 800182e:	da05      	bge.n	800183c <GGA_decode+0x154>
	{
		hr+=24;
 8001830:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001832:	3318      	adds	r3, #24
 8001834:	643b      	str	r3, [r7, #64]	; 0x40
		day_change--;
 8001836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001838:	3b01      	subs	r3, #1
 800183a:	637b      	str	r3, [r7, #52]	; 0x34
	}
	if (hr>=24)
 800183c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800183e:	2b17      	cmp	r3, #23
 8001840:	dd05      	ble.n	800184e <GGA_decode+0x166>
	{
		hr-=24;;
 8001842:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001844:	3b18      	subs	r3, #24
 8001846:	643b      	str	r3, [r7, #64]	; 0x40
		day_change++;
 8001848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800184a:	3301      	adds	r3, #1
 800184c:	637b      	str	r3, [r7, #52]	; 0x34

	/*
	 * passing the time data values to GGA structure
	 */

	GGA->time.hour = hr;
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001852:	601a      	str	r2, [r3, #0]
	GGA->time.minuit = min;
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001858:	605a      	str	r2, [r3, #4]
	GGA->time.second = sec;
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800185e:	609a      	str	r2, [r3, #8]

	////*************GET LATITUDE*****************/////

	idx++;
 8001860:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001862:	3301      	adds	r3, #1
 8001864:	64fb      	str	r3, [r7, #76]	; 0x4c
	// reach the first number in latitude

	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 8001866:	f107 030c 	add.w	r3, r7, #12
 800186a:	220c      	movs	r2, #12
 800186c:	2100      	movs	r1, #0
 800186e:	4618      	mov	r0, r3
 8001870:	f008 fcec 	bl	800a24c <memset>
	i=0; //resetting i
 8001874:	2300      	movs	r3, #0
 8001876:	64bb      	str	r3, [r7, #72]	; 0x48

	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001878:	e00f      	b.n	800189a <GGA_decode+0x1b2>
	{
		data_buffer[i]= GGA_buffer[idx];
 800187a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	4413      	add	r3, r2
 8001880:	7819      	ldrb	r1, [r3, #0]
 8001882:	f107 020c 	add.w	r2, r7, #12
 8001886:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001888:	4413      	add	r3, r2
 800188a:	460a      	mov	r2, r1
 800188c:	701a      	strb	r2, [r3, #0]
		i++;
 800188e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001890:	3301      	adds	r3, #1
 8001892:	64bb      	str	r3, [r7, #72]	; 0x48
		idx++;
 8001894:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001896:	3301      	adds	r3, #1
 8001898:	64fb      	str	r3, [r7, #76]	; 0x4c
	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 800189a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	4413      	add	r3, r2
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	2b2c      	cmp	r3, #44	; 0x2c
 80018a4:	d1e9      	bne.n	800187a <GGA_decode+0x192>
	}
	/*
	 * error for str length
	 */
	temp = (atoi(data_buffer));   // change the buffer to the number. It will only convert to integers
 80018a6:	f107 030c 	add.w	r3, r7, #12
 80018aa:	4618      	mov	r0, r3
 80018ac:	f008 fc6e 	bl	800a18c <atoi>
 80018b0:	4603      	mov	r3, r0
 80018b2:	85fb      	strh	r3, [r7, #46]	; 0x2e

	j = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	647b      	str	r3, [r7, #68]	; 0x44

	/*
	 * counting the number of digits before the decimal
	 */
	while (data_buffer[j] != '.')
 80018b8:	e002      	b.n	80018c0 <GGA_decode+0x1d8>
	{
		j++;
 80018ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018bc:	3301      	adds	r3, #1
 80018be:	647b      	str	r3, [r7, #68]	; 0x44
	while (data_buffer[j] != '.')
 80018c0:	f107 020c 	add.w	r2, r7, #12
 80018c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018c6:	4413      	add	r3, r2
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	2b2e      	cmp	r3, #46	; 0x2e
 80018cc:	d1f5      	bne.n	80018ba <GGA_decode+0x1d2>
	}
	j++;
 80018ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018d0:	3301      	adds	r3, #1
 80018d2:	647b      	str	r3, [r7, #68]	; 0x44

	decimal_length = (strlen(data_buffer))-j;  // calculate the number of digit after decimal
 80018d4:	f107 030c 	add.w	r3, r7, #12
 80018d8:	4618      	mov	r0, r3
 80018da:	f7fe fc79 	bl	80001d0 <strlen>
 80018de:	4602      	mov	r2, r0
 80018e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	62bb      	str	r3, [r7, #40]	; 0x28

	decimal = atoi ((char *) data_buffer+j);  // separate the decimal numbers from the data_buffer
 80018e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018e8:	f107 020c 	add.w	r2, r7, #12
 80018ec:	4413      	add	r3, r2
 80018ee:	4618      	mov	r0, r3
 80018f0:	f008 fc4c 	bl	800a18c <atoi>
 80018f4:	6278      	str	r0, [r7, #36]	; 0x24
	 * latitude from NMEA is 1234.5678
	 * temp =1234 -> 12.34
	 * decimal= 5678 -> 0.005678
	 * latitude = 12.345678
	 */
	latitude = (temp/100)+(((temp-((temp/100)*100))+(decimal/pow(10, (decimal_length))))/60);
 80018f6:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80018fa:	4a4c      	ldr	r2, [pc, #304]	; (8001a2c <GGA_decode+0x344>)
 80018fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001900:	1152      	asrs	r2, r2, #5
 8001902:	17db      	asrs	r3, r3, #31
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	b21b      	sxth	r3, r3
 8001908:	4618      	mov	r0, r3
 800190a:	f7fe fe0b 	bl	8000524 <__aeabi_i2d>
 800190e:	4604      	mov	r4, r0
 8001910:	460d      	mov	r5, r1
 8001912:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8001916:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800191a:	4944      	ldr	r1, [pc, #272]	; (8001a2c <GGA_decode+0x344>)
 800191c:	fb81 0103 	smull	r0, r1, r1, r3
 8001920:	1149      	asrs	r1, r1, #5
 8001922:	17db      	asrs	r3, r3, #31
 8001924:	1acb      	subs	r3, r1, r3
 8001926:	b21b      	sxth	r3, r3
 8001928:	4619      	mov	r1, r3
 800192a:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800192e:	fb01 f303 	mul.w	r3, r1, r3
 8001932:	4413      	add	r3, r2
 8001934:	4618      	mov	r0, r3
 8001936:	f7fe fdf5 	bl	8000524 <__aeabi_i2d>
 800193a:	4680      	mov	r8, r0
 800193c:	4689      	mov	r9, r1
 800193e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001940:	f7fe fdf0 	bl	8000524 <__aeabi_i2d>
 8001944:	4682      	mov	sl, r0
 8001946:	468b      	mov	fp, r1
 8001948:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800194a:	f7fe fdeb 	bl	8000524 <__aeabi_i2d>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	ec43 2b11 	vmov	d1, r2, r3
 8001956:	ed9f 0b32 	vldr	d0, [pc, #200]	; 8001a20 <GGA_decode+0x338>
 800195a:	f00b fe35 	bl	800d5c8 <pow>
 800195e:	ec53 2b10 	vmov	r2, r3, d0
 8001962:	4650      	mov	r0, sl
 8001964:	4659      	mov	r1, fp
 8001966:	f7fe ff71 	bl	800084c <__aeabi_ddiv>
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	4640      	mov	r0, r8
 8001970:	4649      	mov	r1, r9
 8001972:	f7fe fc8b 	bl	800028c <__adddf3>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	4610      	mov	r0, r2
 800197c:	4619      	mov	r1, r3
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	4b2b      	ldr	r3, [pc, #172]	; (8001a30 <GGA_decode+0x348>)
 8001984:	f7fe ff62 	bl	800084c <__aeabi_ddiv>
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	4620      	mov	r0, r4
 800198e:	4629      	mov	r1, r5
 8001990:	f7fe fc7c 	bl	800028c <__adddf3>
 8001994:	4602      	mov	r2, r0
 8001996:	460b      	mov	r3, r1
 8001998:	4610      	mov	r0, r2
 800199a:	4619      	mov	r1, r3
 800199c:	f7ff f924 	bl	8000be8 <__aeabi_d2f>
 80019a0:	4603      	mov	r3, r0
 80019a2:	623b      	str	r3, [r7, #32]

	GGA ->position.latitude = latitude;
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	6a3a      	ldr	r2, [r7, #32]
 80019a8:	611a      	str	r2, [r3, #16]

	////*************GET LATITUDE DIRECTION*****************/////
	idx++; //north or south
 80019aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019ac:	3301      	adds	r3, #1
 80019ae:	64fb      	str	r3, [r7, #76]	; 0x4c
	GGA ->position.NORTH_SOUTH = data_buffer[idx];
 80019b0:	f107 020c 	add.w	r2, r7, #12
 80019b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019b6:	4413      	add	r3, r2
 80019b8:	781a      	ldrb	r2, [r3, #0]
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	751a      	strb	r2, [r3, #20]
	idx++; // ',' after north or south
 80019be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019c0:	3301      	adds	r3, #1
 80019c2:	64fb      	str	r3, [r7, #76]	; 0x4c

	////*************GET LONGTIUDE*****************/////

	idx++;
 80019c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019c6:	3301      	adds	r3, #1
 80019c8:	64fb      	str	r3, [r7, #76]	; 0x4c
	// reach the first number in latitude

	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 80019ca:	f107 030c 	add.w	r3, r7, #12
 80019ce:	220c      	movs	r2, #12
 80019d0:	2100      	movs	r1, #0
 80019d2:	4618      	mov	r0, r3
 80019d4:	f008 fc3a 	bl	800a24c <memset>
	i=0; //resetting i
 80019d8:	2300      	movs	r3, #0
 80019da:	64bb      	str	r3, [r7, #72]	; 0x48

	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 80019dc:	e00f      	b.n	80019fe <GGA_decode+0x316>
	{
		data_buffer[i]= GGA_buffer[idx];
 80019de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	4413      	add	r3, r2
 80019e4:	7819      	ldrb	r1, [r3, #0]
 80019e6:	f107 020c 	add.w	r2, r7, #12
 80019ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019ec:	4413      	add	r3, r2
 80019ee:	460a      	mov	r2, r1
 80019f0:	701a      	strb	r2, [r3, #0]
		i++;
 80019f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019f4:	3301      	adds	r3, #1
 80019f6:	64bb      	str	r3, [r7, #72]	; 0x48
		idx++;
 80019f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019fa:	3301      	adds	r3, #1
 80019fc:	64fb      	str	r3, [r7, #76]	; 0x4c
	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 80019fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	4413      	add	r3, r2
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b2c      	cmp	r3, #44	; 0x2c
 8001a08:	d1e9      	bne.n	80019de <GGA_decode+0x2f6>
	}
	/*
	 * error for str length
	 */
	temp = (atoi(data_buffer));   // change the buffer to the number. It will only convert to integers
 8001a0a:	f107 030c 	add.w	r3, r7, #12
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f008 fbbc 	bl	800a18c <atoi>
 8001a14:	4603      	mov	r3, r0
 8001a16:	85fb      	strh	r3, [r7, #46]	; 0x2e

	j = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	647b      	str	r3, [r7, #68]	; 0x44

	/*
	 * counting the number of digits before the decimal
	 */
	while (data_buffer[j] != '.')
 8001a1c:	e00d      	b.n	8001a3a <GGA_decode+0x352>
 8001a1e:	bf00      	nop
 8001a20:	00000000 	.word	0x00000000
 8001a24:	40240000 	.word	0x40240000
 8001a28:	68db8bad 	.word	0x68db8bad
 8001a2c:	51eb851f 	.word	0x51eb851f
 8001a30:	404e0000 	.word	0x404e0000
	{
		j++;
 8001a34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a36:	3301      	adds	r3, #1
 8001a38:	647b      	str	r3, [r7, #68]	; 0x44
	while (data_buffer[j] != '.')
 8001a3a:	f107 020c 	add.w	r2, r7, #12
 8001a3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a40:	4413      	add	r3, r2
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b2e      	cmp	r3, #46	; 0x2e
 8001a46:	d1f5      	bne.n	8001a34 <GGA_decode+0x34c>
	}
	j++;
 8001a48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	647b      	str	r3, [r7, #68]	; 0x44

	decimal_length = (strlen(data_buffer))-j;  // calculate the number of digit after decimal
 8001a4e:	f107 030c 	add.w	r3, r7, #12
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7fe fbbc 	bl	80001d0 <strlen>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	62bb      	str	r3, [r7, #40]	; 0x28

	decimal = atoi ((char *) data_buffer+j);  // separate the decimal numbers from the data_buffer
 8001a60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a62:	f107 020c 	add.w	r2, r7, #12
 8001a66:	4413      	add	r3, r2
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f008 fb8f 	bl	800a18c <atoi>
 8001a6e:	6278      	str	r0, [r7, #36]	; 0x24
	 * longitude from NMEA is 1234.5678
	 * temp =1234 -> 12.34
	 * decimal= 5678 -> 0.005678
	 * longitude = 12.345678
	 */
	longitude = (temp/100)+(((temp-((temp/100)*100))+(decimal/pow(10, (decimal_length))))/60);
 8001a70:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001a74:	4ab8      	ldr	r2, [pc, #736]	; (8001d58 <GGA_decode+0x670>)
 8001a76:	fb82 1203 	smull	r1, r2, r2, r3
 8001a7a:	1152      	asrs	r2, r2, #5
 8001a7c:	17db      	asrs	r3, r3, #31
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	b21b      	sxth	r3, r3
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7fe fd4e 	bl	8000524 <__aeabi_i2d>
 8001a88:	4604      	mov	r4, r0
 8001a8a:	460d      	mov	r5, r1
 8001a8c:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8001a90:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001a94:	49b0      	ldr	r1, [pc, #704]	; (8001d58 <GGA_decode+0x670>)
 8001a96:	fb81 0103 	smull	r0, r1, r1, r3
 8001a9a:	1149      	asrs	r1, r1, #5
 8001a9c:	17db      	asrs	r3, r3, #31
 8001a9e:	1acb      	subs	r3, r1, r3
 8001aa0:	b21b      	sxth	r3, r3
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001aa8:	fb01 f303 	mul.w	r3, r1, r3
 8001aac:	4413      	add	r3, r2
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7fe fd38 	bl	8000524 <__aeabi_i2d>
 8001ab4:	4680      	mov	r8, r0
 8001ab6:	4689      	mov	r9, r1
 8001ab8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001aba:	f7fe fd33 	bl	8000524 <__aeabi_i2d>
 8001abe:	4682      	mov	sl, r0
 8001ac0:	468b      	mov	fp, r1
 8001ac2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001ac4:	f7fe fd2e 	bl	8000524 <__aeabi_i2d>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	ec43 2b11 	vmov	d1, r2, r3
 8001ad0:	ed9f 0b9f 	vldr	d0, [pc, #636]	; 8001d50 <GGA_decode+0x668>
 8001ad4:	f00b fd78 	bl	800d5c8 <pow>
 8001ad8:	ec53 2b10 	vmov	r2, r3, d0
 8001adc:	4650      	mov	r0, sl
 8001ade:	4659      	mov	r1, fp
 8001ae0:	f7fe feb4 	bl	800084c <__aeabi_ddiv>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	4640      	mov	r0, r8
 8001aea:	4649      	mov	r1, r9
 8001aec:	f7fe fbce 	bl	800028c <__adddf3>
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	4610      	mov	r0, r2
 8001af6:	4619      	mov	r1, r3
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	4b97      	ldr	r3, [pc, #604]	; (8001d5c <GGA_decode+0x674>)
 8001afe:	f7fe fea5 	bl	800084c <__aeabi_ddiv>
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	4620      	mov	r0, r4
 8001b08:	4629      	mov	r1, r5
 8001b0a:	f7fe fbbf 	bl	800028c <__adddf3>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	460b      	mov	r3, r1
 8001b12:	4610      	mov	r0, r2
 8001b14:	4619      	mov	r1, r3
 8001b16:	f7ff f867 	bl	8000be8 <__aeabi_d2f>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	61fb      	str	r3, [r7, #28]

	GGA ->position.logitude = longitude;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	69fa      	ldr	r2, [r7, #28]
 8001b22:	60da      	str	r2, [r3, #12]

	////*************GET LATITUDE DIRECTION*****************/////
	idx++; //east or west
 8001b24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b26:	3301      	adds	r3, #1
 8001b28:	64fb      	str	r3, [r7, #76]	; 0x4c
	GGA ->position.EAST_WEST = data_buffer[idx];
 8001b2a:	f107 020c 	add.w	r2, r7, #12
 8001b2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b30:	4413      	add	r3, r2
 8001b32:	781a      	ldrb	r2, [r3, #0]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	755a      	strb	r2, [r3, #21]
	idx++; // ',' after east or west
 8001b38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	64fb      	str	r3, [r7, #76]	; 0x4c

	////*************POSITION FIX*****************/////

	idx++;  // reached the character to identify the fix
 8001b3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b40:	3301      	adds	r3, #1
 8001b42:	64fb      	str	r3, [r7, #76]	; 0x4c

	if ((GGA_buffer[idx] == '1') || (GGA_buffer[idx] == '2') || (GGA_buffer[idx] == '6'))   // 0 indicates no fix yet
 8001b44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	4413      	add	r3, r2
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b31      	cmp	r3, #49	; 0x31
 8001b4e:	d00b      	beq.n	8001b68 <GGA_decode+0x480>
 8001b50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	4413      	add	r3, r2
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b32      	cmp	r3, #50	; 0x32
 8001b5a:	d005      	beq.n	8001b68 <GGA_decode+0x480>
 8001b5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b36      	cmp	r3, #54	; 0x36
 8001b66:	d106      	bne.n	8001b76 <GGA_decode+0x48e>
	{
		GGA->quality_indicator = 1;   // fix available
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	629a      	str	r2, [r3, #40]	; 0x28
		idx++; // ',' after position fix
 8001b6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b70:	3301      	adds	r3, #1
 8001b72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b74:	e002      	b.n	8001b7c <GGA_decode+0x494>
	}
	else
	{
		GGA->quality_indicator = 0;   // If the fix is not available
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	629a      	str	r2, [r3, #40]	; 0x28
	}

	////*************NUMBER OF SATTELITES*****************/////
	idx++; // number of sattelites
 8001b7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b7e:	3301      	adds	r3, #1
 8001b80:	64fb      	str	r3, [r7, #76]	; 0x4c

	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 8001b82:	f107 030c 	add.w	r3, r7, #12
 8001b86:	220c      	movs	r2, #12
 8001b88:	2100      	movs	r1, #0
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f008 fb5e 	bl	800a24c <memset>
	i=0; //resetting i
 8001b90:	2300      	movs	r3, #0
 8001b92:	64bb      	str	r3, [r7, #72]	; 0x48

	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001b94:	e00f      	b.n	8001bb6 <GGA_decode+0x4ce>
	{
		data_buffer[i]= GGA_buffer[idx];
 8001b96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	7819      	ldrb	r1, [r3, #0]
 8001b9e:	f107 020c 	add.w	r2, r7, #12
 8001ba2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ba4:	4413      	add	r3, r2
 8001ba6:	460a      	mov	r2, r1
 8001ba8:	701a      	strb	r2, [r3, #0]
		i++;
 8001baa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bac:	3301      	adds	r3, #1
 8001bae:	64bb      	str	r3, [r7, #72]	; 0x48
		idx++;
 8001bb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	64fb      	str	r3, [r7, #76]	; 0x4c
	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001bb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	4413      	add	r3, r2
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2b2c      	cmp	r3, #44	; 0x2c
 8001bc0:	d1e9      	bne.n	8001b96 <GGA_decode+0x4ae>
	}
	GGA ->number_of_sattelites= atoi(data_buffer);
 8001bc2:	f107 030c 	add.w	r3, r7, #12
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f008 fae0 	bl	800a18c <atoi>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	62da      	str	r2, [r3, #44]	; 0x2c
	idx++; // ',' after number of sat
 8001bd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	64fb      	str	r3, [r7, #76]	; 0x4c

	////*************GET ALTITUDE*****************/////

	idx++;
 8001bd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bda:	3301      	adds	r3, #1
 8001bdc:	64fb      	str	r3, [r7, #76]	; 0x4c
	// reach the first number in altitude

	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 8001bde:	f107 030c 	add.w	r3, r7, #12
 8001be2:	220c      	movs	r2, #12
 8001be4:	2100      	movs	r1, #0
 8001be6:	4618      	mov	r0, r3
 8001be8:	f008 fb30 	bl	800a24c <memset>
	i=0; //resetting i
 8001bec:	2300      	movs	r3, #0
 8001bee:	64bb      	str	r3, [r7, #72]	; 0x48

	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001bf0:	e00f      	b.n	8001c12 <GGA_decode+0x52a>
	{
		data_buffer[i]= GGA_buffer[idx];
 8001bf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	7819      	ldrb	r1, [r3, #0]
 8001bfa:	f107 020c 	add.w	r2, r7, #12
 8001bfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c00:	4413      	add	r3, r2
 8001c02:	460a      	mov	r2, r1
 8001c04:	701a      	strb	r2, [r3, #0]
		i++;
 8001c06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c08:	3301      	adds	r3, #1
 8001c0a:	64bb      	str	r3, [r7, #72]	; 0x48
		idx++;
 8001c0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c0e:	3301      	adds	r3, #1
 8001c10:	64fb      	str	r3, [r7, #76]	; 0x4c
	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001c12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c14:	687a      	ldr	r2, [r7, #4]
 8001c16:	4413      	add	r3, r2
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	2b2c      	cmp	r3, #44	; 0x2c
 8001c1c:	d1e9      	bne.n	8001bf2 <GGA_decode+0x50a>
	}
	/*
	 * error for str length
	 */
	temp = (atoi(data_buffer));   // change the buffer to the number. It will only convert to integers
 8001c1e:	f107 030c 	add.w	r3, r7, #12
 8001c22:	4618      	mov	r0, r3
 8001c24:	f008 fab2 	bl	800a18c <atoi>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	85fb      	strh	r3, [r7, #46]	; 0x2e

	j = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	647b      	str	r3, [r7, #68]	; 0x44

	/*
	 * counting the number of digits before the decimal
	 */
	while (data_buffer[j] != '.')
 8001c30:	e002      	b.n	8001c38 <GGA_decode+0x550>
	{
		j++;
 8001c32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c34:	3301      	adds	r3, #1
 8001c36:	647b      	str	r3, [r7, #68]	; 0x44
	while (data_buffer[j] != '.')
 8001c38:	f107 020c 	add.w	r2, r7, #12
 8001c3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c3e:	4413      	add	r3, r2
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b2e      	cmp	r3, #46	; 0x2e
 8001c44:	d1f5      	bne.n	8001c32 <GGA_decode+0x54a>
	}
	j++;
 8001c46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c48:	3301      	adds	r3, #1
 8001c4a:	647b      	str	r3, [r7, #68]	; 0x44

	decimal_length = (strlen(data_buffer))-j;  // calculate the number of digit after decimal
 8001c4c:	f107 030c 	add.w	r3, r7, #12
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7fe fabd 	bl	80001d0 <strlen>
 8001c56:	4602      	mov	r2, r0
 8001c58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	62bb      	str	r3, [r7, #40]	; 0x28

	decimal = atoi ((char *) data_buffer+j);  // separate the decimal numbers from the data_buffer
 8001c5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c60:	f107 020c 	add.w	r2, r7, #12
 8001c64:	4413      	add	r3, r2
 8001c66:	4618      	mov	r0, r3
 8001c68:	f008 fa90 	bl	800a18c <atoi>
 8001c6c:	6278      	str	r0, [r7, #36]	; 0x24
	 * altitude from NMEA is 1234.5678
	 * temp =1234 -> 12.34
	 * decimal= 5678 -> 0.005678
	 * altitude = 12.345678
	 */
	altitude = (temp/100)+(((temp-((temp/100)*100))+(decimal/pow(10, (decimal_length))))/60);
 8001c6e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001c72:	4a39      	ldr	r2, [pc, #228]	; (8001d58 <GGA_decode+0x670>)
 8001c74:	fb82 1203 	smull	r1, r2, r2, r3
 8001c78:	1152      	asrs	r2, r2, #5
 8001c7a:	17db      	asrs	r3, r3, #31
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	b21b      	sxth	r3, r3
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7fe fc4f 	bl	8000524 <__aeabi_i2d>
 8001c86:	4604      	mov	r4, r0
 8001c88:	460d      	mov	r5, r1
 8001c8a:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8001c8e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001c92:	4931      	ldr	r1, [pc, #196]	; (8001d58 <GGA_decode+0x670>)
 8001c94:	fb81 0103 	smull	r0, r1, r1, r3
 8001c98:	1149      	asrs	r1, r1, #5
 8001c9a:	17db      	asrs	r3, r3, #31
 8001c9c:	1acb      	subs	r3, r1, r3
 8001c9e:	b21b      	sxth	r3, r3
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001ca6:	fb01 f303 	mul.w	r3, r1, r3
 8001caa:	4413      	add	r3, r2
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7fe fc39 	bl	8000524 <__aeabi_i2d>
 8001cb2:	4680      	mov	r8, r0
 8001cb4:	4689      	mov	r9, r1
 8001cb6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001cb8:	f7fe fc34 	bl	8000524 <__aeabi_i2d>
 8001cbc:	4682      	mov	sl, r0
 8001cbe:	468b      	mov	fp, r1
 8001cc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001cc2:	f7fe fc2f 	bl	8000524 <__aeabi_i2d>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	ec43 2b11 	vmov	d1, r2, r3
 8001cce:	ed9f 0b20 	vldr	d0, [pc, #128]	; 8001d50 <GGA_decode+0x668>
 8001cd2:	f00b fc79 	bl	800d5c8 <pow>
 8001cd6:	ec53 2b10 	vmov	r2, r3, d0
 8001cda:	4650      	mov	r0, sl
 8001cdc:	4659      	mov	r1, fp
 8001cde:	f7fe fdb5 	bl	800084c <__aeabi_ddiv>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	4640      	mov	r0, r8
 8001ce8:	4649      	mov	r1, r9
 8001cea:	f7fe facf 	bl	800028c <__adddf3>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	4610      	mov	r0, r2
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	f04f 0200 	mov.w	r2, #0
 8001cfa:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <GGA_decode+0x674>)
 8001cfc:	f7fe fda6 	bl	800084c <__aeabi_ddiv>
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	4620      	mov	r0, r4
 8001d06:	4629      	mov	r1, r5
 8001d08:	f7fe fac0 	bl	800028c <__adddf3>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	460b      	mov	r3, r1
 8001d10:	4610      	mov	r0, r2
 8001d12:	4619      	mov	r1, r3
 8001d14:	f7fe ff68 	bl	8000be8 <__aeabi_d2f>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	61bb      	str	r3, [r7, #24]

	GGA ->altitude.altitude = altitude;
 8001d1c:	69b8      	ldr	r0, [r7, #24]
 8001d1e:	f7fe fc13 	bl	8000548 <__aeabi_f2d>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	6839      	ldr	r1, [r7, #0]
 8001d28:	e9c1 2306 	strd	r2, r3, [r1, #24]

	////*************GET ALTITUDE DIRECTION*****************/////
	idx++; //altitude unit
 8001d2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d2e:	3301      	adds	r3, #1
 8001d30:	64fb      	str	r3, [r7, #76]	; 0x4c
	GGA ->altitude.meters = data_buffer[idx];
 8001d32:	f107 020c 	add.w	r2, r7, #12
 8001d36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d38:	4413      	add	r3, r2
 8001d3a:	781a      	ldrb	r2, [r3, #0]
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	f883 2020 	strb.w	r2, [r3, #32]




}
 8001d42:	bf00      	nop
 8001d44:	3750      	adds	r7, #80	; 0x50
 8001d46:	46bd      	mov	sp, r7
 8001d48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d4c:	f3af 8000 	nop.w
 8001d50:	00000000 	.word	0x00000000
 8001d54:	40240000 	.word	0x40240000
 8001d58:	51eb851f 	.word	0x51eb851f
 8001d5c:	404e0000 	.word	0x404e0000

08001d60 <RMC_decode>:

void RMC_decode(char *RMC_buffer, RMC_STRUCT *RMC)
{
 8001d60:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d64:	b090      	sub	sp, #64	; 0x40
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
 8001d6a:	6039      	str	r1, [r7, #0]

	float speed;
	float course;


	int day=0;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	633b      	str	r3, [r7, #48]	; 0x30
	int month=0;
 8001d70:	2300      	movs	r3, #0
 8001d72:	62fb      	str	r3, [r7, #44]	; 0x2c
	int year=0;
 8001d74:	2300      	movs	r3, #0
 8001d76:	62bb      	str	r3, [r7, #40]	; 0x28

	int16_t temp;

	char data_buffer[12];
	int idx=0;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
	int i = 0;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	63bb      	str	r3, [r7, #56]	; 0x38
	int j = 0;
 8001d80:	2300      	movs	r3, #0
 8001d82:	637b      	str	r3, [r7, #52]	; 0x34

	idx = 0;
 8001d84:	2300      	movs	r3, #0
 8001d86:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001d88:	e002      	b.n	8001d90 <RMC_decode+0x30>
	{
		idx++;  // 1st ','
 8001d8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001d90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	4413      	add	r3, r2
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	2b2c      	cmp	r3, #44	; 0x2c
 8001d9a:	d1f6      	bne.n	8001d8a <RMC_decode+0x2a>
	}

	idx++; //time
 8001d9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d9e:	3301      	adds	r3, #1
 8001da0:	63fb      	str	r3, [r7, #60]	; 0x3c


	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 8001da2:	f107 0308 	add.w	r3, r7, #8
 8001da6:	220c      	movs	r2, #12
 8001da8:	2100      	movs	r1, #0
 8001daa:	4618      	mov	r0, r3
 8001dac:	f008 fa4e 	bl	800a24c <memset>
	i=0; //resetting i
 8001db0:	2300      	movs	r3, #0
 8001db2:	63bb      	str	r3, [r7, #56]	; 0x38

	while (RMC_buffer[idx] != ',')
 8001db4:	e002      	b.n	8001dbc <RMC_decode+0x5c>
	{
		idx++;  // ',' After time
 8001db6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001db8:	3301      	adds	r3, #1
 8001dba:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001dbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	2b2c      	cmp	r3, #44	; 0x2c
 8001dc6:	d1f6      	bne.n	8001db6 <RMC_decode+0x56>
	}

	idx++; //validity
 8001dc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dca:	3301      	adds	r3, #1
 8001dcc:	63fb      	str	r3, [r7, #60]	; 0x3c

	/*
	 *  'A' Indicates the data is valid
	 *  'V' indicates invalid data
	 */
	if (RMC_buffer[idx] == 'A')
 8001dce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	2b41      	cmp	r3, #65	; 0x41
 8001dd8:	d103      	bne.n	8001de2 <RMC_decode+0x82>
	{
		RMC->validity_status= 1;
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	60da      	str	r2, [r3, #12]
 8001de0:	e002      	b.n	8001de8 <RMC_decode+0x88>
	}
	else
	{
		RMC->validity_status =0;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	2200      	movs	r2, #0
 8001de6:	60da      	str	r2, [r3, #12]
	}

	idx++; // ',' after validity
 8001de8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dea:	3301      	adds	r3, #1
 8001dec:	63fb      	str	r3, [r7, #60]	; 0x3c
	/*
	 * skipping these parameters as we got them from GGA
	 */

	idx++; //latitude
 8001dee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001df0:	3301      	adds	r3, #1
 8001df2:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001df4:	e002      	b.n	8001dfc <RMC_decode+0x9c>
	{
		idx++;  // ',' after latitude
 8001df6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001df8:	3301      	adds	r3, #1
 8001dfa:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001dfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	4413      	add	r3, r2
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	2b2c      	cmp	r3, #44	; 0x2c
 8001e06:	d1f6      	bne.n	8001df6 <RMC_decode+0x96>
	}
	idx++; //north or south
 8001e08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e0e:	e002      	b.n	8001e16 <RMC_decode+0xb6>
	{
		idx++;  // ',' after north or south
 8001e10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e12:	3301      	adds	r3, #1
 8001e14:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b2c      	cmp	r3, #44	; 0x2c
 8001e20:	d1f6      	bne.n	8001e10 <RMC_decode+0xb0>
	}
	idx++; //longitude
 8001e22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e24:	3301      	adds	r3, #1
 8001e26:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e28:	e002      	b.n	8001e30 <RMC_decode+0xd0>
	{
		idx++;  // ',' after longitude
 8001e2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	4413      	add	r3, r2
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b2c      	cmp	r3, #44	; 0x2c
 8001e3a:	d1f6      	bne.n	8001e2a <RMC_decode+0xca>
	}
	idx++; //east or west
 8001e3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e3e:	3301      	adds	r3, #1
 8001e40:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e42:	e002      	b.n	8001e4a <RMC_decode+0xea>
	{
		idx++;  // ',' after east or west
 8001e44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e46:	3301      	adds	r3, #1
 8001e48:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	4413      	add	r3, r2
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	2b2c      	cmp	r3, #44	; 0x2c
 8001e54:	d1f6      	bne.n	8001e44 <RMC_decode+0xe4>
	}

	/************************************************GET SPEED*****************************************************/
	idx++; // speed
 8001e56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e58:	3301      	adds	r3, #1
 8001e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(data_buffer, '\0', 12);
 8001e5c:	f107 0308 	add.w	r3, r7, #8
 8001e60:	220c      	movs	r2, #12
 8001e62:	2100      	movs	r1, #0
 8001e64:	4618      	mov	r0, r3
 8001e66:	f008 f9f1 	bl	800a24c <memset>
	i=0;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	63bb      	str	r3, [r7, #56]	; 0x38

	while (RMC_buffer[idx] != ',')
 8001e6e:	e00f      	b.n	8001e90 <RMC_decode+0x130>
	{
		data_buffer[i] = RMC_buffer[idx];
 8001e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	4413      	add	r3, r2
 8001e76:	7819      	ldrb	r1, [r3, #0]
 8001e78:	f107 0208 	add.w	r2, r7, #8
 8001e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e7e:	4413      	add	r3, r2
 8001e80:	460a      	mov	r2, r1
 8001e82:	701a      	strb	r2, [r3, #0]
		i++;
 8001e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e86:	3301      	adds	r3, #1
 8001e88:	63bb      	str	r3, [r7, #56]	; 0x38
		idx++;
 8001e8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	4413      	add	r3, r2
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b2c      	cmp	r3, #44	; 0x2c
 8001e9a:	d1e9      	bne.n	8001e70 <RMC_decode+0x110>
	}

	//// if the speed have some data
	if (strlen (data_buffer) > 0)
 8001e9c:	f107 0308 	add.w	r3, r7, #8
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d06e      	beq.n	8001f84 <RMC_decode+0x224>
	{
		temp = (atoi(data_buffer));  // convert the data into the number
 8001ea6:	f107 0308 	add.w	r3, r7, #8
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f008 f96e 	bl	800a18c <atoi>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	84fb      	strh	r3, [r7, #38]	; 0x26
		j = 0;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	637b      	str	r3, [r7, #52]	; 0x34
		while (data_buffer[j] != '.')
 8001eb8:	e002      	b.n	8001ec0 <RMC_decode+0x160>
		{
			j++;   // same as above
 8001eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	637b      	str	r3, [r7, #52]	; 0x34
		while (data_buffer[j] != '.')
 8001ec0:	f107 0208 	add.w	r2, r7, #8
 8001ec4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ec6:	4413      	add	r3, r2
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	2b2e      	cmp	r3, #46	; 0x2e
 8001ecc:	d1f5      	bne.n	8001eba <RMC_decode+0x15a>
		}
		j++;
 8001ece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	637b      	str	r3, [r7, #52]	; 0x34

		decimal_length = (strlen(data_buffer))-j;
 8001ed4:	f107 0308 	add.w	r3, r7, #8
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7fe f979 	bl	80001d0 <strlen>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	623b      	str	r3, [r7, #32]
		decimal = atoi ((char *) data_buffer+j);
 8001ee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ee8:	f107 0208 	add.w	r2, r7, #8
 8001eec:	4413      	add	r3, r2
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f008 f94c 	bl	800a18c <atoi>
 8001ef4:	61f8      	str	r0, [r7, #28]

		speed = temp + (decimal/pow(10, (decimal_length)));
 8001ef6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe fb12 	bl	8000524 <__aeabi_i2d>
 8001f00:	4604      	mov	r4, r0
 8001f02:	460d      	mov	r5, r1
 8001f04:	69f8      	ldr	r0, [r7, #28]
 8001f06:	f7fe fb0d 	bl	8000524 <__aeabi_i2d>
 8001f0a:	4680      	mov	r8, r0
 8001f0c:	4689      	mov	r9, r1
 8001f0e:	6a38      	ldr	r0, [r7, #32]
 8001f10:	f7fe fb08 	bl	8000524 <__aeabi_i2d>
 8001f14:	4602      	mov	r2, r0
 8001f16:	460b      	mov	r3, r1
 8001f18:	ec43 2b11 	vmov	d1, r2, r3
 8001f1c:	ed9f 0b88 	vldr	d0, [pc, #544]	; 8002140 <RMC_decode+0x3e0>
 8001f20:	f00b fb52 	bl	800d5c8 <pow>
 8001f24:	ec53 2b10 	vmov	r2, r3, d0
 8001f28:	4640      	mov	r0, r8
 8001f2a:	4649      	mov	r1, r9
 8001f2c:	f7fe fc8e 	bl	800084c <__aeabi_ddiv>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	4620      	mov	r0, r4
 8001f36:	4629      	mov	r1, r5
 8001f38:	f7fe f9a8 	bl	800028c <__adddf3>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4610      	mov	r0, r2
 8001f42:	4619      	mov	r1, r3
 8001f44:	f7fe fe50 	bl	8000be8 <__aeabi_d2f>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	61bb      	str	r3, [r7, #24]

		RMC->speed_over_gnd = floor(speed*2.1);
 8001f4c:	69b8      	ldr	r0, [r7, #24]
 8001f4e:	f7fe fafb 	bl	8000548 <__aeabi_f2d>
 8001f52:	a37f      	add	r3, pc, #508	; (adr r3, 8002150 <RMC_decode+0x3f0>)
 8001f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f58:	f7fe fb4e 	bl	80005f8 <__aeabi_dmul>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	ec43 2b17 	vmov	d7, r2, r3
 8001f64:	eeb0 0a47 	vmov.f32	s0, s14
 8001f68:	eef0 0a67 	vmov.f32	s1, s15
 8001f6c:	f00b faac 	bl	800d4c8 <floor>
 8001f70:	ec53 2b10 	vmov	r2, r3, d0
 8001f74:	4610      	mov	r0, r2
 8001f76:	4619      	mov	r1, r3
 8001f78:	f7fe fe36 	bl	8000be8 <__aeabi_d2f>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	611a      	str	r2, [r3, #16]
 8001f82:	e003      	b.n	8001f8c <RMC_decode+0x22c>
	}

	else RMC->speed_over_gnd = 0;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	f04f 0200 	mov.w	r2, #0
 8001f8a:	611a      	str	r2, [r3, #16]

	/************************************************GET COURSE*****************************************************/
	idx++; // ','speed
 8001f8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f8e:	3301      	adds	r3, #1
 8001f90:	63fb      	str	r3, [r7, #60]	; 0x3c
//	memset(data_buffer, '\0', 12);
//	i=0;

	while (RMC_buffer[idx] != ',')
 8001f92:	e002      	b.n	8001f9a <RMC_decode+0x23a>
	{
//		data_buffer[i] = RMC_buffer[idx];
//		i++;
		idx++;
 8001f94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f96:	3301      	adds	r3, #1
 8001f98:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001f9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	4413      	add	r3, r2
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	2b2c      	cmp	r3, #44	; 0x2c
 8001fa4:	d1f6      	bne.n	8001f94 <RMC_decode+0x234>
	}

	// if the speed have some data
	if (strlen (data_buffer) > 0)
 8001fa6:	f107 0308 	add.w	r3, r7, #8
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d05b      	beq.n	8002068 <RMC_decode+0x308>
	{
		temp = (atoi(data_buffer));  // convert the data into the number
 8001fb0:	f107 0308 	add.w	r3, r7, #8
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f008 f8e9 	bl	800a18c <atoi>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	84fb      	strh	r3, [r7, #38]	; 0x26
		j = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	637b      	str	r3, [r7, #52]	; 0x34
		while (data_buffer[j] != '.')
 8001fc2:	e002      	b.n	8001fca <RMC_decode+0x26a>
		{
			j++;   // same as above
 8001fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	637b      	str	r3, [r7, #52]	; 0x34
		while (data_buffer[j] != '.')
 8001fca:	f107 0208 	add.w	r2, r7, #8
 8001fce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fd0:	4413      	add	r3, r2
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	2b2e      	cmp	r3, #46	; 0x2e
 8001fd6:	d1f5      	bne.n	8001fc4 <RMC_decode+0x264>
		}
		j++;
 8001fd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fda:	3301      	adds	r3, #1
 8001fdc:	637b      	str	r3, [r7, #52]	; 0x34

		decimal_length = (strlen(data_buffer))-j;
 8001fde:	f107 0308 	add.w	r3, r7, #8
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7fe f8f4 	bl	80001d0 <strlen>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	623b      	str	r3, [r7, #32]
		decimal = atoi ((char *) data_buffer+j);
 8001ff0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ff2:	f107 0208 	add.w	r2, r7, #8
 8001ff6:	4413      	add	r3, r2
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f008 f8c7 	bl	800a18c <atoi>
 8001ffe:	61f8      	str	r0, [r7, #28]

		course = temp + (decimal/pow(10, (decimal_length)));
 8002000:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002004:	4618      	mov	r0, r3
 8002006:	f7fe fa8d 	bl	8000524 <__aeabi_i2d>
 800200a:	4604      	mov	r4, r0
 800200c:	460d      	mov	r5, r1
 800200e:	69f8      	ldr	r0, [r7, #28]
 8002010:	f7fe fa88 	bl	8000524 <__aeabi_i2d>
 8002014:	4680      	mov	r8, r0
 8002016:	4689      	mov	r9, r1
 8002018:	6a38      	ldr	r0, [r7, #32]
 800201a:	f7fe fa83 	bl	8000524 <__aeabi_i2d>
 800201e:	4602      	mov	r2, r0
 8002020:	460b      	mov	r3, r1
 8002022:	ec43 2b11 	vmov	d1, r2, r3
 8002026:	ed9f 0b46 	vldr	d0, [pc, #280]	; 8002140 <RMC_decode+0x3e0>
 800202a:	f00b facd 	bl	800d5c8 <pow>
 800202e:	ec53 2b10 	vmov	r2, r3, d0
 8002032:	4640      	mov	r0, r8
 8002034:	4649      	mov	r1, r9
 8002036:	f7fe fc09 	bl	800084c <__aeabi_ddiv>
 800203a:	4602      	mov	r2, r0
 800203c:	460b      	mov	r3, r1
 800203e:	4620      	mov	r0, r4
 8002040:	4629      	mov	r1, r5
 8002042:	f7fe f923 	bl	800028c <__adddf3>
 8002046:	4602      	mov	r2, r0
 8002048:	460b      	mov	r3, r1
 800204a:	4610      	mov	r0, r2
 800204c:	4619      	mov	r1, r3
 800204e:	f7fe fdcb 	bl	8000be8 <__aeabi_d2f>
 8002052:	4603      	mov	r3, r0
 8002054:	617b      	str	r3, [r7, #20]

		RMC->course_over_gnd = course;
 8002056:	edd7 7a05 	vldr	s15, [r7, #20]
 800205a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800205e:	ee17 2a90 	vmov	r2, s15
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	615a      	str	r2, [r3, #20]
 8002066:	e002      	b.n	800206e <RMC_decode+0x30e>
	}

	else RMC->course_over_gnd = 0;
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	2200      	movs	r2, #0
 800206c:	615a      	str	r2, [r3, #20]

	////****************************************GET DATE************************************************/////

	idx++;
 800206e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002070:	3301      	adds	r3, #1
 8002072:	63fb      	str	r3, [r7, #60]	; 0x3c

	// reach the first number in time
	i=0; //resetting i
 8002074:	2300      	movs	r3, #0
 8002076:	63bb      	str	r3, [r7, #56]	; 0x38

	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 8002078:	f107 0308 	add.w	r3, r7, #8
 800207c:	220c      	movs	r2, #12
 800207e:	2100      	movs	r1, #0
 8002080:	4618      	mov	r0, r3
 8002082:	f008 f8e3 	bl	800a24c <memset>

	while(RMC_buffer[idx] != ',') //copying the time data in a buffer
 8002086:	e00f      	b.n	80020a8 <RMC_decode+0x348>
	{
		data_buffer[i]= RMC_buffer[idx];
 8002088:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	4413      	add	r3, r2
 800208e:	7819      	ldrb	r1, [r3, #0]
 8002090:	f107 0208 	add.w	r2, r7, #8
 8002094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002096:	4413      	add	r3, r2
 8002098:	460a      	mov	r2, r1
 800209a:	701a      	strb	r2, [r3, #0]
		i++;
 800209c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800209e:	3301      	adds	r3, #1
 80020a0:	63bb      	str	r3, [r7, #56]	; 0x38
		idx++;
 80020a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020a4:	3301      	adds	r3, #1
 80020a6:	63fb      	str	r3, [r7, #60]	; 0x3c
	while(RMC_buffer[idx] != ',') //copying the time data in a buffer
 80020a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	4413      	add	r3, r2
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	2b2c      	cmp	r3, #44	; 0x2c
 80020b2:	d1e9      	bne.n	8002088 <RMC_decode+0x328>
	/*
	 * ex.
	 * date:131222
	 */

	day = atoi(data_buffer)/10000;   // get 13
 80020b4:	f107 0308 	add.w	r3, r7, #8
 80020b8:	4618      	mov	r0, r3
 80020ba:	f008 f867 	bl	800a18c <atoi>
 80020be:	4603      	mov	r3, r0
 80020c0:	4a21      	ldr	r2, [pc, #132]	; (8002148 <RMC_decode+0x3e8>)
 80020c2:	fb82 1203 	smull	r1, r2, r2, r3
 80020c6:	1312      	asrs	r2, r2, #12
 80020c8:	17db      	asrs	r3, r3, #31
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	633b      	str	r3, [r7, #48]	; 0x30

	month = ((atoi(data_buffer)/100)%100);  // get 12
 80020ce:	f107 0308 	add.w	r3, r7, #8
 80020d2:	4618      	mov	r0, r3
 80020d4:	f008 f85a 	bl	800a18c <atoi>
 80020d8:	4603      	mov	r3, r0
 80020da:	4a1c      	ldr	r2, [pc, #112]	; (800214c <RMC_decode+0x3ec>)
 80020dc:	fb82 1203 	smull	r1, r2, r2, r3
 80020e0:	1152      	asrs	r2, r2, #5
 80020e2:	17db      	asrs	r3, r3, #31
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	4a19      	ldr	r2, [pc, #100]	; (800214c <RMC_decode+0x3ec>)
 80020e8:	fb82 1203 	smull	r1, r2, r2, r3
 80020ec:	1151      	asrs	r1, r2, #5
 80020ee:	17da      	asrs	r2, r3, #31
 80020f0:	1a8a      	subs	r2, r1, r2
 80020f2:	2164      	movs	r1, #100	; 0x64
 80020f4:	fb01 f202 	mul.w	r2, r1, r2
 80020f8:	1a9b      	subs	r3, r3, r2
 80020fa:	62fb      	str	r3, [r7, #44]	; 0x2c

	year = (atoi(data_buffer)%100); //get 22
 80020fc:	f107 0308 	add.w	r3, r7, #8
 8002100:	4618      	mov	r0, r3
 8002102:	f008 f843 	bl	800a18c <atoi>
 8002106:	4603      	mov	r3, r0
 8002108:	4a10      	ldr	r2, [pc, #64]	; (800214c <RMC_decode+0x3ec>)
 800210a:	fb82 1203 	smull	r1, r2, r2, r3
 800210e:	1151      	asrs	r1, r2, #5
 8002110:	17da      	asrs	r2, r3, #31
 8002112:	1a8a      	subs	r2, r1, r2
 8002114:	2164      	movs	r1, #100	; 0x64
 8002116:	fb01 f202 	mul.w	r2, r1, r2
 800211a:	1a9b      	subs	r3, r3, r2
 800211c:	62bb      	str	r3, [r7, #40]	; 0x28

	RMC->date.day=day;
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002122:	601a      	str	r2, [r3, #0]
	RMC->date.month=month;
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002128:	605a      	str	r2, [r3, #4]
	RMC->date.year=year;
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800212e:	609a      	str	r2, [r3, #8]

}
 8002130:	bf00      	nop
 8002132:	3740      	adds	r7, #64	; 0x40
 8002134:	46bd      	mov	sp, r7
 8002136:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800213a:	bf00      	nop
 800213c:	f3af 8000 	nop.w
 8002140:	00000000 	.word	0x00000000
 8002144:	40240000 	.word	0x40240000
 8002148:	68db8bad 	.word	0x68db8bad
 800214c:	51eb851f 	.word	0x51eb851f
 8002150:	cccccccd 	.word	0xcccccccd
 8002154:	4000cccc 	.word	0x4000cccc

08002158 <HAL_UARTEx_RxEventCallback>:


/*buffer to receive data */
uint8_t g_usart1_rx_buf[USART_BUF_SIZE] = { 0 };
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	460b      	mov	r3, r1
 8002162:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a16      	ldr	r2, [pc, #88]	; (80021c4 <HAL_UARTEx_RxEventCallback+0x6c>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d110      	bne.n	8002190 <HAL_UARTEx_RxEventCallback+0x38>
	{
		Flag=1;
 800216e:	4b16      	ldr	r3, [pc, #88]	; (80021c8 <HAL_UARTEx_RxEventCallback+0x70>)
 8002170:	2201      	movs	r2, #1
 8002172:	601a      	str	r2, [r3, #0]
		/* start the DMA again */
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t *) RxBuf, RxBuf_SIZE);
 8002174:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002178:	4914      	ldr	r1, [pc, #80]	; (80021cc <HAL_UARTEx_RxEventCallback+0x74>)
 800217a:	4815      	ldr	r0, [pc, #84]	; (80021d0 <HAL_UARTEx_RxEventCallback+0x78>)
 800217c:	f004 f927 	bl	80063ce <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8002180:	4b14      	ldr	r3, [pc, #80]	; (80021d4 <HAL_UARTEx_RxEventCallback+0x7c>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	4b13      	ldr	r3, [pc, #76]	; (80021d4 <HAL_UARTEx_RxEventCallback+0x7c>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f022 0208 	bic.w	r2, r2, #8
 800218e:	601a      	str	r2, [r3, #0]
	}
	if (huart->Instance == USART3)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a10      	ldr	r2, [pc, #64]	; (80021d8 <HAL_UARTEx_RxEventCallback+0x80>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d10f      	bne.n	80021ba <HAL_UARTEx_RxEventCallback+0x62>
	{
		Flag_Rec=1;
 800219a:	4b10      	ldr	r3, [pc, #64]	; (80021dc <HAL_UARTEx_RxEventCallback+0x84>)
 800219c:	2201      	movs	r2, #1
 800219e:	601a      	str	r2, [r3, #0]
		/* start the DMA again */
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, (uint8_t *) rx_data, sizeof(rx_data));
 80021a0:	2214      	movs	r2, #20
 80021a2:	490f      	ldr	r1, [pc, #60]	; (80021e0 <HAL_UARTEx_RxEventCallback+0x88>)
 80021a4:	480f      	ldr	r0, [pc, #60]	; (80021e4 <HAL_UARTEx_RxEventCallback+0x8c>)
 80021a6:	f004 f912 	bl	80063ce <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80021aa:	4b0f      	ldr	r3, [pc, #60]	; (80021e8 <HAL_UARTEx_RxEventCallback+0x90>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	4b0d      	ldr	r3, [pc, #52]	; (80021e8 <HAL_UARTEx_RxEventCallback+0x90>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f022 0208 	bic.w	r2, r2, #8
 80021b8:	601a      	str	r2, [r3, #0]

	}
}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	40004400 	.word	0x40004400
 80021c8:	20000908 	.word	0x20000908
 80021cc:	200004f8 	.word	0x200004f8
 80021d0:	200002d8 	.word	0x200002d8
 80021d4:	200003c0 	.word	0x200003c0
 80021d8:	40004800 	.word	0x40004800
 80021dc:	20000af0 	.word	0x20000af0
 80021e0:	20000adc 	.word	0x20000adc
 80021e4:	2000031c 	.word	0x2000031c
 80021e8:	20000480 	.word	0x20000480

080021ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021f0:	f001 fb4c 	bl	800388c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021f4:	f000 f8ae 	bl	8002354 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021f8:	f000 fa64 	bl	80026c4 <MX_GPIO_Init>
  MX_DMA_Init();
 80021fc:	f000 fa1c 	bl	8002638 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002200:	f000 f99c 	bl	800253c <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8002204:	f000 f910 	bl	8002428 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8002208:	f000 f9c2 	bl	8002590 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800220c:	f000 f9ea 	bl	80025e4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxBuf, RxBuf_SIZE);
 8002210:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002214:	4933      	ldr	r1, [pc, #204]	; (80022e4 <main+0xf8>)
 8002216:	4834      	ldr	r0, [pc, #208]	; (80022e8 <main+0xfc>)
 8002218:	f004 f8d9 	bl	80063ce <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 800221c:	4b33      	ldr	r3, [pc, #204]	; (80022ec <main+0x100>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	4b32      	ldr	r3, [pc, #200]	; (80022ec <main+0x100>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f022 0208 	bic.w	r2, r2, #8
 800222a:	601a      	str	r2, [r3, #0]

	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data, sizeof(rx_data));
 800222c:	2214      	movs	r2, #20
 800222e:	4930      	ldr	r1, [pc, #192]	; (80022f0 <main+0x104>)
 8002230:	4830      	ldr	r0, [pc, #192]	; (80022f4 <main+0x108>)
 8002232:	f004 f8cc 	bl	80063ce <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8002236:	4b30      	ldr	r3, [pc, #192]	; (80022f8 <main+0x10c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	4b2e      	ldr	r3, [pc, #184]	; (80022f8 <main+0x10c>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f022 0208 	bic.w	r2, r2, #8
 8002244:	601a      	str	r2, [r3, #0]
	LCD_init(); /* Initialize the LCD */
 8002246:	f7fe fea1 	bl	8000f8c <LCD_init>
	LCD_displayStringRowColumn(0,0,"STM LCD Driver");
 800224a:	4a2c      	ldr	r2, [pc, #176]	; (80022fc <main+0x110>)
 800224c:	2100      	movs	r1, #0
 800224e:	2000      	movs	r0, #0
 8002250:	f7fe ff88 	bl	8001164 <LCD_displayStringRowColumn>
	LCD_displayStringRowColumn(1,3,"GRAD PROJECT");
 8002254:	4a2a      	ldr	r2, [pc, #168]	; (8002300 <main+0x114>)
 8002256:	2103      	movs	r1, #3
 8002258:	2001      	movs	r0, #1
 800225a:	f7fe ff83 	bl	8001164 <LCD_displayStringRowColumn>
	HAL_Delay(400); /* wait four seconds */
 800225e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002262:	f001 fb55 	bl	8003910 <HAL_Delay>

	LCD_clearScreen(); /* clear the LCD display */
 8002266:	f7fe ff92 	bl	800118e <LCD_clearScreen>
	LCD_displayString(" ");
 800226a:	4826      	ldr	r0, [pc, #152]	; (8002304 <main+0x118>)
 800226c:	f7fe ff32 	bl	80010d4 <LCD_displayString>
	LCD_displayStringRowColumn(1,3,"4-Bit Mode");
 8002270:	4a25      	ldr	r2, [pc, #148]	; (8002308 <main+0x11c>)
 8002272:	2103      	movs	r1, #3
 8002274:	2001      	movs	r0, #1
 8002276:	f7fe ff75 	bl	8001164 <LCD_displayStringRowColumn>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800227a:	f005 fa39 	bl	80076f0 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LidarREAD */
  LidarREADHandle = osThreadNew(StartLidarREAD, NULL, &LidarREAD_attributes);
 800227e:	4a23      	ldr	r2, [pc, #140]	; (800230c <main+0x120>)
 8002280:	2100      	movs	r1, #0
 8002282:	4823      	ldr	r0, [pc, #140]	; (8002310 <main+0x124>)
 8002284:	f005 fa7e 	bl	8007784 <osThreadNew>
 8002288:	4603      	mov	r3, r0
 800228a:	4a22      	ldr	r2, [pc, #136]	; (8002314 <main+0x128>)
 800228c:	6013      	str	r3, [r2, #0]

  /* creation of TakeAction_Lida */
  TakeAction_LidaHandle = osThreadNew(Start_TakeAction_Lidar, NULL, &TakeAction_Lida_attributes);
 800228e:	4a22      	ldr	r2, [pc, #136]	; (8002318 <main+0x12c>)
 8002290:	2100      	movs	r1, #0
 8002292:	4822      	ldr	r0, [pc, #136]	; (800231c <main+0x130>)
 8002294:	f005 fa76 	bl	8007784 <osThreadNew>
 8002298:	4603      	mov	r3, r0
 800229a:	4a21      	ldr	r2, [pc, #132]	; (8002320 <main+0x134>)
 800229c:	6013      	str	r3, [r2, #0]

  /* creation of Ultrasonic_Read */
  Ultrasonic_ReadHandle = osThreadNew(Start_Ultrasonic_Read, NULL, &Ultrasonic_Read_attributes);
 800229e:	4a21      	ldr	r2, [pc, #132]	; (8002324 <main+0x138>)
 80022a0:	2100      	movs	r1, #0
 80022a2:	4821      	ldr	r0, [pc, #132]	; (8002328 <main+0x13c>)
 80022a4:	f005 fa6e 	bl	8007784 <osThreadNew>
 80022a8:	4603      	mov	r3, r0
 80022aa:	4a20      	ldr	r2, [pc, #128]	; (800232c <main+0x140>)
 80022ac:	6013      	str	r3, [r2, #0]

  /* creation of GPS */
  GPSHandle = osThreadNew(Start_GPS, NULL, &GPS_attributes);
 80022ae:	4a20      	ldr	r2, [pc, #128]	; (8002330 <main+0x144>)
 80022b0:	2100      	movs	r1, #0
 80022b2:	4820      	ldr	r0, [pc, #128]	; (8002334 <main+0x148>)
 80022b4:	f005 fa66 	bl	8007784 <osThreadNew>
 80022b8:	4603      	mov	r3, r0
 80022ba:	4a1f      	ldr	r2, [pc, #124]	; (8002338 <main+0x14c>)
 80022bc:	6013      	str	r3, [r2, #0]

  /* creation of Send_Data */
  Send_DataHandle = osThreadNew(StartTask06, NULL, &Send_Data_attributes);
 80022be:	4a1f      	ldr	r2, [pc, #124]	; (800233c <main+0x150>)
 80022c0:	2100      	movs	r1, #0
 80022c2:	481f      	ldr	r0, [pc, #124]	; (8002340 <main+0x154>)
 80022c4:	f005 fa5e 	bl	8007784 <osThreadNew>
 80022c8:	4603      	mov	r3, r0
 80022ca:	4a1e      	ldr	r2, [pc, #120]	; (8002344 <main+0x158>)
 80022cc:	6013      	str	r3, [r2, #0]

  /* creation of Rec_Data */
  Rec_DataHandle = osThreadNew(Start_Rec_Transmit, NULL, &Rec_Data_attributes);
 80022ce:	4a1e      	ldr	r2, [pc, #120]	; (8002348 <main+0x15c>)
 80022d0:	2100      	movs	r1, #0
 80022d2:	481e      	ldr	r0, [pc, #120]	; (800234c <main+0x160>)
 80022d4:	f005 fa56 	bl	8007784 <osThreadNew>
 80022d8:	4603      	mov	r3, r0
 80022da:	4a1d      	ldr	r2, [pc, #116]	; (8002350 <main+0x164>)
 80022dc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80022de:	f005 fa2b 	bl	8007738 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80022e2:	e7fe      	b.n	80022e2 <main+0xf6>
 80022e4:	200004f8 	.word	0x200004f8
 80022e8:	200002d8 	.word	0x200002d8
 80022ec:	200003c0 	.word	0x200003c0
 80022f0:	20000adc 	.word	0x20000adc
 80022f4:	2000031c 	.word	0x2000031c
 80022f8:	20000480 	.word	0x20000480
 80022fc:	0800e460 	.word	0x0800e460
 8002300:	0800e470 	.word	0x0800e470
 8002304:	0800e480 	.word	0x0800e480
 8002308:	0800e484 	.word	0x0800e484
 800230c:	0800e604 	.word	0x0800e604
 8002310:	08002a7d 	.word	0x08002a7d
 8002314:	200004e0 	.word	0x200004e0
 8002318:	0800e628 	.word	0x0800e628
 800231c:	08002af9 	.word	0x08002af9
 8002320:	200004e4 	.word	0x200004e4
 8002324:	0800e64c 	.word	0x0800e64c
 8002328:	08002ba5 	.word	0x08002ba5
 800232c:	200004e8 	.word	0x200004e8
 8002330:	0800e670 	.word	0x0800e670
 8002334:	08002bdd 	.word	0x08002bdd
 8002338:	200004ec 	.word	0x200004ec
 800233c:	0800e694 	.word	0x0800e694
 8002340:	08002d61 	.word	0x08002d61
 8002344:	200004f0 	.word	0x200004f0
 8002348:	0800e6b8 	.word	0x0800e6b8
 800234c:	08002ed5 	.word	0x08002ed5
 8002350:	200004f4 	.word	0x200004f4

08002354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b094      	sub	sp, #80	; 0x50
 8002358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800235a:	f107 0320 	add.w	r3, r7, #32
 800235e:	2230      	movs	r2, #48	; 0x30
 8002360:	2100      	movs	r1, #0
 8002362:	4618      	mov	r0, r3
 8002364:	f007 ff72 	bl	800a24c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002368:	f107 030c 	add.w	r3, r7, #12
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
 8002376:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002378:	2300      	movs	r3, #0
 800237a:	60bb      	str	r3, [r7, #8]
 800237c:	4b28      	ldr	r3, [pc, #160]	; (8002420 <SystemClock_Config+0xcc>)
 800237e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002380:	4a27      	ldr	r2, [pc, #156]	; (8002420 <SystemClock_Config+0xcc>)
 8002382:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002386:	6413      	str	r3, [r2, #64]	; 0x40
 8002388:	4b25      	ldr	r3, [pc, #148]	; (8002420 <SystemClock_Config+0xcc>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002390:	60bb      	str	r3, [r7, #8]
 8002392:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002394:	2300      	movs	r3, #0
 8002396:	607b      	str	r3, [r7, #4]
 8002398:	4b22      	ldr	r3, [pc, #136]	; (8002424 <SystemClock_Config+0xd0>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a21      	ldr	r2, [pc, #132]	; (8002424 <SystemClock_Config+0xd0>)
 800239e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023a2:	6013      	str	r3, [r2, #0]
 80023a4:	4b1f      	ldr	r3, [pc, #124]	; (8002424 <SystemClock_Config+0xd0>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023ac:	607b      	str	r3, [r7, #4]
 80023ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023b0:	2301      	movs	r3, #1
 80023b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023ba:	2302      	movs	r3, #2
 80023bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80023c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80023c4:	2304      	movs	r3, #4
 80023c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80023c8:	23a8      	movs	r3, #168	; 0xa8
 80023ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023cc:	2302      	movs	r3, #2
 80023ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80023d0:	2304      	movs	r3, #4
 80023d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023d4:	f107 0320 	add.w	r3, r7, #32
 80023d8:	4618      	mov	r0, r3
 80023da:	f002 f989 	bl	80046f0 <HAL_RCC_OscConfig>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023e4:	f000 fe0c 	bl	8003000 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023e8:	230f      	movs	r3, #15
 80023ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023ec:	2302      	movs	r3, #2
 80023ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023f0:	2300      	movs	r3, #0
 80023f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023f4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80023f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80023fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002400:	f107 030c 	add.w	r3, r7, #12
 8002404:	2105      	movs	r1, #5
 8002406:	4618      	mov	r0, r3
 8002408:	f002 fbea 	bl	8004be0 <HAL_RCC_ClockConfig>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002412:	f000 fdf5 	bl	8003000 <Error_Handler>
  }
}
 8002416:	bf00      	nop
 8002418:	3750      	adds	r7, #80	; 0x50
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	40023800 	.word	0x40023800
 8002424:	40007000 	.word	0x40007000

08002428 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b08a      	sub	sp, #40	; 0x28
 800242c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800242e:	f107 0318 	add.w	r3, r7, #24
 8002432:	2200      	movs	r2, #0
 8002434:	601a      	str	r2, [r3, #0]
 8002436:	605a      	str	r2, [r3, #4]
 8002438:	609a      	str	r2, [r3, #8]
 800243a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800243c:	f107 0310 	add.w	r3, r7, #16
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002446:	463b      	mov	r3, r7
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	605a      	str	r2, [r3, #4]
 800244e:	609a      	str	r2, [r3, #8]
 8002450:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002452:	4b38      	ldr	r3, [pc, #224]	; (8002534 <MX_TIM1_Init+0x10c>)
 8002454:	4a38      	ldr	r2, [pc, #224]	; (8002538 <MX_TIM1_Init+0x110>)
 8002456:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8002458:	4b36      	ldr	r3, [pc, #216]	; (8002534 <MX_TIM1_Init+0x10c>)
 800245a:	22a7      	movs	r2, #167	; 0xa7
 800245c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800245e:	4b35      	ldr	r3, [pc, #212]	; (8002534 <MX_TIM1_Init+0x10c>)
 8002460:	2200      	movs	r2, #0
 8002462:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8002464:	4b33      	ldr	r3, [pc, #204]	; (8002534 <MX_TIM1_Init+0x10c>)
 8002466:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800246a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800246c:	4b31      	ldr	r3, [pc, #196]	; (8002534 <MX_TIM1_Init+0x10c>)
 800246e:	2200      	movs	r2, #0
 8002470:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002472:	4b30      	ldr	r3, [pc, #192]	; (8002534 <MX_TIM1_Init+0x10c>)
 8002474:	2200      	movs	r2, #0
 8002476:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002478:	4b2e      	ldr	r3, [pc, #184]	; (8002534 <MX_TIM1_Init+0x10c>)
 800247a:	2200      	movs	r2, #0
 800247c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800247e:	482d      	ldr	r0, [pc, #180]	; (8002534 <MX_TIM1_Init+0x10c>)
 8002480:	f002 fe00 	bl	8005084 <HAL_TIM_Base_Init>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 800248a:	f000 fdb9 	bl	8003000 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800248e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002492:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002494:	f107 0318 	add.w	r3, r7, #24
 8002498:	4619      	mov	r1, r3
 800249a:	4826      	ldr	r0, [pc, #152]	; (8002534 <MX_TIM1_Init+0x10c>)
 800249c:	f003 f9d8 	bl	8005850 <HAL_TIM_ConfigClockSource>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80024a6:	f000 fdab 	bl	8003000 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80024aa:	4822      	ldr	r0, [pc, #136]	; (8002534 <MX_TIM1_Init+0x10c>)
 80024ac:	f002 feaa 	bl	8005204 <HAL_TIM_IC_Init>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80024b6:	f000 fda3 	bl	8003000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ba:	2300      	movs	r3, #0
 80024bc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024be:	2300      	movs	r3, #0
 80024c0:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024c2:	f107 0310 	add.w	r3, r7, #16
 80024c6:	4619      	mov	r1, r3
 80024c8:	481a      	ldr	r0, [pc, #104]	; (8002534 <MX_TIM1_Init+0x10c>)
 80024ca:	f003 fd75 	bl	8005fb8 <HAL_TIMEx_MasterConfigSynchronization>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 80024d4:	f000 fd94 	bl	8003000 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80024d8:	2300      	movs	r3, #0
 80024da:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80024dc:	2301      	movs	r3, #1
 80024de:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80024e0:	2300      	movs	r3, #0
 80024e2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80024e4:	2300      	movs	r3, #0
 80024e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80024e8:	463b      	mov	r3, r7
 80024ea:	2200      	movs	r2, #0
 80024ec:	4619      	mov	r1, r3
 80024ee:	4811      	ldr	r0, [pc, #68]	; (8002534 <MX_TIM1_Init+0x10c>)
 80024f0:	f003 f912 	bl	8005718 <HAL_TIM_IC_ConfigChannel>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80024fa:	f000 fd81 	bl	8003000 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80024fe:	463b      	mov	r3, r7
 8002500:	2204      	movs	r2, #4
 8002502:	4619      	mov	r1, r3
 8002504:	480b      	ldr	r0, [pc, #44]	; (8002534 <MX_TIM1_Init+0x10c>)
 8002506:	f003 f907 	bl	8005718 <HAL_TIM_IC_ConfigChannel>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8002510:	f000 fd76 	bl	8003000 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002514:	463b      	mov	r3, r7
 8002516:	2208      	movs	r2, #8
 8002518:	4619      	mov	r1, r3
 800251a:	4806      	ldr	r0, [pc, #24]	; (8002534 <MX_TIM1_Init+0x10c>)
 800251c:	f003 f8fc 	bl	8005718 <HAL_TIM_IC_ConfigChannel>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 8002526:	f000 fd6b 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800252a:	bf00      	nop
 800252c:	3728      	adds	r7, #40	; 0x28
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	2000024c 	.word	0x2000024c
 8002538:	40010000 	.word	0x40010000

0800253c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002540:	4b11      	ldr	r3, [pc, #68]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002542:	4a12      	ldr	r2, [pc, #72]	; (800258c <MX_USART1_UART_Init+0x50>)
 8002544:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002546:	4b10      	ldr	r3, [pc, #64]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002548:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800254c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800254e:	4b0e      	ldr	r3, [pc, #56]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002550:	2200      	movs	r2, #0
 8002552:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002554:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002556:	2200      	movs	r2, #0
 8002558:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800255a:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 800255c:	2200      	movs	r2, #0
 800255e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002560:	4b09      	ldr	r3, [pc, #36]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002562:	220c      	movs	r2, #12
 8002564:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002566:	4b08      	ldr	r3, [pc, #32]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002568:	2200      	movs	r2, #0
 800256a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800256c:	4b06      	ldr	r3, [pc, #24]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 800256e:	2200      	movs	r2, #0
 8002570:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002572:	4805      	ldr	r0, [pc, #20]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002574:	f003 fdb0 	bl	80060d8 <HAL_UART_Init>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800257e:	f000 fd3f 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20000294 	.word	0x20000294
 800258c:	40011000 	.word	0x40011000

08002590 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002594:	4b11      	ldr	r3, [pc, #68]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 8002596:	4a12      	ldr	r2, [pc, #72]	; (80025e0 <MX_USART2_UART_Init+0x50>)
 8002598:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800259a:	4b10      	ldr	r3, [pc, #64]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 800259c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80025a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025a2:	4b0e      	ldr	r3, [pc, #56]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025a8:	4b0c      	ldr	r3, [pc, #48]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025ae:	4b0b      	ldr	r3, [pc, #44]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025b4:	4b09      	ldr	r3, [pc, #36]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025b6:	220c      	movs	r2, #12
 80025b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ba:	4b08      	ldr	r3, [pc, #32]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025bc:	2200      	movs	r2, #0
 80025be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025c0:	4b06      	ldr	r3, [pc, #24]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025c6:	4805      	ldr	r0, [pc, #20]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025c8:	f003 fd86 	bl	80060d8 <HAL_UART_Init>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80025d2:	f000 fd15 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200002d8 	.word	0x200002d8
 80025e0:	40004400 	.word	0x40004400

080025e4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80025e8:	4b11      	ldr	r3, [pc, #68]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 80025ea:	4a12      	ldr	r2, [pc, #72]	; (8002634 <MX_USART3_UART_Init+0x50>)
 80025ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80025ee:	4b10      	ldr	r3, [pc, #64]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 80025f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025f6:	4b0e      	ldr	r3, [pc, #56]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025fc:	4b0c      	ldr	r3, [pc, #48]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 80025fe:	2200      	movs	r2, #0
 8002600:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002602:	4b0b      	ldr	r3, [pc, #44]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 8002604:	2200      	movs	r2, #0
 8002606:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002608:	4b09      	ldr	r3, [pc, #36]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 800260a:	220c      	movs	r2, #12
 800260c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800260e:	4b08      	ldr	r3, [pc, #32]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 8002610:	2200      	movs	r2, #0
 8002612:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002614:	4b06      	ldr	r3, [pc, #24]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 8002616:	2200      	movs	r2, #0
 8002618:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800261a:	4805      	ldr	r0, [pc, #20]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 800261c:	f003 fd5c 	bl	80060d8 <HAL_UART_Init>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002626:	f000 fceb 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800262a:	bf00      	nop
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	2000031c 	.word	0x2000031c
 8002634:	40004800 	.word	0x40004800

08002638 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	607b      	str	r3, [r7, #4]
 8002642:	4b1f      	ldr	r3, [pc, #124]	; (80026c0 <MX_DMA_Init+0x88>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002646:	4a1e      	ldr	r2, [pc, #120]	; (80026c0 <MX_DMA_Init+0x88>)
 8002648:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800264c:	6313      	str	r3, [r2, #48]	; 0x30
 800264e:	4b1c      	ldr	r3, [pc, #112]	; (80026c0 <MX_DMA_Init+0x88>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002656:	607b      	str	r3, [r7, #4]
 8002658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	603b      	str	r3, [r7, #0]
 800265e:	4b18      	ldr	r3, [pc, #96]	; (80026c0 <MX_DMA_Init+0x88>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002662:	4a17      	ldr	r2, [pc, #92]	; (80026c0 <MX_DMA_Init+0x88>)
 8002664:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002668:	6313      	str	r3, [r2, #48]	; 0x30
 800266a:	4b15      	ldr	r3, [pc, #84]	; (80026c0 <MX_DMA_Init+0x88>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002672:	603b      	str	r3, [r7, #0]
 8002674:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8002676:	2200      	movs	r2, #0
 8002678:	2105      	movs	r1, #5
 800267a:	200c      	movs	r0, #12
 800267c:	f001 fa24 	bl	8003ac8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002680:	200c      	movs	r0, #12
 8002682:	f001 fa3d 	bl	8003b00 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8002686:	2200      	movs	r2, #0
 8002688:	2105      	movs	r1, #5
 800268a:	200e      	movs	r0, #14
 800268c:	f001 fa1c 	bl	8003ac8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002690:	200e      	movs	r0, #14
 8002692:	f001 fa35 	bl	8003b00 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8002696:	2200      	movs	r2, #0
 8002698:	2105      	movs	r1, #5
 800269a:	2010      	movs	r0, #16
 800269c:	f001 fa14 	bl	8003ac8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80026a0:	2010      	movs	r0, #16
 80026a2:	f001 fa2d 	bl	8003b00 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80026a6:	2200      	movs	r2, #0
 80026a8:	2105      	movs	r1, #5
 80026aa:	203a      	movs	r0, #58	; 0x3a
 80026ac:	f001 fa0c 	bl	8003ac8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80026b0:	203a      	movs	r0, #58	; 0x3a
 80026b2:	f001 fa25 	bl	8003b00 <HAL_NVIC_EnableIRQ>

}
 80026b6:	bf00      	nop
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40023800 	.word	0x40023800

080026c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b08c      	sub	sp, #48	; 0x30
 80026c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ca:	f107 031c 	add.w	r3, r7, #28
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	605a      	str	r2, [r3, #4]
 80026d4:	609a      	str	r2, [r3, #8]
 80026d6:	60da      	str	r2, [r3, #12]
 80026d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	61bb      	str	r3, [r7, #24]
 80026de:	4b5d      	ldr	r3, [pc, #372]	; (8002854 <MX_GPIO_Init+0x190>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	4a5c      	ldr	r2, [pc, #368]	; (8002854 <MX_GPIO_Init+0x190>)
 80026e4:	f043 0304 	orr.w	r3, r3, #4
 80026e8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ea:	4b5a      	ldr	r3, [pc, #360]	; (8002854 <MX_GPIO_Init+0x190>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ee:	f003 0304 	and.w	r3, r3, #4
 80026f2:	61bb      	str	r3, [r7, #24]
 80026f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	617b      	str	r3, [r7, #20]
 80026fa:	4b56      	ldr	r3, [pc, #344]	; (8002854 <MX_GPIO_Init+0x190>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fe:	4a55      	ldr	r2, [pc, #340]	; (8002854 <MX_GPIO_Init+0x190>)
 8002700:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002704:	6313      	str	r3, [r2, #48]	; 0x30
 8002706:	4b53      	ldr	r3, [pc, #332]	; (8002854 <MX_GPIO_Init+0x190>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800270e:	617b      	str	r3, [r7, #20]
 8002710:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]
 8002716:	4b4f      	ldr	r3, [pc, #316]	; (8002854 <MX_GPIO_Init+0x190>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	4a4e      	ldr	r2, [pc, #312]	; (8002854 <MX_GPIO_Init+0x190>)
 800271c:	f043 0301 	orr.w	r3, r3, #1
 8002720:	6313      	str	r3, [r2, #48]	; 0x30
 8002722:	4b4c      	ldr	r3, [pc, #304]	; (8002854 <MX_GPIO_Init+0x190>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	613b      	str	r3, [r7, #16]
 800272c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	4b48      	ldr	r3, [pc, #288]	; (8002854 <MX_GPIO_Init+0x190>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002736:	4a47      	ldr	r2, [pc, #284]	; (8002854 <MX_GPIO_Init+0x190>)
 8002738:	f043 0302 	orr.w	r3, r3, #2
 800273c:	6313      	str	r3, [r2, #48]	; 0x30
 800273e:	4b45      	ldr	r3, [pc, #276]	; (8002854 <MX_GPIO_Init+0x190>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	60fb      	str	r3, [r7, #12]
 8002748:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800274a:	2300      	movs	r3, #0
 800274c:	60bb      	str	r3, [r7, #8]
 800274e:	4b41      	ldr	r3, [pc, #260]	; (8002854 <MX_GPIO_Init+0x190>)
 8002750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002752:	4a40      	ldr	r2, [pc, #256]	; (8002854 <MX_GPIO_Init+0x190>)
 8002754:	f043 0310 	orr.w	r3, r3, #16
 8002758:	6313      	str	r3, [r2, #48]	; 0x30
 800275a:	4b3e      	ldr	r3, [pc, #248]	; (8002854 <MX_GPIO_Init+0x190>)
 800275c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275e:	f003 0310 	and.w	r3, r3, #16
 8002762:	60bb      	str	r3, [r7, #8]
 8002764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002766:	2300      	movs	r3, #0
 8002768:	607b      	str	r3, [r7, #4]
 800276a:	4b3a      	ldr	r3, [pc, #232]	; (8002854 <MX_GPIO_Init+0x190>)
 800276c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276e:	4a39      	ldr	r2, [pc, #228]	; (8002854 <MX_GPIO_Init+0x190>)
 8002770:	f043 0308 	orr.w	r3, r3, #8
 8002774:	6313      	str	r3, [r2, #48]	; 0x30
 8002776:	4b37      	ldr	r3, [pc, #220]	; (8002854 <MX_GPIO_Init+0x190>)
 8002778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277a:	f003 0308 	and.w	r3, r3, #8
 800277e:	607b      	str	r3, [r7, #4]
 8002780:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8002782:	2200      	movs	r2, #0
 8002784:	210f      	movs	r1, #15
 8002786:	4834      	ldr	r0, [pc, #208]	; (8002858 <MX_GPIO_Init+0x194>)
 8002788:	f001 ff66 	bl	8004658 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800278c:	2200      	movs	r2, #0
 800278e:	210f      	movs	r1, #15
 8002790:	4832      	ldr	r0, [pc, #200]	; (800285c <MX_GPIO_Init+0x198>)
 8002792:	f001 ff61 	bl	8004658 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14, GPIO_PIN_RESET);
 8002796:	2200      	movs	r2, #0
 8002798:	f44f 41a8 	mov.w	r1, #21504	; 0x5400
 800279c:	4830      	ldr	r0, [pc, #192]	; (8002860 <MX_GPIO_Init+0x19c>)
 800279e:	f001 ff5b 	bl	8004658 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80027a2:	2200      	movs	r2, #0
 80027a4:	f24f 0107 	movw	r1, #61447	; 0xf007
 80027a8:	482e      	ldr	r0, [pc, #184]	; (8002864 <MX_GPIO_Init+0x1a0>)
 80027aa:	f001 ff55 	bl	8004658 <HAL_GPIO_WritePin>
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80027ae:	230f      	movs	r3, #15
 80027b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027b2:	2301      	movs	r3, #1
 80027b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b6:	2300      	movs	r3, #0
 80027b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ba:	2300      	movs	r3, #0
 80027bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027be:	f107 031c 	add.w	r3, r7, #28
 80027c2:	4619      	mov	r1, r3
 80027c4:	4824      	ldr	r0, [pc, #144]	; (8002858 <MX_GPIO_Init+0x194>)
 80027c6:	f001 fdab 	bl	8004320 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80027ca:	2301      	movs	r3, #1
 80027cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80027ce:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80027d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d4:	2300      	movs	r3, #0
 80027d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d8:	f107 031c 	add.w	r3, r7, #28
 80027dc:	4619      	mov	r1, r3
 80027de:	4822      	ldr	r0, [pc, #136]	; (8002868 <MX_GPIO_Init+0x1a4>)
 80027e0:	f001 fd9e 	bl	8004320 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80027e4:	230f      	movs	r3, #15
 80027e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e8:	2301      	movs	r3, #1
 80027ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ec:	2300      	movs	r3, #0
 80027ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f0:	2300      	movs	r3, #0
 80027f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027f4:	f107 031c 	add.w	r3, r7, #28
 80027f8:	4619      	mov	r1, r3
 80027fa:	4818      	ldr	r0, [pc, #96]	; (800285c <MX_GPIO_Init+0x198>)
 80027fc:	f001 fd90 	bl	8004320 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE12 PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14;
 8002800:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8002804:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002806:	2301      	movs	r3, #1
 8002808:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280a:	2300      	movs	r3, #0
 800280c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800280e:	2300      	movs	r3, #0
 8002810:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002812:	f107 031c 	add.w	r3, r7, #28
 8002816:	4619      	mov	r1, r3
 8002818:	4811      	ldr	r0, [pc, #68]	; (8002860 <MX_GPIO_Init+0x19c>)
 800281a:	f001 fd81 	bl	8004320 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15
                           PD0 PD1 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 800281e:	f24f 0307 	movw	r3, #61447	; 0xf007
 8002822:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002824:	2301      	movs	r3, #1
 8002826:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002828:	2300      	movs	r3, #0
 800282a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282c:	2300      	movs	r3, #0
 800282e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002830:	f107 031c 	add.w	r3, r7, #28
 8002834:	4619      	mov	r1, r3
 8002836:	480b      	ldr	r0, [pc, #44]	; (8002864 <MX_GPIO_Init+0x1a0>)
 8002838:	f001 fd72 	bl	8004320 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 7, 0);
 800283c:	2200      	movs	r2, #0
 800283e:	2107      	movs	r1, #7
 8002840:	2006      	movs	r0, #6
 8002842:	f001 f941 	bl	8003ac8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002846:	2006      	movs	r0, #6
 8002848:	f001 f95a 	bl	8003b00 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800284c:	bf00      	nop
 800284e:	3730      	adds	r7, #48	; 0x30
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40023800 	.word	0x40023800
 8002858:	40020800 	.word	0x40020800
 800285c:	40020400 	.word	0x40020400
 8002860:	40021000 	.word	0x40021000
 8002864:	40020c00 	.word	0x40020c00
 8002868:	40020000 	.word	0x40020000

0800286c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
//A.hamid call back to set routing to 1, after tx it is set to 0
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	4603      	mov	r3, r0
 8002874:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
//  UNUSED(GPIO_Pin);
	if(Routing_command==0){
 8002876:	4b07      	ldr	r3, [pc, #28]	; (8002894 <HAL_GPIO_EXTI_Callback+0x28>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d105      	bne.n	800288a <HAL_GPIO_EXTI_Callback+0x1e>
		osDelay(20);
 800287e:	2014      	movs	r0, #20
 8002880:	f005 f812 	bl	80078a8 <osDelay>
		Routing_command=1;
 8002884:	4b03      	ldr	r3, [pc, #12]	; (8002894 <HAL_GPIO_EXTI_Callback+0x28>)
 8002886:	2201      	movs	r2, #1
 8002888:	601a      	str	r2, [r3, #0]
	}}
 800288a:	bf00      	nop
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	20000ad4 	.word	0x20000ad4

08002898 <warning_state>:
void warning_state(void){//A.hamid
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
				blink_color = 4; // Red
 800289e:	4b12      	ldr	r3, [pc, #72]	; (80028e8 <warning_state+0x50>)
 80028a0:	2204      	movs	r2, #4
 80028a2:	701a      	strb	r2, [r3, #0]
        vehicle_state=WARNING;
 80028a4:	4b11      	ldr	r3, [pc, #68]	; (80028ec <warning_state+0x54>)
 80028a6:	2201      	movs	r2, #1
 80028a8:	701a      	strb	r2, [r3, #0]
				// HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
				// HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
				// HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);

				LCD_clearScreen(); /* clear the LCD display */
 80028aa:	f7fe fc70 	bl	800118e <LCD_clearScreen>
				LCD_displayString(" ");
 80028ae:	4810      	ldr	r0, [pc, #64]	; (80028f0 <warning_state+0x58>)
 80028b0:	f7fe fc10 	bl	80010d4 <LCD_displayString>
				LCD_displayStringRowColumn(1,3,"Warning!!");
 80028b4:	4a0f      	ldr	r2, [pc, #60]	; (80028f4 <warning_state+0x5c>)
 80028b6:	2103      	movs	r1, #3
 80028b8:	2001      	movs	r0, #1
 80028ba:	f7fe fc53 	bl	8001164 <LCD_displayStringRowColumn>
        for(int i=0; i<3 ; i++){
 80028be:	2300      	movs	r3, #0
 80028c0:	607b      	str	r3, [r7, #4]
 80028c2:	e009      	b.n	80028d8 <warning_state+0x40>
          HAL_GPIO_TogglePin ( GPIOC, GPIO_PIN_3);
 80028c4:	2108      	movs	r1, #8
 80028c6:	480c      	ldr	r0, [pc, #48]	; (80028f8 <warning_state+0x60>)
 80028c8:	f001 fedf 	bl	800468a <HAL_GPIO_TogglePin>
				osDelay(100);
 80028cc:	2064      	movs	r0, #100	; 0x64
 80028ce:	f004 ffeb 	bl	80078a8 <osDelay>
        for(int i=0; i<3 ; i++){
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	3301      	adds	r3, #1
 80028d6:	607b      	str	r3, [r7, #4]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b02      	cmp	r3, #2
 80028dc:	ddf2      	ble.n	80028c4 <warning_state+0x2c>
				// memset((rx_data), '\0', strlen(rx_data));


				// osDelay(1000);

}
 80028de:	bf00      	nop
 80028e0:	bf00      	nop
 80028e2:	3708      	adds	r7, #8
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	20000afc 	.word	0x20000afc
 80028ec:	2000090c 	.word	0x2000090c
 80028f0:	0800e480 	.word	0x0800e480
 80028f4:	0800e490 	.word	0x0800e490
 80028f8:	40020800 	.word	0x40020800

080028fc <safe_state>:
void safe_state(void){//A.hamid
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
        vehicle_state=SAFE;
 8002900:	4b07      	ldr	r3, [pc, #28]	; (8002920 <safe_state+0x24>)
 8002902:	2200      	movs	r2, #0
 8002904:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 8002906:	2200      	movs	r2, #0
 8002908:	2108      	movs	r1, #8
 800290a:	4806      	ldr	r0, [pc, #24]	; (8002924 <safe_state+0x28>)
 800290c:	f001 fea4 	bl	8004658 <HAL_GPIO_WritePin>
				// memset((rx_data), '\0', strlen(rx_data));

				LCD_clearScreen(); /* clear the LCD display */
 8002910:	f7fe fc3d 	bl	800118e <LCD_clearScreen>
				LCD_displayString(" ");
 8002914:	4804      	ldr	r0, [pc, #16]	; (8002928 <safe_state+0x2c>)
 8002916:	f7fe fbdd 	bl	80010d4 <LCD_displayString>
}
 800291a:	bf00      	nop
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	2000090c 	.word	0x2000090c
 8002924:	40020800 	.word	0x40020800
 8002928:	0800e480 	.word	0x0800e480

0800292c <breaking_state>:

void breaking_state(void){//A.hamid
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0

    vehicle_state=BRAKING;
 8002930:	4b09      	ldr	r3, [pc, #36]	; (8002958 <breaking_state+0x2c>)
 8002932:	2202      	movs	r2, #2
 8002934:	701a      	strb	r2, [r3, #0]

    LCD_clearScreen(); /* clear the LCD display */
 8002936:	f7fe fc2a 	bl	800118e <LCD_clearScreen>
    LCD_displayString(" ");
 800293a:	4808      	ldr	r0, [pc, #32]	; (800295c <breaking_state+0x30>)
 800293c:	f7fe fbca 	bl	80010d4 <LCD_displayString>
    LCD_displayStringRowColumn(1,3,"Break!!");
 8002940:	4a07      	ldr	r2, [pc, #28]	; (8002960 <breaking_state+0x34>)
 8002942:	2103      	movs	r1, #3
 8002944:	2001      	movs	r0, #1
 8002946:	f7fe fc0d 	bl	8001164 <LCD_displayStringRowColumn>

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, SET);
 800294a:	2201      	movs	r2, #1
 800294c:	2108      	movs	r1, #8
 800294e:	4805      	ldr	r0, [pc, #20]	; (8002964 <breaking_state+0x38>)
 8002950:	f001 fe82 	bl	8004658 <HAL_GPIO_WritePin>



}
 8002954:	bf00      	nop
 8002956:	bd80      	pop	{r7, pc}
 8002958:	2000090c 	.word	0x2000090c
 800295c:	0800e480 	.word	0x0800e480
 8002960:	0800e49c 	.word	0x0800e49c
 8002964:	40020800 	.word	0x40020800

08002968 <left_state>:
void left_state(void){
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0

        vehicle_direction=LEFT;//A.hamid
 800296c:	4b10      	ldr	r3, [pc, #64]	; (80029b0 <left_state+0x48>)
 800296e:	2201      	movs	r2, #1
 8002970:	701a      	strb	r2, [r3, #0]

				blink_color = 2; // Yellow
 8002972:	4b10      	ldr	r3, [pc, #64]	; (80029b4 <left_state+0x4c>)
 8002974:	2202      	movs	r2, #2
 8002976:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 8002978:	2200      	movs	r2, #0
 800297a:	2101      	movs	r1, #1
 800297c:	480e      	ldr	r0, [pc, #56]	; (80029b8 <left_state+0x50>)
 800297e:	f001 fe6b 	bl	8004658 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, SET);
 8002982:	2201      	movs	r2, #1
 8002984:	2102      	movs	r1, #2
 8002986:	480c      	ldr	r0, [pc, #48]	; (80029b8 <left_state+0x50>)
 8002988:	f001 fe66 	bl	8004658 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 800298c:	2200      	movs	r2, #0
 800298e:	2104      	movs	r1, #4
 8002990:	4809      	ldr	r0, [pc, #36]	; (80029b8 <left_state+0x50>)
 8002992:	f001 fe61 	bl	8004658 <HAL_GPIO_WritePin>
				// HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);  //A.hamid
				// memset((rx_data), '\0', strlen(rx_data)); // delete all buffer after reading

				LCD_clearScreen(); /* clear the LCD display */
 8002996:	f7fe fbfa 	bl	800118e <LCD_clearScreen>
				LCD_displayString(" ");
 800299a:	4808      	ldr	r0, [pc, #32]	; (80029bc <left_state+0x54>)
 800299c:	f7fe fb9a 	bl	80010d4 <LCD_displayString>
				LCD_displayStringRowColumn(1,3,"Turn Left");
 80029a0:	4a07      	ldr	r2, [pc, #28]	; (80029c0 <left_state+0x58>)
 80029a2:	2103      	movs	r1, #3
 80029a4:	2001      	movs	r0, #1
 80029a6:	f7fe fbdd 	bl	8001164 <LCD_displayStringRowColumn>

}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	2000090d 	.word	0x2000090d
 80029b4:	20000afc 	.word	0x20000afc
 80029b8:	40020800 	.word	0x40020800
 80029bc:	0800e480 	.word	0x0800e480
 80029c0:	0800e4a4 	.word	0x0800e4a4

080029c4 <right_state>:
void right_state(void){
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
        vehicle_direction=RIGHT;
 80029c8:	4b10      	ldr	r3, [pc, #64]	; (8002a0c <right_state+0x48>)
 80029ca:	2202      	movs	r2, #2
 80029cc:	701a      	strb	r2, [r3, #0]
				blink_color = 1; // Green
 80029ce:	4b10      	ldr	r3, [pc, #64]	; (8002a10 <right_state+0x4c>)
 80029d0:	2201      	movs	r2, #1
 80029d2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 80029d4:	2201      	movs	r2, #1
 80029d6:	2101      	movs	r1, #1
 80029d8:	480e      	ldr	r0, [pc, #56]	; (8002a14 <right_state+0x50>)
 80029da:	f001 fe3d 	bl	8004658 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 80029de:	2200      	movs	r2, #0
 80029e0:	2102      	movs	r1, #2
 80029e2:	480c      	ldr	r0, [pc, #48]	; (8002a14 <right_state+0x50>)
 80029e4:	f001 fe38 	bl	8004658 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 80029e8:	2200      	movs	r2, #0
 80029ea:	2104      	movs	r1, #4
 80029ec:	4809      	ldr	r0, [pc, #36]	; (8002a14 <right_state+0x50>)
 80029ee:	f001 fe33 	bl	8004658 <HAL_GPIO_WritePin>
//				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);  //A.hamid
				// memset((rx_data), '\0', strlen(rx_data)); // delete all buffer after reading
				LCD_clearScreen(); /* clear the LCD display */
 80029f2:	f7fe fbcc 	bl	800118e <LCD_clearScreen>
				LCD_displayString(" ");
 80029f6:	4808      	ldr	r0, [pc, #32]	; (8002a18 <right_state+0x54>)
 80029f8:	f7fe fb6c 	bl	80010d4 <LCD_displayString>
				LCD_displayStringRowColumn(1,3,"Turn Right");
 80029fc:	4a07      	ldr	r2, [pc, #28]	; (8002a1c <right_state+0x58>)
 80029fe:	2103      	movs	r1, #3
 8002a00:	2001      	movs	r0, #1
 8002a02:	f7fe fbaf 	bl	8001164 <LCD_displayStringRowColumn>



}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	2000090d 	.word	0x2000090d
 8002a10:	20000afc 	.word	0x20000afc
 8002a14:	40020800 	.word	0x40020800
 8002a18:	0800e480 	.word	0x0800e480
 8002a1c:	0800e4b0 	.word	0x0800e4b0

08002a20 <straight_state>:
void straight_state(void){
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0

        vehicle_direction=STRAIGHT;
 8002a24:	4b10      	ldr	r3, [pc, #64]	; (8002a68 <straight_state+0x48>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	701a      	strb	r2, [r3, #0]
        blink_color = 3; // Blue
 8002a2a:	4b10      	ldr	r3, [pc, #64]	; (8002a6c <straight_state+0x4c>)
 8002a2c:	2203      	movs	r2, #3
 8002a2e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 8002a30:	2200      	movs	r2, #0
 8002a32:	2101      	movs	r1, #1
 8002a34:	480e      	ldr	r0, [pc, #56]	; (8002a70 <straight_state+0x50>)
 8002a36:	f001 fe0f 	bl	8004658 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2102      	movs	r1, #2
 8002a3e:	480c      	ldr	r0, [pc, #48]	; (8002a70 <straight_state+0x50>)
 8002a40:	f001 fe0a 	bl	8004658 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, SET);
 8002a44:	2201      	movs	r2, #1
 8002a46:	2104      	movs	r1, #4
 8002a48:	4809      	ldr	r0, [pc, #36]	; (8002a70 <straight_state+0x50>)
 8002a4a:	f001 fe05 	bl	8004658 <HAL_GPIO_WritePin>
				// HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);  //A.hamid
				// memset((rx_data), '\0', strlen(rx_data));  // delete all buffer after reading

				LCD_clearScreen(); /* clear the LCD display */
 8002a4e:	f7fe fb9e 	bl	800118e <LCD_clearScreen>
				LCD_displayString(" ");
 8002a52:	4808      	ldr	r0, [pc, #32]	; (8002a74 <straight_state+0x54>)
 8002a54:	f7fe fb3e 	bl	80010d4 <LCD_displayString>
				LCD_displayStringRowColumn(1,3,"Go Straight");
 8002a58:	4a07      	ldr	r2, [pc, #28]	; (8002a78 <straight_state+0x58>)
 8002a5a:	2103      	movs	r1, #3
 8002a5c:	2001      	movs	r0, #1
 8002a5e:	f7fe fb81 	bl	8001164 <LCD_displayStringRowColumn>

}
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	2000090d 	.word	0x2000090d
 8002a6c:	20000afc 	.word	0x20000afc
 8002a70:	40020800 	.word	0x40020800
 8002a74:	0800e480 	.word	0x0800e480
 8002a78:	0800e4bc 	.word	0x0800e4bc

08002a7c <StartLidarREAD>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLidarREAD */
void StartLidarREAD(void *argument)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		HAL_UART_Receive_DMA(&huart1, g_usart1_rx_buf, USART_BUF_SIZE);
 8002a84:	2240      	movs	r2, #64	; 0x40
 8002a86:	4916      	ldr	r1, [pc, #88]	; (8002ae0 <StartLidarREAD+0x64>)
 8002a88:	4816      	ldr	r0, [pc, #88]	; (8002ae4 <StartLidarREAD+0x68>)
 8002a8a:	f003 fbf1 	bl	8006270 <HAL_UART_Receive_DMA>

		/* enable uart IDLE  interrupt */
		__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8002a8e:	4b15      	ldr	r3, [pc, #84]	; (8002ae4 <StartLidarREAD+0x68>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	68da      	ldr	r2, [r3, #12]
 8002a94:	4b13      	ldr	r3, [pc, #76]	; (8002ae4 <StartLidarREAD+0x68>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f042 0210 	orr.w	r2, r2, #16
 8002a9c:	60da      	str	r2, [r3, #12]
		if(Global_u16LidarDistance <=100)
 8002a9e:	4b12      	ldr	r3, [pc, #72]	; (8002ae8 <StartLidarREAD+0x6c>)
 8002aa0:	881b      	ldrh	r3, [r3, #0]
 8002aa2:	2b64      	cmp	r3, #100	; 0x64
 8002aa4:	d805      	bhi.n	8002ab2 <StartLidarREAD+0x36>
		{
			Flag_obstacle=1;
 8002aa6:	4b11      	ldr	r3, [pc, #68]	; (8002aec <StartLidarREAD+0x70>)
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	601a      	str	r2, [r3, #0]
			Flag_Drive=0;
 8002aac:	4b10      	ldr	r3, [pc, #64]	; (8002af0 <StartLidarREAD+0x74>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	601a      	str	r2, [r3, #0]
		}
		if(Global_u16LidarDistance < 1200)
 8002ab2:	4b0d      	ldr	r3, [pc, #52]	; (8002ae8 <StartLidarREAD+0x6c>)
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8002aba:	d203      	bcs.n	8002ac4 <StartLidarREAD+0x48>
		{
			Check_Front_Obs=1;
 8002abc:	4b0d      	ldr	r3, [pc, #52]	; (8002af4 <StartLidarREAD+0x78>)
 8002abe:	2201      	movs	r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]
 8002ac2:	e008      	b.n	8002ad6 <StartLidarREAD+0x5a>
		}
		else if(Global_u16LidarDistance == 65535)
 8002ac4:	4b08      	ldr	r3, [pc, #32]	; (8002ae8 <StartLidarREAD+0x6c>)
 8002ac6:	881b      	ldrh	r3, [r3, #0]
 8002ac8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d102      	bne.n	8002ad6 <StartLidarREAD+0x5a>
		{
			Check_Front_Obs=0;
 8002ad0:	4b08      	ldr	r3, [pc, #32]	; (8002af4 <StartLidarREAD+0x78>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	601a      	str	r2, [r3, #0]
		}
		osDelay(800);
 8002ad6:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002ada:	f004 fee5 	bl	80078a8 <osDelay>
		HAL_UART_Receive_DMA(&huart1, g_usart1_rx_buf, USART_BUF_SIZE);
 8002ade:	e7d1      	b.n	8002a84 <StartLidarREAD+0x8>
 8002ae0:	20000b00 	.word	0x20000b00
 8002ae4:	20000294 	.word	0x20000294
 8002ae8:	20000000 	.word	0x20000000
 8002aec:	20000af4 	.word	0x20000af4
 8002af0:	20000af8 	.word	0x20000af8
 8002af4:	20000ad8 	.word	0x20000ad8

08002af8 <Start_TakeAction_Lidar>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_TakeAction_Lidar */
void Start_TakeAction_Lidar(void *argument)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_TakeAction_Lidar */
	/* Infinite loop */
	for(;;)
	{
		if (Flag_obstacle == 1)
 8002b00:	4b21      	ldr	r3, [pc, #132]	; (8002b88 <Start_TakeAction_Lidar+0x90>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d128      	bne.n	8002b5a <Start_TakeAction_Lidar+0x62>
		{
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14,SET);
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b0e:	481f      	ldr	r0, [pc, #124]	; (8002b8c <Start_TakeAction_Lidar+0x94>)
 8002b10:	f001 fda2 	bl	8004658 <HAL_GPIO_WritePin>
			breaking_state();       //A.hamid you use it also with leds in demo?
 8002b14:	f7ff ff0a 	bl	800292c <breaking_state>

			LCD_clearScreen(); /* clear the LCD display */
 8002b18:	f7fe fb39 	bl	800118e <LCD_clearScreen>
			LCD_displayString(" ");
 8002b1c:	481c      	ldr	r0, [pc, #112]	; (8002b90 <Start_TakeAction_Lidar+0x98>)
 8002b1e:	f7fe fad9 	bl	80010d4 <LCD_displayString>
			LCD_displayStringRowColumn(0,0,"Applying Brakes");
 8002b22:	4a1c      	ldr	r2, [pc, #112]	; (8002b94 <Start_TakeAction_Lidar+0x9c>)
 8002b24:	2100      	movs	r1, #0
 8002b26:	2000      	movs	r0, #0
 8002b28:	f7fe fb1c 	bl	8001164 <LCD_displayStringRowColumn>
			HAL_Delay(200);
 8002b2c:	20c8      	movs	r0, #200	; 0xc8
 8002b2e:	f000 feef 	bl	8003910 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14,RESET);
 8002b32:	2200      	movs	r2, #0
 8002b34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b38:	4814      	ldr	r0, [pc, #80]	; (8002b8c <Start_TakeAction_Lidar+0x94>)
 8002b3a:	f001 fd8d 	bl	8004658 <HAL_GPIO_WritePin>
			if(Global_u16LidarDistance >=101)
 8002b3e:	4b16      	ldr	r3, [pc, #88]	; (8002b98 <Start_TakeAction_Lidar+0xa0>)
 8002b40:	881b      	ldrh	r3, [r3, #0]
 8002b42:	2b64      	cmp	r3, #100	; 0x64
 8002b44:	d902      	bls.n	8002b4c <Start_TakeAction_Lidar+0x54>
			{
				Flag_Drive=1;
 8002b46:	4b15      	ldr	r3, [pc, #84]	; (8002b9c <Start_TakeAction_Lidar+0xa4>)
 8002b48:	2201      	movs	r2, #1
 8002b4a:	601a      	str	r2, [r3, #0]

			}
			Flag_obstacle=0;
 8002b4c:	4b0e      	ldr	r3, [pc, #56]	; (8002b88 <Start_TakeAction_Lidar+0x90>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	601a      	str	r2, [r3, #0]
			osDelay(200);
 8002b52:	20c8      	movs	r0, #200	; 0xc8
 8002b54:	f004 fea8 	bl	80078a8 <osDelay>
 8002b58:	e7d2      	b.n	8002b00 <Start_TakeAction_Lidar+0x8>

		}
		else if(Flag_Drive==1) {
 8002b5a:	4b10      	ldr	r3, [pc, #64]	; (8002b9c <Start_TakeAction_Lidar+0xa4>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d1ce      	bne.n	8002b00 <Start_TakeAction_Lidar+0x8>
      safe_state(); //A.hamid 
 8002b62:	f7ff fecb 	bl	80028fc <safe_state>

			LCD_clearScreen(); /* clear the LCD display */
 8002b66:	f7fe fb12 	bl	800118e <LCD_clearScreen>
			LCD_displayString(" ");
 8002b6a:	4809      	ldr	r0, [pc, #36]	; (8002b90 <Start_TakeAction_Lidar+0x98>)
 8002b6c:	f7fe fab2 	bl	80010d4 <LCD_displayString>
			LCD_displayStringRowColumn(0,0,"Drive Mode");
 8002b70:	4a0b      	ldr	r2, [pc, #44]	; (8002ba0 <Start_TakeAction_Lidar+0xa8>)
 8002b72:	2100      	movs	r1, #0
 8002b74:	2000      	movs	r0, #0
 8002b76:	f7fe faf5 	bl	8001164 <LCD_displayStringRowColumn>

			Flag_Drive=0;
 8002b7a:	4b08      	ldr	r3, [pc, #32]	; (8002b9c <Start_TakeAction_Lidar+0xa4>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]
			osDelay(20);
 8002b80:	2014      	movs	r0, #20
 8002b82:	f004 fe91 	bl	80078a8 <osDelay>
		if (Flag_obstacle == 1)
 8002b86:	e7bb      	b.n	8002b00 <Start_TakeAction_Lidar+0x8>
 8002b88:	20000af4 	.word	0x20000af4
 8002b8c:	40020c00 	.word	0x40020c00
 8002b90:	0800e480 	.word	0x0800e480
 8002b94:	0800e4c8 	.word	0x0800e4c8
 8002b98:	20000000 	.word	0x20000000
 8002b9c:	20000af8 	.word	0x20000af8
 8002ba0:	0800e4d8 	.word	0x0800e4d8

08002ba4 <Start_Ultrasonic_Read>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_Ultrasonic_Read */
void Start_Ultrasonic_Read(void *argument)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Ultrasonic_Read */
	/* Infinite loop */
	HAL_TIM_IC_Start_IT(&htim1,TIM_CHANNEL_1);
 8002bac:	2100      	movs	r1, #0
 8002bae:	480a      	ldr	r0, [pc, #40]	; (8002bd8 <Start_Ultrasonic_Read+0x34>)
 8002bb0:	f002 fb82 	bl	80052b8 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim1,TIM_CHANNEL_2);
 8002bb4:	2104      	movs	r1, #4
 8002bb6:	4808      	ldr	r0, [pc, #32]	; (8002bd8 <Start_Ultrasonic_Read+0x34>)
 8002bb8:	f002 fb7e 	bl	80052b8 <HAL_TIM_IC_Start_IT>
	//HAL_TIM_IC_Start_IT(&htim1,TIM_CHANNEL_3);


	for(;;)
	{
		UltraSonic_Read_Left();
 8002bbc:	f7fe fba2 	bl	8001304 <UltraSonic_Read_Left>
		osDelay(400);
 8002bc0:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002bc4:	f004 fe70 	bl	80078a8 <osDelay>

		UltraSonic_Read_Right();
 8002bc8:	f7fe fbbc 	bl	8001344 <UltraSonic_Read_Right>
		osDelay(400);
 8002bcc:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002bd0:	f004 fe6a 	bl	80078a8 <osDelay>
		UltraSonic_Read_Left();
 8002bd4:	e7f2      	b.n	8002bbc <Start_Ultrasonic_Read+0x18>
 8002bd6:	bf00      	nop
 8002bd8:	2000024c 	.word	0x2000024c

08002bdc <Start_GPS>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_GPS */
void Start_GPS(void *argument)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_GPS */
	/* Infinite loop */
	for(;;)
	{
		if (Flag==1)
 8002be4:	4b54      	ldr	r3, [pc, #336]	; (8002d38 <Start_GPS+0x15c>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d1fb      	bne.n	8002be4 <Start_GPS+0x8>
		{
			//	if(Flag == 1){
			char *ptr = strstr((char *)RxBuf,"GPGGA");
 8002bec:	4953      	ldr	r1, [pc, #332]	; (8002d3c <Start_GPS+0x160>)
 8002bee:	4854      	ldr	r0, [pc, #336]	; (8002d40 <Start_GPS+0x164>)
 8002bf0:	f008 f81b 	bl	800ac2a <strstr>
 8002bf4:	60f8      	str	r0, [r7, #12]
			char *ptr1 = strstr((char *)RxBuf,"GPRMC");
 8002bf6:	4953      	ldr	r1, [pc, #332]	; (8002d44 <Start_GPS+0x168>)
 8002bf8:	4851      	ldr	r0, [pc, #324]	; (8002d40 <Start_GPS+0x164>)
 8002bfa:	f008 f816 	bl	800ac2a <strstr>
 8002bfe:	60b8      	str	r0, [r7, #8]


			if(*ptr == 'G' )
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	2b47      	cmp	r3, #71	; 0x47
 8002c06:	d141      	bne.n	8002c8c <Start_GPS+0xb0>
			{
				if(*(ptr+1) == 'P' )
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	2b50      	cmp	r3, #80	; 0x50
 8002c10:	d13c      	bne.n	8002c8c <Start_GPS+0xb0>

				{
					if(*(ptr+2) == 'G' )
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	3302      	adds	r3, #2
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	2b47      	cmp	r3, #71	; 0x47
 8002c1a:	d137      	bne.n	8002c8c <Start_GPS+0xb0>
					{
						if(*(ptr+3) == 'G' )
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	3303      	adds	r3, #3
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	2b47      	cmp	r3, #71	; 0x47
 8002c24:	d132      	bne.n	8002c8c <Start_GPS+0xb0>
						{
							if(*(ptr+4) == 'A' )
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	3304      	adds	r3, #4
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	2b41      	cmp	r3, #65	; 0x41
 8002c2e:	d12d      	bne.n	8002c8c <Start_GPS+0xb0>
							{
								while(1)
								{
									GGA[msgindex]=*ptr;
 8002c30:	4b45      	ldr	r3, [pc, #276]	; (8002d48 <Start_GPS+0x16c>)
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	461a      	mov	r2, r3
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	7819      	ldrb	r1, [r3, #0]
 8002c3a:	4b44      	ldr	r3, [pc, #272]	; (8002d4c <Start_GPS+0x170>)
 8002c3c:	5499      	strb	r1, [r3, r2]
									msgindex++;
 8002c3e:	4b42      	ldr	r3, [pc, #264]	; (8002d48 <Start_GPS+0x16c>)
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	3301      	adds	r3, #1
 8002c44:	b2da      	uxtb	r2, r3
 8002c46:	4b40      	ldr	r3, [pc, #256]	; (8002d48 <Start_GPS+0x16c>)
 8002c48:	701a      	strb	r2, [r3, #0]
									*ptr =*(ptr+msgindex);
 8002c4a:	4b3f      	ldr	r3, [pc, #252]	; (8002d48 <Start_GPS+0x16c>)
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	461a      	mov	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	4413      	add	r3, r2
 8002c54:	781a      	ldrb	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	701a      	strb	r2, [r3, #0]
									if (*ptr=='*')
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	2b2a      	cmp	r3, #42	; 0x2a
 8002c60:	d1e6      	bne.n	8002c30 <Start_GPS+0x54>
									{
										GGA[msgindex]='\n';
 8002c62:	4b39      	ldr	r3, [pc, #228]	; (8002d48 <Start_GPS+0x16c>)
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	461a      	mov	r2, r3
 8002c68:	4b38      	ldr	r3, [pc, #224]	; (8002d4c <Start_GPS+0x170>)
 8002c6a:	210a      	movs	r1, #10
 8002c6c:	5499      	strb	r1, [r3, r2]
										msgindex++;
 8002c6e:	4b36      	ldr	r3, [pc, #216]	; (8002d48 <Start_GPS+0x16c>)
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	3301      	adds	r3, #1
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	4b34      	ldr	r3, [pc, #208]	; (8002d48 <Start_GPS+0x16c>)
 8002c78:	701a      	strb	r2, [r3, #0]
										GGA[msgindex]='\0';
 8002c7a:	4b33      	ldr	r3, [pc, #204]	; (8002d48 <Start_GPS+0x16c>)
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	461a      	mov	r2, r3
 8002c80:	4b32      	ldr	r3, [pc, #200]	; (8002d4c <Start_GPS+0x170>)
 8002c82:	2100      	movs	r1, #0
 8002c84:	5499      	strb	r1, [r3, r2]
										msgindex=0;
 8002c86:	4b30      	ldr	r3, [pc, #192]	; (8002d48 <Start_GPS+0x16c>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	701a      	strb	r2, [r3, #0]
					}
				}
			}


			if(*ptr1 == 'G' )
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	2b47      	cmp	r3, #71	; 0x47
 8002c92:	d141      	bne.n	8002d18 <Start_GPS+0x13c>
			{
				if(*(ptr1+1) == 'P' )
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	3301      	adds	r3, #1
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	2b50      	cmp	r3, #80	; 0x50
 8002c9c:	d13c      	bne.n	8002d18 <Start_GPS+0x13c>

				{
					if(*(ptr1+2) == 'R' )
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	3302      	adds	r3, #2
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	2b52      	cmp	r3, #82	; 0x52
 8002ca6:	d137      	bne.n	8002d18 <Start_GPS+0x13c>
					{
						if(*(ptr1+3) == 'M' )
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	3303      	adds	r3, #3
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	2b4d      	cmp	r3, #77	; 0x4d
 8002cb0:	d132      	bne.n	8002d18 <Start_GPS+0x13c>
						{
							if(*(ptr1+4) == 'C' )
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	2b43      	cmp	r3, #67	; 0x43
 8002cba:	d12d      	bne.n	8002d18 <Start_GPS+0x13c>
							{
								while(1)
								{
									RMC[msgindexRMC]=*ptr1;
 8002cbc:	4b24      	ldr	r3, [pc, #144]	; (8002d50 <Start_GPS+0x174>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	7819      	ldrb	r1, [r3, #0]
 8002cc6:	4b23      	ldr	r3, [pc, #140]	; (8002d54 <Start_GPS+0x178>)
 8002cc8:	5499      	strb	r1, [r3, r2]
									msgindexRMC++;
 8002cca:	4b21      	ldr	r3, [pc, #132]	; (8002d50 <Start_GPS+0x174>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	3301      	adds	r3, #1
 8002cd0:	b2da      	uxtb	r2, r3
 8002cd2:	4b1f      	ldr	r3, [pc, #124]	; (8002d50 <Start_GPS+0x174>)
 8002cd4:	701a      	strb	r2, [r3, #0]
									*ptr1 =*(ptr1+msgindexRMC);
 8002cd6:	4b1e      	ldr	r3, [pc, #120]	; (8002d50 <Start_GPS+0x174>)
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	461a      	mov	r2, r3
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	4413      	add	r3, r2
 8002ce0:	781a      	ldrb	r2, [r3, #0]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	701a      	strb	r2, [r3, #0]
									if (*ptr1=='*')
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	2b2a      	cmp	r3, #42	; 0x2a
 8002cec:	d1e6      	bne.n	8002cbc <Start_GPS+0xe0>
									{
										RMC[msgindexRMC]='\n';
 8002cee:	4b18      	ldr	r3, [pc, #96]	; (8002d50 <Start_GPS+0x174>)
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	4b17      	ldr	r3, [pc, #92]	; (8002d54 <Start_GPS+0x178>)
 8002cf6:	210a      	movs	r1, #10
 8002cf8:	5499      	strb	r1, [r3, r2]
										msgindexRMC++;
 8002cfa:	4b15      	ldr	r3, [pc, #84]	; (8002d50 <Start_GPS+0x174>)
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	3301      	adds	r3, #1
 8002d00:	b2da      	uxtb	r2, r3
 8002d02:	4b13      	ldr	r3, [pc, #76]	; (8002d50 <Start_GPS+0x174>)
 8002d04:	701a      	strb	r2, [r3, #0]
										RMC[msgindexRMC]='\0';
 8002d06:	4b12      	ldr	r3, [pc, #72]	; (8002d50 <Start_GPS+0x174>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	4b11      	ldr	r3, [pc, #68]	; (8002d54 <Start_GPS+0x178>)
 8002d0e:	2100      	movs	r1, #0
 8002d10:	5499      	strb	r1, [r3, r2]
										msgindexRMC=0;
 8002d12:	4b0f      	ldr	r3, [pc, #60]	; (8002d50 <Start_GPS+0x174>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	701a      	strb	r2, [r3, #0]
							}
						}
					}
				}
			}
			RMC_decode(RMC, &RMC_DATA);
 8002d18:	490f      	ldr	r1, [pc, #60]	; (8002d58 <Start_GPS+0x17c>)
 8002d1a:	480e      	ldr	r0, [pc, #56]	; (8002d54 <Start_GPS+0x178>)
 8002d1c:	f7ff f820 	bl	8001d60 <RMC_decode>
			GGA_decode(GGA, &GGA_DATA);
 8002d20:	490e      	ldr	r1, [pc, #56]	; (8002d5c <Start_GPS+0x180>)
 8002d22:	480a      	ldr	r0, [pc, #40]	; (8002d4c <Start_GPS+0x170>)
 8002d24:	f7fe fce0 	bl	80016e8 <GGA_decode>
			Flag=0;
 8002d28:	4b03      	ldr	r3, [pc, #12]	; (8002d38 <Start_GPS+0x15c>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	601a      	str	r2, [r3, #0]
			osDelay(100);
 8002d2e:	2064      	movs	r0, #100	; 0x64
 8002d30:	f004 fdba 	bl	80078a8 <osDelay>
		if (Flag==1)
 8002d34:	e756      	b.n	8002be4 <Start_GPS+0x8>
 8002d36:	bf00      	nop
 8002d38:	20000908 	.word	0x20000908
 8002d3c:	0800e4e4 	.word	0x0800e4e4
 8002d40:	200004f8 	.word	0x200004f8
 8002d44:	0800e4ec 	.word	0x0800e4ec
 8002d48:	200008b8 	.word	0x200008b8
 8002d4c:	20000868 	.word	0x20000868
 8002d50:	200008b9 	.word	0x200008b9
 8002d54:	20000818 	.word	0x20000818
 8002d58:	200008f0 	.word	0x200008f0
 8002d5c:	200008c0 	.word	0x200008c0

08002d60 <StartTask06>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 8002d60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d62:	b0af      	sub	sp, #188	; 0xbc
 8002d64:	af0a      	add	r7, sp, #40	; 0x28
 8002d66:	6078      	str	r0, [r7, #4]
		char lat[30];
		char lon[30];
		char D_lat[30];
		char D_lon[30];

		gcvt(GGA_DATA.position.latitude, 10, lat);
 8002d68:	4b4a      	ldr	r3, [pc, #296]	; (8002e94 <StartTask06+0x134>)
 8002d6a:	691b      	ldr	r3, [r3, #16]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7fd fbeb 	bl	8000548 <__aeabi_f2d>
 8002d72:	4604      	mov	r4, r0
 8002d74:	460d      	mov	r5, r1
 8002d76:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	200a      	movs	r0, #10
 8002d7e:	ec45 4b10 	vmov	d0, r4, r5
 8002d82:	f007 fa07 	bl	800a194 <gcvt>
		gcvt(GGA_DATA.position.logitude, 10, lon);
 8002d86:	4b43      	ldr	r3, [pc, #268]	; (8002e94 <StartTask06+0x134>)
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7fd fbdc 	bl	8000548 <__aeabi_f2d>
 8002d90:	4604      	mov	r4, r0
 8002d92:	460d      	mov	r5, r1
 8002d94:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002d98:	4619      	mov	r1, r3
 8002d9a:	200a      	movs	r0, #10
 8002d9c:	ec45 4b10 	vmov	d0, r4, r5
 8002da0:	f007 f9f8 	bl	800a194 <gcvt>
		gcvt(Destination_Latitude, 10, D_lat);
 8002da4:	4b3c      	ldr	r3, [pc, #240]	; (8002e98 <StartTask06+0x138>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7fd fbcd 	bl	8000548 <__aeabi_f2d>
 8002dae:	4604      	mov	r4, r0
 8002db0:	460d      	mov	r5, r1
 8002db2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002db6:	4619      	mov	r1, r3
 8002db8:	200a      	movs	r0, #10
 8002dba:	ec45 4b10 	vmov	d0, r4, r5
 8002dbe:	f007 f9e9 	bl	800a194 <gcvt>
		gcvt(Destination_Longitude, 10, D_lon);
 8002dc2:	4b36      	ldr	r3, [pc, #216]	; (8002e9c <StartTask06+0x13c>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7fd fbbe 	bl	8000548 <__aeabi_f2d>
 8002dcc:	4604      	mov	r4, r0
 8002dce:	460d      	mov	r5, r1
 8002dd0:	f107 030c 	add.w	r3, r7, #12
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	200a      	movs	r0, #10
 8002dd8:	ec45 4b10 	vmov	d0, r4, r5
 8002ddc:	f007 f9da 	bl	800a194 <gcvt>
				,
				RMC_DATA.date.day, RMC_DATA.date.month, RMC_DATA.date.year,
				GGA_DATA.time.hour, GGA_DATA.time.minuit, GGA_DATA.time.second, Vehicle_ID,
				lon, lat,(uint16_t)RMC_DATA.speed_over_gnd, Check_Front_Obs, Global_u16LidarDistance,
				Left_Distance, Right_Distance,Rear_Distance, D_lon, D_lat);*/
		int len = snprintf(test_data, sizeof(test_data), "{\n" //A.hamid changed id to string + routing command added state and direction
 8002de0:	4b2f      	ldr	r3, [pc, #188]	; (8002ea0 <StartTask06+0x140>)
 8002de2:	681b      	ldr	r3, [r3, #0]
        "\"state\": %d,\n"
        "\"direction\": %d\n}\n" // dest lat                 //TEST

				/*,RMC_DATA.date.year, RMC_DATA.date.month, RMC_DATA.date.day,
				GGA_DATA.time.hour, GGA_DATA.time.minuit, GGA_DATA.time.second*/, Vehicle_ID, Routing_command,
				/*lon, lat,*/(uint16_t)RMC_DATA.speed_over_gnd, Check_Front_Obs, Global_u16LidarDistance,
 8002de4:	4a2f      	ldr	r2, [pc, #188]	; (8002ea4 <StartTask06+0x144>)
 8002de6:	edd2 7a04 	vldr	s15, [r2, #16]
 8002dea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dee:	ee17 2a90 	vmov	r2, s15
 8002df2:	b292      	uxth	r2, r2
		int len = snprintf(test_data, sizeof(test_data), "{\n" //A.hamid changed id to string + routing command added state and direction
 8002df4:	4615      	mov	r5, r2
 8002df6:	4a2c      	ldr	r2, [pc, #176]	; (8002ea8 <StartTask06+0x148>)
 8002df8:	6812      	ldr	r2, [r2, #0]
 8002dfa:	492c      	ldr	r1, [pc, #176]	; (8002eac <StartTask06+0x14c>)
 8002dfc:	8809      	ldrh	r1, [r1, #0]
 8002dfe:	460e      	mov	r6, r1
 8002e00:	492b      	ldr	r1, [pc, #172]	; (8002eb0 <StartTask06+0x150>)
 8002e02:	6809      	ldr	r1, [r1, #0]
 8002e04:	482b      	ldr	r0, [pc, #172]	; (8002eb4 <StartTask06+0x154>)
 8002e06:	6800      	ldr	r0, [r0, #0]
 8002e08:	4c2b      	ldr	r4, [pc, #172]	; (8002eb8 <StartTask06+0x158>)
 8002e0a:	7824      	ldrb	r4, [r4, #0]
 8002e0c:	603c      	str	r4, [r7, #0]
 8002e0e:	4c2b      	ldr	r4, [pc, #172]	; (8002ebc <StartTask06+0x15c>)
 8002e10:	7824      	ldrb	r4, [r4, #0]
 8002e12:	9409      	str	r4, [sp, #36]	; 0x24
 8002e14:	683c      	ldr	r4, [r7, #0]
 8002e16:	9408      	str	r4, [sp, #32]
 8002e18:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8002e1c:	9407      	str	r4, [sp, #28]
 8002e1e:	f107 040c 	add.w	r4, r7, #12
 8002e22:	9406      	str	r4, [sp, #24]
 8002e24:	9005      	str	r0, [sp, #20]
 8002e26:	9104      	str	r1, [sp, #16]
 8002e28:	9603      	str	r6, [sp, #12]
 8002e2a:	9202      	str	r2, [sp, #8]
 8002e2c:	9501      	str	r5, [sp, #4]
 8002e2e:	9300      	str	r3, [sp, #0]
 8002e30:	4b23      	ldr	r3, [pc, #140]	; (8002ec0 <StartTask06+0x160>)
 8002e32:	4a24      	ldr	r2, [pc, #144]	; (8002ec4 <StartTask06+0x164>)
 8002e34:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8002e38:	4823      	ldr	r0, [pc, #140]	; (8002ec8 <StartTask06+0x168>)
 8002e3a:	f007 fe91 	bl	800ab60 <sniprintf>
 8002e3e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
				Left_Distance, Right_Distance, D_lon, D_lat,vehicle_state,vehicle_direction);

		if(Routing_command == 1){ //A.hamid reset routing command after 1 transmotion
 8002e42:	4b17      	ldr	r3, [pc, #92]	; (8002ea0 <StartTask06+0x140>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d102      	bne.n	8002e50 <StartTask06+0xf0>
			Routing_command=0;
 8002e4a:	4b15      	ldr	r3, [pc, #84]	; (8002ea0 <StartTask06+0x140>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	601a      	str	r2, [r3, #0]

		OBSTACLE_FLAG       = "obsatcle flag"
		OBSTACLE_SPEED      = "obstacle speed"
		OBSTACLE_distance   = "obstacle distance"
		 */
		if (len < 0 || len >= sizeof(test_data)) {
 8002e50:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	db17      	blt.n	8002e88 <StartTask06+0x128>
 8002e58:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e5c:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8002e60:	d212      	bcs.n	8002e88 <StartTask06+0x128>
			// handle error
		} else {
			HAL_StatusTypeDef status = HAL_UART_Transmit_DMA(&huart3, (uint8_t*)test_data, sizeof(test_data));
 8002e62:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 8002e66:	4918      	ldr	r1, [pc, #96]	; (8002ec8 <StartTask06+0x168>)
 8002e68:	4818      	ldr	r0, [pc, #96]	; (8002ecc <StartTask06+0x16c>)
 8002e6a:	f003 f983 	bl	8006174 <HAL_UART_Transmit_DMA>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
			//HAL_Delay(100);
			if (status != HAL_OK) {
 8002e74:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d105      	bne.n	8002e88 <StartTask06+0x128>
				// handle error
			} else {
				printf("Transmitted %d bytes of data: %s\n", sizeof(test_data), test_data);
 8002e7c:	4a12      	ldr	r2, [pc, #72]	; (8002ec8 <StartTask06+0x168>)
 8002e7e:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8002e82:	4813      	ldr	r0, [pc, #76]	; (8002ed0 <StartTask06+0x170>)
 8002e84:	f007 fe54 	bl	800ab30 <iprintf>
			}
		}

		osDelay(5000); //A.Hamid mqtt crashes with high amounts of msgs
 8002e88:	f241 3088 	movw	r0, #5000	; 0x1388
 8002e8c:	f004 fd0c 	bl	80078a8 <osDelay>
	{
 8002e90:	e76a      	b.n	8002d68 <StartTask06+0x8>
 8002e92:	bf00      	nop
 8002e94:	200008c0 	.word	0x200008c0
 8002e98:	20000008 	.word	0x20000008
 8002e9c:	20000004 	.word	0x20000004
 8002ea0:	20000ad4 	.word	0x20000ad4
 8002ea4:	200008f0 	.word	0x200008f0
 8002ea8:	20000ad8 	.word	0x20000ad8
 8002eac:	20000000 	.word	0x20000000
 8002eb0:	20000234 	.word	0x20000234
 8002eb4:	20000220 	.word	0x20000220
 8002eb8:	2000090c 	.word	0x2000090c
 8002ebc:	2000090d 	.word	0x2000090d
 8002ec0:	0800e6dc 	.word	0x0800e6dc
 8002ec4:	0800e4f4 	.word	0x0800e4f4
 8002ec8:	20000910 	.word	0x20000910
 8002ecc:	2000031c 	.word	0x2000031c
 8002ed0:	0800e5c4 	.word	0x0800e5c4

08002ed4 <Start_Rec_Transmit>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_Rec_Transmit */
void Start_Rec_Transmit(void *argument)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b088      	sub	sp, #32
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Rec_Transmit */
	/* Infinite loop */
	char temp_buffer[20] ={'\0'};
 8002edc:	2300      	movs	r3, #0
 8002ede:	60fb      	str	r3, [r7, #12]
 8002ee0:	f107 0310 	add.w	r3, r7, #16
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	605a      	str	r2, [r3, #4]
 8002eea:	609a      	str	r2, [r3, #8]
 8002eec:	60da      	str	r2, [r3, #12]
	for(;;)
	{

		if (Flag_Rec == 1)
 8002eee:	4b38      	ldr	r3, [pc, #224]	; (8002fd0 <Start_Rec_Transmit+0xfc>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d1fb      	bne.n	8002eee <Start_Rec_Transmit+0x1a>
		{
			rx_data[strcspn(rx_data, "\r\n")] = '\0';
 8002ef6:	4937      	ldr	r1, [pc, #220]	; (8002fd4 <Start_Rec_Transmit+0x100>)
 8002ef8:	4837      	ldr	r0, [pc, #220]	; (8002fd8 <Start_Rec_Transmit+0x104>)
 8002efa:	f007 fe72 	bl	800abe2 <strcspn>
 8002efe:	4603      	mov	r3, r0
 8002f00:	4a35      	ldr	r2, [pc, #212]	; (8002fd8 <Start_Rec_Transmit+0x104>)
 8002f02:	2100      	movs	r1, #0
 8002f04:	54d1      	strb	r1, [r2, r3]
			rx_data[strcspn(rx_data, "\r\n")] = '\0';
 8002f06:	4933      	ldr	r1, [pc, #204]	; (8002fd4 <Start_Rec_Transmit+0x100>)
 8002f08:	4833      	ldr	r0, [pc, #204]	; (8002fd8 <Start_Rec_Transmit+0x104>)
 8002f0a:	f007 fe6a 	bl	800abe2 <strcspn>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	4a31      	ldr	r2, [pc, #196]	; (8002fd8 <Start_Rec_Transmit+0x104>)
 8002f12:	2100      	movs	r1, #0
 8002f14:	54d1      	strb	r1, [r2, r3]
//			temp_buffer[20] = rx_data;
			strncpy(temp_buffer, rx_data, strlen(rx_data));
 8002f16:	4830      	ldr	r0, [pc, #192]	; (8002fd8 <Start_Rec_Transmit+0x104>)
 8002f18:	f7fd f95a 	bl	80001d0 <strlen>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	f107 030c 	add.w	r3, r7, #12
 8002f22:	492d      	ldr	r1, [pc, #180]	; (8002fd8 <Start_Rec_Transmit+0x104>)
 8002f24:	4618      	mov	r0, r3
 8002f26:	f007 fe6d 	bl	800ac04 <strncpy>
			memset((rx_data), '\0', strlen(rx_data)); 	//A.hamid  data gets corrupted mid way \
 8002f2a:	482b      	ldr	r0, [pc, #172]	; (8002fd8 <Start_Rec_Transmit+0x104>)
 8002f2c:	f7fd f950 	bl	80001d0 <strlen>
 8002f30:	4603      	mov	r3, r0
 8002f32:	461a      	mov	r2, r3
 8002f34:	2100      	movs	r1, #0
 8002f36:	4828      	ldr	r0, [pc, #160]	; (8002fd8 <Start_Rec_Transmit+0x104>)
 8002f38:	f007 f988 	bl	800a24c <memset>

			/*warning states*/

			/*directions*/
//			if (strstr(temp_buffer, "Right"))
			if (strstr(temp_buffer, "R"))
 8002f3c:	f107 030c 	add.w	r3, r7, #12
 8002f40:	2152      	movs	r1, #82	; 0x52
 8002f42:	4618      	mov	r0, r3
 8002f44:	f007 fe40 	bl	800abc8 <strchr>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d002      	beq.n	8002f54 <Start_Rec_Transmit+0x80>
			{
        right_state();
 8002f4e:	f7ff fd39 	bl	80029c4 <right_state>
 8002f52:	e016      	b.n	8002f82 <Start_Rec_Transmit+0xae>
			}
//			else if( strstr(temp_buffer, "Left"))
			else if (strstr(temp_buffer, "L"))
 8002f54:	f107 030c 	add.w	r3, r7, #12
 8002f58:	214c      	movs	r1, #76	; 0x4c
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f007 fe34 	bl	800abc8 <strchr>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d002      	beq.n	8002f6c <Start_Rec_Transmit+0x98>
			{
        left_state();
 8002f66:	f7ff fcff 	bl	8002968 <left_state>
 8002f6a:	e00a      	b.n	8002f82 <Start_Rec_Transmit+0xae>
			}
//			else if (strstr(temp_buffer, "Straight"))
			else if (strstr(temp_buffer, "S"))
 8002f6c:	f107 030c 	add.w	r3, r7, #12
 8002f70:	2153      	movs	r1, #83	; 0x53
 8002f72:	4618      	mov	r0, r3
 8002f74:	f007 fe28 	bl	800abc8 <strchr>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <Start_Rec_Transmit+0xae>
			{
        straight_state();
 8002f7e:	f7ff fd4f 	bl	8002a20 <straight_state>
			}else{}
			if (strstr(temp_buffer, "W"))
 8002f82:	f107 030c 	add.w	r3, r7, #12
 8002f86:	2157      	movs	r1, #87	; 0x57
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f007 fe1d 	bl	800abc8 <strchr>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d002      	beq.n	8002f9a <Start_Rec_Transmit+0xc6>
			{
					warning_state();
 8002f94:	f7ff fc80 	bl	8002898 <warning_state>
 8002f98:	e00a      	b.n	8002fb0 <Start_Rec_Transmit+0xdc>

			}else if(strstr(temp_buffer, "N")){
 8002f9a:	f107 030c 	add.w	r3, r7, #12
 8002f9e:	214e      	movs	r1, #78	; 0x4e
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f007 fe11 	bl	800abc8 <strchr>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <Start_Rec_Transmit+0xdc>

				safe_state();
 8002fac:	f7ff fca6 	bl	80028fc <safe_state>
      }else{}

      memset((temp_buffer), '\0', strlen(temp_buffer)); //A.hamid  // delete all buffer after reading
 8002fb0:	f107 030c 	add.w	r3, r7, #12
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7fd f90b 	bl	80001d0 <strlen>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	f107 030c 	add.w	r3, r7, #12
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f007 f942 	bl	800a24c <memset>

			Flag_Rec=0;
 8002fc8:	4b01      	ldr	r3, [pc, #4]	; (8002fd0 <Start_Rec_Transmit+0xfc>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	601a      	str	r2, [r3, #0]
		if (Flag_Rec == 1)
 8002fce:	e78e      	b.n	8002eee <Start_Rec_Transmit+0x1a>
 8002fd0:	20000af0 	.word	0x20000af0
 8002fd4:	0800e5e8 	.word	0x0800e5e8
 8002fd8:	20000adc 	.word	0x20000adc

08002fdc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a04      	ldr	r2, [pc, #16]	; (8002ffc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d101      	bne.n	8002ff2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002fee:	f000 fc6f 	bl	80038d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002ff2:	bf00      	nop
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	40001000 	.word	0x40001000

08003000 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003004:	b672      	cpsid	i
}
 8003006:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003008:	e7fe      	b.n	8003008 <Error_Handler+0x8>
	...

0800300c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003012:	2300      	movs	r3, #0
 8003014:	607b      	str	r3, [r7, #4]
 8003016:	4b12      	ldr	r3, [pc, #72]	; (8003060 <HAL_MspInit+0x54>)
 8003018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800301a:	4a11      	ldr	r2, [pc, #68]	; (8003060 <HAL_MspInit+0x54>)
 800301c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003020:	6453      	str	r3, [r2, #68]	; 0x44
 8003022:	4b0f      	ldr	r3, [pc, #60]	; (8003060 <HAL_MspInit+0x54>)
 8003024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003026:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800302a:	607b      	str	r3, [r7, #4]
 800302c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800302e:	2300      	movs	r3, #0
 8003030:	603b      	str	r3, [r7, #0]
 8003032:	4b0b      	ldr	r3, [pc, #44]	; (8003060 <HAL_MspInit+0x54>)
 8003034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003036:	4a0a      	ldr	r2, [pc, #40]	; (8003060 <HAL_MspInit+0x54>)
 8003038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800303c:	6413      	str	r3, [r2, #64]	; 0x40
 800303e:	4b08      	ldr	r3, [pc, #32]	; (8003060 <HAL_MspInit+0x54>)
 8003040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003046:	603b      	str	r3, [r7, #0]
 8003048:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800304a:	2200      	movs	r2, #0
 800304c:	210f      	movs	r1, #15
 800304e:	f06f 0001 	mvn.w	r0, #1
 8003052:	f000 fd39 	bl	8003ac8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003056:	bf00      	nop
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	40023800 	.word	0x40023800

08003064 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b08a      	sub	sp, #40	; 0x28
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800306c:	f107 0314 	add.w	r3, r7, #20
 8003070:	2200      	movs	r2, #0
 8003072:	601a      	str	r2, [r3, #0]
 8003074:	605a      	str	r2, [r3, #4]
 8003076:	609a      	str	r2, [r3, #8]
 8003078:	60da      	str	r2, [r3, #12]
 800307a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a1d      	ldr	r2, [pc, #116]	; (80030f8 <HAL_TIM_Base_MspInit+0x94>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d134      	bne.n	80030f0 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003086:	2300      	movs	r3, #0
 8003088:	613b      	str	r3, [r7, #16]
 800308a:	4b1c      	ldr	r3, [pc, #112]	; (80030fc <HAL_TIM_Base_MspInit+0x98>)
 800308c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800308e:	4a1b      	ldr	r2, [pc, #108]	; (80030fc <HAL_TIM_Base_MspInit+0x98>)
 8003090:	f043 0301 	orr.w	r3, r3, #1
 8003094:	6453      	str	r3, [r2, #68]	; 0x44
 8003096:	4b19      	ldr	r3, [pc, #100]	; (80030fc <HAL_TIM_Base_MspInit+0x98>)
 8003098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	613b      	str	r3, [r7, #16]
 80030a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80030a2:	2300      	movs	r3, #0
 80030a4:	60fb      	str	r3, [r7, #12]
 80030a6:	4b15      	ldr	r3, [pc, #84]	; (80030fc <HAL_TIM_Base_MspInit+0x98>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	4a14      	ldr	r2, [pc, #80]	; (80030fc <HAL_TIM_Base_MspInit+0x98>)
 80030ac:	f043 0310 	orr.w	r3, r3, #16
 80030b0:	6313      	str	r3, [r2, #48]	; 0x30
 80030b2:	4b12      	ldr	r3, [pc, #72]	; (80030fc <HAL_TIM_Base_MspInit+0x98>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	f003 0310 	and.w	r3, r3, #16
 80030ba:	60fb      	str	r3, [r7, #12]
 80030bc:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 80030be:	f44f 5328 	mov.w	r3, #10752	; 0x2a00
 80030c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c4:	2302      	movs	r3, #2
 80030c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c8:	2300      	movs	r3, #0
 80030ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030cc:	2300      	movs	r3, #0
 80030ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80030d0:	2301      	movs	r3, #1
 80030d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030d4:	f107 0314 	add.w	r3, r7, #20
 80030d8:	4619      	mov	r1, r3
 80030da:	4809      	ldr	r0, [pc, #36]	; (8003100 <HAL_TIM_Base_MspInit+0x9c>)
 80030dc:	f001 f920 	bl	8004320 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80030e0:	2200      	movs	r2, #0
 80030e2:	2105      	movs	r1, #5
 80030e4:	201b      	movs	r0, #27
 80030e6:	f000 fcef 	bl	8003ac8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80030ea:	201b      	movs	r0, #27
 80030ec:	f000 fd08 	bl	8003b00 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80030f0:	bf00      	nop
 80030f2:	3728      	adds	r7, #40	; 0x28
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	40010000 	.word	0x40010000
 80030fc:	40023800 	.word	0x40023800
 8003100:	40021000 	.word	0x40021000

08003104 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b08e      	sub	sp, #56	; 0x38
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800310c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	605a      	str	r2, [r3, #4]
 8003116:	609a      	str	r2, [r3, #8]
 8003118:	60da      	str	r2, [r3, #12]
 800311a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a67      	ldr	r2, [pc, #412]	; (80032c0 <HAL_UART_MspInit+0x1bc>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d163      	bne.n	80031ee <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003126:	2300      	movs	r3, #0
 8003128:	623b      	str	r3, [r7, #32]
 800312a:	4b66      	ldr	r3, [pc, #408]	; (80032c4 <HAL_UART_MspInit+0x1c0>)
 800312c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312e:	4a65      	ldr	r2, [pc, #404]	; (80032c4 <HAL_UART_MspInit+0x1c0>)
 8003130:	f043 0310 	orr.w	r3, r3, #16
 8003134:	6453      	str	r3, [r2, #68]	; 0x44
 8003136:	4b63      	ldr	r3, [pc, #396]	; (80032c4 <HAL_UART_MspInit+0x1c0>)
 8003138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800313a:	f003 0310 	and.w	r3, r3, #16
 800313e:	623b      	str	r3, [r7, #32]
 8003140:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003142:	2300      	movs	r3, #0
 8003144:	61fb      	str	r3, [r7, #28]
 8003146:	4b5f      	ldr	r3, [pc, #380]	; (80032c4 <HAL_UART_MspInit+0x1c0>)
 8003148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314a:	4a5e      	ldr	r2, [pc, #376]	; (80032c4 <HAL_UART_MspInit+0x1c0>)
 800314c:	f043 0301 	orr.w	r3, r3, #1
 8003150:	6313      	str	r3, [r2, #48]	; 0x30
 8003152:	4b5c      	ldr	r3, [pc, #368]	; (80032c4 <HAL_UART_MspInit+0x1c0>)
 8003154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003156:	f003 0301 	and.w	r3, r3, #1
 800315a:	61fb      	str	r3, [r7, #28]
 800315c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800315e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003162:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003164:	2302      	movs	r3, #2
 8003166:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003168:	2300      	movs	r3, #0
 800316a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800316c:	2303      	movs	r3, #3
 800316e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003170:	2307      	movs	r3, #7
 8003172:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003174:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003178:	4619      	mov	r1, r3
 800317a:	4853      	ldr	r0, [pc, #332]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 800317c:	f001 f8d0 	bl	8004320 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003180:	4b52      	ldr	r3, [pc, #328]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 8003182:	4a53      	ldr	r2, [pc, #332]	; (80032d0 <HAL_UART_MspInit+0x1cc>)
 8003184:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003186:	4b51      	ldr	r3, [pc, #324]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 8003188:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800318c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800318e:	4b4f      	ldr	r3, [pc, #316]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 8003190:	2200      	movs	r2, #0
 8003192:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003194:	4b4d      	ldr	r3, [pc, #308]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 8003196:	2200      	movs	r2, #0
 8003198:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800319a:	4b4c      	ldr	r3, [pc, #304]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 800319c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031a0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031a2:	4b4a      	ldr	r3, [pc, #296]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031a8:	4b48      	ldr	r3, [pc, #288]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80031ae:	4b47      	ldr	r3, [pc, #284]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80031b4:	4b45      	ldr	r3, [pc, #276]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031ba:	4b44      	ldr	r3, [pc, #272]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 80031bc:	2200      	movs	r2, #0
 80031be:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80031c0:	4842      	ldr	r0, [pc, #264]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 80031c2:	f000 fcab 	bl	8003b1c <HAL_DMA_Init>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d001      	beq.n	80031d0 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80031cc:	f7ff ff18 	bl	8003000 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4a3e      	ldr	r2, [pc, #248]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 80031d4:	639a      	str	r2, [r3, #56]	; 0x38
 80031d6:	4a3d      	ldr	r2, [pc, #244]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80031dc:	2200      	movs	r2, #0
 80031de:	2105      	movs	r1, #5
 80031e0:	2025      	movs	r0, #37	; 0x25
 80031e2:	f000 fc71 	bl	8003ac8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031e6:	2025      	movs	r0, #37	; 0x25
 80031e8:	f000 fc8a 	bl	8003b00 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80031ec:	e10f      	b.n	800340e <HAL_UART_MspInit+0x30a>
  else if(huart->Instance==USART2)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a38      	ldr	r2, [pc, #224]	; (80032d4 <HAL_UART_MspInit+0x1d0>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d173      	bne.n	80032e0 <HAL_UART_MspInit+0x1dc>
    __HAL_RCC_USART2_CLK_ENABLE();
 80031f8:	2300      	movs	r3, #0
 80031fa:	61bb      	str	r3, [r7, #24]
 80031fc:	4b31      	ldr	r3, [pc, #196]	; (80032c4 <HAL_UART_MspInit+0x1c0>)
 80031fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003200:	4a30      	ldr	r2, [pc, #192]	; (80032c4 <HAL_UART_MspInit+0x1c0>)
 8003202:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003206:	6413      	str	r3, [r2, #64]	; 0x40
 8003208:	4b2e      	ldr	r3, [pc, #184]	; (80032c4 <HAL_UART_MspInit+0x1c0>)
 800320a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003210:	61bb      	str	r3, [r7, #24]
 8003212:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003214:	2300      	movs	r3, #0
 8003216:	617b      	str	r3, [r7, #20]
 8003218:	4b2a      	ldr	r3, [pc, #168]	; (80032c4 <HAL_UART_MspInit+0x1c0>)
 800321a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321c:	4a29      	ldr	r2, [pc, #164]	; (80032c4 <HAL_UART_MspInit+0x1c0>)
 800321e:	f043 0301 	orr.w	r3, r3, #1
 8003222:	6313      	str	r3, [r2, #48]	; 0x30
 8003224:	4b27      	ldr	r3, [pc, #156]	; (80032c4 <HAL_UART_MspInit+0x1c0>)
 8003226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	617b      	str	r3, [r7, #20]
 800322e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003230:	230c      	movs	r3, #12
 8003232:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003234:	2302      	movs	r3, #2
 8003236:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003238:	2300      	movs	r3, #0
 800323a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800323c:	2303      	movs	r3, #3
 800323e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003240:	2307      	movs	r3, #7
 8003242:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003244:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003248:	4619      	mov	r1, r3
 800324a:	481f      	ldr	r0, [pc, #124]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 800324c:	f001 f868 	bl	8004320 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003250:	4b21      	ldr	r3, [pc, #132]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 8003252:	4a22      	ldr	r2, [pc, #136]	; (80032dc <HAL_UART_MspInit+0x1d8>)
 8003254:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003256:	4b20      	ldr	r3, [pc, #128]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 8003258:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800325c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800325e:	4b1e      	ldr	r3, [pc, #120]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 8003260:	2200      	movs	r2, #0
 8003262:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003264:	4b1c      	ldr	r3, [pc, #112]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 8003266:	2200      	movs	r2, #0
 8003268:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800326a:	4b1b      	ldr	r3, [pc, #108]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 800326c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003270:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003272:	4b19      	ldr	r3, [pc, #100]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 8003274:	2200      	movs	r2, #0
 8003276:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003278:	4b17      	ldr	r3, [pc, #92]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 800327a:	2200      	movs	r2, #0
 800327c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800327e:	4b16      	ldr	r3, [pc, #88]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 8003280:	2200      	movs	r2, #0
 8003282:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003284:	4b14      	ldr	r3, [pc, #80]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 8003286:	2200      	movs	r2, #0
 8003288:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800328a:	4b13      	ldr	r3, [pc, #76]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 800328c:	2200      	movs	r2, #0
 800328e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003290:	4811      	ldr	r0, [pc, #68]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 8003292:	f000 fc43 	bl	8003b1c <HAL_DMA_Init>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 800329c:	f7ff feb0 	bl	8003000 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a0d      	ldr	r2, [pc, #52]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 80032a4:	639a      	str	r2, [r3, #56]	; 0x38
 80032a6:	4a0c      	ldr	r2, [pc, #48]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80032ac:	2200      	movs	r2, #0
 80032ae:	2105      	movs	r1, #5
 80032b0:	2026      	movs	r0, #38	; 0x26
 80032b2:	f000 fc09 	bl	8003ac8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80032b6:	2026      	movs	r0, #38	; 0x26
 80032b8:	f000 fc22 	bl	8003b00 <HAL_NVIC_EnableIRQ>
}
 80032bc:	e0a7      	b.n	800340e <HAL_UART_MspInit+0x30a>
 80032be:	bf00      	nop
 80032c0:	40011000 	.word	0x40011000
 80032c4:	40023800 	.word	0x40023800
 80032c8:	40020000 	.word	0x40020000
 80032cc:	20000360 	.word	0x20000360
 80032d0:	40026440 	.word	0x40026440
 80032d4:	40004400 	.word	0x40004400
 80032d8:	200003c0 	.word	0x200003c0
 80032dc:	40026088 	.word	0x40026088
  else if(huart->Instance==USART3)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a4c      	ldr	r2, [pc, #304]	; (8003418 <HAL_UART_MspInit+0x314>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	f040 8091 	bne.w	800340e <HAL_UART_MspInit+0x30a>
    __HAL_RCC_USART3_CLK_ENABLE();
 80032ec:	2300      	movs	r3, #0
 80032ee:	613b      	str	r3, [r7, #16]
 80032f0:	4b4a      	ldr	r3, [pc, #296]	; (800341c <HAL_UART_MspInit+0x318>)
 80032f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f4:	4a49      	ldr	r2, [pc, #292]	; (800341c <HAL_UART_MspInit+0x318>)
 80032f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032fa:	6413      	str	r3, [r2, #64]	; 0x40
 80032fc:	4b47      	ldr	r3, [pc, #284]	; (800341c <HAL_UART_MspInit+0x318>)
 80032fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003300:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003304:	613b      	str	r3, [r7, #16]
 8003306:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003308:	2300      	movs	r3, #0
 800330a:	60fb      	str	r3, [r7, #12]
 800330c:	4b43      	ldr	r3, [pc, #268]	; (800341c <HAL_UART_MspInit+0x318>)
 800330e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003310:	4a42      	ldr	r2, [pc, #264]	; (800341c <HAL_UART_MspInit+0x318>)
 8003312:	f043 0302 	orr.w	r3, r3, #2
 8003316:	6313      	str	r3, [r2, #48]	; 0x30
 8003318:	4b40      	ldr	r3, [pc, #256]	; (800341c <HAL_UART_MspInit+0x318>)
 800331a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331c:	f003 0302 	and.w	r3, r3, #2
 8003320:	60fb      	str	r3, [r7, #12]
 8003322:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003324:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003328:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800332a:	2302      	movs	r3, #2
 800332c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332e:	2300      	movs	r3, #0
 8003330:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003332:	2303      	movs	r3, #3
 8003334:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003336:	2307      	movs	r3, #7
 8003338:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800333a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800333e:	4619      	mov	r1, r3
 8003340:	4837      	ldr	r0, [pc, #220]	; (8003420 <HAL_UART_MspInit+0x31c>)
 8003342:	f000 ffed 	bl	8004320 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003346:	4b37      	ldr	r3, [pc, #220]	; (8003424 <HAL_UART_MspInit+0x320>)
 8003348:	4a37      	ldr	r2, [pc, #220]	; (8003428 <HAL_UART_MspInit+0x324>)
 800334a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800334c:	4b35      	ldr	r3, [pc, #212]	; (8003424 <HAL_UART_MspInit+0x320>)
 800334e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003352:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003354:	4b33      	ldr	r3, [pc, #204]	; (8003424 <HAL_UART_MspInit+0x320>)
 8003356:	2240      	movs	r2, #64	; 0x40
 8003358:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800335a:	4b32      	ldr	r3, [pc, #200]	; (8003424 <HAL_UART_MspInit+0x320>)
 800335c:	2200      	movs	r2, #0
 800335e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003360:	4b30      	ldr	r3, [pc, #192]	; (8003424 <HAL_UART_MspInit+0x320>)
 8003362:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003366:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003368:	4b2e      	ldr	r3, [pc, #184]	; (8003424 <HAL_UART_MspInit+0x320>)
 800336a:	2200      	movs	r2, #0
 800336c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800336e:	4b2d      	ldr	r3, [pc, #180]	; (8003424 <HAL_UART_MspInit+0x320>)
 8003370:	2200      	movs	r2, #0
 8003372:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003374:	4b2b      	ldr	r3, [pc, #172]	; (8003424 <HAL_UART_MspInit+0x320>)
 8003376:	2200      	movs	r2, #0
 8003378:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800337a:	4b2a      	ldr	r3, [pc, #168]	; (8003424 <HAL_UART_MspInit+0x320>)
 800337c:	2200      	movs	r2, #0
 800337e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003380:	4b28      	ldr	r3, [pc, #160]	; (8003424 <HAL_UART_MspInit+0x320>)
 8003382:	2200      	movs	r2, #0
 8003384:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003386:	4827      	ldr	r0, [pc, #156]	; (8003424 <HAL_UART_MspInit+0x320>)
 8003388:	f000 fbc8 	bl	8003b1c <HAL_DMA_Init>
 800338c:	4603      	mov	r3, r0
 800338e:	2b00      	cmp	r3, #0
 8003390:	d001      	beq.n	8003396 <HAL_UART_MspInit+0x292>
      Error_Handler();
 8003392:	f7ff fe35 	bl	8003000 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a22      	ldr	r2, [pc, #136]	; (8003424 <HAL_UART_MspInit+0x320>)
 800339a:	635a      	str	r2, [r3, #52]	; 0x34
 800339c:	4a21      	ldr	r2, [pc, #132]	; (8003424 <HAL_UART_MspInit+0x320>)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80033a2:	4b22      	ldr	r3, [pc, #136]	; (800342c <HAL_UART_MspInit+0x328>)
 80033a4:	4a22      	ldr	r2, [pc, #136]	; (8003430 <HAL_UART_MspInit+0x32c>)
 80033a6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80033a8:	4b20      	ldr	r3, [pc, #128]	; (800342c <HAL_UART_MspInit+0x328>)
 80033aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80033ae:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033b0:	4b1e      	ldr	r3, [pc, #120]	; (800342c <HAL_UART_MspInit+0x328>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033b6:	4b1d      	ldr	r3, [pc, #116]	; (800342c <HAL_UART_MspInit+0x328>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80033bc:	4b1b      	ldr	r3, [pc, #108]	; (800342c <HAL_UART_MspInit+0x328>)
 80033be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033c2:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033c4:	4b19      	ldr	r3, [pc, #100]	; (800342c <HAL_UART_MspInit+0x328>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033ca:	4b18      	ldr	r3, [pc, #96]	; (800342c <HAL_UART_MspInit+0x328>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80033d0:	4b16      	ldr	r3, [pc, #88]	; (800342c <HAL_UART_MspInit+0x328>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80033d6:	4b15      	ldr	r3, [pc, #84]	; (800342c <HAL_UART_MspInit+0x328>)
 80033d8:	2200      	movs	r2, #0
 80033da:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80033dc:	4b13      	ldr	r3, [pc, #76]	; (800342c <HAL_UART_MspInit+0x328>)
 80033de:	2200      	movs	r2, #0
 80033e0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80033e2:	4812      	ldr	r0, [pc, #72]	; (800342c <HAL_UART_MspInit+0x328>)
 80033e4:	f000 fb9a 	bl	8003b1c <HAL_DMA_Init>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <HAL_UART_MspInit+0x2ee>
      Error_Handler();
 80033ee:	f7ff fe07 	bl	8003000 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a0d      	ldr	r2, [pc, #52]	; (800342c <HAL_UART_MspInit+0x328>)
 80033f6:	639a      	str	r2, [r3, #56]	; 0x38
 80033f8:	4a0c      	ldr	r2, [pc, #48]	; (800342c <HAL_UART_MspInit+0x328>)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80033fe:	2200      	movs	r2, #0
 8003400:	2105      	movs	r1, #5
 8003402:	2027      	movs	r0, #39	; 0x27
 8003404:	f000 fb60 	bl	8003ac8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003408:	2027      	movs	r0, #39	; 0x27
 800340a:	f000 fb79 	bl	8003b00 <HAL_NVIC_EnableIRQ>
}
 800340e:	bf00      	nop
 8003410:	3738      	adds	r7, #56	; 0x38
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	40004800 	.word	0x40004800
 800341c:	40023800 	.word	0x40023800
 8003420:	40020400 	.word	0x40020400
 8003424:	20000420 	.word	0x20000420
 8003428:	40026058 	.word	0x40026058
 800342c:	20000480 	.word	0x20000480
 8003430:	40026028 	.word	0x40026028

08003434 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b08e      	sub	sp, #56	; 0x38
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800343c:	2300      	movs	r3, #0
 800343e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003440:	2300      	movs	r3, #0
 8003442:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003444:	2300      	movs	r3, #0
 8003446:	60fb      	str	r3, [r7, #12]
 8003448:	4b33      	ldr	r3, [pc, #204]	; (8003518 <HAL_InitTick+0xe4>)
 800344a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344c:	4a32      	ldr	r2, [pc, #200]	; (8003518 <HAL_InitTick+0xe4>)
 800344e:	f043 0310 	orr.w	r3, r3, #16
 8003452:	6413      	str	r3, [r2, #64]	; 0x40
 8003454:	4b30      	ldr	r3, [pc, #192]	; (8003518 <HAL_InitTick+0xe4>)
 8003456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003458:	f003 0310 	and.w	r3, r3, #16
 800345c:	60fb      	str	r3, [r7, #12]
 800345e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003460:	f107 0210 	add.w	r2, r7, #16
 8003464:	f107 0314 	add.w	r3, r7, #20
 8003468:	4611      	mov	r1, r2
 800346a:	4618      	mov	r0, r3
 800346c:	f001 fdd8 	bl	8005020 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003470:	6a3b      	ldr	r3, [r7, #32]
 8003472:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003476:	2b00      	cmp	r3, #0
 8003478:	d103      	bne.n	8003482 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800347a:	f001 fda9 	bl	8004fd0 <HAL_RCC_GetPCLK1Freq>
 800347e:	6378      	str	r0, [r7, #52]	; 0x34
 8003480:	e004      	b.n	800348c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003482:	f001 fda5 	bl	8004fd0 <HAL_RCC_GetPCLK1Freq>
 8003486:	4603      	mov	r3, r0
 8003488:	005b      	lsls	r3, r3, #1
 800348a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800348c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800348e:	4a23      	ldr	r2, [pc, #140]	; (800351c <HAL_InitTick+0xe8>)
 8003490:	fba2 2303 	umull	r2, r3, r2, r3
 8003494:	0c9b      	lsrs	r3, r3, #18
 8003496:	3b01      	subs	r3, #1
 8003498:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800349a:	4b21      	ldr	r3, [pc, #132]	; (8003520 <HAL_InitTick+0xec>)
 800349c:	4a21      	ldr	r2, [pc, #132]	; (8003524 <HAL_InitTick+0xf0>)
 800349e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80034a0:	4b1f      	ldr	r3, [pc, #124]	; (8003520 <HAL_InitTick+0xec>)
 80034a2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80034a6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80034a8:	4a1d      	ldr	r2, [pc, #116]	; (8003520 <HAL_InitTick+0xec>)
 80034aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ac:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80034ae:	4b1c      	ldr	r3, [pc, #112]	; (8003520 <HAL_InitTick+0xec>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034b4:	4b1a      	ldr	r3, [pc, #104]	; (8003520 <HAL_InitTick+0xec>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034ba:	4b19      	ldr	r3, [pc, #100]	; (8003520 <HAL_InitTick+0xec>)
 80034bc:	2200      	movs	r2, #0
 80034be:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80034c0:	4817      	ldr	r0, [pc, #92]	; (8003520 <HAL_InitTick+0xec>)
 80034c2:	f001 fddf 	bl	8005084 <HAL_TIM_Base_Init>
 80034c6:	4603      	mov	r3, r0
 80034c8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80034cc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d11b      	bne.n	800350c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80034d4:	4812      	ldr	r0, [pc, #72]	; (8003520 <HAL_InitTick+0xec>)
 80034d6:	f001 fe25 	bl	8005124 <HAL_TIM_Base_Start_IT>
 80034da:	4603      	mov	r3, r0
 80034dc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80034e0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d111      	bne.n	800350c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80034e8:	2036      	movs	r0, #54	; 0x36
 80034ea:	f000 fb09 	bl	8003b00 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2b0f      	cmp	r3, #15
 80034f2:	d808      	bhi.n	8003506 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80034f4:	2200      	movs	r2, #0
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	2036      	movs	r0, #54	; 0x36
 80034fa:	f000 fae5 	bl	8003ac8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034fe:	4a0a      	ldr	r2, [pc, #40]	; (8003528 <HAL_InitTick+0xf4>)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6013      	str	r3, [r2, #0]
 8003504:	e002      	b.n	800350c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800350c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8003510:	4618      	mov	r0, r3
 8003512:	3738      	adds	r7, #56	; 0x38
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40023800 	.word	0x40023800
 800351c:	431bde83 	.word	0x431bde83
 8003520:	20000b40 	.word	0x20000b40
 8003524:	40001000 	.word	0x40001000
 8003528:	20000010 	.word	0x20000010

0800352c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800352c:	b480      	push	{r7}
 800352e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8003530:	e7fe      	b.n	8003530 <NMI_Handler+0x4>

08003532 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003532:	b480      	push	{r7}
 8003534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003536:	e7fe      	b.n	8003536 <HardFault_Handler+0x4>

08003538 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003538:	b480      	push	{r7}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800353c:	e7fe      	b.n	800353c <MemManage_Handler+0x4>

0800353e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800353e:	b480      	push	{r7}
 8003540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003542:	e7fe      	b.n	8003542 <BusFault_Handler+0x4>

08003544 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003548:	e7fe      	b.n	8003548 <UsageFault_Handler+0x4>

0800354a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800354a:	b480      	push	{r7}
 800354c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800354e:	bf00      	nop
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr

08003558 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800355c:	2001      	movs	r0, #1
 800355e:	f001 f8af 	bl	80046c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}
	...

08003568 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800356c:	4802      	ldr	r0, [pc, #8]	; (8003578 <DMA1_Stream1_IRQHandler+0x10>)
 800356e:	f000 fc6d 	bl	8003e4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003572:	bf00      	nop
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20000480 	.word	0x20000480

0800357c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003580:	4802      	ldr	r0, [pc, #8]	; (800358c <DMA1_Stream3_IRQHandler+0x10>)
 8003582:	f000 fc63 	bl	8003e4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003586:	bf00      	nop
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	20000420 	.word	0x20000420

08003590 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003594:	4802      	ldr	r0, [pc, #8]	; (80035a0 <DMA1_Stream5_IRQHandler+0x10>)
 8003596:	f000 fc59 	bl	8003e4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800359a:	bf00      	nop
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	200003c0 	.word	0x200003c0

080035a4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80035a8:	4802      	ldr	r0, [pc, #8]	; (80035b4 <TIM1_CC_IRQHandler+0x10>)
 80035aa:	f001 ffad 	bl	8005508 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80035ae:	bf00      	nop
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	2000024c 	.word	0x2000024c

080035b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	uint32_t tmp = 0;
 80035be:	2300      	movs	r3, #0
 80035c0:	60fb      	str	r3, [r7, #12]
	uint8_t error;

	if((__HAL_UART_GET_FLAG(&huart1,UART_FLAG_IDLE) != RESET))
 80035c2:	4b1a      	ldr	r3, [pc, #104]	; (800362c <USART1_IRQHandler+0x74>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0310 	and.w	r3, r3, #16
 80035cc:	2b10      	cmp	r3, #16
 80035ce:	d126      	bne.n	800361e <USART1_IRQHandler+0x66>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80035d0:	2300      	movs	r3, #0
 80035d2:	607b      	str	r3, [r7, #4]
 80035d4:	4b15      	ldr	r3, [pc, #84]	; (800362c <USART1_IRQHandler+0x74>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	607b      	str	r3, [r7, #4]
 80035dc:	4b13      	ldr	r3, [pc, #76]	; (800362c <USART1_IRQHandler+0x74>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	607b      	str	r3, [r7, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]

		tmp = huart1.Instance->SR;
 80035e6:	4b11      	ldr	r3, [pc, #68]	; (800362c <USART1_IRQHandler+0x74>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	60fb      	str	r3, [r7, #12]
		tmp = huart1.Instance->DR;
 80035ee:	4b0f      	ldr	r3, [pc, #60]	; (800362c <USART1_IRQHandler+0x74>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	60fb      	str	r3, [r7, #12]

		HAL_UART_DMAStop(&huart1);
 80035f6:	480d      	ldr	r0, [pc, #52]	; (800362c <USART1_IRQHandler+0x74>)
 80035f8:	f002 fe6a 	bl	80062d0 <HAL_UART_DMAStop>

		tmp =  USART_BUF_SIZE - hdma_usart1_rx.Instance->NDTR;
 80035fc:	4b0c      	ldr	r3, [pc, #48]	; (8003630 <USART1_IRQHandler+0x78>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003606:	60fb      	str	r3, [r7, #12]

		HAL_UART_Receive_DMA(&huart1, g_usart1_rx_buf, USART_BUF_SIZE);
 8003608:	2240      	movs	r2, #64	; 0x40
 800360a:	490a      	ldr	r1, [pc, #40]	; (8003634 <USART1_IRQHandler+0x7c>)
 800360c:	4807      	ldr	r0, [pc, #28]	; (800362c <USART1_IRQHandler+0x74>)
 800360e:	f002 fe2f 	bl	8006270 <HAL_UART_Receive_DMA>

		error=Lidar_get_distance(g_usart1_rx_buf, 9);
 8003612:	2109      	movs	r1, #9
 8003614:	4807      	ldr	r0, [pc, #28]	; (8003634 <USART1_IRQHandler+0x7c>)
 8003616:	f7fd fdf7 	bl	8001208 <Lidar_get_distance>
 800361a:	4603      	mov	r3, r0
 800361c:	72fb      	strb	r3, [r7, #11]
	}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800361e:	4803      	ldr	r0, [pc, #12]	; (800362c <USART1_IRQHandler+0x74>)
 8003620:	f002 ff3a 	bl	8006498 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003624:	bf00      	nop
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	20000294 	.word	0x20000294
 8003630:	20000360 	.word	0x20000360
 8003634:	20000b00 	.word	0x20000b00

08003638 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800363c:	4802      	ldr	r0, [pc, #8]	; (8003648 <USART2_IRQHandler+0x10>)
 800363e:	f002 ff2b 	bl	8006498 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003642:	bf00      	nop
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	200002d8 	.word	0x200002d8

0800364c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003650:	4802      	ldr	r0, [pc, #8]	; (800365c <USART3_IRQHandler+0x10>)
 8003652:	f002 ff21 	bl	8006498 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003656:	bf00      	nop
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	2000031c 	.word	0x2000031c

08003660 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003664:	4802      	ldr	r0, [pc, #8]	; (8003670 <TIM6_DAC_IRQHandler+0x10>)
 8003666:	f001 ff4f 	bl	8005508 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800366a:	bf00      	nop
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	20000b40 	.word	0x20000b40

08003674 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003678:	4802      	ldr	r0, [pc, #8]	; (8003684 <DMA2_Stream2_IRQHandler+0x10>)
 800367a:	f000 fbe7 	bl	8003e4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800367e:	bf00      	nop
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	20000360 	.word	0x20000360

08003688 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
  return 1;
 800368c:	2301      	movs	r3, #1
}
 800368e:	4618      	mov	r0, r3
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <_kill>:

int _kill(int pid, int sig)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80036a2:	f006 fd9b 	bl	800a1dc <__errno>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2216      	movs	r2, #22
 80036aa:	601a      	str	r2, [r3, #0]
  return -1;
 80036ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3708      	adds	r7, #8
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <_exit>:

void _exit (int status)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80036c0:	f04f 31ff 	mov.w	r1, #4294967295
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f7ff ffe7 	bl	8003698 <_kill>
  while (1) {}    /* Make sure we hang here */
 80036ca:	e7fe      	b.n	80036ca <_exit+0x12>

080036cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b086      	sub	sp, #24
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036d8:	2300      	movs	r3, #0
 80036da:	617b      	str	r3, [r7, #20]
 80036dc:	e00a      	b.n	80036f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80036de:	f3af 8000 	nop.w
 80036e2:	4601      	mov	r1, r0
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	1c5a      	adds	r2, r3, #1
 80036e8:	60ba      	str	r2, [r7, #8]
 80036ea:	b2ca      	uxtb	r2, r1
 80036ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	3301      	adds	r3, #1
 80036f2:	617b      	str	r3, [r7, #20]
 80036f4:	697a      	ldr	r2, [r7, #20]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	dbf0      	blt.n	80036de <_read+0x12>
  }

  return len;
 80036fc:	687b      	ldr	r3, [r7, #4]
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3718      	adds	r7, #24
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}

08003706 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003706:	b580      	push	{r7, lr}
 8003708:	b086      	sub	sp, #24
 800370a:	af00      	add	r7, sp, #0
 800370c:	60f8      	str	r0, [r7, #12]
 800370e:	60b9      	str	r1, [r7, #8]
 8003710:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003712:	2300      	movs	r3, #0
 8003714:	617b      	str	r3, [r7, #20]
 8003716:	e009      	b.n	800372c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	1c5a      	adds	r2, r3, #1
 800371c:	60ba      	str	r2, [r7, #8]
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	4618      	mov	r0, r3
 8003722:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	3301      	adds	r3, #1
 800372a:	617b      	str	r3, [r7, #20]
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	429a      	cmp	r2, r3
 8003732:	dbf1      	blt.n	8003718 <_write+0x12>
  }
  return len;
 8003734:	687b      	ldr	r3, [r7, #4]
}
 8003736:	4618      	mov	r0, r3
 8003738:	3718      	adds	r7, #24
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <_close>:

int _close(int file)
{
 800373e:	b480      	push	{r7}
 8003740:	b083      	sub	sp, #12
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003746:	f04f 33ff 	mov.w	r3, #4294967295
}
 800374a:	4618      	mov	r0, r3
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr

08003756 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003756:	b480      	push	{r7}
 8003758:	b083      	sub	sp, #12
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
 800375e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003766:	605a      	str	r2, [r3, #4]
  return 0;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr

08003776 <_isatty>:

int _isatty(int file)
{
 8003776:	b480      	push	{r7}
 8003778:	b083      	sub	sp, #12
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800377e:	2301      	movs	r3, #1
}
 8003780:	4618      	mov	r0, r3
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	3714      	adds	r7, #20
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr
	...

080037a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037b0:	4a14      	ldr	r2, [pc, #80]	; (8003804 <_sbrk+0x5c>)
 80037b2:	4b15      	ldr	r3, [pc, #84]	; (8003808 <_sbrk+0x60>)
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037bc:	4b13      	ldr	r3, [pc, #76]	; (800380c <_sbrk+0x64>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d102      	bne.n	80037ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037c4:	4b11      	ldr	r3, [pc, #68]	; (800380c <_sbrk+0x64>)
 80037c6:	4a12      	ldr	r2, [pc, #72]	; (8003810 <_sbrk+0x68>)
 80037c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037ca:	4b10      	ldr	r3, [pc, #64]	; (800380c <_sbrk+0x64>)
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4413      	add	r3, r2
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d207      	bcs.n	80037e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037d8:	f006 fd00 	bl	800a1dc <__errno>
 80037dc:	4603      	mov	r3, r0
 80037de:	220c      	movs	r2, #12
 80037e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037e2:	f04f 33ff 	mov.w	r3, #4294967295
 80037e6:	e009      	b.n	80037fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037e8:	4b08      	ldr	r3, [pc, #32]	; (800380c <_sbrk+0x64>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037ee:	4b07      	ldr	r3, [pc, #28]	; (800380c <_sbrk+0x64>)
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4413      	add	r3, r2
 80037f6:	4a05      	ldr	r2, [pc, #20]	; (800380c <_sbrk+0x64>)
 80037f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037fa:	68fb      	ldr	r3, [r7, #12]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3718      	adds	r7, #24
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	20020000 	.word	0x20020000
 8003808:	00000400 	.word	0x00000400
 800380c:	20000b88 	.word	0x20000b88
 8003810:	200054f0 	.word	0x200054f0

08003814 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003818:	4b06      	ldr	r3, [pc, #24]	; (8003834 <SystemInit+0x20>)
 800381a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800381e:	4a05      	ldr	r2, [pc, #20]	; (8003834 <SystemInit+0x20>)
 8003820:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003824:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003828:	bf00      	nop
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	e000ed00 	.word	0xe000ed00

08003838 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003838:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003870 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800383c:	480d      	ldr	r0, [pc, #52]	; (8003874 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800383e:	490e      	ldr	r1, [pc, #56]	; (8003878 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003840:	4a0e      	ldr	r2, [pc, #56]	; (800387c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003842:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003844:	e002      	b.n	800384c <LoopCopyDataInit>

08003846 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003846:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003848:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800384a:	3304      	adds	r3, #4

0800384c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800384c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800384e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003850:	d3f9      	bcc.n	8003846 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003852:	4a0b      	ldr	r2, [pc, #44]	; (8003880 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003854:	4c0b      	ldr	r4, [pc, #44]	; (8003884 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003856:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003858:	e001      	b.n	800385e <LoopFillZerobss>

0800385a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800385a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800385c:	3204      	adds	r2, #4

0800385e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800385e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003860:	d3fb      	bcc.n	800385a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003862:	f7ff ffd7 	bl	8003814 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003866:	f006 fcbf 	bl	800a1e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800386a:	f7fe fcbf 	bl	80021ec <main>
  bx  lr    
 800386e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003870:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003874:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003878:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 800387c:	0800eb20 	.word	0x0800eb20
  ldr r2, =_sbss
 8003880:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003884:	200054f0 	.word	0x200054f0

08003888 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003888:	e7fe      	b.n	8003888 <ADC_IRQHandler>
	...

0800388c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003890:	4b0e      	ldr	r3, [pc, #56]	; (80038cc <HAL_Init+0x40>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a0d      	ldr	r2, [pc, #52]	; (80038cc <HAL_Init+0x40>)
 8003896:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800389a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800389c:	4b0b      	ldr	r3, [pc, #44]	; (80038cc <HAL_Init+0x40>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a0a      	ldr	r2, [pc, #40]	; (80038cc <HAL_Init+0x40>)
 80038a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038a8:	4b08      	ldr	r3, [pc, #32]	; (80038cc <HAL_Init+0x40>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a07      	ldr	r2, [pc, #28]	; (80038cc <HAL_Init+0x40>)
 80038ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038b4:	2003      	movs	r0, #3
 80038b6:	f000 f8fc 	bl	8003ab2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038ba:	200f      	movs	r0, #15
 80038bc:	f7ff fdba 	bl	8003434 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038c0:	f7ff fba4 	bl	800300c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	40023c00 	.word	0x40023c00

080038d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038d4:	4b06      	ldr	r3, [pc, #24]	; (80038f0 <HAL_IncTick+0x20>)
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	461a      	mov	r2, r3
 80038da:	4b06      	ldr	r3, [pc, #24]	; (80038f4 <HAL_IncTick+0x24>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4413      	add	r3, r2
 80038e0:	4a04      	ldr	r2, [pc, #16]	; (80038f4 <HAL_IncTick+0x24>)
 80038e2:	6013      	str	r3, [r2, #0]
}
 80038e4:	bf00      	nop
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	20000014 	.word	0x20000014
 80038f4:	20000b8c 	.word	0x20000b8c

080038f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
  return uwTick;
 80038fc:	4b03      	ldr	r3, [pc, #12]	; (800390c <HAL_GetTick+0x14>)
 80038fe:	681b      	ldr	r3, [r3, #0]
}
 8003900:	4618      	mov	r0, r3
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	20000b8c 	.word	0x20000b8c

08003910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003918:	f7ff ffee 	bl	80038f8 <HAL_GetTick>
 800391c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003928:	d005      	beq.n	8003936 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800392a:	4b0a      	ldr	r3, [pc, #40]	; (8003954 <HAL_Delay+0x44>)
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	461a      	mov	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	4413      	add	r3, r2
 8003934:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003936:	bf00      	nop
 8003938:	f7ff ffde 	bl	80038f8 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	68fa      	ldr	r2, [r7, #12]
 8003944:	429a      	cmp	r2, r3
 8003946:	d8f7      	bhi.n	8003938 <HAL_Delay+0x28>
  {
  }
}
 8003948:	bf00      	nop
 800394a:	bf00      	nop
 800394c:	3710      	adds	r7, #16
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	20000014 	.word	0x20000014

08003958 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003958:	b480      	push	{r7}
 800395a:	b085      	sub	sp, #20
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f003 0307 	and.w	r3, r3, #7
 8003966:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003968:	4b0c      	ldr	r3, [pc, #48]	; (800399c <__NVIC_SetPriorityGrouping+0x44>)
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800396e:	68ba      	ldr	r2, [r7, #8]
 8003970:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003974:	4013      	ands	r3, r2
 8003976:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003980:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003988:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800398a:	4a04      	ldr	r2, [pc, #16]	; (800399c <__NVIC_SetPriorityGrouping+0x44>)
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	60d3      	str	r3, [r2, #12]
}
 8003990:	bf00      	nop
 8003992:	3714      	adds	r7, #20
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr
 800399c:	e000ed00 	.word	0xe000ed00

080039a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039a4:	4b04      	ldr	r3, [pc, #16]	; (80039b8 <__NVIC_GetPriorityGrouping+0x18>)
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	0a1b      	lsrs	r3, r3, #8
 80039aa:	f003 0307 	and.w	r3, r3, #7
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr
 80039b8:	e000ed00 	.word	0xe000ed00

080039bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	4603      	mov	r3, r0
 80039c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	db0b      	blt.n	80039e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039ce:	79fb      	ldrb	r3, [r7, #7]
 80039d0:	f003 021f 	and.w	r2, r3, #31
 80039d4:	4907      	ldr	r1, [pc, #28]	; (80039f4 <__NVIC_EnableIRQ+0x38>)
 80039d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039da:	095b      	lsrs	r3, r3, #5
 80039dc:	2001      	movs	r0, #1
 80039de:	fa00 f202 	lsl.w	r2, r0, r2
 80039e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039e6:	bf00      	nop
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	e000e100 	.word	0xe000e100

080039f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	4603      	mov	r3, r0
 8003a00:	6039      	str	r1, [r7, #0]
 8003a02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	db0a      	blt.n	8003a22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	b2da      	uxtb	r2, r3
 8003a10:	490c      	ldr	r1, [pc, #48]	; (8003a44 <__NVIC_SetPriority+0x4c>)
 8003a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a16:	0112      	lsls	r2, r2, #4
 8003a18:	b2d2      	uxtb	r2, r2
 8003a1a:	440b      	add	r3, r1
 8003a1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a20:	e00a      	b.n	8003a38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	b2da      	uxtb	r2, r3
 8003a26:	4908      	ldr	r1, [pc, #32]	; (8003a48 <__NVIC_SetPriority+0x50>)
 8003a28:	79fb      	ldrb	r3, [r7, #7]
 8003a2a:	f003 030f 	and.w	r3, r3, #15
 8003a2e:	3b04      	subs	r3, #4
 8003a30:	0112      	lsls	r2, r2, #4
 8003a32:	b2d2      	uxtb	r2, r2
 8003a34:	440b      	add	r3, r1
 8003a36:	761a      	strb	r2, [r3, #24]
}
 8003a38:	bf00      	nop
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr
 8003a44:	e000e100 	.word	0xe000e100
 8003a48:	e000ed00 	.word	0xe000ed00

08003a4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b089      	sub	sp, #36	; 0x24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f003 0307 	and.w	r3, r3, #7
 8003a5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	f1c3 0307 	rsb	r3, r3, #7
 8003a66:	2b04      	cmp	r3, #4
 8003a68:	bf28      	it	cs
 8003a6a:	2304      	movcs	r3, #4
 8003a6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	3304      	adds	r3, #4
 8003a72:	2b06      	cmp	r3, #6
 8003a74:	d902      	bls.n	8003a7c <NVIC_EncodePriority+0x30>
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	3b03      	subs	r3, #3
 8003a7a:	e000      	b.n	8003a7e <NVIC_EncodePriority+0x32>
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a80:	f04f 32ff 	mov.w	r2, #4294967295
 8003a84:	69bb      	ldr	r3, [r7, #24]
 8003a86:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8a:	43da      	mvns	r2, r3
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	401a      	ands	r2, r3
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a94:	f04f 31ff 	mov.w	r1, #4294967295
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a9e:	43d9      	mvns	r1, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aa4:	4313      	orrs	r3, r2
         );
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3724      	adds	r7, #36	; 0x24
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr

08003ab2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b082      	sub	sp, #8
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f7ff ff4c 	bl	8003958 <__NVIC_SetPriorityGrouping>
}
 8003ac0:	bf00      	nop
 8003ac2:	3708      	adds	r7, #8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b086      	sub	sp, #24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	4603      	mov	r3, r0
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	607a      	str	r2, [r7, #4]
 8003ad4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ada:	f7ff ff61 	bl	80039a0 <__NVIC_GetPriorityGrouping>
 8003ade:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	68b9      	ldr	r1, [r7, #8]
 8003ae4:	6978      	ldr	r0, [r7, #20]
 8003ae6:	f7ff ffb1 	bl	8003a4c <NVIC_EncodePriority>
 8003aea:	4602      	mov	r2, r0
 8003aec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003af0:	4611      	mov	r1, r2
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff ff80 	bl	80039f8 <__NVIC_SetPriority>
}
 8003af8:	bf00      	nop
 8003afa:	3718      	adds	r7, #24
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	4603      	mov	r3, r0
 8003b08:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7ff ff54 	bl	80039bc <__NVIC_EnableIRQ>
}
 8003b14:	bf00      	nop
 8003b16:	3708      	adds	r7, #8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b086      	sub	sp, #24
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b24:	2300      	movs	r3, #0
 8003b26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b28:	f7ff fee6 	bl	80038f8 <HAL_GetTick>
 8003b2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d101      	bne.n	8003b38 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e099      	b.n	8003c6c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f022 0201 	bic.w	r2, r2, #1
 8003b56:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b58:	e00f      	b.n	8003b7a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b5a:	f7ff fecd 	bl	80038f8 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b05      	cmp	r3, #5
 8003b66:	d908      	bls.n	8003b7a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2220      	movs	r2, #32
 8003b6c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2203      	movs	r2, #3
 8003b72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e078      	b.n	8003c6c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0301 	and.w	r3, r3, #1
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d1e8      	bne.n	8003b5a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b90:	697a      	ldr	r2, [r7, #20]
 8003b92:	4b38      	ldr	r3, [pc, #224]	; (8003c74 <HAL_DMA_Init+0x158>)
 8003b94:	4013      	ands	r3, r2
 8003b96:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	685a      	ldr	r2, [r3, #4]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ba6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	691b      	ldr	r3, [r3, #16]
 8003bac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bbe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a1b      	ldr	r3, [r3, #32]
 8003bc4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bc6:	697a      	ldr	r2, [r7, #20]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd0:	2b04      	cmp	r3, #4
 8003bd2:	d107      	bne.n	8003be4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	697a      	ldr	r2, [r7, #20]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	697a      	ldr	r2, [r7, #20]
 8003bea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	f023 0307 	bic.w	r3, r3, #7
 8003bfa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c0a:	2b04      	cmp	r3, #4
 8003c0c:	d117      	bne.n	8003c3e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00e      	beq.n	8003c3e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f000 fb01 	bl	8004228 <DMA_CheckFifoParam>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d008      	beq.n	8003c3e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2240      	movs	r2, #64	; 0x40
 8003c30:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2201      	movs	r2, #1
 8003c36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e016      	b.n	8003c6c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	697a      	ldr	r2, [r7, #20]
 8003c44:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 fab8 	bl	80041bc <DMA_CalcBaseAndBitshift>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c54:	223f      	movs	r2, #63	; 0x3f
 8003c56:	409a      	lsls	r2, r3
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2201      	movs	r2, #1
 8003c66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3718      	adds	r7, #24
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	f010803f 	.word	0xf010803f

08003c78 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	60b9      	str	r1, [r7, #8]
 8003c82:	607a      	str	r2, [r7, #4]
 8003c84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c86:	2300      	movs	r3, #0
 8003c88:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c8e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d101      	bne.n	8003c9e <HAL_DMA_Start_IT+0x26>
 8003c9a:	2302      	movs	r3, #2
 8003c9c:	e040      	b.n	8003d20 <HAL_DMA_Start_IT+0xa8>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d12f      	bne.n	8003d12 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	68b9      	ldr	r1, [r7, #8]
 8003cc6:	68f8      	ldr	r0, [r7, #12]
 8003cc8:	f000 fa4a 	bl	8004160 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cd0:	223f      	movs	r2, #63	; 0x3f
 8003cd2:	409a      	lsls	r2, r3
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f042 0216 	orr.w	r2, r2, #22
 8003ce6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d007      	beq.n	8003d00 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f042 0208 	orr.w	r2, r2, #8
 8003cfe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f042 0201 	orr.w	r2, r2, #1
 8003d0e:	601a      	str	r2, [r3, #0]
 8003d10:	e005      	b.n	8003d1e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3718      	adds	r7, #24
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d34:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d36:	f7ff fddf 	bl	80038f8 <HAL_GetTick>
 8003d3a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d008      	beq.n	8003d5a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2280      	movs	r2, #128	; 0x80
 8003d4c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e052      	b.n	8003e00 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f022 0216 	bic.w	r2, r2, #22
 8003d68:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	695a      	ldr	r2, [r3, #20]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d78:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d103      	bne.n	8003d8a <HAL_DMA_Abort+0x62>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d007      	beq.n	8003d9a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 0208 	bic.w	r2, r2, #8
 8003d98:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 0201 	bic.w	r2, r2, #1
 8003da8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003daa:	e013      	b.n	8003dd4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003dac:	f7ff fda4 	bl	80038f8 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b05      	cmp	r3, #5
 8003db8:	d90c      	bls.n	8003dd4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2220      	movs	r2, #32
 8003dbe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2203      	movs	r2, #3
 8003dc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e015      	b.n	8003e00 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0301 	and.w	r3, r3, #1
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1e4      	bne.n	8003dac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de6:	223f      	movs	r2, #63	; 0x3f
 8003de8:	409a      	lsls	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3710      	adds	r7, #16
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d004      	beq.n	8003e26 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2280      	movs	r2, #128	; 0x80
 8003e20:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e00c      	b.n	8003e40 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2205      	movs	r2, #5
 8003e2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 0201 	bic.w	r2, r2, #1
 8003e3c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e54:	2300      	movs	r3, #0
 8003e56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e58:	4b8e      	ldr	r3, [pc, #568]	; (8004094 <HAL_DMA_IRQHandler+0x248>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a8e      	ldr	r2, [pc, #568]	; (8004098 <HAL_DMA_IRQHandler+0x24c>)
 8003e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e62:	0a9b      	lsrs	r3, r3, #10
 8003e64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e76:	2208      	movs	r2, #8
 8003e78:	409a      	lsls	r2, r3
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d01a      	beq.n	8003eb8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0304 	and.w	r3, r3, #4
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d013      	beq.n	8003eb8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f022 0204 	bic.w	r2, r2, #4
 8003e9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea4:	2208      	movs	r2, #8
 8003ea6:	409a      	lsls	r2, r3
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb0:	f043 0201 	orr.w	r2, r3, #1
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	409a      	lsls	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d012      	beq.n	8003eee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00b      	beq.n	8003eee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eda:	2201      	movs	r2, #1
 8003edc:	409a      	lsls	r2, r3
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ee6:	f043 0202 	orr.w	r2, r3, #2
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef2:	2204      	movs	r2, #4
 8003ef4:	409a      	lsls	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d012      	beq.n	8003f24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00b      	beq.n	8003f24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f10:	2204      	movs	r2, #4
 8003f12:	409a      	lsls	r2, r3
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f1c:	f043 0204 	orr.w	r2, r3, #4
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f28:	2210      	movs	r2, #16
 8003f2a:	409a      	lsls	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d043      	beq.n	8003fbc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0308 	and.w	r3, r3, #8
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d03c      	beq.n	8003fbc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f46:	2210      	movs	r2, #16
 8003f48:	409a      	lsls	r2, r3
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d018      	beq.n	8003f8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d108      	bne.n	8003f7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d024      	beq.n	8003fbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	4798      	blx	r3
 8003f7a:	e01f      	b.n	8003fbc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d01b      	beq.n	8003fbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	4798      	blx	r3
 8003f8c:	e016      	b.n	8003fbc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d107      	bne.n	8003fac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f022 0208 	bic.w	r2, r2, #8
 8003faa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d003      	beq.n	8003fbc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fc0:	2220      	movs	r2, #32
 8003fc2:	409a      	lsls	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 808f 	beq.w	80040ec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0310 	and.w	r3, r3, #16
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	f000 8087 	beq.w	80040ec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	409a      	lsls	r2, r3
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	2b05      	cmp	r3, #5
 8003ff4:	d136      	bne.n	8004064 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 0216 	bic.w	r2, r2, #22
 8004004:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	695a      	ldr	r2, [r3, #20]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004014:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401a:	2b00      	cmp	r3, #0
 800401c:	d103      	bne.n	8004026 <HAL_DMA_IRQHandler+0x1da>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004022:	2b00      	cmp	r3, #0
 8004024:	d007      	beq.n	8004036 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f022 0208 	bic.w	r2, r2, #8
 8004034:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800403a:	223f      	movs	r2, #63	; 0x3f
 800403c:	409a      	lsls	r2, r3
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2201      	movs	r2, #1
 8004046:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004056:	2b00      	cmp	r3, #0
 8004058:	d07e      	beq.n	8004158 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	4798      	blx	r3
        }
        return;
 8004062:	e079      	b.n	8004158 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d01d      	beq.n	80040ae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d10d      	bne.n	800409c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004084:	2b00      	cmp	r3, #0
 8004086:	d031      	beq.n	80040ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	4798      	blx	r3
 8004090:	e02c      	b.n	80040ec <HAL_DMA_IRQHandler+0x2a0>
 8004092:	bf00      	nop
 8004094:	2000000c 	.word	0x2000000c
 8004098:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d023      	beq.n	80040ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	4798      	blx	r3
 80040ac:	e01e      	b.n	80040ec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d10f      	bne.n	80040dc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f022 0210 	bic.w	r2, r2, #16
 80040ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d003      	beq.n	80040ec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d032      	beq.n	800415a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040f8:	f003 0301 	and.w	r3, r3, #1
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d022      	beq.n	8004146 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2205      	movs	r2, #5
 8004104:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f022 0201 	bic.w	r2, r2, #1
 8004116:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	3301      	adds	r3, #1
 800411c:	60bb      	str	r3, [r7, #8]
 800411e:	697a      	ldr	r2, [r7, #20]
 8004120:	429a      	cmp	r2, r3
 8004122:	d307      	bcc.n	8004134 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1f2      	bne.n	8004118 <HAL_DMA_IRQHandler+0x2cc>
 8004132:	e000      	b.n	8004136 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004134:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800414a:	2b00      	cmp	r3, #0
 800414c:	d005      	beq.n	800415a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	4798      	blx	r3
 8004156:	e000      	b.n	800415a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004158:	bf00      	nop
    }
  }
}
 800415a:	3718      	adds	r7, #24
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]
 800416c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800417c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	683a      	ldr	r2, [r7, #0]
 8004184:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	2b40      	cmp	r3, #64	; 0x40
 800418c:	d108      	bne.n	80041a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68ba      	ldr	r2, [r7, #8]
 800419c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800419e:	e007      	b.n	80041b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	68ba      	ldr	r2, [r7, #8]
 80041a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	60da      	str	r2, [r3, #12]
}
 80041b0:	bf00      	nop
 80041b2:	3714      	adds	r7, #20
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	3b10      	subs	r3, #16
 80041cc:	4a14      	ldr	r2, [pc, #80]	; (8004220 <DMA_CalcBaseAndBitshift+0x64>)
 80041ce:	fba2 2303 	umull	r2, r3, r2, r3
 80041d2:	091b      	lsrs	r3, r3, #4
 80041d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041d6:	4a13      	ldr	r2, [pc, #76]	; (8004224 <DMA_CalcBaseAndBitshift+0x68>)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	4413      	add	r3, r2
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	461a      	mov	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2b03      	cmp	r3, #3
 80041e8:	d909      	bls.n	80041fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80041f2:	f023 0303 	bic.w	r3, r3, #3
 80041f6:	1d1a      	adds	r2, r3, #4
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	659a      	str	r2, [r3, #88]	; 0x58
 80041fc:	e007      	b.n	800420e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004206:	f023 0303 	bic.w	r3, r3, #3
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004212:	4618      	mov	r0, r3
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	aaaaaaab 	.word	0xaaaaaaab
 8004224:	0800e6f8 	.word	0x0800e6f8

08004228 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004230:	2300      	movs	r3, #0
 8004232:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004238:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d11f      	bne.n	8004282 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	2b03      	cmp	r3, #3
 8004246:	d856      	bhi.n	80042f6 <DMA_CheckFifoParam+0xce>
 8004248:	a201      	add	r2, pc, #4	; (adr r2, 8004250 <DMA_CheckFifoParam+0x28>)
 800424a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800424e:	bf00      	nop
 8004250:	08004261 	.word	0x08004261
 8004254:	08004273 	.word	0x08004273
 8004258:	08004261 	.word	0x08004261
 800425c:	080042f7 	.word	0x080042f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004264:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004268:	2b00      	cmp	r3, #0
 800426a:	d046      	beq.n	80042fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004270:	e043      	b.n	80042fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004276:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800427a:	d140      	bne.n	80042fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004280:	e03d      	b.n	80042fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800428a:	d121      	bne.n	80042d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	2b03      	cmp	r3, #3
 8004290:	d837      	bhi.n	8004302 <DMA_CheckFifoParam+0xda>
 8004292:	a201      	add	r2, pc, #4	; (adr r2, 8004298 <DMA_CheckFifoParam+0x70>)
 8004294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004298:	080042a9 	.word	0x080042a9
 800429c:	080042af 	.word	0x080042af
 80042a0:	080042a9 	.word	0x080042a9
 80042a4:	080042c1 	.word	0x080042c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	73fb      	strb	r3, [r7, #15]
      break;
 80042ac:	e030      	b.n	8004310 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d025      	beq.n	8004306 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042be:	e022      	b.n	8004306 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80042c8:	d11f      	bne.n	800430a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80042ce:	e01c      	b.n	800430a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d903      	bls.n	80042de <DMA_CheckFifoParam+0xb6>
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	2b03      	cmp	r3, #3
 80042da:	d003      	beq.n	80042e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042dc:	e018      	b.n	8004310 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	73fb      	strb	r3, [r7, #15]
      break;
 80042e2:	e015      	b.n	8004310 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00e      	beq.n	800430e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	73fb      	strb	r3, [r7, #15]
      break;
 80042f4:	e00b      	b.n	800430e <DMA_CheckFifoParam+0xe6>
      break;
 80042f6:	bf00      	nop
 80042f8:	e00a      	b.n	8004310 <DMA_CheckFifoParam+0xe8>
      break;
 80042fa:	bf00      	nop
 80042fc:	e008      	b.n	8004310 <DMA_CheckFifoParam+0xe8>
      break;
 80042fe:	bf00      	nop
 8004300:	e006      	b.n	8004310 <DMA_CheckFifoParam+0xe8>
      break;
 8004302:	bf00      	nop
 8004304:	e004      	b.n	8004310 <DMA_CheckFifoParam+0xe8>
      break;
 8004306:	bf00      	nop
 8004308:	e002      	b.n	8004310 <DMA_CheckFifoParam+0xe8>
      break;   
 800430a:	bf00      	nop
 800430c:	e000      	b.n	8004310 <DMA_CheckFifoParam+0xe8>
      break;
 800430e:	bf00      	nop
    }
  } 
  
  return status; 
 8004310:	7bfb      	ldrb	r3, [r7, #15]
}
 8004312:	4618      	mov	r0, r3
 8004314:	3714      	adds	r7, #20
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop

08004320 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004320:	b480      	push	{r7}
 8004322:	b089      	sub	sp, #36	; 0x24
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800432a:	2300      	movs	r3, #0
 800432c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800432e:	2300      	movs	r3, #0
 8004330:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004332:	2300      	movs	r3, #0
 8004334:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004336:	2300      	movs	r3, #0
 8004338:	61fb      	str	r3, [r7, #28]
 800433a:	e16b      	b.n	8004614 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800433c:	2201      	movs	r2, #1
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	fa02 f303 	lsl.w	r3, r2, r3
 8004344:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	697a      	ldr	r2, [r7, #20]
 800434c:	4013      	ands	r3, r2
 800434e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004350:	693a      	ldr	r2, [r7, #16]
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	429a      	cmp	r2, r3
 8004356:	f040 815a 	bne.w	800460e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f003 0303 	and.w	r3, r3, #3
 8004362:	2b01      	cmp	r3, #1
 8004364:	d005      	beq.n	8004372 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800436e:	2b02      	cmp	r3, #2
 8004370:	d130      	bne.n	80043d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	005b      	lsls	r3, r3, #1
 800437c:	2203      	movs	r2, #3
 800437e:	fa02 f303 	lsl.w	r3, r2, r3
 8004382:	43db      	mvns	r3, r3
 8004384:	69ba      	ldr	r2, [r7, #24]
 8004386:	4013      	ands	r3, r2
 8004388:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	68da      	ldr	r2, [r3, #12]
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	fa02 f303 	lsl.w	r3, r2, r3
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	4313      	orrs	r3, r2
 800439a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043a8:	2201      	movs	r2, #1
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	fa02 f303 	lsl.w	r3, r2, r3
 80043b0:	43db      	mvns	r3, r3
 80043b2:	69ba      	ldr	r2, [r7, #24]
 80043b4:	4013      	ands	r3, r2
 80043b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	091b      	lsrs	r3, r3, #4
 80043be:	f003 0201 	and.w	r2, r3, #1
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	fa02 f303 	lsl.w	r3, r2, r3
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f003 0303 	and.w	r3, r3, #3
 80043dc:	2b03      	cmp	r3, #3
 80043de:	d017      	beq.n	8004410 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	2203      	movs	r2, #3
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	43db      	mvns	r3, r3
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	4013      	ands	r3, r2
 80043f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	689a      	ldr	r2, [r3, #8]
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	005b      	lsls	r3, r3, #1
 8004400:	fa02 f303 	lsl.w	r3, r2, r3
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	4313      	orrs	r3, r2
 8004408:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f003 0303 	and.w	r3, r3, #3
 8004418:	2b02      	cmp	r3, #2
 800441a:	d123      	bne.n	8004464 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	08da      	lsrs	r2, r3, #3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	3208      	adds	r2, #8
 8004424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004428:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	f003 0307 	and.w	r3, r3, #7
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	220f      	movs	r2, #15
 8004434:	fa02 f303 	lsl.w	r3, r2, r3
 8004438:	43db      	mvns	r3, r3
 800443a:	69ba      	ldr	r2, [r7, #24]
 800443c:	4013      	ands	r3, r2
 800443e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	691a      	ldr	r2, [r3, #16]
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	f003 0307 	and.w	r3, r3, #7
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	fa02 f303 	lsl.w	r3, r2, r3
 8004450:	69ba      	ldr	r2, [r7, #24]
 8004452:	4313      	orrs	r3, r2
 8004454:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	08da      	lsrs	r2, r3, #3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	3208      	adds	r2, #8
 800445e:	69b9      	ldr	r1, [r7, #24]
 8004460:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	005b      	lsls	r3, r3, #1
 800446e:	2203      	movs	r2, #3
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	43db      	mvns	r3, r3
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	4013      	ands	r3, r2
 800447a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f003 0203 	and.w	r2, r3, #3
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	fa02 f303 	lsl.w	r3, r2, r3
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	4313      	orrs	r3, r2
 8004490:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	69ba      	ldr	r2, [r7, #24]
 8004496:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f000 80b4 	beq.w	800460e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044a6:	2300      	movs	r3, #0
 80044a8:	60fb      	str	r3, [r7, #12]
 80044aa:	4b60      	ldr	r3, [pc, #384]	; (800462c <HAL_GPIO_Init+0x30c>)
 80044ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ae:	4a5f      	ldr	r2, [pc, #380]	; (800462c <HAL_GPIO_Init+0x30c>)
 80044b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044b4:	6453      	str	r3, [r2, #68]	; 0x44
 80044b6:	4b5d      	ldr	r3, [pc, #372]	; (800462c <HAL_GPIO_Init+0x30c>)
 80044b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044be:	60fb      	str	r3, [r7, #12]
 80044c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044c2:	4a5b      	ldr	r2, [pc, #364]	; (8004630 <HAL_GPIO_Init+0x310>)
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	089b      	lsrs	r3, r3, #2
 80044c8:	3302      	adds	r3, #2
 80044ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	f003 0303 	and.w	r3, r3, #3
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	220f      	movs	r2, #15
 80044da:	fa02 f303 	lsl.w	r3, r2, r3
 80044de:	43db      	mvns	r3, r3
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	4013      	ands	r3, r2
 80044e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a52      	ldr	r2, [pc, #328]	; (8004634 <HAL_GPIO_Init+0x314>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d02b      	beq.n	8004546 <HAL_GPIO_Init+0x226>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a51      	ldr	r2, [pc, #324]	; (8004638 <HAL_GPIO_Init+0x318>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d025      	beq.n	8004542 <HAL_GPIO_Init+0x222>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a50      	ldr	r2, [pc, #320]	; (800463c <HAL_GPIO_Init+0x31c>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d01f      	beq.n	800453e <HAL_GPIO_Init+0x21e>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a4f      	ldr	r2, [pc, #316]	; (8004640 <HAL_GPIO_Init+0x320>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d019      	beq.n	800453a <HAL_GPIO_Init+0x21a>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a4e      	ldr	r2, [pc, #312]	; (8004644 <HAL_GPIO_Init+0x324>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d013      	beq.n	8004536 <HAL_GPIO_Init+0x216>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a4d      	ldr	r2, [pc, #308]	; (8004648 <HAL_GPIO_Init+0x328>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d00d      	beq.n	8004532 <HAL_GPIO_Init+0x212>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a4c      	ldr	r2, [pc, #304]	; (800464c <HAL_GPIO_Init+0x32c>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d007      	beq.n	800452e <HAL_GPIO_Init+0x20e>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a4b      	ldr	r2, [pc, #300]	; (8004650 <HAL_GPIO_Init+0x330>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d101      	bne.n	800452a <HAL_GPIO_Init+0x20a>
 8004526:	2307      	movs	r3, #7
 8004528:	e00e      	b.n	8004548 <HAL_GPIO_Init+0x228>
 800452a:	2308      	movs	r3, #8
 800452c:	e00c      	b.n	8004548 <HAL_GPIO_Init+0x228>
 800452e:	2306      	movs	r3, #6
 8004530:	e00a      	b.n	8004548 <HAL_GPIO_Init+0x228>
 8004532:	2305      	movs	r3, #5
 8004534:	e008      	b.n	8004548 <HAL_GPIO_Init+0x228>
 8004536:	2304      	movs	r3, #4
 8004538:	e006      	b.n	8004548 <HAL_GPIO_Init+0x228>
 800453a:	2303      	movs	r3, #3
 800453c:	e004      	b.n	8004548 <HAL_GPIO_Init+0x228>
 800453e:	2302      	movs	r3, #2
 8004540:	e002      	b.n	8004548 <HAL_GPIO_Init+0x228>
 8004542:	2301      	movs	r3, #1
 8004544:	e000      	b.n	8004548 <HAL_GPIO_Init+0x228>
 8004546:	2300      	movs	r3, #0
 8004548:	69fa      	ldr	r2, [r7, #28]
 800454a:	f002 0203 	and.w	r2, r2, #3
 800454e:	0092      	lsls	r2, r2, #2
 8004550:	4093      	lsls	r3, r2
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	4313      	orrs	r3, r2
 8004556:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004558:	4935      	ldr	r1, [pc, #212]	; (8004630 <HAL_GPIO_Init+0x310>)
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	089b      	lsrs	r3, r3, #2
 800455e:	3302      	adds	r3, #2
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004566:	4b3b      	ldr	r3, [pc, #236]	; (8004654 <HAL_GPIO_Init+0x334>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	43db      	mvns	r3, r3
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	4013      	ands	r3, r2
 8004574:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d003      	beq.n	800458a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004582:	69ba      	ldr	r2, [r7, #24]
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	4313      	orrs	r3, r2
 8004588:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800458a:	4a32      	ldr	r2, [pc, #200]	; (8004654 <HAL_GPIO_Init+0x334>)
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004590:	4b30      	ldr	r3, [pc, #192]	; (8004654 <HAL_GPIO_Init+0x334>)
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	43db      	mvns	r3, r3
 800459a:	69ba      	ldr	r2, [r7, #24]
 800459c:	4013      	ands	r3, r2
 800459e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d003      	beq.n	80045b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80045ac:	69ba      	ldr	r2, [r7, #24]
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	4313      	orrs	r3, r2
 80045b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80045b4:	4a27      	ldr	r2, [pc, #156]	; (8004654 <HAL_GPIO_Init+0x334>)
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045ba:	4b26      	ldr	r3, [pc, #152]	; (8004654 <HAL_GPIO_Init+0x334>)
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	43db      	mvns	r3, r3
 80045c4:	69ba      	ldr	r2, [r7, #24]
 80045c6:	4013      	ands	r3, r2
 80045c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d003      	beq.n	80045de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80045d6:	69ba      	ldr	r2, [r7, #24]
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	4313      	orrs	r3, r2
 80045dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045de:	4a1d      	ldr	r2, [pc, #116]	; (8004654 <HAL_GPIO_Init+0x334>)
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045e4:	4b1b      	ldr	r3, [pc, #108]	; (8004654 <HAL_GPIO_Init+0x334>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	43db      	mvns	r3, r3
 80045ee:	69ba      	ldr	r2, [r7, #24]
 80045f0:	4013      	ands	r3, r2
 80045f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d003      	beq.n	8004608 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004600:	69ba      	ldr	r2, [r7, #24]
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	4313      	orrs	r3, r2
 8004606:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004608:	4a12      	ldr	r2, [pc, #72]	; (8004654 <HAL_GPIO_Init+0x334>)
 800460a:	69bb      	ldr	r3, [r7, #24]
 800460c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	3301      	adds	r3, #1
 8004612:	61fb      	str	r3, [r7, #28]
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	2b0f      	cmp	r3, #15
 8004618:	f67f ae90 	bls.w	800433c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800461c:	bf00      	nop
 800461e:	bf00      	nop
 8004620:	3724      	adds	r7, #36	; 0x24
 8004622:	46bd      	mov	sp, r7
 8004624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004628:	4770      	bx	lr
 800462a:	bf00      	nop
 800462c:	40023800 	.word	0x40023800
 8004630:	40013800 	.word	0x40013800
 8004634:	40020000 	.word	0x40020000
 8004638:	40020400 	.word	0x40020400
 800463c:	40020800 	.word	0x40020800
 8004640:	40020c00 	.word	0x40020c00
 8004644:	40021000 	.word	0x40021000
 8004648:	40021400 	.word	0x40021400
 800464c:	40021800 	.word	0x40021800
 8004650:	40021c00 	.word	0x40021c00
 8004654:	40013c00 	.word	0x40013c00

08004658 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	460b      	mov	r3, r1
 8004662:	807b      	strh	r3, [r7, #2]
 8004664:	4613      	mov	r3, r2
 8004666:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004668:	787b      	ldrb	r3, [r7, #1]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800466e:	887a      	ldrh	r2, [r7, #2]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004674:	e003      	b.n	800467e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004676:	887b      	ldrh	r3, [r7, #2]
 8004678:	041a      	lsls	r2, r3, #16
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	619a      	str	r2, [r3, #24]
}
 800467e:	bf00      	nop
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr

0800468a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800468a:	b480      	push	{r7}
 800468c:	b085      	sub	sp, #20
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
 8004692:	460b      	mov	r3, r1
 8004694:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800469c:	887a      	ldrh	r2, [r7, #2]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	4013      	ands	r3, r2
 80046a2:	041a      	lsls	r2, r3, #16
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	43d9      	mvns	r1, r3
 80046a8:	887b      	ldrh	r3, [r7, #2]
 80046aa:	400b      	ands	r3, r1
 80046ac:	431a      	orrs	r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	619a      	str	r2, [r3, #24]
}
 80046b2:	bf00      	nop
 80046b4:	3714      	adds	r7, #20
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
	...

080046c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b082      	sub	sp, #8
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	4603      	mov	r3, r0
 80046c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80046ca:	4b08      	ldr	r3, [pc, #32]	; (80046ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046cc:	695a      	ldr	r2, [r3, #20]
 80046ce:	88fb      	ldrh	r3, [r7, #6]
 80046d0:	4013      	ands	r3, r2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d006      	beq.n	80046e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80046d6:	4a05      	ldr	r2, [pc, #20]	; (80046ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046d8:	88fb      	ldrh	r3, [r7, #6]
 80046da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80046dc:	88fb      	ldrh	r3, [r7, #6]
 80046de:	4618      	mov	r0, r3
 80046e0:	f7fe f8c4 	bl	800286c <HAL_GPIO_EXTI_Callback>
  }
}
 80046e4:	bf00      	nop
 80046e6:	3708      	adds	r7, #8
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	40013c00 	.word	0x40013c00

080046f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d101      	bne.n	8004702 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e267      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 0301 	and.w	r3, r3, #1
 800470a:	2b00      	cmp	r3, #0
 800470c:	d075      	beq.n	80047fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800470e:	4b88      	ldr	r3, [pc, #544]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f003 030c 	and.w	r3, r3, #12
 8004716:	2b04      	cmp	r3, #4
 8004718:	d00c      	beq.n	8004734 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800471a:	4b85      	ldr	r3, [pc, #532]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004722:	2b08      	cmp	r3, #8
 8004724:	d112      	bne.n	800474c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004726:	4b82      	ldr	r3, [pc, #520]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800472e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004732:	d10b      	bne.n	800474c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004734:	4b7e      	ldr	r3, [pc, #504]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d05b      	beq.n	80047f8 <HAL_RCC_OscConfig+0x108>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d157      	bne.n	80047f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e242      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004754:	d106      	bne.n	8004764 <HAL_RCC_OscConfig+0x74>
 8004756:	4b76      	ldr	r3, [pc, #472]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a75      	ldr	r2, [pc, #468]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 800475c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004760:	6013      	str	r3, [r2, #0]
 8004762:	e01d      	b.n	80047a0 <HAL_RCC_OscConfig+0xb0>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800476c:	d10c      	bne.n	8004788 <HAL_RCC_OscConfig+0x98>
 800476e:	4b70      	ldr	r3, [pc, #448]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a6f      	ldr	r2, [pc, #444]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004774:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004778:	6013      	str	r3, [r2, #0]
 800477a:	4b6d      	ldr	r3, [pc, #436]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a6c      	ldr	r2, [pc, #432]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004780:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004784:	6013      	str	r3, [r2, #0]
 8004786:	e00b      	b.n	80047a0 <HAL_RCC_OscConfig+0xb0>
 8004788:	4b69      	ldr	r3, [pc, #420]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a68      	ldr	r2, [pc, #416]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 800478e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004792:	6013      	str	r3, [r2, #0]
 8004794:	4b66      	ldr	r3, [pc, #408]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a65      	ldr	r2, [pc, #404]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 800479a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800479e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d013      	beq.n	80047d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047a8:	f7ff f8a6 	bl	80038f8 <HAL_GetTick>
 80047ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047ae:	e008      	b.n	80047c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047b0:	f7ff f8a2 	bl	80038f8 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b64      	cmp	r3, #100	; 0x64
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e207      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047c2:	4b5b      	ldr	r3, [pc, #364]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d0f0      	beq.n	80047b0 <HAL_RCC_OscConfig+0xc0>
 80047ce:	e014      	b.n	80047fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047d0:	f7ff f892 	bl	80038f8 <HAL_GetTick>
 80047d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047d6:	e008      	b.n	80047ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047d8:	f7ff f88e 	bl	80038f8 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b64      	cmp	r3, #100	; 0x64
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e1f3      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ea:	4b51      	ldr	r3, [pc, #324]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d1f0      	bne.n	80047d8 <HAL_RCC_OscConfig+0xe8>
 80047f6:	e000      	b.n	80047fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0302 	and.w	r3, r3, #2
 8004802:	2b00      	cmp	r3, #0
 8004804:	d063      	beq.n	80048ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004806:	4b4a      	ldr	r3, [pc, #296]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f003 030c 	and.w	r3, r3, #12
 800480e:	2b00      	cmp	r3, #0
 8004810:	d00b      	beq.n	800482a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004812:	4b47      	ldr	r3, [pc, #284]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800481a:	2b08      	cmp	r3, #8
 800481c:	d11c      	bne.n	8004858 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800481e:	4b44      	ldr	r3, [pc, #272]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d116      	bne.n	8004858 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800482a:	4b41      	ldr	r3, [pc, #260]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0302 	and.w	r3, r3, #2
 8004832:	2b00      	cmp	r3, #0
 8004834:	d005      	beq.n	8004842 <HAL_RCC_OscConfig+0x152>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	2b01      	cmp	r3, #1
 800483c:	d001      	beq.n	8004842 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e1c7      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004842:	4b3b      	ldr	r3, [pc, #236]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	691b      	ldr	r3, [r3, #16]
 800484e:	00db      	lsls	r3, r3, #3
 8004850:	4937      	ldr	r1, [pc, #220]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004852:	4313      	orrs	r3, r2
 8004854:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004856:	e03a      	b.n	80048ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d020      	beq.n	80048a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004860:	4b34      	ldr	r3, [pc, #208]	; (8004934 <HAL_RCC_OscConfig+0x244>)
 8004862:	2201      	movs	r2, #1
 8004864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004866:	f7ff f847 	bl	80038f8 <HAL_GetTick>
 800486a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800486c:	e008      	b.n	8004880 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800486e:	f7ff f843 	bl	80038f8 <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	2b02      	cmp	r3, #2
 800487a:	d901      	bls.n	8004880 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e1a8      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004880:	4b2b      	ldr	r3, [pc, #172]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0302 	and.w	r3, r3, #2
 8004888:	2b00      	cmp	r3, #0
 800488a:	d0f0      	beq.n	800486e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800488c:	4b28      	ldr	r3, [pc, #160]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	00db      	lsls	r3, r3, #3
 800489a:	4925      	ldr	r1, [pc, #148]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 800489c:	4313      	orrs	r3, r2
 800489e:	600b      	str	r3, [r1, #0]
 80048a0:	e015      	b.n	80048ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048a2:	4b24      	ldr	r3, [pc, #144]	; (8004934 <HAL_RCC_OscConfig+0x244>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a8:	f7ff f826 	bl	80038f8 <HAL_GetTick>
 80048ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048ae:	e008      	b.n	80048c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048b0:	f7ff f822 	bl	80038f8 <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d901      	bls.n	80048c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e187      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048c2:	4b1b      	ldr	r3, [pc, #108]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d1f0      	bne.n	80048b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0308 	and.w	r3, r3, #8
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d036      	beq.n	8004948 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d016      	beq.n	8004910 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048e2:	4b15      	ldr	r3, [pc, #84]	; (8004938 <HAL_RCC_OscConfig+0x248>)
 80048e4:	2201      	movs	r2, #1
 80048e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048e8:	f7ff f806 	bl	80038f8 <HAL_GetTick>
 80048ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ee:	e008      	b.n	8004902 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048f0:	f7ff f802 	bl	80038f8 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d901      	bls.n	8004902 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e167      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004902:	4b0b      	ldr	r3, [pc, #44]	; (8004930 <HAL_RCC_OscConfig+0x240>)
 8004904:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b00      	cmp	r3, #0
 800490c:	d0f0      	beq.n	80048f0 <HAL_RCC_OscConfig+0x200>
 800490e:	e01b      	b.n	8004948 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004910:	4b09      	ldr	r3, [pc, #36]	; (8004938 <HAL_RCC_OscConfig+0x248>)
 8004912:	2200      	movs	r2, #0
 8004914:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004916:	f7fe ffef 	bl	80038f8 <HAL_GetTick>
 800491a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800491c:	e00e      	b.n	800493c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800491e:	f7fe ffeb 	bl	80038f8 <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	2b02      	cmp	r3, #2
 800492a:	d907      	bls.n	800493c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e150      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
 8004930:	40023800 	.word	0x40023800
 8004934:	42470000 	.word	0x42470000
 8004938:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800493c:	4b88      	ldr	r3, [pc, #544]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 800493e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004940:	f003 0302 	and.w	r3, r3, #2
 8004944:	2b00      	cmp	r3, #0
 8004946:	d1ea      	bne.n	800491e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0304 	and.w	r3, r3, #4
 8004950:	2b00      	cmp	r3, #0
 8004952:	f000 8097 	beq.w	8004a84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004956:	2300      	movs	r3, #0
 8004958:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800495a:	4b81      	ldr	r3, [pc, #516]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 800495c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10f      	bne.n	8004986 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004966:	2300      	movs	r3, #0
 8004968:	60bb      	str	r3, [r7, #8]
 800496a:	4b7d      	ldr	r3, [pc, #500]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 800496c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496e:	4a7c      	ldr	r2, [pc, #496]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004974:	6413      	str	r3, [r2, #64]	; 0x40
 8004976:	4b7a      	ldr	r3, [pc, #488]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800497e:	60bb      	str	r3, [r7, #8]
 8004980:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004982:	2301      	movs	r3, #1
 8004984:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004986:	4b77      	ldr	r3, [pc, #476]	; (8004b64 <HAL_RCC_OscConfig+0x474>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800498e:	2b00      	cmp	r3, #0
 8004990:	d118      	bne.n	80049c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004992:	4b74      	ldr	r3, [pc, #464]	; (8004b64 <HAL_RCC_OscConfig+0x474>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a73      	ldr	r2, [pc, #460]	; (8004b64 <HAL_RCC_OscConfig+0x474>)
 8004998:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800499c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800499e:	f7fe ffab 	bl	80038f8 <HAL_GetTick>
 80049a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049a4:	e008      	b.n	80049b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049a6:	f7fe ffa7 	bl	80038f8 <HAL_GetTick>
 80049aa:	4602      	mov	r2, r0
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d901      	bls.n	80049b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	e10c      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049b8:	4b6a      	ldr	r3, [pc, #424]	; (8004b64 <HAL_RCC_OscConfig+0x474>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0f0      	beq.n	80049a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d106      	bne.n	80049da <HAL_RCC_OscConfig+0x2ea>
 80049cc:	4b64      	ldr	r3, [pc, #400]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 80049ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d0:	4a63      	ldr	r2, [pc, #396]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 80049d2:	f043 0301 	orr.w	r3, r3, #1
 80049d6:	6713      	str	r3, [r2, #112]	; 0x70
 80049d8:	e01c      	b.n	8004a14 <HAL_RCC_OscConfig+0x324>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	2b05      	cmp	r3, #5
 80049e0:	d10c      	bne.n	80049fc <HAL_RCC_OscConfig+0x30c>
 80049e2:	4b5f      	ldr	r3, [pc, #380]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 80049e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e6:	4a5e      	ldr	r2, [pc, #376]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 80049e8:	f043 0304 	orr.w	r3, r3, #4
 80049ec:	6713      	str	r3, [r2, #112]	; 0x70
 80049ee:	4b5c      	ldr	r3, [pc, #368]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 80049f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049f2:	4a5b      	ldr	r2, [pc, #364]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 80049f4:	f043 0301 	orr.w	r3, r3, #1
 80049f8:	6713      	str	r3, [r2, #112]	; 0x70
 80049fa:	e00b      	b.n	8004a14 <HAL_RCC_OscConfig+0x324>
 80049fc:	4b58      	ldr	r3, [pc, #352]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 80049fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a00:	4a57      	ldr	r2, [pc, #348]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004a02:	f023 0301 	bic.w	r3, r3, #1
 8004a06:	6713      	str	r3, [r2, #112]	; 0x70
 8004a08:	4b55      	ldr	r3, [pc, #340]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004a0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a0c:	4a54      	ldr	r2, [pc, #336]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004a0e:	f023 0304 	bic.w	r3, r3, #4
 8004a12:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d015      	beq.n	8004a48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a1c:	f7fe ff6c 	bl	80038f8 <HAL_GetTick>
 8004a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a22:	e00a      	b.n	8004a3a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a24:	f7fe ff68 	bl	80038f8 <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e0cb      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a3a:	4b49      	ldr	r3, [pc, #292]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d0ee      	beq.n	8004a24 <HAL_RCC_OscConfig+0x334>
 8004a46:	e014      	b.n	8004a72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a48:	f7fe ff56 	bl	80038f8 <HAL_GetTick>
 8004a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a4e:	e00a      	b.n	8004a66 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a50:	f7fe ff52 	bl	80038f8 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d901      	bls.n	8004a66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e0b5      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a66:	4b3e      	ldr	r3, [pc, #248]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a6a:	f003 0302 	and.w	r3, r3, #2
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1ee      	bne.n	8004a50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a72:	7dfb      	ldrb	r3, [r7, #23]
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d105      	bne.n	8004a84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a78:	4b39      	ldr	r3, [pc, #228]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7c:	4a38      	ldr	r2, [pc, #224]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004a7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a82:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	f000 80a1 	beq.w	8004bd0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a8e:	4b34      	ldr	r3, [pc, #208]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f003 030c 	and.w	r3, r3, #12
 8004a96:	2b08      	cmp	r3, #8
 8004a98:	d05c      	beq.n	8004b54 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	699b      	ldr	r3, [r3, #24]
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d141      	bne.n	8004b26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aa2:	4b31      	ldr	r3, [pc, #196]	; (8004b68 <HAL_RCC_OscConfig+0x478>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aa8:	f7fe ff26 	bl	80038f8 <HAL_GetTick>
 8004aac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aae:	e008      	b.n	8004ac2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ab0:	f7fe ff22 	bl	80038f8 <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d901      	bls.n	8004ac2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e087      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ac2:	4b27      	ldr	r3, [pc, #156]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1f0      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	69da      	ldr	r2, [r3, #28]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a1b      	ldr	r3, [r3, #32]
 8004ad6:	431a      	orrs	r2, r3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004adc:	019b      	lsls	r3, r3, #6
 8004ade:	431a      	orrs	r2, r3
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ae4:	085b      	lsrs	r3, r3, #1
 8004ae6:	3b01      	subs	r3, #1
 8004ae8:	041b      	lsls	r3, r3, #16
 8004aea:	431a      	orrs	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af0:	061b      	lsls	r3, r3, #24
 8004af2:	491b      	ldr	r1, [pc, #108]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004af4:	4313      	orrs	r3, r2
 8004af6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004af8:	4b1b      	ldr	r3, [pc, #108]	; (8004b68 <HAL_RCC_OscConfig+0x478>)
 8004afa:	2201      	movs	r2, #1
 8004afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004afe:	f7fe fefb 	bl	80038f8 <HAL_GetTick>
 8004b02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b04:	e008      	b.n	8004b18 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b06:	f7fe fef7 	bl	80038f8 <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d901      	bls.n	8004b18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e05c      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b18:	4b11      	ldr	r3, [pc, #68]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d0f0      	beq.n	8004b06 <HAL_RCC_OscConfig+0x416>
 8004b24:	e054      	b.n	8004bd0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b26:	4b10      	ldr	r3, [pc, #64]	; (8004b68 <HAL_RCC_OscConfig+0x478>)
 8004b28:	2200      	movs	r2, #0
 8004b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b2c:	f7fe fee4 	bl	80038f8 <HAL_GetTick>
 8004b30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b32:	e008      	b.n	8004b46 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b34:	f7fe fee0 	bl	80038f8 <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e045      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b46:	4b06      	ldr	r3, [pc, #24]	; (8004b60 <HAL_RCC_OscConfig+0x470>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1f0      	bne.n	8004b34 <HAL_RCC_OscConfig+0x444>
 8004b52:	e03d      	b.n	8004bd0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	699b      	ldr	r3, [r3, #24]
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d107      	bne.n	8004b6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e038      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
 8004b60:	40023800 	.word	0x40023800
 8004b64:	40007000 	.word	0x40007000
 8004b68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b6c:	4b1b      	ldr	r3, [pc, #108]	; (8004bdc <HAL_RCC_OscConfig+0x4ec>)
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d028      	beq.n	8004bcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d121      	bne.n	8004bcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d11a      	bne.n	8004bcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ba2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d111      	bne.n	8004bcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb2:	085b      	lsrs	r3, r3, #1
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d107      	bne.n	8004bcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d001      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e000      	b.n	8004bd2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004bd0:	2300      	movs	r3, #0
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3718      	adds	r7, #24
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}
 8004bda:	bf00      	nop
 8004bdc:	40023800 	.word	0x40023800

08004be0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d101      	bne.n	8004bf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e0cc      	b.n	8004d8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004bf4:	4b68      	ldr	r3, [pc, #416]	; (8004d98 <HAL_RCC_ClockConfig+0x1b8>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0307 	and.w	r3, r3, #7
 8004bfc:	683a      	ldr	r2, [r7, #0]
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d90c      	bls.n	8004c1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c02:	4b65      	ldr	r3, [pc, #404]	; (8004d98 <HAL_RCC_ClockConfig+0x1b8>)
 8004c04:	683a      	ldr	r2, [r7, #0]
 8004c06:	b2d2      	uxtb	r2, r2
 8004c08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c0a:	4b63      	ldr	r3, [pc, #396]	; (8004d98 <HAL_RCC_ClockConfig+0x1b8>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0307 	and.w	r3, r3, #7
 8004c12:	683a      	ldr	r2, [r7, #0]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d001      	beq.n	8004c1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e0b8      	b.n	8004d8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0302 	and.w	r3, r3, #2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d020      	beq.n	8004c6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 0304 	and.w	r3, r3, #4
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d005      	beq.n	8004c40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c34:	4b59      	ldr	r3, [pc, #356]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	4a58      	ldr	r2, [pc, #352]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004c3a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c3e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0308 	and.w	r3, r3, #8
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d005      	beq.n	8004c58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c4c:	4b53      	ldr	r3, [pc, #332]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	4a52      	ldr	r2, [pc, #328]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004c52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c58:	4b50      	ldr	r3, [pc, #320]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	494d      	ldr	r1, [pc, #308]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004c66:	4313      	orrs	r3, r2
 8004c68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d044      	beq.n	8004d00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d107      	bne.n	8004c8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c7e:	4b47      	ldr	r3, [pc, #284]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d119      	bne.n	8004cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e07f      	b.n	8004d8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d003      	beq.n	8004c9e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c9a:	2b03      	cmp	r3, #3
 8004c9c:	d107      	bne.n	8004cae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c9e:	4b3f      	ldr	r3, [pc, #252]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d109      	bne.n	8004cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e06f      	b.n	8004d8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cae:	4b3b      	ldr	r3, [pc, #236]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0302 	and.w	r3, r3, #2
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d101      	bne.n	8004cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e067      	b.n	8004d8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cbe:	4b37      	ldr	r3, [pc, #220]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	f023 0203 	bic.w	r2, r3, #3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	4934      	ldr	r1, [pc, #208]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004cd0:	f7fe fe12 	bl	80038f8 <HAL_GetTick>
 8004cd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cd6:	e00a      	b.n	8004cee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cd8:	f7fe fe0e 	bl	80038f8 <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e04f      	b.n	8004d8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cee:	4b2b      	ldr	r3, [pc, #172]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	f003 020c 	and.w	r2, r3, #12
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d1eb      	bne.n	8004cd8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d00:	4b25      	ldr	r3, [pc, #148]	; (8004d98 <HAL_RCC_ClockConfig+0x1b8>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0307 	and.w	r3, r3, #7
 8004d08:	683a      	ldr	r2, [r7, #0]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d20c      	bcs.n	8004d28 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d0e:	4b22      	ldr	r3, [pc, #136]	; (8004d98 <HAL_RCC_ClockConfig+0x1b8>)
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	b2d2      	uxtb	r2, r2
 8004d14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d16:	4b20      	ldr	r3, [pc, #128]	; (8004d98 <HAL_RCC_ClockConfig+0x1b8>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 0307 	and.w	r3, r3, #7
 8004d1e:	683a      	ldr	r2, [r7, #0]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d001      	beq.n	8004d28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e032      	b.n	8004d8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0304 	and.w	r3, r3, #4
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d008      	beq.n	8004d46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d34:	4b19      	ldr	r3, [pc, #100]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	4916      	ldr	r1, [pc, #88]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 0308 	and.w	r3, r3, #8
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d009      	beq.n	8004d66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d52:	4b12      	ldr	r3, [pc, #72]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	00db      	lsls	r3, r3, #3
 8004d60:	490e      	ldr	r1, [pc, #56]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d66:	f000 f821 	bl	8004dac <HAL_RCC_GetSysClockFreq>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	4b0b      	ldr	r3, [pc, #44]	; (8004d9c <HAL_RCC_ClockConfig+0x1bc>)
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	091b      	lsrs	r3, r3, #4
 8004d72:	f003 030f 	and.w	r3, r3, #15
 8004d76:	490a      	ldr	r1, [pc, #40]	; (8004da0 <HAL_RCC_ClockConfig+0x1c0>)
 8004d78:	5ccb      	ldrb	r3, [r1, r3]
 8004d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d7e:	4a09      	ldr	r2, [pc, #36]	; (8004da4 <HAL_RCC_ClockConfig+0x1c4>)
 8004d80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004d82:	4b09      	ldr	r3, [pc, #36]	; (8004da8 <HAL_RCC_ClockConfig+0x1c8>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4618      	mov	r0, r3
 8004d88:	f7fe fb54 	bl	8003434 <HAL_InitTick>

  return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3710      	adds	r7, #16
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	40023c00 	.word	0x40023c00
 8004d9c:	40023800 	.word	0x40023800
 8004da0:	0800e6e0 	.word	0x0800e6e0
 8004da4:	2000000c 	.word	0x2000000c
 8004da8:	20000010 	.word	0x20000010

08004dac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004db0:	b094      	sub	sp, #80	; 0x50
 8004db2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004db4:	2300      	movs	r3, #0
 8004db6:	647b      	str	r3, [r7, #68]	; 0x44
 8004db8:	2300      	movs	r3, #0
 8004dba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004dc4:	4b79      	ldr	r3, [pc, #484]	; (8004fac <HAL_RCC_GetSysClockFreq+0x200>)
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f003 030c 	and.w	r3, r3, #12
 8004dcc:	2b08      	cmp	r3, #8
 8004dce:	d00d      	beq.n	8004dec <HAL_RCC_GetSysClockFreq+0x40>
 8004dd0:	2b08      	cmp	r3, #8
 8004dd2:	f200 80e1 	bhi.w	8004f98 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d002      	beq.n	8004de0 <HAL_RCC_GetSysClockFreq+0x34>
 8004dda:	2b04      	cmp	r3, #4
 8004ddc:	d003      	beq.n	8004de6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004dde:	e0db      	b.n	8004f98 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004de0:	4b73      	ldr	r3, [pc, #460]	; (8004fb0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004de2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004de4:	e0db      	b.n	8004f9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004de6:	4b73      	ldr	r3, [pc, #460]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004de8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004dea:	e0d8      	b.n	8004f9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004dec:	4b6f      	ldr	r3, [pc, #444]	; (8004fac <HAL_RCC_GetSysClockFreq+0x200>)
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004df4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004df6:	4b6d      	ldr	r3, [pc, #436]	; (8004fac <HAL_RCC_GetSysClockFreq+0x200>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d063      	beq.n	8004eca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e02:	4b6a      	ldr	r3, [pc, #424]	; (8004fac <HAL_RCC_GetSysClockFreq+0x200>)
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	099b      	lsrs	r3, r3, #6
 8004e08:	2200      	movs	r2, #0
 8004e0a:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e0c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e14:	633b      	str	r3, [r7, #48]	; 0x30
 8004e16:	2300      	movs	r3, #0
 8004e18:	637b      	str	r3, [r7, #52]	; 0x34
 8004e1a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004e1e:	4622      	mov	r2, r4
 8004e20:	462b      	mov	r3, r5
 8004e22:	f04f 0000 	mov.w	r0, #0
 8004e26:	f04f 0100 	mov.w	r1, #0
 8004e2a:	0159      	lsls	r1, r3, #5
 8004e2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e30:	0150      	lsls	r0, r2, #5
 8004e32:	4602      	mov	r2, r0
 8004e34:	460b      	mov	r3, r1
 8004e36:	4621      	mov	r1, r4
 8004e38:	1a51      	subs	r1, r2, r1
 8004e3a:	6139      	str	r1, [r7, #16]
 8004e3c:	4629      	mov	r1, r5
 8004e3e:	eb63 0301 	sbc.w	r3, r3, r1
 8004e42:	617b      	str	r3, [r7, #20]
 8004e44:	f04f 0200 	mov.w	r2, #0
 8004e48:	f04f 0300 	mov.w	r3, #0
 8004e4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e50:	4659      	mov	r1, fp
 8004e52:	018b      	lsls	r3, r1, #6
 8004e54:	4651      	mov	r1, sl
 8004e56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e5a:	4651      	mov	r1, sl
 8004e5c:	018a      	lsls	r2, r1, #6
 8004e5e:	4651      	mov	r1, sl
 8004e60:	ebb2 0801 	subs.w	r8, r2, r1
 8004e64:	4659      	mov	r1, fp
 8004e66:	eb63 0901 	sbc.w	r9, r3, r1
 8004e6a:	f04f 0200 	mov.w	r2, #0
 8004e6e:	f04f 0300 	mov.w	r3, #0
 8004e72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e7e:	4690      	mov	r8, r2
 8004e80:	4699      	mov	r9, r3
 8004e82:	4623      	mov	r3, r4
 8004e84:	eb18 0303 	adds.w	r3, r8, r3
 8004e88:	60bb      	str	r3, [r7, #8]
 8004e8a:	462b      	mov	r3, r5
 8004e8c:	eb49 0303 	adc.w	r3, r9, r3
 8004e90:	60fb      	str	r3, [r7, #12]
 8004e92:	f04f 0200 	mov.w	r2, #0
 8004e96:	f04f 0300 	mov.w	r3, #0
 8004e9a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004e9e:	4629      	mov	r1, r5
 8004ea0:	024b      	lsls	r3, r1, #9
 8004ea2:	4621      	mov	r1, r4
 8004ea4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ea8:	4621      	mov	r1, r4
 8004eaa:	024a      	lsls	r2, r1, #9
 8004eac:	4610      	mov	r0, r2
 8004eae:	4619      	mov	r1, r3
 8004eb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004eb6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004eb8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004ebc:	f7fb fee4 	bl	8000c88 <__aeabi_uldivmod>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	460b      	mov	r3, r1
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ec8:	e058      	b.n	8004f7c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004eca:	4b38      	ldr	r3, [pc, #224]	; (8004fac <HAL_RCC_GetSysClockFreq+0x200>)
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	099b      	lsrs	r3, r3, #6
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	4611      	mov	r1, r2
 8004ed6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004eda:	623b      	str	r3, [r7, #32]
 8004edc:	2300      	movs	r3, #0
 8004ede:	627b      	str	r3, [r7, #36]	; 0x24
 8004ee0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ee4:	4642      	mov	r2, r8
 8004ee6:	464b      	mov	r3, r9
 8004ee8:	f04f 0000 	mov.w	r0, #0
 8004eec:	f04f 0100 	mov.w	r1, #0
 8004ef0:	0159      	lsls	r1, r3, #5
 8004ef2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ef6:	0150      	lsls	r0, r2, #5
 8004ef8:	4602      	mov	r2, r0
 8004efa:	460b      	mov	r3, r1
 8004efc:	4641      	mov	r1, r8
 8004efe:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f02:	4649      	mov	r1, r9
 8004f04:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f08:	f04f 0200 	mov.w	r2, #0
 8004f0c:	f04f 0300 	mov.w	r3, #0
 8004f10:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004f14:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004f18:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004f1c:	ebb2 040a 	subs.w	r4, r2, sl
 8004f20:	eb63 050b 	sbc.w	r5, r3, fp
 8004f24:	f04f 0200 	mov.w	r2, #0
 8004f28:	f04f 0300 	mov.w	r3, #0
 8004f2c:	00eb      	lsls	r3, r5, #3
 8004f2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f32:	00e2      	lsls	r2, r4, #3
 8004f34:	4614      	mov	r4, r2
 8004f36:	461d      	mov	r5, r3
 8004f38:	4643      	mov	r3, r8
 8004f3a:	18e3      	adds	r3, r4, r3
 8004f3c:	603b      	str	r3, [r7, #0]
 8004f3e:	464b      	mov	r3, r9
 8004f40:	eb45 0303 	adc.w	r3, r5, r3
 8004f44:	607b      	str	r3, [r7, #4]
 8004f46:	f04f 0200 	mov.w	r2, #0
 8004f4a:	f04f 0300 	mov.w	r3, #0
 8004f4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f52:	4629      	mov	r1, r5
 8004f54:	028b      	lsls	r3, r1, #10
 8004f56:	4621      	mov	r1, r4
 8004f58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f5c:	4621      	mov	r1, r4
 8004f5e:	028a      	lsls	r2, r1, #10
 8004f60:	4610      	mov	r0, r2
 8004f62:	4619      	mov	r1, r3
 8004f64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f66:	2200      	movs	r2, #0
 8004f68:	61bb      	str	r3, [r7, #24]
 8004f6a:	61fa      	str	r2, [r7, #28]
 8004f6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f70:	f7fb fe8a 	bl	8000c88 <__aeabi_uldivmod>
 8004f74:	4602      	mov	r2, r0
 8004f76:	460b      	mov	r3, r1
 8004f78:	4613      	mov	r3, r2
 8004f7a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f7c:	4b0b      	ldr	r3, [pc, #44]	; (8004fac <HAL_RCC_GetSysClockFreq+0x200>)
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	0c1b      	lsrs	r3, r3, #16
 8004f82:	f003 0303 	and.w	r3, r3, #3
 8004f86:	3301      	adds	r3, #1
 8004f88:	005b      	lsls	r3, r3, #1
 8004f8a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004f8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f94:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f96:	e002      	b.n	8004f9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f98:	4b05      	ldr	r3, [pc, #20]	; (8004fb0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004f9a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3750      	adds	r7, #80	; 0x50
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004faa:	bf00      	nop
 8004fac:	40023800 	.word	0x40023800
 8004fb0:	00f42400 	.word	0x00f42400
 8004fb4:	007a1200 	.word	0x007a1200

08004fb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fbc:	4b03      	ldr	r3, [pc, #12]	; (8004fcc <HAL_RCC_GetHCLKFreq+0x14>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr
 8004fca:	bf00      	nop
 8004fcc:	2000000c 	.word	0x2000000c

08004fd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004fd4:	f7ff fff0 	bl	8004fb8 <HAL_RCC_GetHCLKFreq>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	4b05      	ldr	r3, [pc, #20]	; (8004ff0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	0a9b      	lsrs	r3, r3, #10
 8004fe0:	f003 0307 	and.w	r3, r3, #7
 8004fe4:	4903      	ldr	r1, [pc, #12]	; (8004ff4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fe6:	5ccb      	ldrb	r3, [r1, r3]
 8004fe8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	40023800 	.word	0x40023800
 8004ff4:	0800e6f0 	.word	0x0800e6f0

08004ff8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004ffc:	f7ff ffdc 	bl	8004fb8 <HAL_RCC_GetHCLKFreq>
 8005000:	4602      	mov	r2, r0
 8005002:	4b05      	ldr	r3, [pc, #20]	; (8005018 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	0b5b      	lsrs	r3, r3, #13
 8005008:	f003 0307 	and.w	r3, r3, #7
 800500c:	4903      	ldr	r1, [pc, #12]	; (800501c <HAL_RCC_GetPCLK2Freq+0x24>)
 800500e:	5ccb      	ldrb	r3, [r1, r3]
 8005010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005014:	4618      	mov	r0, r3
 8005016:	bd80      	pop	{r7, pc}
 8005018:	40023800 	.word	0x40023800
 800501c:	0800e6f0 	.word	0x0800e6f0

08005020 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	220f      	movs	r2, #15
 800502e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005030:	4b12      	ldr	r3, [pc, #72]	; (800507c <HAL_RCC_GetClockConfig+0x5c>)
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f003 0203 	and.w	r2, r3, #3
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800503c:	4b0f      	ldr	r3, [pc, #60]	; (800507c <HAL_RCC_GetClockConfig+0x5c>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005048:	4b0c      	ldr	r3, [pc, #48]	; (800507c <HAL_RCC_GetClockConfig+0x5c>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005054:	4b09      	ldr	r3, [pc, #36]	; (800507c <HAL_RCC_GetClockConfig+0x5c>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	08db      	lsrs	r3, r3, #3
 800505a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005062:	4b07      	ldr	r3, [pc, #28]	; (8005080 <HAL_RCC_GetClockConfig+0x60>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0207 	and.w	r2, r3, #7
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	601a      	str	r2, [r3, #0]
}
 800506e:	bf00      	nop
 8005070:	370c      	adds	r7, #12
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	40023800 	.word	0x40023800
 8005080:	40023c00 	.word	0x40023c00

08005084 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e041      	b.n	800511a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800509c:	b2db      	uxtb	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d106      	bne.n	80050b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f7fd ffda 	bl	8003064 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2202      	movs	r2, #2
 80050b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	3304      	adds	r3, #4
 80050c0:	4619      	mov	r1, r3
 80050c2:	4610      	mov	r0, r2
 80050c4:	f000 fcee 	bl	8005aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3708      	adds	r7, #8
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
	...

08005124 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005124:	b480      	push	{r7}
 8005126:	b085      	sub	sp, #20
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005132:	b2db      	uxtb	r3, r3
 8005134:	2b01      	cmp	r3, #1
 8005136:	d001      	beq.n	800513c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e04e      	b.n	80051da <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2202      	movs	r2, #2
 8005140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68da      	ldr	r2, [r3, #12]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f042 0201 	orr.w	r2, r2, #1
 8005152:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a23      	ldr	r2, [pc, #140]	; (80051e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d022      	beq.n	80051a4 <HAL_TIM_Base_Start_IT+0x80>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005166:	d01d      	beq.n	80051a4 <HAL_TIM_Base_Start_IT+0x80>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a1f      	ldr	r2, [pc, #124]	; (80051ec <HAL_TIM_Base_Start_IT+0xc8>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d018      	beq.n	80051a4 <HAL_TIM_Base_Start_IT+0x80>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a1e      	ldr	r2, [pc, #120]	; (80051f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d013      	beq.n	80051a4 <HAL_TIM_Base_Start_IT+0x80>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a1c      	ldr	r2, [pc, #112]	; (80051f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d00e      	beq.n	80051a4 <HAL_TIM_Base_Start_IT+0x80>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a1b      	ldr	r2, [pc, #108]	; (80051f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d009      	beq.n	80051a4 <HAL_TIM_Base_Start_IT+0x80>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a19      	ldr	r2, [pc, #100]	; (80051fc <HAL_TIM_Base_Start_IT+0xd8>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d004      	beq.n	80051a4 <HAL_TIM_Base_Start_IT+0x80>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a18      	ldr	r2, [pc, #96]	; (8005200 <HAL_TIM_Base_Start_IT+0xdc>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d111      	bne.n	80051c8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	f003 0307 	and.w	r3, r3, #7
 80051ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2b06      	cmp	r3, #6
 80051b4:	d010      	beq.n	80051d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f042 0201 	orr.w	r2, r2, #1
 80051c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051c6:	e007      	b.n	80051d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f042 0201 	orr.w	r2, r2, #1
 80051d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3714      	adds	r7, #20
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	40010000 	.word	0x40010000
 80051ec:	40000400 	.word	0x40000400
 80051f0:	40000800 	.word	0x40000800
 80051f4:	40000c00 	.word	0x40000c00
 80051f8:	40010400 	.word	0x40010400
 80051fc:	40014000 	.word	0x40014000
 8005200:	40001800 	.word	0x40001800

08005204 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b082      	sub	sp, #8
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d101      	bne.n	8005216 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e041      	b.n	800529a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800521c:	b2db      	uxtb	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d106      	bne.n	8005230 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f000 f839 	bl	80052a2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2202      	movs	r2, #2
 8005234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	3304      	adds	r3, #4
 8005240:	4619      	mov	r1, r3
 8005242:	4610      	mov	r0, r2
 8005244:	f000 fc2e 	bl	8005aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3708      	adds	r7, #8
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80052a2:	b480      	push	{r7}
 80052a4:	b083      	sub	sp, #12
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80052aa:	bf00      	nop
 80052ac:	370c      	adds	r7, #12
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr
	...

080052b8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052c2:	2300      	movs	r3, #0
 80052c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d104      	bne.n	80052d6 <HAL_TIM_IC_Start_IT+0x1e>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	e013      	b.n	80052fe <HAL_TIM_IC_Start_IT+0x46>
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	2b04      	cmp	r3, #4
 80052da:	d104      	bne.n	80052e6 <HAL_TIM_IC_Start_IT+0x2e>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	e00b      	b.n	80052fe <HAL_TIM_IC_Start_IT+0x46>
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	2b08      	cmp	r3, #8
 80052ea:	d104      	bne.n	80052f6 <HAL_TIM_IC_Start_IT+0x3e>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	e003      	b.n	80052fe <HAL_TIM_IC_Start_IT+0x46>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d104      	bne.n	8005310 <HAL_TIM_IC_Start_IT+0x58>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800530c:	b2db      	uxtb	r3, r3
 800530e:	e013      	b.n	8005338 <HAL_TIM_IC_Start_IT+0x80>
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	2b04      	cmp	r3, #4
 8005314:	d104      	bne.n	8005320 <HAL_TIM_IC_Start_IT+0x68>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800531c:	b2db      	uxtb	r3, r3
 800531e:	e00b      	b.n	8005338 <HAL_TIM_IC_Start_IT+0x80>
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	2b08      	cmp	r3, #8
 8005324:	d104      	bne.n	8005330 <HAL_TIM_IC_Start_IT+0x78>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800532c:	b2db      	uxtb	r3, r3
 800532e:	e003      	b.n	8005338 <HAL_TIM_IC_Start_IT+0x80>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005336:	b2db      	uxtb	r3, r3
 8005338:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800533a:	7bbb      	ldrb	r3, [r7, #14]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d102      	bne.n	8005346 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005340:	7b7b      	ldrb	r3, [r7, #13]
 8005342:	2b01      	cmp	r3, #1
 8005344:	d001      	beq.n	800534a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e0cc      	b.n	80054e4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d104      	bne.n	800535a <HAL_TIM_IC_Start_IT+0xa2>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2202      	movs	r2, #2
 8005354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005358:	e013      	b.n	8005382 <HAL_TIM_IC_Start_IT+0xca>
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	2b04      	cmp	r3, #4
 800535e:	d104      	bne.n	800536a <HAL_TIM_IC_Start_IT+0xb2>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2202      	movs	r2, #2
 8005364:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005368:	e00b      	b.n	8005382 <HAL_TIM_IC_Start_IT+0xca>
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	2b08      	cmp	r3, #8
 800536e:	d104      	bne.n	800537a <HAL_TIM_IC_Start_IT+0xc2>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2202      	movs	r2, #2
 8005374:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005378:	e003      	b.n	8005382 <HAL_TIM_IC_Start_IT+0xca>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2202      	movs	r2, #2
 800537e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d104      	bne.n	8005392 <HAL_TIM_IC_Start_IT+0xda>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2202      	movs	r2, #2
 800538c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005390:	e013      	b.n	80053ba <HAL_TIM_IC_Start_IT+0x102>
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	2b04      	cmp	r3, #4
 8005396:	d104      	bne.n	80053a2 <HAL_TIM_IC_Start_IT+0xea>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2202      	movs	r2, #2
 800539c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80053a0:	e00b      	b.n	80053ba <HAL_TIM_IC_Start_IT+0x102>
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	2b08      	cmp	r3, #8
 80053a6:	d104      	bne.n	80053b2 <HAL_TIM_IC_Start_IT+0xfa>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2202      	movs	r2, #2
 80053ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053b0:	e003      	b.n	80053ba <HAL_TIM_IC_Start_IT+0x102>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2202      	movs	r2, #2
 80053b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	2b0c      	cmp	r3, #12
 80053be:	d841      	bhi.n	8005444 <HAL_TIM_IC_Start_IT+0x18c>
 80053c0:	a201      	add	r2, pc, #4	; (adr r2, 80053c8 <HAL_TIM_IC_Start_IT+0x110>)
 80053c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053c6:	bf00      	nop
 80053c8:	080053fd 	.word	0x080053fd
 80053cc:	08005445 	.word	0x08005445
 80053d0:	08005445 	.word	0x08005445
 80053d4:	08005445 	.word	0x08005445
 80053d8:	0800540f 	.word	0x0800540f
 80053dc:	08005445 	.word	0x08005445
 80053e0:	08005445 	.word	0x08005445
 80053e4:	08005445 	.word	0x08005445
 80053e8:	08005421 	.word	0x08005421
 80053ec:	08005445 	.word	0x08005445
 80053f0:	08005445 	.word	0x08005445
 80053f4:	08005445 	.word	0x08005445
 80053f8:	08005433 	.word	0x08005433
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f042 0202 	orr.w	r2, r2, #2
 800540a:	60da      	str	r2, [r3, #12]
      break;
 800540c:	e01d      	b.n	800544a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68da      	ldr	r2, [r3, #12]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f042 0204 	orr.w	r2, r2, #4
 800541c:	60da      	str	r2, [r3, #12]
      break;
 800541e:	e014      	b.n	800544a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68da      	ldr	r2, [r3, #12]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f042 0208 	orr.w	r2, r2, #8
 800542e:	60da      	str	r2, [r3, #12]
      break;
 8005430:	e00b      	b.n	800544a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	68da      	ldr	r2, [r3, #12]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f042 0210 	orr.w	r2, r2, #16
 8005440:	60da      	str	r2, [r3, #12]
      break;
 8005442:	e002      	b.n	800544a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	73fb      	strb	r3, [r7, #15]
      break;
 8005448:	bf00      	nop
  }

  if (status == HAL_OK)
 800544a:	7bfb      	ldrb	r3, [r7, #15]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d148      	bne.n	80054e2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2201      	movs	r2, #1
 8005456:	6839      	ldr	r1, [r7, #0]
 8005458:	4618      	mov	r0, r3
 800545a:	f000 fd87 	bl	8005f6c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a22      	ldr	r2, [pc, #136]	; (80054ec <HAL_TIM_IC_Start_IT+0x234>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d022      	beq.n	80054ae <HAL_TIM_IC_Start_IT+0x1f6>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005470:	d01d      	beq.n	80054ae <HAL_TIM_IC_Start_IT+0x1f6>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a1e      	ldr	r2, [pc, #120]	; (80054f0 <HAL_TIM_IC_Start_IT+0x238>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d018      	beq.n	80054ae <HAL_TIM_IC_Start_IT+0x1f6>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a1c      	ldr	r2, [pc, #112]	; (80054f4 <HAL_TIM_IC_Start_IT+0x23c>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d013      	beq.n	80054ae <HAL_TIM_IC_Start_IT+0x1f6>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a1b      	ldr	r2, [pc, #108]	; (80054f8 <HAL_TIM_IC_Start_IT+0x240>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d00e      	beq.n	80054ae <HAL_TIM_IC_Start_IT+0x1f6>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a19      	ldr	r2, [pc, #100]	; (80054fc <HAL_TIM_IC_Start_IT+0x244>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d009      	beq.n	80054ae <HAL_TIM_IC_Start_IT+0x1f6>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a18      	ldr	r2, [pc, #96]	; (8005500 <HAL_TIM_IC_Start_IT+0x248>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d004      	beq.n	80054ae <HAL_TIM_IC_Start_IT+0x1f6>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a16      	ldr	r2, [pc, #88]	; (8005504 <HAL_TIM_IC_Start_IT+0x24c>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d111      	bne.n	80054d2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f003 0307 	and.w	r3, r3, #7
 80054b8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	2b06      	cmp	r3, #6
 80054be:	d010      	beq.n	80054e2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f042 0201 	orr.w	r2, r2, #1
 80054ce:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054d0:	e007      	b.n	80054e2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f042 0201 	orr.w	r2, r2, #1
 80054e0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80054e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3710      	adds	r7, #16
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	40010000 	.word	0x40010000
 80054f0:	40000400 	.word	0x40000400
 80054f4:	40000800 	.word	0x40000800
 80054f8:	40000c00 	.word	0x40000c00
 80054fc:	40010400 	.word	0x40010400
 8005500:	40014000 	.word	0x40014000
 8005504:	40001800 	.word	0x40001800

08005508 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b082      	sub	sp, #8
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	f003 0302 	and.w	r3, r3, #2
 800551a:	2b02      	cmp	r3, #2
 800551c:	d122      	bne.n	8005564 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	f003 0302 	and.w	r3, r3, #2
 8005528:	2b02      	cmp	r3, #2
 800552a:	d11b      	bne.n	8005564 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f06f 0202 	mvn.w	r2, #2
 8005534:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2201      	movs	r2, #1
 800553a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	699b      	ldr	r3, [r3, #24]
 8005542:	f003 0303 	and.w	r3, r3, #3
 8005546:	2b00      	cmp	r3, #0
 8005548:	d003      	beq.n	8005552 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f7fb ff1c 	bl	8001388 <HAL_TIM_IC_CaptureCallback>
 8005550:	e005      	b.n	800555e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 fa88 	bl	8005a68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f000 fa8f 	bl	8005a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	691b      	ldr	r3, [r3, #16]
 800556a:	f003 0304 	and.w	r3, r3, #4
 800556e:	2b04      	cmp	r3, #4
 8005570:	d122      	bne.n	80055b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	f003 0304 	and.w	r3, r3, #4
 800557c:	2b04      	cmp	r3, #4
 800557e:	d11b      	bne.n	80055b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f06f 0204 	mvn.w	r2, #4
 8005588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2202      	movs	r2, #2
 800558e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800559a:	2b00      	cmp	r3, #0
 800559c:	d003      	beq.n	80055a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f7fb fef2 	bl	8001388 <HAL_TIM_IC_CaptureCallback>
 80055a4:	e005      	b.n	80055b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f000 fa5e 	bl	8005a68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 fa65 	bl	8005a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2200      	movs	r2, #0
 80055b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	691b      	ldr	r3, [r3, #16]
 80055be:	f003 0308 	and.w	r3, r3, #8
 80055c2:	2b08      	cmp	r3, #8
 80055c4:	d122      	bne.n	800560c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	f003 0308 	and.w	r3, r3, #8
 80055d0:	2b08      	cmp	r3, #8
 80055d2:	d11b      	bne.n	800560c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f06f 0208 	mvn.w	r2, #8
 80055dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2204      	movs	r2, #4
 80055e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	69db      	ldr	r3, [r3, #28]
 80055ea:	f003 0303 	and.w	r3, r3, #3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f7fb fec8 	bl	8001388 <HAL_TIM_IC_CaptureCallback>
 80055f8:	e005      	b.n	8005606 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 fa34 	bl	8005a68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f000 fa3b 	bl	8005a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	691b      	ldr	r3, [r3, #16]
 8005612:	f003 0310 	and.w	r3, r3, #16
 8005616:	2b10      	cmp	r3, #16
 8005618:	d122      	bne.n	8005660 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	f003 0310 	and.w	r3, r3, #16
 8005624:	2b10      	cmp	r3, #16
 8005626:	d11b      	bne.n	8005660 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f06f 0210 	mvn.w	r2, #16
 8005630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2208      	movs	r2, #8
 8005636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	69db      	ldr	r3, [r3, #28]
 800563e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005642:	2b00      	cmp	r3, #0
 8005644:	d003      	beq.n	800564e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f7fb fe9e 	bl	8001388 <HAL_TIM_IC_CaptureCallback>
 800564c:	e005      	b.n	800565a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f000 fa0a 	bl	8005a68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 fa11 	bl	8005a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	691b      	ldr	r3, [r3, #16]
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	2b01      	cmp	r3, #1
 800566c:	d10e      	bne.n	800568c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	f003 0301 	and.w	r3, r3, #1
 8005678:	2b01      	cmp	r3, #1
 800567a:	d107      	bne.n	800568c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f06f 0201 	mvn.w	r2, #1
 8005684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f7fd fca8 	bl	8002fdc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005696:	2b80      	cmp	r3, #128	; 0x80
 8005698:	d10e      	bne.n	80056b8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056a4:	2b80      	cmp	r3, #128	; 0x80
 80056a6:	d107      	bne.n	80056b8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80056b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 fd06 	bl	80060c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056c2:	2b40      	cmp	r3, #64	; 0x40
 80056c4:	d10e      	bne.n	80056e4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056d0:	2b40      	cmp	r3, #64	; 0x40
 80056d2:	d107      	bne.n	80056e4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80056dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f9d6 	bl	8005a90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	f003 0320 	and.w	r3, r3, #32
 80056ee:	2b20      	cmp	r3, #32
 80056f0:	d10e      	bne.n	8005710 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	f003 0320 	and.w	r3, r3, #32
 80056fc:	2b20      	cmp	r3, #32
 80056fe:	d107      	bne.n	8005710 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f06f 0220 	mvn.w	r2, #32
 8005708:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 fcd0 	bl	80060b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005710:	bf00      	nop
 8005712:	3708      	adds	r7, #8
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b086      	sub	sp, #24
 800571c:	af00      	add	r7, sp, #0
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005724:	2300      	movs	r3, #0
 8005726:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800572e:	2b01      	cmp	r3, #1
 8005730:	d101      	bne.n	8005736 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005732:	2302      	movs	r3, #2
 8005734:	e088      	b.n	8005848 <HAL_TIM_IC_ConfigChannel+0x130>
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d11b      	bne.n	800577c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6818      	ldr	r0, [r3, #0]
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	6819      	ldr	r1, [r3, #0]
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	f000 fa46 	bl	8005be4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	699a      	ldr	r2, [r3, #24]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f022 020c 	bic.w	r2, r2, #12
 8005766:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	6999      	ldr	r1, [r3, #24]
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	689a      	ldr	r2, [r3, #8]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	430a      	orrs	r2, r1
 8005778:	619a      	str	r2, [r3, #24]
 800577a:	e060      	b.n	800583e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b04      	cmp	r3, #4
 8005780:	d11c      	bne.n	80057bc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6818      	ldr	r0, [r3, #0]
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	6819      	ldr	r1, [r3, #0]
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	685a      	ldr	r2, [r3, #4]
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	f000 faca 	bl	8005d2a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	699a      	ldr	r2, [r3, #24]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80057a4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	6999      	ldr	r1, [r3, #24]
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	021a      	lsls	r2, r3, #8
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	430a      	orrs	r2, r1
 80057b8:	619a      	str	r2, [r3, #24]
 80057ba:	e040      	b.n	800583e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2b08      	cmp	r3, #8
 80057c0:	d11b      	bne.n	80057fa <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6818      	ldr	r0, [r3, #0]
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	6819      	ldr	r1, [r3, #0]
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	685a      	ldr	r2, [r3, #4]
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	f000 fb17 	bl	8005e04 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	69da      	ldr	r2, [r3, #28]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f022 020c 	bic.w	r2, r2, #12
 80057e4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	69d9      	ldr	r1, [r3, #28]
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	689a      	ldr	r2, [r3, #8]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	430a      	orrs	r2, r1
 80057f6:	61da      	str	r2, [r3, #28]
 80057f8:	e021      	b.n	800583e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2b0c      	cmp	r3, #12
 80057fe:	d11c      	bne.n	800583a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6818      	ldr	r0, [r3, #0]
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	6819      	ldr	r1, [r3, #0]
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	685a      	ldr	r2, [r3, #4]
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	f000 fb34 	bl	8005e7c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	69da      	ldr	r2, [r3, #28]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005822:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	69d9      	ldr	r1, [r3, #28]
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	021a      	lsls	r2, r3, #8
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	430a      	orrs	r2, r1
 8005836:	61da      	str	r2, [r3, #28]
 8005838:	e001      	b.n	800583e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2200      	movs	r2, #0
 8005842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005846:	7dfb      	ldrb	r3, [r7, #23]
}
 8005848:	4618      	mov	r0, r3
 800584a:	3718      	adds	r7, #24
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}

08005850 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800585a:	2300      	movs	r3, #0
 800585c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005864:	2b01      	cmp	r3, #1
 8005866:	d101      	bne.n	800586c <HAL_TIM_ConfigClockSource+0x1c>
 8005868:	2302      	movs	r3, #2
 800586a:	e0b4      	b.n	80059d6 <HAL_TIM_ConfigClockSource+0x186>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2202      	movs	r2, #2
 8005878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800588a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005892:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058a4:	d03e      	beq.n	8005924 <HAL_TIM_ConfigClockSource+0xd4>
 80058a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058aa:	f200 8087 	bhi.w	80059bc <HAL_TIM_ConfigClockSource+0x16c>
 80058ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058b2:	f000 8086 	beq.w	80059c2 <HAL_TIM_ConfigClockSource+0x172>
 80058b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058ba:	d87f      	bhi.n	80059bc <HAL_TIM_ConfigClockSource+0x16c>
 80058bc:	2b70      	cmp	r3, #112	; 0x70
 80058be:	d01a      	beq.n	80058f6 <HAL_TIM_ConfigClockSource+0xa6>
 80058c0:	2b70      	cmp	r3, #112	; 0x70
 80058c2:	d87b      	bhi.n	80059bc <HAL_TIM_ConfigClockSource+0x16c>
 80058c4:	2b60      	cmp	r3, #96	; 0x60
 80058c6:	d050      	beq.n	800596a <HAL_TIM_ConfigClockSource+0x11a>
 80058c8:	2b60      	cmp	r3, #96	; 0x60
 80058ca:	d877      	bhi.n	80059bc <HAL_TIM_ConfigClockSource+0x16c>
 80058cc:	2b50      	cmp	r3, #80	; 0x50
 80058ce:	d03c      	beq.n	800594a <HAL_TIM_ConfigClockSource+0xfa>
 80058d0:	2b50      	cmp	r3, #80	; 0x50
 80058d2:	d873      	bhi.n	80059bc <HAL_TIM_ConfigClockSource+0x16c>
 80058d4:	2b40      	cmp	r3, #64	; 0x40
 80058d6:	d058      	beq.n	800598a <HAL_TIM_ConfigClockSource+0x13a>
 80058d8:	2b40      	cmp	r3, #64	; 0x40
 80058da:	d86f      	bhi.n	80059bc <HAL_TIM_ConfigClockSource+0x16c>
 80058dc:	2b30      	cmp	r3, #48	; 0x30
 80058de:	d064      	beq.n	80059aa <HAL_TIM_ConfigClockSource+0x15a>
 80058e0:	2b30      	cmp	r3, #48	; 0x30
 80058e2:	d86b      	bhi.n	80059bc <HAL_TIM_ConfigClockSource+0x16c>
 80058e4:	2b20      	cmp	r3, #32
 80058e6:	d060      	beq.n	80059aa <HAL_TIM_ConfigClockSource+0x15a>
 80058e8:	2b20      	cmp	r3, #32
 80058ea:	d867      	bhi.n	80059bc <HAL_TIM_ConfigClockSource+0x16c>
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d05c      	beq.n	80059aa <HAL_TIM_ConfigClockSource+0x15a>
 80058f0:	2b10      	cmp	r3, #16
 80058f2:	d05a      	beq.n	80059aa <HAL_TIM_ConfigClockSource+0x15a>
 80058f4:	e062      	b.n	80059bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6818      	ldr	r0, [r3, #0]
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	6899      	ldr	r1, [r3, #8]
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	685a      	ldr	r2, [r3, #4]
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	f000 fb11 	bl	8005f2c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005918:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	68ba      	ldr	r2, [r7, #8]
 8005920:	609a      	str	r2, [r3, #8]
      break;
 8005922:	e04f      	b.n	80059c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6818      	ldr	r0, [r3, #0]
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	6899      	ldr	r1, [r3, #8]
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	685a      	ldr	r2, [r3, #4]
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	f000 fafa 	bl	8005f2c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	689a      	ldr	r2, [r3, #8]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005946:	609a      	str	r2, [r3, #8]
      break;
 8005948:	e03c      	b.n	80059c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6818      	ldr	r0, [r3, #0]
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	6859      	ldr	r1, [r3, #4]
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	461a      	mov	r2, r3
 8005958:	f000 f9b8 	bl	8005ccc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	2150      	movs	r1, #80	; 0x50
 8005962:	4618      	mov	r0, r3
 8005964:	f000 fac7 	bl	8005ef6 <TIM_ITRx_SetConfig>
      break;
 8005968:	e02c      	b.n	80059c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6818      	ldr	r0, [r3, #0]
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	6859      	ldr	r1, [r3, #4]
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	461a      	mov	r2, r3
 8005978:	f000 fa14 	bl	8005da4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2160      	movs	r1, #96	; 0x60
 8005982:	4618      	mov	r0, r3
 8005984:	f000 fab7 	bl	8005ef6 <TIM_ITRx_SetConfig>
      break;
 8005988:	e01c      	b.n	80059c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6818      	ldr	r0, [r3, #0]
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	6859      	ldr	r1, [r3, #4]
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	461a      	mov	r2, r3
 8005998:	f000 f998 	bl	8005ccc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2140      	movs	r1, #64	; 0x40
 80059a2:	4618      	mov	r0, r3
 80059a4:	f000 faa7 	bl	8005ef6 <TIM_ITRx_SetConfig>
      break;
 80059a8:	e00c      	b.n	80059c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4619      	mov	r1, r3
 80059b4:	4610      	mov	r0, r2
 80059b6:	f000 fa9e 	bl	8005ef6 <TIM_ITRx_SetConfig>
      break;
 80059ba:	e003      	b.n	80059c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	73fb      	strb	r3, [r7, #15]
      break;
 80059c0:	e000      	b.n	80059c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80059c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2201      	movs	r2, #1
 80059c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80059d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3710      	adds	r7, #16
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
	...

080059e0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b085      	sub	sp, #20
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80059ea:	2300      	movs	r3, #0
 80059ec:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	2b0c      	cmp	r3, #12
 80059f2:	d831      	bhi.n	8005a58 <HAL_TIM_ReadCapturedValue+0x78>
 80059f4:	a201      	add	r2, pc, #4	; (adr r2, 80059fc <HAL_TIM_ReadCapturedValue+0x1c>)
 80059f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059fa:	bf00      	nop
 80059fc:	08005a31 	.word	0x08005a31
 8005a00:	08005a59 	.word	0x08005a59
 8005a04:	08005a59 	.word	0x08005a59
 8005a08:	08005a59 	.word	0x08005a59
 8005a0c:	08005a3b 	.word	0x08005a3b
 8005a10:	08005a59 	.word	0x08005a59
 8005a14:	08005a59 	.word	0x08005a59
 8005a18:	08005a59 	.word	0x08005a59
 8005a1c:	08005a45 	.word	0x08005a45
 8005a20:	08005a59 	.word	0x08005a59
 8005a24:	08005a59 	.word	0x08005a59
 8005a28:	08005a59 	.word	0x08005a59
 8005a2c:	08005a4f 	.word	0x08005a4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a36:	60fb      	str	r3, [r7, #12]

      break;
 8005a38:	e00f      	b.n	8005a5a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a40:	60fb      	str	r3, [r7, #12]

      break;
 8005a42:	e00a      	b.n	8005a5a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a4a:	60fb      	str	r3, [r7, #12]

      break;
 8005a4c:	e005      	b.n	8005a5a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a54:	60fb      	str	r3, [r7, #12]

      break;
 8005a56:	e000      	b.n	8005a5a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005a58:	bf00      	nop
  }

  return tmpreg;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3714      	adds	r7, #20
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b083      	sub	sp, #12
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a70:	bf00      	nop
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b085      	sub	sp, #20
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a40      	ldr	r2, [pc, #256]	; (8005bb8 <TIM_Base_SetConfig+0x114>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d013      	beq.n	8005ae4 <TIM_Base_SetConfig+0x40>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ac2:	d00f      	beq.n	8005ae4 <TIM_Base_SetConfig+0x40>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a3d      	ldr	r2, [pc, #244]	; (8005bbc <TIM_Base_SetConfig+0x118>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d00b      	beq.n	8005ae4 <TIM_Base_SetConfig+0x40>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a3c      	ldr	r2, [pc, #240]	; (8005bc0 <TIM_Base_SetConfig+0x11c>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d007      	beq.n	8005ae4 <TIM_Base_SetConfig+0x40>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a3b      	ldr	r2, [pc, #236]	; (8005bc4 <TIM_Base_SetConfig+0x120>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d003      	beq.n	8005ae4 <TIM_Base_SetConfig+0x40>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a3a      	ldr	r2, [pc, #232]	; (8005bc8 <TIM_Base_SetConfig+0x124>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d108      	bne.n	8005af6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a2f      	ldr	r2, [pc, #188]	; (8005bb8 <TIM_Base_SetConfig+0x114>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d02b      	beq.n	8005b56 <TIM_Base_SetConfig+0xb2>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b04:	d027      	beq.n	8005b56 <TIM_Base_SetConfig+0xb2>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a2c      	ldr	r2, [pc, #176]	; (8005bbc <TIM_Base_SetConfig+0x118>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d023      	beq.n	8005b56 <TIM_Base_SetConfig+0xb2>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a2b      	ldr	r2, [pc, #172]	; (8005bc0 <TIM_Base_SetConfig+0x11c>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d01f      	beq.n	8005b56 <TIM_Base_SetConfig+0xb2>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a2a      	ldr	r2, [pc, #168]	; (8005bc4 <TIM_Base_SetConfig+0x120>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d01b      	beq.n	8005b56 <TIM_Base_SetConfig+0xb2>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4a29      	ldr	r2, [pc, #164]	; (8005bc8 <TIM_Base_SetConfig+0x124>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d017      	beq.n	8005b56 <TIM_Base_SetConfig+0xb2>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a28      	ldr	r2, [pc, #160]	; (8005bcc <TIM_Base_SetConfig+0x128>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d013      	beq.n	8005b56 <TIM_Base_SetConfig+0xb2>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	4a27      	ldr	r2, [pc, #156]	; (8005bd0 <TIM_Base_SetConfig+0x12c>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d00f      	beq.n	8005b56 <TIM_Base_SetConfig+0xb2>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	4a26      	ldr	r2, [pc, #152]	; (8005bd4 <TIM_Base_SetConfig+0x130>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d00b      	beq.n	8005b56 <TIM_Base_SetConfig+0xb2>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	4a25      	ldr	r2, [pc, #148]	; (8005bd8 <TIM_Base_SetConfig+0x134>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d007      	beq.n	8005b56 <TIM_Base_SetConfig+0xb2>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a24      	ldr	r2, [pc, #144]	; (8005bdc <TIM_Base_SetConfig+0x138>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d003      	beq.n	8005b56 <TIM_Base_SetConfig+0xb2>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	4a23      	ldr	r2, [pc, #140]	; (8005be0 <TIM_Base_SetConfig+0x13c>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d108      	bne.n	8005b68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	68fa      	ldr	r2, [r7, #12]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	689a      	ldr	r2, [r3, #8]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a0a      	ldr	r2, [pc, #40]	; (8005bb8 <TIM_Base_SetConfig+0x114>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d003      	beq.n	8005b9c <TIM_Base_SetConfig+0xf8>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a0c      	ldr	r2, [pc, #48]	; (8005bc8 <TIM_Base_SetConfig+0x124>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d103      	bne.n	8005ba4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	691a      	ldr	r2, [r3, #16]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	615a      	str	r2, [r3, #20]
}
 8005baa:	bf00      	nop
 8005bac:	3714      	adds	r7, #20
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop
 8005bb8:	40010000 	.word	0x40010000
 8005bbc:	40000400 	.word	0x40000400
 8005bc0:	40000800 	.word	0x40000800
 8005bc4:	40000c00 	.word	0x40000c00
 8005bc8:	40010400 	.word	0x40010400
 8005bcc:	40014000 	.word	0x40014000
 8005bd0:	40014400 	.word	0x40014400
 8005bd4:	40014800 	.word	0x40014800
 8005bd8:	40001800 	.word	0x40001800
 8005bdc:	40001c00 	.word	0x40001c00
 8005be0:	40002000 	.word	0x40002000

08005be4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	607a      	str	r2, [r7, #4]
 8005bf0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	f023 0201 	bic.w	r2, r3, #1
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	699b      	ldr	r3, [r3, #24]
 8005c02:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6a1b      	ldr	r3, [r3, #32]
 8005c08:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	4a28      	ldr	r2, [pc, #160]	; (8005cb0 <TIM_TI1_SetConfig+0xcc>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d01b      	beq.n	8005c4a <TIM_TI1_SetConfig+0x66>
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c18:	d017      	beq.n	8005c4a <TIM_TI1_SetConfig+0x66>
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	4a25      	ldr	r2, [pc, #148]	; (8005cb4 <TIM_TI1_SetConfig+0xd0>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d013      	beq.n	8005c4a <TIM_TI1_SetConfig+0x66>
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	4a24      	ldr	r2, [pc, #144]	; (8005cb8 <TIM_TI1_SetConfig+0xd4>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d00f      	beq.n	8005c4a <TIM_TI1_SetConfig+0x66>
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	4a23      	ldr	r2, [pc, #140]	; (8005cbc <TIM_TI1_SetConfig+0xd8>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d00b      	beq.n	8005c4a <TIM_TI1_SetConfig+0x66>
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	4a22      	ldr	r2, [pc, #136]	; (8005cc0 <TIM_TI1_SetConfig+0xdc>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d007      	beq.n	8005c4a <TIM_TI1_SetConfig+0x66>
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	4a21      	ldr	r2, [pc, #132]	; (8005cc4 <TIM_TI1_SetConfig+0xe0>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d003      	beq.n	8005c4a <TIM_TI1_SetConfig+0x66>
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	4a20      	ldr	r2, [pc, #128]	; (8005cc8 <TIM_TI1_SetConfig+0xe4>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d101      	bne.n	8005c4e <TIM_TI1_SetConfig+0x6a>
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e000      	b.n	8005c50 <TIM_TI1_SetConfig+0x6c>
 8005c4e:	2300      	movs	r3, #0
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d008      	beq.n	8005c66 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	f023 0303 	bic.w	r3, r3, #3
 8005c5a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005c5c:	697a      	ldr	r2, [r7, #20]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4313      	orrs	r3, r2
 8005c62:	617b      	str	r3, [r7, #20]
 8005c64:	e003      	b.n	8005c6e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	f043 0301 	orr.w	r3, r3, #1
 8005c6c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	011b      	lsls	r3, r3, #4
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	f023 030a 	bic.w	r3, r3, #10
 8005c88:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	f003 030a 	and.w	r3, r3, #10
 8005c90:	693a      	ldr	r2, [r7, #16]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	697a      	ldr	r2, [r7, #20]
 8005c9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	621a      	str	r2, [r3, #32]
}
 8005ca2:	bf00      	nop
 8005ca4:	371c      	adds	r7, #28
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	40010000 	.word	0x40010000
 8005cb4:	40000400 	.word	0x40000400
 8005cb8:	40000800 	.word	0x40000800
 8005cbc:	40000c00 	.word	0x40000c00
 8005cc0:	40010400 	.word	0x40010400
 8005cc4:	40014000 	.word	0x40014000
 8005cc8:	40001800 	.word	0x40001800

08005ccc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b087      	sub	sp, #28
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6a1b      	ldr	r3, [r3, #32]
 8005cdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	f023 0201 	bic.w	r2, r3, #1
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	699b      	ldr	r3, [r3, #24]
 8005cee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	011b      	lsls	r3, r3, #4
 8005cfc:	693a      	ldr	r2, [r7, #16]
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	f023 030a 	bic.w	r3, r3, #10
 8005d08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d0a:	697a      	ldr	r2, [r7, #20]
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	693a      	ldr	r2, [r7, #16]
 8005d16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	697a      	ldr	r2, [r7, #20]
 8005d1c:	621a      	str	r2, [r3, #32]
}
 8005d1e:	bf00      	nop
 8005d20:	371c      	adds	r7, #28
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr

08005d2a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d2a:	b480      	push	{r7}
 8005d2c:	b087      	sub	sp, #28
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	60f8      	str	r0, [r7, #12]
 8005d32:	60b9      	str	r1, [r7, #8]
 8005d34:	607a      	str	r2, [r7, #4]
 8005d36:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6a1b      	ldr	r3, [r3, #32]
 8005d3c:	f023 0210 	bic.w	r2, r3, #16
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6a1b      	ldr	r3, [r3, #32]
 8005d4e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d56:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	021b      	lsls	r3, r3, #8
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	031b      	lsls	r3, r3, #12
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	697a      	ldr	r2, [r7, #20]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d7c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	011b      	lsls	r3, r3, #4
 8005d82:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	697a      	ldr	r2, [r7, #20]
 8005d90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	621a      	str	r2, [r3, #32]
}
 8005d98:	bf00      	nop
 8005d9a:	371c      	adds	r7, #28
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b087      	sub	sp, #28
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6a1b      	ldr	r3, [r3, #32]
 8005db4:	f023 0210 	bic.w	r2, r3, #16
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	699b      	ldr	r3, [r3, #24]
 8005dc0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6a1b      	ldr	r3, [r3, #32]
 8005dc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005dce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	031b      	lsls	r3, r3, #12
 8005dd4:	697a      	ldr	r2, [r7, #20]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005de0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	011b      	lsls	r3, r3, #4
 8005de6:	693a      	ldr	r2, [r7, #16]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	621a      	str	r2, [r3, #32]
}
 8005df8:	bf00      	nop
 8005dfa:	371c      	adds	r7, #28
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b087      	sub	sp, #28
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	60f8      	str	r0, [r7, #12]
 8005e0c:	60b9      	str	r1, [r7, #8]
 8005e0e:	607a      	str	r2, [r7, #4]
 8005e10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6a1b      	ldr	r3, [r3, #32]
 8005e16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	69db      	ldr	r3, [r3, #28]
 8005e22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6a1b      	ldr	r3, [r3, #32]
 8005e28:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f023 0303 	bic.w	r3, r3, #3
 8005e30:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005e32:	697a      	ldr	r2, [r7, #20]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e40:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	011b      	lsls	r3, r3, #4
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	697a      	ldr	r2, [r7, #20]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005e54:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	021b      	lsls	r3, r3, #8
 8005e5a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005e5e:	693a      	ldr	r2, [r7, #16]
 8005e60:	4313      	orrs	r3, r2
 8005e62:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	697a      	ldr	r2, [r7, #20]
 8005e68:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	693a      	ldr	r2, [r7, #16]
 8005e6e:	621a      	str	r2, [r3, #32]
}
 8005e70:	bf00      	nop
 8005e72:	371c      	adds	r7, #28
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b087      	sub	sp, #28
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	60b9      	str	r1, [r7, #8]
 8005e86:	607a      	str	r2, [r7, #4]
 8005e88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6a1b      	ldr	r3, [r3, #32]
 8005e8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	69db      	ldr	r3, [r3, #28]
 8005e9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6a1b      	ldr	r3, [r3, #32]
 8005ea0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ea8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	021b      	lsls	r3, r3, #8
 8005eae:	697a      	ldr	r2, [r7, #20]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005eba:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	031b      	lsls	r3, r3, #12
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	697a      	ldr	r2, [r7, #20]
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005ece:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	031b      	lsls	r3, r3, #12
 8005ed4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	697a      	ldr	r2, [r7, #20]
 8005ee2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	693a      	ldr	r2, [r7, #16]
 8005ee8:	621a      	str	r2, [r3, #32]
}
 8005eea:	bf00      	nop
 8005eec:	371c      	adds	r7, #28
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr

08005ef6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ef6:	b480      	push	{r7}
 8005ef8:	b085      	sub	sp, #20
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
 8005efe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f0e:	683a      	ldr	r2, [r7, #0]
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	f043 0307 	orr.w	r3, r3, #7
 8005f18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	609a      	str	r2, [r3, #8]
}
 8005f20:	bf00      	nop
 8005f22:	3714      	adds	r7, #20
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b087      	sub	sp, #28
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	607a      	str	r2, [r7, #4]
 8005f38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	021a      	lsls	r2, r3, #8
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	431a      	orrs	r2, r3
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	697a      	ldr	r2, [r7, #20]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	609a      	str	r2, [r3, #8]
}
 8005f60:	bf00      	nop
 8005f62:	371c      	adds	r7, #28
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b087      	sub	sp, #28
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	f003 031f 	and.w	r3, r3, #31
 8005f7e:	2201      	movs	r2, #1
 8005f80:	fa02 f303 	lsl.w	r3, r2, r3
 8005f84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6a1a      	ldr	r2, [r3, #32]
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	43db      	mvns	r3, r3
 8005f8e:	401a      	ands	r2, r3
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6a1a      	ldr	r2, [r3, #32]
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	f003 031f 	and.w	r3, r3, #31
 8005f9e:	6879      	ldr	r1, [r7, #4]
 8005fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8005fa4:	431a      	orrs	r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	621a      	str	r2, [r3, #32]
}
 8005faa:	bf00      	nop
 8005fac:	371c      	adds	r7, #28
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
	...

08005fb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b085      	sub	sp, #20
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
 8005fc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d101      	bne.n	8005fd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fcc:	2302      	movs	r3, #2
 8005fce:	e05a      	b.n	8006086 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2202      	movs	r2, #2
 8005fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ff6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68fa      	ldr	r2, [r7, #12]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	68fa      	ldr	r2, [r7, #12]
 8006008:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a21      	ldr	r2, [pc, #132]	; (8006094 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d022      	beq.n	800605a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800601c:	d01d      	beq.n	800605a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a1d      	ldr	r2, [pc, #116]	; (8006098 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d018      	beq.n	800605a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a1b      	ldr	r2, [pc, #108]	; (800609c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d013      	beq.n	800605a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a1a      	ldr	r2, [pc, #104]	; (80060a0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d00e      	beq.n	800605a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a18      	ldr	r2, [pc, #96]	; (80060a4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d009      	beq.n	800605a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a17      	ldr	r2, [pc, #92]	; (80060a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d004      	beq.n	800605a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a15      	ldr	r2, [pc, #84]	; (80060ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d10c      	bne.n	8006074 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006060:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	68ba      	ldr	r2, [r7, #8]
 8006068:	4313      	orrs	r3, r2
 800606a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68ba      	ldr	r2, [r7, #8]
 8006072:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006084:	2300      	movs	r3, #0
}
 8006086:	4618      	mov	r0, r3
 8006088:	3714      	adds	r7, #20
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop
 8006094:	40010000 	.word	0x40010000
 8006098:	40000400 	.word	0x40000400
 800609c:	40000800 	.word	0x40000800
 80060a0:	40000c00 	.word	0x40000c00
 80060a4:	40010400 	.word	0x40010400
 80060a8:	40014000 	.word	0x40014000
 80060ac:	40001800 	.word	0x40001800

080060b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060b8:	bf00      	nop
 80060ba:	370c      	adds	r7, #12
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr

080060c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b082      	sub	sp, #8
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d101      	bne.n	80060ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e03f      	b.n	800616a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d106      	bne.n	8006104 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f7fd f800 	bl	8003104 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2224      	movs	r2, #36	; 0x24
 8006108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68da      	ldr	r2, [r3, #12]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800611a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f001 f82f 	bl	8007180 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	691a      	ldr	r2, [r3, #16]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006130:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	695a      	ldr	r2, [r3, #20]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006140:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68da      	ldr	r2, [r3, #12]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006150:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2220      	movs	r2, #32
 800615c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2220      	movs	r2, #32
 8006164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3708      	adds	r7, #8
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
	...

08006174 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b08c      	sub	sp, #48	; 0x30
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	4613      	mov	r3, r2
 8006180:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006188:	b2db      	uxtb	r3, r3
 800618a:	2b20      	cmp	r3, #32
 800618c:	d165      	bne.n	800625a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d002      	beq.n	800619a <HAL_UART_Transmit_DMA+0x26>
 8006194:	88fb      	ldrh	r3, [r7, #6]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d101      	bne.n	800619e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e05e      	b.n	800625c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d101      	bne.n	80061ac <HAL_UART_Transmit_DMA+0x38>
 80061a8:	2302      	movs	r3, #2
 80061aa:	e057      	b.n	800625c <HAL_UART_Transmit_DMA+0xe8>
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80061b4:	68ba      	ldr	r2, [r7, #8]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	88fa      	ldrh	r2, [r7, #6]
 80061be:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	88fa      	ldrh	r2, [r7, #6]
 80061c4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2200      	movs	r2, #0
 80061ca:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2221      	movs	r2, #33	; 0x21
 80061d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061d8:	4a22      	ldr	r2, [pc, #136]	; (8006264 <HAL_UART_Transmit_DMA+0xf0>)
 80061da:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061e0:	4a21      	ldr	r2, [pc, #132]	; (8006268 <HAL_UART_Transmit_DMA+0xf4>)
 80061e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061e8:	4a20      	ldr	r2, [pc, #128]	; (800626c <HAL_UART_Transmit_DMA+0xf8>)
 80061ea:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f0:	2200      	movs	r2, #0
 80061f2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80061f4:	f107 0308 	add.w	r3, r7, #8
 80061f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80061fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006200:	6819      	ldr	r1, [r3, #0]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	3304      	adds	r3, #4
 8006208:	461a      	mov	r2, r3
 800620a:	88fb      	ldrh	r3, [r7, #6]
 800620c:	f7fd fd34 	bl	8003c78 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006218:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2200      	movs	r2, #0
 800621e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	3314      	adds	r3, #20
 8006228:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800622a:	69bb      	ldr	r3, [r7, #24]
 800622c:	e853 3f00 	ldrex	r3, [r3]
 8006230:	617b      	str	r3, [r7, #20]
   return(result);
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006238:	62bb      	str	r3, [r7, #40]	; 0x28
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	3314      	adds	r3, #20
 8006240:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006242:	627a      	str	r2, [r7, #36]	; 0x24
 8006244:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006246:	6a39      	ldr	r1, [r7, #32]
 8006248:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800624a:	e841 2300 	strex	r3, r2, [r1]
 800624e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d1e5      	bne.n	8006222 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8006256:	2300      	movs	r3, #0
 8006258:	e000      	b.n	800625c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800625a:	2302      	movs	r3, #2
  }
}
 800625c:	4618      	mov	r0, r3
 800625e:	3730      	adds	r7, #48	; 0x30
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}
 8006264:	08006a19 	.word	0x08006a19
 8006268:	08006ab3 	.word	0x08006ab3
 800626c:	08006c2b 	.word	0x08006c2b

08006270 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	60f8      	str	r0, [r7, #12]
 8006278:	60b9      	str	r1, [r7, #8]
 800627a:	4613      	mov	r3, r2
 800627c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006284:	b2db      	uxtb	r3, r3
 8006286:	2b20      	cmp	r3, #32
 8006288:	d11d      	bne.n	80062c6 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d002      	beq.n	8006296 <HAL_UART_Receive_DMA+0x26>
 8006290:	88fb      	ldrh	r3, [r7, #6]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d101      	bne.n	800629a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e016      	b.n	80062c8 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d101      	bne.n	80062a8 <HAL_UART_Receive_DMA+0x38>
 80062a4:	2302      	movs	r3, #2
 80062a6:	e00f      	b.n	80062c8 <HAL_UART_Receive_DMA+0x58>
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2200      	movs	r2, #0
 80062b4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80062b6:	88fb      	ldrh	r3, [r7, #6]
 80062b8:	461a      	mov	r2, r3
 80062ba:	68b9      	ldr	r1, [r7, #8]
 80062bc:	68f8      	ldr	r0, [r7, #12]
 80062be:	f000 fcff 	bl	8006cc0 <UART_Start_Receive_DMA>
 80062c2:	4603      	mov	r3, r0
 80062c4:	e000      	b.n	80062c8 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80062c6:	2302      	movs	r3, #2
  }
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3710      	adds	r7, #16
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b090      	sub	sp, #64	; 0x40
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80062d8:	2300      	movs	r3, #0
 80062da:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	695b      	ldr	r3, [r3, #20]
 80062e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062e6:	2b80      	cmp	r3, #128	; 0x80
 80062e8:	bf0c      	ite	eq
 80062ea:	2301      	moveq	r3, #1
 80062ec:	2300      	movne	r3, #0
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	2b21      	cmp	r3, #33	; 0x21
 80062fc:	d128      	bne.n	8006350 <HAL_UART_DMAStop+0x80>
 80062fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006300:	2b00      	cmp	r3, #0
 8006302:	d025      	beq.n	8006350 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	3314      	adds	r3, #20
 800630a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800630c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800630e:	e853 3f00 	ldrex	r3, [r3]
 8006312:	623b      	str	r3, [r7, #32]
   return(result);
 8006314:	6a3b      	ldr	r3, [r7, #32]
 8006316:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800631a:	63bb      	str	r3, [r7, #56]	; 0x38
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	3314      	adds	r3, #20
 8006322:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006324:	633a      	str	r2, [r7, #48]	; 0x30
 8006326:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006328:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800632a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800632c:	e841 2300 	strex	r3, r2, [r1]
 8006330:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006334:	2b00      	cmp	r3, #0
 8006336:	d1e5      	bne.n	8006304 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800633c:	2b00      	cmp	r3, #0
 800633e:	d004      	beq.n	800634a <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006344:	4618      	mov	r0, r3
 8006346:	f7fd fcef 	bl	8003d28 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f000 fd56 	bl	8006dfc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	695b      	ldr	r3, [r3, #20]
 8006356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800635a:	2b40      	cmp	r3, #64	; 0x40
 800635c:	bf0c      	ite	eq
 800635e:	2301      	moveq	r3, #1
 8006360:	2300      	movne	r3, #0
 8006362:	b2db      	uxtb	r3, r3
 8006364:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800636c:	b2db      	uxtb	r3, r3
 800636e:	2b22      	cmp	r3, #34	; 0x22
 8006370:	d128      	bne.n	80063c4 <HAL_UART_DMAStop+0xf4>
 8006372:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006374:	2b00      	cmp	r3, #0
 8006376:	d025      	beq.n	80063c4 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	3314      	adds	r3, #20
 800637e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	e853 3f00 	ldrex	r3, [r3]
 8006386:	60fb      	str	r3, [r7, #12]
   return(result);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800638e:	637b      	str	r3, [r7, #52]	; 0x34
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	3314      	adds	r3, #20
 8006396:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006398:	61fa      	str	r2, [r7, #28]
 800639a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800639c:	69b9      	ldr	r1, [r7, #24]
 800639e:	69fa      	ldr	r2, [r7, #28]
 80063a0:	e841 2300 	strex	r3, r2, [r1]
 80063a4:	617b      	str	r3, [r7, #20]
   return(result);
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d1e5      	bne.n	8006378 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d004      	beq.n	80063be <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063b8:	4618      	mov	r0, r3
 80063ba:	f7fd fcb5 	bl	8003d28 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 fd44 	bl	8006e4c <UART_EndRxTransfer>
  }

  return HAL_OK;
 80063c4:	2300      	movs	r3, #0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3740      	adds	r7, #64	; 0x40
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}

080063ce <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b08c      	sub	sp, #48	; 0x30
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	60f8      	str	r0, [r7, #12]
 80063d6:	60b9      	str	r1, [r7, #8]
 80063d8:	4613      	mov	r3, r2
 80063da:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063e2:	b2db      	uxtb	r3, r3
 80063e4:	2b20      	cmp	r3, #32
 80063e6:	d152      	bne.n	800648e <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d002      	beq.n	80063f4 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80063ee:	88fb      	ldrh	r3, [r7, #6]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d101      	bne.n	80063f8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	e04b      	b.n	8006490 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d101      	bne.n	8006406 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8006402:	2302      	movs	r3, #2
 8006404:	e044      	b.n	8006490 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2201      	movs	r2, #1
 800640a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2201      	movs	r2, #1
 8006412:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006414:	88fb      	ldrh	r3, [r7, #6]
 8006416:	461a      	mov	r2, r3
 8006418:	68b9      	ldr	r1, [r7, #8]
 800641a:	68f8      	ldr	r0, [r7, #12]
 800641c:	f000 fc50 	bl	8006cc0 <UART_Start_Receive_DMA>
 8006420:	4603      	mov	r3, r0
 8006422:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006426:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800642a:	2b00      	cmp	r3, #0
 800642c:	d12c      	bne.n	8006488 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006432:	2b01      	cmp	r3, #1
 8006434:	d125      	bne.n	8006482 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006436:	2300      	movs	r3, #0
 8006438:	613b      	str	r3, [r7, #16]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	613b      	str	r3, [r7, #16]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	613b      	str	r3, [r7, #16]
 800644a:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	330c      	adds	r3, #12
 8006452:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006454:	69bb      	ldr	r3, [r7, #24]
 8006456:	e853 3f00 	ldrex	r3, [r3]
 800645a:	617b      	str	r3, [r7, #20]
   return(result);
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	f043 0310 	orr.w	r3, r3, #16
 8006462:	62bb      	str	r3, [r7, #40]	; 0x28
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	330c      	adds	r3, #12
 800646a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800646c:	627a      	str	r2, [r7, #36]	; 0x24
 800646e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006470:	6a39      	ldr	r1, [r7, #32]
 8006472:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006474:	e841 2300 	strex	r3, r2, [r1]
 8006478:	61fb      	str	r3, [r7, #28]
   return(result);
 800647a:	69fb      	ldr	r3, [r7, #28]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d1e5      	bne.n	800644c <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8006480:	e002      	b.n	8006488 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8006488:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800648c:	e000      	b.n	8006490 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 800648e:	2302      	movs	r3, #2
  }
}
 8006490:	4618      	mov	r0, r3
 8006492:	3730      	adds	r7, #48	; 0x30
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b0ba      	sub	sp, #232	; 0xe8
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	695b      	ldr	r3, [r3, #20]
 80064ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80064be:	2300      	movs	r3, #0
 80064c0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80064c4:	2300      	movs	r3, #0
 80064c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80064ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ce:	f003 030f 	and.w	r3, r3, #15
 80064d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80064d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d10f      	bne.n	80064fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064e2:	f003 0320 	and.w	r3, r3, #32
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d009      	beq.n	80064fe <HAL_UART_IRQHandler+0x66>
 80064ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064ee:	f003 0320 	and.w	r3, r3, #32
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d003      	beq.n	80064fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 fd87 	bl	800700a <UART_Receive_IT>
      return;
 80064fc:	e256      	b.n	80069ac <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80064fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 80de 	beq.w	80066c4 <HAL_UART_IRQHandler+0x22c>
 8006508:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800650c:	f003 0301 	and.w	r3, r3, #1
 8006510:	2b00      	cmp	r3, #0
 8006512:	d106      	bne.n	8006522 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006514:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006518:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800651c:	2b00      	cmp	r3, #0
 800651e:	f000 80d1 	beq.w	80066c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006526:	f003 0301 	and.w	r3, r3, #1
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00b      	beq.n	8006546 <HAL_UART_IRQHandler+0xae>
 800652e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006536:	2b00      	cmp	r3, #0
 8006538:	d005      	beq.n	8006546 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800653e:	f043 0201 	orr.w	r2, r3, #1
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006546:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800654a:	f003 0304 	and.w	r3, r3, #4
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00b      	beq.n	800656a <HAL_UART_IRQHandler+0xd2>
 8006552:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006556:	f003 0301 	and.w	r3, r3, #1
 800655a:	2b00      	cmp	r3, #0
 800655c:	d005      	beq.n	800656a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006562:	f043 0202 	orr.w	r2, r3, #2
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800656a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800656e:	f003 0302 	and.w	r3, r3, #2
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00b      	beq.n	800658e <HAL_UART_IRQHandler+0xf6>
 8006576:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800657a:	f003 0301 	and.w	r3, r3, #1
 800657e:	2b00      	cmp	r3, #0
 8006580:	d005      	beq.n	800658e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006586:	f043 0204 	orr.w	r2, r3, #4
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800658e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006592:	f003 0308 	and.w	r3, r3, #8
 8006596:	2b00      	cmp	r3, #0
 8006598:	d011      	beq.n	80065be <HAL_UART_IRQHandler+0x126>
 800659a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800659e:	f003 0320 	and.w	r3, r3, #32
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d105      	bne.n	80065b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80065a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065aa:	f003 0301 	and.w	r3, r3, #1
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d005      	beq.n	80065be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b6:	f043 0208 	orr.w	r2, r3, #8
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	f000 81ed 	beq.w	80069a2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065cc:	f003 0320 	and.w	r3, r3, #32
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d008      	beq.n	80065e6 <HAL_UART_IRQHandler+0x14e>
 80065d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065d8:	f003 0320 	and.w	r3, r3, #32
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d002      	beq.n	80065e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 fd12 	bl	800700a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	695b      	ldr	r3, [r3, #20]
 80065ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065f0:	2b40      	cmp	r3, #64	; 0x40
 80065f2:	bf0c      	ite	eq
 80065f4:	2301      	moveq	r3, #1
 80065f6:	2300      	movne	r3, #0
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006602:	f003 0308 	and.w	r3, r3, #8
 8006606:	2b00      	cmp	r3, #0
 8006608:	d103      	bne.n	8006612 <HAL_UART_IRQHandler+0x17a>
 800660a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800660e:	2b00      	cmp	r3, #0
 8006610:	d04f      	beq.n	80066b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 fc1a 	bl	8006e4c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006622:	2b40      	cmp	r3, #64	; 0x40
 8006624:	d141      	bne.n	80066aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	3314      	adds	r3, #20
 800662c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006630:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006634:	e853 3f00 	ldrex	r3, [r3]
 8006638:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800663c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006640:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006644:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	3314      	adds	r3, #20
 800664e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006652:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006656:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800665e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006662:	e841 2300 	strex	r3, r2, [r1]
 8006666:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800666a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1d9      	bne.n	8006626 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006676:	2b00      	cmp	r3, #0
 8006678:	d013      	beq.n	80066a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800667e:	4a7d      	ldr	r2, [pc, #500]	; (8006874 <HAL_UART_IRQHandler+0x3dc>)
 8006680:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006686:	4618      	mov	r0, r3
 8006688:	f7fd fbbe 	bl	8003e08 <HAL_DMA_Abort_IT>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d016      	beq.n	80066c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006696:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800669c:	4610      	mov	r0, r2
 800669e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a0:	e00e      	b.n	80066c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 f9ae 	bl	8006a04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a8:	e00a      	b.n	80066c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 f9aa 	bl	8006a04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066b0:	e006      	b.n	80066c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f000 f9a6 	bl	8006a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80066be:	e170      	b.n	80069a2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066c0:	bf00      	nop
    return;
 80066c2:	e16e      	b.n	80069a2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	f040 814a 	bne.w	8006962 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80066ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066d2:	f003 0310 	and.w	r3, r3, #16
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	f000 8143 	beq.w	8006962 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80066dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066e0:	f003 0310 	and.w	r3, r3, #16
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f000 813c 	beq.w	8006962 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066ea:	2300      	movs	r3, #0
 80066ec:	60bb      	str	r3, [r7, #8]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	60bb      	str	r3, [r7, #8]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	60bb      	str	r3, [r7, #8]
 80066fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	695b      	ldr	r3, [r3, #20]
 8006706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800670a:	2b40      	cmp	r3, #64	; 0x40
 800670c:	f040 80b4 	bne.w	8006878 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800671c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006720:	2b00      	cmp	r3, #0
 8006722:	f000 8140 	beq.w	80069a6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800672a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800672e:	429a      	cmp	r2, r3
 8006730:	f080 8139 	bcs.w	80069a6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800673a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006740:	69db      	ldr	r3, [r3, #28]
 8006742:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006746:	f000 8088 	beq.w	800685a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	330c      	adds	r3, #12
 8006750:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006754:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006758:	e853 3f00 	ldrex	r3, [r3]
 800675c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006760:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006764:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006768:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	330c      	adds	r3, #12
 8006772:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006776:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800677a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006782:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006786:	e841 2300 	strex	r3, r2, [r1]
 800678a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800678e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006792:	2b00      	cmp	r3, #0
 8006794:	d1d9      	bne.n	800674a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	3314      	adds	r3, #20
 800679c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80067a0:	e853 3f00 	ldrex	r3, [r3]
 80067a4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80067a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80067a8:	f023 0301 	bic.w	r3, r3, #1
 80067ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	3314      	adds	r3, #20
 80067b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80067ba:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80067be:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80067c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80067c6:	e841 2300 	strex	r3, r2, [r1]
 80067ca:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80067cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d1e1      	bne.n	8006796 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	3314      	adds	r3, #20
 80067d8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80067dc:	e853 3f00 	ldrex	r3, [r3]
 80067e0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80067e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067e8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	3314      	adds	r3, #20
 80067f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80067f6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80067f8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80067fc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80067fe:	e841 2300 	strex	r3, r2, [r1]
 8006802:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006804:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006806:	2b00      	cmp	r3, #0
 8006808:	d1e3      	bne.n	80067d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2220      	movs	r2, #32
 800680e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2200      	movs	r2, #0
 8006816:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	330c      	adds	r3, #12
 800681e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006820:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006822:	e853 3f00 	ldrex	r3, [r3]
 8006826:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006828:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800682a:	f023 0310 	bic.w	r3, r3, #16
 800682e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	330c      	adds	r3, #12
 8006838:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800683c:	65ba      	str	r2, [r7, #88]	; 0x58
 800683e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006840:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006842:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006844:	e841 2300 	strex	r3, r2, [r1]
 8006848:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800684a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1e3      	bne.n	8006818 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006854:	4618      	mov	r0, r3
 8006856:	f7fd fa67 	bl	8003d28 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006862:	b29b      	uxth	r3, r3
 8006864:	1ad3      	subs	r3, r2, r3
 8006866:	b29b      	uxth	r3, r3
 8006868:	4619      	mov	r1, r3
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f7fb fc74 	bl	8002158 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006870:	e099      	b.n	80069a6 <HAL_UART_IRQHandler+0x50e>
 8006872:	bf00      	nop
 8006874:	08006f13 	.word	0x08006f13
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006880:	b29b      	uxth	r3, r3
 8006882:	1ad3      	subs	r3, r2, r3
 8006884:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800688c:	b29b      	uxth	r3, r3
 800688e:	2b00      	cmp	r3, #0
 8006890:	f000 808b 	beq.w	80069aa <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006894:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006898:	2b00      	cmp	r3, #0
 800689a:	f000 8086 	beq.w	80069aa <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	330c      	adds	r3, #12
 80068a4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a8:	e853 3f00 	ldrex	r3, [r3]
 80068ac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80068ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068b0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80068b4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	330c      	adds	r3, #12
 80068be:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80068c2:	647a      	str	r2, [r7, #68]	; 0x44
 80068c4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80068c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80068ca:	e841 2300 	strex	r3, r2, [r1]
 80068ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80068d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d1e3      	bne.n	800689e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	3314      	adds	r3, #20
 80068dc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e0:	e853 3f00 	ldrex	r3, [r3]
 80068e4:	623b      	str	r3, [r7, #32]
   return(result);
 80068e6:	6a3b      	ldr	r3, [r7, #32]
 80068e8:	f023 0301 	bic.w	r3, r3, #1
 80068ec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	3314      	adds	r3, #20
 80068f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80068fa:	633a      	str	r2, [r7, #48]	; 0x30
 80068fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006900:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006902:	e841 2300 	strex	r3, r2, [r1]
 8006906:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1e3      	bne.n	80068d6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2220      	movs	r2, #32
 8006912:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	330c      	adds	r3, #12
 8006922:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	e853 3f00 	ldrex	r3, [r3]
 800692a:	60fb      	str	r3, [r7, #12]
   return(result);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f023 0310 	bic.w	r3, r3, #16
 8006932:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	330c      	adds	r3, #12
 800693c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006940:	61fa      	str	r2, [r7, #28]
 8006942:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006944:	69b9      	ldr	r1, [r7, #24]
 8006946:	69fa      	ldr	r2, [r7, #28]
 8006948:	e841 2300 	strex	r3, r2, [r1]
 800694c:	617b      	str	r3, [r7, #20]
   return(result);
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d1e3      	bne.n	800691c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006954:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006958:	4619      	mov	r1, r3
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f7fb fbfc 	bl	8002158 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006960:	e023      	b.n	80069aa <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800696a:	2b00      	cmp	r3, #0
 800696c:	d009      	beq.n	8006982 <HAL_UART_IRQHandler+0x4ea>
 800696e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006976:	2b00      	cmp	r3, #0
 8006978:	d003      	beq.n	8006982 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 fadd 	bl	8006f3a <UART_Transmit_IT>
    return;
 8006980:	e014      	b.n	80069ac <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006982:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00e      	beq.n	80069ac <HAL_UART_IRQHandler+0x514>
 800698e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006996:	2b00      	cmp	r3, #0
 8006998:	d008      	beq.n	80069ac <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 fb1d 	bl	8006fda <UART_EndTransmit_IT>
    return;
 80069a0:	e004      	b.n	80069ac <HAL_UART_IRQHandler+0x514>
    return;
 80069a2:	bf00      	nop
 80069a4:	e002      	b.n	80069ac <HAL_UART_IRQHandler+0x514>
      return;
 80069a6:	bf00      	nop
 80069a8:	e000      	b.n	80069ac <HAL_UART_IRQHandler+0x514>
      return;
 80069aa:	bf00      	nop
  }
}
 80069ac:	37e8      	adds	r7, #232	; 0xe8
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop

080069b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80069bc:	bf00      	nop
 80069be:	370c      	adds	r7, #12
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr

080069dc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80069e4:	bf00      	nop
 80069e6:	370c      	adds	r7, #12
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b083      	sub	sp, #12
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80069f8:	bf00      	nop
 80069fa:	370c      	adds	r7, #12
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006a0c:	bf00      	nop
 8006a0e:	370c      	adds	r7, #12
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b090      	sub	sp, #64	; 0x40
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a24:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d137      	bne.n	8006aa4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a36:	2200      	movs	r2, #0
 8006a38:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006a3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	3314      	adds	r3, #20
 8006a40:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a44:	e853 3f00 	ldrex	r3, [r3]
 8006a48:	623b      	str	r3, [r7, #32]
   return(result);
 8006a4a:	6a3b      	ldr	r3, [r7, #32]
 8006a4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a50:	63bb      	str	r3, [r7, #56]	; 0x38
 8006a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	3314      	adds	r3, #20
 8006a58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006a5a:	633a      	str	r2, [r7, #48]	; 0x30
 8006a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a62:	e841 2300 	strex	r3, r2, [r1]
 8006a66:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1e5      	bne.n	8006a3a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006a6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	330c      	adds	r3, #12
 8006a74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	e853 3f00 	ldrex	r3, [r3]
 8006a7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a84:	637b      	str	r3, [r7, #52]	; 0x34
 8006a86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	330c      	adds	r3, #12
 8006a8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a8e:	61fa      	str	r2, [r7, #28]
 8006a90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a92:	69b9      	ldr	r1, [r7, #24]
 8006a94:	69fa      	ldr	r2, [r7, #28]
 8006a96:	e841 2300 	strex	r3, r2, [r1]
 8006a9a:	617b      	str	r3, [r7, #20]
   return(result);
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d1e5      	bne.n	8006a6e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006aa2:	e002      	b.n	8006aaa <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006aa4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006aa6:	f7ff ff85 	bl	80069b4 <HAL_UART_TxCpltCallback>
}
 8006aaa:	bf00      	nop
 8006aac:	3740      	adds	r7, #64	; 0x40
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}

08006ab2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006ab2:	b580      	push	{r7, lr}
 8006ab4:	b084      	sub	sp, #16
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006abe:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006ac0:	68f8      	ldr	r0, [r7, #12]
 8006ac2:	f7ff ff81 	bl	80069c8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ac6:	bf00      	nop
 8006ac8:	3710      	adds	r7, #16
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}

08006ace <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b09c      	sub	sp, #112	; 0x70
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ada:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d172      	bne.n	8006bd0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006aea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006aec:	2200      	movs	r2, #0
 8006aee:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006af0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	330c      	adds	r3, #12
 8006af6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006afa:	e853 3f00 	ldrex	r3, [r3]
 8006afe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006b00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b06:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	330c      	adds	r3, #12
 8006b0e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006b10:	65ba      	str	r2, [r7, #88]	; 0x58
 8006b12:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b14:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006b16:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b18:	e841 2300 	strex	r3, r2, [r1]
 8006b1c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006b1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d1e5      	bne.n	8006af0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	3314      	adds	r3, #20
 8006b2a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b2e:	e853 3f00 	ldrex	r3, [r3]
 8006b32:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b36:	f023 0301 	bic.w	r3, r3, #1
 8006b3a:	667b      	str	r3, [r7, #100]	; 0x64
 8006b3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	3314      	adds	r3, #20
 8006b42:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006b44:	647a      	str	r2, [r7, #68]	; 0x44
 8006b46:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b48:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006b4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b4c:	e841 2300 	strex	r3, r2, [r1]
 8006b50:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006b52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d1e5      	bne.n	8006b24 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	3314      	adds	r3, #20
 8006b5e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b62:	e853 3f00 	ldrex	r3, [r3]
 8006b66:	623b      	str	r3, [r7, #32]
   return(result);
 8006b68:	6a3b      	ldr	r3, [r7, #32]
 8006b6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b6e:	663b      	str	r3, [r7, #96]	; 0x60
 8006b70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	3314      	adds	r3, #20
 8006b76:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006b78:	633a      	str	r2, [r7, #48]	; 0x30
 8006b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006b7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b80:	e841 2300 	strex	r3, r2, [r1]
 8006b84:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d1e5      	bne.n	8006b58 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006b8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b8e:	2220      	movs	r2, #32
 8006b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d119      	bne.n	8006bd0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	330c      	adds	r3, #12
 8006ba2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	e853 3f00 	ldrex	r3, [r3]
 8006baa:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f023 0310 	bic.w	r3, r3, #16
 8006bb2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006bb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	330c      	adds	r3, #12
 8006bba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006bbc:	61fa      	str	r2, [r7, #28]
 8006bbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc0:	69b9      	ldr	r1, [r7, #24]
 8006bc2:	69fa      	ldr	r2, [r7, #28]
 8006bc4:	e841 2300 	strex	r3, r2, [r1]
 8006bc8:	617b      	str	r3, [r7, #20]
   return(result);
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d1e5      	bne.n	8006b9c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d106      	bne.n	8006be6 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bda:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006bdc:	4619      	mov	r1, r3
 8006bde:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006be0:	f7fb faba 	bl	8002158 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006be4:	e002      	b.n	8006bec <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006be6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006be8:	f7ff fef8 	bl	80069dc <HAL_UART_RxCpltCallback>
}
 8006bec:	bf00      	nop
 8006bee:	3770      	adds	r7, #112	; 0x70
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b084      	sub	sp, #16
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c00:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d108      	bne.n	8006c1c <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c0e:	085b      	lsrs	r3, r3, #1
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	4619      	mov	r1, r3
 8006c14:	68f8      	ldr	r0, [r7, #12]
 8006c16:	f7fb fa9f 	bl	8002158 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c1a:	e002      	b.n	8006c22 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006c1c:	68f8      	ldr	r0, [r7, #12]
 8006c1e:	f7ff fee7 	bl	80069f0 <HAL_UART_RxHalfCpltCallback>
}
 8006c22:	bf00      	nop
 8006c24:	3710      	adds	r7, #16
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}

08006c2a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b084      	sub	sp, #16
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006c32:	2300      	movs	r3, #0
 8006c34:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c3a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	695b      	ldr	r3, [r3, #20]
 8006c42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c46:	2b80      	cmp	r3, #128	; 0x80
 8006c48:	bf0c      	ite	eq
 8006c4a:	2301      	moveq	r3, #1
 8006c4c:	2300      	movne	r3, #0
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	2b21      	cmp	r3, #33	; 0x21
 8006c5c:	d108      	bne.n	8006c70 <UART_DMAError+0x46>
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d005      	beq.n	8006c70 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	2200      	movs	r2, #0
 8006c68:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006c6a:	68b8      	ldr	r0, [r7, #8]
 8006c6c:	f000 f8c6 	bl	8006dfc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	695b      	ldr	r3, [r3, #20]
 8006c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c7a:	2b40      	cmp	r3, #64	; 0x40
 8006c7c:	bf0c      	ite	eq
 8006c7e:	2301      	moveq	r3, #1
 8006c80:	2300      	movne	r3, #0
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	2b22      	cmp	r3, #34	; 0x22
 8006c90:	d108      	bne.n	8006ca4 <UART_DMAError+0x7a>
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d005      	beq.n	8006ca4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006c9e:	68b8      	ldr	r0, [r7, #8]
 8006ca0:	f000 f8d4 	bl	8006e4c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca8:	f043 0210 	orr.w	r2, r3, #16
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006cb0:	68b8      	ldr	r0, [r7, #8]
 8006cb2:	f7ff fea7 	bl	8006a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cb6:	bf00      	nop
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
	...

08006cc0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b098      	sub	sp, #96	; 0x60
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	4613      	mov	r3, r2
 8006ccc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006cce:	68ba      	ldr	r2, [r7, #8]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	88fa      	ldrh	r2, [r7, #6]
 8006cd8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2222      	movs	r2, #34	; 0x22
 8006ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cec:	4a40      	ldr	r2, [pc, #256]	; (8006df0 <UART_Start_Receive_DMA+0x130>)
 8006cee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf4:	4a3f      	ldr	r2, [pc, #252]	; (8006df4 <UART_Start_Receive_DMA+0x134>)
 8006cf6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cfc:	4a3e      	ldr	r2, [pc, #248]	; (8006df8 <UART_Start_Receive_DMA+0x138>)
 8006cfe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d04:	2200      	movs	r2, #0
 8006d06:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006d08:	f107 0308 	add.w	r3, r7, #8
 8006d0c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	3304      	adds	r3, #4
 8006d18:	4619      	mov	r1, r3
 8006d1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d1c:	681a      	ldr	r2, [r3, #0]
 8006d1e:	88fb      	ldrh	r3, [r7, #6]
 8006d20:	f7fc ffaa 	bl	8003c78 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006d24:	2300      	movs	r3, #0
 8006d26:	613b      	str	r3, [r7, #16]
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	613b      	str	r3, [r7, #16]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	613b      	str	r3, [r7, #16]
 8006d38:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	691b      	ldr	r3, [r3, #16]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d019      	beq.n	8006d7e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	330c      	adds	r3, #12
 8006d50:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d54:	e853 3f00 	ldrex	r3, [r3]
 8006d58:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006d5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d60:	65bb      	str	r3, [r7, #88]	; 0x58
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	330c      	adds	r3, #12
 8006d68:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006d6a:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006d6c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d6e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006d70:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006d72:	e841 2300 	strex	r3, r2, [r1]
 8006d76:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006d78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d1e5      	bne.n	8006d4a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	3314      	adds	r3, #20
 8006d84:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d88:	e853 3f00 	ldrex	r3, [r3]
 8006d8c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d90:	f043 0301 	orr.w	r3, r3, #1
 8006d94:	657b      	str	r3, [r7, #84]	; 0x54
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	3314      	adds	r3, #20
 8006d9c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006d9e:	63ba      	str	r2, [r7, #56]	; 0x38
 8006da0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006da4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006da6:	e841 2300 	strex	r3, r2, [r1]
 8006daa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d1e5      	bne.n	8006d7e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	3314      	adds	r3, #20
 8006db8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dba:	69bb      	ldr	r3, [r7, #24]
 8006dbc:	e853 3f00 	ldrex	r3, [r3]
 8006dc0:	617b      	str	r3, [r7, #20]
   return(result);
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dc8:	653b      	str	r3, [r7, #80]	; 0x50
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	3314      	adds	r3, #20
 8006dd0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006dd2:	627a      	str	r2, [r7, #36]	; 0x24
 8006dd4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd6:	6a39      	ldr	r1, [r7, #32]
 8006dd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dda:	e841 2300 	strex	r3, r2, [r1]
 8006dde:	61fb      	str	r3, [r7, #28]
   return(result);
 8006de0:	69fb      	ldr	r3, [r7, #28]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1e5      	bne.n	8006db2 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3760      	adds	r7, #96	; 0x60
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}
 8006df0:	08006acf 	.word	0x08006acf
 8006df4:	08006bf5 	.word	0x08006bf5
 8006df8:	08006c2b 	.word	0x08006c2b

08006dfc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b089      	sub	sp, #36	; 0x24
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	330c      	adds	r3, #12
 8006e0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	e853 3f00 	ldrex	r3, [r3]
 8006e12:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006e1a:	61fb      	str	r3, [r7, #28]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	330c      	adds	r3, #12
 8006e22:	69fa      	ldr	r2, [r7, #28]
 8006e24:	61ba      	str	r2, [r7, #24]
 8006e26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e28:	6979      	ldr	r1, [r7, #20]
 8006e2a:	69ba      	ldr	r2, [r7, #24]
 8006e2c:	e841 2300 	strex	r3, r2, [r1]
 8006e30:	613b      	str	r3, [r7, #16]
   return(result);
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d1e5      	bne.n	8006e04 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2220      	movs	r2, #32
 8006e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006e40:	bf00      	nop
 8006e42:	3724      	adds	r7, #36	; 0x24
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b095      	sub	sp, #84	; 0x54
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	330c      	adds	r3, #12
 8006e5a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e5e:	e853 3f00 	ldrex	r3, [r3]
 8006e62:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e66:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	330c      	adds	r3, #12
 8006e72:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006e74:	643a      	str	r2, [r7, #64]	; 0x40
 8006e76:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e78:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e7a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e7c:	e841 2300 	strex	r3, r2, [r1]
 8006e80:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1e5      	bne.n	8006e54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	3314      	adds	r3, #20
 8006e8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e90:	6a3b      	ldr	r3, [r7, #32]
 8006e92:	e853 3f00 	ldrex	r3, [r3]
 8006e96:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e98:	69fb      	ldr	r3, [r7, #28]
 8006e9a:	f023 0301 	bic.w	r3, r3, #1
 8006e9e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	3314      	adds	r3, #20
 8006ea6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ea8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006eaa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006eae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006eb0:	e841 2300 	strex	r3, r2, [r1]
 8006eb4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1e5      	bne.n	8006e88 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d119      	bne.n	8006ef8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	330c      	adds	r3, #12
 8006eca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	e853 3f00 	ldrex	r3, [r3]
 8006ed2:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	f023 0310 	bic.w	r3, r3, #16
 8006eda:	647b      	str	r3, [r7, #68]	; 0x44
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	330c      	adds	r3, #12
 8006ee2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006ee4:	61ba      	str	r2, [r7, #24]
 8006ee6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee8:	6979      	ldr	r1, [r7, #20]
 8006eea:	69ba      	ldr	r2, [r7, #24]
 8006eec:	e841 2300 	strex	r3, r2, [r1]
 8006ef0:	613b      	str	r3, [r7, #16]
   return(result);
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1e5      	bne.n	8006ec4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2220      	movs	r2, #32
 8006efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006f06:	bf00      	nop
 8006f08:	3754      	adds	r7, #84	; 0x54
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr

08006f12 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b084      	sub	sp, #16
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f1e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2200      	movs	r2, #0
 8006f24:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f2c:	68f8      	ldr	r0, [r7, #12]
 8006f2e:	f7ff fd69 	bl	8006a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f32:	bf00      	nop
 8006f34:	3710      	adds	r7, #16
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}

08006f3a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006f3a:	b480      	push	{r7}
 8006f3c:	b085      	sub	sp, #20
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f48:	b2db      	uxtb	r3, r3
 8006f4a:	2b21      	cmp	r3, #33	; 0x21
 8006f4c:	d13e      	bne.n	8006fcc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	689b      	ldr	r3, [r3, #8]
 8006f52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f56:	d114      	bne.n	8006f82 <UART_Transmit_IT+0x48>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	691b      	ldr	r3, [r3, #16]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d110      	bne.n	8006f82 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6a1b      	ldr	r3, [r3, #32]
 8006f64:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	881b      	ldrh	r3, [r3, #0]
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f74:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6a1b      	ldr	r3, [r3, #32]
 8006f7a:	1c9a      	adds	r2, r3, #2
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	621a      	str	r2, [r3, #32]
 8006f80:	e008      	b.n	8006f94 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6a1b      	ldr	r3, [r3, #32]
 8006f86:	1c59      	adds	r1, r3, #1
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	6211      	str	r1, [r2, #32]
 8006f8c:	781a      	ldrb	r2, [r3, #0]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	687a      	ldr	r2, [r7, #4]
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d10f      	bne.n	8006fc8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	68da      	ldr	r2, [r3, #12]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006fb6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68da      	ldr	r2, [r3, #12]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006fc6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	e000      	b.n	8006fce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006fcc:	2302      	movs	r3, #2
  }
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3714      	adds	r7, #20
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr

08006fda <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b082      	sub	sp, #8
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	68da      	ldr	r2, [r3, #12]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ff0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2220      	movs	r2, #32
 8006ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f7ff fcda 	bl	80069b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007000:	2300      	movs	r3, #0
}
 8007002:	4618      	mov	r0, r3
 8007004:	3708      	adds	r7, #8
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}

0800700a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800700a:	b580      	push	{r7, lr}
 800700c:	b08c      	sub	sp, #48	; 0x30
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007018:	b2db      	uxtb	r3, r3
 800701a:	2b22      	cmp	r3, #34	; 0x22
 800701c:	f040 80ab 	bne.w	8007176 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007028:	d117      	bne.n	800705a <UART_Receive_IT+0x50>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	691b      	ldr	r3, [r3, #16]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d113      	bne.n	800705a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007032:	2300      	movs	r3, #0
 8007034:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800703a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	b29b      	uxth	r3, r3
 8007044:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007048:	b29a      	uxth	r2, r3
 800704a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800704c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007052:	1c9a      	adds	r2, r3, #2
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	629a      	str	r2, [r3, #40]	; 0x28
 8007058:	e026      	b.n	80070a8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800705e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007060:	2300      	movs	r3, #0
 8007062:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800706c:	d007      	beq.n	800707e <UART_Receive_IT+0x74>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d10a      	bne.n	800708c <UART_Receive_IT+0x82>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	691b      	ldr	r3, [r3, #16]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d106      	bne.n	800708c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	b2da      	uxtb	r2, r3
 8007086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007088:	701a      	strb	r2, [r3, #0]
 800708a:	e008      	b.n	800709e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	b2db      	uxtb	r3, r3
 8007094:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007098:	b2da      	uxtb	r2, r3
 800709a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800709c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070a2:	1c5a      	adds	r2, r3, #1
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	3b01      	subs	r3, #1
 80070b0:	b29b      	uxth	r3, r3
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	4619      	mov	r1, r3
 80070b6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d15a      	bne.n	8007172 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	68da      	ldr	r2, [r3, #12]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f022 0220 	bic.w	r2, r2, #32
 80070ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	68da      	ldr	r2, [r3, #12]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80070da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	695a      	ldr	r2, [r3, #20]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f022 0201 	bic.w	r2, r2, #1
 80070ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2220      	movs	r2, #32
 80070f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d135      	bne.n	8007168 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2200      	movs	r2, #0
 8007100:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	330c      	adds	r3, #12
 8007108:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	e853 3f00 	ldrex	r3, [r3]
 8007110:	613b      	str	r3, [r7, #16]
   return(result);
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	f023 0310 	bic.w	r3, r3, #16
 8007118:	627b      	str	r3, [r7, #36]	; 0x24
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	330c      	adds	r3, #12
 8007120:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007122:	623a      	str	r2, [r7, #32]
 8007124:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007126:	69f9      	ldr	r1, [r7, #28]
 8007128:	6a3a      	ldr	r2, [r7, #32]
 800712a:	e841 2300 	strex	r3, r2, [r1]
 800712e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1e5      	bne.n	8007102 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f003 0310 	and.w	r3, r3, #16
 8007140:	2b10      	cmp	r3, #16
 8007142:	d10a      	bne.n	800715a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007144:	2300      	movs	r3, #0
 8007146:	60fb      	str	r3, [r7, #12]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	60fb      	str	r3, [r7, #12]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	60fb      	str	r3, [r7, #12]
 8007158:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800715e:	4619      	mov	r1, r3
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f7fa fff9 	bl	8002158 <HAL_UARTEx_RxEventCallback>
 8007166:	e002      	b.n	800716e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f7ff fc37 	bl	80069dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800716e:	2300      	movs	r3, #0
 8007170:	e002      	b.n	8007178 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007172:	2300      	movs	r3, #0
 8007174:	e000      	b.n	8007178 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007176:	2302      	movs	r3, #2
  }
}
 8007178:	4618      	mov	r0, r3
 800717a:	3730      	adds	r7, #48	; 0x30
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}

08007180 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007180:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007184:	b0c0      	sub	sp, #256	; 0x100
 8007186:	af00      	add	r7, sp, #0
 8007188:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800718c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	691b      	ldr	r3, [r3, #16]
 8007194:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800719c:	68d9      	ldr	r1, [r3, #12]
 800719e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	ea40 0301 	orr.w	r3, r0, r1
 80071a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80071aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ae:	689a      	ldr	r2, [r3, #8]
 80071b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071b4:	691b      	ldr	r3, [r3, #16]
 80071b6:	431a      	orrs	r2, r3
 80071b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071bc:	695b      	ldr	r3, [r3, #20]
 80071be:	431a      	orrs	r2, r3
 80071c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071c4:	69db      	ldr	r3, [r3, #28]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80071cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	68db      	ldr	r3, [r3, #12]
 80071d4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80071d8:	f021 010c 	bic.w	r1, r1, #12
 80071dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80071e6:	430b      	orrs	r3, r1
 80071e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80071ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	695b      	ldr	r3, [r3, #20]
 80071f2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80071f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071fa:	6999      	ldr	r1, [r3, #24]
 80071fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	ea40 0301 	orr.w	r3, r0, r1
 8007206:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	4b8f      	ldr	r3, [pc, #572]	; (800744c <UART_SetConfig+0x2cc>)
 8007210:	429a      	cmp	r2, r3
 8007212:	d005      	beq.n	8007220 <UART_SetConfig+0xa0>
 8007214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007218:	681a      	ldr	r2, [r3, #0]
 800721a:	4b8d      	ldr	r3, [pc, #564]	; (8007450 <UART_SetConfig+0x2d0>)
 800721c:	429a      	cmp	r2, r3
 800721e:	d104      	bne.n	800722a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007220:	f7fd feea 	bl	8004ff8 <HAL_RCC_GetPCLK2Freq>
 8007224:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007228:	e003      	b.n	8007232 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800722a:	f7fd fed1 	bl	8004fd0 <HAL_RCC_GetPCLK1Freq>
 800722e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007232:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007236:	69db      	ldr	r3, [r3, #28]
 8007238:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800723c:	f040 810c 	bne.w	8007458 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007240:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007244:	2200      	movs	r2, #0
 8007246:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800724a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800724e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007252:	4622      	mov	r2, r4
 8007254:	462b      	mov	r3, r5
 8007256:	1891      	adds	r1, r2, r2
 8007258:	65b9      	str	r1, [r7, #88]	; 0x58
 800725a:	415b      	adcs	r3, r3
 800725c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800725e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007262:	4621      	mov	r1, r4
 8007264:	eb12 0801 	adds.w	r8, r2, r1
 8007268:	4629      	mov	r1, r5
 800726a:	eb43 0901 	adc.w	r9, r3, r1
 800726e:	f04f 0200 	mov.w	r2, #0
 8007272:	f04f 0300 	mov.w	r3, #0
 8007276:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800727a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800727e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007282:	4690      	mov	r8, r2
 8007284:	4699      	mov	r9, r3
 8007286:	4623      	mov	r3, r4
 8007288:	eb18 0303 	adds.w	r3, r8, r3
 800728c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007290:	462b      	mov	r3, r5
 8007292:	eb49 0303 	adc.w	r3, r9, r3
 8007296:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800729a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80072a6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80072aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80072ae:	460b      	mov	r3, r1
 80072b0:	18db      	adds	r3, r3, r3
 80072b2:	653b      	str	r3, [r7, #80]	; 0x50
 80072b4:	4613      	mov	r3, r2
 80072b6:	eb42 0303 	adc.w	r3, r2, r3
 80072ba:	657b      	str	r3, [r7, #84]	; 0x54
 80072bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80072c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80072c4:	f7f9 fce0 	bl	8000c88 <__aeabi_uldivmod>
 80072c8:	4602      	mov	r2, r0
 80072ca:	460b      	mov	r3, r1
 80072cc:	4b61      	ldr	r3, [pc, #388]	; (8007454 <UART_SetConfig+0x2d4>)
 80072ce:	fba3 2302 	umull	r2, r3, r3, r2
 80072d2:	095b      	lsrs	r3, r3, #5
 80072d4:	011c      	lsls	r4, r3, #4
 80072d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072da:	2200      	movs	r2, #0
 80072dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80072e0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80072e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80072e8:	4642      	mov	r2, r8
 80072ea:	464b      	mov	r3, r9
 80072ec:	1891      	adds	r1, r2, r2
 80072ee:	64b9      	str	r1, [r7, #72]	; 0x48
 80072f0:	415b      	adcs	r3, r3
 80072f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80072f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80072f8:	4641      	mov	r1, r8
 80072fa:	eb12 0a01 	adds.w	sl, r2, r1
 80072fe:	4649      	mov	r1, r9
 8007300:	eb43 0b01 	adc.w	fp, r3, r1
 8007304:	f04f 0200 	mov.w	r2, #0
 8007308:	f04f 0300 	mov.w	r3, #0
 800730c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007310:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007314:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007318:	4692      	mov	sl, r2
 800731a:	469b      	mov	fp, r3
 800731c:	4643      	mov	r3, r8
 800731e:	eb1a 0303 	adds.w	r3, sl, r3
 8007322:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007326:	464b      	mov	r3, r9
 8007328:	eb4b 0303 	adc.w	r3, fp, r3
 800732c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800733c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007340:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007344:	460b      	mov	r3, r1
 8007346:	18db      	adds	r3, r3, r3
 8007348:	643b      	str	r3, [r7, #64]	; 0x40
 800734a:	4613      	mov	r3, r2
 800734c:	eb42 0303 	adc.w	r3, r2, r3
 8007350:	647b      	str	r3, [r7, #68]	; 0x44
 8007352:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007356:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800735a:	f7f9 fc95 	bl	8000c88 <__aeabi_uldivmod>
 800735e:	4602      	mov	r2, r0
 8007360:	460b      	mov	r3, r1
 8007362:	4611      	mov	r1, r2
 8007364:	4b3b      	ldr	r3, [pc, #236]	; (8007454 <UART_SetConfig+0x2d4>)
 8007366:	fba3 2301 	umull	r2, r3, r3, r1
 800736a:	095b      	lsrs	r3, r3, #5
 800736c:	2264      	movs	r2, #100	; 0x64
 800736e:	fb02 f303 	mul.w	r3, r2, r3
 8007372:	1acb      	subs	r3, r1, r3
 8007374:	00db      	lsls	r3, r3, #3
 8007376:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800737a:	4b36      	ldr	r3, [pc, #216]	; (8007454 <UART_SetConfig+0x2d4>)
 800737c:	fba3 2302 	umull	r2, r3, r3, r2
 8007380:	095b      	lsrs	r3, r3, #5
 8007382:	005b      	lsls	r3, r3, #1
 8007384:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007388:	441c      	add	r4, r3
 800738a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800738e:	2200      	movs	r2, #0
 8007390:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007394:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007398:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800739c:	4642      	mov	r2, r8
 800739e:	464b      	mov	r3, r9
 80073a0:	1891      	adds	r1, r2, r2
 80073a2:	63b9      	str	r1, [r7, #56]	; 0x38
 80073a4:	415b      	adcs	r3, r3
 80073a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80073ac:	4641      	mov	r1, r8
 80073ae:	1851      	adds	r1, r2, r1
 80073b0:	6339      	str	r1, [r7, #48]	; 0x30
 80073b2:	4649      	mov	r1, r9
 80073b4:	414b      	adcs	r3, r1
 80073b6:	637b      	str	r3, [r7, #52]	; 0x34
 80073b8:	f04f 0200 	mov.w	r2, #0
 80073bc:	f04f 0300 	mov.w	r3, #0
 80073c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80073c4:	4659      	mov	r1, fp
 80073c6:	00cb      	lsls	r3, r1, #3
 80073c8:	4651      	mov	r1, sl
 80073ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80073ce:	4651      	mov	r1, sl
 80073d0:	00ca      	lsls	r2, r1, #3
 80073d2:	4610      	mov	r0, r2
 80073d4:	4619      	mov	r1, r3
 80073d6:	4603      	mov	r3, r0
 80073d8:	4642      	mov	r2, r8
 80073da:	189b      	adds	r3, r3, r2
 80073dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80073e0:	464b      	mov	r3, r9
 80073e2:	460a      	mov	r2, r1
 80073e4:	eb42 0303 	adc.w	r3, r2, r3
 80073e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80073ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80073f8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80073fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007400:	460b      	mov	r3, r1
 8007402:	18db      	adds	r3, r3, r3
 8007404:	62bb      	str	r3, [r7, #40]	; 0x28
 8007406:	4613      	mov	r3, r2
 8007408:	eb42 0303 	adc.w	r3, r2, r3
 800740c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800740e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007412:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007416:	f7f9 fc37 	bl	8000c88 <__aeabi_uldivmod>
 800741a:	4602      	mov	r2, r0
 800741c:	460b      	mov	r3, r1
 800741e:	4b0d      	ldr	r3, [pc, #52]	; (8007454 <UART_SetConfig+0x2d4>)
 8007420:	fba3 1302 	umull	r1, r3, r3, r2
 8007424:	095b      	lsrs	r3, r3, #5
 8007426:	2164      	movs	r1, #100	; 0x64
 8007428:	fb01 f303 	mul.w	r3, r1, r3
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	00db      	lsls	r3, r3, #3
 8007430:	3332      	adds	r3, #50	; 0x32
 8007432:	4a08      	ldr	r2, [pc, #32]	; (8007454 <UART_SetConfig+0x2d4>)
 8007434:	fba2 2303 	umull	r2, r3, r2, r3
 8007438:	095b      	lsrs	r3, r3, #5
 800743a:	f003 0207 	and.w	r2, r3, #7
 800743e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4422      	add	r2, r4
 8007446:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007448:	e105      	b.n	8007656 <UART_SetConfig+0x4d6>
 800744a:	bf00      	nop
 800744c:	40011000 	.word	0x40011000
 8007450:	40011400 	.word	0x40011400
 8007454:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007458:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800745c:	2200      	movs	r2, #0
 800745e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007462:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007466:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800746a:	4642      	mov	r2, r8
 800746c:	464b      	mov	r3, r9
 800746e:	1891      	adds	r1, r2, r2
 8007470:	6239      	str	r1, [r7, #32]
 8007472:	415b      	adcs	r3, r3
 8007474:	627b      	str	r3, [r7, #36]	; 0x24
 8007476:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800747a:	4641      	mov	r1, r8
 800747c:	1854      	adds	r4, r2, r1
 800747e:	4649      	mov	r1, r9
 8007480:	eb43 0501 	adc.w	r5, r3, r1
 8007484:	f04f 0200 	mov.w	r2, #0
 8007488:	f04f 0300 	mov.w	r3, #0
 800748c:	00eb      	lsls	r3, r5, #3
 800748e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007492:	00e2      	lsls	r2, r4, #3
 8007494:	4614      	mov	r4, r2
 8007496:	461d      	mov	r5, r3
 8007498:	4643      	mov	r3, r8
 800749a:	18e3      	adds	r3, r4, r3
 800749c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80074a0:	464b      	mov	r3, r9
 80074a2:	eb45 0303 	adc.w	r3, r5, r3
 80074a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80074aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	2200      	movs	r2, #0
 80074b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80074b6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80074ba:	f04f 0200 	mov.w	r2, #0
 80074be:	f04f 0300 	mov.w	r3, #0
 80074c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80074c6:	4629      	mov	r1, r5
 80074c8:	008b      	lsls	r3, r1, #2
 80074ca:	4621      	mov	r1, r4
 80074cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074d0:	4621      	mov	r1, r4
 80074d2:	008a      	lsls	r2, r1, #2
 80074d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80074d8:	f7f9 fbd6 	bl	8000c88 <__aeabi_uldivmod>
 80074dc:	4602      	mov	r2, r0
 80074de:	460b      	mov	r3, r1
 80074e0:	4b60      	ldr	r3, [pc, #384]	; (8007664 <UART_SetConfig+0x4e4>)
 80074e2:	fba3 2302 	umull	r2, r3, r3, r2
 80074e6:	095b      	lsrs	r3, r3, #5
 80074e8:	011c      	lsls	r4, r3, #4
 80074ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80074ee:	2200      	movs	r2, #0
 80074f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80074f4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80074f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80074fc:	4642      	mov	r2, r8
 80074fe:	464b      	mov	r3, r9
 8007500:	1891      	adds	r1, r2, r2
 8007502:	61b9      	str	r1, [r7, #24]
 8007504:	415b      	adcs	r3, r3
 8007506:	61fb      	str	r3, [r7, #28]
 8007508:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800750c:	4641      	mov	r1, r8
 800750e:	1851      	adds	r1, r2, r1
 8007510:	6139      	str	r1, [r7, #16]
 8007512:	4649      	mov	r1, r9
 8007514:	414b      	adcs	r3, r1
 8007516:	617b      	str	r3, [r7, #20]
 8007518:	f04f 0200 	mov.w	r2, #0
 800751c:	f04f 0300 	mov.w	r3, #0
 8007520:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007524:	4659      	mov	r1, fp
 8007526:	00cb      	lsls	r3, r1, #3
 8007528:	4651      	mov	r1, sl
 800752a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800752e:	4651      	mov	r1, sl
 8007530:	00ca      	lsls	r2, r1, #3
 8007532:	4610      	mov	r0, r2
 8007534:	4619      	mov	r1, r3
 8007536:	4603      	mov	r3, r0
 8007538:	4642      	mov	r2, r8
 800753a:	189b      	adds	r3, r3, r2
 800753c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007540:	464b      	mov	r3, r9
 8007542:	460a      	mov	r2, r1
 8007544:	eb42 0303 	adc.w	r3, r2, r3
 8007548:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800754c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	2200      	movs	r2, #0
 8007554:	67bb      	str	r3, [r7, #120]	; 0x78
 8007556:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007558:	f04f 0200 	mov.w	r2, #0
 800755c:	f04f 0300 	mov.w	r3, #0
 8007560:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007564:	4649      	mov	r1, r9
 8007566:	008b      	lsls	r3, r1, #2
 8007568:	4641      	mov	r1, r8
 800756a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800756e:	4641      	mov	r1, r8
 8007570:	008a      	lsls	r2, r1, #2
 8007572:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007576:	f7f9 fb87 	bl	8000c88 <__aeabi_uldivmod>
 800757a:	4602      	mov	r2, r0
 800757c:	460b      	mov	r3, r1
 800757e:	4b39      	ldr	r3, [pc, #228]	; (8007664 <UART_SetConfig+0x4e4>)
 8007580:	fba3 1302 	umull	r1, r3, r3, r2
 8007584:	095b      	lsrs	r3, r3, #5
 8007586:	2164      	movs	r1, #100	; 0x64
 8007588:	fb01 f303 	mul.w	r3, r1, r3
 800758c:	1ad3      	subs	r3, r2, r3
 800758e:	011b      	lsls	r3, r3, #4
 8007590:	3332      	adds	r3, #50	; 0x32
 8007592:	4a34      	ldr	r2, [pc, #208]	; (8007664 <UART_SetConfig+0x4e4>)
 8007594:	fba2 2303 	umull	r2, r3, r2, r3
 8007598:	095b      	lsrs	r3, r3, #5
 800759a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800759e:	441c      	add	r4, r3
 80075a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075a4:	2200      	movs	r2, #0
 80075a6:	673b      	str	r3, [r7, #112]	; 0x70
 80075a8:	677a      	str	r2, [r7, #116]	; 0x74
 80075aa:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80075ae:	4642      	mov	r2, r8
 80075b0:	464b      	mov	r3, r9
 80075b2:	1891      	adds	r1, r2, r2
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	415b      	adcs	r3, r3
 80075b8:	60fb      	str	r3, [r7, #12]
 80075ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80075be:	4641      	mov	r1, r8
 80075c0:	1851      	adds	r1, r2, r1
 80075c2:	6039      	str	r1, [r7, #0]
 80075c4:	4649      	mov	r1, r9
 80075c6:	414b      	adcs	r3, r1
 80075c8:	607b      	str	r3, [r7, #4]
 80075ca:	f04f 0200 	mov.w	r2, #0
 80075ce:	f04f 0300 	mov.w	r3, #0
 80075d2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80075d6:	4659      	mov	r1, fp
 80075d8:	00cb      	lsls	r3, r1, #3
 80075da:	4651      	mov	r1, sl
 80075dc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075e0:	4651      	mov	r1, sl
 80075e2:	00ca      	lsls	r2, r1, #3
 80075e4:	4610      	mov	r0, r2
 80075e6:	4619      	mov	r1, r3
 80075e8:	4603      	mov	r3, r0
 80075ea:	4642      	mov	r2, r8
 80075ec:	189b      	adds	r3, r3, r2
 80075ee:	66bb      	str	r3, [r7, #104]	; 0x68
 80075f0:	464b      	mov	r3, r9
 80075f2:	460a      	mov	r2, r1
 80075f4:	eb42 0303 	adc.w	r3, r2, r3
 80075f8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80075fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	2200      	movs	r2, #0
 8007602:	663b      	str	r3, [r7, #96]	; 0x60
 8007604:	667a      	str	r2, [r7, #100]	; 0x64
 8007606:	f04f 0200 	mov.w	r2, #0
 800760a:	f04f 0300 	mov.w	r3, #0
 800760e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007612:	4649      	mov	r1, r9
 8007614:	008b      	lsls	r3, r1, #2
 8007616:	4641      	mov	r1, r8
 8007618:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800761c:	4641      	mov	r1, r8
 800761e:	008a      	lsls	r2, r1, #2
 8007620:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007624:	f7f9 fb30 	bl	8000c88 <__aeabi_uldivmod>
 8007628:	4602      	mov	r2, r0
 800762a:	460b      	mov	r3, r1
 800762c:	4b0d      	ldr	r3, [pc, #52]	; (8007664 <UART_SetConfig+0x4e4>)
 800762e:	fba3 1302 	umull	r1, r3, r3, r2
 8007632:	095b      	lsrs	r3, r3, #5
 8007634:	2164      	movs	r1, #100	; 0x64
 8007636:	fb01 f303 	mul.w	r3, r1, r3
 800763a:	1ad3      	subs	r3, r2, r3
 800763c:	011b      	lsls	r3, r3, #4
 800763e:	3332      	adds	r3, #50	; 0x32
 8007640:	4a08      	ldr	r2, [pc, #32]	; (8007664 <UART_SetConfig+0x4e4>)
 8007642:	fba2 2303 	umull	r2, r3, r2, r3
 8007646:	095b      	lsrs	r3, r3, #5
 8007648:	f003 020f 	and.w	r2, r3, #15
 800764c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4422      	add	r2, r4
 8007654:	609a      	str	r2, [r3, #8]
}
 8007656:	bf00      	nop
 8007658:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800765c:	46bd      	mov	sp, r7
 800765e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007662:	bf00      	nop
 8007664:	51eb851f 	.word	0x51eb851f

08007668 <__NVIC_SetPriority>:
{
 8007668:	b480      	push	{r7}
 800766a:	b083      	sub	sp, #12
 800766c:	af00      	add	r7, sp, #0
 800766e:	4603      	mov	r3, r0
 8007670:	6039      	str	r1, [r7, #0]
 8007672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007678:	2b00      	cmp	r3, #0
 800767a:	db0a      	blt.n	8007692 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	b2da      	uxtb	r2, r3
 8007680:	490c      	ldr	r1, [pc, #48]	; (80076b4 <__NVIC_SetPriority+0x4c>)
 8007682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007686:	0112      	lsls	r2, r2, #4
 8007688:	b2d2      	uxtb	r2, r2
 800768a:	440b      	add	r3, r1
 800768c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007690:	e00a      	b.n	80076a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	b2da      	uxtb	r2, r3
 8007696:	4908      	ldr	r1, [pc, #32]	; (80076b8 <__NVIC_SetPriority+0x50>)
 8007698:	79fb      	ldrb	r3, [r7, #7]
 800769a:	f003 030f 	and.w	r3, r3, #15
 800769e:	3b04      	subs	r3, #4
 80076a0:	0112      	lsls	r2, r2, #4
 80076a2:	b2d2      	uxtb	r2, r2
 80076a4:	440b      	add	r3, r1
 80076a6:	761a      	strb	r2, [r3, #24]
}
 80076a8:	bf00      	nop
 80076aa:	370c      	adds	r7, #12
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr
 80076b4:	e000e100 	.word	0xe000e100
 80076b8:	e000ed00 	.word	0xe000ed00

080076bc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80076bc:	b580      	push	{r7, lr}
 80076be:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80076c0:	4b05      	ldr	r3, [pc, #20]	; (80076d8 <SysTick_Handler+0x1c>)
 80076c2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80076c4:	f001 fcfe 	bl	80090c4 <xTaskGetSchedulerState>
 80076c8:	4603      	mov	r3, r0
 80076ca:	2b01      	cmp	r3, #1
 80076cc:	d001      	beq.n	80076d2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80076ce:	f002 fae3 	bl	8009c98 <xPortSysTickHandler>
  }
}
 80076d2:	bf00      	nop
 80076d4:	bd80      	pop	{r7, pc}
 80076d6:	bf00      	nop
 80076d8:	e000e010 	.word	0xe000e010

080076dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80076dc:	b580      	push	{r7, lr}
 80076de:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80076e0:	2100      	movs	r1, #0
 80076e2:	f06f 0004 	mvn.w	r0, #4
 80076e6:	f7ff ffbf 	bl	8007668 <__NVIC_SetPriority>
#endif
}
 80076ea:	bf00      	nop
 80076ec:	bd80      	pop	{r7, pc}
	...

080076f0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076f6:	f3ef 8305 	mrs	r3, IPSR
 80076fa:	603b      	str	r3, [r7, #0]
  return(result);
 80076fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d003      	beq.n	800770a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007702:	f06f 0305 	mvn.w	r3, #5
 8007706:	607b      	str	r3, [r7, #4]
 8007708:	e00c      	b.n	8007724 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800770a:	4b0a      	ldr	r3, [pc, #40]	; (8007734 <osKernelInitialize+0x44>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d105      	bne.n	800771e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007712:	4b08      	ldr	r3, [pc, #32]	; (8007734 <osKernelInitialize+0x44>)
 8007714:	2201      	movs	r2, #1
 8007716:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007718:	2300      	movs	r3, #0
 800771a:	607b      	str	r3, [r7, #4]
 800771c:	e002      	b.n	8007724 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800771e:	f04f 33ff 	mov.w	r3, #4294967295
 8007722:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007724:	687b      	ldr	r3, [r7, #4]
}
 8007726:	4618      	mov	r0, r3
 8007728:	370c      	adds	r7, #12
 800772a:	46bd      	mov	sp, r7
 800772c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007730:	4770      	bx	lr
 8007732:	bf00      	nop
 8007734:	20000b90 	.word	0x20000b90

08007738 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007738:	b580      	push	{r7, lr}
 800773a:	b082      	sub	sp, #8
 800773c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800773e:	f3ef 8305 	mrs	r3, IPSR
 8007742:	603b      	str	r3, [r7, #0]
  return(result);
 8007744:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007746:	2b00      	cmp	r3, #0
 8007748:	d003      	beq.n	8007752 <osKernelStart+0x1a>
    stat = osErrorISR;
 800774a:	f06f 0305 	mvn.w	r3, #5
 800774e:	607b      	str	r3, [r7, #4]
 8007750:	e010      	b.n	8007774 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007752:	4b0b      	ldr	r3, [pc, #44]	; (8007780 <osKernelStart+0x48>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	2b01      	cmp	r3, #1
 8007758:	d109      	bne.n	800776e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800775a:	f7ff ffbf 	bl	80076dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800775e:	4b08      	ldr	r3, [pc, #32]	; (8007780 <osKernelStart+0x48>)
 8007760:	2202      	movs	r2, #2
 8007762:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007764:	f001 f866 	bl	8008834 <vTaskStartScheduler>
      stat = osOK;
 8007768:	2300      	movs	r3, #0
 800776a:	607b      	str	r3, [r7, #4]
 800776c:	e002      	b.n	8007774 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800776e:	f04f 33ff 	mov.w	r3, #4294967295
 8007772:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007774:	687b      	ldr	r3, [r7, #4]
}
 8007776:	4618      	mov	r0, r3
 8007778:	3708      	adds	r7, #8
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	20000b90 	.word	0x20000b90

08007784 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007784:	b580      	push	{r7, lr}
 8007786:	b08e      	sub	sp, #56	; 0x38
 8007788:	af04      	add	r7, sp, #16
 800778a:	60f8      	str	r0, [r7, #12]
 800778c:	60b9      	str	r1, [r7, #8]
 800778e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007790:	2300      	movs	r3, #0
 8007792:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007794:	f3ef 8305 	mrs	r3, IPSR
 8007798:	617b      	str	r3, [r7, #20]
  return(result);
 800779a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800779c:	2b00      	cmp	r3, #0
 800779e:	d17e      	bne.n	800789e <osThreadNew+0x11a>
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d07b      	beq.n	800789e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80077a6:	2380      	movs	r3, #128	; 0x80
 80077a8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80077aa:	2318      	movs	r3, #24
 80077ac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80077ae:	2300      	movs	r3, #0
 80077b0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80077b2:	f04f 33ff 	mov.w	r3, #4294967295
 80077b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d045      	beq.n	800784a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d002      	beq.n	80077cc <osThreadNew+0x48>
        name = attr->name;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	699b      	ldr	r3, [r3, #24]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d002      	beq.n	80077da <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	699b      	ldr	r3, [r3, #24]
 80077d8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d008      	beq.n	80077f2 <osThreadNew+0x6e>
 80077e0:	69fb      	ldr	r3, [r7, #28]
 80077e2:	2b38      	cmp	r3, #56	; 0x38
 80077e4:	d805      	bhi.n	80077f2 <osThreadNew+0x6e>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	f003 0301 	and.w	r3, r3, #1
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d001      	beq.n	80077f6 <osThreadNew+0x72>
        return (NULL);
 80077f2:	2300      	movs	r3, #0
 80077f4:	e054      	b.n	80078a0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	695b      	ldr	r3, [r3, #20]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d003      	beq.n	8007806 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	695b      	ldr	r3, [r3, #20]
 8007802:	089b      	lsrs	r3, r3, #2
 8007804:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d00e      	beq.n	800782c <osThreadNew+0xa8>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	2b5b      	cmp	r3, #91	; 0x5b
 8007814:	d90a      	bls.n	800782c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800781a:	2b00      	cmp	r3, #0
 800781c:	d006      	beq.n	800782c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	695b      	ldr	r3, [r3, #20]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d002      	beq.n	800782c <osThreadNew+0xa8>
        mem = 1;
 8007826:	2301      	movs	r3, #1
 8007828:	61bb      	str	r3, [r7, #24]
 800782a:	e010      	b.n	800784e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d10c      	bne.n	800784e <osThreadNew+0xca>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	68db      	ldr	r3, [r3, #12]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d108      	bne.n	800784e <osThreadNew+0xca>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	691b      	ldr	r3, [r3, #16]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d104      	bne.n	800784e <osThreadNew+0xca>
          mem = 0;
 8007844:	2300      	movs	r3, #0
 8007846:	61bb      	str	r3, [r7, #24]
 8007848:	e001      	b.n	800784e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800784a:	2300      	movs	r3, #0
 800784c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800784e:	69bb      	ldr	r3, [r7, #24]
 8007850:	2b01      	cmp	r3, #1
 8007852:	d110      	bne.n	8007876 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007858:	687a      	ldr	r2, [r7, #4]
 800785a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800785c:	9202      	str	r2, [sp, #8]
 800785e:	9301      	str	r3, [sp, #4]
 8007860:	69fb      	ldr	r3, [r7, #28]
 8007862:	9300      	str	r3, [sp, #0]
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	6a3a      	ldr	r2, [r7, #32]
 8007868:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800786a:	68f8      	ldr	r0, [r7, #12]
 800786c:	f000 fe0c 	bl	8008488 <xTaskCreateStatic>
 8007870:	4603      	mov	r3, r0
 8007872:	613b      	str	r3, [r7, #16]
 8007874:	e013      	b.n	800789e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d110      	bne.n	800789e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800787c:	6a3b      	ldr	r3, [r7, #32]
 800787e:	b29a      	uxth	r2, r3
 8007880:	f107 0310 	add.w	r3, r7, #16
 8007884:	9301      	str	r3, [sp, #4]
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	9300      	str	r3, [sp, #0]
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800788e:	68f8      	ldr	r0, [r7, #12]
 8007890:	f000 fe57 	bl	8008542 <xTaskCreate>
 8007894:	4603      	mov	r3, r0
 8007896:	2b01      	cmp	r3, #1
 8007898:	d001      	beq.n	800789e <osThreadNew+0x11a>
            hTask = NULL;
 800789a:	2300      	movs	r3, #0
 800789c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800789e:	693b      	ldr	r3, [r7, #16]
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3728      	adds	r7, #40	; 0x28
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}

080078a8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b084      	sub	sp, #16
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80078b0:	f3ef 8305 	mrs	r3, IPSR
 80078b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80078b6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d003      	beq.n	80078c4 <osDelay+0x1c>
    stat = osErrorISR;
 80078bc:	f06f 0305 	mvn.w	r3, #5
 80078c0:	60fb      	str	r3, [r7, #12]
 80078c2:	e007      	b.n	80078d4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80078c4:	2300      	movs	r3, #0
 80078c6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d002      	beq.n	80078d4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 ff7c 	bl	80087cc <vTaskDelay>
    }
  }

  return (stat);
 80078d4:	68fb      	ldr	r3, [r7, #12]
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3710      	adds	r7, #16
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
	...

080078e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80078e0:	b480      	push	{r7}
 80078e2:	b085      	sub	sp, #20
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	60f8      	str	r0, [r7, #12]
 80078e8:	60b9      	str	r1, [r7, #8]
 80078ea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	4a07      	ldr	r2, [pc, #28]	; (800790c <vApplicationGetIdleTaskMemory+0x2c>)
 80078f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	4a06      	ldr	r2, [pc, #24]	; (8007910 <vApplicationGetIdleTaskMemory+0x30>)
 80078f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2280      	movs	r2, #128	; 0x80
 80078fc:	601a      	str	r2, [r3, #0]
}
 80078fe:	bf00      	nop
 8007900:	3714      	adds	r7, #20
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr
 800790a:	bf00      	nop
 800790c:	20000b94 	.word	0x20000b94
 8007910:	20000bf0 	.word	0x20000bf0

08007914 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007914:	b480      	push	{r7}
 8007916:	b085      	sub	sp, #20
 8007918:	af00      	add	r7, sp, #0
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	4a07      	ldr	r2, [pc, #28]	; (8007940 <vApplicationGetTimerTaskMemory+0x2c>)
 8007924:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	4a06      	ldr	r2, [pc, #24]	; (8007944 <vApplicationGetTimerTaskMemory+0x30>)
 800792a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007932:	601a      	str	r2, [r3, #0]
}
 8007934:	bf00      	nop
 8007936:	3714      	adds	r7, #20
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr
 8007940:	20000df0 	.word	0x20000df0
 8007944:	20000e4c 	.word	0x20000e4c

08007948 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f103 0208 	add.w	r2, r3, #8
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f04f 32ff 	mov.w	r2, #4294967295
 8007960:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f103 0208 	add.w	r2, r3, #8
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f103 0208 	add.w	r2, r3, #8
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2200      	movs	r2, #0
 800797a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800797c:	bf00      	nop
 800797e:	370c      	adds	r7, #12
 8007980:	46bd      	mov	sp, r7
 8007982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007986:	4770      	bx	lr

08007988 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007988:	b480      	push	{r7}
 800798a:	b083      	sub	sp, #12
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007996:	bf00      	nop
 8007998:	370c      	adds	r7, #12
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	4770      	bx	lr

080079a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80079a2:	b480      	push	{r7}
 80079a4:	b085      	sub	sp, #20
 80079a6:	af00      	add	r7, sp, #0
 80079a8:	6078      	str	r0, [r7, #4]
 80079aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	68fa      	ldr	r2, [r7, #12]
 80079b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	689a      	ldr	r2, [r3, #8]
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	683a      	ldr	r2, [r7, #0]
 80079c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	683a      	ldr	r2, [r7, #0]
 80079cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	687a      	ldr	r2, [r7, #4]
 80079d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	1c5a      	adds	r2, r3, #1
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	601a      	str	r2, [r3, #0]
}
 80079de:	bf00      	nop
 80079e0:	3714      	adds	r7, #20
 80079e2:	46bd      	mov	sp, r7
 80079e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e8:	4770      	bx	lr

080079ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80079ea:	b480      	push	{r7}
 80079ec:	b085      	sub	sp, #20
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	6078      	str	r0, [r7, #4]
 80079f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a00:	d103      	bne.n	8007a0a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	691b      	ldr	r3, [r3, #16]
 8007a06:	60fb      	str	r3, [r7, #12]
 8007a08:	e00c      	b.n	8007a24 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	3308      	adds	r3, #8
 8007a0e:	60fb      	str	r3, [r7, #12]
 8007a10:	e002      	b.n	8007a18 <vListInsert+0x2e>
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	60fb      	str	r3, [r7, #12]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	68ba      	ldr	r2, [r7, #8]
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d2f6      	bcs.n	8007a12 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	685a      	ldr	r2, [r3, #4]
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	683a      	ldr	r2, [r7, #0]
 8007a32:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	68fa      	ldr	r2, [r7, #12]
 8007a38:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	683a      	ldr	r2, [r7, #0]
 8007a3e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	1c5a      	adds	r2, r3, #1
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	601a      	str	r2, [r3, #0]
}
 8007a50:	bf00      	nop
 8007a52:	3714      	adds	r7, #20
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b085      	sub	sp, #20
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	691b      	ldr	r3, [r3, #16]
 8007a68:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	6892      	ldr	r2, [r2, #8]
 8007a72:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	6852      	ldr	r2, [r2, #4]
 8007a7c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	687a      	ldr	r2, [r7, #4]
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d103      	bne.n	8007a90 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	689a      	ldr	r2, [r3, #8]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2200      	movs	r2, #0
 8007a94:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	1e5a      	subs	r2, r3, #1
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3714      	adds	r7, #20
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d10a      	bne.n	8007ada <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ac8:	f383 8811 	msr	BASEPRI, r3
 8007acc:	f3bf 8f6f 	isb	sy
 8007ad0:	f3bf 8f4f 	dsb	sy
 8007ad4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007ad6:	bf00      	nop
 8007ad8:	e7fe      	b.n	8007ad8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007ada:	f002 f84b 	bl	8009b74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ae6:	68f9      	ldr	r1, [r7, #12]
 8007ae8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007aea:	fb01 f303 	mul.w	r3, r1, r3
 8007aee:	441a      	add	r2, r3
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2200      	movs	r2, #0
 8007af8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b0a:	3b01      	subs	r3, #1
 8007b0c:	68f9      	ldr	r1, [r7, #12]
 8007b0e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007b10:	fb01 f303 	mul.w	r3, r1, r3
 8007b14:	441a      	add	r2, r3
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	22ff      	movs	r2, #255	; 0xff
 8007b1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	22ff      	movs	r2, #255	; 0xff
 8007b26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d114      	bne.n	8007b5a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	691b      	ldr	r3, [r3, #16]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d01a      	beq.n	8007b6e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	3310      	adds	r3, #16
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f001 f903 	bl	8008d48 <xTaskRemoveFromEventList>
 8007b42:	4603      	mov	r3, r0
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d012      	beq.n	8007b6e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007b48:	4b0c      	ldr	r3, [pc, #48]	; (8007b7c <xQueueGenericReset+0xcc>)
 8007b4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b4e:	601a      	str	r2, [r3, #0]
 8007b50:	f3bf 8f4f 	dsb	sy
 8007b54:	f3bf 8f6f 	isb	sy
 8007b58:	e009      	b.n	8007b6e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	3310      	adds	r3, #16
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f7ff fef2 	bl	8007948 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	3324      	adds	r3, #36	; 0x24
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7ff feed 	bl	8007948 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007b6e:	f002 f831 	bl	8009bd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007b72:	2301      	movs	r3, #1
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3710      	adds	r7, #16
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}
 8007b7c:	e000ed04 	.word	0xe000ed04

08007b80 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b08e      	sub	sp, #56	; 0x38
 8007b84:	af02      	add	r7, sp, #8
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	607a      	str	r2, [r7, #4]
 8007b8c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10a      	bne.n	8007baa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b98:	f383 8811 	msr	BASEPRI, r3
 8007b9c:	f3bf 8f6f 	isb	sy
 8007ba0:	f3bf 8f4f 	dsb	sy
 8007ba4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007ba6:	bf00      	nop
 8007ba8:	e7fe      	b.n	8007ba8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d10a      	bne.n	8007bc6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb4:	f383 8811 	msr	BASEPRI, r3
 8007bb8:	f3bf 8f6f 	isb	sy
 8007bbc:	f3bf 8f4f 	dsb	sy
 8007bc0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007bc2:	bf00      	nop
 8007bc4:	e7fe      	b.n	8007bc4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d002      	beq.n	8007bd2 <xQueueGenericCreateStatic+0x52>
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d001      	beq.n	8007bd6 <xQueueGenericCreateStatic+0x56>
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e000      	b.n	8007bd8 <xQueueGenericCreateStatic+0x58>
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d10a      	bne.n	8007bf2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007be0:	f383 8811 	msr	BASEPRI, r3
 8007be4:	f3bf 8f6f 	isb	sy
 8007be8:	f3bf 8f4f 	dsb	sy
 8007bec:	623b      	str	r3, [r7, #32]
}
 8007bee:	bf00      	nop
 8007bf0:	e7fe      	b.n	8007bf0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d102      	bne.n	8007bfe <xQueueGenericCreateStatic+0x7e>
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d101      	bne.n	8007c02 <xQueueGenericCreateStatic+0x82>
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e000      	b.n	8007c04 <xQueueGenericCreateStatic+0x84>
 8007c02:	2300      	movs	r3, #0
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d10a      	bne.n	8007c1e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c0c:	f383 8811 	msr	BASEPRI, r3
 8007c10:	f3bf 8f6f 	isb	sy
 8007c14:	f3bf 8f4f 	dsb	sy
 8007c18:	61fb      	str	r3, [r7, #28]
}
 8007c1a:	bf00      	nop
 8007c1c:	e7fe      	b.n	8007c1c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007c1e:	2350      	movs	r3, #80	; 0x50
 8007c20:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	2b50      	cmp	r3, #80	; 0x50
 8007c26:	d00a      	beq.n	8007c3e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c2c:	f383 8811 	msr	BASEPRI, r3
 8007c30:	f3bf 8f6f 	isb	sy
 8007c34:	f3bf 8f4f 	dsb	sy
 8007c38:	61bb      	str	r3, [r7, #24]
}
 8007c3a:	bf00      	nop
 8007c3c:	e7fe      	b.n	8007c3c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007c3e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00d      	beq.n	8007c66 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007c52:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c58:	9300      	str	r3, [sp, #0]
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	68b9      	ldr	r1, [r7, #8]
 8007c60:	68f8      	ldr	r0, [r7, #12]
 8007c62:	f000 f805 	bl	8007c70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3730      	adds	r7, #48	; 0x30
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}

08007c70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b084      	sub	sp, #16
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	60b9      	str	r1, [r7, #8]
 8007c7a:	607a      	str	r2, [r7, #4]
 8007c7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d103      	bne.n	8007c8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007c84:	69bb      	ldr	r3, [r7, #24]
 8007c86:	69ba      	ldr	r2, [r7, #24]
 8007c88:	601a      	str	r2, [r3, #0]
 8007c8a:	e002      	b.n	8007c92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007c8c:	69bb      	ldr	r3, [r7, #24]
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007c92:	69bb      	ldr	r3, [r7, #24]
 8007c94:	68fa      	ldr	r2, [r7, #12]
 8007c96:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007c98:	69bb      	ldr	r3, [r7, #24]
 8007c9a:	68ba      	ldr	r2, [r7, #8]
 8007c9c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007c9e:	2101      	movs	r1, #1
 8007ca0:	69b8      	ldr	r0, [r7, #24]
 8007ca2:	f7ff ff05 	bl	8007ab0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	78fa      	ldrb	r2, [r7, #3]
 8007caa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007cae:	bf00      	nop
 8007cb0:	3710      	adds	r7, #16
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}
	...

08007cb8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b08e      	sub	sp, #56	; 0x38
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	60f8      	str	r0, [r7, #12]
 8007cc0:	60b9      	str	r1, [r7, #8]
 8007cc2:	607a      	str	r2, [r7, #4]
 8007cc4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d10a      	bne.n	8007cea <xQueueGenericSend+0x32>
	__asm volatile
 8007cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd8:	f383 8811 	msr	BASEPRI, r3
 8007cdc:	f3bf 8f6f 	isb	sy
 8007ce0:	f3bf 8f4f 	dsb	sy
 8007ce4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007ce6:	bf00      	nop
 8007ce8:	e7fe      	b.n	8007ce8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d103      	bne.n	8007cf8 <xQueueGenericSend+0x40>
 8007cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d101      	bne.n	8007cfc <xQueueGenericSend+0x44>
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	e000      	b.n	8007cfe <xQueueGenericSend+0x46>
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d10a      	bne.n	8007d18 <xQueueGenericSend+0x60>
	__asm volatile
 8007d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d06:	f383 8811 	msr	BASEPRI, r3
 8007d0a:	f3bf 8f6f 	isb	sy
 8007d0e:	f3bf 8f4f 	dsb	sy
 8007d12:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007d14:	bf00      	nop
 8007d16:	e7fe      	b.n	8007d16 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	2b02      	cmp	r3, #2
 8007d1c:	d103      	bne.n	8007d26 <xQueueGenericSend+0x6e>
 8007d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d22:	2b01      	cmp	r3, #1
 8007d24:	d101      	bne.n	8007d2a <xQueueGenericSend+0x72>
 8007d26:	2301      	movs	r3, #1
 8007d28:	e000      	b.n	8007d2c <xQueueGenericSend+0x74>
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d10a      	bne.n	8007d46 <xQueueGenericSend+0x8e>
	__asm volatile
 8007d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d34:	f383 8811 	msr	BASEPRI, r3
 8007d38:	f3bf 8f6f 	isb	sy
 8007d3c:	f3bf 8f4f 	dsb	sy
 8007d40:	623b      	str	r3, [r7, #32]
}
 8007d42:	bf00      	nop
 8007d44:	e7fe      	b.n	8007d44 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d46:	f001 f9bd 	bl	80090c4 <xTaskGetSchedulerState>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d102      	bne.n	8007d56 <xQueueGenericSend+0x9e>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d101      	bne.n	8007d5a <xQueueGenericSend+0xa2>
 8007d56:	2301      	movs	r3, #1
 8007d58:	e000      	b.n	8007d5c <xQueueGenericSend+0xa4>
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d10a      	bne.n	8007d76 <xQueueGenericSend+0xbe>
	__asm volatile
 8007d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d64:	f383 8811 	msr	BASEPRI, r3
 8007d68:	f3bf 8f6f 	isb	sy
 8007d6c:	f3bf 8f4f 	dsb	sy
 8007d70:	61fb      	str	r3, [r7, #28]
}
 8007d72:	bf00      	nop
 8007d74:	e7fe      	b.n	8007d74 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d76:	f001 fefd 	bl	8009b74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d302      	bcc.n	8007d8c <xQueueGenericSend+0xd4>
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	2b02      	cmp	r3, #2
 8007d8a:	d129      	bne.n	8007de0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d8c:	683a      	ldr	r2, [r7, #0]
 8007d8e:	68b9      	ldr	r1, [r7, #8]
 8007d90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d92:	f000 fa0b 	bl	80081ac <prvCopyDataToQueue>
 8007d96:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d010      	beq.n	8007dc2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007da2:	3324      	adds	r3, #36	; 0x24
 8007da4:	4618      	mov	r0, r3
 8007da6:	f000 ffcf 	bl	8008d48 <xTaskRemoveFromEventList>
 8007daa:	4603      	mov	r3, r0
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d013      	beq.n	8007dd8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007db0:	4b3f      	ldr	r3, [pc, #252]	; (8007eb0 <xQueueGenericSend+0x1f8>)
 8007db2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007db6:	601a      	str	r2, [r3, #0]
 8007db8:	f3bf 8f4f 	dsb	sy
 8007dbc:	f3bf 8f6f 	isb	sy
 8007dc0:	e00a      	b.n	8007dd8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d007      	beq.n	8007dd8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007dc8:	4b39      	ldr	r3, [pc, #228]	; (8007eb0 <xQueueGenericSend+0x1f8>)
 8007dca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dce:	601a      	str	r2, [r3, #0]
 8007dd0:	f3bf 8f4f 	dsb	sy
 8007dd4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007dd8:	f001 fefc 	bl	8009bd4 <vPortExitCritical>
				return pdPASS;
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e063      	b.n	8007ea8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d103      	bne.n	8007dee <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007de6:	f001 fef5 	bl	8009bd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007dea:	2300      	movs	r3, #0
 8007dec:	e05c      	b.n	8007ea8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007dee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d106      	bne.n	8007e02 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007df4:	f107 0314 	add.w	r3, r7, #20
 8007df8:	4618      	mov	r0, r3
 8007dfa:	f001 f809 	bl	8008e10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e02:	f001 fee7 	bl	8009bd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e06:	f000 fd7b 	bl	8008900 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e0a:	f001 feb3 	bl	8009b74 <vPortEnterCritical>
 8007e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e10:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e14:	b25b      	sxtb	r3, r3
 8007e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e1a:	d103      	bne.n	8007e24 <xQueueGenericSend+0x16c>
 8007e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007e2a:	b25b      	sxtb	r3, r3
 8007e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e30:	d103      	bne.n	8007e3a <xQueueGenericSend+0x182>
 8007e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e3a:	f001 fecb 	bl	8009bd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e3e:	1d3a      	adds	r2, r7, #4
 8007e40:	f107 0314 	add.w	r3, r7, #20
 8007e44:	4611      	mov	r1, r2
 8007e46:	4618      	mov	r0, r3
 8007e48:	f000 fff8 	bl	8008e3c <xTaskCheckForTimeOut>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d124      	bne.n	8007e9c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007e52:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e54:	f000 faa2 	bl	800839c <prvIsQueueFull>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d018      	beq.n	8007e90 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e60:	3310      	adds	r3, #16
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	4611      	mov	r1, r2
 8007e66:	4618      	mov	r0, r3
 8007e68:	f000 ff1e 	bl	8008ca8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007e6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e6e:	f000 fa2d 	bl	80082cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007e72:	f000 fd53 	bl	800891c <xTaskResumeAll>
 8007e76:	4603      	mov	r3, r0
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f47f af7c 	bne.w	8007d76 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007e7e:	4b0c      	ldr	r3, [pc, #48]	; (8007eb0 <xQueueGenericSend+0x1f8>)
 8007e80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e84:	601a      	str	r2, [r3, #0]
 8007e86:	f3bf 8f4f 	dsb	sy
 8007e8a:	f3bf 8f6f 	isb	sy
 8007e8e:	e772      	b.n	8007d76 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007e90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e92:	f000 fa1b 	bl	80082cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e96:	f000 fd41 	bl	800891c <xTaskResumeAll>
 8007e9a:	e76c      	b.n	8007d76 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007e9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e9e:	f000 fa15 	bl	80082cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ea2:	f000 fd3b 	bl	800891c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007ea6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3738      	adds	r7, #56	; 0x38
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}
 8007eb0:	e000ed04 	.word	0xe000ed04

08007eb4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b090      	sub	sp, #64	; 0x40
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	607a      	str	r2, [r7, #4]
 8007ec0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8007ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d10a      	bne.n	8007ee2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed0:	f383 8811 	msr	BASEPRI, r3
 8007ed4:	f3bf 8f6f 	isb	sy
 8007ed8:	f3bf 8f4f 	dsb	sy
 8007edc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007ede:	bf00      	nop
 8007ee0:	e7fe      	b.n	8007ee0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d103      	bne.n	8007ef0 <xQueueGenericSendFromISR+0x3c>
 8007ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d101      	bne.n	8007ef4 <xQueueGenericSendFromISR+0x40>
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	e000      	b.n	8007ef6 <xQueueGenericSendFromISR+0x42>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d10a      	bne.n	8007f10 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007efe:	f383 8811 	msr	BASEPRI, r3
 8007f02:	f3bf 8f6f 	isb	sy
 8007f06:	f3bf 8f4f 	dsb	sy
 8007f0a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007f0c:	bf00      	nop
 8007f0e:	e7fe      	b.n	8007f0e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	2b02      	cmp	r3, #2
 8007f14:	d103      	bne.n	8007f1e <xQueueGenericSendFromISR+0x6a>
 8007f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d101      	bne.n	8007f22 <xQueueGenericSendFromISR+0x6e>
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e000      	b.n	8007f24 <xQueueGenericSendFromISR+0x70>
 8007f22:	2300      	movs	r3, #0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10a      	bne.n	8007f3e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f2c:	f383 8811 	msr	BASEPRI, r3
 8007f30:	f3bf 8f6f 	isb	sy
 8007f34:	f3bf 8f4f 	dsb	sy
 8007f38:	623b      	str	r3, [r7, #32]
}
 8007f3a:	bf00      	nop
 8007f3c:	e7fe      	b.n	8007f3c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f3e:	f001 fefb 	bl	8009d38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007f42:	f3ef 8211 	mrs	r2, BASEPRI
 8007f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f4a:	f383 8811 	msr	BASEPRI, r3
 8007f4e:	f3bf 8f6f 	isb	sy
 8007f52:	f3bf 8f4f 	dsb	sy
 8007f56:	61fa      	str	r2, [r7, #28]
 8007f58:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007f5a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f5c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f66:	429a      	cmp	r2, r3
 8007f68:	d302      	bcc.n	8007f70 <xQueueGenericSendFromISR+0xbc>
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	2b02      	cmp	r3, #2
 8007f6e:	d12f      	bne.n	8007fd0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	68b9      	ldr	r1, [r7, #8]
 8007f84:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007f86:	f000 f911 	bl	80081ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f8a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f92:	d112      	bne.n	8007fba <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d016      	beq.n	8007fca <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f9e:	3324      	adds	r3, #36	; 0x24
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	f000 fed1 	bl	8008d48 <xTaskRemoveFromEventList>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d00e      	beq.n	8007fca <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d00b      	beq.n	8007fca <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	601a      	str	r2, [r3, #0]
 8007fb8:	e007      	b.n	8007fca <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007fba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	b25a      	sxtb	r2, r3
 8007fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007fce:	e001      	b.n	8007fd4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007fd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fd6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007fde:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007fe0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3740      	adds	r7, #64	; 0x40
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}
	...

08007fec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b08c      	sub	sp, #48	; 0x30
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008002:	2b00      	cmp	r3, #0
 8008004:	d10a      	bne.n	800801c <xQueueReceive+0x30>
	__asm volatile
 8008006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800800a:	f383 8811 	msr	BASEPRI, r3
 800800e:	f3bf 8f6f 	isb	sy
 8008012:	f3bf 8f4f 	dsb	sy
 8008016:	623b      	str	r3, [r7, #32]
}
 8008018:	bf00      	nop
 800801a:	e7fe      	b.n	800801a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d103      	bne.n	800802a <xQueueReceive+0x3e>
 8008022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008026:	2b00      	cmp	r3, #0
 8008028:	d101      	bne.n	800802e <xQueueReceive+0x42>
 800802a:	2301      	movs	r3, #1
 800802c:	e000      	b.n	8008030 <xQueueReceive+0x44>
 800802e:	2300      	movs	r3, #0
 8008030:	2b00      	cmp	r3, #0
 8008032:	d10a      	bne.n	800804a <xQueueReceive+0x5e>
	__asm volatile
 8008034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008038:	f383 8811 	msr	BASEPRI, r3
 800803c:	f3bf 8f6f 	isb	sy
 8008040:	f3bf 8f4f 	dsb	sy
 8008044:	61fb      	str	r3, [r7, #28]
}
 8008046:	bf00      	nop
 8008048:	e7fe      	b.n	8008048 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800804a:	f001 f83b 	bl	80090c4 <xTaskGetSchedulerState>
 800804e:	4603      	mov	r3, r0
 8008050:	2b00      	cmp	r3, #0
 8008052:	d102      	bne.n	800805a <xQueueReceive+0x6e>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d101      	bne.n	800805e <xQueueReceive+0x72>
 800805a:	2301      	movs	r3, #1
 800805c:	e000      	b.n	8008060 <xQueueReceive+0x74>
 800805e:	2300      	movs	r3, #0
 8008060:	2b00      	cmp	r3, #0
 8008062:	d10a      	bne.n	800807a <xQueueReceive+0x8e>
	__asm volatile
 8008064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008068:	f383 8811 	msr	BASEPRI, r3
 800806c:	f3bf 8f6f 	isb	sy
 8008070:	f3bf 8f4f 	dsb	sy
 8008074:	61bb      	str	r3, [r7, #24]
}
 8008076:	bf00      	nop
 8008078:	e7fe      	b.n	8008078 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800807a:	f001 fd7b 	bl	8009b74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800807e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008082:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008086:	2b00      	cmp	r3, #0
 8008088:	d01f      	beq.n	80080ca <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800808a:	68b9      	ldr	r1, [r7, #8]
 800808c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800808e:	f000 f8f7 	bl	8008280 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008094:	1e5a      	subs	r2, r3, #1
 8008096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008098:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800809a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800809c:	691b      	ldr	r3, [r3, #16]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d00f      	beq.n	80080c2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80080a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080a4:	3310      	adds	r3, #16
 80080a6:	4618      	mov	r0, r3
 80080a8:	f000 fe4e 	bl	8008d48 <xTaskRemoveFromEventList>
 80080ac:	4603      	mov	r3, r0
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d007      	beq.n	80080c2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80080b2:	4b3d      	ldr	r3, [pc, #244]	; (80081a8 <xQueueReceive+0x1bc>)
 80080b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080b8:	601a      	str	r2, [r3, #0]
 80080ba:	f3bf 8f4f 	dsb	sy
 80080be:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80080c2:	f001 fd87 	bl	8009bd4 <vPortExitCritical>
				return pdPASS;
 80080c6:	2301      	movs	r3, #1
 80080c8:	e069      	b.n	800819e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d103      	bne.n	80080d8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80080d0:	f001 fd80 	bl	8009bd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80080d4:	2300      	movs	r3, #0
 80080d6:	e062      	b.n	800819e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80080d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d106      	bne.n	80080ec <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80080de:	f107 0310 	add.w	r3, r7, #16
 80080e2:	4618      	mov	r0, r3
 80080e4:	f000 fe94 	bl	8008e10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80080e8:	2301      	movs	r3, #1
 80080ea:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80080ec:	f001 fd72 	bl	8009bd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080f0:	f000 fc06 	bl	8008900 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080f4:	f001 fd3e 	bl	8009b74 <vPortEnterCritical>
 80080f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80080fe:	b25b      	sxtb	r3, r3
 8008100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008104:	d103      	bne.n	800810e <xQueueReceive+0x122>
 8008106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008108:	2200      	movs	r2, #0
 800810a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800810e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008110:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008114:	b25b      	sxtb	r3, r3
 8008116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800811a:	d103      	bne.n	8008124 <xQueueReceive+0x138>
 800811c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800811e:	2200      	movs	r2, #0
 8008120:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008124:	f001 fd56 	bl	8009bd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008128:	1d3a      	adds	r2, r7, #4
 800812a:	f107 0310 	add.w	r3, r7, #16
 800812e:	4611      	mov	r1, r2
 8008130:	4618      	mov	r0, r3
 8008132:	f000 fe83 	bl	8008e3c <xTaskCheckForTimeOut>
 8008136:	4603      	mov	r3, r0
 8008138:	2b00      	cmp	r3, #0
 800813a:	d123      	bne.n	8008184 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800813c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800813e:	f000 f917 	bl	8008370 <prvIsQueueEmpty>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d017      	beq.n	8008178 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800814a:	3324      	adds	r3, #36	; 0x24
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	4611      	mov	r1, r2
 8008150:	4618      	mov	r0, r3
 8008152:	f000 fda9 	bl	8008ca8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008156:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008158:	f000 f8b8 	bl	80082cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800815c:	f000 fbde 	bl	800891c <xTaskResumeAll>
 8008160:	4603      	mov	r3, r0
 8008162:	2b00      	cmp	r3, #0
 8008164:	d189      	bne.n	800807a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008166:	4b10      	ldr	r3, [pc, #64]	; (80081a8 <xQueueReceive+0x1bc>)
 8008168:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800816c:	601a      	str	r2, [r3, #0]
 800816e:	f3bf 8f4f 	dsb	sy
 8008172:	f3bf 8f6f 	isb	sy
 8008176:	e780      	b.n	800807a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008178:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800817a:	f000 f8a7 	bl	80082cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800817e:	f000 fbcd 	bl	800891c <xTaskResumeAll>
 8008182:	e77a      	b.n	800807a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008184:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008186:	f000 f8a1 	bl	80082cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800818a:	f000 fbc7 	bl	800891c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800818e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008190:	f000 f8ee 	bl	8008370 <prvIsQueueEmpty>
 8008194:	4603      	mov	r3, r0
 8008196:	2b00      	cmp	r3, #0
 8008198:	f43f af6f 	beq.w	800807a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800819c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3730      	adds	r7, #48	; 0x30
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	bf00      	nop
 80081a8:	e000ed04 	.word	0xe000ed04

080081ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b086      	sub	sp, #24
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	60f8      	str	r0, [r7, #12]
 80081b4:	60b9      	str	r1, [r7, #8]
 80081b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80081b8:	2300      	movs	r3, #0
 80081ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10d      	bne.n	80081e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d14d      	bne.n	800826e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	689b      	ldr	r3, [r3, #8]
 80081d6:	4618      	mov	r0, r3
 80081d8:	f000 ff92 	bl	8009100 <xTaskPriorityDisinherit>
 80081dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2200      	movs	r2, #0
 80081e2:	609a      	str	r2, [r3, #8]
 80081e4:	e043      	b.n	800826e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d119      	bne.n	8008220 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	6858      	ldr	r0, [r3, #4]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081f4:	461a      	mov	r2, r3
 80081f6:	68b9      	ldr	r1, [r7, #8]
 80081f8:	f002 f81a 	bl	800a230 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	685a      	ldr	r2, [r3, #4]
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008204:	441a      	add	r2, r3
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	685a      	ldr	r2, [r3, #4]
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	429a      	cmp	r2, r3
 8008214:	d32b      	bcc.n	800826e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681a      	ldr	r2, [r3, #0]
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	605a      	str	r2, [r3, #4]
 800821e:	e026      	b.n	800826e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	68d8      	ldr	r0, [r3, #12]
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008228:	461a      	mov	r2, r3
 800822a:	68b9      	ldr	r1, [r7, #8]
 800822c:	f002 f800 	bl	800a230 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	68da      	ldr	r2, [r3, #12]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008238:	425b      	negs	r3, r3
 800823a:	441a      	add	r2, r3
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	68da      	ldr	r2, [r3, #12]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	429a      	cmp	r2, r3
 800824a:	d207      	bcs.n	800825c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	689a      	ldr	r2, [r3, #8]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008254:	425b      	negs	r3, r3
 8008256:	441a      	add	r2, r3
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2b02      	cmp	r3, #2
 8008260:	d105      	bne.n	800826e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d002      	beq.n	800826e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	3b01      	subs	r3, #1
 800826c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	1c5a      	adds	r2, r3, #1
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008276:	697b      	ldr	r3, [r7, #20]
}
 8008278:	4618      	mov	r0, r3
 800827a:	3718      	adds	r7, #24
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}

08008280 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b082      	sub	sp, #8
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
 8008288:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800828e:	2b00      	cmp	r3, #0
 8008290:	d018      	beq.n	80082c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	68da      	ldr	r2, [r3, #12]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800829a:	441a      	add	r2, r3
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	68da      	ldr	r2, [r3, #12]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	689b      	ldr	r3, [r3, #8]
 80082a8:	429a      	cmp	r2, r3
 80082aa:	d303      	bcc.n	80082b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681a      	ldr	r2, [r3, #0]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	68d9      	ldr	r1, [r3, #12]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082bc:	461a      	mov	r2, r3
 80082be:	6838      	ldr	r0, [r7, #0]
 80082c0:	f001 ffb6 	bl	800a230 <memcpy>
	}
}
 80082c4:	bf00      	nop
 80082c6:	3708      	adds	r7, #8
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}

080082cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80082d4:	f001 fc4e 	bl	8009b74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80082de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80082e0:	e011      	b.n	8008306 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d012      	beq.n	8008310 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	3324      	adds	r3, #36	; 0x24
 80082ee:	4618      	mov	r0, r3
 80082f0:	f000 fd2a 	bl	8008d48 <xTaskRemoveFromEventList>
 80082f4:	4603      	mov	r3, r0
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d001      	beq.n	80082fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80082fa:	f000 fe01 	bl	8008f00 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80082fe:	7bfb      	ldrb	r3, [r7, #15]
 8008300:	3b01      	subs	r3, #1
 8008302:	b2db      	uxtb	r3, r3
 8008304:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008306:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800830a:	2b00      	cmp	r3, #0
 800830c:	dce9      	bgt.n	80082e2 <prvUnlockQueue+0x16>
 800830e:	e000      	b.n	8008312 <prvUnlockQueue+0x46>
					break;
 8008310:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	22ff      	movs	r2, #255	; 0xff
 8008316:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800831a:	f001 fc5b 	bl	8009bd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800831e:	f001 fc29 	bl	8009b74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008328:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800832a:	e011      	b.n	8008350 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	691b      	ldr	r3, [r3, #16]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d012      	beq.n	800835a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	3310      	adds	r3, #16
 8008338:	4618      	mov	r0, r3
 800833a:	f000 fd05 	bl	8008d48 <xTaskRemoveFromEventList>
 800833e:	4603      	mov	r3, r0
 8008340:	2b00      	cmp	r3, #0
 8008342:	d001      	beq.n	8008348 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008344:	f000 fddc 	bl	8008f00 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008348:	7bbb      	ldrb	r3, [r7, #14]
 800834a:	3b01      	subs	r3, #1
 800834c:	b2db      	uxtb	r3, r3
 800834e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008350:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008354:	2b00      	cmp	r3, #0
 8008356:	dce9      	bgt.n	800832c <prvUnlockQueue+0x60>
 8008358:	e000      	b.n	800835c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800835a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	22ff      	movs	r2, #255	; 0xff
 8008360:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008364:	f001 fc36 	bl	8009bd4 <vPortExitCritical>
}
 8008368:	bf00      	nop
 800836a:	3710      	adds	r7, #16
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}

08008370 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b084      	sub	sp, #16
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008378:	f001 fbfc 	bl	8009b74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008380:	2b00      	cmp	r3, #0
 8008382:	d102      	bne.n	800838a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008384:	2301      	movs	r3, #1
 8008386:	60fb      	str	r3, [r7, #12]
 8008388:	e001      	b.n	800838e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800838a:	2300      	movs	r3, #0
 800838c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800838e:	f001 fc21 	bl	8009bd4 <vPortExitCritical>

	return xReturn;
 8008392:	68fb      	ldr	r3, [r7, #12]
}
 8008394:	4618      	mov	r0, r3
 8008396:	3710      	adds	r7, #16
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}

0800839c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b084      	sub	sp, #16
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80083a4:	f001 fbe6 	bl	8009b74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083b0:	429a      	cmp	r2, r3
 80083b2:	d102      	bne.n	80083ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80083b4:	2301      	movs	r3, #1
 80083b6:	60fb      	str	r3, [r7, #12]
 80083b8:	e001      	b.n	80083be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80083ba:	2300      	movs	r3, #0
 80083bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80083be:	f001 fc09 	bl	8009bd4 <vPortExitCritical>

	return xReturn;
 80083c2:	68fb      	ldr	r3, [r7, #12]
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3710      	adds	r7, #16
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}

080083cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80083cc:	b480      	push	{r7}
 80083ce:	b085      	sub	sp, #20
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
 80083d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80083d6:	2300      	movs	r3, #0
 80083d8:	60fb      	str	r3, [r7, #12]
 80083da:	e014      	b.n	8008406 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80083dc:	4a0f      	ldr	r2, [pc, #60]	; (800841c <vQueueAddToRegistry+0x50>)
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d10b      	bne.n	8008400 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80083e8:	490c      	ldr	r1, [pc, #48]	; (800841c <vQueueAddToRegistry+0x50>)
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	683a      	ldr	r2, [r7, #0]
 80083ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80083f2:	4a0a      	ldr	r2, [pc, #40]	; (800841c <vQueueAddToRegistry+0x50>)
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	00db      	lsls	r3, r3, #3
 80083f8:	4413      	add	r3, r2
 80083fa:	687a      	ldr	r2, [r7, #4]
 80083fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80083fe:	e006      	b.n	800840e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	3301      	adds	r3, #1
 8008404:	60fb      	str	r3, [r7, #12]
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	2b07      	cmp	r3, #7
 800840a:	d9e7      	bls.n	80083dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800840c:	bf00      	nop
 800840e:	bf00      	nop
 8008410:	3714      	adds	r7, #20
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	2000124c 	.word	0x2000124c

08008420 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008420:	b580      	push	{r7, lr}
 8008422:	b086      	sub	sp, #24
 8008424:	af00      	add	r7, sp, #0
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	60b9      	str	r1, [r7, #8]
 800842a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008430:	f001 fba0 	bl	8009b74 <vPortEnterCritical>
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800843a:	b25b      	sxtb	r3, r3
 800843c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008440:	d103      	bne.n	800844a <vQueueWaitForMessageRestricted+0x2a>
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	2200      	movs	r2, #0
 8008446:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008450:	b25b      	sxtb	r3, r3
 8008452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008456:	d103      	bne.n	8008460 <vQueueWaitForMessageRestricted+0x40>
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	2200      	movs	r2, #0
 800845c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008460:	f001 fbb8 	bl	8009bd4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008468:	2b00      	cmp	r3, #0
 800846a:	d106      	bne.n	800847a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	3324      	adds	r3, #36	; 0x24
 8008470:	687a      	ldr	r2, [r7, #4]
 8008472:	68b9      	ldr	r1, [r7, #8]
 8008474:	4618      	mov	r0, r3
 8008476:	f000 fc3b 	bl	8008cf0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800847a:	6978      	ldr	r0, [r7, #20]
 800847c:	f7ff ff26 	bl	80082cc <prvUnlockQueue>
	}
 8008480:	bf00      	nop
 8008482:	3718      	adds	r7, #24
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008488:	b580      	push	{r7, lr}
 800848a:	b08e      	sub	sp, #56	; 0x38
 800848c:	af04      	add	r7, sp, #16
 800848e:	60f8      	str	r0, [r7, #12]
 8008490:	60b9      	str	r1, [r7, #8]
 8008492:	607a      	str	r2, [r7, #4]
 8008494:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008498:	2b00      	cmp	r3, #0
 800849a:	d10a      	bne.n	80084b2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800849c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084a0:	f383 8811 	msr	BASEPRI, r3
 80084a4:	f3bf 8f6f 	isb	sy
 80084a8:	f3bf 8f4f 	dsb	sy
 80084ac:	623b      	str	r3, [r7, #32]
}
 80084ae:	bf00      	nop
 80084b0:	e7fe      	b.n	80084b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80084b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d10a      	bne.n	80084ce <xTaskCreateStatic+0x46>
	__asm volatile
 80084b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084bc:	f383 8811 	msr	BASEPRI, r3
 80084c0:	f3bf 8f6f 	isb	sy
 80084c4:	f3bf 8f4f 	dsb	sy
 80084c8:	61fb      	str	r3, [r7, #28]
}
 80084ca:	bf00      	nop
 80084cc:	e7fe      	b.n	80084cc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80084ce:	235c      	movs	r3, #92	; 0x5c
 80084d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80084d2:	693b      	ldr	r3, [r7, #16]
 80084d4:	2b5c      	cmp	r3, #92	; 0x5c
 80084d6:	d00a      	beq.n	80084ee <xTaskCreateStatic+0x66>
	__asm volatile
 80084d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084dc:	f383 8811 	msr	BASEPRI, r3
 80084e0:	f3bf 8f6f 	isb	sy
 80084e4:	f3bf 8f4f 	dsb	sy
 80084e8:	61bb      	str	r3, [r7, #24]
}
 80084ea:	bf00      	nop
 80084ec:	e7fe      	b.n	80084ec <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80084ee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80084f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d01e      	beq.n	8008534 <xTaskCreateStatic+0xac>
 80084f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d01b      	beq.n	8008534 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80084fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084fe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008502:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008504:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008508:	2202      	movs	r2, #2
 800850a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800850e:	2300      	movs	r3, #0
 8008510:	9303      	str	r3, [sp, #12]
 8008512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008514:	9302      	str	r3, [sp, #8]
 8008516:	f107 0314 	add.w	r3, r7, #20
 800851a:	9301      	str	r3, [sp, #4]
 800851c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800851e:	9300      	str	r3, [sp, #0]
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	68b9      	ldr	r1, [r7, #8]
 8008526:	68f8      	ldr	r0, [r7, #12]
 8008528:	f000 f850 	bl	80085cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800852c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800852e:	f000 f8dd 	bl	80086ec <prvAddNewTaskToReadyList>
 8008532:	e001      	b.n	8008538 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008534:	2300      	movs	r3, #0
 8008536:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008538:	697b      	ldr	r3, [r7, #20]
	}
 800853a:	4618      	mov	r0, r3
 800853c:	3728      	adds	r7, #40	; 0x28
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}

08008542 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008542:	b580      	push	{r7, lr}
 8008544:	b08c      	sub	sp, #48	; 0x30
 8008546:	af04      	add	r7, sp, #16
 8008548:	60f8      	str	r0, [r7, #12]
 800854a:	60b9      	str	r1, [r7, #8]
 800854c:	603b      	str	r3, [r7, #0]
 800854e:	4613      	mov	r3, r2
 8008550:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008552:	88fb      	ldrh	r3, [r7, #6]
 8008554:	009b      	lsls	r3, r3, #2
 8008556:	4618      	mov	r0, r3
 8008558:	f001 fc2e 	bl	8009db8 <pvPortMalloc>
 800855c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d00e      	beq.n	8008582 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008564:	205c      	movs	r0, #92	; 0x5c
 8008566:	f001 fc27 	bl	8009db8 <pvPortMalloc>
 800856a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800856c:	69fb      	ldr	r3, [r7, #28]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d003      	beq.n	800857a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008572:	69fb      	ldr	r3, [r7, #28]
 8008574:	697a      	ldr	r2, [r7, #20]
 8008576:	631a      	str	r2, [r3, #48]	; 0x30
 8008578:	e005      	b.n	8008586 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800857a:	6978      	ldr	r0, [r7, #20]
 800857c:	f001 fce8 	bl	8009f50 <vPortFree>
 8008580:	e001      	b.n	8008586 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008582:	2300      	movs	r3, #0
 8008584:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008586:	69fb      	ldr	r3, [r7, #28]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d017      	beq.n	80085bc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800858c:	69fb      	ldr	r3, [r7, #28]
 800858e:	2200      	movs	r2, #0
 8008590:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008594:	88fa      	ldrh	r2, [r7, #6]
 8008596:	2300      	movs	r3, #0
 8008598:	9303      	str	r3, [sp, #12]
 800859a:	69fb      	ldr	r3, [r7, #28]
 800859c:	9302      	str	r3, [sp, #8]
 800859e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085a0:	9301      	str	r3, [sp, #4]
 80085a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085a4:	9300      	str	r3, [sp, #0]
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	68b9      	ldr	r1, [r7, #8]
 80085aa:	68f8      	ldr	r0, [r7, #12]
 80085ac:	f000 f80e 	bl	80085cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80085b0:	69f8      	ldr	r0, [r7, #28]
 80085b2:	f000 f89b 	bl	80086ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80085b6:	2301      	movs	r3, #1
 80085b8:	61bb      	str	r3, [r7, #24]
 80085ba:	e002      	b.n	80085c2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80085bc:	f04f 33ff 	mov.w	r3, #4294967295
 80085c0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80085c2:	69bb      	ldr	r3, [r7, #24]
	}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3720      	adds	r7, #32
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b088      	sub	sp, #32
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	60f8      	str	r0, [r7, #12]
 80085d4:	60b9      	str	r1, [r7, #8]
 80085d6:	607a      	str	r2, [r7, #4]
 80085d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80085da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085dc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	461a      	mov	r2, r3
 80085e4:	21a5      	movs	r1, #165	; 0xa5
 80085e6:	f001 fe31 	bl	800a24c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80085ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80085f4:	3b01      	subs	r3, #1
 80085f6:	009b      	lsls	r3, r3, #2
 80085f8:	4413      	add	r3, r2
 80085fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80085fc:	69bb      	ldr	r3, [r7, #24]
 80085fe:	f023 0307 	bic.w	r3, r3, #7
 8008602:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008604:	69bb      	ldr	r3, [r7, #24]
 8008606:	f003 0307 	and.w	r3, r3, #7
 800860a:	2b00      	cmp	r3, #0
 800860c:	d00a      	beq.n	8008624 <prvInitialiseNewTask+0x58>
	__asm volatile
 800860e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008612:	f383 8811 	msr	BASEPRI, r3
 8008616:	f3bf 8f6f 	isb	sy
 800861a:	f3bf 8f4f 	dsb	sy
 800861e:	617b      	str	r3, [r7, #20]
}
 8008620:	bf00      	nop
 8008622:	e7fe      	b.n	8008622 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d01f      	beq.n	800866a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800862a:	2300      	movs	r3, #0
 800862c:	61fb      	str	r3, [r7, #28]
 800862e:	e012      	b.n	8008656 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008630:	68ba      	ldr	r2, [r7, #8]
 8008632:	69fb      	ldr	r3, [r7, #28]
 8008634:	4413      	add	r3, r2
 8008636:	7819      	ldrb	r1, [r3, #0]
 8008638:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800863a:	69fb      	ldr	r3, [r7, #28]
 800863c:	4413      	add	r3, r2
 800863e:	3334      	adds	r3, #52	; 0x34
 8008640:	460a      	mov	r2, r1
 8008642:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008644:	68ba      	ldr	r2, [r7, #8]
 8008646:	69fb      	ldr	r3, [r7, #28]
 8008648:	4413      	add	r3, r2
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d006      	beq.n	800865e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008650:	69fb      	ldr	r3, [r7, #28]
 8008652:	3301      	adds	r3, #1
 8008654:	61fb      	str	r3, [r7, #28]
 8008656:	69fb      	ldr	r3, [r7, #28]
 8008658:	2b0f      	cmp	r3, #15
 800865a:	d9e9      	bls.n	8008630 <prvInitialiseNewTask+0x64>
 800865c:	e000      	b.n	8008660 <prvInitialiseNewTask+0x94>
			{
				break;
 800865e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008662:	2200      	movs	r2, #0
 8008664:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008668:	e003      	b.n	8008672 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800866a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800866c:	2200      	movs	r2, #0
 800866e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008674:	2b37      	cmp	r3, #55	; 0x37
 8008676:	d901      	bls.n	800867c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008678:	2337      	movs	r3, #55	; 0x37
 800867a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800867c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800867e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008680:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008684:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008686:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800868a:	2200      	movs	r2, #0
 800868c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800868e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008690:	3304      	adds	r3, #4
 8008692:	4618      	mov	r0, r3
 8008694:	f7ff f978 	bl	8007988 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800869a:	3318      	adds	r3, #24
 800869c:	4618      	mov	r0, r3
 800869e:	f7ff f973 	bl	8007988 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80086a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086aa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80086ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80086b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086b6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80086b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ba:	2200      	movs	r2, #0
 80086bc:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80086be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086c0:	2200      	movs	r2, #0
 80086c2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80086c6:	683a      	ldr	r2, [r7, #0]
 80086c8:	68f9      	ldr	r1, [r7, #12]
 80086ca:	69b8      	ldr	r0, [r7, #24]
 80086cc:	f001 f928 	bl	8009920 <pxPortInitialiseStack>
 80086d0:	4602      	mov	r2, r0
 80086d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80086d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d002      	beq.n	80086e2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80086dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80086e2:	bf00      	nop
 80086e4:	3720      	adds	r7, #32
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
	...

080086ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b082      	sub	sp, #8
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80086f4:	f001 fa3e 	bl	8009b74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80086f8:	4b2d      	ldr	r3, [pc, #180]	; (80087b0 <prvAddNewTaskToReadyList+0xc4>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	3301      	adds	r3, #1
 80086fe:	4a2c      	ldr	r2, [pc, #176]	; (80087b0 <prvAddNewTaskToReadyList+0xc4>)
 8008700:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008702:	4b2c      	ldr	r3, [pc, #176]	; (80087b4 <prvAddNewTaskToReadyList+0xc8>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d109      	bne.n	800871e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800870a:	4a2a      	ldr	r2, [pc, #168]	; (80087b4 <prvAddNewTaskToReadyList+0xc8>)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008710:	4b27      	ldr	r3, [pc, #156]	; (80087b0 <prvAddNewTaskToReadyList+0xc4>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	2b01      	cmp	r3, #1
 8008716:	d110      	bne.n	800873a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008718:	f000 fc16 	bl	8008f48 <prvInitialiseTaskLists>
 800871c:	e00d      	b.n	800873a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800871e:	4b26      	ldr	r3, [pc, #152]	; (80087b8 <prvAddNewTaskToReadyList+0xcc>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d109      	bne.n	800873a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008726:	4b23      	ldr	r3, [pc, #140]	; (80087b4 <prvAddNewTaskToReadyList+0xc8>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008730:	429a      	cmp	r2, r3
 8008732:	d802      	bhi.n	800873a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008734:	4a1f      	ldr	r2, [pc, #124]	; (80087b4 <prvAddNewTaskToReadyList+0xc8>)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800873a:	4b20      	ldr	r3, [pc, #128]	; (80087bc <prvAddNewTaskToReadyList+0xd0>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	3301      	adds	r3, #1
 8008740:	4a1e      	ldr	r2, [pc, #120]	; (80087bc <prvAddNewTaskToReadyList+0xd0>)
 8008742:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008744:	4b1d      	ldr	r3, [pc, #116]	; (80087bc <prvAddNewTaskToReadyList+0xd0>)
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008750:	4b1b      	ldr	r3, [pc, #108]	; (80087c0 <prvAddNewTaskToReadyList+0xd4>)
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	429a      	cmp	r2, r3
 8008756:	d903      	bls.n	8008760 <prvAddNewTaskToReadyList+0x74>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800875c:	4a18      	ldr	r2, [pc, #96]	; (80087c0 <prvAddNewTaskToReadyList+0xd4>)
 800875e:	6013      	str	r3, [r2, #0]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008764:	4613      	mov	r3, r2
 8008766:	009b      	lsls	r3, r3, #2
 8008768:	4413      	add	r3, r2
 800876a:	009b      	lsls	r3, r3, #2
 800876c:	4a15      	ldr	r2, [pc, #84]	; (80087c4 <prvAddNewTaskToReadyList+0xd8>)
 800876e:	441a      	add	r2, r3
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	3304      	adds	r3, #4
 8008774:	4619      	mov	r1, r3
 8008776:	4610      	mov	r0, r2
 8008778:	f7ff f913 	bl	80079a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800877c:	f001 fa2a 	bl	8009bd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008780:	4b0d      	ldr	r3, [pc, #52]	; (80087b8 <prvAddNewTaskToReadyList+0xcc>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d00e      	beq.n	80087a6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008788:	4b0a      	ldr	r3, [pc, #40]	; (80087b4 <prvAddNewTaskToReadyList+0xc8>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008792:	429a      	cmp	r2, r3
 8008794:	d207      	bcs.n	80087a6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008796:	4b0c      	ldr	r3, [pc, #48]	; (80087c8 <prvAddNewTaskToReadyList+0xdc>)
 8008798:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800879c:	601a      	str	r2, [r3, #0]
 800879e:	f3bf 8f4f 	dsb	sy
 80087a2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80087a6:	bf00      	nop
 80087a8:	3708      	adds	r7, #8
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
 80087ae:	bf00      	nop
 80087b0:	20001760 	.word	0x20001760
 80087b4:	2000128c 	.word	0x2000128c
 80087b8:	2000176c 	.word	0x2000176c
 80087bc:	2000177c 	.word	0x2000177c
 80087c0:	20001768 	.word	0x20001768
 80087c4:	20001290 	.word	0x20001290
 80087c8:	e000ed04 	.word	0xe000ed04

080087cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80087d4:	2300      	movs	r3, #0
 80087d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d017      	beq.n	800880e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80087de:	4b13      	ldr	r3, [pc, #76]	; (800882c <vTaskDelay+0x60>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d00a      	beq.n	80087fc <vTaskDelay+0x30>
	__asm volatile
 80087e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087ea:	f383 8811 	msr	BASEPRI, r3
 80087ee:	f3bf 8f6f 	isb	sy
 80087f2:	f3bf 8f4f 	dsb	sy
 80087f6:	60bb      	str	r3, [r7, #8]
}
 80087f8:	bf00      	nop
 80087fa:	e7fe      	b.n	80087fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80087fc:	f000 f880 	bl	8008900 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008800:	2100      	movs	r1, #0
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f000 fcea 	bl	80091dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008808:	f000 f888 	bl	800891c <xTaskResumeAll>
 800880c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d107      	bne.n	8008824 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008814:	4b06      	ldr	r3, [pc, #24]	; (8008830 <vTaskDelay+0x64>)
 8008816:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800881a:	601a      	str	r2, [r3, #0]
 800881c:	f3bf 8f4f 	dsb	sy
 8008820:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008824:	bf00      	nop
 8008826:	3710      	adds	r7, #16
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}
 800882c:	20001788 	.word	0x20001788
 8008830:	e000ed04 	.word	0xe000ed04

08008834 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b08a      	sub	sp, #40	; 0x28
 8008838:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800883a:	2300      	movs	r3, #0
 800883c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800883e:	2300      	movs	r3, #0
 8008840:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008842:	463a      	mov	r2, r7
 8008844:	1d39      	adds	r1, r7, #4
 8008846:	f107 0308 	add.w	r3, r7, #8
 800884a:	4618      	mov	r0, r3
 800884c:	f7ff f848 	bl	80078e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008850:	6839      	ldr	r1, [r7, #0]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	68ba      	ldr	r2, [r7, #8]
 8008856:	9202      	str	r2, [sp, #8]
 8008858:	9301      	str	r3, [sp, #4]
 800885a:	2300      	movs	r3, #0
 800885c:	9300      	str	r3, [sp, #0]
 800885e:	2300      	movs	r3, #0
 8008860:	460a      	mov	r2, r1
 8008862:	4921      	ldr	r1, [pc, #132]	; (80088e8 <vTaskStartScheduler+0xb4>)
 8008864:	4821      	ldr	r0, [pc, #132]	; (80088ec <vTaskStartScheduler+0xb8>)
 8008866:	f7ff fe0f 	bl	8008488 <xTaskCreateStatic>
 800886a:	4603      	mov	r3, r0
 800886c:	4a20      	ldr	r2, [pc, #128]	; (80088f0 <vTaskStartScheduler+0xbc>)
 800886e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008870:	4b1f      	ldr	r3, [pc, #124]	; (80088f0 <vTaskStartScheduler+0xbc>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d002      	beq.n	800887e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008878:	2301      	movs	r3, #1
 800887a:	617b      	str	r3, [r7, #20]
 800887c:	e001      	b.n	8008882 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800887e:	2300      	movs	r3, #0
 8008880:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	2b01      	cmp	r3, #1
 8008886:	d102      	bne.n	800888e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008888:	f000 fcfc 	bl	8009284 <xTimerCreateTimerTask>
 800888c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	2b01      	cmp	r3, #1
 8008892:	d116      	bne.n	80088c2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008898:	f383 8811 	msr	BASEPRI, r3
 800889c:	f3bf 8f6f 	isb	sy
 80088a0:	f3bf 8f4f 	dsb	sy
 80088a4:	613b      	str	r3, [r7, #16]
}
 80088a6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80088a8:	4b12      	ldr	r3, [pc, #72]	; (80088f4 <vTaskStartScheduler+0xc0>)
 80088aa:	f04f 32ff 	mov.w	r2, #4294967295
 80088ae:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80088b0:	4b11      	ldr	r3, [pc, #68]	; (80088f8 <vTaskStartScheduler+0xc4>)
 80088b2:	2201      	movs	r2, #1
 80088b4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80088b6:	4b11      	ldr	r3, [pc, #68]	; (80088fc <vTaskStartScheduler+0xc8>)
 80088b8:	2200      	movs	r2, #0
 80088ba:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80088bc:	f001 f8b8 	bl	8009a30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80088c0:	e00e      	b.n	80088e0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088c8:	d10a      	bne.n	80088e0 <vTaskStartScheduler+0xac>
	__asm volatile
 80088ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ce:	f383 8811 	msr	BASEPRI, r3
 80088d2:	f3bf 8f6f 	isb	sy
 80088d6:	f3bf 8f4f 	dsb	sy
 80088da:	60fb      	str	r3, [r7, #12]
}
 80088dc:	bf00      	nop
 80088de:	e7fe      	b.n	80088de <vTaskStartScheduler+0xaa>
}
 80088e0:	bf00      	nop
 80088e2:	3718      	adds	r7, #24
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}
 80088e8:	0800e5ec 	.word	0x0800e5ec
 80088ec:	08008f19 	.word	0x08008f19
 80088f0:	20001784 	.word	0x20001784
 80088f4:	20001780 	.word	0x20001780
 80088f8:	2000176c 	.word	0x2000176c
 80088fc:	20001764 	.word	0x20001764

08008900 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008900:	b480      	push	{r7}
 8008902:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008904:	4b04      	ldr	r3, [pc, #16]	; (8008918 <vTaskSuspendAll+0x18>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	3301      	adds	r3, #1
 800890a:	4a03      	ldr	r2, [pc, #12]	; (8008918 <vTaskSuspendAll+0x18>)
 800890c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800890e:	bf00      	nop
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr
 8008918:	20001788 	.word	0x20001788

0800891c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b084      	sub	sp, #16
 8008920:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008922:	2300      	movs	r3, #0
 8008924:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008926:	2300      	movs	r3, #0
 8008928:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800892a:	4b42      	ldr	r3, [pc, #264]	; (8008a34 <xTaskResumeAll+0x118>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d10a      	bne.n	8008948 <xTaskResumeAll+0x2c>
	__asm volatile
 8008932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008936:	f383 8811 	msr	BASEPRI, r3
 800893a:	f3bf 8f6f 	isb	sy
 800893e:	f3bf 8f4f 	dsb	sy
 8008942:	603b      	str	r3, [r7, #0]
}
 8008944:	bf00      	nop
 8008946:	e7fe      	b.n	8008946 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008948:	f001 f914 	bl	8009b74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800894c:	4b39      	ldr	r3, [pc, #228]	; (8008a34 <xTaskResumeAll+0x118>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	3b01      	subs	r3, #1
 8008952:	4a38      	ldr	r2, [pc, #224]	; (8008a34 <xTaskResumeAll+0x118>)
 8008954:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008956:	4b37      	ldr	r3, [pc, #220]	; (8008a34 <xTaskResumeAll+0x118>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d162      	bne.n	8008a24 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800895e:	4b36      	ldr	r3, [pc, #216]	; (8008a38 <xTaskResumeAll+0x11c>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d05e      	beq.n	8008a24 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008966:	e02f      	b.n	80089c8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008968:	4b34      	ldr	r3, [pc, #208]	; (8008a3c <xTaskResumeAll+0x120>)
 800896a:	68db      	ldr	r3, [r3, #12]
 800896c:	68db      	ldr	r3, [r3, #12]
 800896e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	3318      	adds	r3, #24
 8008974:	4618      	mov	r0, r3
 8008976:	f7ff f871 	bl	8007a5c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	3304      	adds	r3, #4
 800897e:	4618      	mov	r0, r3
 8008980:	f7ff f86c 	bl	8007a5c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008988:	4b2d      	ldr	r3, [pc, #180]	; (8008a40 <xTaskResumeAll+0x124>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	429a      	cmp	r2, r3
 800898e:	d903      	bls.n	8008998 <xTaskResumeAll+0x7c>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008994:	4a2a      	ldr	r2, [pc, #168]	; (8008a40 <xTaskResumeAll+0x124>)
 8008996:	6013      	str	r3, [r2, #0]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800899c:	4613      	mov	r3, r2
 800899e:	009b      	lsls	r3, r3, #2
 80089a0:	4413      	add	r3, r2
 80089a2:	009b      	lsls	r3, r3, #2
 80089a4:	4a27      	ldr	r2, [pc, #156]	; (8008a44 <xTaskResumeAll+0x128>)
 80089a6:	441a      	add	r2, r3
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	3304      	adds	r3, #4
 80089ac:	4619      	mov	r1, r3
 80089ae:	4610      	mov	r0, r2
 80089b0:	f7fe fff7 	bl	80079a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089b8:	4b23      	ldr	r3, [pc, #140]	; (8008a48 <xTaskResumeAll+0x12c>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089be:	429a      	cmp	r2, r3
 80089c0:	d302      	bcc.n	80089c8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80089c2:	4b22      	ldr	r3, [pc, #136]	; (8008a4c <xTaskResumeAll+0x130>)
 80089c4:	2201      	movs	r2, #1
 80089c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80089c8:	4b1c      	ldr	r3, [pc, #112]	; (8008a3c <xTaskResumeAll+0x120>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d1cb      	bne.n	8008968 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d001      	beq.n	80089da <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80089d6:	f000 fb55 	bl	8009084 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80089da:	4b1d      	ldr	r3, [pc, #116]	; (8008a50 <xTaskResumeAll+0x134>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d010      	beq.n	8008a08 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80089e6:	f000 f847 	bl	8008a78 <xTaskIncrementTick>
 80089ea:	4603      	mov	r3, r0
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d002      	beq.n	80089f6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80089f0:	4b16      	ldr	r3, [pc, #88]	; (8008a4c <xTaskResumeAll+0x130>)
 80089f2:	2201      	movs	r2, #1
 80089f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	3b01      	subs	r3, #1
 80089fa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d1f1      	bne.n	80089e6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008a02:	4b13      	ldr	r3, [pc, #76]	; (8008a50 <xTaskResumeAll+0x134>)
 8008a04:	2200      	movs	r2, #0
 8008a06:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008a08:	4b10      	ldr	r3, [pc, #64]	; (8008a4c <xTaskResumeAll+0x130>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d009      	beq.n	8008a24 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008a10:	2301      	movs	r3, #1
 8008a12:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008a14:	4b0f      	ldr	r3, [pc, #60]	; (8008a54 <xTaskResumeAll+0x138>)
 8008a16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a1a:	601a      	str	r2, [r3, #0]
 8008a1c:	f3bf 8f4f 	dsb	sy
 8008a20:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008a24:	f001 f8d6 	bl	8009bd4 <vPortExitCritical>

	return xAlreadyYielded;
 8008a28:	68bb      	ldr	r3, [r7, #8]
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3710      	adds	r7, #16
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	20001788 	.word	0x20001788
 8008a38:	20001760 	.word	0x20001760
 8008a3c:	20001720 	.word	0x20001720
 8008a40:	20001768 	.word	0x20001768
 8008a44:	20001290 	.word	0x20001290
 8008a48:	2000128c 	.word	0x2000128c
 8008a4c:	20001774 	.word	0x20001774
 8008a50:	20001770 	.word	0x20001770
 8008a54:	e000ed04 	.word	0xe000ed04

08008a58 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008a5e:	4b05      	ldr	r3, [pc, #20]	; (8008a74 <xTaskGetTickCount+0x1c>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008a64:	687b      	ldr	r3, [r7, #4]
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	370c      	adds	r7, #12
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr
 8008a72:	bf00      	nop
 8008a74:	20001764 	.word	0x20001764

08008a78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b086      	sub	sp, #24
 8008a7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a82:	4b4f      	ldr	r3, [pc, #316]	; (8008bc0 <xTaskIncrementTick+0x148>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	f040 808f 	bne.w	8008baa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008a8c:	4b4d      	ldr	r3, [pc, #308]	; (8008bc4 <xTaskIncrementTick+0x14c>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	3301      	adds	r3, #1
 8008a92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008a94:	4a4b      	ldr	r2, [pc, #300]	; (8008bc4 <xTaskIncrementTick+0x14c>)
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d120      	bne.n	8008ae2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008aa0:	4b49      	ldr	r3, [pc, #292]	; (8008bc8 <xTaskIncrementTick+0x150>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d00a      	beq.n	8008ac0 <xTaskIncrementTick+0x48>
	__asm volatile
 8008aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aae:	f383 8811 	msr	BASEPRI, r3
 8008ab2:	f3bf 8f6f 	isb	sy
 8008ab6:	f3bf 8f4f 	dsb	sy
 8008aba:	603b      	str	r3, [r7, #0]
}
 8008abc:	bf00      	nop
 8008abe:	e7fe      	b.n	8008abe <xTaskIncrementTick+0x46>
 8008ac0:	4b41      	ldr	r3, [pc, #260]	; (8008bc8 <xTaskIncrementTick+0x150>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	60fb      	str	r3, [r7, #12]
 8008ac6:	4b41      	ldr	r3, [pc, #260]	; (8008bcc <xTaskIncrementTick+0x154>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4a3f      	ldr	r2, [pc, #252]	; (8008bc8 <xTaskIncrementTick+0x150>)
 8008acc:	6013      	str	r3, [r2, #0]
 8008ace:	4a3f      	ldr	r2, [pc, #252]	; (8008bcc <xTaskIncrementTick+0x154>)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	6013      	str	r3, [r2, #0]
 8008ad4:	4b3e      	ldr	r3, [pc, #248]	; (8008bd0 <xTaskIncrementTick+0x158>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	3301      	adds	r3, #1
 8008ada:	4a3d      	ldr	r2, [pc, #244]	; (8008bd0 <xTaskIncrementTick+0x158>)
 8008adc:	6013      	str	r3, [r2, #0]
 8008ade:	f000 fad1 	bl	8009084 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008ae2:	4b3c      	ldr	r3, [pc, #240]	; (8008bd4 <xTaskIncrementTick+0x15c>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	693a      	ldr	r2, [r7, #16]
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	d349      	bcc.n	8008b80 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008aec:	4b36      	ldr	r3, [pc, #216]	; (8008bc8 <xTaskIncrementTick+0x150>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d104      	bne.n	8008b00 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008af6:	4b37      	ldr	r3, [pc, #220]	; (8008bd4 <xTaskIncrementTick+0x15c>)
 8008af8:	f04f 32ff 	mov.w	r2, #4294967295
 8008afc:	601a      	str	r2, [r3, #0]
					break;
 8008afe:	e03f      	b.n	8008b80 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b00:	4b31      	ldr	r3, [pc, #196]	; (8008bc8 <xTaskIncrementTick+0x150>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	68db      	ldr	r3, [r3, #12]
 8008b06:	68db      	ldr	r3, [r3, #12]
 8008b08:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008b10:	693a      	ldr	r2, [r7, #16]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	429a      	cmp	r2, r3
 8008b16:	d203      	bcs.n	8008b20 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008b18:	4a2e      	ldr	r2, [pc, #184]	; (8008bd4 <xTaskIncrementTick+0x15c>)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008b1e:	e02f      	b.n	8008b80 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	3304      	adds	r3, #4
 8008b24:	4618      	mov	r0, r3
 8008b26:	f7fe ff99 	bl	8007a5c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d004      	beq.n	8008b3c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	3318      	adds	r3, #24
 8008b36:	4618      	mov	r0, r3
 8008b38:	f7fe ff90 	bl	8007a5c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b40:	4b25      	ldr	r3, [pc, #148]	; (8008bd8 <xTaskIncrementTick+0x160>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	429a      	cmp	r2, r3
 8008b46:	d903      	bls.n	8008b50 <xTaskIncrementTick+0xd8>
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b4c:	4a22      	ldr	r2, [pc, #136]	; (8008bd8 <xTaskIncrementTick+0x160>)
 8008b4e:	6013      	str	r3, [r2, #0]
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b54:	4613      	mov	r3, r2
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	4413      	add	r3, r2
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	4a1f      	ldr	r2, [pc, #124]	; (8008bdc <xTaskIncrementTick+0x164>)
 8008b5e:	441a      	add	r2, r3
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	3304      	adds	r3, #4
 8008b64:	4619      	mov	r1, r3
 8008b66:	4610      	mov	r0, r2
 8008b68:	f7fe ff1b 	bl	80079a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b70:	4b1b      	ldr	r3, [pc, #108]	; (8008be0 <xTaskIncrementTick+0x168>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b76:	429a      	cmp	r2, r3
 8008b78:	d3b8      	bcc.n	8008aec <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b7e:	e7b5      	b.n	8008aec <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008b80:	4b17      	ldr	r3, [pc, #92]	; (8008be0 <xTaskIncrementTick+0x168>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b86:	4915      	ldr	r1, [pc, #84]	; (8008bdc <xTaskIncrementTick+0x164>)
 8008b88:	4613      	mov	r3, r2
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	4413      	add	r3, r2
 8008b8e:	009b      	lsls	r3, r3, #2
 8008b90:	440b      	add	r3, r1
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	2b01      	cmp	r3, #1
 8008b96:	d901      	bls.n	8008b9c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008b98:	2301      	movs	r3, #1
 8008b9a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008b9c:	4b11      	ldr	r3, [pc, #68]	; (8008be4 <xTaskIncrementTick+0x16c>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d007      	beq.n	8008bb4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	617b      	str	r3, [r7, #20]
 8008ba8:	e004      	b.n	8008bb4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008baa:	4b0f      	ldr	r3, [pc, #60]	; (8008be8 <xTaskIncrementTick+0x170>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	3301      	adds	r3, #1
 8008bb0:	4a0d      	ldr	r2, [pc, #52]	; (8008be8 <xTaskIncrementTick+0x170>)
 8008bb2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008bb4:	697b      	ldr	r3, [r7, #20]
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3718      	adds	r7, #24
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
 8008bbe:	bf00      	nop
 8008bc0:	20001788 	.word	0x20001788
 8008bc4:	20001764 	.word	0x20001764
 8008bc8:	20001718 	.word	0x20001718
 8008bcc:	2000171c 	.word	0x2000171c
 8008bd0:	20001778 	.word	0x20001778
 8008bd4:	20001780 	.word	0x20001780
 8008bd8:	20001768 	.word	0x20001768
 8008bdc:	20001290 	.word	0x20001290
 8008be0:	2000128c 	.word	0x2000128c
 8008be4:	20001774 	.word	0x20001774
 8008be8:	20001770 	.word	0x20001770

08008bec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008bec:	b480      	push	{r7}
 8008bee:	b085      	sub	sp, #20
 8008bf0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008bf2:	4b28      	ldr	r3, [pc, #160]	; (8008c94 <vTaskSwitchContext+0xa8>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d003      	beq.n	8008c02 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008bfa:	4b27      	ldr	r3, [pc, #156]	; (8008c98 <vTaskSwitchContext+0xac>)
 8008bfc:	2201      	movs	r2, #1
 8008bfe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008c00:	e041      	b.n	8008c86 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8008c02:	4b25      	ldr	r3, [pc, #148]	; (8008c98 <vTaskSwitchContext+0xac>)
 8008c04:	2200      	movs	r2, #0
 8008c06:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c08:	4b24      	ldr	r3, [pc, #144]	; (8008c9c <vTaskSwitchContext+0xb0>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	60fb      	str	r3, [r7, #12]
 8008c0e:	e010      	b.n	8008c32 <vTaskSwitchContext+0x46>
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d10a      	bne.n	8008c2c <vTaskSwitchContext+0x40>
	__asm volatile
 8008c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c1a:	f383 8811 	msr	BASEPRI, r3
 8008c1e:	f3bf 8f6f 	isb	sy
 8008c22:	f3bf 8f4f 	dsb	sy
 8008c26:	607b      	str	r3, [r7, #4]
}
 8008c28:	bf00      	nop
 8008c2a:	e7fe      	b.n	8008c2a <vTaskSwitchContext+0x3e>
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	3b01      	subs	r3, #1
 8008c30:	60fb      	str	r3, [r7, #12]
 8008c32:	491b      	ldr	r1, [pc, #108]	; (8008ca0 <vTaskSwitchContext+0xb4>)
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	4613      	mov	r3, r2
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	4413      	add	r3, r2
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	440b      	add	r3, r1
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d0e4      	beq.n	8008c10 <vTaskSwitchContext+0x24>
 8008c46:	68fa      	ldr	r2, [r7, #12]
 8008c48:	4613      	mov	r3, r2
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	4413      	add	r3, r2
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	4a13      	ldr	r2, [pc, #76]	; (8008ca0 <vTaskSwitchContext+0xb4>)
 8008c52:	4413      	add	r3, r2
 8008c54:	60bb      	str	r3, [r7, #8]
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	685a      	ldr	r2, [r3, #4]
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	605a      	str	r2, [r3, #4]
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	685a      	ldr	r2, [r3, #4]
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	3308      	adds	r3, #8
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d104      	bne.n	8008c76 <vTaskSwitchContext+0x8a>
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	685b      	ldr	r3, [r3, #4]
 8008c70:	685a      	ldr	r2, [r3, #4]
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	605a      	str	r2, [r3, #4]
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	68db      	ldr	r3, [r3, #12]
 8008c7c:	4a09      	ldr	r2, [pc, #36]	; (8008ca4 <vTaskSwitchContext+0xb8>)
 8008c7e:	6013      	str	r3, [r2, #0]
 8008c80:	4a06      	ldr	r2, [pc, #24]	; (8008c9c <vTaskSwitchContext+0xb0>)
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	6013      	str	r3, [r2, #0]
}
 8008c86:	bf00      	nop
 8008c88:	3714      	adds	r7, #20
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c90:	4770      	bx	lr
 8008c92:	bf00      	nop
 8008c94:	20001788 	.word	0x20001788
 8008c98:	20001774 	.word	0x20001774
 8008c9c:	20001768 	.word	0x20001768
 8008ca0:	20001290 	.word	0x20001290
 8008ca4:	2000128c 	.word	0x2000128c

08008ca8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b084      	sub	sp, #16
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d10a      	bne.n	8008cce <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cbc:	f383 8811 	msr	BASEPRI, r3
 8008cc0:	f3bf 8f6f 	isb	sy
 8008cc4:	f3bf 8f4f 	dsb	sy
 8008cc8:	60fb      	str	r3, [r7, #12]
}
 8008cca:	bf00      	nop
 8008ccc:	e7fe      	b.n	8008ccc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008cce:	4b07      	ldr	r3, [pc, #28]	; (8008cec <vTaskPlaceOnEventList+0x44>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	3318      	adds	r3, #24
 8008cd4:	4619      	mov	r1, r3
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f7fe fe87 	bl	80079ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008cdc:	2101      	movs	r1, #1
 8008cde:	6838      	ldr	r0, [r7, #0]
 8008ce0:	f000 fa7c 	bl	80091dc <prvAddCurrentTaskToDelayedList>
}
 8008ce4:	bf00      	nop
 8008ce6:	3710      	adds	r7, #16
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	2000128c 	.word	0x2000128c

08008cf0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b086      	sub	sp, #24
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	60f8      	str	r0, [r7, #12]
 8008cf8:	60b9      	str	r1, [r7, #8]
 8008cfa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d10a      	bne.n	8008d18 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d06:	f383 8811 	msr	BASEPRI, r3
 8008d0a:	f3bf 8f6f 	isb	sy
 8008d0e:	f3bf 8f4f 	dsb	sy
 8008d12:	617b      	str	r3, [r7, #20]
}
 8008d14:	bf00      	nop
 8008d16:	e7fe      	b.n	8008d16 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008d18:	4b0a      	ldr	r3, [pc, #40]	; (8008d44 <vTaskPlaceOnEventListRestricted+0x54>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	3318      	adds	r3, #24
 8008d1e:	4619      	mov	r1, r3
 8008d20:	68f8      	ldr	r0, [r7, #12]
 8008d22:	f7fe fe3e 	bl	80079a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d002      	beq.n	8008d32 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8008d30:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008d32:	6879      	ldr	r1, [r7, #4]
 8008d34:	68b8      	ldr	r0, [r7, #8]
 8008d36:	f000 fa51 	bl	80091dc <prvAddCurrentTaskToDelayedList>
	}
 8008d3a:	bf00      	nop
 8008d3c:	3718      	adds	r7, #24
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}
 8008d42:	bf00      	nop
 8008d44:	2000128c 	.word	0x2000128c

08008d48 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b086      	sub	sp, #24
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	68db      	ldr	r3, [r3, #12]
 8008d54:	68db      	ldr	r3, [r3, #12]
 8008d56:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d10a      	bne.n	8008d74 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d62:	f383 8811 	msr	BASEPRI, r3
 8008d66:	f3bf 8f6f 	isb	sy
 8008d6a:	f3bf 8f4f 	dsb	sy
 8008d6e:	60fb      	str	r3, [r7, #12]
}
 8008d70:	bf00      	nop
 8008d72:	e7fe      	b.n	8008d72 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008d74:	693b      	ldr	r3, [r7, #16]
 8008d76:	3318      	adds	r3, #24
 8008d78:	4618      	mov	r0, r3
 8008d7a:	f7fe fe6f 	bl	8007a5c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d7e:	4b1e      	ldr	r3, [pc, #120]	; (8008df8 <xTaskRemoveFromEventList+0xb0>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d11d      	bne.n	8008dc2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	3304      	adds	r3, #4
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f7fe fe66 	bl	8007a5c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d94:	4b19      	ldr	r3, [pc, #100]	; (8008dfc <xTaskRemoveFromEventList+0xb4>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	429a      	cmp	r2, r3
 8008d9a:	d903      	bls.n	8008da4 <xTaskRemoveFromEventList+0x5c>
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008da0:	4a16      	ldr	r2, [pc, #88]	; (8008dfc <xTaskRemoveFromEventList+0xb4>)
 8008da2:	6013      	str	r3, [r2, #0]
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008da8:	4613      	mov	r3, r2
 8008daa:	009b      	lsls	r3, r3, #2
 8008dac:	4413      	add	r3, r2
 8008dae:	009b      	lsls	r3, r3, #2
 8008db0:	4a13      	ldr	r2, [pc, #76]	; (8008e00 <xTaskRemoveFromEventList+0xb8>)
 8008db2:	441a      	add	r2, r3
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	3304      	adds	r3, #4
 8008db8:	4619      	mov	r1, r3
 8008dba:	4610      	mov	r0, r2
 8008dbc:	f7fe fdf1 	bl	80079a2 <vListInsertEnd>
 8008dc0:	e005      	b.n	8008dce <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	3318      	adds	r3, #24
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	480e      	ldr	r0, [pc, #56]	; (8008e04 <xTaskRemoveFromEventList+0xbc>)
 8008dca:	f7fe fdea 	bl	80079a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008dce:	693b      	ldr	r3, [r7, #16]
 8008dd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dd2:	4b0d      	ldr	r3, [pc, #52]	; (8008e08 <xTaskRemoveFromEventList+0xc0>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dd8:	429a      	cmp	r2, r3
 8008dda:	d905      	bls.n	8008de8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008ddc:	2301      	movs	r3, #1
 8008dde:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008de0:	4b0a      	ldr	r3, [pc, #40]	; (8008e0c <xTaskRemoveFromEventList+0xc4>)
 8008de2:	2201      	movs	r2, #1
 8008de4:	601a      	str	r2, [r3, #0]
 8008de6:	e001      	b.n	8008dec <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008de8:	2300      	movs	r3, #0
 8008dea:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008dec:	697b      	ldr	r3, [r7, #20]
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3718      	adds	r7, #24
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}
 8008df6:	bf00      	nop
 8008df8:	20001788 	.word	0x20001788
 8008dfc:	20001768 	.word	0x20001768
 8008e00:	20001290 	.word	0x20001290
 8008e04:	20001720 	.word	0x20001720
 8008e08:	2000128c 	.word	0x2000128c
 8008e0c:	20001774 	.word	0x20001774

08008e10 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008e10:	b480      	push	{r7}
 8008e12:	b083      	sub	sp, #12
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008e18:	4b06      	ldr	r3, [pc, #24]	; (8008e34 <vTaskInternalSetTimeOutState+0x24>)
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008e20:	4b05      	ldr	r3, [pc, #20]	; (8008e38 <vTaskInternalSetTimeOutState+0x28>)
 8008e22:	681a      	ldr	r2, [r3, #0]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	605a      	str	r2, [r3, #4]
}
 8008e28:	bf00      	nop
 8008e2a:	370c      	adds	r7, #12
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr
 8008e34:	20001778 	.word	0x20001778
 8008e38:	20001764 	.word	0x20001764

08008e3c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b088      	sub	sp, #32
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d10a      	bne.n	8008e62 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e50:	f383 8811 	msr	BASEPRI, r3
 8008e54:	f3bf 8f6f 	isb	sy
 8008e58:	f3bf 8f4f 	dsb	sy
 8008e5c:	613b      	str	r3, [r7, #16]
}
 8008e5e:	bf00      	nop
 8008e60:	e7fe      	b.n	8008e60 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d10a      	bne.n	8008e7e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e6c:	f383 8811 	msr	BASEPRI, r3
 8008e70:	f3bf 8f6f 	isb	sy
 8008e74:	f3bf 8f4f 	dsb	sy
 8008e78:	60fb      	str	r3, [r7, #12]
}
 8008e7a:	bf00      	nop
 8008e7c:	e7fe      	b.n	8008e7c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008e7e:	f000 fe79 	bl	8009b74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008e82:	4b1d      	ldr	r3, [pc, #116]	; (8008ef8 <xTaskCheckForTimeOut+0xbc>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	69ba      	ldr	r2, [r7, #24]
 8008e8e:	1ad3      	subs	r3, r2, r3
 8008e90:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e9a:	d102      	bne.n	8008ea2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	61fb      	str	r3, [r7, #28]
 8008ea0:	e023      	b.n	8008eea <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681a      	ldr	r2, [r3, #0]
 8008ea6:	4b15      	ldr	r3, [pc, #84]	; (8008efc <xTaskCheckForTimeOut+0xc0>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d007      	beq.n	8008ebe <xTaskCheckForTimeOut+0x82>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	69ba      	ldr	r2, [r7, #24]
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	d302      	bcc.n	8008ebe <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	61fb      	str	r3, [r7, #28]
 8008ebc:	e015      	b.n	8008eea <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	697a      	ldr	r2, [r7, #20]
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d20b      	bcs.n	8008ee0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	681a      	ldr	r2, [r3, #0]
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	1ad2      	subs	r2, r2, r3
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f7ff ff9b 	bl	8008e10 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008eda:	2300      	movs	r3, #0
 8008edc:	61fb      	str	r3, [r7, #28]
 8008ede:	e004      	b.n	8008eea <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008eea:	f000 fe73 	bl	8009bd4 <vPortExitCritical>

	return xReturn;
 8008eee:	69fb      	ldr	r3, [r7, #28]
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3720      	adds	r7, #32
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}
 8008ef8:	20001764 	.word	0x20001764
 8008efc:	20001778 	.word	0x20001778

08008f00 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008f00:	b480      	push	{r7}
 8008f02:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008f04:	4b03      	ldr	r3, [pc, #12]	; (8008f14 <vTaskMissedYield+0x14>)
 8008f06:	2201      	movs	r2, #1
 8008f08:	601a      	str	r2, [r3, #0]
}
 8008f0a:	bf00      	nop
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f12:	4770      	bx	lr
 8008f14:	20001774 	.word	0x20001774

08008f18 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b082      	sub	sp, #8
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008f20:	f000 f852 	bl	8008fc8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008f24:	4b06      	ldr	r3, [pc, #24]	; (8008f40 <prvIdleTask+0x28>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	d9f9      	bls.n	8008f20 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008f2c:	4b05      	ldr	r3, [pc, #20]	; (8008f44 <prvIdleTask+0x2c>)
 8008f2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f32:	601a      	str	r2, [r3, #0]
 8008f34:	f3bf 8f4f 	dsb	sy
 8008f38:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008f3c:	e7f0      	b.n	8008f20 <prvIdleTask+0x8>
 8008f3e:	bf00      	nop
 8008f40:	20001290 	.word	0x20001290
 8008f44:	e000ed04 	.word	0xe000ed04

08008f48 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b082      	sub	sp, #8
 8008f4c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f4e:	2300      	movs	r3, #0
 8008f50:	607b      	str	r3, [r7, #4]
 8008f52:	e00c      	b.n	8008f6e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	4613      	mov	r3, r2
 8008f58:	009b      	lsls	r3, r3, #2
 8008f5a:	4413      	add	r3, r2
 8008f5c:	009b      	lsls	r3, r3, #2
 8008f5e:	4a12      	ldr	r2, [pc, #72]	; (8008fa8 <prvInitialiseTaskLists+0x60>)
 8008f60:	4413      	add	r3, r2
 8008f62:	4618      	mov	r0, r3
 8008f64:	f7fe fcf0 	bl	8007948 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	607b      	str	r3, [r7, #4]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2b37      	cmp	r3, #55	; 0x37
 8008f72:	d9ef      	bls.n	8008f54 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008f74:	480d      	ldr	r0, [pc, #52]	; (8008fac <prvInitialiseTaskLists+0x64>)
 8008f76:	f7fe fce7 	bl	8007948 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008f7a:	480d      	ldr	r0, [pc, #52]	; (8008fb0 <prvInitialiseTaskLists+0x68>)
 8008f7c:	f7fe fce4 	bl	8007948 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008f80:	480c      	ldr	r0, [pc, #48]	; (8008fb4 <prvInitialiseTaskLists+0x6c>)
 8008f82:	f7fe fce1 	bl	8007948 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008f86:	480c      	ldr	r0, [pc, #48]	; (8008fb8 <prvInitialiseTaskLists+0x70>)
 8008f88:	f7fe fcde 	bl	8007948 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008f8c:	480b      	ldr	r0, [pc, #44]	; (8008fbc <prvInitialiseTaskLists+0x74>)
 8008f8e:	f7fe fcdb 	bl	8007948 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008f92:	4b0b      	ldr	r3, [pc, #44]	; (8008fc0 <prvInitialiseTaskLists+0x78>)
 8008f94:	4a05      	ldr	r2, [pc, #20]	; (8008fac <prvInitialiseTaskLists+0x64>)
 8008f96:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008f98:	4b0a      	ldr	r3, [pc, #40]	; (8008fc4 <prvInitialiseTaskLists+0x7c>)
 8008f9a:	4a05      	ldr	r2, [pc, #20]	; (8008fb0 <prvInitialiseTaskLists+0x68>)
 8008f9c:	601a      	str	r2, [r3, #0]
}
 8008f9e:	bf00      	nop
 8008fa0:	3708      	adds	r7, #8
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}
 8008fa6:	bf00      	nop
 8008fa8:	20001290 	.word	0x20001290
 8008fac:	200016f0 	.word	0x200016f0
 8008fb0:	20001704 	.word	0x20001704
 8008fb4:	20001720 	.word	0x20001720
 8008fb8:	20001734 	.word	0x20001734
 8008fbc:	2000174c 	.word	0x2000174c
 8008fc0:	20001718 	.word	0x20001718
 8008fc4:	2000171c 	.word	0x2000171c

08008fc8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b082      	sub	sp, #8
 8008fcc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008fce:	e019      	b.n	8009004 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008fd0:	f000 fdd0 	bl	8009b74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008fd4:	4b10      	ldr	r3, [pc, #64]	; (8009018 <prvCheckTasksWaitingTermination+0x50>)
 8008fd6:	68db      	ldr	r3, [r3, #12]
 8008fd8:	68db      	ldr	r3, [r3, #12]
 8008fda:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	3304      	adds	r3, #4
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	f7fe fd3b 	bl	8007a5c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008fe6:	4b0d      	ldr	r3, [pc, #52]	; (800901c <prvCheckTasksWaitingTermination+0x54>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	3b01      	subs	r3, #1
 8008fec:	4a0b      	ldr	r2, [pc, #44]	; (800901c <prvCheckTasksWaitingTermination+0x54>)
 8008fee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008ff0:	4b0b      	ldr	r3, [pc, #44]	; (8009020 <prvCheckTasksWaitingTermination+0x58>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	3b01      	subs	r3, #1
 8008ff6:	4a0a      	ldr	r2, [pc, #40]	; (8009020 <prvCheckTasksWaitingTermination+0x58>)
 8008ff8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008ffa:	f000 fdeb 	bl	8009bd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f000 f810 	bl	8009024 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009004:	4b06      	ldr	r3, [pc, #24]	; (8009020 <prvCheckTasksWaitingTermination+0x58>)
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d1e1      	bne.n	8008fd0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800900c:	bf00      	nop
 800900e:	bf00      	nop
 8009010:	3708      	adds	r7, #8
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
 8009016:	bf00      	nop
 8009018:	20001734 	.word	0x20001734
 800901c:	20001760 	.word	0x20001760
 8009020:	20001748 	.word	0x20001748

08009024 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009024:	b580      	push	{r7, lr}
 8009026:	b084      	sub	sp, #16
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009032:	2b00      	cmp	r3, #0
 8009034:	d108      	bne.n	8009048 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800903a:	4618      	mov	r0, r3
 800903c:	f000 ff88 	bl	8009f50 <vPortFree>
				vPortFree( pxTCB );
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f000 ff85 	bl	8009f50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009046:	e018      	b.n	800907a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800904e:	2b01      	cmp	r3, #1
 8009050:	d103      	bne.n	800905a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f000 ff7c 	bl	8009f50 <vPortFree>
	}
 8009058:	e00f      	b.n	800907a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009060:	2b02      	cmp	r3, #2
 8009062:	d00a      	beq.n	800907a <prvDeleteTCB+0x56>
	__asm volatile
 8009064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009068:	f383 8811 	msr	BASEPRI, r3
 800906c:	f3bf 8f6f 	isb	sy
 8009070:	f3bf 8f4f 	dsb	sy
 8009074:	60fb      	str	r3, [r7, #12]
}
 8009076:	bf00      	nop
 8009078:	e7fe      	b.n	8009078 <prvDeleteTCB+0x54>
	}
 800907a:	bf00      	nop
 800907c:	3710      	adds	r7, #16
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}
	...

08009084 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009084:	b480      	push	{r7}
 8009086:	b083      	sub	sp, #12
 8009088:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800908a:	4b0c      	ldr	r3, [pc, #48]	; (80090bc <prvResetNextTaskUnblockTime+0x38>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d104      	bne.n	800909e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009094:	4b0a      	ldr	r3, [pc, #40]	; (80090c0 <prvResetNextTaskUnblockTime+0x3c>)
 8009096:	f04f 32ff 	mov.w	r2, #4294967295
 800909a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800909c:	e008      	b.n	80090b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800909e:	4b07      	ldr	r3, [pc, #28]	; (80090bc <prvResetNextTaskUnblockTime+0x38>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	68db      	ldr	r3, [r3, #12]
 80090a4:	68db      	ldr	r3, [r3, #12]
 80090a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	685b      	ldr	r3, [r3, #4]
 80090ac:	4a04      	ldr	r2, [pc, #16]	; (80090c0 <prvResetNextTaskUnblockTime+0x3c>)
 80090ae:	6013      	str	r3, [r2, #0]
}
 80090b0:	bf00      	nop
 80090b2:	370c      	adds	r7, #12
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr
 80090bc:	20001718 	.word	0x20001718
 80090c0:	20001780 	.word	0x20001780

080090c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80090c4:	b480      	push	{r7}
 80090c6:	b083      	sub	sp, #12
 80090c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80090ca:	4b0b      	ldr	r3, [pc, #44]	; (80090f8 <xTaskGetSchedulerState+0x34>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d102      	bne.n	80090d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80090d2:	2301      	movs	r3, #1
 80090d4:	607b      	str	r3, [r7, #4]
 80090d6:	e008      	b.n	80090ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090d8:	4b08      	ldr	r3, [pc, #32]	; (80090fc <xTaskGetSchedulerState+0x38>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d102      	bne.n	80090e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80090e0:	2302      	movs	r3, #2
 80090e2:	607b      	str	r3, [r7, #4]
 80090e4:	e001      	b.n	80090ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80090e6:	2300      	movs	r3, #0
 80090e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80090ea:	687b      	ldr	r3, [r7, #4]
	}
 80090ec:	4618      	mov	r0, r3
 80090ee:	370c      	adds	r7, #12
 80090f0:	46bd      	mov	sp, r7
 80090f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f6:	4770      	bx	lr
 80090f8:	2000176c 	.word	0x2000176c
 80090fc:	20001788 	.word	0x20001788

08009100 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009100:	b580      	push	{r7, lr}
 8009102:	b086      	sub	sp, #24
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800910c:	2300      	movs	r3, #0
 800910e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d056      	beq.n	80091c4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009116:	4b2e      	ldr	r3, [pc, #184]	; (80091d0 <xTaskPriorityDisinherit+0xd0>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	693a      	ldr	r2, [r7, #16]
 800911c:	429a      	cmp	r2, r3
 800911e:	d00a      	beq.n	8009136 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009124:	f383 8811 	msr	BASEPRI, r3
 8009128:	f3bf 8f6f 	isb	sy
 800912c:	f3bf 8f4f 	dsb	sy
 8009130:	60fb      	str	r3, [r7, #12]
}
 8009132:	bf00      	nop
 8009134:	e7fe      	b.n	8009134 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009136:	693b      	ldr	r3, [r7, #16]
 8009138:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800913a:	2b00      	cmp	r3, #0
 800913c:	d10a      	bne.n	8009154 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800913e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009142:	f383 8811 	msr	BASEPRI, r3
 8009146:	f3bf 8f6f 	isb	sy
 800914a:	f3bf 8f4f 	dsb	sy
 800914e:	60bb      	str	r3, [r7, #8]
}
 8009150:	bf00      	nop
 8009152:	e7fe      	b.n	8009152 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009158:	1e5a      	subs	r2, r3, #1
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009166:	429a      	cmp	r2, r3
 8009168:	d02c      	beq.n	80091c4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800916a:	693b      	ldr	r3, [r7, #16]
 800916c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800916e:	2b00      	cmp	r3, #0
 8009170:	d128      	bne.n	80091c4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	3304      	adds	r3, #4
 8009176:	4618      	mov	r0, r3
 8009178:	f7fe fc70 	bl	8007a5c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009184:	693b      	ldr	r3, [r7, #16]
 8009186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009188:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009194:	4b0f      	ldr	r3, [pc, #60]	; (80091d4 <xTaskPriorityDisinherit+0xd4>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	429a      	cmp	r2, r3
 800919a:	d903      	bls.n	80091a4 <xTaskPriorityDisinherit+0xa4>
 800919c:	693b      	ldr	r3, [r7, #16]
 800919e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091a0:	4a0c      	ldr	r2, [pc, #48]	; (80091d4 <xTaskPriorityDisinherit+0xd4>)
 80091a2:	6013      	str	r3, [r2, #0]
 80091a4:	693b      	ldr	r3, [r7, #16]
 80091a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091a8:	4613      	mov	r3, r2
 80091aa:	009b      	lsls	r3, r3, #2
 80091ac:	4413      	add	r3, r2
 80091ae:	009b      	lsls	r3, r3, #2
 80091b0:	4a09      	ldr	r2, [pc, #36]	; (80091d8 <xTaskPriorityDisinherit+0xd8>)
 80091b2:	441a      	add	r2, r3
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	3304      	adds	r3, #4
 80091b8:	4619      	mov	r1, r3
 80091ba:	4610      	mov	r0, r2
 80091bc:	f7fe fbf1 	bl	80079a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80091c0:	2301      	movs	r3, #1
 80091c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80091c4:	697b      	ldr	r3, [r7, #20]
	}
 80091c6:	4618      	mov	r0, r3
 80091c8:	3718      	adds	r7, #24
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bd80      	pop	{r7, pc}
 80091ce:	bf00      	nop
 80091d0:	2000128c 	.word	0x2000128c
 80091d4:	20001768 	.word	0x20001768
 80091d8:	20001290 	.word	0x20001290

080091dc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b084      	sub	sp, #16
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
 80091e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80091e6:	4b21      	ldr	r3, [pc, #132]	; (800926c <prvAddCurrentTaskToDelayedList+0x90>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80091ec:	4b20      	ldr	r3, [pc, #128]	; (8009270 <prvAddCurrentTaskToDelayedList+0x94>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	3304      	adds	r3, #4
 80091f2:	4618      	mov	r0, r3
 80091f4:	f7fe fc32 	bl	8007a5c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091fe:	d10a      	bne.n	8009216 <prvAddCurrentTaskToDelayedList+0x3a>
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d007      	beq.n	8009216 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009206:	4b1a      	ldr	r3, [pc, #104]	; (8009270 <prvAddCurrentTaskToDelayedList+0x94>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	3304      	adds	r3, #4
 800920c:	4619      	mov	r1, r3
 800920e:	4819      	ldr	r0, [pc, #100]	; (8009274 <prvAddCurrentTaskToDelayedList+0x98>)
 8009210:	f7fe fbc7 	bl	80079a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009214:	e026      	b.n	8009264 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009216:	68fa      	ldr	r2, [r7, #12]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	4413      	add	r3, r2
 800921c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800921e:	4b14      	ldr	r3, [pc, #80]	; (8009270 <prvAddCurrentTaskToDelayedList+0x94>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	68ba      	ldr	r2, [r7, #8]
 8009224:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009226:	68ba      	ldr	r2, [r7, #8]
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	429a      	cmp	r2, r3
 800922c:	d209      	bcs.n	8009242 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800922e:	4b12      	ldr	r3, [pc, #72]	; (8009278 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009230:	681a      	ldr	r2, [r3, #0]
 8009232:	4b0f      	ldr	r3, [pc, #60]	; (8009270 <prvAddCurrentTaskToDelayedList+0x94>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	3304      	adds	r3, #4
 8009238:	4619      	mov	r1, r3
 800923a:	4610      	mov	r0, r2
 800923c:	f7fe fbd5 	bl	80079ea <vListInsert>
}
 8009240:	e010      	b.n	8009264 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009242:	4b0e      	ldr	r3, [pc, #56]	; (800927c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009244:	681a      	ldr	r2, [r3, #0]
 8009246:	4b0a      	ldr	r3, [pc, #40]	; (8009270 <prvAddCurrentTaskToDelayedList+0x94>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	3304      	adds	r3, #4
 800924c:	4619      	mov	r1, r3
 800924e:	4610      	mov	r0, r2
 8009250:	f7fe fbcb 	bl	80079ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009254:	4b0a      	ldr	r3, [pc, #40]	; (8009280 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	68ba      	ldr	r2, [r7, #8]
 800925a:	429a      	cmp	r2, r3
 800925c:	d202      	bcs.n	8009264 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800925e:	4a08      	ldr	r2, [pc, #32]	; (8009280 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	6013      	str	r3, [r2, #0]
}
 8009264:	bf00      	nop
 8009266:	3710      	adds	r7, #16
 8009268:	46bd      	mov	sp, r7
 800926a:	bd80      	pop	{r7, pc}
 800926c:	20001764 	.word	0x20001764
 8009270:	2000128c 	.word	0x2000128c
 8009274:	2000174c 	.word	0x2000174c
 8009278:	2000171c 	.word	0x2000171c
 800927c:	20001718 	.word	0x20001718
 8009280:	20001780 	.word	0x20001780

08009284 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b08a      	sub	sp, #40	; 0x28
 8009288:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800928a:	2300      	movs	r3, #0
 800928c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800928e:	f000 fb07 	bl	80098a0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009292:	4b1c      	ldr	r3, [pc, #112]	; (8009304 <xTimerCreateTimerTask+0x80>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d021      	beq.n	80092de <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800929a:	2300      	movs	r3, #0
 800929c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800929e:	2300      	movs	r3, #0
 80092a0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80092a2:	1d3a      	adds	r2, r7, #4
 80092a4:	f107 0108 	add.w	r1, r7, #8
 80092a8:	f107 030c 	add.w	r3, r7, #12
 80092ac:	4618      	mov	r0, r3
 80092ae:	f7fe fb31 	bl	8007914 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80092b2:	6879      	ldr	r1, [r7, #4]
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	68fa      	ldr	r2, [r7, #12]
 80092b8:	9202      	str	r2, [sp, #8]
 80092ba:	9301      	str	r3, [sp, #4]
 80092bc:	2302      	movs	r3, #2
 80092be:	9300      	str	r3, [sp, #0]
 80092c0:	2300      	movs	r3, #0
 80092c2:	460a      	mov	r2, r1
 80092c4:	4910      	ldr	r1, [pc, #64]	; (8009308 <xTimerCreateTimerTask+0x84>)
 80092c6:	4811      	ldr	r0, [pc, #68]	; (800930c <xTimerCreateTimerTask+0x88>)
 80092c8:	f7ff f8de 	bl	8008488 <xTaskCreateStatic>
 80092cc:	4603      	mov	r3, r0
 80092ce:	4a10      	ldr	r2, [pc, #64]	; (8009310 <xTimerCreateTimerTask+0x8c>)
 80092d0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80092d2:	4b0f      	ldr	r3, [pc, #60]	; (8009310 <xTimerCreateTimerTask+0x8c>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d001      	beq.n	80092de <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80092da:	2301      	movs	r3, #1
 80092dc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80092de:	697b      	ldr	r3, [r7, #20]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d10a      	bne.n	80092fa <xTimerCreateTimerTask+0x76>
	__asm volatile
 80092e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092e8:	f383 8811 	msr	BASEPRI, r3
 80092ec:	f3bf 8f6f 	isb	sy
 80092f0:	f3bf 8f4f 	dsb	sy
 80092f4:	613b      	str	r3, [r7, #16]
}
 80092f6:	bf00      	nop
 80092f8:	e7fe      	b.n	80092f8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80092fa:	697b      	ldr	r3, [r7, #20]
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	3718      	adds	r7, #24
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}
 8009304:	200017bc 	.word	0x200017bc
 8009308:	0800e5f4 	.word	0x0800e5f4
 800930c:	08009449 	.word	0x08009449
 8009310:	200017c0 	.word	0x200017c0

08009314 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b08a      	sub	sp, #40	; 0x28
 8009318:	af00      	add	r7, sp, #0
 800931a:	60f8      	str	r0, [r7, #12]
 800931c:	60b9      	str	r1, [r7, #8]
 800931e:	607a      	str	r2, [r7, #4]
 8009320:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009322:	2300      	movs	r3, #0
 8009324:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d10a      	bne.n	8009342 <xTimerGenericCommand+0x2e>
	__asm volatile
 800932c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009330:	f383 8811 	msr	BASEPRI, r3
 8009334:	f3bf 8f6f 	isb	sy
 8009338:	f3bf 8f4f 	dsb	sy
 800933c:	623b      	str	r3, [r7, #32]
}
 800933e:	bf00      	nop
 8009340:	e7fe      	b.n	8009340 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009342:	4b1a      	ldr	r3, [pc, #104]	; (80093ac <xTimerGenericCommand+0x98>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d02a      	beq.n	80093a0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	2b05      	cmp	r3, #5
 800935a:	dc18      	bgt.n	800938e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800935c:	f7ff feb2 	bl	80090c4 <xTaskGetSchedulerState>
 8009360:	4603      	mov	r3, r0
 8009362:	2b02      	cmp	r3, #2
 8009364:	d109      	bne.n	800937a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009366:	4b11      	ldr	r3, [pc, #68]	; (80093ac <xTimerGenericCommand+0x98>)
 8009368:	6818      	ldr	r0, [r3, #0]
 800936a:	f107 0110 	add.w	r1, r7, #16
 800936e:	2300      	movs	r3, #0
 8009370:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009372:	f7fe fca1 	bl	8007cb8 <xQueueGenericSend>
 8009376:	6278      	str	r0, [r7, #36]	; 0x24
 8009378:	e012      	b.n	80093a0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800937a:	4b0c      	ldr	r3, [pc, #48]	; (80093ac <xTimerGenericCommand+0x98>)
 800937c:	6818      	ldr	r0, [r3, #0]
 800937e:	f107 0110 	add.w	r1, r7, #16
 8009382:	2300      	movs	r3, #0
 8009384:	2200      	movs	r2, #0
 8009386:	f7fe fc97 	bl	8007cb8 <xQueueGenericSend>
 800938a:	6278      	str	r0, [r7, #36]	; 0x24
 800938c:	e008      	b.n	80093a0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800938e:	4b07      	ldr	r3, [pc, #28]	; (80093ac <xTimerGenericCommand+0x98>)
 8009390:	6818      	ldr	r0, [r3, #0]
 8009392:	f107 0110 	add.w	r1, r7, #16
 8009396:	2300      	movs	r3, #0
 8009398:	683a      	ldr	r2, [r7, #0]
 800939a:	f7fe fd8b 	bl	8007eb4 <xQueueGenericSendFromISR>
 800939e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80093a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	3728      	adds	r7, #40	; 0x28
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}
 80093aa:	bf00      	nop
 80093ac:	200017bc 	.word	0x200017bc

080093b0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b088      	sub	sp, #32
 80093b4:	af02      	add	r7, sp, #8
 80093b6:	6078      	str	r0, [r7, #4]
 80093b8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093ba:	4b22      	ldr	r3, [pc, #136]	; (8009444 <prvProcessExpiredTimer+0x94>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	68db      	ldr	r3, [r3, #12]
 80093c0:	68db      	ldr	r3, [r3, #12]
 80093c2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	3304      	adds	r3, #4
 80093c8:	4618      	mov	r0, r3
 80093ca:	f7fe fb47 	bl	8007a5c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80093d4:	f003 0304 	and.w	r3, r3, #4
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d022      	beq.n	8009422 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	699a      	ldr	r2, [r3, #24]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	18d1      	adds	r1, r2, r3
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	683a      	ldr	r2, [r7, #0]
 80093e8:	6978      	ldr	r0, [r7, #20]
 80093ea:	f000 f8d1 	bl	8009590 <prvInsertTimerInActiveList>
 80093ee:	4603      	mov	r3, r0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d01f      	beq.n	8009434 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80093f4:	2300      	movs	r3, #0
 80093f6:	9300      	str	r3, [sp, #0]
 80093f8:	2300      	movs	r3, #0
 80093fa:	687a      	ldr	r2, [r7, #4]
 80093fc:	2100      	movs	r1, #0
 80093fe:	6978      	ldr	r0, [r7, #20]
 8009400:	f7ff ff88 	bl	8009314 <xTimerGenericCommand>
 8009404:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d113      	bne.n	8009434 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800940c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009410:	f383 8811 	msr	BASEPRI, r3
 8009414:	f3bf 8f6f 	isb	sy
 8009418:	f3bf 8f4f 	dsb	sy
 800941c:	60fb      	str	r3, [r7, #12]
}
 800941e:	bf00      	nop
 8009420:	e7fe      	b.n	8009420 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009422:	697b      	ldr	r3, [r7, #20]
 8009424:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009428:	f023 0301 	bic.w	r3, r3, #1
 800942c:	b2da      	uxtb	r2, r3
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	6a1b      	ldr	r3, [r3, #32]
 8009438:	6978      	ldr	r0, [r7, #20]
 800943a:	4798      	blx	r3
}
 800943c:	bf00      	nop
 800943e:	3718      	adds	r7, #24
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}
 8009444:	200017b4 	.word	0x200017b4

08009448 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b084      	sub	sp, #16
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009450:	f107 0308 	add.w	r3, r7, #8
 8009454:	4618      	mov	r0, r3
 8009456:	f000 f857 	bl	8009508 <prvGetNextExpireTime>
 800945a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	4619      	mov	r1, r3
 8009460:	68f8      	ldr	r0, [r7, #12]
 8009462:	f000 f803 	bl	800946c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009466:	f000 f8d5 	bl	8009614 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800946a:	e7f1      	b.n	8009450 <prvTimerTask+0x8>

0800946c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b084      	sub	sp, #16
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009476:	f7ff fa43 	bl	8008900 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800947a:	f107 0308 	add.w	r3, r7, #8
 800947e:	4618      	mov	r0, r3
 8009480:	f000 f866 	bl	8009550 <prvSampleTimeNow>
 8009484:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009486:	68bb      	ldr	r3, [r7, #8]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d130      	bne.n	80094ee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d10a      	bne.n	80094a8 <prvProcessTimerOrBlockTask+0x3c>
 8009492:	687a      	ldr	r2, [r7, #4]
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	429a      	cmp	r2, r3
 8009498:	d806      	bhi.n	80094a8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800949a:	f7ff fa3f 	bl	800891c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800949e:	68f9      	ldr	r1, [r7, #12]
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f7ff ff85 	bl	80093b0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80094a6:	e024      	b.n	80094f2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d008      	beq.n	80094c0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80094ae:	4b13      	ldr	r3, [pc, #76]	; (80094fc <prvProcessTimerOrBlockTask+0x90>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d101      	bne.n	80094bc <prvProcessTimerOrBlockTask+0x50>
 80094b8:	2301      	movs	r3, #1
 80094ba:	e000      	b.n	80094be <prvProcessTimerOrBlockTask+0x52>
 80094bc:	2300      	movs	r3, #0
 80094be:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80094c0:	4b0f      	ldr	r3, [pc, #60]	; (8009500 <prvProcessTimerOrBlockTask+0x94>)
 80094c2:	6818      	ldr	r0, [r3, #0]
 80094c4:	687a      	ldr	r2, [r7, #4]
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	1ad3      	subs	r3, r2, r3
 80094ca:	683a      	ldr	r2, [r7, #0]
 80094cc:	4619      	mov	r1, r3
 80094ce:	f7fe ffa7 	bl	8008420 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80094d2:	f7ff fa23 	bl	800891c <xTaskResumeAll>
 80094d6:	4603      	mov	r3, r0
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d10a      	bne.n	80094f2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80094dc:	4b09      	ldr	r3, [pc, #36]	; (8009504 <prvProcessTimerOrBlockTask+0x98>)
 80094de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094e2:	601a      	str	r2, [r3, #0]
 80094e4:	f3bf 8f4f 	dsb	sy
 80094e8:	f3bf 8f6f 	isb	sy
}
 80094ec:	e001      	b.n	80094f2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80094ee:	f7ff fa15 	bl	800891c <xTaskResumeAll>
}
 80094f2:	bf00      	nop
 80094f4:	3710      	adds	r7, #16
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}
 80094fa:	bf00      	nop
 80094fc:	200017b8 	.word	0x200017b8
 8009500:	200017bc 	.word	0x200017bc
 8009504:	e000ed04 	.word	0xe000ed04

08009508 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009508:	b480      	push	{r7}
 800950a:	b085      	sub	sp, #20
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009510:	4b0e      	ldr	r3, [pc, #56]	; (800954c <prvGetNextExpireTime+0x44>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d101      	bne.n	800951e <prvGetNextExpireTime+0x16>
 800951a:	2201      	movs	r2, #1
 800951c:	e000      	b.n	8009520 <prvGetNextExpireTime+0x18>
 800951e:	2200      	movs	r2, #0
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d105      	bne.n	8009538 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800952c:	4b07      	ldr	r3, [pc, #28]	; (800954c <prvGetNextExpireTime+0x44>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	68db      	ldr	r3, [r3, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	60fb      	str	r3, [r7, #12]
 8009536:	e001      	b.n	800953c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009538:	2300      	movs	r3, #0
 800953a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800953c:	68fb      	ldr	r3, [r7, #12]
}
 800953e:	4618      	mov	r0, r3
 8009540:	3714      	adds	r7, #20
 8009542:	46bd      	mov	sp, r7
 8009544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009548:	4770      	bx	lr
 800954a:	bf00      	nop
 800954c:	200017b4 	.word	0x200017b4

08009550 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b084      	sub	sp, #16
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009558:	f7ff fa7e 	bl	8008a58 <xTaskGetTickCount>
 800955c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800955e:	4b0b      	ldr	r3, [pc, #44]	; (800958c <prvSampleTimeNow+0x3c>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	68fa      	ldr	r2, [r7, #12]
 8009564:	429a      	cmp	r2, r3
 8009566:	d205      	bcs.n	8009574 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009568:	f000 f936 	bl	80097d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	601a      	str	r2, [r3, #0]
 8009572:	e002      	b.n	800957a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2200      	movs	r2, #0
 8009578:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800957a:	4a04      	ldr	r2, [pc, #16]	; (800958c <prvSampleTimeNow+0x3c>)
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009580:	68fb      	ldr	r3, [r7, #12]
}
 8009582:	4618      	mov	r0, r3
 8009584:	3710      	adds	r7, #16
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}
 800958a:	bf00      	nop
 800958c:	200017c4 	.word	0x200017c4

08009590 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b086      	sub	sp, #24
 8009594:	af00      	add	r7, sp, #0
 8009596:	60f8      	str	r0, [r7, #12]
 8009598:	60b9      	str	r1, [r7, #8]
 800959a:	607a      	str	r2, [r7, #4]
 800959c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800959e:	2300      	movs	r3, #0
 80095a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	68ba      	ldr	r2, [r7, #8]
 80095a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	68fa      	ldr	r2, [r7, #12]
 80095ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80095ae:	68ba      	ldr	r2, [r7, #8]
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	429a      	cmp	r2, r3
 80095b4:	d812      	bhi.n	80095dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	1ad2      	subs	r2, r2, r3
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	699b      	ldr	r3, [r3, #24]
 80095c0:	429a      	cmp	r2, r3
 80095c2:	d302      	bcc.n	80095ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80095c4:	2301      	movs	r3, #1
 80095c6:	617b      	str	r3, [r7, #20]
 80095c8:	e01b      	b.n	8009602 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80095ca:	4b10      	ldr	r3, [pc, #64]	; (800960c <prvInsertTimerInActiveList+0x7c>)
 80095cc:	681a      	ldr	r2, [r3, #0]
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	3304      	adds	r3, #4
 80095d2:	4619      	mov	r1, r3
 80095d4:	4610      	mov	r0, r2
 80095d6:	f7fe fa08 	bl	80079ea <vListInsert>
 80095da:	e012      	b.n	8009602 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80095dc:	687a      	ldr	r2, [r7, #4]
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d206      	bcs.n	80095f2 <prvInsertTimerInActiveList+0x62>
 80095e4:	68ba      	ldr	r2, [r7, #8]
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	429a      	cmp	r2, r3
 80095ea:	d302      	bcc.n	80095f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80095ec:	2301      	movs	r3, #1
 80095ee:	617b      	str	r3, [r7, #20]
 80095f0:	e007      	b.n	8009602 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80095f2:	4b07      	ldr	r3, [pc, #28]	; (8009610 <prvInsertTimerInActiveList+0x80>)
 80095f4:	681a      	ldr	r2, [r3, #0]
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	3304      	adds	r3, #4
 80095fa:	4619      	mov	r1, r3
 80095fc:	4610      	mov	r0, r2
 80095fe:	f7fe f9f4 	bl	80079ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009602:	697b      	ldr	r3, [r7, #20]
}
 8009604:	4618      	mov	r0, r3
 8009606:	3718      	adds	r7, #24
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}
 800960c:	200017b8 	.word	0x200017b8
 8009610:	200017b4 	.word	0x200017b4

08009614 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b08e      	sub	sp, #56	; 0x38
 8009618:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800961a:	e0ca      	b.n	80097b2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2b00      	cmp	r3, #0
 8009620:	da18      	bge.n	8009654 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009622:	1d3b      	adds	r3, r7, #4
 8009624:	3304      	adds	r3, #4
 8009626:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800962a:	2b00      	cmp	r3, #0
 800962c:	d10a      	bne.n	8009644 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800962e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009632:	f383 8811 	msr	BASEPRI, r3
 8009636:	f3bf 8f6f 	isb	sy
 800963a:	f3bf 8f4f 	dsb	sy
 800963e:	61fb      	str	r3, [r7, #28]
}
 8009640:	bf00      	nop
 8009642:	e7fe      	b.n	8009642 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800964a:	6850      	ldr	r0, [r2, #4]
 800964c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800964e:	6892      	ldr	r2, [r2, #8]
 8009650:	4611      	mov	r1, r2
 8009652:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2b00      	cmp	r3, #0
 8009658:	f2c0 80aa 	blt.w	80097b0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009662:	695b      	ldr	r3, [r3, #20]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d004      	beq.n	8009672 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800966a:	3304      	adds	r3, #4
 800966c:	4618      	mov	r0, r3
 800966e:	f7fe f9f5 	bl	8007a5c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009672:	463b      	mov	r3, r7
 8009674:	4618      	mov	r0, r3
 8009676:	f7ff ff6b 	bl	8009550 <prvSampleTimeNow>
 800967a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2b09      	cmp	r3, #9
 8009680:	f200 8097 	bhi.w	80097b2 <prvProcessReceivedCommands+0x19e>
 8009684:	a201      	add	r2, pc, #4	; (adr r2, 800968c <prvProcessReceivedCommands+0x78>)
 8009686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800968a:	bf00      	nop
 800968c:	080096b5 	.word	0x080096b5
 8009690:	080096b5 	.word	0x080096b5
 8009694:	080096b5 	.word	0x080096b5
 8009698:	08009729 	.word	0x08009729
 800969c:	0800973d 	.word	0x0800973d
 80096a0:	08009787 	.word	0x08009787
 80096a4:	080096b5 	.word	0x080096b5
 80096a8:	080096b5 	.word	0x080096b5
 80096ac:	08009729 	.word	0x08009729
 80096b0:	0800973d 	.word	0x0800973d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80096b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80096ba:	f043 0301 	orr.w	r3, r3, #1
 80096be:	b2da      	uxtb	r2, r3
 80096c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80096c6:	68ba      	ldr	r2, [r7, #8]
 80096c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096ca:	699b      	ldr	r3, [r3, #24]
 80096cc:	18d1      	adds	r1, r2, r3
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80096d4:	f7ff ff5c 	bl	8009590 <prvInsertTimerInActiveList>
 80096d8:	4603      	mov	r3, r0
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d069      	beq.n	80097b2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80096de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e0:	6a1b      	ldr	r3, [r3, #32]
 80096e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80096e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80096e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80096ec:	f003 0304 	and.w	r3, r3, #4
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d05e      	beq.n	80097b2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80096f4:	68ba      	ldr	r2, [r7, #8]
 80096f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096f8:	699b      	ldr	r3, [r3, #24]
 80096fa:	441a      	add	r2, r3
 80096fc:	2300      	movs	r3, #0
 80096fe:	9300      	str	r3, [sp, #0]
 8009700:	2300      	movs	r3, #0
 8009702:	2100      	movs	r1, #0
 8009704:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009706:	f7ff fe05 	bl	8009314 <xTimerGenericCommand>
 800970a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800970c:	6a3b      	ldr	r3, [r7, #32]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d14f      	bne.n	80097b2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009716:	f383 8811 	msr	BASEPRI, r3
 800971a:	f3bf 8f6f 	isb	sy
 800971e:	f3bf 8f4f 	dsb	sy
 8009722:	61bb      	str	r3, [r7, #24]
}
 8009724:	bf00      	nop
 8009726:	e7fe      	b.n	8009726 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800972a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800972e:	f023 0301 	bic.w	r3, r3, #1
 8009732:	b2da      	uxtb	r2, r3
 8009734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009736:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800973a:	e03a      	b.n	80097b2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800973c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800973e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009742:	f043 0301 	orr.w	r3, r3, #1
 8009746:	b2da      	uxtb	r2, r3
 8009748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800974a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800974e:	68ba      	ldr	r2, [r7, #8]
 8009750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009752:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009756:	699b      	ldr	r3, [r3, #24]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d10a      	bne.n	8009772 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800975c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009760:	f383 8811 	msr	BASEPRI, r3
 8009764:	f3bf 8f6f 	isb	sy
 8009768:	f3bf 8f4f 	dsb	sy
 800976c:	617b      	str	r3, [r7, #20]
}
 800976e:	bf00      	nop
 8009770:	e7fe      	b.n	8009770 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009774:	699a      	ldr	r2, [r3, #24]
 8009776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009778:	18d1      	adds	r1, r2, r3
 800977a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800977c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800977e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009780:	f7ff ff06 	bl	8009590 <prvInsertTimerInActiveList>
					break;
 8009784:	e015      	b.n	80097b2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009788:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800978c:	f003 0302 	and.w	r3, r3, #2
 8009790:	2b00      	cmp	r3, #0
 8009792:	d103      	bne.n	800979c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009794:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009796:	f000 fbdb 	bl	8009f50 <vPortFree>
 800979a:	e00a      	b.n	80097b2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800979c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800979e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80097a2:	f023 0301 	bic.w	r3, r3, #1
 80097a6:	b2da      	uxtb	r2, r3
 80097a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80097ae:	e000      	b.n	80097b2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80097b0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80097b2:	4b08      	ldr	r3, [pc, #32]	; (80097d4 <prvProcessReceivedCommands+0x1c0>)
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	1d39      	adds	r1, r7, #4
 80097b8:	2200      	movs	r2, #0
 80097ba:	4618      	mov	r0, r3
 80097bc:	f7fe fc16 	bl	8007fec <xQueueReceive>
 80097c0:	4603      	mov	r3, r0
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	f47f af2a 	bne.w	800961c <prvProcessReceivedCommands+0x8>
	}
}
 80097c8:	bf00      	nop
 80097ca:	bf00      	nop
 80097cc:	3730      	adds	r7, #48	; 0x30
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bd80      	pop	{r7, pc}
 80097d2:	bf00      	nop
 80097d4:	200017bc 	.word	0x200017bc

080097d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b088      	sub	sp, #32
 80097dc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80097de:	e048      	b.n	8009872 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80097e0:	4b2d      	ldr	r3, [pc, #180]	; (8009898 <prvSwitchTimerLists+0xc0>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	68db      	ldr	r3, [r3, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097ea:	4b2b      	ldr	r3, [pc, #172]	; (8009898 <prvSwitchTimerLists+0xc0>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	68db      	ldr	r3, [r3, #12]
 80097f0:	68db      	ldr	r3, [r3, #12]
 80097f2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	3304      	adds	r3, #4
 80097f8:	4618      	mov	r0, r3
 80097fa:	f7fe f92f 	bl	8007a5c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	6a1b      	ldr	r3, [r3, #32]
 8009802:	68f8      	ldr	r0, [r7, #12]
 8009804:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800980c:	f003 0304 	and.w	r3, r3, #4
 8009810:	2b00      	cmp	r3, #0
 8009812:	d02e      	beq.n	8009872 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	699b      	ldr	r3, [r3, #24]
 8009818:	693a      	ldr	r2, [r7, #16]
 800981a:	4413      	add	r3, r2
 800981c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800981e:	68ba      	ldr	r2, [r7, #8]
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	429a      	cmp	r2, r3
 8009824:	d90e      	bls.n	8009844 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	68ba      	ldr	r2, [r7, #8]
 800982a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	68fa      	ldr	r2, [r7, #12]
 8009830:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009832:	4b19      	ldr	r3, [pc, #100]	; (8009898 <prvSwitchTimerLists+0xc0>)
 8009834:	681a      	ldr	r2, [r3, #0]
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	3304      	adds	r3, #4
 800983a:	4619      	mov	r1, r3
 800983c:	4610      	mov	r0, r2
 800983e:	f7fe f8d4 	bl	80079ea <vListInsert>
 8009842:	e016      	b.n	8009872 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009844:	2300      	movs	r3, #0
 8009846:	9300      	str	r3, [sp, #0]
 8009848:	2300      	movs	r3, #0
 800984a:	693a      	ldr	r2, [r7, #16]
 800984c:	2100      	movs	r1, #0
 800984e:	68f8      	ldr	r0, [r7, #12]
 8009850:	f7ff fd60 	bl	8009314 <xTimerGenericCommand>
 8009854:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d10a      	bne.n	8009872 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800985c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009860:	f383 8811 	msr	BASEPRI, r3
 8009864:	f3bf 8f6f 	isb	sy
 8009868:	f3bf 8f4f 	dsb	sy
 800986c:	603b      	str	r3, [r7, #0]
}
 800986e:	bf00      	nop
 8009870:	e7fe      	b.n	8009870 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009872:	4b09      	ldr	r3, [pc, #36]	; (8009898 <prvSwitchTimerLists+0xc0>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d1b1      	bne.n	80097e0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800987c:	4b06      	ldr	r3, [pc, #24]	; (8009898 <prvSwitchTimerLists+0xc0>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009882:	4b06      	ldr	r3, [pc, #24]	; (800989c <prvSwitchTimerLists+0xc4>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4a04      	ldr	r2, [pc, #16]	; (8009898 <prvSwitchTimerLists+0xc0>)
 8009888:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800988a:	4a04      	ldr	r2, [pc, #16]	; (800989c <prvSwitchTimerLists+0xc4>)
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	6013      	str	r3, [r2, #0]
}
 8009890:	bf00      	nop
 8009892:	3718      	adds	r7, #24
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}
 8009898:	200017b4 	.word	0x200017b4
 800989c:	200017b8 	.word	0x200017b8

080098a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b082      	sub	sp, #8
 80098a4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80098a6:	f000 f965 	bl	8009b74 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80098aa:	4b15      	ldr	r3, [pc, #84]	; (8009900 <prvCheckForValidListAndQueue+0x60>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d120      	bne.n	80098f4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80098b2:	4814      	ldr	r0, [pc, #80]	; (8009904 <prvCheckForValidListAndQueue+0x64>)
 80098b4:	f7fe f848 	bl	8007948 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80098b8:	4813      	ldr	r0, [pc, #76]	; (8009908 <prvCheckForValidListAndQueue+0x68>)
 80098ba:	f7fe f845 	bl	8007948 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80098be:	4b13      	ldr	r3, [pc, #76]	; (800990c <prvCheckForValidListAndQueue+0x6c>)
 80098c0:	4a10      	ldr	r2, [pc, #64]	; (8009904 <prvCheckForValidListAndQueue+0x64>)
 80098c2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80098c4:	4b12      	ldr	r3, [pc, #72]	; (8009910 <prvCheckForValidListAndQueue+0x70>)
 80098c6:	4a10      	ldr	r2, [pc, #64]	; (8009908 <prvCheckForValidListAndQueue+0x68>)
 80098c8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80098ca:	2300      	movs	r3, #0
 80098cc:	9300      	str	r3, [sp, #0]
 80098ce:	4b11      	ldr	r3, [pc, #68]	; (8009914 <prvCheckForValidListAndQueue+0x74>)
 80098d0:	4a11      	ldr	r2, [pc, #68]	; (8009918 <prvCheckForValidListAndQueue+0x78>)
 80098d2:	2110      	movs	r1, #16
 80098d4:	200a      	movs	r0, #10
 80098d6:	f7fe f953 	bl	8007b80 <xQueueGenericCreateStatic>
 80098da:	4603      	mov	r3, r0
 80098dc:	4a08      	ldr	r2, [pc, #32]	; (8009900 <prvCheckForValidListAndQueue+0x60>)
 80098de:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80098e0:	4b07      	ldr	r3, [pc, #28]	; (8009900 <prvCheckForValidListAndQueue+0x60>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d005      	beq.n	80098f4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80098e8:	4b05      	ldr	r3, [pc, #20]	; (8009900 <prvCheckForValidListAndQueue+0x60>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	490b      	ldr	r1, [pc, #44]	; (800991c <prvCheckForValidListAndQueue+0x7c>)
 80098ee:	4618      	mov	r0, r3
 80098f0:	f7fe fd6c 	bl	80083cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80098f4:	f000 f96e 	bl	8009bd4 <vPortExitCritical>
}
 80098f8:	bf00      	nop
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}
 80098fe:	bf00      	nop
 8009900:	200017bc 	.word	0x200017bc
 8009904:	2000178c 	.word	0x2000178c
 8009908:	200017a0 	.word	0x200017a0
 800990c:	200017b4 	.word	0x200017b4
 8009910:	200017b8 	.word	0x200017b8
 8009914:	20001868 	.word	0x20001868
 8009918:	200017c8 	.word	0x200017c8
 800991c:	0800e5fc 	.word	0x0800e5fc

08009920 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009920:	b480      	push	{r7}
 8009922:	b085      	sub	sp, #20
 8009924:	af00      	add	r7, sp, #0
 8009926:	60f8      	str	r0, [r7, #12]
 8009928:	60b9      	str	r1, [r7, #8]
 800992a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	3b04      	subs	r3, #4
 8009930:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009938:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	3b04      	subs	r3, #4
 800993e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	f023 0201 	bic.w	r2, r3, #1
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	3b04      	subs	r3, #4
 800994e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009950:	4a0c      	ldr	r2, [pc, #48]	; (8009984 <pxPortInitialiseStack+0x64>)
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	3b14      	subs	r3, #20
 800995a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800995c:	687a      	ldr	r2, [r7, #4]
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	3b04      	subs	r3, #4
 8009966:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	f06f 0202 	mvn.w	r2, #2
 800996e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	3b20      	subs	r3, #32
 8009974:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009976:	68fb      	ldr	r3, [r7, #12]
}
 8009978:	4618      	mov	r0, r3
 800997a:	3714      	adds	r7, #20
 800997c:	46bd      	mov	sp, r7
 800997e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009982:	4770      	bx	lr
 8009984:	08009989 	.word	0x08009989

08009988 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009988:	b480      	push	{r7}
 800998a:	b085      	sub	sp, #20
 800998c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800998e:	2300      	movs	r3, #0
 8009990:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009992:	4b12      	ldr	r3, [pc, #72]	; (80099dc <prvTaskExitError+0x54>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800999a:	d00a      	beq.n	80099b2 <prvTaskExitError+0x2a>
	__asm volatile
 800999c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099a0:	f383 8811 	msr	BASEPRI, r3
 80099a4:	f3bf 8f6f 	isb	sy
 80099a8:	f3bf 8f4f 	dsb	sy
 80099ac:	60fb      	str	r3, [r7, #12]
}
 80099ae:	bf00      	nop
 80099b0:	e7fe      	b.n	80099b0 <prvTaskExitError+0x28>
	__asm volatile
 80099b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099b6:	f383 8811 	msr	BASEPRI, r3
 80099ba:	f3bf 8f6f 	isb	sy
 80099be:	f3bf 8f4f 	dsb	sy
 80099c2:	60bb      	str	r3, [r7, #8]
}
 80099c4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80099c6:	bf00      	nop
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d0fc      	beq.n	80099c8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80099ce:	bf00      	nop
 80099d0:	bf00      	nop
 80099d2:	3714      	adds	r7, #20
 80099d4:	46bd      	mov	sp, r7
 80099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099da:	4770      	bx	lr
 80099dc:	20000018 	.word	0x20000018

080099e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80099e0:	4b07      	ldr	r3, [pc, #28]	; (8009a00 <pxCurrentTCBConst2>)
 80099e2:	6819      	ldr	r1, [r3, #0]
 80099e4:	6808      	ldr	r0, [r1, #0]
 80099e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ea:	f380 8809 	msr	PSP, r0
 80099ee:	f3bf 8f6f 	isb	sy
 80099f2:	f04f 0000 	mov.w	r0, #0
 80099f6:	f380 8811 	msr	BASEPRI, r0
 80099fa:	4770      	bx	lr
 80099fc:	f3af 8000 	nop.w

08009a00 <pxCurrentTCBConst2>:
 8009a00:	2000128c 	.word	0x2000128c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009a04:	bf00      	nop
 8009a06:	bf00      	nop

08009a08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009a08:	4808      	ldr	r0, [pc, #32]	; (8009a2c <prvPortStartFirstTask+0x24>)
 8009a0a:	6800      	ldr	r0, [r0, #0]
 8009a0c:	6800      	ldr	r0, [r0, #0]
 8009a0e:	f380 8808 	msr	MSP, r0
 8009a12:	f04f 0000 	mov.w	r0, #0
 8009a16:	f380 8814 	msr	CONTROL, r0
 8009a1a:	b662      	cpsie	i
 8009a1c:	b661      	cpsie	f
 8009a1e:	f3bf 8f4f 	dsb	sy
 8009a22:	f3bf 8f6f 	isb	sy
 8009a26:	df00      	svc	0
 8009a28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009a2a:	bf00      	nop
 8009a2c:	e000ed08 	.word	0xe000ed08

08009a30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b086      	sub	sp, #24
 8009a34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009a36:	4b46      	ldr	r3, [pc, #280]	; (8009b50 <xPortStartScheduler+0x120>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4a46      	ldr	r2, [pc, #280]	; (8009b54 <xPortStartScheduler+0x124>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d10a      	bne.n	8009a56 <xPortStartScheduler+0x26>
	__asm volatile
 8009a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a44:	f383 8811 	msr	BASEPRI, r3
 8009a48:	f3bf 8f6f 	isb	sy
 8009a4c:	f3bf 8f4f 	dsb	sy
 8009a50:	613b      	str	r3, [r7, #16]
}
 8009a52:	bf00      	nop
 8009a54:	e7fe      	b.n	8009a54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009a56:	4b3e      	ldr	r3, [pc, #248]	; (8009b50 <xPortStartScheduler+0x120>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	4a3f      	ldr	r2, [pc, #252]	; (8009b58 <xPortStartScheduler+0x128>)
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d10a      	bne.n	8009a76 <xPortStartScheduler+0x46>
	__asm volatile
 8009a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a64:	f383 8811 	msr	BASEPRI, r3
 8009a68:	f3bf 8f6f 	isb	sy
 8009a6c:	f3bf 8f4f 	dsb	sy
 8009a70:	60fb      	str	r3, [r7, #12]
}
 8009a72:	bf00      	nop
 8009a74:	e7fe      	b.n	8009a74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009a76:	4b39      	ldr	r3, [pc, #228]	; (8009b5c <xPortStartScheduler+0x12c>)
 8009a78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	b2db      	uxtb	r3, r3
 8009a80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	22ff      	movs	r2, #255	; 0xff
 8009a86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009a88:	697b      	ldr	r3, [r7, #20]
 8009a8a:	781b      	ldrb	r3, [r3, #0]
 8009a8c:	b2db      	uxtb	r3, r3
 8009a8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009a90:	78fb      	ldrb	r3, [r7, #3]
 8009a92:	b2db      	uxtb	r3, r3
 8009a94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009a98:	b2da      	uxtb	r2, r3
 8009a9a:	4b31      	ldr	r3, [pc, #196]	; (8009b60 <xPortStartScheduler+0x130>)
 8009a9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009a9e:	4b31      	ldr	r3, [pc, #196]	; (8009b64 <xPortStartScheduler+0x134>)
 8009aa0:	2207      	movs	r2, #7
 8009aa2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009aa4:	e009      	b.n	8009aba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009aa6:	4b2f      	ldr	r3, [pc, #188]	; (8009b64 <xPortStartScheduler+0x134>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	3b01      	subs	r3, #1
 8009aac:	4a2d      	ldr	r2, [pc, #180]	; (8009b64 <xPortStartScheduler+0x134>)
 8009aae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009ab0:	78fb      	ldrb	r3, [r7, #3]
 8009ab2:	b2db      	uxtb	r3, r3
 8009ab4:	005b      	lsls	r3, r3, #1
 8009ab6:	b2db      	uxtb	r3, r3
 8009ab8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009aba:	78fb      	ldrb	r3, [r7, #3]
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ac2:	2b80      	cmp	r3, #128	; 0x80
 8009ac4:	d0ef      	beq.n	8009aa6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009ac6:	4b27      	ldr	r3, [pc, #156]	; (8009b64 <xPortStartScheduler+0x134>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f1c3 0307 	rsb	r3, r3, #7
 8009ace:	2b04      	cmp	r3, #4
 8009ad0:	d00a      	beq.n	8009ae8 <xPortStartScheduler+0xb8>
	__asm volatile
 8009ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad6:	f383 8811 	msr	BASEPRI, r3
 8009ada:	f3bf 8f6f 	isb	sy
 8009ade:	f3bf 8f4f 	dsb	sy
 8009ae2:	60bb      	str	r3, [r7, #8]
}
 8009ae4:	bf00      	nop
 8009ae6:	e7fe      	b.n	8009ae6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009ae8:	4b1e      	ldr	r3, [pc, #120]	; (8009b64 <xPortStartScheduler+0x134>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	021b      	lsls	r3, r3, #8
 8009aee:	4a1d      	ldr	r2, [pc, #116]	; (8009b64 <xPortStartScheduler+0x134>)
 8009af0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009af2:	4b1c      	ldr	r3, [pc, #112]	; (8009b64 <xPortStartScheduler+0x134>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009afa:	4a1a      	ldr	r2, [pc, #104]	; (8009b64 <xPortStartScheduler+0x134>)
 8009afc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	b2da      	uxtb	r2, r3
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009b06:	4b18      	ldr	r3, [pc, #96]	; (8009b68 <xPortStartScheduler+0x138>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	4a17      	ldr	r2, [pc, #92]	; (8009b68 <xPortStartScheduler+0x138>)
 8009b0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009b10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009b12:	4b15      	ldr	r3, [pc, #84]	; (8009b68 <xPortStartScheduler+0x138>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	4a14      	ldr	r2, [pc, #80]	; (8009b68 <xPortStartScheduler+0x138>)
 8009b18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009b1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009b1e:	f000 f8dd 	bl	8009cdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009b22:	4b12      	ldr	r3, [pc, #72]	; (8009b6c <xPortStartScheduler+0x13c>)
 8009b24:	2200      	movs	r2, #0
 8009b26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009b28:	f000 f8fc 	bl	8009d24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009b2c:	4b10      	ldr	r3, [pc, #64]	; (8009b70 <xPortStartScheduler+0x140>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	4a0f      	ldr	r2, [pc, #60]	; (8009b70 <xPortStartScheduler+0x140>)
 8009b32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009b36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009b38:	f7ff ff66 	bl	8009a08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009b3c:	f7ff f856 	bl	8008bec <vTaskSwitchContext>
	prvTaskExitError();
 8009b40:	f7ff ff22 	bl	8009988 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009b44:	2300      	movs	r3, #0
}
 8009b46:	4618      	mov	r0, r3
 8009b48:	3718      	adds	r7, #24
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}
 8009b4e:	bf00      	nop
 8009b50:	e000ed00 	.word	0xe000ed00
 8009b54:	410fc271 	.word	0x410fc271
 8009b58:	410fc270 	.word	0x410fc270
 8009b5c:	e000e400 	.word	0xe000e400
 8009b60:	200018b8 	.word	0x200018b8
 8009b64:	200018bc 	.word	0x200018bc
 8009b68:	e000ed20 	.word	0xe000ed20
 8009b6c:	20000018 	.word	0x20000018
 8009b70:	e000ef34 	.word	0xe000ef34

08009b74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009b74:	b480      	push	{r7}
 8009b76:	b083      	sub	sp, #12
 8009b78:	af00      	add	r7, sp, #0
	__asm volatile
 8009b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b7e:	f383 8811 	msr	BASEPRI, r3
 8009b82:	f3bf 8f6f 	isb	sy
 8009b86:	f3bf 8f4f 	dsb	sy
 8009b8a:	607b      	str	r3, [r7, #4]
}
 8009b8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009b8e:	4b0f      	ldr	r3, [pc, #60]	; (8009bcc <vPortEnterCritical+0x58>)
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	3301      	adds	r3, #1
 8009b94:	4a0d      	ldr	r2, [pc, #52]	; (8009bcc <vPortEnterCritical+0x58>)
 8009b96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009b98:	4b0c      	ldr	r3, [pc, #48]	; (8009bcc <vPortEnterCritical+0x58>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	2b01      	cmp	r3, #1
 8009b9e:	d10f      	bne.n	8009bc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009ba0:	4b0b      	ldr	r3, [pc, #44]	; (8009bd0 <vPortEnterCritical+0x5c>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	b2db      	uxtb	r3, r3
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d00a      	beq.n	8009bc0 <vPortEnterCritical+0x4c>
	__asm volatile
 8009baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bae:	f383 8811 	msr	BASEPRI, r3
 8009bb2:	f3bf 8f6f 	isb	sy
 8009bb6:	f3bf 8f4f 	dsb	sy
 8009bba:	603b      	str	r3, [r7, #0]
}
 8009bbc:	bf00      	nop
 8009bbe:	e7fe      	b.n	8009bbe <vPortEnterCritical+0x4a>
	}
}
 8009bc0:	bf00      	nop
 8009bc2:	370c      	adds	r7, #12
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bca:	4770      	bx	lr
 8009bcc:	20000018 	.word	0x20000018
 8009bd0:	e000ed04 	.word	0xe000ed04

08009bd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009bd4:	b480      	push	{r7}
 8009bd6:	b083      	sub	sp, #12
 8009bd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009bda:	4b12      	ldr	r3, [pc, #72]	; (8009c24 <vPortExitCritical+0x50>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d10a      	bne.n	8009bf8 <vPortExitCritical+0x24>
	__asm volatile
 8009be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009be6:	f383 8811 	msr	BASEPRI, r3
 8009bea:	f3bf 8f6f 	isb	sy
 8009bee:	f3bf 8f4f 	dsb	sy
 8009bf2:	607b      	str	r3, [r7, #4]
}
 8009bf4:	bf00      	nop
 8009bf6:	e7fe      	b.n	8009bf6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009bf8:	4b0a      	ldr	r3, [pc, #40]	; (8009c24 <vPortExitCritical+0x50>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	3b01      	subs	r3, #1
 8009bfe:	4a09      	ldr	r2, [pc, #36]	; (8009c24 <vPortExitCritical+0x50>)
 8009c00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009c02:	4b08      	ldr	r3, [pc, #32]	; (8009c24 <vPortExitCritical+0x50>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d105      	bne.n	8009c16 <vPortExitCritical+0x42>
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	f383 8811 	msr	BASEPRI, r3
}
 8009c14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009c16:	bf00      	nop
 8009c18:	370c      	adds	r7, #12
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c20:	4770      	bx	lr
 8009c22:	bf00      	nop
 8009c24:	20000018 	.word	0x20000018
	...

08009c30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009c30:	f3ef 8009 	mrs	r0, PSP
 8009c34:	f3bf 8f6f 	isb	sy
 8009c38:	4b15      	ldr	r3, [pc, #84]	; (8009c90 <pxCurrentTCBConst>)
 8009c3a:	681a      	ldr	r2, [r3, #0]
 8009c3c:	f01e 0f10 	tst.w	lr, #16
 8009c40:	bf08      	it	eq
 8009c42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009c46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c4a:	6010      	str	r0, [r2, #0]
 8009c4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009c50:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009c54:	f380 8811 	msr	BASEPRI, r0
 8009c58:	f3bf 8f4f 	dsb	sy
 8009c5c:	f3bf 8f6f 	isb	sy
 8009c60:	f7fe ffc4 	bl	8008bec <vTaskSwitchContext>
 8009c64:	f04f 0000 	mov.w	r0, #0
 8009c68:	f380 8811 	msr	BASEPRI, r0
 8009c6c:	bc09      	pop	{r0, r3}
 8009c6e:	6819      	ldr	r1, [r3, #0]
 8009c70:	6808      	ldr	r0, [r1, #0]
 8009c72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c76:	f01e 0f10 	tst.w	lr, #16
 8009c7a:	bf08      	it	eq
 8009c7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009c80:	f380 8809 	msr	PSP, r0
 8009c84:	f3bf 8f6f 	isb	sy
 8009c88:	4770      	bx	lr
 8009c8a:	bf00      	nop
 8009c8c:	f3af 8000 	nop.w

08009c90 <pxCurrentTCBConst>:
 8009c90:	2000128c 	.word	0x2000128c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009c94:	bf00      	nop
 8009c96:	bf00      	nop

08009c98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b082      	sub	sp, #8
 8009c9c:	af00      	add	r7, sp, #0
	__asm volatile
 8009c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ca2:	f383 8811 	msr	BASEPRI, r3
 8009ca6:	f3bf 8f6f 	isb	sy
 8009caa:	f3bf 8f4f 	dsb	sy
 8009cae:	607b      	str	r3, [r7, #4]
}
 8009cb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009cb2:	f7fe fee1 	bl	8008a78 <xTaskIncrementTick>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d003      	beq.n	8009cc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009cbc:	4b06      	ldr	r3, [pc, #24]	; (8009cd8 <xPortSysTickHandler+0x40>)
 8009cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cc2:	601a      	str	r2, [r3, #0]
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	f383 8811 	msr	BASEPRI, r3
}
 8009cce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009cd0:	bf00      	nop
 8009cd2:	3708      	adds	r7, #8
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}
 8009cd8:	e000ed04 	.word	0xe000ed04

08009cdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009cdc:	b480      	push	{r7}
 8009cde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009ce0:	4b0b      	ldr	r3, [pc, #44]	; (8009d10 <vPortSetupTimerInterrupt+0x34>)
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009ce6:	4b0b      	ldr	r3, [pc, #44]	; (8009d14 <vPortSetupTimerInterrupt+0x38>)
 8009ce8:	2200      	movs	r2, #0
 8009cea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009cec:	4b0a      	ldr	r3, [pc, #40]	; (8009d18 <vPortSetupTimerInterrupt+0x3c>)
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4a0a      	ldr	r2, [pc, #40]	; (8009d1c <vPortSetupTimerInterrupt+0x40>)
 8009cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8009cf6:	099b      	lsrs	r3, r3, #6
 8009cf8:	4a09      	ldr	r2, [pc, #36]	; (8009d20 <vPortSetupTimerInterrupt+0x44>)
 8009cfa:	3b01      	subs	r3, #1
 8009cfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009cfe:	4b04      	ldr	r3, [pc, #16]	; (8009d10 <vPortSetupTimerInterrupt+0x34>)
 8009d00:	2207      	movs	r2, #7
 8009d02:	601a      	str	r2, [r3, #0]
}
 8009d04:	bf00      	nop
 8009d06:	46bd      	mov	sp, r7
 8009d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0c:	4770      	bx	lr
 8009d0e:	bf00      	nop
 8009d10:	e000e010 	.word	0xe000e010
 8009d14:	e000e018 	.word	0xe000e018
 8009d18:	2000000c 	.word	0x2000000c
 8009d1c:	10624dd3 	.word	0x10624dd3
 8009d20:	e000e014 	.word	0xe000e014

08009d24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009d24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009d34 <vPortEnableVFP+0x10>
 8009d28:	6801      	ldr	r1, [r0, #0]
 8009d2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009d2e:	6001      	str	r1, [r0, #0]
 8009d30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009d32:	bf00      	nop
 8009d34:	e000ed88 	.word	0xe000ed88

08009d38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009d38:	b480      	push	{r7}
 8009d3a:	b085      	sub	sp, #20
 8009d3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009d3e:	f3ef 8305 	mrs	r3, IPSR
 8009d42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	2b0f      	cmp	r3, #15
 8009d48:	d914      	bls.n	8009d74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009d4a:	4a17      	ldr	r2, [pc, #92]	; (8009da8 <vPortValidateInterruptPriority+0x70>)
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	4413      	add	r3, r2
 8009d50:	781b      	ldrb	r3, [r3, #0]
 8009d52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009d54:	4b15      	ldr	r3, [pc, #84]	; (8009dac <vPortValidateInterruptPriority+0x74>)
 8009d56:	781b      	ldrb	r3, [r3, #0]
 8009d58:	7afa      	ldrb	r2, [r7, #11]
 8009d5a:	429a      	cmp	r2, r3
 8009d5c:	d20a      	bcs.n	8009d74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8009d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d62:	f383 8811 	msr	BASEPRI, r3
 8009d66:	f3bf 8f6f 	isb	sy
 8009d6a:	f3bf 8f4f 	dsb	sy
 8009d6e:	607b      	str	r3, [r7, #4]
}
 8009d70:	bf00      	nop
 8009d72:	e7fe      	b.n	8009d72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009d74:	4b0e      	ldr	r3, [pc, #56]	; (8009db0 <vPortValidateInterruptPriority+0x78>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009d7c:	4b0d      	ldr	r3, [pc, #52]	; (8009db4 <vPortValidateInterruptPriority+0x7c>)
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	429a      	cmp	r2, r3
 8009d82:	d90a      	bls.n	8009d9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d88:	f383 8811 	msr	BASEPRI, r3
 8009d8c:	f3bf 8f6f 	isb	sy
 8009d90:	f3bf 8f4f 	dsb	sy
 8009d94:	603b      	str	r3, [r7, #0]
}
 8009d96:	bf00      	nop
 8009d98:	e7fe      	b.n	8009d98 <vPortValidateInterruptPriority+0x60>
	}
 8009d9a:	bf00      	nop
 8009d9c:	3714      	adds	r7, #20
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da4:	4770      	bx	lr
 8009da6:	bf00      	nop
 8009da8:	e000e3f0 	.word	0xe000e3f0
 8009dac:	200018b8 	.word	0x200018b8
 8009db0:	e000ed0c 	.word	0xe000ed0c
 8009db4:	200018bc 	.word	0x200018bc

08009db8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b08a      	sub	sp, #40	; 0x28
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009dc4:	f7fe fd9c 	bl	8008900 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009dc8:	4b5b      	ldr	r3, [pc, #364]	; (8009f38 <pvPortMalloc+0x180>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d101      	bne.n	8009dd4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009dd0:	f000 f920 	bl	800a014 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009dd4:	4b59      	ldr	r3, [pc, #356]	; (8009f3c <pvPortMalloc+0x184>)
 8009dd6:	681a      	ldr	r2, [r3, #0]
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4013      	ands	r3, r2
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	f040 8093 	bne.w	8009f08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d01d      	beq.n	8009e24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009de8:	2208      	movs	r2, #8
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	4413      	add	r3, r2
 8009dee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f003 0307 	and.w	r3, r3, #7
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d014      	beq.n	8009e24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f023 0307 	bic.w	r3, r3, #7
 8009e00:	3308      	adds	r3, #8
 8009e02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f003 0307 	and.w	r3, r3, #7
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d00a      	beq.n	8009e24 <pvPortMalloc+0x6c>
	__asm volatile
 8009e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e12:	f383 8811 	msr	BASEPRI, r3
 8009e16:	f3bf 8f6f 	isb	sy
 8009e1a:	f3bf 8f4f 	dsb	sy
 8009e1e:	617b      	str	r3, [r7, #20]
}
 8009e20:	bf00      	nop
 8009e22:	e7fe      	b.n	8009e22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d06e      	beq.n	8009f08 <pvPortMalloc+0x150>
 8009e2a:	4b45      	ldr	r3, [pc, #276]	; (8009f40 <pvPortMalloc+0x188>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	687a      	ldr	r2, [r7, #4]
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d869      	bhi.n	8009f08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009e34:	4b43      	ldr	r3, [pc, #268]	; (8009f44 <pvPortMalloc+0x18c>)
 8009e36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009e38:	4b42      	ldr	r3, [pc, #264]	; (8009f44 <pvPortMalloc+0x18c>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009e3e:	e004      	b.n	8009e4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e4c:	685b      	ldr	r3, [r3, #4]
 8009e4e:	687a      	ldr	r2, [r7, #4]
 8009e50:	429a      	cmp	r2, r3
 8009e52:	d903      	bls.n	8009e5c <pvPortMalloc+0xa4>
 8009e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d1f1      	bne.n	8009e40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009e5c:	4b36      	ldr	r3, [pc, #216]	; (8009f38 <pvPortMalloc+0x180>)
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e62:	429a      	cmp	r2, r3
 8009e64:	d050      	beq.n	8009f08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009e66:	6a3b      	ldr	r3, [r7, #32]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	2208      	movs	r2, #8
 8009e6c:	4413      	add	r3, r2
 8009e6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e72:	681a      	ldr	r2, [r3, #0]
 8009e74:	6a3b      	ldr	r3, [r7, #32]
 8009e76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e7a:	685a      	ldr	r2, [r3, #4]
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	1ad2      	subs	r2, r2, r3
 8009e80:	2308      	movs	r3, #8
 8009e82:	005b      	lsls	r3, r3, #1
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d91f      	bls.n	8009ec8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009e88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	4413      	add	r3, r2
 8009e8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e90:	69bb      	ldr	r3, [r7, #24]
 8009e92:	f003 0307 	and.w	r3, r3, #7
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d00a      	beq.n	8009eb0 <pvPortMalloc+0xf8>
	__asm volatile
 8009e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e9e:	f383 8811 	msr	BASEPRI, r3
 8009ea2:	f3bf 8f6f 	isb	sy
 8009ea6:	f3bf 8f4f 	dsb	sy
 8009eaa:	613b      	str	r3, [r7, #16]
}
 8009eac:	bf00      	nop
 8009eae:	e7fe      	b.n	8009eae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eb2:	685a      	ldr	r2, [r3, #4]
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	1ad2      	subs	r2, r2, r3
 8009eb8:	69bb      	ldr	r3, [r7, #24]
 8009eba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ebe:	687a      	ldr	r2, [r7, #4]
 8009ec0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009ec2:	69b8      	ldr	r0, [r7, #24]
 8009ec4:	f000 f908 	bl	800a0d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009ec8:	4b1d      	ldr	r3, [pc, #116]	; (8009f40 <pvPortMalloc+0x188>)
 8009eca:	681a      	ldr	r2, [r3, #0]
 8009ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ece:	685b      	ldr	r3, [r3, #4]
 8009ed0:	1ad3      	subs	r3, r2, r3
 8009ed2:	4a1b      	ldr	r2, [pc, #108]	; (8009f40 <pvPortMalloc+0x188>)
 8009ed4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009ed6:	4b1a      	ldr	r3, [pc, #104]	; (8009f40 <pvPortMalloc+0x188>)
 8009ed8:	681a      	ldr	r2, [r3, #0]
 8009eda:	4b1b      	ldr	r3, [pc, #108]	; (8009f48 <pvPortMalloc+0x190>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	429a      	cmp	r2, r3
 8009ee0:	d203      	bcs.n	8009eea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009ee2:	4b17      	ldr	r3, [pc, #92]	; (8009f40 <pvPortMalloc+0x188>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	4a18      	ldr	r2, [pc, #96]	; (8009f48 <pvPortMalloc+0x190>)
 8009ee8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eec:	685a      	ldr	r2, [r3, #4]
 8009eee:	4b13      	ldr	r3, [pc, #76]	; (8009f3c <pvPortMalloc+0x184>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	431a      	orrs	r2, r3
 8009ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009efa:	2200      	movs	r2, #0
 8009efc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009efe:	4b13      	ldr	r3, [pc, #76]	; (8009f4c <pvPortMalloc+0x194>)
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	3301      	adds	r3, #1
 8009f04:	4a11      	ldr	r2, [pc, #68]	; (8009f4c <pvPortMalloc+0x194>)
 8009f06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009f08:	f7fe fd08 	bl	800891c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f0c:	69fb      	ldr	r3, [r7, #28]
 8009f0e:	f003 0307 	and.w	r3, r3, #7
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d00a      	beq.n	8009f2c <pvPortMalloc+0x174>
	__asm volatile
 8009f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f1a:	f383 8811 	msr	BASEPRI, r3
 8009f1e:	f3bf 8f6f 	isb	sy
 8009f22:	f3bf 8f4f 	dsb	sy
 8009f26:	60fb      	str	r3, [r7, #12]
}
 8009f28:	bf00      	nop
 8009f2a:	e7fe      	b.n	8009f2a <pvPortMalloc+0x172>
	return pvReturn;
 8009f2c:	69fb      	ldr	r3, [r7, #28]
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3728      	adds	r7, #40	; 0x28
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}
 8009f36:	bf00      	nop
 8009f38:	200054c8 	.word	0x200054c8
 8009f3c:	200054dc 	.word	0x200054dc
 8009f40:	200054cc 	.word	0x200054cc
 8009f44:	200054c0 	.word	0x200054c0
 8009f48:	200054d0 	.word	0x200054d0
 8009f4c:	200054d4 	.word	0x200054d4

08009f50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b086      	sub	sp, #24
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d04d      	beq.n	8009ffe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009f62:	2308      	movs	r3, #8
 8009f64:	425b      	negs	r3, r3
 8009f66:	697a      	ldr	r2, [r7, #20]
 8009f68:	4413      	add	r3, r2
 8009f6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009f6c:	697b      	ldr	r3, [r7, #20]
 8009f6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009f70:	693b      	ldr	r3, [r7, #16]
 8009f72:	685a      	ldr	r2, [r3, #4]
 8009f74:	4b24      	ldr	r3, [pc, #144]	; (800a008 <vPortFree+0xb8>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	4013      	ands	r3, r2
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d10a      	bne.n	8009f94 <vPortFree+0x44>
	__asm volatile
 8009f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f82:	f383 8811 	msr	BASEPRI, r3
 8009f86:	f3bf 8f6f 	isb	sy
 8009f8a:	f3bf 8f4f 	dsb	sy
 8009f8e:	60fb      	str	r3, [r7, #12]
}
 8009f90:	bf00      	nop
 8009f92:	e7fe      	b.n	8009f92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009f94:	693b      	ldr	r3, [r7, #16]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d00a      	beq.n	8009fb2 <vPortFree+0x62>
	__asm volatile
 8009f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fa0:	f383 8811 	msr	BASEPRI, r3
 8009fa4:	f3bf 8f6f 	isb	sy
 8009fa8:	f3bf 8f4f 	dsb	sy
 8009fac:	60bb      	str	r3, [r7, #8]
}
 8009fae:	bf00      	nop
 8009fb0:	e7fe      	b.n	8009fb0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009fb2:	693b      	ldr	r3, [r7, #16]
 8009fb4:	685a      	ldr	r2, [r3, #4]
 8009fb6:	4b14      	ldr	r3, [pc, #80]	; (800a008 <vPortFree+0xb8>)
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	4013      	ands	r3, r2
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d01e      	beq.n	8009ffe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009fc0:	693b      	ldr	r3, [r7, #16]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d11a      	bne.n	8009ffe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009fc8:	693b      	ldr	r3, [r7, #16]
 8009fca:	685a      	ldr	r2, [r3, #4]
 8009fcc:	4b0e      	ldr	r3, [pc, #56]	; (800a008 <vPortFree+0xb8>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	43db      	mvns	r3, r3
 8009fd2:	401a      	ands	r2, r3
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009fd8:	f7fe fc92 	bl	8008900 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	685a      	ldr	r2, [r3, #4]
 8009fe0:	4b0a      	ldr	r3, [pc, #40]	; (800a00c <vPortFree+0xbc>)
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	4413      	add	r3, r2
 8009fe6:	4a09      	ldr	r2, [pc, #36]	; (800a00c <vPortFree+0xbc>)
 8009fe8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009fea:	6938      	ldr	r0, [r7, #16]
 8009fec:	f000 f874 	bl	800a0d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009ff0:	4b07      	ldr	r3, [pc, #28]	; (800a010 <vPortFree+0xc0>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	3301      	adds	r3, #1
 8009ff6:	4a06      	ldr	r2, [pc, #24]	; (800a010 <vPortFree+0xc0>)
 8009ff8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009ffa:	f7fe fc8f 	bl	800891c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009ffe:	bf00      	nop
 800a000:	3718      	adds	r7, #24
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
 800a006:	bf00      	nop
 800a008:	200054dc 	.word	0x200054dc
 800a00c:	200054cc 	.word	0x200054cc
 800a010:	200054d8 	.word	0x200054d8

0800a014 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a014:	b480      	push	{r7}
 800a016:	b085      	sub	sp, #20
 800a018:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a01a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a01e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a020:	4b27      	ldr	r3, [pc, #156]	; (800a0c0 <prvHeapInit+0xac>)
 800a022:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	f003 0307 	and.w	r3, r3, #7
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d00c      	beq.n	800a048 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	3307      	adds	r3, #7
 800a032:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f023 0307 	bic.w	r3, r3, #7
 800a03a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a03c:	68ba      	ldr	r2, [r7, #8]
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	1ad3      	subs	r3, r2, r3
 800a042:	4a1f      	ldr	r2, [pc, #124]	; (800a0c0 <prvHeapInit+0xac>)
 800a044:	4413      	add	r3, r2
 800a046:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a04c:	4a1d      	ldr	r2, [pc, #116]	; (800a0c4 <prvHeapInit+0xb0>)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a052:	4b1c      	ldr	r3, [pc, #112]	; (800a0c4 <prvHeapInit+0xb0>)
 800a054:	2200      	movs	r2, #0
 800a056:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	68ba      	ldr	r2, [r7, #8]
 800a05c:	4413      	add	r3, r2
 800a05e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a060:	2208      	movs	r2, #8
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	1a9b      	subs	r3, r3, r2
 800a066:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	f023 0307 	bic.w	r3, r3, #7
 800a06e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	4a15      	ldr	r2, [pc, #84]	; (800a0c8 <prvHeapInit+0xb4>)
 800a074:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a076:	4b14      	ldr	r3, [pc, #80]	; (800a0c8 <prvHeapInit+0xb4>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	2200      	movs	r2, #0
 800a07c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a07e:	4b12      	ldr	r3, [pc, #72]	; (800a0c8 <prvHeapInit+0xb4>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	2200      	movs	r2, #0
 800a084:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	68fa      	ldr	r2, [r7, #12]
 800a08e:	1ad2      	subs	r2, r2, r3
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a094:	4b0c      	ldr	r3, [pc, #48]	; (800a0c8 <prvHeapInit+0xb4>)
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	685b      	ldr	r3, [r3, #4]
 800a0a0:	4a0a      	ldr	r2, [pc, #40]	; (800a0cc <prvHeapInit+0xb8>)
 800a0a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	685b      	ldr	r3, [r3, #4]
 800a0a8:	4a09      	ldr	r2, [pc, #36]	; (800a0d0 <prvHeapInit+0xbc>)
 800a0aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a0ac:	4b09      	ldr	r3, [pc, #36]	; (800a0d4 <prvHeapInit+0xc0>)
 800a0ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a0b2:	601a      	str	r2, [r3, #0]
}
 800a0b4:	bf00      	nop
 800a0b6:	3714      	adds	r7, #20
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0be:	4770      	bx	lr
 800a0c0:	200018c0 	.word	0x200018c0
 800a0c4:	200054c0 	.word	0x200054c0
 800a0c8:	200054c8 	.word	0x200054c8
 800a0cc:	200054d0 	.word	0x200054d0
 800a0d0:	200054cc 	.word	0x200054cc
 800a0d4:	200054dc 	.word	0x200054dc

0800a0d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a0d8:	b480      	push	{r7}
 800a0da:	b085      	sub	sp, #20
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a0e0:	4b28      	ldr	r3, [pc, #160]	; (800a184 <prvInsertBlockIntoFreeList+0xac>)
 800a0e2:	60fb      	str	r3, [r7, #12]
 800a0e4:	e002      	b.n	800a0ec <prvInsertBlockIntoFreeList+0x14>
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	60fb      	str	r3, [r7, #12]
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	687a      	ldr	r2, [r7, #4]
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	d8f7      	bhi.n	800a0e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	685b      	ldr	r3, [r3, #4]
 800a0fe:	68ba      	ldr	r2, [r7, #8]
 800a100:	4413      	add	r3, r2
 800a102:	687a      	ldr	r2, [r7, #4]
 800a104:	429a      	cmp	r2, r3
 800a106:	d108      	bne.n	800a11a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	685a      	ldr	r2, [r3, #4]
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	441a      	add	r2, r3
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	685b      	ldr	r3, [r3, #4]
 800a122:	68ba      	ldr	r2, [r7, #8]
 800a124:	441a      	add	r2, r3
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	429a      	cmp	r2, r3
 800a12c:	d118      	bne.n	800a160 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	681a      	ldr	r2, [r3, #0]
 800a132:	4b15      	ldr	r3, [pc, #84]	; (800a188 <prvInsertBlockIntoFreeList+0xb0>)
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	429a      	cmp	r2, r3
 800a138:	d00d      	beq.n	800a156 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	685a      	ldr	r2, [r3, #4]
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	685b      	ldr	r3, [r3, #4]
 800a144:	441a      	add	r2, r3
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	681a      	ldr	r2, [r3, #0]
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	601a      	str	r2, [r3, #0]
 800a154:	e008      	b.n	800a168 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a156:	4b0c      	ldr	r3, [pc, #48]	; (800a188 <prvInsertBlockIntoFreeList+0xb0>)
 800a158:	681a      	ldr	r2, [r3, #0]
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	601a      	str	r2, [r3, #0]
 800a15e:	e003      	b.n	800a168 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681a      	ldr	r2, [r3, #0]
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a168:	68fa      	ldr	r2, [r7, #12]
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	429a      	cmp	r2, r3
 800a16e:	d002      	beq.n	800a176 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	687a      	ldr	r2, [r7, #4]
 800a174:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a176:	bf00      	nop
 800a178:	3714      	adds	r7, #20
 800a17a:	46bd      	mov	sp, r7
 800a17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a180:	4770      	bx	lr
 800a182:	bf00      	nop
 800a184:	200054c0 	.word	0x200054c0
 800a188:	200054c8 	.word	0x200054c8

0800a18c <atoi>:
 800a18c:	220a      	movs	r2, #10
 800a18e:	2100      	movs	r1, #0
 800a190:	f000 bde4 	b.w	800ad5c <strtol>

0800a194 <gcvt>:
 800a194:	b530      	push	{r4, r5, lr}
 800a196:	2200      	movs	r2, #0
 800a198:	b085      	sub	sp, #20
 800a19a:	460c      	mov	r4, r1
 800a19c:	4605      	mov	r5, r0
 800a19e:	2300      	movs	r3, #0
 800a1a0:	ec51 0b10 	vmov	r0, r1, d0
 800a1a4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a1a8:	f7f6 fc98 	bl	8000adc <__aeabi_dcmplt>
 800a1ac:	ed9d 0b02 	vldr	d0, [sp, #8]
 800a1b0:	4622      	mov	r2, r4
 800a1b2:	b118      	cbz	r0, 800a1bc <gcvt+0x28>
 800a1b4:	232d      	movs	r3, #45	; 0x2d
 800a1b6:	f802 3b01 	strb.w	r3, [r2], #1
 800a1ba:	3d01      	subs	r5, #1
 800a1bc:	2300      	movs	r3, #0
 800a1be:	4806      	ldr	r0, [pc, #24]	; (800a1d8 <gcvt+0x44>)
 800a1c0:	9300      	str	r3, [sp, #0]
 800a1c2:	4629      	mov	r1, r5
 800a1c4:	2367      	movs	r3, #103	; 0x67
 800a1c6:	6800      	ldr	r0, [r0, #0]
 800a1c8:	f001 fcc6 	bl	800bb58 <_gcvt>
 800a1cc:	2800      	cmp	r0, #0
 800a1ce:	bf14      	ite	ne
 800a1d0:	4620      	movne	r0, r4
 800a1d2:	2000      	moveq	r0, #0
 800a1d4:	b005      	add	sp, #20
 800a1d6:	bd30      	pop	{r4, r5, pc}
 800a1d8:	2000001c 	.word	0x2000001c

0800a1dc <__errno>:
 800a1dc:	4b01      	ldr	r3, [pc, #4]	; (800a1e4 <__errno+0x8>)
 800a1de:	6818      	ldr	r0, [r3, #0]
 800a1e0:	4770      	bx	lr
 800a1e2:	bf00      	nop
 800a1e4:	2000001c 	.word	0x2000001c

0800a1e8 <__libc_init_array>:
 800a1e8:	b570      	push	{r4, r5, r6, lr}
 800a1ea:	4d0d      	ldr	r5, [pc, #52]	; (800a220 <__libc_init_array+0x38>)
 800a1ec:	4c0d      	ldr	r4, [pc, #52]	; (800a224 <__libc_init_array+0x3c>)
 800a1ee:	1b64      	subs	r4, r4, r5
 800a1f0:	10a4      	asrs	r4, r4, #2
 800a1f2:	2600      	movs	r6, #0
 800a1f4:	42a6      	cmp	r6, r4
 800a1f6:	d109      	bne.n	800a20c <__libc_init_array+0x24>
 800a1f8:	4d0b      	ldr	r5, [pc, #44]	; (800a228 <__libc_init_array+0x40>)
 800a1fa:	4c0c      	ldr	r4, [pc, #48]	; (800a22c <__libc_init_array+0x44>)
 800a1fc:	f004 f8fe 	bl	800e3fc <_init>
 800a200:	1b64      	subs	r4, r4, r5
 800a202:	10a4      	asrs	r4, r4, #2
 800a204:	2600      	movs	r6, #0
 800a206:	42a6      	cmp	r6, r4
 800a208:	d105      	bne.n	800a216 <__libc_init_array+0x2e>
 800a20a:	bd70      	pop	{r4, r5, r6, pc}
 800a20c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a210:	4798      	blx	r3
 800a212:	3601      	adds	r6, #1
 800a214:	e7ee      	b.n	800a1f4 <__libc_init_array+0xc>
 800a216:	f855 3b04 	ldr.w	r3, [r5], #4
 800a21a:	4798      	blx	r3
 800a21c:	3601      	adds	r6, #1
 800a21e:	e7f2      	b.n	800a206 <__libc_init_array+0x1e>
 800a220:	0800eb18 	.word	0x0800eb18
 800a224:	0800eb18 	.word	0x0800eb18
 800a228:	0800eb18 	.word	0x0800eb18
 800a22c:	0800eb1c 	.word	0x0800eb1c

0800a230 <memcpy>:
 800a230:	440a      	add	r2, r1
 800a232:	4291      	cmp	r1, r2
 800a234:	f100 33ff 	add.w	r3, r0, #4294967295
 800a238:	d100      	bne.n	800a23c <memcpy+0xc>
 800a23a:	4770      	bx	lr
 800a23c:	b510      	push	{r4, lr}
 800a23e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a242:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a246:	4291      	cmp	r1, r2
 800a248:	d1f9      	bne.n	800a23e <memcpy+0xe>
 800a24a:	bd10      	pop	{r4, pc}

0800a24c <memset>:
 800a24c:	4402      	add	r2, r0
 800a24e:	4603      	mov	r3, r0
 800a250:	4293      	cmp	r3, r2
 800a252:	d100      	bne.n	800a256 <memset+0xa>
 800a254:	4770      	bx	lr
 800a256:	f803 1b01 	strb.w	r1, [r3], #1
 800a25a:	e7f9      	b.n	800a250 <memset+0x4>

0800a25c <__cvt>:
 800a25c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a260:	ec55 4b10 	vmov	r4, r5, d0
 800a264:	2d00      	cmp	r5, #0
 800a266:	460e      	mov	r6, r1
 800a268:	4619      	mov	r1, r3
 800a26a:	462b      	mov	r3, r5
 800a26c:	bfbb      	ittet	lt
 800a26e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a272:	461d      	movlt	r5, r3
 800a274:	2300      	movge	r3, #0
 800a276:	232d      	movlt	r3, #45	; 0x2d
 800a278:	700b      	strb	r3, [r1, #0]
 800a27a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a27c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a280:	4691      	mov	r9, r2
 800a282:	f023 0820 	bic.w	r8, r3, #32
 800a286:	bfbc      	itt	lt
 800a288:	4622      	movlt	r2, r4
 800a28a:	4614      	movlt	r4, r2
 800a28c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a290:	d005      	beq.n	800a29e <__cvt+0x42>
 800a292:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a296:	d100      	bne.n	800a29a <__cvt+0x3e>
 800a298:	3601      	adds	r6, #1
 800a29a:	2102      	movs	r1, #2
 800a29c:	e000      	b.n	800a2a0 <__cvt+0x44>
 800a29e:	2103      	movs	r1, #3
 800a2a0:	ab03      	add	r3, sp, #12
 800a2a2:	9301      	str	r3, [sp, #4]
 800a2a4:	ab02      	add	r3, sp, #8
 800a2a6:	9300      	str	r3, [sp, #0]
 800a2a8:	ec45 4b10 	vmov	d0, r4, r5
 800a2ac:	4653      	mov	r3, sl
 800a2ae:	4632      	mov	r2, r6
 800a2b0:	f000 fdea 	bl	800ae88 <_dtoa_r>
 800a2b4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a2b8:	4607      	mov	r7, r0
 800a2ba:	d102      	bne.n	800a2c2 <__cvt+0x66>
 800a2bc:	f019 0f01 	tst.w	r9, #1
 800a2c0:	d022      	beq.n	800a308 <__cvt+0xac>
 800a2c2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a2c6:	eb07 0906 	add.w	r9, r7, r6
 800a2ca:	d110      	bne.n	800a2ee <__cvt+0x92>
 800a2cc:	783b      	ldrb	r3, [r7, #0]
 800a2ce:	2b30      	cmp	r3, #48	; 0x30
 800a2d0:	d10a      	bne.n	800a2e8 <__cvt+0x8c>
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	4620      	mov	r0, r4
 800a2d8:	4629      	mov	r1, r5
 800a2da:	f7f6 fbf5 	bl	8000ac8 <__aeabi_dcmpeq>
 800a2de:	b918      	cbnz	r0, 800a2e8 <__cvt+0x8c>
 800a2e0:	f1c6 0601 	rsb	r6, r6, #1
 800a2e4:	f8ca 6000 	str.w	r6, [sl]
 800a2e8:	f8da 3000 	ldr.w	r3, [sl]
 800a2ec:	4499      	add	r9, r3
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	4620      	mov	r0, r4
 800a2f4:	4629      	mov	r1, r5
 800a2f6:	f7f6 fbe7 	bl	8000ac8 <__aeabi_dcmpeq>
 800a2fa:	b108      	cbz	r0, 800a300 <__cvt+0xa4>
 800a2fc:	f8cd 900c 	str.w	r9, [sp, #12]
 800a300:	2230      	movs	r2, #48	; 0x30
 800a302:	9b03      	ldr	r3, [sp, #12]
 800a304:	454b      	cmp	r3, r9
 800a306:	d307      	bcc.n	800a318 <__cvt+0xbc>
 800a308:	9b03      	ldr	r3, [sp, #12]
 800a30a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a30c:	1bdb      	subs	r3, r3, r7
 800a30e:	4638      	mov	r0, r7
 800a310:	6013      	str	r3, [r2, #0]
 800a312:	b004      	add	sp, #16
 800a314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a318:	1c59      	adds	r1, r3, #1
 800a31a:	9103      	str	r1, [sp, #12]
 800a31c:	701a      	strb	r2, [r3, #0]
 800a31e:	e7f0      	b.n	800a302 <__cvt+0xa6>

0800a320 <__exponent>:
 800a320:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a322:	4603      	mov	r3, r0
 800a324:	2900      	cmp	r1, #0
 800a326:	bfb8      	it	lt
 800a328:	4249      	neglt	r1, r1
 800a32a:	f803 2b02 	strb.w	r2, [r3], #2
 800a32e:	bfb4      	ite	lt
 800a330:	222d      	movlt	r2, #45	; 0x2d
 800a332:	222b      	movge	r2, #43	; 0x2b
 800a334:	2909      	cmp	r1, #9
 800a336:	7042      	strb	r2, [r0, #1]
 800a338:	dd2a      	ble.n	800a390 <__exponent+0x70>
 800a33a:	f10d 0407 	add.w	r4, sp, #7
 800a33e:	46a4      	mov	ip, r4
 800a340:	270a      	movs	r7, #10
 800a342:	46a6      	mov	lr, r4
 800a344:	460a      	mov	r2, r1
 800a346:	fb91 f6f7 	sdiv	r6, r1, r7
 800a34a:	fb07 1516 	mls	r5, r7, r6, r1
 800a34e:	3530      	adds	r5, #48	; 0x30
 800a350:	2a63      	cmp	r2, #99	; 0x63
 800a352:	f104 34ff 	add.w	r4, r4, #4294967295
 800a356:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a35a:	4631      	mov	r1, r6
 800a35c:	dcf1      	bgt.n	800a342 <__exponent+0x22>
 800a35e:	3130      	adds	r1, #48	; 0x30
 800a360:	f1ae 0502 	sub.w	r5, lr, #2
 800a364:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a368:	1c44      	adds	r4, r0, #1
 800a36a:	4629      	mov	r1, r5
 800a36c:	4561      	cmp	r1, ip
 800a36e:	d30a      	bcc.n	800a386 <__exponent+0x66>
 800a370:	f10d 0209 	add.w	r2, sp, #9
 800a374:	eba2 020e 	sub.w	r2, r2, lr
 800a378:	4565      	cmp	r5, ip
 800a37a:	bf88      	it	hi
 800a37c:	2200      	movhi	r2, #0
 800a37e:	4413      	add	r3, r2
 800a380:	1a18      	subs	r0, r3, r0
 800a382:	b003      	add	sp, #12
 800a384:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a386:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a38a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a38e:	e7ed      	b.n	800a36c <__exponent+0x4c>
 800a390:	2330      	movs	r3, #48	; 0x30
 800a392:	3130      	adds	r1, #48	; 0x30
 800a394:	7083      	strb	r3, [r0, #2]
 800a396:	70c1      	strb	r1, [r0, #3]
 800a398:	1d03      	adds	r3, r0, #4
 800a39a:	e7f1      	b.n	800a380 <__exponent+0x60>

0800a39c <_printf_float>:
 800a39c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3a0:	ed2d 8b02 	vpush	{d8}
 800a3a4:	b08d      	sub	sp, #52	; 0x34
 800a3a6:	460c      	mov	r4, r1
 800a3a8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a3ac:	4616      	mov	r6, r2
 800a3ae:	461f      	mov	r7, r3
 800a3b0:	4605      	mov	r5, r0
 800a3b2:	f001 fd87 	bl	800bec4 <_localeconv_r>
 800a3b6:	f8d0 a000 	ldr.w	sl, [r0]
 800a3ba:	4650      	mov	r0, sl
 800a3bc:	f7f5 ff08 	bl	80001d0 <strlen>
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	930a      	str	r3, [sp, #40]	; 0x28
 800a3c4:	6823      	ldr	r3, [r4, #0]
 800a3c6:	9305      	str	r3, [sp, #20]
 800a3c8:	f8d8 3000 	ldr.w	r3, [r8]
 800a3cc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a3d0:	3307      	adds	r3, #7
 800a3d2:	f023 0307 	bic.w	r3, r3, #7
 800a3d6:	f103 0208 	add.w	r2, r3, #8
 800a3da:	f8c8 2000 	str.w	r2, [r8]
 800a3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a3e6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a3ea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a3ee:	9307      	str	r3, [sp, #28]
 800a3f0:	f8cd 8018 	str.w	r8, [sp, #24]
 800a3f4:	ee08 0a10 	vmov	s16, r0
 800a3f8:	4b9f      	ldr	r3, [pc, #636]	; (800a678 <_printf_float+0x2dc>)
 800a3fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a3fe:	f04f 32ff 	mov.w	r2, #4294967295
 800a402:	f7f6 fb93 	bl	8000b2c <__aeabi_dcmpun>
 800a406:	bb88      	cbnz	r0, 800a46c <_printf_float+0xd0>
 800a408:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a40c:	4b9a      	ldr	r3, [pc, #616]	; (800a678 <_printf_float+0x2dc>)
 800a40e:	f04f 32ff 	mov.w	r2, #4294967295
 800a412:	f7f6 fb6d 	bl	8000af0 <__aeabi_dcmple>
 800a416:	bb48      	cbnz	r0, 800a46c <_printf_float+0xd0>
 800a418:	2200      	movs	r2, #0
 800a41a:	2300      	movs	r3, #0
 800a41c:	4640      	mov	r0, r8
 800a41e:	4649      	mov	r1, r9
 800a420:	f7f6 fb5c 	bl	8000adc <__aeabi_dcmplt>
 800a424:	b110      	cbz	r0, 800a42c <_printf_float+0x90>
 800a426:	232d      	movs	r3, #45	; 0x2d
 800a428:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a42c:	4b93      	ldr	r3, [pc, #588]	; (800a67c <_printf_float+0x2e0>)
 800a42e:	4894      	ldr	r0, [pc, #592]	; (800a680 <_printf_float+0x2e4>)
 800a430:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a434:	bf94      	ite	ls
 800a436:	4698      	movls	r8, r3
 800a438:	4680      	movhi	r8, r0
 800a43a:	2303      	movs	r3, #3
 800a43c:	6123      	str	r3, [r4, #16]
 800a43e:	9b05      	ldr	r3, [sp, #20]
 800a440:	f023 0204 	bic.w	r2, r3, #4
 800a444:	6022      	str	r2, [r4, #0]
 800a446:	f04f 0900 	mov.w	r9, #0
 800a44a:	9700      	str	r7, [sp, #0]
 800a44c:	4633      	mov	r3, r6
 800a44e:	aa0b      	add	r2, sp, #44	; 0x2c
 800a450:	4621      	mov	r1, r4
 800a452:	4628      	mov	r0, r5
 800a454:	f000 f9d8 	bl	800a808 <_printf_common>
 800a458:	3001      	adds	r0, #1
 800a45a:	f040 8090 	bne.w	800a57e <_printf_float+0x1e2>
 800a45e:	f04f 30ff 	mov.w	r0, #4294967295
 800a462:	b00d      	add	sp, #52	; 0x34
 800a464:	ecbd 8b02 	vpop	{d8}
 800a468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a46c:	4642      	mov	r2, r8
 800a46e:	464b      	mov	r3, r9
 800a470:	4640      	mov	r0, r8
 800a472:	4649      	mov	r1, r9
 800a474:	f7f6 fb5a 	bl	8000b2c <__aeabi_dcmpun>
 800a478:	b140      	cbz	r0, 800a48c <_printf_float+0xf0>
 800a47a:	464b      	mov	r3, r9
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	bfbc      	itt	lt
 800a480:	232d      	movlt	r3, #45	; 0x2d
 800a482:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a486:	487f      	ldr	r0, [pc, #508]	; (800a684 <_printf_float+0x2e8>)
 800a488:	4b7f      	ldr	r3, [pc, #508]	; (800a688 <_printf_float+0x2ec>)
 800a48a:	e7d1      	b.n	800a430 <_printf_float+0x94>
 800a48c:	6863      	ldr	r3, [r4, #4]
 800a48e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a492:	9206      	str	r2, [sp, #24]
 800a494:	1c5a      	adds	r2, r3, #1
 800a496:	d13f      	bne.n	800a518 <_printf_float+0x17c>
 800a498:	2306      	movs	r3, #6
 800a49a:	6063      	str	r3, [r4, #4]
 800a49c:	9b05      	ldr	r3, [sp, #20]
 800a49e:	6861      	ldr	r1, [r4, #4]
 800a4a0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	9303      	str	r3, [sp, #12]
 800a4a8:	ab0a      	add	r3, sp, #40	; 0x28
 800a4aa:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a4ae:	ab09      	add	r3, sp, #36	; 0x24
 800a4b0:	ec49 8b10 	vmov	d0, r8, r9
 800a4b4:	9300      	str	r3, [sp, #0]
 800a4b6:	6022      	str	r2, [r4, #0]
 800a4b8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a4bc:	4628      	mov	r0, r5
 800a4be:	f7ff fecd 	bl	800a25c <__cvt>
 800a4c2:	9b06      	ldr	r3, [sp, #24]
 800a4c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a4c6:	2b47      	cmp	r3, #71	; 0x47
 800a4c8:	4680      	mov	r8, r0
 800a4ca:	d108      	bne.n	800a4de <_printf_float+0x142>
 800a4cc:	1cc8      	adds	r0, r1, #3
 800a4ce:	db02      	blt.n	800a4d6 <_printf_float+0x13a>
 800a4d0:	6863      	ldr	r3, [r4, #4]
 800a4d2:	4299      	cmp	r1, r3
 800a4d4:	dd41      	ble.n	800a55a <_printf_float+0x1be>
 800a4d6:	f1ab 0b02 	sub.w	fp, fp, #2
 800a4da:	fa5f fb8b 	uxtb.w	fp, fp
 800a4de:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a4e2:	d820      	bhi.n	800a526 <_printf_float+0x18a>
 800a4e4:	3901      	subs	r1, #1
 800a4e6:	465a      	mov	r2, fp
 800a4e8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a4ec:	9109      	str	r1, [sp, #36]	; 0x24
 800a4ee:	f7ff ff17 	bl	800a320 <__exponent>
 800a4f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4f4:	1813      	adds	r3, r2, r0
 800a4f6:	2a01      	cmp	r2, #1
 800a4f8:	4681      	mov	r9, r0
 800a4fa:	6123      	str	r3, [r4, #16]
 800a4fc:	dc02      	bgt.n	800a504 <_printf_float+0x168>
 800a4fe:	6822      	ldr	r2, [r4, #0]
 800a500:	07d2      	lsls	r2, r2, #31
 800a502:	d501      	bpl.n	800a508 <_printf_float+0x16c>
 800a504:	3301      	adds	r3, #1
 800a506:	6123      	str	r3, [r4, #16]
 800a508:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d09c      	beq.n	800a44a <_printf_float+0xae>
 800a510:	232d      	movs	r3, #45	; 0x2d
 800a512:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a516:	e798      	b.n	800a44a <_printf_float+0xae>
 800a518:	9a06      	ldr	r2, [sp, #24]
 800a51a:	2a47      	cmp	r2, #71	; 0x47
 800a51c:	d1be      	bne.n	800a49c <_printf_float+0x100>
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d1bc      	bne.n	800a49c <_printf_float+0x100>
 800a522:	2301      	movs	r3, #1
 800a524:	e7b9      	b.n	800a49a <_printf_float+0xfe>
 800a526:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a52a:	d118      	bne.n	800a55e <_printf_float+0x1c2>
 800a52c:	2900      	cmp	r1, #0
 800a52e:	6863      	ldr	r3, [r4, #4]
 800a530:	dd0b      	ble.n	800a54a <_printf_float+0x1ae>
 800a532:	6121      	str	r1, [r4, #16]
 800a534:	b913      	cbnz	r3, 800a53c <_printf_float+0x1a0>
 800a536:	6822      	ldr	r2, [r4, #0]
 800a538:	07d0      	lsls	r0, r2, #31
 800a53a:	d502      	bpl.n	800a542 <_printf_float+0x1a6>
 800a53c:	3301      	adds	r3, #1
 800a53e:	440b      	add	r3, r1
 800a540:	6123      	str	r3, [r4, #16]
 800a542:	65a1      	str	r1, [r4, #88]	; 0x58
 800a544:	f04f 0900 	mov.w	r9, #0
 800a548:	e7de      	b.n	800a508 <_printf_float+0x16c>
 800a54a:	b913      	cbnz	r3, 800a552 <_printf_float+0x1b6>
 800a54c:	6822      	ldr	r2, [r4, #0]
 800a54e:	07d2      	lsls	r2, r2, #31
 800a550:	d501      	bpl.n	800a556 <_printf_float+0x1ba>
 800a552:	3302      	adds	r3, #2
 800a554:	e7f4      	b.n	800a540 <_printf_float+0x1a4>
 800a556:	2301      	movs	r3, #1
 800a558:	e7f2      	b.n	800a540 <_printf_float+0x1a4>
 800a55a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a55e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a560:	4299      	cmp	r1, r3
 800a562:	db05      	blt.n	800a570 <_printf_float+0x1d4>
 800a564:	6823      	ldr	r3, [r4, #0]
 800a566:	6121      	str	r1, [r4, #16]
 800a568:	07d8      	lsls	r0, r3, #31
 800a56a:	d5ea      	bpl.n	800a542 <_printf_float+0x1a6>
 800a56c:	1c4b      	adds	r3, r1, #1
 800a56e:	e7e7      	b.n	800a540 <_printf_float+0x1a4>
 800a570:	2900      	cmp	r1, #0
 800a572:	bfd4      	ite	le
 800a574:	f1c1 0202 	rsble	r2, r1, #2
 800a578:	2201      	movgt	r2, #1
 800a57a:	4413      	add	r3, r2
 800a57c:	e7e0      	b.n	800a540 <_printf_float+0x1a4>
 800a57e:	6823      	ldr	r3, [r4, #0]
 800a580:	055a      	lsls	r2, r3, #21
 800a582:	d407      	bmi.n	800a594 <_printf_float+0x1f8>
 800a584:	6923      	ldr	r3, [r4, #16]
 800a586:	4642      	mov	r2, r8
 800a588:	4631      	mov	r1, r6
 800a58a:	4628      	mov	r0, r5
 800a58c:	47b8      	blx	r7
 800a58e:	3001      	adds	r0, #1
 800a590:	d12c      	bne.n	800a5ec <_printf_float+0x250>
 800a592:	e764      	b.n	800a45e <_printf_float+0xc2>
 800a594:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a598:	f240 80e0 	bls.w	800a75c <_printf_float+0x3c0>
 800a59c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	f7f6 fa90 	bl	8000ac8 <__aeabi_dcmpeq>
 800a5a8:	2800      	cmp	r0, #0
 800a5aa:	d034      	beq.n	800a616 <_printf_float+0x27a>
 800a5ac:	4a37      	ldr	r2, [pc, #220]	; (800a68c <_printf_float+0x2f0>)
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	4631      	mov	r1, r6
 800a5b2:	4628      	mov	r0, r5
 800a5b4:	47b8      	blx	r7
 800a5b6:	3001      	adds	r0, #1
 800a5b8:	f43f af51 	beq.w	800a45e <_printf_float+0xc2>
 800a5bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5c0:	429a      	cmp	r2, r3
 800a5c2:	db02      	blt.n	800a5ca <_printf_float+0x22e>
 800a5c4:	6823      	ldr	r3, [r4, #0]
 800a5c6:	07d8      	lsls	r0, r3, #31
 800a5c8:	d510      	bpl.n	800a5ec <_printf_float+0x250>
 800a5ca:	ee18 3a10 	vmov	r3, s16
 800a5ce:	4652      	mov	r2, sl
 800a5d0:	4631      	mov	r1, r6
 800a5d2:	4628      	mov	r0, r5
 800a5d4:	47b8      	blx	r7
 800a5d6:	3001      	adds	r0, #1
 800a5d8:	f43f af41 	beq.w	800a45e <_printf_float+0xc2>
 800a5dc:	f04f 0800 	mov.w	r8, #0
 800a5e0:	f104 091a 	add.w	r9, r4, #26
 800a5e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5e6:	3b01      	subs	r3, #1
 800a5e8:	4543      	cmp	r3, r8
 800a5ea:	dc09      	bgt.n	800a600 <_printf_float+0x264>
 800a5ec:	6823      	ldr	r3, [r4, #0]
 800a5ee:	079b      	lsls	r3, r3, #30
 800a5f0:	f100 8105 	bmi.w	800a7fe <_printf_float+0x462>
 800a5f4:	68e0      	ldr	r0, [r4, #12]
 800a5f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5f8:	4298      	cmp	r0, r3
 800a5fa:	bfb8      	it	lt
 800a5fc:	4618      	movlt	r0, r3
 800a5fe:	e730      	b.n	800a462 <_printf_float+0xc6>
 800a600:	2301      	movs	r3, #1
 800a602:	464a      	mov	r2, r9
 800a604:	4631      	mov	r1, r6
 800a606:	4628      	mov	r0, r5
 800a608:	47b8      	blx	r7
 800a60a:	3001      	adds	r0, #1
 800a60c:	f43f af27 	beq.w	800a45e <_printf_float+0xc2>
 800a610:	f108 0801 	add.w	r8, r8, #1
 800a614:	e7e6      	b.n	800a5e4 <_printf_float+0x248>
 800a616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a618:	2b00      	cmp	r3, #0
 800a61a:	dc39      	bgt.n	800a690 <_printf_float+0x2f4>
 800a61c:	4a1b      	ldr	r2, [pc, #108]	; (800a68c <_printf_float+0x2f0>)
 800a61e:	2301      	movs	r3, #1
 800a620:	4631      	mov	r1, r6
 800a622:	4628      	mov	r0, r5
 800a624:	47b8      	blx	r7
 800a626:	3001      	adds	r0, #1
 800a628:	f43f af19 	beq.w	800a45e <_printf_float+0xc2>
 800a62c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a630:	4313      	orrs	r3, r2
 800a632:	d102      	bne.n	800a63a <_printf_float+0x29e>
 800a634:	6823      	ldr	r3, [r4, #0]
 800a636:	07d9      	lsls	r1, r3, #31
 800a638:	d5d8      	bpl.n	800a5ec <_printf_float+0x250>
 800a63a:	ee18 3a10 	vmov	r3, s16
 800a63e:	4652      	mov	r2, sl
 800a640:	4631      	mov	r1, r6
 800a642:	4628      	mov	r0, r5
 800a644:	47b8      	blx	r7
 800a646:	3001      	adds	r0, #1
 800a648:	f43f af09 	beq.w	800a45e <_printf_float+0xc2>
 800a64c:	f04f 0900 	mov.w	r9, #0
 800a650:	f104 0a1a 	add.w	sl, r4, #26
 800a654:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a656:	425b      	negs	r3, r3
 800a658:	454b      	cmp	r3, r9
 800a65a:	dc01      	bgt.n	800a660 <_printf_float+0x2c4>
 800a65c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a65e:	e792      	b.n	800a586 <_printf_float+0x1ea>
 800a660:	2301      	movs	r3, #1
 800a662:	4652      	mov	r2, sl
 800a664:	4631      	mov	r1, r6
 800a666:	4628      	mov	r0, r5
 800a668:	47b8      	blx	r7
 800a66a:	3001      	adds	r0, #1
 800a66c:	f43f aef7 	beq.w	800a45e <_printf_float+0xc2>
 800a670:	f109 0901 	add.w	r9, r9, #1
 800a674:	e7ee      	b.n	800a654 <_printf_float+0x2b8>
 800a676:	bf00      	nop
 800a678:	7fefffff 	.word	0x7fefffff
 800a67c:	0800e704 	.word	0x0800e704
 800a680:	0800e708 	.word	0x0800e708
 800a684:	0800e710 	.word	0x0800e710
 800a688:	0800e70c 	.word	0x0800e70c
 800a68c:	0800e714 	.word	0x0800e714
 800a690:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a692:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a694:	429a      	cmp	r2, r3
 800a696:	bfa8      	it	ge
 800a698:	461a      	movge	r2, r3
 800a69a:	2a00      	cmp	r2, #0
 800a69c:	4691      	mov	r9, r2
 800a69e:	dc37      	bgt.n	800a710 <_printf_float+0x374>
 800a6a0:	f04f 0b00 	mov.w	fp, #0
 800a6a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a6a8:	f104 021a 	add.w	r2, r4, #26
 800a6ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a6ae:	9305      	str	r3, [sp, #20]
 800a6b0:	eba3 0309 	sub.w	r3, r3, r9
 800a6b4:	455b      	cmp	r3, fp
 800a6b6:	dc33      	bgt.n	800a720 <_printf_float+0x384>
 800a6b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	db3b      	blt.n	800a738 <_printf_float+0x39c>
 800a6c0:	6823      	ldr	r3, [r4, #0]
 800a6c2:	07da      	lsls	r2, r3, #31
 800a6c4:	d438      	bmi.n	800a738 <_printf_float+0x39c>
 800a6c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6c8:	9a05      	ldr	r2, [sp, #20]
 800a6ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a6cc:	1a9a      	subs	r2, r3, r2
 800a6ce:	eba3 0901 	sub.w	r9, r3, r1
 800a6d2:	4591      	cmp	r9, r2
 800a6d4:	bfa8      	it	ge
 800a6d6:	4691      	movge	r9, r2
 800a6d8:	f1b9 0f00 	cmp.w	r9, #0
 800a6dc:	dc35      	bgt.n	800a74a <_printf_float+0x3ae>
 800a6de:	f04f 0800 	mov.w	r8, #0
 800a6e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a6e6:	f104 0a1a 	add.w	sl, r4, #26
 800a6ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a6ee:	1a9b      	subs	r3, r3, r2
 800a6f0:	eba3 0309 	sub.w	r3, r3, r9
 800a6f4:	4543      	cmp	r3, r8
 800a6f6:	f77f af79 	ble.w	800a5ec <_printf_float+0x250>
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	4652      	mov	r2, sl
 800a6fe:	4631      	mov	r1, r6
 800a700:	4628      	mov	r0, r5
 800a702:	47b8      	blx	r7
 800a704:	3001      	adds	r0, #1
 800a706:	f43f aeaa 	beq.w	800a45e <_printf_float+0xc2>
 800a70a:	f108 0801 	add.w	r8, r8, #1
 800a70e:	e7ec      	b.n	800a6ea <_printf_float+0x34e>
 800a710:	4613      	mov	r3, r2
 800a712:	4631      	mov	r1, r6
 800a714:	4642      	mov	r2, r8
 800a716:	4628      	mov	r0, r5
 800a718:	47b8      	blx	r7
 800a71a:	3001      	adds	r0, #1
 800a71c:	d1c0      	bne.n	800a6a0 <_printf_float+0x304>
 800a71e:	e69e      	b.n	800a45e <_printf_float+0xc2>
 800a720:	2301      	movs	r3, #1
 800a722:	4631      	mov	r1, r6
 800a724:	4628      	mov	r0, r5
 800a726:	9205      	str	r2, [sp, #20]
 800a728:	47b8      	blx	r7
 800a72a:	3001      	adds	r0, #1
 800a72c:	f43f ae97 	beq.w	800a45e <_printf_float+0xc2>
 800a730:	9a05      	ldr	r2, [sp, #20]
 800a732:	f10b 0b01 	add.w	fp, fp, #1
 800a736:	e7b9      	b.n	800a6ac <_printf_float+0x310>
 800a738:	ee18 3a10 	vmov	r3, s16
 800a73c:	4652      	mov	r2, sl
 800a73e:	4631      	mov	r1, r6
 800a740:	4628      	mov	r0, r5
 800a742:	47b8      	blx	r7
 800a744:	3001      	adds	r0, #1
 800a746:	d1be      	bne.n	800a6c6 <_printf_float+0x32a>
 800a748:	e689      	b.n	800a45e <_printf_float+0xc2>
 800a74a:	9a05      	ldr	r2, [sp, #20]
 800a74c:	464b      	mov	r3, r9
 800a74e:	4442      	add	r2, r8
 800a750:	4631      	mov	r1, r6
 800a752:	4628      	mov	r0, r5
 800a754:	47b8      	blx	r7
 800a756:	3001      	adds	r0, #1
 800a758:	d1c1      	bne.n	800a6de <_printf_float+0x342>
 800a75a:	e680      	b.n	800a45e <_printf_float+0xc2>
 800a75c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a75e:	2a01      	cmp	r2, #1
 800a760:	dc01      	bgt.n	800a766 <_printf_float+0x3ca>
 800a762:	07db      	lsls	r3, r3, #31
 800a764:	d538      	bpl.n	800a7d8 <_printf_float+0x43c>
 800a766:	2301      	movs	r3, #1
 800a768:	4642      	mov	r2, r8
 800a76a:	4631      	mov	r1, r6
 800a76c:	4628      	mov	r0, r5
 800a76e:	47b8      	blx	r7
 800a770:	3001      	adds	r0, #1
 800a772:	f43f ae74 	beq.w	800a45e <_printf_float+0xc2>
 800a776:	ee18 3a10 	vmov	r3, s16
 800a77a:	4652      	mov	r2, sl
 800a77c:	4631      	mov	r1, r6
 800a77e:	4628      	mov	r0, r5
 800a780:	47b8      	blx	r7
 800a782:	3001      	adds	r0, #1
 800a784:	f43f ae6b 	beq.w	800a45e <_printf_float+0xc2>
 800a788:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a78c:	2200      	movs	r2, #0
 800a78e:	2300      	movs	r3, #0
 800a790:	f7f6 f99a 	bl	8000ac8 <__aeabi_dcmpeq>
 800a794:	b9d8      	cbnz	r0, 800a7ce <_printf_float+0x432>
 800a796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a798:	f108 0201 	add.w	r2, r8, #1
 800a79c:	3b01      	subs	r3, #1
 800a79e:	4631      	mov	r1, r6
 800a7a0:	4628      	mov	r0, r5
 800a7a2:	47b8      	blx	r7
 800a7a4:	3001      	adds	r0, #1
 800a7a6:	d10e      	bne.n	800a7c6 <_printf_float+0x42a>
 800a7a8:	e659      	b.n	800a45e <_printf_float+0xc2>
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	4652      	mov	r2, sl
 800a7ae:	4631      	mov	r1, r6
 800a7b0:	4628      	mov	r0, r5
 800a7b2:	47b8      	blx	r7
 800a7b4:	3001      	adds	r0, #1
 800a7b6:	f43f ae52 	beq.w	800a45e <_printf_float+0xc2>
 800a7ba:	f108 0801 	add.w	r8, r8, #1
 800a7be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7c0:	3b01      	subs	r3, #1
 800a7c2:	4543      	cmp	r3, r8
 800a7c4:	dcf1      	bgt.n	800a7aa <_printf_float+0x40e>
 800a7c6:	464b      	mov	r3, r9
 800a7c8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a7cc:	e6dc      	b.n	800a588 <_printf_float+0x1ec>
 800a7ce:	f04f 0800 	mov.w	r8, #0
 800a7d2:	f104 0a1a 	add.w	sl, r4, #26
 800a7d6:	e7f2      	b.n	800a7be <_printf_float+0x422>
 800a7d8:	2301      	movs	r3, #1
 800a7da:	4642      	mov	r2, r8
 800a7dc:	e7df      	b.n	800a79e <_printf_float+0x402>
 800a7de:	2301      	movs	r3, #1
 800a7e0:	464a      	mov	r2, r9
 800a7e2:	4631      	mov	r1, r6
 800a7e4:	4628      	mov	r0, r5
 800a7e6:	47b8      	blx	r7
 800a7e8:	3001      	adds	r0, #1
 800a7ea:	f43f ae38 	beq.w	800a45e <_printf_float+0xc2>
 800a7ee:	f108 0801 	add.w	r8, r8, #1
 800a7f2:	68e3      	ldr	r3, [r4, #12]
 800a7f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a7f6:	1a5b      	subs	r3, r3, r1
 800a7f8:	4543      	cmp	r3, r8
 800a7fa:	dcf0      	bgt.n	800a7de <_printf_float+0x442>
 800a7fc:	e6fa      	b.n	800a5f4 <_printf_float+0x258>
 800a7fe:	f04f 0800 	mov.w	r8, #0
 800a802:	f104 0919 	add.w	r9, r4, #25
 800a806:	e7f4      	b.n	800a7f2 <_printf_float+0x456>

0800a808 <_printf_common>:
 800a808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a80c:	4616      	mov	r6, r2
 800a80e:	4699      	mov	r9, r3
 800a810:	688a      	ldr	r2, [r1, #8]
 800a812:	690b      	ldr	r3, [r1, #16]
 800a814:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a818:	4293      	cmp	r3, r2
 800a81a:	bfb8      	it	lt
 800a81c:	4613      	movlt	r3, r2
 800a81e:	6033      	str	r3, [r6, #0]
 800a820:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a824:	4607      	mov	r7, r0
 800a826:	460c      	mov	r4, r1
 800a828:	b10a      	cbz	r2, 800a82e <_printf_common+0x26>
 800a82a:	3301      	adds	r3, #1
 800a82c:	6033      	str	r3, [r6, #0]
 800a82e:	6823      	ldr	r3, [r4, #0]
 800a830:	0699      	lsls	r1, r3, #26
 800a832:	bf42      	ittt	mi
 800a834:	6833      	ldrmi	r3, [r6, #0]
 800a836:	3302      	addmi	r3, #2
 800a838:	6033      	strmi	r3, [r6, #0]
 800a83a:	6825      	ldr	r5, [r4, #0]
 800a83c:	f015 0506 	ands.w	r5, r5, #6
 800a840:	d106      	bne.n	800a850 <_printf_common+0x48>
 800a842:	f104 0a19 	add.w	sl, r4, #25
 800a846:	68e3      	ldr	r3, [r4, #12]
 800a848:	6832      	ldr	r2, [r6, #0]
 800a84a:	1a9b      	subs	r3, r3, r2
 800a84c:	42ab      	cmp	r3, r5
 800a84e:	dc26      	bgt.n	800a89e <_printf_common+0x96>
 800a850:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a854:	1e13      	subs	r3, r2, #0
 800a856:	6822      	ldr	r2, [r4, #0]
 800a858:	bf18      	it	ne
 800a85a:	2301      	movne	r3, #1
 800a85c:	0692      	lsls	r2, r2, #26
 800a85e:	d42b      	bmi.n	800a8b8 <_printf_common+0xb0>
 800a860:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a864:	4649      	mov	r1, r9
 800a866:	4638      	mov	r0, r7
 800a868:	47c0      	blx	r8
 800a86a:	3001      	adds	r0, #1
 800a86c:	d01e      	beq.n	800a8ac <_printf_common+0xa4>
 800a86e:	6823      	ldr	r3, [r4, #0]
 800a870:	68e5      	ldr	r5, [r4, #12]
 800a872:	6832      	ldr	r2, [r6, #0]
 800a874:	f003 0306 	and.w	r3, r3, #6
 800a878:	2b04      	cmp	r3, #4
 800a87a:	bf08      	it	eq
 800a87c:	1aad      	subeq	r5, r5, r2
 800a87e:	68a3      	ldr	r3, [r4, #8]
 800a880:	6922      	ldr	r2, [r4, #16]
 800a882:	bf0c      	ite	eq
 800a884:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a888:	2500      	movne	r5, #0
 800a88a:	4293      	cmp	r3, r2
 800a88c:	bfc4      	itt	gt
 800a88e:	1a9b      	subgt	r3, r3, r2
 800a890:	18ed      	addgt	r5, r5, r3
 800a892:	2600      	movs	r6, #0
 800a894:	341a      	adds	r4, #26
 800a896:	42b5      	cmp	r5, r6
 800a898:	d11a      	bne.n	800a8d0 <_printf_common+0xc8>
 800a89a:	2000      	movs	r0, #0
 800a89c:	e008      	b.n	800a8b0 <_printf_common+0xa8>
 800a89e:	2301      	movs	r3, #1
 800a8a0:	4652      	mov	r2, sl
 800a8a2:	4649      	mov	r1, r9
 800a8a4:	4638      	mov	r0, r7
 800a8a6:	47c0      	blx	r8
 800a8a8:	3001      	adds	r0, #1
 800a8aa:	d103      	bne.n	800a8b4 <_printf_common+0xac>
 800a8ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a8b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8b4:	3501      	adds	r5, #1
 800a8b6:	e7c6      	b.n	800a846 <_printf_common+0x3e>
 800a8b8:	18e1      	adds	r1, r4, r3
 800a8ba:	1c5a      	adds	r2, r3, #1
 800a8bc:	2030      	movs	r0, #48	; 0x30
 800a8be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a8c2:	4422      	add	r2, r4
 800a8c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a8c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a8cc:	3302      	adds	r3, #2
 800a8ce:	e7c7      	b.n	800a860 <_printf_common+0x58>
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	4622      	mov	r2, r4
 800a8d4:	4649      	mov	r1, r9
 800a8d6:	4638      	mov	r0, r7
 800a8d8:	47c0      	blx	r8
 800a8da:	3001      	adds	r0, #1
 800a8dc:	d0e6      	beq.n	800a8ac <_printf_common+0xa4>
 800a8de:	3601      	adds	r6, #1
 800a8e0:	e7d9      	b.n	800a896 <_printf_common+0x8e>
	...

0800a8e4 <_printf_i>:
 800a8e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a8e8:	7e0f      	ldrb	r7, [r1, #24]
 800a8ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a8ec:	2f78      	cmp	r7, #120	; 0x78
 800a8ee:	4691      	mov	r9, r2
 800a8f0:	4680      	mov	r8, r0
 800a8f2:	460c      	mov	r4, r1
 800a8f4:	469a      	mov	sl, r3
 800a8f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a8fa:	d807      	bhi.n	800a90c <_printf_i+0x28>
 800a8fc:	2f62      	cmp	r7, #98	; 0x62
 800a8fe:	d80a      	bhi.n	800a916 <_printf_i+0x32>
 800a900:	2f00      	cmp	r7, #0
 800a902:	f000 80d8 	beq.w	800aab6 <_printf_i+0x1d2>
 800a906:	2f58      	cmp	r7, #88	; 0x58
 800a908:	f000 80a3 	beq.w	800aa52 <_printf_i+0x16e>
 800a90c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a910:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a914:	e03a      	b.n	800a98c <_printf_i+0xa8>
 800a916:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a91a:	2b15      	cmp	r3, #21
 800a91c:	d8f6      	bhi.n	800a90c <_printf_i+0x28>
 800a91e:	a101      	add	r1, pc, #4	; (adr r1, 800a924 <_printf_i+0x40>)
 800a920:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a924:	0800a97d 	.word	0x0800a97d
 800a928:	0800a991 	.word	0x0800a991
 800a92c:	0800a90d 	.word	0x0800a90d
 800a930:	0800a90d 	.word	0x0800a90d
 800a934:	0800a90d 	.word	0x0800a90d
 800a938:	0800a90d 	.word	0x0800a90d
 800a93c:	0800a991 	.word	0x0800a991
 800a940:	0800a90d 	.word	0x0800a90d
 800a944:	0800a90d 	.word	0x0800a90d
 800a948:	0800a90d 	.word	0x0800a90d
 800a94c:	0800a90d 	.word	0x0800a90d
 800a950:	0800aa9d 	.word	0x0800aa9d
 800a954:	0800a9c1 	.word	0x0800a9c1
 800a958:	0800aa7f 	.word	0x0800aa7f
 800a95c:	0800a90d 	.word	0x0800a90d
 800a960:	0800a90d 	.word	0x0800a90d
 800a964:	0800aabf 	.word	0x0800aabf
 800a968:	0800a90d 	.word	0x0800a90d
 800a96c:	0800a9c1 	.word	0x0800a9c1
 800a970:	0800a90d 	.word	0x0800a90d
 800a974:	0800a90d 	.word	0x0800a90d
 800a978:	0800aa87 	.word	0x0800aa87
 800a97c:	682b      	ldr	r3, [r5, #0]
 800a97e:	1d1a      	adds	r2, r3, #4
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	602a      	str	r2, [r5, #0]
 800a984:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a988:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a98c:	2301      	movs	r3, #1
 800a98e:	e0a3      	b.n	800aad8 <_printf_i+0x1f4>
 800a990:	6820      	ldr	r0, [r4, #0]
 800a992:	6829      	ldr	r1, [r5, #0]
 800a994:	0606      	lsls	r6, r0, #24
 800a996:	f101 0304 	add.w	r3, r1, #4
 800a99a:	d50a      	bpl.n	800a9b2 <_printf_i+0xce>
 800a99c:	680e      	ldr	r6, [r1, #0]
 800a99e:	602b      	str	r3, [r5, #0]
 800a9a0:	2e00      	cmp	r6, #0
 800a9a2:	da03      	bge.n	800a9ac <_printf_i+0xc8>
 800a9a4:	232d      	movs	r3, #45	; 0x2d
 800a9a6:	4276      	negs	r6, r6
 800a9a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a9ac:	485e      	ldr	r0, [pc, #376]	; (800ab28 <_printf_i+0x244>)
 800a9ae:	230a      	movs	r3, #10
 800a9b0:	e019      	b.n	800a9e6 <_printf_i+0x102>
 800a9b2:	680e      	ldr	r6, [r1, #0]
 800a9b4:	602b      	str	r3, [r5, #0]
 800a9b6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a9ba:	bf18      	it	ne
 800a9bc:	b236      	sxthne	r6, r6
 800a9be:	e7ef      	b.n	800a9a0 <_printf_i+0xbc>
 800a9c0:	682b      	ldr	r3, [r5, #0]
 800a9c2:	6820      	ldr	r0, [r4, #0]
 800a9c4:	1d19      	adds	r1, r3, #4
 800a9c6:	6029      	str	r1, [r5, #0]
 800a9c8:	0601      	lsls	r1, r0, #24
 800a9ca:	d501      	bpl.n	800a9d0 <_printf_i+0xec>
 800a9cc:	681e      	ldr	r6, [r3, #0]
 800a9ce:	e002      	b.n	800a9d6 <_printf_i+0xf2>
 800a9d0:	0646      	lsls	r6, r0, #25
 800a9d2:	d5fb      	bpl.n	800a9cc <_printf_i+0xe8>
 800a9d4:	881e      	ldrh	r6, [r3, #0]
 800a9d6:	4854      	ldr	r0, [pc, #336]	; (800ab28 <_printf_i+0x244>)
 800a9d8:	2f6f      	cmp	r7, #111	; 0x6f
 800a9da:	bf0c      	ite	eq
 800a9dc:	2308      	moveq	r3, #8
 800a9de:	230a      	movne	r3, #10
 800a9e0:	2100      	movs	r1, #0
 800a9e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a9e6:	6865      	ldr	r5, [r4, #4]
 800a9e8:	60a5      	str	r5, [r4, #8]
 800a9ea:	2d00      	cmp	r5, #0
 800a9ec:	bfa2      	ittt	ge
 800a9ee:	6821      	ldrge	r1, [r4, #0]
 800a9f0:	f021 0104 	bicge.w	r1, r1, #4
 800a9f4:	6021      	strge	r1, [r4, #0]
 800a9f6:	b90e      	cbnz	r6, 800a9fc <_printf_i+0x118>
 800a9f8:	2d00      	cmp	r5, #0
 800a9fa:	d04d      	beq.n	800aa98 <_printf_i+0x1b4>
 800a9fc:	4615      	mov	r5, r2
 800a9fe:	fbb6 f1f3 	udiv	r1, r6, r3
 800aa02:	fb03 6711 	mls	r7, r3, r1, r6
 800aa06:	5dc7      	ldrb	r7, [r0, r7]
 800aa08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800aa0c:	4637      	mov	r7, r6
 800aa0e:	42bb      	cmp	r3, r7
 800aa10:	460e      	mov	r6, r1
 800aa12:	d9f4      	bls.n	800a9fe <_printf_i+0x11a>
 800aa14:	2b08      	cmp	r3, #8
 800aa16:	d10b      	bne.n	800aa30 <_printf_i+0x14c>
 800aa18:	6823      	ldr	r3, [r4, #0]
 800aa1a:	07de      	lsls	r6, r3, #31
 800aa1c:	d508      	bpl.n	800aa30 <_printf_i+0x14c>
 800aa1e:	6923      	ldr	r3, [r4, #16]
 800aa20:	6861      	ldr	r1, [r4, #4]
 800aa22:	4299      	cmp	r1, r3
 800aa24:	bfde      	ittt	le
 800aa26:	2330      	movle	r3, #48	; 0x30
 800aa28:	f805 3c01 	strble.w	r3, [r5, #-1]
 800aa2c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800aa30:	1b52      	subs	r2, r2, r5
 800aa32:	6122      	str	r2, [r4, #16]
 800aa34:	f8cd a000 	str.w	sl, [sp]
 800aa38:	464b      	mov	r3, r9
 800aa3a:	aa03      	add	r2, sp, #12
 800aa3c:	4621      	mov	r1, r4
 800aa3e:	4640      	mov	r0, r8
 800aa40:	f7ff fee2 	bl	800a808 <_printf_common>
 800aa44:	3001      	adds	r0, #1
 800aa46:	d14c      	bne.n	800aae2 <_printf_i+0x1fe>
 800aa48:	f04f 30ff 	mov.w	r0, #4294967295
 800aa4c:	b004      	add	sp, #16
 800aa4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa52:	4835      	ldr	r0, [pc, #212]	; (800ab28 <_printf_i+0x244>)
 800aa54:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800aa58:	6829      	ldr	r1, [r5, #0]
 800aa5a:	6823      	ldr	r3, [r4, #0]
 800aa5c:	f851 6b04 	ldr.w	r6, [r1], #4
 800aa60:	6029      	str	r1, [r5, #0]
 800aa62:	061d      	lsls	r5, r3, #24
 800aa64:	d514      	bpl.n	800aa90 <_printf_i+0x1ac>
 800aa66:	07df      	lsls	r7, r3, #31
 800aa68:	bf44      	itt	mi
 800aa6a:	f043 0320 	orrmi.w	r3, r3, #32
 800aa6e:	6023      	strmi	r3, [r4, #0]
 800aa70:	b91e      	cbnz	r6, 800aa7a <_printf_i+0x196>
 800aa72:	6823      	ldr	r3, [r4, #0]
 800aa74:	f023 0320 	bic.w	r3, r3, #32
 800aa78:	6023      	str	r3, [r4, #0]
 800aa7a:	2310      	movs	r3, #16
 800aa7c:	e7b0      	b.n	800a9e0 <_printf_i+0xfc>
 800aa7e:	6823      	ldr	r3, [r4, #0]
 800aa80:	f043 0320 	orr.w	r3, r3, #32
 800aa84:	6023      	str	r3, [r4, #0]
 800aa86:	2378      	movs	r3, #120	; 0x78
 800aa88:	4828      	ldr	r0, [pc, #160]	; (800ab2c <_printf_i+0x248>)
 800aa8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800aa8e:	e7e3      	b.n	800aa58 <_printf_i+0x174>
 800aa90:	0659      	lsls	r1, r3, #25
 800aa92:	bf48      	it	mi
 800aa94:	b2b6      	uxthmi	r6, r6
 800aa96:	e7e6      	b.n	800aa66 <_printf_i+0x182>
 800aa98:	4615      	mov	r5, r2
 800aa9a:	e7bb      	b.n	800aa14 <_printf_i+0x130>
 800aa9c:	682b      	ldr	r3, [r5, #0]
 800aa9e:	6826      	ldr	r6, [r4, #0]
 800aaa0:	6961      	ldr	r1, [r4, #20]
 800aaa2:	1d18      	adds	r0, r3, #4
 800aaa4:	6028      	str	r0, [r5, #0]
 800aaa6:	0635      	lsls	r5, r6, #24
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	d501      	bpl.n	800aab0 <_printf_i+0x1cc>
 800aaac:	6019      	str	r1, [r3, #0]
 800aaae:	e002      	b.n	800aab6 <_printf_i+0x1d2>
 800aab0:	0670      	lsls	r0, r6, #25
 800aab2:	d5fb      	bpl.n	800aaac <_printf_i+0x1c8>
 800aab4:	8019      	strh	r1, [r3, #0]
 800aab6:	2300      	movs	r3, #0
 800aab8:	6123      	str	r3, [r4, #16]
 800aaba:	4615      	mov	r5, r2
 800aabc:	e7ba      	b.n	800aa34 <_printf_i+0x150>
 800aabe:	682b      	ldr	r3, [r5, #0]
 800aac0:	1d1a      	adds	r2, r3, #4
 800aac2:	602a      	str	r2, [r5, #0]
 800aac4:	681d      	ldr	r5, [r3, #0]
 800aac6:	6862      	ldr	r2, [r4, #4]
 800aac8:	2100      	movs	r1, #0
 800aaca:	4628      	mov	r0, r5
 800aacc:	f7f5 fb88 	bl	80001e0 <memchr>
 800aad0:	b108      	cbz	r0, 800aad6 <_printf_i+0x1f2>
 800aad2:	1b40      	subs	r0, r0, r5
 800aad4:	6060      	str	r0, [r4, #4]
 800aad6:	6863      	ldr	r3, [r4, #4]
 800aad8:	6123      	str	r3, [r4, #16]
 800aada:	2300      	movs	r3, #0
 800aadc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aae0:	e7a8      	b.n	800aa34 <_printf_i+0x150>
 800aae2:	6923      	ldr	r3, [r4, #16]
 800aae4:	462a      	mov	r2, r5
 800aae6:	4649      	mov	r1, r9
 800aae8:	4640      	mov	r0, r8
 800aaea:	47d0      	blx	sl
 800aaec:	3001      	adds	r0, #1
 800aaee:	d0ab      	beq.n	800aa48 <_printf_i+0x164>
 800aaf0:	6823      	ldr	r3, [r4, #0]
 800aaf2:	079b      	lsls	r3, r3, #30
 800aaf4:	d413      	bmi.n	800ab1e <_printf_i+0x23a>
 800aaf6:	68e0      	ldr	r0, [r4, #12]
 800aaf8:	9b03      	ldr	r3, [sp, #12]
 800aafa:	4298      	cmp	r0, r3
 800aafc:	bfb8      	it	lt
 800aafe:	4618      	movlt	r0, r3
 800ab00:	e7a4      	b.n	800aa4c <_printf_i+0x168>
 800ab02:	2301      	movs	r3, #1
 800ab04:	4632      	mov	r2, r6
 800ab06:	4649      	mov	r1, r9
 800ab08:	4640      	mov	r0, r8
 800ab0a:	47d0      	blx	sl
 800ab0c:	3001      	adds	r0, #1
 800ab0e:	d09b      	beq.n	800aa48 <_printf_i+0x164>
 800ab10:	3501      	adds	r5, #1
 800ab12:	68e3      	ldr	r3, [r4, #12]
 800ab14:	9903      	ldr	r1, [sp, #12]
 800ab16:	1a5b      	subs	r3, r3, r1
 800ab18:	42ab      	cmp	r3, r5
 800ab1a:	dcf2      	bgt.n	800ab02 <_printf_i+0x21e>
 800ab1c:	e7eb      	b.n	800aaf6 <_printf_i+0x212>
 800ab1e:	2500      	movs	r5, #0
 800ab20:	f104 0619 	add.w	r6, r4, #25
 800ab24:	e7f5      	b.n	800ab12 <_printf_i+0x22e>
 800ab26:	bf00      	nop
 800ab28:	0800e716 	.word	0x0800e716
 800ab2c:	0800e727 	.word	0x0800e727

0800ab30 <iprintf>:
 800ab30:	b40f      	push	{r0, r1, r2, r3}
 800ab32:	4b0a      	ldr	r3, [pc, #40]	; (800ab5c <iprintf+0x2c>)
 800ab34:	b513      	push	{r0, r1, r4, lr}
 800ab36:	681c      	ldr	r4, [r3, #0]
 800ab38:	b124      	cbz	r4, 800ab44 <iprintf+0x14>
 800ab3a:	69a3      	ldr	r3, [r4, #24]
 800ab3c:	b913      	cbnz	r3, 800ab44 <iprintf+0x14>
 800ab3e:	4620      	mov	r0, r4
 800ab40:	f001 f922 	bl	800bd88 <__sinit>
 800ab44:	ab05      	add	r3, sp, #20
 800ab46:	9a04      	ldr	r2, [sp, #16]
 800ab48:	68a1      	ldr	r1, [r4, #8]
 800ab4a:	9301      	str	r3, [sp, #4]
 800ab4c:	4620      	mov	r0, r4
 800ab4e:	f002 f815 	bl	800cb7c <_vfiprintf_r>
 800ab52:	b002      	add	sp, #8
 800ab54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab58:	b004      	add	sp, #16
 800ab5a:	4770      	bx	lr
 800ab5c:	2000001c 	.word	0x2000001c

0800ab60 <sniprintf>:
 800ab60:	b40c      	push	{r2, r3}
 800ab62:	b530      	push	{r4, r5, lr}
 800ab64:	4b17      	ldr	r3, [pc, #92]	; (800abc4 <sniprintf+0x64>)
 800ab66:	1e0c      	subs	r4, r1, #0
 800ab68:	681d      	ldr	r5, [r3, #0]
 800ab6a:	b09d      	sub	sp, #116	; 0x74
 800ab6c:	da08      	bge.n	800ab80 <sniprintf+0x20>
 800ab6e:	238b      	movs	r3, #139	; 0x8b
 800ab70:	602b      	str	r3, [r5, #0]
 800ab72:	f04f 30ff 	mov.w	r0, #4294967295
 800ab76:	b01d      	add	sp, #116	; 0x74
 800ab78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab7c:	b002      	add	sp, #8
 800ab7e:	4770      	bx	lr
 800ab80:	f44f 7302 	mov.w	r3, #520	; 0x208
 800ab84:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ab88:	bf14      	ite	ne
 800ab8a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ab8e:	4623      	moveq	r3, r4
 800ab90:	9304      	str	r3, [sp, #16]
 800ab92:	9307      	str	r3, [sp, #28]
 800ab94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ab98:	9002      	str	r0, [sp, #8]
 800ab9a:	9006      	str	r0, [sp, #24]
 800ab9c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aba0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800aba2:	ab21      	add	r3, sp, #132	; 0x84
 800aba4:	a902      	add	r1, sp, #8
 800aba6:	4628      	mov	r0, r5
 800aba8:	9301      	str	r3, [sp, #4]
 800abaa:	f001 febd 	bl	800c928 <_svfiprintf_r>
 800abae:	1c43      	adds	r3, r0, #1
 800abb0:	bfbc      	itt	lt
 800abb2:	238b      	movlt	r3, #139	; 0x8b
 800abb4:	602b      	strlt	r3, [r5, #0]
 800abb6:	2c00      	cmp	r4, #0
 800abb8:	d0dd      	beq.n	800ab76 <sniprintf+0x16>
 800abba:	9b02      	ldr	r3, [sp, #8]
 800abbc:	2200      	movs	r2, #0
 800abbe:	701a      	strb	r2, [r3, #0]
 800abc0:	e7d9      	b.n	800ab76 <sniprintf+0x16>
 800abc2:	bf00      	nop
 800abc4:	2000001c 	.word	0x2000001c

0800abc8 <strchr>:
 800abc8:	b2c9      	uxtb	r1, r1
 800abca:	4603      	mov	r3, r0
 800abcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abd0:	b11a      	cbz	r2, 800abda <strchr+0x12>
 800abd2:	428a      	cmp	r2, r1
 800abd4:	d1f9      	bne.n	800abca <strchr+0x2>
 800abd6:	4618      	mov	r0, r3
 800abd8:	4770      	bx	lr
 800abda:	2900      	cmp	r1, #0
 800abdc:	bf18      	it	ne
 800abde:	2300      	movne	r3, #0
 800abe0:	e7f9      	b.n	800abd6 <strchr+0xe>

0800abe2 <strcspn>:
 800abe2:	b570      	push	{r4, r5, r6, lr}
 800abe4:	4603      	mov	r3, r0
 800abe6:	461e      	mov	r6, r3
 800abe8:	f813 4b01 	ldrb.w	r4, [r3], #1
 800abec:	b144      	cbz	r4, 800ac00 <strcspn+0x1e>
 800abee:	1e4a      	subs	r2, r1, #1
 800abf0:	e001      	b.n	800abf6 <strcspn+0x14>
 800abf2:	42a5      	cmp	r5, r4
 800abf4:	d004      	beq.n	800ac00 <strcspn+0x1e>
 800abf6:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800abfa:	2d00      	cmp	r5, #0
 800abfc:	d1f9      	bne.n	800abf2 <strcspn+0x10>
 800abfe:	e7f2      	b.n	800abe6 <strcspn+0x4>
 800ac00:	1a30      	subs	r0, r6, r0
 800ac02:	bd70      	pop	{r4, r5, r6, pc}

0800ac04 <strncpy>:
 800ac04:	b510      	push	{r4, lr}
 800ac06:	3901      	subs	r1, #1
 800ac08:	4603      	mov	r3, r0
 800ac0a:	b132      	cbz	r2, 800ac1a <strncpy+0x16>
 800ac0c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ac10:	f803 4b01 	strb.w	r4, [r3], #1
 800ac14:	3a01      	subs	r2, #1
 800ac16:	2c00      	cmp	r4, #0
 800ac18:	d1f7      	bne.n	800ac0a <strncpy+0x6>
 800ac1a:	441a      	add	r2, r3
 800ac1c:	2100      	movs	r1, #0
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d100      	bne.n	800ac24 <strncpy+0x20>
 800ac22:	bd10      	pop	{r4, pc}
 800ac24:	f803 1b01 	strb.w	r1, [r3], #1
 800ac28:	e7f9      	b.n	800ac1e <strncpy+0x1a>

0800ac2a <strstr>:
 800ac2a:	780a      	ldrb	r2, [r1, #0]
 800ac2c:	b570      	push	{r4, r5, r6, lr}
 800ac2e:	b96a      	cbnz	r2, 800ac4c <strstr+0x22>
 800ac30:	bd70      	pop	{r4, r5, r6, pc}
 800ac32:	429a      	cmp	r2, r3
 800ac34:	d109      	bne.n	800ac4a <strstr+0x20>
 800ac36:	460c      	mov	r4, r1
 800ac38:	4605      	mov	r5, r0
 800ac3a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d0f6      	beq.n	800ac30 <strstr+0x6>
 800ac42:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800ac46:	429e      	cmp	r6, r3
 800ac48:	d0f7      	beq.n	800ac3a <strstr+0x10>
 800ac4a:	3001      	adds	r0, #1
 800ac4c:	7803      	ldrb	r3, [r0, #0]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d1ef      	bne.n	800ac32 <strstr+0x8>
 800ac52:	4618      	mov	r0, r3
 800ac54:	e7ec      	b.n	800ac30 <strstr+0x6>
	...

0800ac58 <_strtol_l.constprop.0>:
 800ac58:	2b01      	cmp	r3, #1
 800ac5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac5e:	d001      	beq.n	800ac64 <_strtol_l.constprop.0+0xc>
 800ac60:	2b24      	cmp	r3, #36	; 0x24
 800ac62:	d906      	bls.n	800ac72 <_strtol_l.constprop.0+0x1a>
 800ac64:	f7ff faba 	bl	800a1dc <__errno>
 800ac68:	2316      	movs	r3, #22
 800ac6a:	6003      	str	r3, [r0, #0]
 800ac6c:	2000      	movs	r0, #0
 800ac6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac72:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800ad58 <_strtol_l.constprop.0+0x100>
 800ac76:	460d      	mov	r5, r1
 800ac78:	462e      	mov	r6, r5
 800ac7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac7e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800ac82:	f017 0708 	ands.w	r7, r7, #8
 800ac86:	d1f7      	bne.n	800ac78 <_strtol_l.constprop.0+0x20>
 800ac88:	2c2d      	cmp	r4, #45	; 0x2d
 800ac8a:	d132      	bne.n	800acf2 <_strtol_l.constprop.0+0x9a>
 800ac8c:	782c      	ldrb	r4, [r5, #0]
 800ac8e:	2701      	movs	r7, #1
 800ac90:	1cb5      	adds	r5, r6, #2
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d05b      	beq.n	800ad4e <_strtol_l.constprop.0+0xf6>
 800ac96:	2b10      	cmp	r3, #16
 800ac98:	d109      	bne.n	800acae <_strtol_l.constprop.0+0x56>
 800ac9a:	2c30      	cmp	r4, #48	; 0x30
 800ac9c:	d107      	bne.n	800acae <_strtol_l.constprop.0+0x56>
 800ac9e:	782c      	ldrb	r4, [r5, #0]
 800aca0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800aca4:	2c58      	cmp	r4, #88	; 0x58
 800aca6:	d14d      	bne.n	800ad44 <_strtol_l.constprop.0+0xec>
 800aca8:	786c      	ldrb	r4, [r5, #1]
 800acaa:	2310      	movs	r3, #16
 800acac:	3502      	adds	r5, #2
 800acae:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800acb2:	f108 38ff 	add.w	r8, r8, #4294967295
 800acb6:	f04f 0c00 	mov.w	ip, #0
 800acba:	fbb8 f9f3 	udiv	r9, r8, r3
 800acbe:	4666      	mov	r6, ip
 800acc0:	fb03 8a19 	mls	sl, r3, r9, r8
 800acc4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800acc8:	f1be 0f09 	cmp.w	lr, #9
 800accc:	d816      	bhi.n	800acfc <_strtol_l.constprop.0+0xa4>
 800acce:	4674      	mov	r4, lr
 800acd0:	42a3      	cmp	r3, r4
 800acd2:	dd24      	ble.n	800ad1e <_strtol_l.constprop.0+0xc6>
 800acd4:	f1bc 0f00 	cmp.w	ip, #0
 800acd8:	db1e      	blt.n	800ad18 <_strtol_l.constprop.0+0xc0>
 800acda:	45b1      	cmp	r9, r6
 800acdc:	d31c      	bcc.n	800ad18 <_strtol_l.constprop.0+0xc0>
 800acde:	d101      	bne.n	800ace4 <_strtol_l.constprop.0+0x8c>
 800ace0:	45a2      	cmp	sl, r4
 800ace2:	db19      	blt.n	800ad18 <_strtol_l.constprop.0+0xc0>
 800ace4:	fb06 4603 	mla	r6, r6, r3, r4
 800ace8:	f04f 0c01 	mov.w	ip, #1
 800acec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800acf0:	e7e8      	b.n	800acc4 <_strtol_l.constprop.0+0x6c>
 800acf2:	2c2b      	cmp	r4, #43	; 0x2b
 800acf4:	bf04      	itt	eq
 800acf6:	782c      	ldrbeq	r4, [r5, #0]
 800acf8:	1cb5      	addeq	r5, r6, #2
 800acfa:	e7ca      	b.n	800ac92 <_strtol_l.constprop.0+0x3a>
 800acfc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ad00:	f1be 0f19 	cmp.w	lr, #25
 800ad04:	d801      	bhi.n	800ad0a <_strtol_l.constprop.0+0xb2>
 800ad06:	3c37      	subs	r4, #55	; 0x37
 800ad08:	e7e2      	b.n	800acd0 <_strtol_l.constprop.0+0x78>
 800ad0a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ad0e:	f1be 0f19 	cmp.w	lr, #25
 800ad12:	d804      	bhi.n	800ad1e <_strtol_l.constprop.0+0xc6>
 800ad14:	3c57      	subs	r4, #87	; 0x57
 800ad16:	e7db      	b.n	800acd0 <_strtol_l.constprop.0+0x78>
 800ad18:	f04f 3cff 	mov.w	ip, #4294967295
 800ad1c:	e7e6      	b.n	800acec <_strtol_l.constprop.0+0x94>
 800ad1e:	f1bc 0f00 	cmp.w	ip, #0
 800ad22:	da05      	bge.n	800ad30 <_strtol_l.constprop.0+0xd8>
 800ad24:	2322      	movs	r3, #34	; 0x22
 800ad26:	6003      	str	r3, [r0, #0]
 800ad28:	4646      	mov	r6, r8
 800ad2a:	b942      	cbnz	r2, 800ad3e <_strtol_l.constprop.0+0xe6>
 800ad2c:	4630      	mov	r0, r6
 800ad2e:	e79e      	b.n	800ac6e <_strtol_l.constprop.0+0x16>
 800ad30:	b107      	cbz	r7, 800ad34 <_strtol_l.constprop.0+0xdc>
 800ad32:	4276      	negs	r6, r6
 800ad34:	2a00      	cmp	r2, #0
 800ad36:	d0f9      	beq.n	800ad2c <_strtol_l.constprop.0+0xd4>
 800ad38:	f1bc 0f00 	cmp.w	ip, #0
 800ad3c:	d000      	beq.n	800ad40 <_strtol_l.constprop.0+0xe8>
 800ad3e:	1e69      	subs	r1, r5, #1
 800ad40:	6011      	str	r1, [r2, #0]
 800ad42:	e7f3      	b.n	800ad2c <_strtol_l.constprop.0+0xd4>
 800ad44:	2430      	movs	r4, #48	; 0x30
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d1b1      	bne.n	800acae <_strtol_l.constprop.0+0x56>
 800ad4a:	2308      	movs	r3, #8
 800ad4c:	e7af      	b.n	800acae <_strtol_l.constprop.0+0x56>
 800ad4e:	2c30      	cmp	r4, #48	; 0x30
 800ad50:	d0a5      	beq.n	800ac9e <_strtol_l.constprop.0+0x46>
 800ad52:	230a      	movs	r3, #10
 800ad54:	e7ab      	b.n	800acae <_strtol_l.constprop.0+0x56>
 800ad56:	bf00      	nop
 800ad58:	0800e739 	.word	0x0800e739

0800ad5c <strtol>:
 800ad5c:	4613      	mov	r3, r2
 800ad5e:	460a      	mov	r2, r1
 800ad60:	4601      	mov	r1, r0
 800ad62:	4802      	ldr	r0, [pc, #8]	; (800ad6c <strtol+0x10>)
 800ad64:	6800      	ldr	r0, [r0, #0]
 800ad66:	f7ff bf77 	b.w	800ac58 <_strtol_l.constprop.0>
 800ad6a:	bf00      	nop
 800ad6c:	2000001c 	.word	0x2000001c

0800ad70 <quorem>:
 800ad70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad74:	6903      	ldr	r3, [r0, #16]
 800ad76:	690c      	ldr	r4, [r1, #16]
 800ad78:	42a3      	cmp	r3, r4
 800ad7a:	4607      	mov	r7, r0
 800ad7c:	f2c0 8081 	blt.w	800ae82 <quorem+0x112>
 800ad80:	3c01      	subs	r4, #1
 800ad82:	f101 0814 	add.w	r8, r1, #20
 800ad86:	f100 0514 	add.w	r5, r0, #20
 800ad8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad8e:	9301      	str	r3, [sp, #4]
 800ad90:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ad94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad98:	3301      	adds	r3, #1
 800ad9a:	429a      	cmp	r2, r3
 800ad9c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ada0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ada4:	fbb2 f6f3 	udiv	r6, r2, r3
 800ada8:	d331      	bcc.n	800ae0e <quorem+0x9e>
 800adaa:	f04f 0e00 	mov.w	lr, #0
 800adae:	4640      	mov	r0, r8
 800adb0:	46ac      	mov	ip, r5
 800adb2:	46f2      	mov	sl, lr
 800adb4:	f850 2b04 	ldr.w	r2, [r0], #4
 800adb8:	b293      	uxth	r3, r2
 800adba:	fb06 e303 	mla	r3, r6, r3, lr
 800adbe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800adc2:	b29b      	uxth	r3, r3
 800adc4:	ebaa 0303 	sub.w	r3, sl, r3
 800adc8:	f8dc a000 	ldr.w	sl, [ip]
 800adcc:	0c12      	lsrs	r2, r2, #16
 800adce:	fa13 f38a 	uxtah	r3, r3, sl
 800add2:	fb06 e202 	mla	r2, r6, r2, lr
 800add6:	9300      	str	r3, [sp, #0]
 800add8:	9b00      	ldr	r3, [sp, #0]
 800adda:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800adde:	b292      	uxth	r2, r2
 800ade0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ade4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ade8:	f8bd 3000 	ldrh.w	r3, [sp]
 800adec:	4581      	cmp	r9, r0
 800adee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800adf2:	f84c 3b04 	str.w	r3, [ip], #4
 800adf6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800adfa:	d2db      	bcs.n	800adb4 <quorem+0x44>
 800adfc:	f855 300b 	ldr.w	r3, [r5, fp]
 800ae00:	b92b      	cbnz	r3, 800ae0e <quorem+0x9e>
 800ae02:	9b01      	ldr	r3, [sp, #4]
 800ae04:	3b04      	subs	r3, #4
 800ae06:	429d      	cmp	r5, r3
 800ae08:	461a      	mov	r2, r3
 800ae0a:	d32e      	bcc.n	800ae6a <quorem+0xfa>
 800ae0c:	613c      	str	r4, [r7, #16]
 800ae0e:	4638      	mov	r0, r7
 800ae10:	f001 faea 	bl	800c3e8 <__mcmp>
 800ae14:	2800      	cmp	r0, #0
 800ae16:	db24      	blt.n	800ae62 <quorem+0xf2>
 800ae18:	3601      	adds	r6, #1
 800ae1a:	4628      	mov	r0, r5
 800ae1c:	f04f 0c00 	mov.w	ip, #0
 800ae20:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae24:	f8d0 e000 	ldr.w	lr, [r0]
 800ae28:	b293      	uxth	r3, r2
 800ae2a:	ebac 0303 	sub.w	r3, ip, r3
 800ae2e:	0c12      	lsrs	r2, r2, #16
 800ae30:	fa13 f38e 	uxtah	r3, r3, lr
 800ae34:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ae38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae3c:	b29b      	uxth	r3, r3
 800ae3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae42:	45c1      	cmp	r9, r8
 800ae44:	f840 3b04 	str.w	r3, [r0], #4
 800ae48:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ae4c:	d2e8      	bcs.n	800ae20 <quorem+0xb0>
 800ae4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae56:	b922      	cbnz	r2, 800ae62 <quorem+0xf2>
 800ae58:	3b04      	subs	r3, #4
 800ae5a:	429d      	cmp	r5, r3
 800ae5c:	461a      	mov	r2, r3
 800ae5e:	d30a      	bcc.n	800ae76 <quorem+0x106>
 800ae60:	613c      	str	r4, [r7, #16]
 800ae62:	4630      	mov	r0, r6
 800ae64:	b003      	add	sp, #12
 800ae66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae6a:	6812      	ldr	r2, [r2, #0]
 800ae6c:	3b04      	subs	r3, #4
 800ae6e:	2a00      	cmp	r2, #0
 800ae70:	d1cc      	bne.n	800ae0c <quorem+0x9c>
 800ae72:	3c01      	subs	r4, #1
 800ae74:	e7c7      	b.n	800ae06 <quorem+0x96>
 800ae76:	6812      	ldr	r2, [r2, #0]
 800ae78:	3b04      	subs	r3, #4
 800ae7a:	2a00      	cmp	r2, #0
 800ae7c:	d1f0      	bne.n	800ae60 <quorem+0xf0>
 800ae7e:	3c01      	subs	r4, #1
 800ae80:	e7eb      	b.n	800ae5a <quorem+0xea>
 800ae82:	2000      	movs	r0, #0
 800ae84:	e7ee      	b.n	800ae64 <quorem+0xf4>
	...

0800ae88 <_dtoa_r>:
 800ae88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae8c:	ed2d 8b04 	vpush	{d8-d9}
 800ae90:	ec57 6b10 	vmov	r6, r7, d0
 800ae94:	b093      	sub	sp, #76	; 0x4c
 800ae96:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ae98:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ae9c:	9106      	str	r1, [sp, #24]
 800ae9e:	ee10 aa10 	vmov	sl, s0
 800aea2:	4604      	mov	r4, r0
 800aea4:	9209      	str	r2, [sp, #36]	; 0x24
 800aea6:	930c      	str	r3, [sp, #48]	; 0x30
 800aea8:	46bb      	mov	fp, r7
 800aeaa:	b975      	cbnz	r5, 800aeca <_dtoa_r+0x42>
 800aeac:	2010      	movs	r0, #16
 800aeae:	f001 f811 	bl	800bed4 <malloc>
 800aeb2:	4602      	mov	r2, r0
 800aeb4:	6260      	str	r0, [r4, #36]	; 0x24
 800aeb6:	b920      	cbnz	r0, 800aec2 <_dtoa_r+0x3a>
 800aeb8:	4ba7      	ldr	r3, [pc, #668]	; (800b158 <_dtoa_r+0x2d0>)
 800aeba:	21ea      	movs	r1, #234	; 0xea
 800aebc:	48a7      	ldr	r0, [pc, #668]	; (800b15c <_dtoa_r+0x2d4>)
 800aebe:	f002 f8bb 	bl	800d038 <__assert_func>
 800aec2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aec6:	6005      	str	r5, [r0, #0]
 800aec8:	60c5      	str	r5, [r0, #12]
 800aeca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aecc:	6819      	ldr	r1, [r3, #0]
 800aece:	b151      	cbz	r1, 800aee6 <_dtoa_r+0x5e>
 800aed0:	685a      	ldr	r2, [r3, #4]
 800aed2:	604a      	str	r2, [r1, #4]
 800aed4:	2301      	movs	r3, #1
 800aed6:	4093      	lsls	r3, r2
 800aed8:	608b      	str	r3, [r1, #8]
 800aeda:	4620      	mov	r0, r4
 800aedc:	f001 f842 	bl	800bf64 <_Bfree>
 800aee0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aee2:	2200      	movs	r2, #0
 800aee4:	601a      	str	r2, [r3, #0]
 800aee6:	1e3b      	subs	r3, r7, #0
 800aee8:	bfaa      	itet	ge
 800aeea:	2300      	movge	r3, #0
 800aeec:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800aef0:	f8c8 3000 	strge.w	r3, [r8]
 800aef4:	4b9a      	ldr	r3, [pc, #616]	; (800b160 <_dtoa_r+0x2d8>)
 800aef6:	bfbc      	itt	lt
 800aef8:	2201      	movlt	r2, #1
 800aefa:	f8c8 2000 	strlt.w	r2, [r8]
 800aefe:	ea33 030b 	bics.w	r3, r3, fp
 800af02:	d11b      	bne.n	800af3c <_dtoa_r+0xb4>
 800af04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af06:	f242 730f 	movw	r3, #9999	; 0x270f
 800af0a:	6013      	str	r3, [r2, #0]
 800af0c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af10:	4333      	orrs	r3, r6
 800af12:	f000 8592 	beq.w	800ba3a <_dtoa_r+0xbb2>
 800af16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af18:	b963      	cbnz	r3, 800af34 <_dtoa_r+0xac>
 800af1a:	4b92      	ldr	r3, [pc, #584]	; (800b164 <_dtoa_r+0x2dc>)
 800af1c:	e022      	b.n	800af64 <_dtoa_r+0xdc>
 800af1e:	4b92      	ldr	r3, [pc, #584]	; (800b168 <_dtoa_r+0x2e0>)
 800af20:	9301      	str	r3, [sp, #4]
 800af22:	3308      	adds	r3, #8
 800af24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800af26:	6013      	str	r3, [r2, #0]
 800af28:	9801      	ldr	r0, [sp, #4]
 800af2a:	b013      	add	sp, #76	; 0x4c
 800af2c:	ecbd 8b04 	vpop	{d8-d9}
 800af30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af34:	4b8b      	ldr	r3, [pc, #556]	; (800b164 <_dtoa_r+0x2dc>)
 800af36:	9301      	str	r3, [sp, #4]
 800af38:	3303      	adds	r3, #3
 800af3a:	e7f3      	b.n	800af24 <_dtoa_r+0x9c>
 800af3c:	2200      	movs	r2, #0
 800af3e:	2300      	movs	r3, #0
 800af40:	4650      	mov	r0, sl
 800af42:	4659      	mov	r1, fp
 800af44:	f7f5 fdc0 	bl	8000ac8 <__aeabi_dcmpeq>
 800af48:	ec4b ab19 	vmov	d9, sl, fp
 800af4c:	4680      	mov	r8, r0
 800af4e:	b158      	cbz	r0, 800af68 <_dtoa_r+0xe0>
 800af50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af52:	2301      	movs	r3, #1
 800af54:	6013      	str	r3, [r2, #0]
 800af56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af58:	2b00      	cmp	r3, #0
 800af5a:	f000 856b 	beq.w	800ba34 <_dtoa_r+0xbac>
 800af5e:	4883      	ldr	r0, [pc, #524]	; (800b16c <_dtoa_r+0x2e4>)
 800af60:	6018      	str	r0, [r3, #0]
 800af62:	1e43      	subs	r3, r0, #1
 800af64:	9301      	str	r3, [sp, #4]
 800af66:	e7df      	b.n	800af28 <_dtoa_r+0xa0>
 800af68:	ec4b ab10 	vmov	d0, sl, fp
 800af6c:	aa10      	add	r2, sp, #64	; 0x40
 800af6e:	a911      	add	r1, sp, #68	; 0x44
 800af70:	4620      	mov	r0, r4
 800af72:	f001 fadf 	bl	800c534 <__d2b>
 800af76:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800af7a:	ee08 0a10 	vmov	s16, r0
 800af7e:	2d00      	cmp	r5, #0
 800af80:	f000 8084 	beq.w	800b08c <_dtoa_r+0x204>
 800af84:	ee19 3a90 	vmov	r3, s19
 800af88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af8c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800af90:	4656      	mov	r6, sl
 800af92:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800af96:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800af9a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800af9e:	4b74      	ldr	r3, [pc, #464]	; (800b170 <_dtoa_r+0x2e8>)
 800afa0:	2200      	movs	r2, #0
 800afa2:	4630      	mov	r0, r6
 800afa4:	4639      	mov	r1, r7
 800afa6:	f7f5 f96f 	bl	8000288 <__aeabi_dsub>
 800afaa:	a365      	add	r3, pc, #404	; (adr r3, 800b140 <_dtoa_r+0x2b8>)
 800afac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb0:	f7f5 fb22 	bl	80005f8 <__aeabi_dmul>
 800afb4:	a364      	add	r3, pc, #400	; (adr r3, 800b148 <_dtoa_r+0x2c0>)
 800afb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afba:	f7f5 f967 	bl	800028c <__adddf3>
 800afbe:	4606      	mov	r6, r0
 800afc0:	4628      	mov	r0, r5
 800afc2:	460f      	mov	r7, r1
 800afc4:	f7f5 faae 	bl	8000524 <__aeabi_i2d>
 800afc8:	a361      	add	r3, pc, #388	; (adr r3, 800b150 <_dtoa_r+0x2c8>)
 800afca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afce:	f7f5 fb13 	bl	80005f8 <__aeabi_dmul>
 800afd2:	4602      	mov	r2, r0
 800afd4:	460b      	mov	r3, r1
 800afd6:	4630      	mov	r0, r6
 800afd8:	4639      	mov	r1, r7
 800afda:	f7f5 f957 	bl	800028c <__adddf3>
 800afde:	4606      	mov	r6, r0
 800afe0:	460f      	mov	r7, r1
 800afe2:	f7f5 fdb9 	bl	8000b58 <__aeabi_d2iz>
 800afe6:	2200      	movs	r2, #0
 800afe8:	9000      	str	r0, [sp, #0]
 800afea:	2300      	movs	r3, #0
 800afec:	4630      	mov	r0, r6
 800afee:	4639      	mov	r1, r7
 800aff0:	f7f5 fd74 	bl	8000adc <__aeabi_dcmplt>
 800aff4:	b150      	cbz	r0, 800b00c <_dtoa_r+0x184>
 800aff6:	9800      	ldr	r0, [sp, #0]
 800aff8:	f7f5 fa94 	bl	8000524 <__aeabi_i2d>
 800affc:	4632      	mov	r2, r6
 800affe:	463b      	mov	r3, r7
 800b000:	f7f5 fd62 	bl	8000ac8 <__aeabi_dcmpeq>
 800b004:	b910      	cbnz	r0, 800b00c <_dtoa_r+0x184>
 800b006:	9b00      	ldr	r3, [sp, #0]
 800b008:	3b01      	subs	r3, #1
 800b00a:	9300      	str	r3, [sp, #0]
 800b00c:	9b00      	ldr	r3, [sp, #0]
 800b00e:	2b16      	cmp	r3, #22
 800b010:	d85a      	bhi.n	800b0c8 <_dtoa_r+0x240>
 800b012:	9a00      	ldr	r2, [sp, #0]
 800b014:	4b57      	ldr	r3, [pc, #348]	; (800b174 <_dtoa_r+0x2ec>)
 800b016:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b01e:	ec51 0b19 	vmov	r0, r1, d9
 800b022:	f7f5 fd5b 	bl	8000adc <__aeabi_dcmplt>
 800b026:	2800      	cmp	r0, #0
 800b028:	d050      	beq.n	800b0cc <_dtoa_r+0x244>
 800b02a:	9b00      	ldr	r3, [sp, #0]
 800b02c:	3b01      	subs	r3, #1
 800b02e:	9300      	str	r3, [sp, #0]
 800b030:	2300      	movs	r3, #0
 800b032:	930b      	str	r3, [sp, #44]	; 0x2c
 800b034:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b036:	1b5d      	subs	r5, r3, r5
 800b038:	1e6b      	subs	r3, r5, #1
 800b03a:	9305      	str	r3, [sp, #20]
 800b03c:	bf45      	ittet	mi
 800b03e:	f1c5 0301 	rsbmi	r3, r5, #1
 800b042:	9304      	strmi	r3, [sp, #16]
 800b044:	2300      	movpl	r3, #0
 800b046:	2300      	movmi	r3, #0
 800b048:	bf4c      	ite	mi
 800b04a:	9305      	strmi	r3, [sp, #20]
 800b04c:	9304      	strpl	r3, [sp, #16]
 800b04e:	9b00      	ldr	r3, [sp, #0]
 800b050:	2b00      	cmp	r3, #0
 800b052:	db3d      	blt.n	800b0d0 <_dtoa_r+0x248>
 800b054:	9b05      	ldr	r3, [sp, #20]
 800b056:	9a00      	ldr	r2, [sp, #0]
 800b058:	920a      	str	r2, [sp, #40]	; 0x28
 800b05a:	4413      	add	r3, r2
 800b05c:	9305      	str	r3, [sp, #20]
 800b05e:	2300      	movs	r3, #0
 800b060:	9307      	str	r3, [sp, #28]
 800b062:	9b06      	ldr	r3, [sp, #24]
 800b064:	2b09      	cmp	r3, #9
 800b066:	f200 8089 	bhi.w	800b17c <_dtoa_r+0x2f4>
 800b06a:	2b05      	cmp	r3, #5
 800b06c:	bfc4      	itt	gt
 800b06e:	3b04      	subgt	r3, #4
 800b070:	9306      	strgt	r3, [sp, #24]
 800b072:	9b06      	ldr	r3, [sp, #24]
 800b074:	f1a3 0302 	sub.w	r3, r3, #2
 800b078:	bfcc      	ite	gt
 800b07a:	2500      	movgt	r5, #0
 800b07c:	2501      	movle	r5, #1
 800b07e:	2b03      	cmp	r3, #3
 800b080:	f200 8087 	bhi.w	800b192 <_dtoa_r+0x30a>
 800b084:	e8df f003 	tbb	[pc, r3]
 800b088:	59383a2d 	.word	0x59383a2d
 800b08c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b090:	441d      	add	r5, r3
 800b092:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b096:	2b20      	cmp	r3, #32
 800b098:	bfc1      	itttt	gt
 800b09a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b09e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b0a2:	fa0b f303 	lslgt.w	r3, fp, r3
 800b0a6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b0aa:	bfda      	itte	le
 800b0ac:	f1c3 0320 	rsble	r3, r3, #32
 800b0b0:	fa06 f003 	lslle.w	r0, r6, r3
 800b0b4:	4318      	orrgt	r0, r3
 800b0b6:	f7f5 fa25 	bl	8000504 <__aeabi_ui2d>
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	4606      	mov	r6, r0
 800b0be:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b0c2:	3d01      	subs	r5, #1
 800b0c4:	930e      	str	r3, [sp, #56]	; 0x38
 800b0c6:	e76a      	b.n	800af9e <_dtoa_r+0x116>
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	e7b2      	b.n	800b032 <_dtoa_r+0x1aa>
 800b0cc:	900b      	str	r0, [sp, #44]	; 0x2c
 800b0ce:	e7b1      	b.n	800b034 <_dtoa_r+0x1ac>
 800b0d0:	9b04      	ldr	r3, [sp, #16]
 800b0d2:	9a00      	ldr	r2, [sp, #0]
 800b0d4:	1a9b      	subs	r3, r3, r2
 800b0d6:	9304      	str	r3, [sp, #16]
 800b0d8:	4253      	negs	r3, r2
 800b0da:	9307      	str	r3, [sp, #28]
 800b0dc:	2300      	movs	r3, #0
 800b0de:	930a      	str	r3, [sp, #40]	; 0x28
 800b0e0:	e7bf      	b.n	800b062 <_dtoa_r+0x1da>
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	9308      	str	r3, [sp, #32]
 800b0e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	dc55      	bgt.n	800b198 <_dtoa_r+0x310>
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b0f2:	461a      	mov	r2, r3
 800b0f4:	9209      	str	r2, [sp, #36]	; 0x24
 800b0f6:	e00c      	b.n	800b112 <_dtoa_r+0x28a>
 800b0f8:	2301      	movs	r3, #1
 800b0fa:	e7f3      	b.n	800b0e4 <_dtoa_r+0x25c>
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b100:	9308      	str	r3, [sp, #32]
 800b102:	9b00      	ldr	r3, [sp, #0]
 800b104:	4413      	add	r3, r2
 800b106:	9302      	str	r3, [sp, #8]
 800b108:	3301      	adds	r3, #1
 800b10a:	2b01      	cmp	r3, #1
 800b10c:	9303      	str	r3, [sp, #12]
 800b10e:	bfb8      	it	lt
 800b110:	2301      	movlt	r3, #1
 800b112:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b114:	2200      	movs	r2, #0
 800b116:	6042      	str	r2, [r0, #4]
 800b118:	2204      	movs	r2, #4
 800b11a:	f102 0614 	add.w	r6, r2, #20
 800b11e:	429e      	cmp	r6, r3
 800b120:	6841      	ldr	r1, [r0, #4]
 800b122:	d93d      	bls.n	800b1a0 <_dtoa_r+0x318>
 800b124:	4620      	mov	r0, r4
 800b126:	f000 fedd 	bl	800bee4 <_Balloc>
 800b12a:	9001      	str	r0, [sp, #4]
 800b12c:	2800      	cmp	r0, #0
 800b12e:	d13b      	bne.n	800b1a8 <_dtoa_r+0x320>
 800b130:	4b11      	ldr	r3, [pc, #68]	; (800b178 <_dtoa_r+0x2f0>)
 800b132:	4602      	mov	r2, r0
 800b134:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b138:	e6c0      	b.n	800aebc <_dtoa_r+0x34>
 800b13a:	2301      	movs	r3, #1
 800b13c:	e7df      	b.n	800b0fe <_dtoa_r+0x276>
 800b13e:	bf00      	nop
 800b140:	636f4361 	.word	0x636f4361
 800b144:	3fd287a7 	.word	0x3fd287a7
 800b148:	8b60c8b3 	.word	0x8b60c8b3
 800b14c:	3fc68a28 	.word	0x3fc68a28
 800b150:	509f79fb 	.word	0x509f79fb
 800b154:	3fd34413 	.word	0x3fd34413
 800b158:	0800e846 	.word	0x0800e846
 800b15c:	0800e85d 	.word	0x0800e85d
 800b160:	7ff00000 	.word	0x7ff00000
 800b164:	0800e842 	.word	0x0800e842
 800b168:	0800e839 	.word	0x0800e839
 800b16c:	0800e715 	.word	0x0800e715
 800b170:	3ff80000 	.word	0x3ff80000
 800b174:	0800e9b0 	.word	0x0800e9b0
 800b178:	0800e8b8 	.word	0x0800e8b8
 800b17c:	2501      	movs	r5, #1
 800b17e:	2300      	movs	r3, #0
 800b180:	9306      	str	r3, [sp, #24]
 800b182:	9508      	str	r5, [sp, #32]
 800b184:	f04f 33ff 	mov.w	r3, #4294967295
 800b188:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b18c:	2200      	movs	r2, #0
 800b18e:	2312      	movs	r3, #18
 800b190:	e7b0      	b.n	800b0f4 <_dtoa_r+0x26c>
 800b192:	2301      	movs	r3, #1
 800b194:	9308      	str	r3, [sp, #32]
 800b196:	e7f5      	b.n	800b184 <_dtoa_r+0x2fc>
 800b198:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b19a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b19e:	e7b8      	b.n	800b112 <_dtoa_r+0x28a>
 800b1a0:	3101      	adds	r1, #1
 800b1a2:	6041      	str	r1, [r0, #4]
 800b1a4:	0052      	lsls	r2, r2, #1
 800b1a6:	e7b8      	b.n	800b11a <_dtoa_r+0x292>
 800b1a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1aa:	9a01      	ldr	r2, [sp, #4]
 800b1ac:	601a      	str	r2, [r3, #0]
 800b1ae:	9b03      	ldr	r3, [sp, #12]
 800b1b0:	2b0e      	cmp	r3, #14
 800b1b2:	f200 809d 	bhi.w	800b2f0 <_dtoa_r+0x468>
 800b1b6:	2d00      	cmp	r5, #0
 800b1b8:	f000 809a 	beq.w	800b2f0 <_dtoa_r+0x468>
 800b1bc:	9b00      	ldr	r3, [sp, #0]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	dd32      	ble.n	800b228 <_dtoa_r+0x3a0>
 800b1c2:	4ab7      	ldr	r2, [pc, #732]	; (800b4a0 <_dtoa_r+0x618>)
 800b1c4:	f003 030f 	and.w	r3, r3, #15
 800b1c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b1cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b1d0:	9b00      	ldr	r3, [sp, #0]
 800b1d2:	05d8      	lsls	r0, r3, #23
 800b1d4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b1d8:	d516      	bpl.n	800b208 <_dtoa_r+0x380>
 800b1da:	4bb2      	ldr	r3, [pc, #712]	; (800b4a4 <_dtoa_r+0x61c>)
 800b1dc:	ec51 0b19 	vmov	r0, r1, d9
 800b1e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b1e4:	f7f5 fb32 	bl	800084c <__aeabi_ddiv>
 800b1e8:	f007 070f 	and.w	r7, r7, #15
 800b1ec:	4682      	mov	sl, r0
 800b1ee:	468b      	mov	fp, r1
 800b1f0:	2503      	movs	r5, #3
 800b1f2:	4eac      	ldr	r6, [pc, #688]	; (800b4a4 <_dtoa_r+0x61c>)
 800b1f4:	b957      	cbnz	r7, 800b20c <_dtoa_r+0x384>
 800b1f6:	4642      	mov	r2, r8
 800b1f8:	464b      	mov	r3, r9
 800b1fa:	4650      	mov	r0, sl
 800b1fc:	4659      	mov	r1, fp
 800b1fe:	f7f5 fb25 	bl	800084c <__aeabi_ddiv>
 800b202:	4682      	mov	sl, r0
 800b204:	468b      	mov	fp, r1
 800b206:	e028      	b.n	800b25a <_dtoa_r+0x3d2>
 800b208:	2502      	movs	r5, #2
 800b20a:	e7f2      	b.n	800b1f2 <_dtoa_r+0x36a>
 800b20c:	07f9      	lsls	r1, r7, #31
 800b20e:	d508      	bpl.n	800b222 <_dtoa_r+0x39a>
 800b210:	4640      	mov	r0, r8
 800b212:	4649      	mov	r1, r9
 800b214:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b218:	f7f5 f9ee 	bl	80005f8 <__aeabi_dmul>
 800b21c:	3501      	adds	r5, #1
 800b21e:	4680      	mov	r8, r0
 800b220:	4689      	mov	r9, r1
 800b222:	107f      	asrs	r7, r7, #1
 800b224:	3608      	adds	r6, #8
 800b226:	e7e5      	b.n	800b1f4 <_dtoa_r+0x36c>
 800b228:	f000 809b 	beq.w	800b362 <_dtoa_r+0x4da>
 800b22c:	9b00      	ldr	r3, [sp, #0]
 800b22e:	4f9d      	ldr	r7, [pc, #628]	; (800b4a4 <_dtoa_r+0x61c>)
 800b230:	425e      	negs	r6, r3
 800b232:	4b9b      	ldr	r3, [pc, #620]	; (800b4a0 <_dtoa_r+0x618>)
 800b234:	f006 020f 	and.w	r2, r6, #15
 800b238:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b240:	ec51 0b19 	vmov	r0, r1, d9
 800b244:	f7f5 f9d8 	bl	80005f8 <__aeabi_dmul>
 800b248:	1136      	asrs	r6, r6, #4
 800b24a:	4682      	mov	sl, r0
 800b24c:	468b      	mov	fp, r1
 800b24e:	2300      	movs	r3, #0
 800b250:	2502      	movs	r5, #2
 800b252:	2e00      	cmp	r6, #0
 800b254:	d17a      	bne.n	800b34c <_dtoa_r+0x4c4>
 800b256:	2b00      	cmp	r3, #0
 800b258:	d1d3      	bne.n	800b202 <_dtoa_r+0x37a>
 800b25a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	f000 8082 	beq.w	800b366 <_dtoa_r+0x4de>
 800b262:	4b91      	ldr	r3, [pc, #580]	; (800b4a8 <_dtoa_r+0x620>)
 800b264:	2200      	movs	r2, #0
 800b266:	4650      	mov	r0, sl
 800b268:	4659      	mov	r1, fp
 800b26a:	f7f5 fc37 	bl	8000adc <__aeabi_dcmplt>
 800b26e:	2800      	cmp	r0, #0
 800b270:	d079      	beq.n	800b366 <_dtoa_r+0x4de>
 800b272:	9b03      	ldr	r3, [sp, #12]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d076      	beq.n	800b366 <_dtoa_r+0x4de>
 800b278:	9b02      	ldr	r3, [sp, #8]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	dd36      	ble.n	800b2ec <_dtoa_r+0x464>
 800b27e:	9b00      	ldr	r3, [sp, #0]
 800b280:	4650      	mov	r0, sl
 800b282:	4659      	mov	r1, fp
 800b284:	1e5f      	subs	r7, r3, #1
 800b286:	2200      	movs	r2, #0
 800b288:	4b88      	ldr	r3, [pc, #544]	; (800b4ac <_dtoa_r+0x624>)
 800b28a:	f7f5 f9b5 	bl	80005f8 <__aeabi_dmul>
 800b28e:	9e02      	ldr	r6, [sp, #8]
 800b290:	4682      	mov	sl, r0
 800b292:	468b      	mov	fp, r1
 800b294:	3501      	adds	r5, #1
 800b296:	4628      	mov	r0, r5
 800b298:	f7f5 f944 	bl	8000524 <__aeabi_i2d>
 800b29c:	4652      	mov	r2, sl
 800b29e:	465b      	mov	r3, fp
 800b2a0:	f7f5 f9aa 	bl	80005f8 <__aeabi_dmul>
 800b2a4:	4b82      	ldr	r3, [pc, #520]	; (800b4b0 <_dtoa_r+0x628>)
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	f7f4 fff0 	bl	800028c <__adddf3>
 800b2ac:	46d0      	mov	r8, sl
 800b2ae:	46d9      	mov	r9, fp
 800b2b0:	4682      	mov	sl, r0
 800b2b2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b2b6:	2e00      	cmp	r6, #0
 800b2b8:	d158      	bne.n	800b36c <_dtoa_r+0x4e4>
 800b2ba:	4b7e      	ldr	r3, [pc, #504]	; (800b4b4 <_dtoa_r+0x62c>)
 800b2bc:	2200      	movs	r2, #0
 800b2be:	4640      	mov	r0, r8
 800b2c0:	4649      	mov	r1, r9
 800b2c2:	f7f4 ffe1 	bl	8000288 <__aeabi_dsub>
 800b2c6:	4652      	mov	r2, sl
 800b2c8:	465b      	mov	r3, fp
 800b2ca:	4680      	mov	r8, r0
 800b2cc:	4689      	mov	r9, r1
 800b2ce:	f7f5 fc23 	bl	8000b18 <__aeabi_dcmpgt>
 800b2d2:	2800      	cmp	r0, #0
 800b2d4:	f040 8295 	bne.w	800b802 <_dtoa_r+0x97a>
 800b2d8:	4652      	mov	r2, sl
 800b2da:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b2de:	4640      	mov	r0, r8
 800b2e0:	4649      	mov	r1, r9
 800b2e2:	f7f5 fbfb 	bl	8000adc <__aeabi_dcmplt>
 800b2e6:	2800      	cmp	r0, #0
 800b2e8:	f040 8289 	bne.w	800b7fe <_dtoa_r+0x976>
 800b2ec:	ec5b ab19 	vmov	sl, fp, d9
 800b2f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	f2c0 8148 	blt.w	800b588 <_dtoa_r+0x700>
 800b2f8:	9a00      	ldr	r2, [sp, #0]
 800b2fa:	2a0e      	cmp	r2, #14
 800b2fc:	f300 8144 	bgt.w	800b588 <_dtoa_r+0x700>
 800b300:	4b67      	ldr	r3, [pc, #412]	; (800b4a0 <_dtoa_r+0x618>)
 800b302:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b306:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b30a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	f280 80d5 	bge.w	800b4bc <_dtoa_r+0x634>
 800b312:	9b03      	ldr	r3, [sp, #12]
 800b314:	2b00      	cmp	r3, #0
 800b316:	f300 80d1 	bgt.w	800b4bc <_dtoa_r+0x634>
 800b31a:	f040 826f 	bne.w	800b7fc <_dtoa_r+0x974>
 800b31e:	4b65      	ldr	r3, [pc, #404]	; (800b4b4 <_dtoa_r+0x62c>)
 800b320:	2200      	movs	r2, #0
 800b322:	4640      	mov	r0, r8
 800b324:	4649      	mov	r1, r9
 800b326:	f7f5 f967 	bl	80005f8 <__aeabi_dmul>
 800b32a:	4652      	mov	r2, sl
 800b32c:	465b      	mov	r3, fp
 800b32e:	f7f5 fbe9 	bl	8000b04 <__aeabi_dcmpge>
 800b332:	9e03      	ldr	r6, [sp, #12]
 800b334:	4637      	mov	r7, r6
 800b336:	2800      	cmp	r0, #0
 800b338:	f040 8245 	bne.w	800b7c6 <_dtoa_r+0x93e>
 800b33c:	9d01      	ldr	r5, [sp, #4]
 800b33e:	2331      	movs	r3, #49	; 0x31
 800b340:	f805 3b01 	strb.w	r3, [r5], #1
 800b344:	9b00      	ldr	r3, [sp, #0]
 800b346:	3301      	adds	r3, #1
 800b348:	9300      	str	r3, [sp, #0]
 800b34a:	e240      	b.n	800b7ce <_dtoa_r+0x946>
 800b34c:	07f2      	lsls	r2, r6, #31
 800b34e:	d505      	bpl.n	800b35c <_dtoa_r+0x4d4>
 800b350:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b354:	f7f5 f950 	bl	80005f8 <__aeabi_dmul>
 800b358:	3501      	adds	r5, #1
 800b35a:	2301      	movs	r3, #1
 800b35c:	1076      	asrs	r6, r6, #1
 800b35e:	3708      	adds	r7, #8
 800b360:	e777      	b.n	800b252 <_dtoa_r+0x3ca>
 800b362:	2502      	movs	r5, #2
 800b364:	e779      	b.n	800b25a <_dtoa_r+0x3d2>
 800b366:	9f00      	ldr	r7, [sp, #0]
 800b368:	9e03      	ldr	r6, [sp, #12]
 800b36a:	e794      	b.n	800b296 <_dtoa_r+0x40e>
 800b36c:	9901      	ldr	r1, [sp, #4]
 800b36e:	4b4c      	ldr	r3, [pc, #304]	; (800b4a0 <_dtoa_r+0x618>)
 800b370:	4431      	add	r1, r6
 800b372:	910d      	str	r1, [sp, #52]	; 0x34
 800b374:	9908      	ldr	r1, [sp, #32]
 800b376:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b37a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b37e:	2900      	cmp	r1, #0
 800b380:	d043      	beq.n	800b40a <_dtoa_r+0x582>
 800b382:	494d      	ldr	r1, [pc, #308]	; (800b4b8 <_dtoa_r+0x630>)
 800b384:	2000      	movs	r0, #0
 800b386:	f7f5 fa61 	bl	800084c <__aeabi_ddiv>
 800b38a:	4652      	mov	r2, sl
 800b38c:	465b      	mov	r3, fp
 800b38e:	f7f4 ff7b 	bl	8000288 <__aeabi_dsub>
 800b392:	9d01      	ldr	r5, [sp, #4]
 800b394:	4682      	mov	sl, r0
 800b396:	468b      	mov	fp, r1
 800b398:	4649      	mov	r1, r9
 800b39a:	4640      	mov	r0, r8
 800b39c:	f7f5 fbdc 	bl	8000b58 <__aeabi_d2iz>
 800b3a0:	4606      	mov	r6, r0
 800b3a2:	f7f5 f8bf 	bl	8000524 <__aeabi_i2d>
 800b3a6:	4602      	mov	r2, r0
 800b3a8:	460b      	mov	r3, r1
 800b3aa:	4640      	mov	r0, r8
 800b3ac:	4649      	mov	r1, r9
 800b3ae:	f7f4 ff6b 	bl	8000288 <__aeabi_dsub>
 800b3b2:	3630      	adds	r6, #48	; 0x30
 800b3b4:	f805 6b01 	strb.w	r6, [r5], #1
 800b3b8:	4652      	mov	r2, sl
 800b3ba:	465b      	mov	r3, fp
 800b3bc:	4680      	mov	r8, r0
 800b3be:	4689      	mov	r9, r1
 800b3c0:	f7f5 fb8c 	bl	8000adc <__aeabi_dcmplt>
 800b3c4:	2800      	cmp	r0, #0
 800b3c6:	d163      	bne.n	800b490 <_dtoa_r+0x608>
 800b3c8:	4642      	mov	r2, r8
 800b3ca:	464b      	mov	r3, r9
 800b3cc:	4936      	ldr	r1, [pc, #216]	; (800b4a8 <_dtoa_r+0x620>)
 800b3ce:	2000      	movs	r0, #0
 800b3d0:	f7f4 ff5a 	bl	8000288 <__aeabi_dsub>
 800b3d4:	4652      	mov	r2, sl
 800b3d6:	465b      	mov	r3, fp
 800b3d8:	f7f5 fb80 	bl	8000adc <__aeabi_dcmplt>
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	f040 80b5 	bne.w	800b54c <_dtoa_r+0x6c4>
 800b3e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b3e4:	429d      	cmp	r5, r3
 800b3e6:	d081      	beq.n	800b2ec <_dtoa_r+0x464>
 800b3e8:	4b30      	ldr	r3, [pc, #192]	; (800b4ac <_dtoa_r+0x624>)
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	4650      	mov	r0, sl
 800b3ee:	4659      	mov	r1, fp
 800b3f0:	f7f5 f902 	bl	80005f8 <__aeabi_dmul>
 800b3f4:	4b2d      	ldr	r3, [pc, #180]	; (800b4ac <_dtoa_r+0x624>)
 800b3f6:	4682      	mov	sl, r0
 800b3f8:	468b      	mov	fp, r1
 800b3fa:	4640      	mov	r0, r8
 800b3fc:	4649      	mov	r1, r9
 800b3fe:	2200      	movs	r2, #0
 800b400:	f7f5 f8fa 	bl	80005f8 <__aeabi_dmul>
 800b404:	4680      	mov	r8, r0
 800b406:	4689      	mov	r9, r1
 800b408:	e7c6      	b.n	800b398 <_dtoa_r+0x510>
 800b40a:	4650      	mov	r0, sl
 800b40c:	4659      	mov	r1, fp
 800b40e:	f7f5 f8f3 	bl	80005f8 <__aeabi_dmul>
 800b412:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b414:	9d01      	ldr	r5, [sp, #4]
 800b416:	930f      	str	r3, [sp, #60]	; 0x3c
 800b418:	4682      	mov	sl, r0
 800b41a:	468b      	mov	fp, r1
 800b41c:	4649      	mov	r1, r9
 800b41e:	4640      	mov	r0, r8
 800b420:	f7f5 fb9a 	bl	8000b58 <__aeabi_d2iz>
 800b424:	4606      	mov	r6, r0
 800b426:	f7f5 f87d 	bl	8000524 <__aeabi_i2d>
 800b42a:	3630      	adds	r6, #48	; 0x30
 800b42c:	4602      	mov	r2, r0
 800b42e:	460b      	mov	r3, r1
 800b430:	4640      	mov	r0, r8
 800b432:	4649      	mov	r1, r9
 800b434:	f7f4 ff28 	bl	8000288 <__aeabi_dsub>
 800b438:	f805 6b01 	strb.w	r6, [r5], #1
 800b43c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b43e:	429d      	cmp	r5, r3
 800b440:	4680      	mov	r8, r0
 800b442:	4689      	mov	r9, r1
 800b444:	f04f 0200 	mov.w	r2, #0
 800b448:	d124      	bne.n	800b494 <_dtoa_r+0x60c>
 800b44a:	4b1b      	ldr	r3, [pc, #108]	; (800b4b8 <_dtoa_r+0x630>)
 800b44c:	4650      	mov	r0, sl
 800b44e:	4659      	mov	r1, fp
 800b450:	f7f4 ff1c 	bl	800028c <__adddf3>
 800b454:	4602      	mov	r2, r0
 800b456:	460b      	mov	r3, r1
 800b458:	4640      	mov	r0, r8
 800b45a:	4649      	mov	r1, r9
 800b45c:	f7f5 fb5c 	bl	8000b18 <__aeabi_dcmpgt>
 800b460:	2800      	cmp	r0, #0
 800b462:	d173      	bne.n	800b54c <_dtoa_r+0x6c4>
 800b464:	4652      	mov	r2, sl
 800b466:	465b      	mov	r3, fp
 800b468:	4913      	ldr	r1, [pc, #76]	; (800b4b8 <_dtoa_r+0x630>)
 800b46a:	2000      	movs	r0, #0
 800b46c:	f7f4 ff0c 	bl	8000288 <__aeabi_dsub>
 800b470:	4602      	mov	r2, r0
 800b472:	460b      	mov	r3, r1
 800b474:	4640      	mov	r0, r8
 800b476:	4649      	mov	r1, r9
 800b478:	f7f5 fb30 	bl	8000adc <__aeabi_dcmplt>
 800b47c:	2800      	cmp	r0, #0
 800b47e:	f43f af35 	beq.w	800b2ec <_dtoa_r+0x464>
 800b482:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b484:	1e6b      	subs	r3, r5, #1
 800b486:	930f      	str	r3, [sp, #60]	; 0x3c
 800b488:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b48c:	2b30      	cmp	r3, #48	; 0x30
 800b48e:	d0f8      	beq.n	800b482 <_dtoa_r+0x5fa>
 800b490:	9700      	str	r7, [sp, #0]
 800b492:	e049      	b.n	800b528 <_dtoa_r+0x6a0>
 800b494:	4b05      	ldr	r3, [pc, #20]	; (800b4ac <_dtoa_r+0x624>)
 800b496:	f7f5 f8af 	bl	80005f8 <__aeabi_dmul>
 800b49a:	4680      	mov	r8, r0
 800b49c:	4689      	mov	r9, r1
 800b49e:	e7bd      	b.n	800b41c <_dtoa_r+0x594>
 800b4a0:	0800e9b0 	.word	0x0800e9b0
 800b4a4:	0800e988 	.word	0x0800e988
 800b4a8:	3ff00000 	.word	0x3ff00000
 800b4ac:	40240000 	.word	0x40240000
 800b4b0:	401c0000 	.word	0x401c0000
 800b4b4:	40140000 	.word	0x40140000
 800b4b8:	3fe00000 	.word	0x3fe00000
 800b4bc:	9d01      	ldr	r5, [sp, #4]
 800b4be:	4656      	mov	r6, sl
 800b4c0:	465f      	mov	r7, fp
 800b4c2:	4642      	mov	r2, r8
 800b4c4:	464b      	mov	r3, r9
 800b4c6:	4630      	mov	r0, r6
 800b4c8:	4639      	mov	r1, r7
 800b4ca:	f7f5 f9bf 	bl	800084c <__aeabi_ddiv>
 800b4ce:	f7f5 fb43 	bl	8000b58 <__aeabi_d2iz>
 800b4d2:	4682      	mov	sl, r0
 800b4d4:	f7f5 f826 	bl	8000524 <__aeabi_i2d>
 800b4d8:	4642      	mov	r2, r8
 800b4da:	464b      	mov	r3, r9
 800b4dc:	f7f5 f88c 	bl	80005f8 <__aeabi_dmul>
 800b4e0:	4602      	mov	r2, r0
 800b4e2:	460b      	mov	r3, r1
 800b4e4:	4630      	mov	r0, r6
 800b4e6:	4639      	mov	r1, r7
 800b4e8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b4ec:	f7f4 fecc 	bl	8000288 <__aeabi_dsub>
 800b4f0:	f805 6b01 	strb.w	r6, [r5], #1
 800b4f4:	9e01      	ldr	r6, [sp, #4]
 800b4f6:	9f03      	ldr	r7, [sp, #12]
 800b4f8:	1bae      	subs	r6, r5, r6
 800b4fa:	42b7      	cmp	r7, r6
 800b4fc:	4602      	mov	r2, r0
 800b4fe:	460b      	mov	r3, r1
 800b500:	d135      	bne.n	800b56e <_dtoa_r+0x6e6>
 800b502:	f7f4 fec3 	bl	800028c <__adddf3>
 800b506:	4642      	mov	r2, r8
 800b508:	464b      	mov	r3, r9
 800b50a:	4606      	mov	r6, r0
 800b50c:	460f      	mov	r7, r1
 800b50e:	f7f5 fb03 	bl	8000b18 <__aeabi_dcmpgt>
 800b512:	b9d0      	cbnz	r0, 800b54a <_dtoa_r+0x6c2>
 800b514:	4642      	mov	r2, r8
 800b516:	464b      	mov	r3, r9
 800b518:	4630      	mov	r0, r6
 800b51a:	4639      	mov	r1, r7
 800b51c:	f7f5 fad4 	bl	8000ac8 <__aeabi_dcmpeq>
 800b520:	b110      	cbz	r0, 800b528 <_dtoa_r+0x6a0>
 800b522:	f01a 0f01 	tst.w	sl, #1
 800b526:	d110      	bne.n	800b54a <_dtoa_r+0x6c2>
 800b528:	4620      	mov	r0, r4
 800b52a:	ee18 1a10 	vmov	r1, s16
 800b52e:	f000 fd19 	bl	800bf64 <_Bfree>
 800b532:	2300      	movs	r3, #0
 800b534:	9800      	ldr	r0, [sp, #0]
 800b536:	702b      	strb	r3, [r5, #0]
 800b538:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b53a:	3001      	adds	r0, #1
 800b53c:	6018      	str	r0, [r3, #0]
 800b53e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b540:	2b00      	cmp	r3, #0
 800b542:	f43f acf1 	beq.w	800af28 <_dtoa_r+0xa0>
 800b546:	601d      	str	r5, [r3, #0]
 800b548:	e4ee      	b.n	800af28 <_dtoa_r+0xa0>
 800b54a:	9f00      	ldr	r7, [sp, #0]
 800b54c:	462b      	mov	r3, r5
 800b54e:	461d      	mov	r5, r3
 800b550:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b554:	2a39      	cmp	r2, #57	; 0x39
 800b556:	d106      	bne.n	800b566 <_dtoa_r+0x6de>
 800b558:	9a01      	ldr	r2, [sp, #4]
 800b55a:	429a      	cmp	r2, r3
 800b55c:	d1f7      	bne.n	800b54e <_dtoa_r+0x6c6>
 800b55e:	9901      	ldr	r1, [sp, #4]
 800b560:	2230      	movs	r2, #48	; 0x30
 800b562:	3701      	adds	r7, #1
 800b564:	700a      	strb	r2, [r1, #0]
 800b566:	781a      	ldrb	r2, [r3, #0]
 800b568:	3201      	adds	r2, #1
 800b56a:	701a      	strb	r2, [r3, #0]
 800b56c:	e790      	b.n	800b490 <_dtoa_r+0x608>
 800b56e:	4ba6      	ldr	r3, [pc, #664]	; (800b808 <_dtoa_r+0x980>)
 800b570:	2200      	movs	r2, #0
 800b572:	f7f5 f841 	bl	80005f8 <__aeabi_dmul>
 800b576:	2200      	movs	r2, #0
 800b578:	2300      	movs	r3, #0
 800b57a:	4606      	mov	r6, r0
 800b57c:	460f      	mov	r7, r1
 800b57e:	f7f5 faa3 	bl	8000ac8 <__aeabi_dcmpeq>
 800b582:	2800      	cmp	r0, #0
 800b584:	d09d      	beq.n	800b4c2 <_dtoa_r+0x63a>
 800b586:	e7cf      	b.n	800b528 <_dtoa_r+0x6a0>
 800b588:	9a08      	ldr	r2, [sp, #32]
 800b58a:	2a00      	cmp	r2, #0
 800b58c:	f000 80d7 	beq.w	800b73e <_dtoa_r+0x8b6>
 800b590:	9a06      	ldr	r2, [sp, #24]
 800b592:	2a01      	cmp	r2, #1
 800b594:	f300 80ba 	bgt.w	800b70c <_dtoa_r+0x884>
 800b598:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b59a:	2a00      	cmp	r2, #0
 800b59c:	f000 80b2 	beq.w	800b704 <_dtoa_r+0x87c>
 800b5a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b5a4:	9e07      	ldr	r6, [sp, #28]
 800b5a6:	9d04      	ldr	r5, [sp, #16]
 800b5a8:	9a04      	ldr	r2, [sp, #16]
 800b5aa:	441a      	add	r2, r3
 800b5ac:	9204      	str	r2, [sp, #16]
 800b5ae:	9a05      	ldr	r2, [sp, #20]
 800b5b0:	2101      	movs	r1, #1
 800b5b2:	441a      	add	r2, r3
 800b5b4:	4620      	mov	r0, r4
 800b5b6:	9205      	str	r2, [sp, #20]
 800b5b8:	f000 fd8c 	bl	800c0d4 <__i2b>
 800b5bc:	4607      	mov	r7, r0
 800b5be:	2d00      	cmp	r5, #0
 800b5c0:	dd0c      	ble.n	800b5dc <_dtoa_r+0x754>
 800b5c2:	9b05      	ldr	r3, [sp, #20]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	dd09      	ble.n	800b5dc <_dtoa_r+0x754>
 800b5c8:	42ab      	cmp	r3, r5
 800b5ca:	9a04      	ldr	r2, [sp, #16]
 800b5cc:	bfa8      	it	ge
 800b5ce:	462b      	movge	r3, r5
 800b5d0:	1ad2      	subs	r2, r2, r3
 800b5d2:	9204      	str	r2, [sp, #16]
 800b5d4:	9a05      	ldr	r2, [sp, #20]
 800b5d6:	1aed      	subs	r5, r5, r3
 800b5d8:	1ad3      	subs	r3, r2, r3
 800b5da:	9305      	str	r3, [sp, #20]
 800b5dc:	9b07      	ldr	r3, [sp, #28]
 800b5de:	b31b      	cbz	r3, 800b628 <_dtoa_r+0x7a0>
 800b5e0:	9b08      	ldr	r3, [sp, #32]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	f000 80af 	beq.w	800b746 <_dtoa_r+0x8be>
 800b5e8:	2e00      	cmp	r6, #0
 800b5ea:	dd13      	ble.n	800b614 <_dtoa_r+0x78c>
 800b5ec:	4639      	mov	r1, r7
 800b5ee:	4632      	mov	r2, r6
 800b5f0:	4620      	mov	r0, r4
 800b5f2:	f000 fe2f 	bl	800c254 <__pow5mult>
 800b5f6:	ee18 2a10 	vmov	r2, s16
 800b5fa:	4601      	mov	r1, r0
 800b5fc:	4607      	mov	r7, r0
 800b5fe:	4620      	mov	r0, r4
 800b600:	f000 fd7e 	bl	800c100 <__multiply>
 800b604:	ee18 1a10 	vmov	r1, s16
 800b608:	4680      	mov	r8, r0
 800b60a:	4620      	mov	r0, r4
 800b60c:	f000 fcaa 	bl	800bf64 <_Bfree>
 800b610:	ee08 8a10 	vmov	s16, r8
 800b614:	9b07      	ldr	r3, [sp, #28]
 800b616:	1b9a      	subs	r2, r3, r6
 800b618:	d006      	beq.n	800b628 <_dtoa_r+0x7a0>
 800b61a:	ee18 1a10 	vmov	r1, s16
 800b61e:	4620      	mov	r0, r4
 800b620:	f000 fe18 	bl	800c254 <__pow5mult>
 800b624:	ee08 0a10 	vmov	s16, r0
 800b628:	2101      	movs	r1, #1
 800b62a:	4620      	mov	r0, r4
 800b62c:	f000 fd52 	bl	800c0d4 <__i2b>
 800b630:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b632:	2b00      	cmp	r3, #0
 800b634:	4606      	mov	r6, r0
 800b636:	f340 8088 	ble.w	800b74a <_dtoa_r+0x8c2>
 800b63a:	461a      	mov	r2, r3
 800b63c:	4601      	mov	r1, r0
 800b63e:	4620      	mov	r0, r4
 800b640:	f000 fe08 	bl	800c254 <__pow5mult>
 800b644:	9b06      	ldr	r3, [sp, #24]
 800b646:	2b01      	cmp	r3, #1
 800b648:	4606      	mov	r6, r0
 800b64a:	f340 8081 	ble.w	800b750 <_dtoa_r+0x8c8>
 800b64e:	f04f 0800 	mov.w	r8, #0
 800b652:	6933      	ldr	r3, [r6, #16]
 800b654:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b658:	6918      	ldr	r0, [r3, #16]
 800b65a:	f000 fceb 	bl	800c034 <__hi0bits>
 800b65e:	f1c0 0020 	rsb	r0, r0, #32
 800b662:	9b05      	ldr	r3, [sp, #20]
 800b664:	4418      	add	r0, r3
 800b666:	f010 001f 	ands.w	r0, r0, #31
 800b66a:	f000 8092 	beq.w	800b792 <_dtoa_r+0x90a>
 800b66e:	f1c0 0320 	rsb	r3, r0, #32
 800b672:	2b04      	cmp	r3, #4
 800b674:	f340 808a 	ble.w	800b78c <_dtoa_r+0x904>
 800b678:	f1c0 001c 	rsb	r0, r0, #28
 800b67c:	9b04      	ldr	r3, [sp, #16]
 800b67e:	4403      	add	r3, r0
 800b680:	9304      	str	r3, [sp, #16]
 800b682:	9b05      	ldr	r3, [sp, #20]
 800b684:	4403      	add	r3, r0
 800b686:	4405      	add	r5, r0
 800b688:	9305      	str	r3, [sp, #20]
 800b68a:	9b04      	ldr	r3, [sp, #16]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	dd07      	ble.n	800b6a0 <_dtoa_r+0x818>
 800b690:	ee18 1a10 	vmov	r1, s16
 800b694:	461a      	mov	r2, r3
 800b696:	4620      	mov	r0, r4
 800b698:	f000 fe36 	bl	800c308 <__lshift>
 800b69c:	ee08 0a10 	vmov	s16, r0
 800b6a0:	9b05      	ldr	r3, [sp, #20]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	dd05      	ble.n	800b6b2 <_dtoa_r+0x82a>
 800b6a6:	4631      	mov	r1, r6
 800b6a8:	461a      	mov	r2, r3
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	f000 fe2c 	bl	800c308 <__lshift>
 800b6b0:	4606      	mov	r6, r0
 800b6b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d06e      	beq.n	800b796 <_dtoa_r+0x90e>
 800b6b8:	ee18 0a10 	vmov	r0, s16
 800b6bc:	4631      	mov	r1, r6
 800b6be:	f000 fe93 	bl	800c3e8 <__mcmp>
 800b6c2:	2800      	cmp	r0, #0
 800b6c4:	da67      	bge.n	800b796 <_dtoa_r+0x90e>
 800b6c6:	9b00      	ldr	r3, [sp, #0]
 800b6c8:	3b01      	subs	r3, #1
 800b6ca:	ee18 1a10 	vmov	r1, s16
 800b6ce:	9300      	str	r3, [sp, #0]
 800b6d0:	220a      	movs	r2, #10
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	4620      	mov	r0, r4
 800b6d6:	f000 fc67 	bl	800bfa8 <__multadd>
 800b6da:	9b08      	ldr	r3, [sp, #32]
 800b6dc:	ee08 0a10 	vmov	s16, r0
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	f000 81b1 	beq.w	800ba48 <_dtoa_r+0xbc0>
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	4639      	mov	r1, r7
 800b6ea:	220a      	movs	r2, #10
 800b6ec:	4620      	mov	r0, r4
 800b6ee:	f000 fc5b 	bl	800bfa8 <__multadd>
 800b6f2:	9b02      	ldr	r3, [sp, #8]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	4607      	mov	r7, r0
 800b6f8:	f300 808e 	bgt.w	800b818 <_dtoa_r+0x990>
 800b6fc:	9b06      	ldr	r3, [sp, #24]
 800b6fe:	2b02      	cmp	r3, #2
 800b700:	dc51      	bgt.n	800b7a6 <_dtoa_r+0x91e>
 800b702:	e089      	b.n	800b818 <_dtoa_r+0x990>
 800b704:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b706:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b70a:	e74b      	b.n	800b5a4 <_dtoa_r+0x71c>
 800b70c:	9b03      	ldr	r3, [sp, #12]
 800b70e:	1e5e      	subs	r6, r3, #1
 800b710:	9b07      	ldr	r3, [sp, #28]
 800b712:	42b3      	cmp	r3, r6
 800b714:	bfbf      	itttt	lt
 800b716:	9b07      	ldrlt	r3, [sp, #28]
 800b718:	9607      	strlt	r6, [sp, #28]
 800b71a:	1af2      	sublt	r2, r6, r3
 800b71c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b71e:	bfb6      	itet	lt
 800b720:	189b      	addlt	r3, r3, r2
 800b722:	1b9e      	subge	r6, r3, r6
 800b724:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b726:	9b03      	ldr	r3, [sp, #12]
 800b728:	bfb8      	it	lt
 800b72a:	2600      	movlt	r6, #0
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	bfb7      	itett	lt
 800b730:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b734:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b738:	1a9d      	sublt	r5, r3, r2
 800b73a:	2300      	movlt	r3, #0
 800b73c:	e734      	b.n	800b5a8 <_dtoa_r+0x720>
 800b73e:	9e07      	ldr	r6, [sp, #28]
 800b740:	9d04      	ldr	r5, [sp, #16]
 800b742:	9f08      	ldr	r7, [sp, #32]
 800b744:	e73b      	b.n	800b5be <_dtoa_r+0x736>
 800b746:	9a07      	ldr	r2, [sp, #28]
 800b748:	e767      	b.n	800b61a <_dtoa_r+0x792>
 800b74a:	9b06      	ldr	r3, [sp, #24]
 800b74c:	2b01      	cmp	r3, #1
 800b74e:	dc18      	bgt.n	800b782 <_dtoa_r+0x8fa>
 800b750:	f1ba 0f00 	cmp.w	sl, #0
 800b754:	d115      	bne.n	800b782 <_dtoa_r+0x8fa>
 800b756:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b75a:	b993      	cbnz	r3, 800b782 <_dtoa_r+0x8fa>
 800b75c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b760:	0d1b      	lsrs	r3, r3, #20
 800b762:	051b      	lsls	r3, r3, #20
 800b764:	b183      	cbz	r3, 800b788 <_dtoa_r+0x900>
 800b766:	9b04      	ldr	r3, [sp, #16]
 800b768:	3301      	adds	r3, #1
 800b76a:	9304      	str	r3, [sp, #16]
 800b76c:	9b05      	ldr	r3, [sp, #20]
 800b76e:	3301      	adds	r3, #1
 800b770:	9305      	str	r3, [sp, #20]
 800b772:	f04f 0801 	mov.w	r8, #1
 800b776:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b778:	2b00      	cmp	r3, #0
 800b77a:	f47f af6a 	bne.w	800b652 <_dtoa_r+0x7ca>
 800b77e:	2001      	movs	r0, #1
 800b780:	e76f      	b.n	800b662 <_dtoa_r+0x7da>
 800b782:	f04f 0800 	mov.w	r8, #0
 800b786:	e7f6      	b.n	800b776 <_dtoa_r+0x8ee>
 800b788:	4698      	mov	r8, r3
 800b78a:	e7f4      	b.n	800b776 <_dtoa_r+0x8ee>
 800b78c:	f43f af7d 	beq.w	800b68a <_dtoa_r+0x802>
 800b790:	4618      	mov	r0, r3
 800b792:	301c      	adds	r0, #28
 800b794:	e772      	b.n	800b67c <_dtoa_r+0x7f4>
 800b796:	9b03      	ldr	r3, [sp, #12]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	dc37      	bgt.n	800b80c <_dtoa_r+0x984>
 800b79c:	9b06      	ldr	r3, [sp, #24]
 800b79e:	2b02      	cmp	r3, #2
 800b7a0:	dd34      	ble.n	800b80c <_dtoa_r+0x984>
 800b7a2:	9b03      	ldr	r3, [sp, #12]
 800b7a4:	9302      	str	r3, [sp, #8]
 800b7a6:	9b02      	ldr	r3, [sp, #8]
 800b7a8:	b96b      	cbnz	r3, 800b7c6 <_dtoa_r+0x93e>
 800b7aa:	4631      	mov	r1, r6
 800b7ac:	2205      	movs	r2, #5
 800b7ae:	4620      	mov	r0, r4
 800b7b0:	f000 fbfa 	bl	800bfa8 <__multadd>
 800b7b4:	4601      	mov	r1, r0
 800b7b6:	4606      	mov	r6, r0
 800b7b8:	ee18 0a10 	vmov	r0, s16
 800b7bc:	f000 fe14 	bl	800c3e8 <__mcmp>
 800b7c0:	2800      	cmp	r0, #0
 800b7c2:	f73f adbb 	bgt.w	800b33c <_dtoa_r+0x4b4>
 800b7c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7c8:	9d01      	ldr	r5, [sp, #4]
 800b7ca:	43db      	mvns	r3, r3
 800b7cc:	9300      	str	r3, [sp, #0]
 800b7ce:	f04f 0800 	mov.w	r8, #0
 800b7d2:	4631      	mov	r1, r6
 800b7d4:	4620      	mov	r0, r4
 800b7d6:	f000 fbc5 	bl	800bf64 <_Bfree>
 800b7da:	2f00      	cmp	r7, #0
 800b7dc:	f43f aea4 	beq.w	800b528 <_dtoa_r+0x6a0>
 800b7e0:	f1b8 0f00 	cmp.w	r8, #0
 800b7e4:	d005      	beq.n	800b7f2 <_dtoa_r+0x96a>
 800b7e6:	45b8      	cmp	r8, r7
 800b7e8:	d003      	beq.n	800b7f2 <_dtoa_r+0x96a>
 800b7ea:	4641      	mov	r1, r8
 800b7ec:	4620      	mov	r0, r4
 800b7ee:	f000 fbb9 	bl	800bf64 <_Bfree>
 800b7f2:	4639      	mov	r1, r7
 800b7f4:	4620      	mov	r0, r4
 800b7f6:	f000 fbb5 	bl	800bf64 <_Bfree>
 800b7fa:	e695      	b.n	800b528 <_dtoa_r+0x6a0>
 800b7fc:	2600      	movs	r6, #0
 800b7fe:	4637      	mov	r7, r6
 800b800:	e7e1      	b.n	800b7c6 <_dtoa_r+0x93e>
 800b802:	9700      	str	r7, [sp, #0]
 800b804:	4637      	mov	r7, r6
 800b806:	e599      	b.n	800b33c <_dtoa_r+0x4b4>
 800b808:	40240000 	.word	0x40240000
 800b80c:	9b08      	ldr	r3, [sp, #32]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	f000 80ca 	beq.w	800b9a8 <_dtoa_r+0xb20>
 800b814:	9b03      	ldr	r3, [sp, #12]
 800b816:	9302      	str	r3, [sp, #8]
 800b818:	2d00      	cmp	r5, #0
 800b81a:	dd05      	ble.n	800b828 <_dtoa_r+0x9a0>
 800b81c:	4639      	mov	r1, r7
 800b81e:	462a      	mov	r2, r5
 800b820:	4620      	mov	r0, r4
 800b822:	f000 fd71 	bl	800c308 <__lshift>
 800b826:	4607      	mov	r7, r0
 800b828:	f1b8 0f00 	cmp.w	r8, #0
 800b82c:	d05b      	beq.n	800b8e6 <_dtoa_r+0xa5e>
 800b82e:	6879      	ldr	r1, [r7, #4]
 800b830:	4620      	mov	r0, r4
 800b832:	f000 fb57 	bl	800bee4 <_Balloc>
 800b836:	4605      	mov	r5, r0
 800b838:	b928      	cbnz	r0, 800b846 <_dtoa_r+0x9be>
 800b83a:	4b87      	ldr	r3, [pc, #540]	; (800ba58 <_dtoa_r+0xbd0>)
 800b83c:	4602      	mov	r2, r0
 800b83e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b842:	f7ff bb3b 	b.w	800aebc <_dtoa_r+0x34>
 800b846:	693a      	ldr	r2, [r7, #16]
 800b848:	3202      	adds	r2, #2
 800b84a:	0092      	lsls	r2, r2, #2
 800b84c:	f107 010c 	add.w	r1, r7, #12
 800b850:	300c      	adds	r0, #12
 800b852:	f7fe fced 	bl	800a230 <memcpy>
 800b856:	2201      	movs	r2, #1
 800b858:	4629      	mov	r1, r5
 800b85a:	4620      	mov	r0, r4
 800b85c:	f000 fd54 	bl	800c308 <__lshift>
 800b860:	9b01      	ldr	r3, [sp, #4]
 800b862:	f103 0901 	add.w	r9, r3, #1
 800b866:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b86a:	4413      	add	r3, r2
 800b86c:	9305      	str	r3, [sp, #20]
 800b86e:	f00a 0301 	and.w	r3, sl, #1
 800b872:	46b8      	mov	r8, r7
 800b874:	9304      	str	r3, [sp, #16]
 800b876:	4607      	mov	r7, r0
 800b878:	4631      	mov	r1, r6
 800b87a:	ee18 0a10 	vmov	r0, s16
 800b87e:	f7ff fa77 	bl	800ad70 <quorem>
 800b882:	4641      	mov	r1, r8
 800b884:	9002      	str	r0, [sp, #8]
 800b886:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b88a:	ee18 0a10 	vmov	r0, s16
 800b88e:	f000 fdab 	bl	800c3e8 <__mcmp>
 800b892:	463a      	mov	r2, r7
 800b894:	9003      	str	r0, [sp, #12]
 800b896:	4631      	mov	r1, r6
 800b898:	4620      	mov	r0, r4
 800b89a:	f000 fdc1 	bl	800c420 <__mdiff>
 800b89e:	68c2      	ldr	r2, [r0, #12]
 800b8a0:	f109 3bff 	add.w	fp, r9, #4294967295
 800b8a4:	4605      	mov	r5, r0
 800b8a6:	bb02      	cbnz	r2, 800b8ea <_dtoa_r+0xa62>
 800b8a8:	4601      	mov	r1, r0
 800b8aa:	ee18 0a10 	vmov	r0, s16
 800b8ae:	f000 fd9b 	bl	800c3e8 <__mcmp>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	4629      	mov	r1, r5
 800b8b6:	4620      	mov	r0, r4
 800b8b8:	9207      	str	r2, [sp, #28]
 800b8ba:	f000 fb53 	bl	800bf64 <_Bfree>
 800b8be:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b8c2:	ea43 0102 	orr.w	r1, r3, r2
 800b8c6:	9b04      	ldr	r3, [sp, #16]
 800b8c8:	430b      	orrs	r3, r1
 800b8ca:	464d      	mov	r5, r9
 800b8cc:	d10f      	bne.n	800b8ee <_dtoa_r+0xa66>
 800b8ce:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b8d2:	d02a      	beq.n	800b92a <_dtoa_r+0xaa2>
 800b8d4:	9b03      	ldr	r3, [sp, #12]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	dd02      	ble.n	800b8e0 <_dtoa_r+0xa58>
 800b8da:	9b02      	ldr	r3, [sp, #8]
 800b8dc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b8e0:	f88b a000 	strb.w	sl, [fp]
 800b8e4:	e775      	b.n	800b7d2 <_dtoa_r+0x94a>
 800b8e6:	4638      	mov	r0, r7
 800b8e8:	e7ba      	b.n	800b860 <_dtoa_r+0x9d8>
 800b8ea:	2201      	movs	r2, #1
 800b8ec:	e7e2      	b.n	800b8b4 <_dtoa_r+0xa2c>
 800b8ee:	9b03      	ldr	r3, [sp, #12]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	db04      	blt.n	800b8fe <_dtoa_r+0xa76>
 800b8f4:	9906      	ldr	r1, [sp, #24]
 800b8f6:	430b      	orrs	r3, r1
 800b8f8:	9904      	ldr	r1, [sp, #16]
 800b8fa:	430b      	orrs	r3, r1
 800b8fc:	d122      	bne.n	800b944 <_dtoa_r+0xabc>
 800b8fe:	2a00      	cmp	r2, #0
 800b900:	ddee      	ble.n	800b8e0 <_dtoa_r+0xa58>
 800b902:	ee18 1a10 	vmov	r1, s16
 800b906:	2201      	movs	r2, #1
 800b908:	4620      	mov	r0, r4
 800b90a:	f000 fcfd 	bl	800c308 <__lshift>
 800b90e:	4631      	mov	r1, r6
 800b910:	ee08 0a10 	vmov	s16, r0
 800b914:	f000 fd68 	bl	800c3e8 <__mcmp>
 800b918:	2800      	cmp	r0, #0
 800b91a:	dc03      	bgt.n	800b924 <_dtoa_r+0xa9c>
 800b91c:	d1e0      	bne.n	800b8e0 <_dtoa_r+0xa58>
 800b91e:	f01a 0f01 	tst.w	sl, #1
 800b922:	d0dd      	beq.n	800b8e0 <_dtoa_r+0xa58>
 800b924:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b928:	d1d7      	bne.n	800b8da <_dtoa_r+0xa52>
 800b92a:	2339      	movs	r3, #57	; 0x39
 800b92c:	f88b 3000 	strb.w	r3, [fp]
 800b930:	462b      	mov	r3, r5
 800b932:	461d      	mov	r5, r3
 800b934:	3b01      	subs	r3, #1
 800b936:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b93a:	2a39      	cmp	r2, #57	; 0x39
 800b93c:	d071      	beq.n	800ba22 <_dtoa_r+0xb9a>
 800b93e:	3201      	adds	r2, #1
 800b940:	701a      	strb	r2, [r3, #0]
 800b942:	e746      	b.n	800b7d2 <_dtoa_r+0x94a>
 800b944:	2a00      	cmp	r2, #0
 800b946:	dd07      	ble.n	800b958 <_dtoa_r+0xad0>
 800b948:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b94c:	d0ed      	beq.n	800b92a <_dtoa_r+0xaa2>
 800b94e:	f10a 0301 	add.w	r3, sl, #1
 800b952:	f88b 3000 	strb.w	r3, [fp]
 800b956:	e73c      	b.n	800b7d2 <_dtoa_r+0x94a>
 800b958:	9b05      	ldr	r3, [sp, #20]
 800b95a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b95e:	4599      	cmp	r9, r3
 800b960:	d047      	beq.n	800b9f2 <_dtoa_r+0xb6a>
 800b962:	ee18 1a10 	vmov	r1, s16
 800b966:	2300      	movs	r3, #0
 800b968:	220a      	movs	r2, #10
 800b96a:	4620      	mov	r0, r4
 800b96c:	f000 fb1c 	bl	800bfa8 <__multadd>
 800b970:	45b8      	cmp	r8, r7
 800b972:	ee08 0a10 	vmov	s16, r0
 800b976:	f04f 0300 	mov.w	r3, #0
 800b97a:	f04f 020a 	mov.w	r2, #10
 800b97e:	4641      	mov	r1, r8
 800b980:	4620      	mov	r0, r4
 800b982:	d106      	bne.n	800b992 <_dtoa_r+0xb0a>
 800b984:	f000 fb10 	bl	800bfa8 <__multadd>
 800b988:	4680      	mov	r8, r0
 800b98a:	4607      	mov	r7, r0
 800b98c:	f109 0901 	add.w	r9, r9, #1
 800b990:	e772      	b.n	800b878 <_dtoa_r+0x9f0>
 800b992:	f000 fb09 	bl	800bfa8 <__multadd>
 800b996:	4639      	mov	r1, r7
 800b998:	4680      	mov	r8, r0
 800b99a:	2300      	movs	r3, #0
 800b99c:	220a      	movs	r2, #10
 800b99e:	4620      	mov	r0, r4
 800b9a0:	f000 fb02 	bl	800bfa8 <__multadd>
 800b9a4:	4607      	mov	r7, r0
 800b9a6:	e7f1      	b.n	800b98c <_dtoa_r+0xb04>
 800b9a8:	9b03      	ldr	r3, [sp, #12]
 800b9aa:	9302      	str	r3, [sp, #8]
 800b9ac:	9d01      	ldr	r5, [sp, #4]
 800b9ae:	ee18 0a10 	vmov	r0, s16
 800b9b2:	4631      	mov	r1, r6
 800b9b4:	f7ff f9dc 	bl	800ad70 <quorem>
 800b9b8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b9bc:	9b01      	ldr	r3, [sp, #4]
 800b9be:	f805 ab01 	strb.w	sl, [r5], #1
 800b9c2:	1aea      	subs	r2, r5, r3
 800b9c4:	9b02      	ldr	r3, [sp, #8]
 800b9c6:	4293      	cmp	r3, r2
 800b9c8:	dd09      	ble.n	800b9de <_dtoa_r+0xb56>
 800b9ca:	ee18 1a10 	vmov	r1, s16
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	220a      	movs	r2, #10
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	f000 fae8 	bl	800bfa8 <__multadd>
 800b9d8:	ee08 0a10 	vmov	s16, r0
 800b9dc:	e7e7      	b.n	800b9ae <_dtoa_r+0xb26>
 800b9de:	9b02      	ldr	r3, [sp, #8]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	bfc8      	it	gt
 800b9e4:	461d      	movgt	r5, r3
 800b9e6:	9b01      	ldr	r3, [sp, #4]
 800b9e8:	bfd8      	it	le
 800b9ea:	2501      	movle	r5, #1
 800b9ec:	441d      	add	r5, r3
 800b9ee:	f04f 0800 	mov.w	r8, #0
 800b9f2:	ee18 1a10 	vmov	r1, s16
 800b9f6:	2201      	movs	r2, #1
 800b9f8:	4620      	mov	r0, r4
 800b9fa:	f000 fc85 	bl	800c308 <__lshift>
 800b9fe:	4631      	mov	r1, r6
 800ba00:	ee08 0a10 	vmov	s16, r0
 800ba04:	f000 fcf0 	bl	800c3e8 <__mcmp>
 800ba08:	2800      	cmp	r0, #0
 800ba0a:	dc91      	bgt.n	800b930 <_dtoa_r+0xaa8>
 800ba0c:	d102      	bne.n	800ba14 <_dtoa_r+0xb8c>
 800ba0e:	f01a 0f01 	tst.w	sl, #1
 800ba12:	d18d      	bne.n	800b930 <_dtoa_r+0xaa8>
 800ba14:	462b      	mov	r3, r5
 800ba16:	461d      	mov	r5, r3
 800ba18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba1c:	2a30      	cmp	r2, #48	; 0x30
 800ba1e:	d0fa      	beq.n	800ba16 <_dtoa_r+0xb8e>
 800ba20:	e6d7      	b.n	800b7d2 <_dtoa_r+0x94a>
 800ba22:	9a01      	ldr	r2, [sp, #4]
 800ba24:	429a      	cmp	r2, r3
 800ba26:	d184      	bne.n	800b932 <_dtoa_r+0xaaa>
 800ba28:	9b00      	ldr	r3, [sp, #0]
 800ba2a:	3301      	adds	r3, #1
 800ba2c:	9300      	str	r3, [sp, #0]
 800ba2e:	2331      	movs	r3, #49	; 0x31
 800ba30:	7013      	strb	r3, [r2, #0]
 800ba32:	e6ce      	b.n	800b7d2 <_dtoa_r+0x94a>
 800ba34:	4b09      	ldr	r3, [pc, #36]	; (800ba5c <_dtoa_r+0xbd4>)
 800ba36:	f7ff ba95 	b.w	800af64 <_dtoa_r+0xdc>
 800ba3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	f47f aa6e 	bne.w	800af1e <_dtoa_r+0x96>
 800ba42:	4b07      	ldr	r3, [pc, #28]	; (800ba60 <_dtoa_r+0xbd8>)
 800ba44:	f7ff ba8e 	b.w	800af64 <_dtoa_r+0xdc>
 800ba48:	9b02      	ldr	r3, [sp, #8]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	dcae      	bgt.n	800b9ac <_dtoa_r+0xb24>
 800ba4e:	9b06      	ldr	r3, [sp, #24]
 800ba50:	2b02      	cmp	r3, #2
 800ba52:	f73f aea8 	bgt.w	800b7a6 <_dtoa_r+0x91e>
 800ba56:	e7a9      	b.n	800b9ac <_dtoa_r+0xb24>
 800ba58:	0800e8b8 	.word	0x0800e8b8
 800ba5c:	0800e714 	.word	0x0800e714
 800ba60:	0800e839 	.word	0x0800e839

0800ba64 <print_e>:
 800ba64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba66:	b087      	sub	sp, #28
 800ba68:	ec43 2b10 	vmov	d0, r2, r3
 800ba6c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800ba6e:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 800ba72:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800ba74:	ab04      	add	r3, sp, #16
 800ba76:	9301      	str	r3, [sp, #4]
 800ba78:	ab03      	add	r3, sp, #12
 800ba7a:	9300      	str	r3, [sp, #0]
 800ba7c:	1c62      	adds	r2, r4, #1
 800ba7e:	ab05      	add	r3, sp, #20
 800ba80:	460f      	mov	r7, r1
 800ba82:	2102      	movs	r1, #2
 800ba84:	f7ff fa00 	bl	800ae88 <_dtoa_r>
 800ba88:	9a05      	ldr	r2, [sp, #20]
 800ba8a:	f242 730f 	movw	r3, #9999	; 0x270f
 800ba8e:	429a      	cmp	r2, r3
 800ba90:	d105      	bne.n	800ba9e <print_e+0x3a>
 800ba92:	4601      	mov	r1, r0
 800ba94:	4638      	mov	r0, r7
 800ba96:	f001 f9f4 	bl	800ce82 <strcpy>
 800ba9a:	b007      	add	sp, #28
 800ba9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba9e:	463b      	mov	r3, r7
 800baa0:	7801      	ldrb	r1, [r0, #0]
 800baa2:	f803 1b01 	strb.w	r1, [r3], #1
 800baa6:	2c00      	cmp	r4, #0
 800baa8:	bfc8      	it	gt
 800baaa:	2501      	movgt	r5, #1
 800baac:	212e      	movs	r1, #46	; 0x2e
 800baae:	f810 7f01 	ldrb.w	r7, [r0, #1]!
 800bab2:	b10f      	cbz	r7, 800bab8 <print_e+0x54>
 800bab4:	2c00      	cmp	r4, #0
 800bab6:	dc37      	bgt.n	800bb28 <print_e+0xc4>
 800bab8:	2e67      	cmp	r6, #103	; 0x67
 800baba:	d046      	beq.n	800bb4a <print_e+0xe6>
 800babc:	2e47      	cmp	r6, #71	; 0x47
 800babe:	d046      	beq.n	800bb4e <print_e+0xea>
 800bac0:	212e      	movs	r1, #46	; 0x2e
 800bac2:	2030      	movs	r0, #48	; 0x30
 800bac4:	2c00      	cmp	r4, #0
 800bac6:	dc38      	bgt.n	800bb3a <print_e+0xd6>
 800bac8:	1e51      	subs	r1, r2, #1
 800baca:	2900      	cmp	r1, #0
 800bacc:	bfb8      	it	lt
 800bace:	f1c2 0201 	rsblt	r2, r2, #1
 800bad2:	4618      	mov	r0, r3
 800bad4:	9105      	str	r1, [sp, #20]
 800bad6:	bfac      	ite	ge
 800bad8:	222b      	movge	r2, #43	; 0x2b
 800bada:	9205      	strlt	r2, [sp, #20]
 800badc:	f800 6b02 	strb.w	r6, [r0], #2
 800bae0:	bfa8      	it	ge
 800bae2:	705a      	strbge	r2, [r3, #1]
 800bae4:	9a05      	ldr	r2, [sp, #20]
 800bae6:	bfbc      	itt	lt
 800bae8:	212d      	movlt	r1, #45	; 0x2d
 800baea:	7059      	strblt	r1, [r3, #1]
 800baec:	2a63      	cmp	r2, #99	; 0x63
 800baee:	dd0b      	ble.n	800bb08 <print_e+0xa4>
 800baf0:	2164      	movs	r1, #100	; 0x64
 800baf2:	fb92 f1f1 	sdiv	r1, r2, r1
 800baf6:	f101 0430 	add.w	r4, r1, #48	; 0x30
 800bafa:	1cd8      	adds	r0, r3, #3
 800bafc:	709c      	strb	r4, [r3, #2]
 800bafe:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800bb02:	fb03 2201 	mla	r2, r3, r1, r2
 800bb06:	9205      	str	r2, [sp, #20]
 800bb08:	9b05      	ldr	r3, [sp, #20]
 800bb0a:	220a      	movs	r2, #10
 800bb0c:	fb93 f2f2 	sdiv	r2, r3, r2
 800bb10:	f102 0130 	add.w	r1, r2, #48	; 0x30
 800bb14:	7001      	strb	r1, [r0, #0]
 800bb16:	f06f 0109 	mvn.w	r1, #9
 800bb1a:	fb01 3302 	mla	r3, r1, r2, r3
 800bb1e:	3330      	adds	r3, #48	; 0x30
 800bb20:	7043      	strb	r3, [r0, #1]
 800bb22:	2300      	movs	r3, #0
 800bb24:	7083      	strb	r3, [r0, #2]
 800bb26:	e7b8      	b.n	800ba9a <print_e+0x36>
 800bb28:	b10d      	cbz	r5, 800bb2e <print_e+0xca>
 800bb2a:	f803 1b01 	strb.w	r1, [r3], #1
 800bb2e:	7805      	ldrb	r5, [r0, #0]
 800bb30:	f803 5b01 	strb.w	r5, [r3], #1
 800bb34:	3c01      	subs	r4, #1
 800bb36:	2500      	movs	r5, #0
 800bb38:	e7b9      	b.n	800baae <print_e+0x4a>
 800bb3a:	b10d      	cbz	r5, 800bb40 <print_e+0xdc>
 800bb3c:	f803 1b01 	strb.w	r1, [r3], #1
 800bb40:	f803 0b01 	strb.w	r0, [r3], #1
 800bb44:	3c01      	subs	r4, #1
 800bb46:	2500      	movs	r5, #0
 800bb48:	e7bc      	b.n	800bac4 <print_e+0x60>
 800bb4a:	2665      	movs	r6, #101	; 0x65
 800bb4c:	e7bc      	b.n	800bac8 <print_e+0x64>
 800bb4e:	2645      	movs	r6, #69	; 0x45
 800bb50:	e7ba      	b.n	800bac8 <print_e+0x64>
 800bb52:	0000      	movs	r0, r0
 800bb54:	0000      	movs	r0, r0
	...

0800bb58 <_gcvt>:
 800bb58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb5c:	ec55 4b10 	vmov	r4, r5, d0
 800bb60:	b088      	sub	sp, #32
 800bb62:	4681      	mov	r9, r0
 800bb64:	4688      	mov	r8, r1
 800bb66:	4616      	mov	r6, r2
 800bb68:	469a      	mov	sl, r3
 800bb6a:	ee10 0a10 	vmov	r0, s0
 800bb6e:	2200      	movs	r2, #0
 800bb70:	2300      	movs	r3, #0
 800bb72:	4629      	mov	r1, r5
 800bb74:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800bb76:	f7f4 ffb1 	bl	8000adc <__aeabi_dcmplt>
 800bb7a:	b110      	cbz	r0, 800bb82 <_gcvt+0x2a>
 800bb7c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800bb80:	461d      	mov	r5, r3
 800bb82:	2200      	movs	r2, #0
 800bb84:	2300      	movs	r3, #0
 800bb86:	4620      	mov	r0, r4
 800bb88:	4629      	mov	r1, r5
 800bb8a:	f7f4 ff9d 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb8e:	b138      	cbz	r0, 800bba0 <_gcvt+0x48>
 800bb90:	2330      	movs	r3, #48	; 0x30
 800bb92:	7033      	strb	r3, [r6, #0]
 800bb94:	2300      	movs	r3, #0
 800bb96:	7073      	strb	r3, [r6, #1]
 800bb98:	4630      	mov	r0, r6
 800bb9a:	b008      	add	sp, #32
 800bb9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bba0:	a34b      	add	r3, pc, #300	; (adr r3, 800bcd0 <_gcvt+0x178>)
 800bba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba6:	4620      	mov	r0, r4
 800bba8:	4629      	mov	r1, r5
 800bbaa:	f7f4 ffa1 	bl	8000af0 <__aeabi_dcmple>
 800bbae:	b158      	cbz	r0, 800bbc8 <_gcvt+0x70>
 800bbb0:	f108 31ff 	add.w	r1, r8, #4294967295
 800bbb4:	9100      	str	r1, [sp, #0]
 800bbb6:	e9cd a701 	strd	sl, r7, [sp, #4]
 800bbba:	4622      	mov	r2, r4
 800bbbc:	462b      	mov	r3, r5
 800bbbe:	4631      	mov	r1, r6
 800bbc0:	4648      	mov	r0, r9
 800bbc2:	f7ff ff4f 	bl	800ba64 <print_e>
 800bbc6:	e7e7      	b.n	800bb98 <_gcvt+0x40>
 800bbc8:	4640      	mov	r0, r8
 800bbca:	f000 fd0f 	bl	800c5ec <_mprec_log10>
 800bbce:	4622      	mov	r2, r4
 800bbd0:	ec51 0b10 	vmov	r0, r1, d0
 800bbd4:	462b      	mov	r3, r5
 800bbd6:	f7f4 ff8b 	bl	8000af0 <__aeabi_dcmple>
 800bbda:	2800      	cmp	r0, #0
 800bbdc:	d1e8      	bne.n	800bbb0 <_gcvt+0x58>
 800bbde:	ab07      	add	r3, sp, #28
 800bbe0:	9301      	str	r3, [sp, #4]
 800bbe2:	ab06      	add	r3, sp, #24
 800bbe4:	9300      	str	r3, [sp, #0]
 800bbe6:	4642      	mov	r2, r8
 800bbe8:	ab05      	add	r3, sp, #20
 800bbea:	ec45 4b10 	vmov	d0, r4, r5
 800bbee:	2102      	movs	r1, #2
 800bbf0:	4648      	mov	r0, r9
 800bbf2:	f7ff f949 	bl	800ae88 <_dtoa_r>
 800bbf6:	9a05      	ldr	r2, [sp, #20]
 800bbf8:	f242 730f 	movw	r3, #9999	; 0x270f
 800bbfc:	429a      	cmp	r2, r3
 800bbfe:	d00e      	beq.n	800bc1e <_gcvt+0xc6>
 800bc00:	4633      	mov	r3, r6
 800bc02:	44b0      	add	r8, r6
 800bc04:	4605      	mov	r5, r0
 800bc06:	f810 1b01 	ldrb.w	r1, [r0], #1
 800bc0a:	9c05      	ldr	r4, [sp, #20]
 800bc0c:	eba8 0203 	sub.w	r2, r8, r3
 800bc10:	b109      	cbz	r1, 800bc16 <_gcvt+0xbe>
 800bc12:	2c00      	cmp	r4, #0
 800bc14:	dc08      	bgt.n	800bc28 <_gcvt+0xd0>
 800bc16:	2100      	movs	r1, #0
 800bc18:	f04f 0c30 	mov.w	ip, #48	; 0x30
 800bc1c:	e00d      	b.n	800bc3a <_gcvt+0xe2>
 800bc1e:	4601      	mov	r1, r0
 800bc20:	4630      	mov	r0, r6
 800bc22:	f001 f92e 	bl	800ce82 <strcpy>
 800bc26:	e7b7      	b.n	800bb98 <_gcvt+0x40>
 800bc28:	3c01      	subs	r4, #1
 800bc2a:	f803 1b01 	strb.w	r1, [r3], #1
 800bc2e:	9405      	str	r4, [sp, #20]
 800bc30:	e7e8      	b.n	800bc04 <_gcvt+0xac>
 800bc32:	f803 cb01 	strb.w	ip, [r3], #1
 800bc36:	3a01      	subs	r2, #1
 800bc38:	2101      	movs	r1, #1
 800bc3a:	2c00      	cmp	r4, #0
 800bc3c:	4620      	mov	r0, r4
 800bc3e:	dc2a      	bgt.n	800bc96 <_gcvt+0x13e>
 800bc40:	b101      	cbz	r1, 800bc44 <_gcvt+0xec>
 800bc42:	9405      	str	r4, [sp, #20]
 800bc44:	b90f      	cbnz	r7, 800bc4a <_gcvt+0xf2>
 800bc46:	7829      	ldrb	r1, [r5, #0]
 800bc48:	b311      	cbz	r1, 800bc90 <_gcvt+0x138>
 800bc4a:	42b3      	cmp	r3, r6
 800bc4c:	bf04      	itt	eq
 800bc4e:	2130      	moveq	r1, #48	; 0x30
 800bc50:	f803 1b01 	strbeq.w	r1, [r3], #1
 800bc54:	212e      	movs	r1, #46	; 0x2e
 800bc56:	7019      	strb	r1, [r3, #0]
 800bc58:	9905      	ldr	r1, [sp, #20]
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	2400      	movs	r4, #0
 800bc5e:	eba1 0c03 	sub.w	ip, r1, r3
 800bc62:	f04f 0e30 	mov.w	lr, #48	; 0x30
 800bc66:	eb1c 0f00 	cmn.w	ip, r0
 800bc6a:	d41c      	bmi.n	800bca6 <_gcvt+0x14e>
 800bc6c:	2900      	cmp	r1, #0
 800bc6e:	f1c1 0000 	rsb	r0, r1, #0
 800bc72:	bfc8      	it	gt
 800bc74:	2000      	movgt	r0, #0
 800bc76:	f100 0c01 	add.w	ip, r0, #1
 800bc7a:	4463      	add	r3, ip
 800bc7c:	4401      	add	r1, r0
 800bc7e:	b104      	cbz	r4, 800bc82 <_gcvt+0x12a>
 800bc80:	9105      	str	r1, [sp, #20]
 800bc82:	1e69      	subs	r1, r5, #1
 800bc84:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bc88:	b108      	cbz	r0, 800bc8e <_gcvt+0x136>
 800bc8a:	2a00      	cmp	r2, #0
 800bc8c:	dc0f      	bgt.n	800bcae <_gcvt+0x156>
 800bc8e:	b9df      	cbnz	r7, 800bcc8 <_gcvt+0x170>
 800bc90:	2200      	movs	r2, #0
 800bc92:	701a      	strb	r2, [r3, #0]
 800bc94:	e780      	b.n	800bb98 <_gcvt+0x40>
 800bc96:	2a00      	cmp	r2, #0
 800bc98:	f104 34ff 	add.w	r4, r4, #4294967295
 800bc9c:	dcc9      	bgt.n	800bc32 <_gcvt+0xda>
 800bc9e:	2900      	cmp	r1, #0
 800bca0:	d0d0      	beq.n	800bc44 <_gcvt+0xec>
 800bca2:	9005      	str	r0, [sp, #20]
 800bca4:	e7ce      	b.n	800bc44 <_gcvt+0xec>
 800bca6:	f800 ef01 	strb.w	lr, [r0, #1]!
 800bcaa:	2401      	movs	r4, #1
 800bcac:	e7db      	b.n	800bc66 <_gcvt+0x10e>
 800bcae:	f803 0b01 	strb.w	r0, [r3], #1
 800bcb2:	3a01      	subs	r2, #1
 800bcb4:	e7e6      	b.n	800bc84 <_gcvt+0x12c>
 800bcb6:	f801 5b01 	strb.w	r5, [r1], #1
 800bcba:	1a60      	subs	r0, r4, r1
 800bcbc:	2800      	cmp	r0, #0
 800bcbe:	dcfa      	bgt.n	800bcb6 <_gcvt+0x15e>
 800bcc0:	2a00      	cmp	r2, #0
 800bcc2:	bfa8      	it	ge
 800bcc4:	189b      	addge	r3, r3, r2
 800bcc6:	e7e3      	b.n	800bc90 <_gcvt+0x138>
 800bcc8:	4619      	mov	r1, r3
 800bcca:	189c      	adds	r4, r3, r2
 800bccc:	2530      	movs	r5, #48	; 0x30
 800bcce:	e7f4      	b.n	800bcba <_gcvt+0x162>
 800bcd0:	eb1c432d 	.word	0xeb1c432d
 800bcd4:	3f1a36e2 	.word	0x3f1a36e2

0800bcd8 <std>:
 800bcd8:	2300      	movs	r3, #0
 800bcda:	b510      	push	{r4, lr}
 800bcdc:	4604      	mov	r4, r0
 800bcde:	e9c0 3300 	strd	r3, r3, [r0]
 800bce2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bce6:	6083      	str	r3, [r0, #8]
 800bce8:	8181      	strh	r1, [r0, #12]
 800bcea:	6643      	str	r3, [r0, #100]	; 0x64
 800bcec:	81c2      	strh	r2, [r0, #14]
 800bcee:	6183      	str	r3, [r0, #24]
 800bcf0:	4619      	mov	r1, r3
 800bcf2:	2208      	movs	r2, #8
 800bcf4:	305c      	adds	r0, #92	; 0x5c
 800bcf6:	f7fe faa9 	bl	800a24c <memset>
 800bcfa:	4b05      	ldr	r3, [pc, #20]	; (800bd10 <std+0x38>)
 800bcfc:	6263      	str	r3, [r4, #36]	; 0x24
 800bcfe:	4b05      	ldr	r3, [pc, #20]	; (800bd14 <std+0x3c>)
 800bd00:	62a3      	str	r3, [r4, #40]	; 0x28
 800bd02:	4b05      	ldr	r3, [pc, #20]	; (800bd18 <std+0x40>)
 800bd04:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bd06:	4b05      	ldr	r3, [pc, #20]	; (800bd1c <std+0x44>)
 800bd08:	6224      	str	r4, [r4, #32]
 800bd0a:	6323      	str	r3, [r4, #48]	; 0x30
 800bd0c:	bd10      	pop	{r4, pc}
 800bd0e:	bf00      	nop
 800bd10:	0800cdfd 	.word	0x0800cdfd
 800bd14:	0800ce1f 	.word	0x0800ce1f
 800bd18:	0800ce57 	.word	0x0800ce57
 800bd1c:	0800ce7b 	.word	0x0800ce7b

0800bd20 <_cleanup_r>:
 800bd20:	4901      	ldr	r1, [pc, #4]	; (800bd28 <_cleanup_r+0x8>)
 800bd22:	f000 b8af 	b.w	800be84 <_fwalk_reent>
 800bd26:	bf00      	nop
 800bd28:	0800d1a1 	.word	0x0800d1a1

0800bd2c <__sfmoreglue>:
 800bd2c:	b570      	push	{r4, r5, r6, lr}
 800bd2e:	2268      	movs	r2, #104	; 0x68
 800bd30:	1e4d      	subs	r5, r1, #1
 800bd32:	4355      	muls	r5, r2
 800bd34:	460e      	mov	r6, r1
 800bd36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bd3a:	f000 fcf7 	bl	800c72c <_malloc_r>
 800bd3e:	4604      	mov	r4, r0
 800bd40:	b140      	cbz	r0, 800bd54 <__sfmoreglue+0x28>
 800bd42:	2100      	movs	r1, #0
 800bd44:	e9c0 1600 	strd	r1, r6, [r0]
 800bd48:	300c      	adds	r0, #12
 800bd4a:	60a0      	str	r0, [r4, #8]
 800bd4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bd50:	f7fe fa7c 	bl	800a24c <memset>
 800bd54:	4620      	mov	r0, r4
 800bd56:	bd70      	pop	{r4, r5, r6, pc}

0800bd58 <__sfp_lock_acquire>:
 800bd58:	4801      	ldr	r0, [pc, #4]	; (800bd60 <__sfp_lock_acquire+0x8>)
 800bd5a:	f000 b8b8 	b.w	800bece <__retarget_lock_acquire_recursive>
 800bd5e:	bf00      	nop
 800bd60:	200054e1 	.word	0x200054e1

0800bd64 <__sfp_lock_release>:
 800bd64:	4801      	ldr	r0, [pc, #4]	; (800bd6c <__sfp_lock_release+0x8>)
 800bd66:	f000 b8b3 	b.w	800bed0 <__retarget_lock_release_recursive>
 800bd6a:	bf00      	nop
 800bd6c:	200054e1 	.word	0x200054e1

0800bd70 <__sinit_lock_acquire>:
 800bd70:	4801      	ldr	r0, [pc, #4]	; (800bd78 <__sinit_lock_acquire+0x8>)
 800bd72:	f000 b8ac 	b.w	800bece <__retarget_lock_acquire_recursive>
 800bd76:	bf00      	nop
 800bd78:	200054e2 	.word	0x200054e2

0800bd7c <__sinit_lock_release>:
 800bd7c:	4801      	ldr	r0, [pc, #4]	; (800bd84 <__sinit_lock_release+0x8>)
 800bd7e:	f000 b8a7 	b.w	800bed0 <__retarget_lock_release_recursive>
 800bd82:	bf00      	nop
 800bd84:	200054e2 	.word	0x200054e2

0800bd88 <__sinit>:
 800bd88:	b510      	push	{r4, lr}
 800bd8a:	4604      	mov	r4, r0
 800bd8c:	f7ff fff0 	bl	800bd70 <__sinit_lock_acquire>
 800bd90:	69a3      	ldr	r3, [r4, #24]
 800bd92:	b11b      	cbz	r3, 800bd9c <__sinit+0x14>
 800bd94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd98:	f7ff bff0 	b.w	800bd7c <__sinit_lock_release>
 800bd9c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bda0:	6523      	str	r3, [r4, #80]	; 0x50
 800bda2:	4b13      	ldr	r3, [pc, #76]	; (800bdf0 <__sinit+0x68>)
 800bda4:	4a13      	ldr	r2, [pc, #76]	; (800bdf4 <__sinit+0x6c>)
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	62a2      	str	r2, [r4, #40]	; 0x28
 800bdaa:	42a3      	cmp	r3, r4
 800bdac:	bf04      	itt	eq
 800bdae:	2301      	moveq	r3, #1
 800bdb0:	61a3      	streq	r3, [r4, #24]
 800bdb2:	4620      	mov	r0, r4
 800bdb4:	f000 f820 	bl	800bdf8 <__sfp>
 800bdb8:	6060      	str	r0, [r4, #4]
 800bdba:	4620      	mov	r0, r4
 800bdbc:	f000 f81c 	bl	800bdf8 <__sfp>
 800bdc0:	60a0      	str	r0, [r4, #8]
 800bdc2:	4620      	mov	r0, r4
 800bdc4:	f000 f818 	bl	800bdf8 <__sfp>
 800bdc8:	2200      	movs	r2, #0
 800bdca:	60e0      	str	r0, [r4, #12]
 800bdcc:	2104      	movs	r1, #4
 800bdce:	6860      	ldr	r0, [r4, #4]
 800bdd0:	f7ff ff82 	bl	800bcd8 <std>
 800bdd4:	68a0      	ldr	r0, [r4, #8]
 800bdd6:	2201      	movs	r2, #1
 800bdd8:	2109      	movs	r1, #9
 800bdda:	f7ff ff7d 	bl	800bcd8 <std>
 800bdde:	68e0      	ldr	r0, [r4, #12]
 800bde0:	2202      	movs	r2, #2
 800bde2:	2112      	movs	r1, #18
 800bde4:	f7ff ff78 	bl	800bcd8 <std>
 800bde8:	2301      	movs	r3, #1
 800bdea:	61a3      	str	r3, [r4, #24]
 800bdec:	e7d2      	b.n	800bd94 <__sinit+0xc>
 800bdee:	bf00      	nop
 800bdf0:	0800e700 	.word	0x0800e700
 800bdf4:	0800bd21 	.word	0x0800bd21

0800bdf8 <__sfp>:
 800bdf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdfa:	4607      	mov	r7, r0
 800bdfc:	f7ff ffac 	bl	800bd58 <__sfp_lock_acquire>
 800be00:	4b1e      	ldr	r3, [pc, #120]	; (800be7c <__sfp+0x84>)
 800be02:	681e      	ldr	r6, [r3, #0]
 800be04:	69b3      	ldr	r3, [r6, #24]
 800be06:	b913      	cbnz	r3, 800be0e <__sfp+0x16>
 800be08:	4630      	mov	r0, r6
 800be0a:	f7ff ffbd 	bl	800bd88 <__sinit>
 800be0e:	3648      	adds	r6, #72	; 0x48
 800be10:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800be14:	3b01      	subs	r3, #1
 800be16:	d503      	bpl.n	800be20 <__sfp+0x28>
 800be18:	6833      	ldr	r3, [r6, #0]
 800be1a:	b30b      	cbz	r3, 800be60 <__sfp+0x68>
 800be1c:	6836      	ldr	r6, [r6, #0]
 800be1e:	e7f7      	b.n	800be10 <__sfp+0x18>
 800be20:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800be24:	b9d5      	cbnz	r5, 800be5c <__sfp+0x64>
 800be26:	4b16      	ldr	r3, [pc, #88]	; (800be80 <__sfp+0x88>)
 800be28:	60e3      	str	r3, [r4, #12]
 800be2a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800be2e:	6665      	str	r5, [r4, #100]	; 0x64
 800be30:	f000 f84c 	bl	800becc <__retarget_lock_init_recursive>
 800be34:	f7ff ff96 	bl	800bd64 <__sfp_lock_release>
 800be38:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800be3c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800be40:	6025      	str	r5, [r4, #0]
 800be42:	61a5      	str	r5, [r4, #24]
 800be44:	2208      	movs	r2, #8
 800be46:	4629      	mov	r1, r5
 800be48:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800be4c:	f7fe f9fe 	bl	800a24c <memset>
 800be50:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800be54:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800be58:	4620      	mov	r0, r4
 800be5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be5c:	3468      	adds	r4, #104	; 0x68
 800be5e:	e7d9      	b.n	800be14 <__sfp+0x1c>
 800be60:	2104      	movs	r1, #4
 800be62:	4638      	mov	r0, r7
 800be64:	f7ff ff62 	bl	800bd2c <__sfmoreglue>
 800be68:	4604      	mov	r4, r0
 800be6a:	6030      	str	r0, [r6, #0]
 800be6c:	2800      	cmp	r0, #0
 800be6e:	d1d5      	bne.n	800be1c <__sfp+0x24>
 800be70:	f7ff ff78 	bl	800bd64 <__sfp_lock_release>
 800be74:	230c      	movs	r3, #12
 800be76:	603b      	str	r3, [r7, #0]
 800be78:	e7ee      	b.n	800be58 <__sfp+0x60>
 800be7a:	bf00      	nop
 800be7c:	0800e700 	.word	0x0800e700
 800be80:	ffff0001 	.word	0xffff0001

0800be84 <_fwalk_reent>:
 800be84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be88:	4606      	mov	r6, r0
 800be8a:	4688      	mov	r8, r1
 800be8c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800be90:	2700      	movs	r7, #0
 800be92:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800be96:	f1b9 0901 	subs.w	r9, r9, #1
 800be9a:	d505      	bpl.n	800bea8 <_fwalk_reent+0x24>
 800be9c:	6824      	ldr	r4, [r4, #0]
 800be9e:	2c00      	cmp	r4, #0
 800bea0:	d1f7      	bne.n	800be92 <_fwalk_reent+0xe>
 800bea2:	4638      	mov	r0, r7
 800bea4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bea8:	89ab      	ldrh	r3, [r5, #12]
 800beaa:	2b01      	cmp	r3, #1
 800beac:	d907      	bls.n	800bebe <_fwalk_reent+0x3a>
 800beae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800beb2:	3301      	adds	r3, #1
 800beb4:	d003      	beq.n	800bebe <_fwalk_reent+0x3a>
 800beb6:	4629      	mov	r1, r5
 800beb8:	4630      	mov	r0, r6
 800beba:	47c0      	blx	r8
 800bebc:	4307      	orrs	r7, r0
 800bebe:	3568      	adds	r5, #104	; 0x68
 800bec0:	e7e9      	b.n	800be96 <_fwalk_reent+0x12>
	...

0800bec4 <_localeconv_r>:
 800bec4:	4800      	ldr	r0, [pc, #0]	; (800bec8 <_localeconv_r+0x4>)
 800bec6:	4770      	bx	lr
 800bec8:	20000170 	.word	0x20000170

0800becc <__retarget_lock_init_recursive>:
 800becc:	4770      	bx	lr

0800bece <__retarget_lock_acquire_recursive>:
 800bece:	4770      	bx	lr

0800bed0 <__retarget_lock_release_recursive>:
 800bed0:	4770      	bx	lr
	...

0800bed4 <malloc>:
 800bed4:	4b02      	ldr	r3, [pc, #8]	; (800bee0 <malloc+0xc>)
 800bed6:	4601      	mov	r1, r0
 800bed8:	6818      	ldr	r0, [r3, #0]
 800beda:	f000 bc27 	b.w	800c72c <_malloc_r>
 800bede:	bf00      	nop
 800bee0:	2000001c 	.word	0x2000001c

0800bee4 <_Balloc>:
 800bee4:	b570      	push	{r4, r5, r6, lr}
 800bee6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bee8:	4604      	mov	r4, r0
 800beea:	460d      	mov	r5, r1
 800beec:	b976      	cbnz	r6, 800bf0c <_Balloc+0x28>
 800beee:	2010      	movs	r0, #16
 800bef0:	f7ff fff0 	bl	800bed4 <malloc>
 800bef4:	4602      	mov	r2, r0
 800bef6:	6260      	str	r0, [r4, #36]	; 0x24
 800bef8:	b920      	cbnz	r0, 800bf04 <_Balloc+0x20>
 800befa:	4b18      	ldr	r3, [pc, #96]	; (800bf5c <_Balloc+0x78>)
 800befc:	4818      	ldr	r0, [pc, #96]	; (800bf60 <_Balloc+0x7c>)
 800befe:	2166      	movs	r1, #102	; 0x66
 800bf00:	f001 f89a 	bl	800d038 <__assert_func>
 800bf04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf08:	6006      	str	r6, [r0, #0]
 800bf0a:	60c6      	str	r6, [r0, #12]
 800bf0c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bf0e:	68f3      	ldr	r3, [r6, #12]
 800bf10:	b183      	cbz	r3, 800bf34 <_Balloc+0x50>
 800bf12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bf14:	68db      	ldr	r3, [r3, #12]
 800bf16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bf1a:	b9b8      	cbnz	r0, 800bf4c <_Balloc+0x68>
 800bf1c:	2101      	movs	r1, #1
 800bf1e:	fa01 f605 	lsl.w	r6, r1, r5
 800bf22:	1d72      	adds	r2, r6, #5
 800bf24:	0092      	lsls	r2, r2, #2
 800bf26:	4620      	mov	r0, r4
 800bf28:	f000 fb7e 	bl	800c628 <_calloc_r>
 800bf2c:	b160      	cbz	r0, 800bf48 <_Balloc+0x64>
 800bf2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bf32:	e00e      	b.n	800bf52 <_Balloc+0x6e>
 800bf34:	2221      	movs	r2, #33	; 0x21
 800bf36:	2104      	movs	r1, #4
 800bf38:	4620      	mov	r0, r4
 800bf3a:	f000 fb75 	bl	800c628 <_calloc_r>
 800bf3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bf40:	60f0      	str	r0, [r6, #12]
 800bf42:	68db      	ldr	r3, [r3, #12]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d1e4      	bne.n	800bf12 <_Balloc+0x2e>
 800bf48:	2000      	movs	r0, #0
 800bf4a:	bd70      	pop	{r4, r5, r6, pc}
 800bf4c:	6802      	ldr	r2, [r0, #0]
 800bf4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bf52:	2300      	movs	r3, #0
 800bf54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bf58:	e7f7      	b.n	800bf4a <_Balloc+0x66>
 800bf5a:	bf00      	nop
 800bf5c:	0800e846 	.word	0x0800e846
 800bf60:	0800e92c 	.word	0x0800e92c

0800bf64 <_Bfree>:
 800bf64:	b570      	push	{r4, r5, r6, lr}
 800bf66:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bf68:	4605      	mov	r5, r0
 800bf6a:	460c      	mov	r4, r1
 800bf6c:	b976      	cbnz	r6, 800bf8c <_Bfree+0x28>
 800bf6e:	2010      	movs	r0, #16
 800bf70:	f7ff ffb0 	bl	800bed4 <malloc>
 800bf74:	4602      	mov	r2, r0
 800bf76:	6268      	str	r0, [r5, #36]	; 0x24
 800bf78:	b920      	cbnz	r0, 800bf84 <_Bfree+0x20>
 800bf7a:	4b09      	ldr	r3, [pc, #36]	; (800bfa0 <_Bfree+0x3c>)
 800bf7c:	4809      	ldr	r0, [pc, #36]	; (800bfa4 <_Bfree+0x40>)
 800bf7e:	218a      	movs	r1, #138	; 0x8a
 800bf80:	f001 f85a 	bl	800d038 <__assert_func>
 800bf84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf88:	6006      	str	r6, [r0, #0]
 800bf8a:	60c6      	str	r6, [r0, #12]
 800bf8c:	b13c      	cbz	r4, 800bf9e <_Bfree+0x3a>
 800bf8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bf90:	6862      	ldr	r2, [r4, #4]
 800bf92:	68db      	ldr	r3, [r3, #12]
 800bf94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bf98:	6021      	str	r1, [r4, #0]
 800bf9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bf9e:	bd70      	pop	{r4, r5, r6, pc}
 800bfa0:	0800e846 	.word	0x0800e846
 800bfa4:	0800e92c 	.word	0x0800e92c

0800bfa8 <__multadd>:
 800bfa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfac:	690d      	ldr	r5, [r1, #16]
 800bfae:	4607      	mov	r7, r0
 800bfb0:	460c      	mov	r4, r1
 800bfb2:	461e      	mov	r6, r3
 800bfb4:	f101 0c14 	add.w	ip, r1, #20
 800bfb8:	2000      	movs	r0, #0
 800bfba:	f8dc 3000 	ldr.w	r3, [ip]
 800bfbe:	b299      	uxth	r1, r3
 800bfc0:	fb02 6101 	mla	r1, r2, r1, r6
 800bfc4:	0c1e      	lsrs	r6, r3, #16
 800bfc6:	0c0b      	lsrs	r3, r1, #16
 800bfc8:	fb02 3306 	mla	r3, r2, r6, r3
 800bfcc:	b289      	uxth	r1, r1
 800bfce:	3001      	adds	r0, #1
 800bfd0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bfd4:	4285      	cmp	r5, r0
 800bfd6:	f84c 1b04 	str.w	r1, [ip], #4
 800bfda:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bfde:	dcec      	bgt.n	800bfba <__multadd+0x12>
 800bfe0:	b30e      	cbz	r6, 800c026 <__multadd+0x7e>
 800bfe2:	68a3      	ldr	r3, [r4, #8]
 800bfe4:	42ab      	cmp	r3, r5
 800bfe6:	dc19      	bgt.n	800c01c <__multadd+0x74>
 800bfe8:	6861      	ldr	r1, [r4, #4]
 800bfea:	4638      	mov	r0, r7
 800bfec:	3101      	adds	r1, #1
 800bfee:	f7ff ff79 	bl	800bee4 <_Balloc>
 800bff2:	4680      	mov	r8, r0
 800bff4:	b928      	cbnz	r0, 800c002 <__multadd+0x5a>
 800bff6:	4602      	mov	r2, r0
 800bff8:	4b0c      	ldr	r3, [pc, #48]	; (800c02c <__multadd+0x84>)
 800bffa:	480d      	ldr	r0, [pc, #52]	; (800c030 <__multadd+0x88>)
 800bffc:	21b5      	movs	r1, #181	; 0xb5
 800bffe:	f001 f81b 	bl	800d038 <__assert_func>
 800c002:	6922      	ldr	r2, [r4, #16]
 800c004:	3202      	adds	r2, #2
 800c006:	f104 010c 	add.w	r1, r4, #12
 800c00a:	0092      	lsls	r2, r2, #2
 800c00c:	300c      	adds	r0, #12
 800c00e:	f7fe f90f 	bl	800a230 <memcpy>
 800c012:	4621      	mov	r1, r4
 800c014:	4638      	mov	r0, r7
 800c016:	f7ff ffa5 	bl	800bf64 <_Bfree>
 800c01a:	4644      	mov	r4, r8
 800c01c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c020:	3501      	adds	r5, #1
 800c022:	615e      	str	r6, [r3, #20]
 800c024:	6125      	str	r5, [r4, #16]
 800c026:	4620      	mov	r0, r4
 800c028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c02c:	0800e8b8 	.word	0x0800e8b8
 800c030:	0800e92c 	.word	0x0800e92c

0800c034 <__hi0bits>:
 800c034:	0c03      	lsrs	r3, r0, #16
 800c036:	041b      	lsls	r3, r3, #16
 800c038:	b9d3      	cbnz	r3, 800c070 <__hi0bits+0x3c>
 800c03a:	0400      	lsls	r0, r0, #16
 800c03c:	2310      	movs	r3, #16
 800c03e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c042:	bf04      	itt	eq
 800c044:	0200      	lsleq	r0, r0, #8
 800c046:	3308      	addeq	r3, #8
 800c048:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c04c:	bf04      	itt	eq
 800c04e:	0100      	lsleq	r0, r0, #4
 800c050:	3304      	addeq	r3, #4
 800c052:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c056:	bf04      	itt	eq
 800c058:	0080      	lsleq	r0, r0, #2
 800c05a:	3302      	addeq	r3, #2
 800c05c:	2800      	cmp	r0, #0
 800c05e:	db05      	blt.n	800c06c <__hi0bits+0x38>
 800c060:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c064:	f103 0301 	add.w	r3, r3, #1
 800c068:	bf08      	it	eq
 800c06a:	2320      	moveq	r3, #32
 800c06c:	4618      	mov	r0, r3
 800c06e:	4770      	bx	lr
 800c070:	2300      	movs	r3, #0
 800c072:	e7e4      	b.n	800c03e <__hi0bits+0xa>

0800c074 <__lo0bits>:
 800c074:	6803      	ldr	r3, [r0, #0]
 800c076:	f013 0207 	ands.w	r2, r3, #7
 800c07a:	4601      	mov	r1, r0
 800c07c:	d00b      	beq.n	800c096 <__lo0bits+0x22>
 800c07e:	07da      	lsls	r2, r3, #31
 800c080:	d423      	bmi.n	800c0ca <__lo0bits+0x56>
 800c082:	0798      	lsls	r0, r3, #30
 800c084:	bf49      	itett	mi
 800c086:	085b      	lsrmi	r3, r3, #1
 800c088:	089b      	lsrpl	r3, r3, #2
 800c08a:	2001      	movmi	r0, #1
 800c08c:	600b      	strmi	r3, [r1, #0]
 800c08e:	bf5c      	itt	pl
 800c090:	600b      	strpl	r3, [r1, #0]
 800c092:	2002      	movpl	r0, #2
 800c094:	4770      	bx	lr
 800c096:	b298      	uxth	r0, r3
 800c098:	b9a8      	cbnz	r0, 800c0c6 <__lo0bits+0x52>
 800c09a:	0c1b      	lsrs	r3, r3, #16
 800c09c:	2010      	movs	r0, #16
 800c09e:	b2da      	uxtb	r2, r3
 800c0a0:	b90a      	cbnz	r2, 800c0a6 <__lo0bits+0x32>
 800c0a2:	3008      	adds	r0, #8
 800c0a4:	0a1b      	lsrs	r3, r3, #8
 800c0a6:	071a      	lsls	r2, r3, #28
 800c0a8:	bf04      	itt	eq
 800c0aa:	091b      	lsreq	r3, r3, #4
 800c0ac:	3004      	addeq	r0, #4
 800c0ae:	079a      	lsls	r2, r3, #30
 800c0b0:	bf04      	itt	eq
 800c0b2:	089b      	lsreq	r3, r3, #2
 800c0b4:	3002      	addeq	r0, #2
 800c0b6:	07da      	lsls	r2, r3, #31
 800c0b8:	d403      	bmi.n	800c0c2 <__lo0bits+0x4e>
 800c0ba:	085b      	lsrs	r3, r3, #1
 800c0bc:	f100 0001 	add.w	r0, r0, #1
 800c0c0:	d005      	beq.n	800c0ce <__lo0bits+0x5a>
 800c0c2:	600b      	str	r3, [r1, #0]
 800c0c4:	4770      	bx	lr
 800c0c6:	4610      	mov	r0, r2
 800c0c8:	e7e9      	b.n	800c09e <__lo0bits+0x2a>
 800c0ca:	2000      	movs	r0, #0
 800c0cc:	4770      	bx	lr
 800c0ce:	2020      	movs	r0, #32
 800c0d0:	4770      	bx	lr
	...

0800c0d4 <__i2b>:
 800c0d4:	b510      	push	{r4, lr}
 800c0d6:	460c      	mov	r4, r1
 800c0d8:	2101      	movs	r1, #1
 800c0da:	f7ff ff03 	bl	800bee4 <_Balloc>
 800c0de:	4602      	mov	r2, r0
 800c0e0:	b928      	cbnz	r0, 800c0ee <__i2b+0x1a>
 800c0e2:	4b05      	ldr	r3, [pc, #20]	; (800c0f8 <__i2b+0x24>)
 800c0e4:	4805      	ldr	r0, [pc, #20]	; (800c0fc <__i2b+0x28>)
 800c0e6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c0ea:	f000 ffa5 	bl	800d038 <__assert_func>
 800c0ee:	2301      	movs	r3, #1
 800c0f0:	6144      	str	r4, [r0, #20]
 800c0f2:	6103      	str	r3, [r0, #16]
 800c0f4:	bd10      	pop	{r4, pc}
 800c0f6:	bf00      	nop
 800c0f8:	0800e8b8 	.word	0x0800e8b8
 800c0fc:	0800e92c 	.word	0x0800e92c

0800c100 <__multiply>:
 800c100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c104:	4691      	mov	r9, r2
 800c106:	690a      	ldr	r2, [r1, #16]
 800c108:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c10c:	429a      	cmp	r2, r3
 800c10e:	bfb8      	it	lt
 800c110:	460b      	movlt	r3, r1
 800c112:	460c      	mov	r4, r1
 800c114:	bfbc      	itt	lt
 800c116:	464c      	movlt	r4, r9
 800c118:	4699      	movlt	r9, r3
 800c11a:	6927      	ldr	r7, [r4, #16]
 800c11c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c120:	68a3      	ldr	r3, [r4, #8]
 800c122:	6861      	ldr	r1, [r4, #4]
 800c124:	eb07 060a 	add.w	r6, r7, sl
 800c128:	42b3      	cmp	r3, r6
 800c12a:	b085      	sub	sp, #20
 800c12c:	bfb8      	it	lt
 800c12e:	3101      	addlt	r1, #1
 800c130:	f7ff fed8 	bl	800bee4 <_Balloc>
 800c134:	b930      	cbnz	r0, 800c144 <__multiply+0x44>
 800c136:	4602      	mov	r2, r0
 800c138:	4b44      	ldr	r3, [pc, #272]	; (800c24c <__multiply+0x14c>)
 800c13a:	4845      	ldr	r0, [pc, #276]	; (800c250 <__multiply+0x150>)
 800c13c:	f240 115d 	movw	r1, #349	; 0x15d
 800c140:	f000 ff7a 	bl	800d038 <__assert_func>
 800c144:	f100 0514 	add.w	r5, r0, #20
 800c148:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c14c:	462b      	mov	r3, r5
 800c14e:	2200      	movs	r2, #0
 800c150:	4543      	cmp	r3, r8
 800c152:	d321      	bcc.n	800c198 <__multiply+0x98>
 800c154:	f104 0314 	add.w	r3, r4, #20
 800c158:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c15c:	f109 0314 	add.w	r3, r9, #20
 800c160:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c164:	9202      	str	r2, [sp, #8]
 800c166:	1b3a      	subs	r2, r7, r4
 800c168:	3a15      	subs	r2, #21
 800c16a:	f022 0203 	bic.w	r2, r2, #3
 800c16e:	3204      	adds	r2, #4
 800c170:	f104 0115 	add.w	r1, r4, #21
 800c174:	428f      	cmp	r7, r1
 800c176:	bf38      	it	cc
 800c178:	2204      	movcc	r2, #4
 800c17a:	9201      	str	r2, [sp, #4]
 800c17c:	9a02      	ldr	r2, [sp, #8]
 800c17e:	9303      	str	r3, [sp, #12]
 800c180:	429a      	cmp	r2, r3
 800c182:	d80c      	bhi.n	800c19e <__multiply+0x9e>
 800c184:	2e00      	cmp	r6, #0
 800c186:	dd03      	ble.n	800c190 <__multiply+0x90>
 800c188:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d05a      	beq.n	800c246 <__multiply+0x146>
 800c190:	6106      	str	r6, [r0, #16]
 800c192:	b005      	add	sp, #20
 800c194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c198:	f843 2b04 	str.w	r2, [r3], #4
 800c19c:	e7d8      	b.n	800c150 <__multiply+0x50>
 800c19e:	f8b3 a000 	ldrh.w	sl, [r3]
 800c1a2:	f1ba 0f00 	cmp.w	sl, #0
 800c1a6:	d024      	beq.n	800c1f2 <__multiply+0xf2>
 800c1a8:	f104 0e14 	add.w	lr, r4, #20
 800c1ac:	46a9      	mov	r9, r5
 800c1ae:	f04f 0c00 	mov.w	ip, #0
 800c1b2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c1b6:	f8d9 1000 	ldr.w	r1, [r9]
 800c1ba:	fa1f fb82 	uxth.w	fp, r2
 800c1be:	b289      	uxth	r1, r1
 800c1c0:	fb0a 110b 	mla	r1, sl, fp, r1
 800c1c4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c1c8:	f8d9 2000 	ldr.w	r2, [r9]
 800c1cc:	4461      	add	r1, ip
 800c1ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c1d2:	fb0a c20b 	mla	r2, sl, fp, ip
 800c1d6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c1da:	b289      	uxth	r1, r1
 800c1dc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c1e0:	4577      	cmp	r7, lr
 800c1e2:	f849 1b04 	str.w	r1, [r9], #4
 800c1e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c1ea:	d8e2      	bhi.n	800c1b2 <__multiply+0xb2>
 800c1ec:	9a01      	ldr	r2, [sp, #4]
 800c1ee:	f845 c002 	str.w	ip, [r5, r2]
 800c1f2:	9a03      	ldr	r2, [sp, #12]
 800c1f4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c1f8:	3304      	adds	r3, #4
 800c1fa:	f1b9 0f00 	cmp.w	r9, #0
 800c1fe:	d020      	beq.n	800c242 <__multiply+0x142>
 800c200:	6829      	ldr	r1, [r5, #0]
 800c202:	f104 0c14 	add.w	ip, r4, #20
 800c206:	46ae      	mov	lr, r5
 800c208:	f04f 0a00 	mov.w	sl, #0
 800c20c:	f8bc b000 	ldrh.w	fp, [ip]
 800c210:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c214:	fb09 220b 	mla	r2, r9, fp, r2
 800c218:	4492      	add	sl, r2
 800c21a:	b289      	uxth	r1, r1
 800c21c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c220:	f84e 1b04 	str.w	r1, [lr], #4
 800c224:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c228:	f8be 1000 	ldrh.w	r1, [lr]
 800c22c:	0c12      	lsrs	r2, r2, #16
 800c22e:	fb09 1102 	mla	r1, r9, r2, r1
 800c232:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c236:	4567      	cmp	r7, ip
 800c238:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c23c:	d8e6      	bhi.n	800c20c <__multiply+0x10c>
 800c23e:	9a01      	ldr	r2, [sp, #4]
 800c240:	50a9      	str	r1, [r5, r2]
 800c242:	3504      	adds	r5, #4
 800c244:	e79a      	b.n	800c17c <__multiply+0x7c>
 800c246:	3e01      	subs	r6, #1
 800c248:	e79c      	b.n	800c184 <__multiply+0x84>
 800c24a:	bf00      	nop
 800c24c:	0800e8b8 	.word	0x0800e8b8
 800c250:	0800e92c 	.word	0x0800e92c

0800c254 <__pow5mult>:
 800c254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c258:	4615      	mov	r5, r2
 800c25a:	f012 0203 	ands.w	r2, r2, #3
 800c25e:	4606      	mov	r6, r0
 800c260:	460f      	mov	r7, r1
 800c262:	d007      	beq.n	800c274 <__pow5mult+0x20>
 800c264:	4c25      	ldr	r4, [pc, #148]	; (800c2fc <__pow5mult+0xa8>)
 800c266:	3a01      	subs	r2, #1
 800c268:	2300      	movs	r3, #0
 800c26a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c26e:	f7ff fe9b 	bl	800bfa8 <__multadd>
 800c272:	4607      	mov	r7, r0
 800c274:	10ad      	asrs	r5, r5, #2
 800c276:	d03d      	beq.n	800c2f4 <__pow5mult+0xa0>
 800c278:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c27a:	b97c      	cbnz	r4, 800c29c <__pow5mult+0x48>
 800c27c:	2010      	movs	r0, #16
 800c27e:	f7ff fe29 	bl	800bed4 <malloc>
 800c282:	4602      	mov	r2, r0
 800c284:	6270      	str	r0, [r6, #36]	; 0x24
 800c286:	b928      	cbnz	r0, 800c294 <__pow5mult+0x40>
 800c288:	4b1d      	ldr	r3, [pc, #116]	; (800c300 <__pow5mult+0xac>)
 800c28a:	481e      	ldr	r0, [pc, #120]	; (800c304 <__pow5mult+0xb0>)
 800c28c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c290:	f000 fed2 	bl	800d038 <__assert_func>
 800c294:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c298:	6004      	str	r4, [r0, #0]
 800c29a:	60c4      	str	r4, [r0, #12]
 800c29c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c2a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c2a4:	b94c      	cbnz	r4, 800c2ba <__pow5mult+0x66>
 800c2a6:	f240 2171 	movw	r1, #625	; 0x271
 800c2aa:	4630      	mov	r0, r6
 800c2ac:	f7ff ff12 	bl	800c0d4 <__i2b>
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c2b6:	4604      	mov	r4, r0
 800c2b8:	6003      	str	r3, [r0, #0]
 800c2ba:	f04f 0900 	mov.w	r9, #0
 800c2be:	07eb      	lsls	r3, r5, #31
 800c2c0:	d50a      	bpl.n	800c2d8 <__pow5mult+0x84>
 800c2c2:	4639      	mov	r1, r7
 800c2c4:	4622      	mov	r2, r4
 800c2c6:	4630      	mov	r0, r6
 800c2c8:	f7ff ff1a 	bl	800c100 <__multiply>
 800c2cc:	4639      	mov	r1, r7
 800c2ce:	4680      	mov	r8, r0
 800c2d0:	4630      	mov	r0, r6
 800c2d2:	f7ff fe47 	bl	800bf64 <_Bfree>
 800c2d6:	4647      	mov	r7, r8
 800c2d8:	106d      	asrs	r5, r5, #1
 800c2da:	d00b      	beq.n	800c2f4 <__pow5mult+0xa0>
 800c2dc:	6820      	ldr	r0, [r4, #0]
 800c2de:	b938      	cbnz	r0, 800c2f0 <__pow5mult+0x9c>
 800c2e0:	4622      	mov	r2, r4
 800c2e2:	4621      	mov	r1, r4
 800c2e4:	4630      	mov	r0, r6
 800c2e6:	f7ff ff0b 	bl	800c100 <__multiply>
 800c2ea:	6020      	str	r0, [r4, #0]
 800c2ec:	f8c0 9000 	str.w	r9, [r0]
 800c2f0:	4604      	mov	r4, r0
 800c2f2:	e7e4      	b.n	800c2be <__pow5mult+0x6a>
 800c2f4:	4638      	mov	r0, r7
 800c2f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2fa:	bf00      	nop
 800c2fc:	0800ea78 	.word	0x0800ea78
 800c300:	0800e846 	.word	0x0800e846
 800c304:	0800e92c 	.word	0x0800e92c

0800c308 <__lshift>:
 800c308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c30c:	460c      	mov	r4, r1
 800c30e:	6849      	ldr	r1, [r1, #4]
 800c310:	6923      	ldr	r3, [r4, #16]
 800c312:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c316:	68a3      	ldr	r3, [r4, #8]
 800c318:	4607      	mov	r7, r0
 800c31a:	4691      	mov	r9, r2
 800c31c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c320:	f108 0601 	add.w	r6, r8, #1
 800c324:	42b3      	cmp	r3, r6
 800c326:	db0b      	blt.n	800c340 <__lshift+0x38>
 800c328:	4638      	mov	r0, r7
 800c32a:	f7ff fddb 	bl	800bee4 <_Balloc>
 800c32e:	4605      	mov	r5, r0
 800c330:	b948      	cbnz	r0, 800c346 <__lshift+0x3e>
 800c332:	4602      	mov	r2, r0
 800c334:	4b2a      	ldr	r3, [pc, #168]	; (800c3e0 <__lshift+0xd8>)
 800c336:	482b      	ldr	r0, [pc, #172]	; (800c3e4 <__lshift+0xdc>)
 800c338:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c33c:	f000 fe7c 	bl	800d038 <__assert_func>
 800c340:	3101      	adds	r1, #1
 800c342:	005b      	lsls	r3, r3, #1
 800c344:	e7ee      	b.n	800c324 <__lshift+0x1c>
 800c346:	2300      	movs	r3, #0
 800c348:	f100 0114 	add.w	r1, r0, #20
 800c34c:	f100 0210 	add.w	r2, r0, #16
 800c350:	4618      	mov	r0, r3
 800c352:	4553      	cmp	r3, sl
 800c354:	db37      	blt.n	800c3c6 <__lshift+0xbe>
 800c356:	6920      	ldr	r0, [r4, #16]
 800c358:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c35c:	f104 0314 	add.w	r3, r4, #20
 800c360:	f019 091f 	ands.w	r9, r9, #31
 800c364:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c368:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c36c:	d02f      	beq.n	800c3ce <__lshift+0xc6>
 800c36e:	f1c9 0e20 	rsb	lr, r9, #32
 800c372:	468a      	mov	sl, r1
 800c374:	f04f 0c00 	mov.w	ip, #0
 800c378:	681a      	ldr	r2, [r3, #0]
 800c37a:	fa02 f209 	lsl.w	r2, r2, r9
 800c37e:	ea42 020c 	orr.w	r2, r2, ip
 800c382:	f84a 2b04 	str.w	r2, [sl], #4
 800c386:	f853 2b04 	ldr.w	r2, [r3], #4
 800c38a:	4298      	cmp	r0, r3
 800c38c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c390:	d8f2      	bhi.n	800c378 <__lshift+0x70>
 800c392:	1b03      	subs	r3, r0, r4
 800c394:	3b15      	subs	r3, #21
 800c396:	f023 0303 	bic.w	r3, r3, #3
 800c39a:	3304      	adds	r3, #4
 800c39c:	f104 0215 	add.w	r2, r4, #21
 800c3a0:	4290      	cmp	r0, r2
 800c3a2:	bf38      	it	cc
 800c3a4:	2304      	movcc	r3, #4
 800c3a6:	f841 c003 	str.w	ip, [r1, r3]
 800c3aa:	f1bc 0f00 	cmp.w	ip, #0
 800c3ae:	d001      	beq.n	800c3b4 <__lshift+0xac>
 800c3b0:	f108 0602 	add.w	r6, r8, #2
 800c3b4:	3e01      	subs	r6, #1
 800c3b6:	4638      	mov	r0, r7
 800c3b8:	612e      	str	r6, [r5, #16]
 800c3ba:	4621      	mov	r1, r4
 800c3bc:	f7ff fdd2 	bl	800bf64 <_Bfree>
 800c3c0:	4628      	mov	r0, r5
 800c3c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3c6:	f842 0f04 	str.w	r0, [r2, #4]!
 800c3ca:	3301      	adds	r3, #1
 800c3cc:	e7c1      	b.n	800c352 <__lshift+0x4a>
 800c3ce:	3904      	subs	r1, #4
 800c3d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3d4:	f841 2f04 	str.w	r2, [r1, #4]!
 800c3d8:	4298      	cmp	r0, r3
 800c3da:	d8f9      	bhi.n	800c3d0 <__lshift+0xc8>
 800c3dc:	e7ea      	b.n	800c3b4 <__lshift+0xac>
 800c3de:	bf00      	nop
 800c3e0:	0800e8b8 	.word	0x0800e8b8
 800c3e4:	0800e92c 	.word	0x0800e92c

0800c3e8 <__mcmp>:
 800c3e8:	b530      	push	{r4, r5, lr}
 800c3ea:	6902      	ldr	r2, [r0, #16]
 800c3ec:	690c      	ldr	r4, [r1, #16]
 800c3ee:	1b12      	subs	r2, r2, r4
 800c3f0:	d10e      	bne.n	800c410 <__mcmp+0x28>
 800c3f2:	f100 0314 	add.w	r3, r0, #20
 800c3f6:	3114      	adds	r1, #20
 800c3f8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c3fc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c400:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c404:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c408:	42a5      	cmp	r5, r4
 800c40a:	d003      	beq.n	800c414 <__mcmp+0x2c>
 800c40c:	d305      	bcc.n	800c41a <__mcmp+0x32>
 800c40e:	2201      	movs	r2, #1
 800c410:	4610      	mov	r0, r2
 800c412:	bd30      	pop	{r4, r5, pc}
 800c414:	4283      	cmp	r3, r0
 800c416:	d3f3      	bcc.n	800c400 <__mcmp+0x18>
 800c418:	e7fa      	b.n	800c410 <__mcmp+0x28>
 800c41a:	f04f 32ff 	mov.w	r2, #4294967295
 800c41e:	e7f7      	b.n	800c410 <__mcmp+0x28>

0800c420 <__mdiff>:
 800c420:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c424:	460c      	mov	r4, r1
 800c426:	4606      	mov	r6, r0
 800c428:	4611      	mov	r1, r2
 800c42a:	4620      	mov	r0, r4
 800c42c:	4690      	mov	r8, r2
 800c42e:	f7ff ffdb 	bl	800c3e8 <__mcmp>
 800c432:	1e05      	subs	r5, r0, #0
 800c434:	d110      	bne.n	800c458 <__mdiff+0x38>
 800c436:	4629      	mov	r1, r5
 800c438:	4630      	mov	r0, r6
 800c43a:	f7ff fd53 	bl	800bee4 <_Balloc>
 800c43e:	b930      	cbnz	r0, 800c44e <__mdiff+0x2e>
 800c440:	4b3a      	ldr	r3, [pc, #232]	; (800c52c <__mdiff+0x10c>)
 800c442:	4602      	mov	r2, r0
 800c444:	f240 2132 	movw	r1, #562	; 0x232
 800c448:	4839      	ldr	r0, [pc, #228]	; (800c530 <__mdiff+0x110>)
 800c44a:	f000 fdf5 	bl	800d038 <__assert_func>
 800c44e:	2301      	movs	r3, #1
 800c450:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c454:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c458:	bfa4      	itt	ge
 800c45a:	4643      	movge	r3, r8
 800c45c:	46a0      	movge	r8, r4
 800c45e:	4630      	mov	r0, r6
 800c460:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c464:	bfa6      	itte	ge
 800c466:	461c      	movge	r4, r3
 800c468:	2500      	movge	r5, #0
 800c46a:	2501      	movlt	r5, #1
 800c46c:	f7ff fd3a 	bl	800bee4 <_Balloc>
 800c470:	b920      	cbnz	r0, 800c47c <__mdiff+0x5c>
 800c472:	4b2e      	ldr	r3, [pc, #184]	; (800c52c <__mdiff+0x10c>)
 800c474:	4602      	mov	r2, r0
 800c476:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c47a:	e7e5      	b.n	800c448 <__mdiff+0x28>
 800c47c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c480:	6926      	ldr	r6, [r4, #16]
 800c482:	60c5      	str	r5, [r0, #12]
 800c484:	f104 0914 	add.w	r9, r4, #20
 800c488:	f108 0514 	add.w	r5, r8, #20
 800c48c:	f100 0e14 	add.w	lr, r0, #20
 800c490:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c494:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c498:	f108 0210 	add.w	r2, r8, #16
 800c49c:	46f2      	mov	sl, lr
 800c49e:	2100      	movs	r1, #0
 800c4a0:	f859 3b04 	ldr.w	r3, [r9], #4
 800c4a4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c4a8:	fa1f f883 	uxth.w	r8, r3
 800c4ac:	fa11 f18b 	uxtah	r1, r1, fp
 800c4b0:	0c1b      	lsrs	r3, r3, #16
 800c4b2:	eba1 0808 	sub.w	r8, r1, r8
 800c4b6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c4ba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c4be:	fa1f f888 	uxth.w	r8, r8
 800c4c2:	1419      	asrs	r1, r3, #16
 800c4c4:	454e      	cmp	r6, r9
 800c4c6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c4ca:	f84a 3b04 	str.w	r3, [sl], #4
 800c4ce:	d8e7      	bhi.n	800c4a0 <__mdiff+0x80>
 800c4d0:	1b33      	subs	r3, r6, r4
 800c4d2:	3b15      	subs	r3, #21
 800c4d4:	f023 0303 	bic.w	r3, r3, #3
 800c4d8:	3304      	adds	r3, #4
 800c4da:	3415      	adds	r4, #21
 800c4dc:	42a6      	cmp	r6, r4
 800c4de:	bf38      	it	cc
 800c4e0:	2304      	movcc	r3, #4
 800c4e2:	441d      	add	r5, r3
 800c4e4:	4473      	add	r3, lr
 800c4e6:	469e      	mov	lr, r3
 800c4e8:	462e      	mov	r6, r5
 800c4ea:	4566      	cmp	r6, ip
 800c4ec:	d30e      	bcc.n	800c50c <__mdiff+0xec>
 800c4ee:	f10c 0203 	add.w	r2, ip, #3
 800c4f2:	1b52      	subs	r2, r2, r5
 800c4f4:	f022 0203 	bic.w	r2, r2, #3
 800c4f8:	3d03      	subs	r5, #3
 800c4fa:	45ac      	cmp	ip, r5
 800c4fc:	bf38      	it	cc
 800c4fe:	2200      	movcc	r2, #0
 800c500:	441a      	add	r2, r3
 800c502:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c506:	b17b      	cbz	r3, 800c528 <__mdiff+0x108>
 800c508:	6107      	str	r7, [r0, #16]
 800c50a:	e7a3      	b.n	800c454 <__mdiff+0x34>
 800c50c:	f856 8b04 	ldr.w	r8, [r6], #4
 800c510:	fa11 f288 	uxtah	r2, r1, r8
 800c514:	1414      	asrs	r4, r2, #16
 800c516:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c51a:	b292      	uxth	r2, r2
 800c51c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c520:	f84e 2b04 	str.w	r2, [lr], #4
 800c524:	1421      	asrs	r1, r4, #16
 800c526:	e7e0      	b.n	800c4ea <__mdiff+0xca>
 800c528:	3f01      	subs	r7, #1
 800c52a:	e7ea      	b.n	800c502 <__mdiff+0xe2>
 800c52c:	0800e8b8 	.word	0x0800e8b8
 800c530:	0800e92c 	.word	0x0800e92c

0800c534 <__d2b>:
 800c534:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c538:	4689      	mov	r9, r1
 800c53a:	2101      	movs	r1, #1
 800c53c:	ec57 6b10 	vmov	r6, r7, d0
 800c540:	4690      	mov	r8, r2
 800c542:	f7ff fccf 	bl	800bee4 <_Balloc>
 800c546:	4604      	mov	r4, r0
 800c548:	b930      	cbnz	r0, 800c558 <__d2b+0x24>
 800c54a:	4602      	mov	r2, r0
 800c54c:	4b25      	ldr	r3, [pc, #148]	; (800c5e4 <__d2b+0xb0>)
 800c54e:	4826      	ldr	r0, [pc, #152]	; (800c5e8 <__d2b+0xb4>)
 800c550:	f240 310a 	movw	r1, #778	; 0x30a
 800c554:	f000 fd70 	bl	800d038 <__assert_func>
 800c558:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c55c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c560:	bb35      	cbnz	r5, 800c5b0 <__d2b+0x7c>
 800c562:	2e00      	cmp	r6, #0
 800c564:	9301      	str	r3, [sp, #4]
 800c566:	d028      	beq.n	800c5ba <__d2b+0x86>
 800c568:	4668      	mov	r0, sp
 800c56a:	9600      	str	r6, [sp, #0]
 800c56c:	f7ff fd82 	bl	800c074 <__lo0bits>
 800c570:	9900      	ldr	r1, [sp, #0]
 800c572:	b300      	cbz	r0, 800c5b6 <__d2b+0x82>
 800c574:	9a01      	ldr	r2, [sp, #4]
 800c576:	f1c0 0320 	rsb	r3, r0, #32
 800c57a:	fa02 f303 	lsl.w	r3, r2, r3
 800c57e:	430b      	orrs	r3, r1
 800c580:	40c2      	lsrs	r2, r0
 800c582:	6163      	str	r3, [r4, #20]
 800c584:	9201      	str	r2, [sp, #4]
 800c586:	9b01      	ldr	r3, [sp, #4]
 800c588:	61a3      	str	r3, [r4, #24]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	bf14      	ite	ne
 800c58e:	2202      	movne	r2, #2
 800c590:	2201      	moveq	r2, #1
 800c592:	6122      	str	r2, [r4, #16]
 800c594:	b1d5      	cbz	r5, 800c5cc <__d2b+0x98>
 800c596:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c59a:	4405      	add	r5, r0
 800c59c:	f8c9 5000 	str.w	r5, [r9]
 800c5a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c5a4:	f8c8 0000 	str.w	r0, [r8]
 800c5a8:	4620      	mov	r0, r4
 800c5aa:	b003      	add	sp, #12
 800c5ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c5b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c5b4:	e7d5      	b.n	800c562 <__d2b+0x2e>
 800c5b6:	6161      	str	r1, [r4, #20]
 800c5b8:	e7e5      	b.n	800c586 <__d2b+0x52>
 800c5ba:	a801      	add	r0, sp, #4
 800c5bc:	f7ff fd5a 	bl	800c074 <__lo0bits>
 800c5c0:	9b01      	ldr	r3, [sp, #4]
 800c5c2:	6163      	str	r3, [r4, #20]
 800c5c4:	2201      	movs	r2, #1
 800c5c6:	6122      	str	r2, [r4, #16]
 800c5c8:	3020      	adds	r0, #32
 800c5ca:	e7e3      	b.n	800c594 <__d2b+0x60>
 800c5cc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c5d0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c5d4:	f8c9 0000 	str.w	r0, [r9]
 800c5d8:	6918      	ldr	r0, [r3, #16]
 800c5da:	f7ff fd2b 	bl	800c034 <__hi0bits>
 800c5de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c5e2:	e7df      	b.n	800c5a4 <__d2b+0x70>
 800c5e4:	0800e8b8 	.word	0x0800e8b8
 800c5e8:	0800e92c 	.word	0x0800e92c

0800c5ec <_mprec_log10>:
 800c5ec:	2817      	cmp	r0, #23
 800c5ee:	b5d0      	push	{r4, r6, r7, lr}
 800c5f0:	4604      	mov	r4, r0
 800c5f2:	dc07      	bgt.n	800c604 <_mprec_log10+0x18>
 800c5f4:	4809      	ldr	r0, [pc, #36]	; (800c61c <_mprec_log10+0x30>)
 800c5f6:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 800c5fa:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c5fe:	ec41 0b10 	vmov	d0, r0, r1
 800c602:	bdd0      	pop	{r4, r6, r7, pc}
 800c604:	4906      	ldr	r1, [pc, #24]	; (800c620 <_mprec_log10+0x34>)
 800c606:	4f07      	ldr	r7, [pc, #28]	; (800c624 <_mprec_log10+0x38>)
 800c608:	2000      	movs	r0, #0
 800c60a:	2600      	movs	r6, #0
 800c60c:	4632      	mov	r2, r6
 800c60e:	463b      	mov	r3, r7
 800c610:	f7f3 fff2 	bl	80005f8 <__aeabi_dmul>
 800c614:	3c01      	subs	r4, #1
 800c616:	d1f9      	bne.n	800c60c <_mprec_log10+0x20>
 800c618:	e7f1      	b.n	800c5fe <_mprec_log10+0x12>
 800c61a:	bf00      	nop
 800c61c:	0800e9b0 	.word	0x0800e9b0
 800c620:	3ff00000 	.word	0x3ff00000
 800c624:	40240000 	.word	0x40240000

0800c628 <_calloc_r>:
 800c628:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c62a:	fba1 2402 	umull	r2, r4, r1, r2
 800c62e:	b94c      	cbnz	r4, 800c644 <_calloc_r+0x1c>
 800c630:	4611      	mov	r1, r2
 800c632:	9201      	str	r2, [sp, #4]
 800c634:	f000 f87a 	bl	800c72c <_malloc_r>
 800c638:	9a01      	ldr	r2, [sp, #4]
 800c63a:	4605      	mov	r5, r0
 800c63c:	b930      	cbnz	r0, 800c64c <_calloc_r+0x24>
 800c63e:	4628      	mov	r0, r5
 800c640:	b003      	add	sp, #12
 800c642:	bd30      	pop	{r4, r5, pc}
 800c644:	220c      	movs	r2, #12
 800c646:	6002      	str	r2, [r0, #0]
 800c648:	2500      	movs	r5, #0
 800c64a:	e7f8      	b.n	800c63e <_calloc_r+0x16>
 800c64c:	4621      	mov	r1, r4
 800c64e:	f7fd fdfd 	bl	800a24c <memset>
 800c652:	e7f4      	b.n	800c63e <_calloc_r+0x16>

0800c654 <_free_r>:
 800c654:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c656:	2900      	cmp	r1, #0
 800c658:	d044      	beq.n	800c6e4 <_free_r+0x90>
 800c65a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c65e:	9001      	str	r0, [sp, #4]
 800c660:	2b00      	cmp	r3, #0
 800c662:	f1a1 0404 	sub.w	r4, r1, #4
 800c666:	bfb8      	it	lt
 800c668:	18e4      	addlt	r4, r4, r3
 800c66a:	f000 fe8b 	bl	800d384 <__malloc_lock>
 800c66e:	4a1e      	ldr	r2, [pc, #120]	; (800c6e8 <_free_r+0x94>)
 800c670:	9801      	ldr	r0, [sp, #4]
 800c672:	6813      	ldr	r3, [r2, #0]
 800c674:	b933      	cbnz	r3, 800c684 <_free_r+0x30>
 800c676:	6063      	str	r3, [r4, #4]
 800c678:	6014      	str	r4, [r2, #0]
 800c67a:	b003      	add	sp, #12
 800c67c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c680:	f000 be86 	b.w	800d390 <__malloc_unlock>
 800c684:	42a3      	cmp	r3, r4
 800c686:	d908      	bls.n	800c69a <_free_r+0x46>
 800c688:	6825      	ldr	r5, [r4, #0]
 800c68a:	1961      	adds	r1, r4, r5
 800c68c:	428b      	cmp	r3, r1
 800c68e:	bf01      	itttt	eq
 800c690:	6819      	ldreq	r1, [r3, #0]
 800c692:	685b      	ldreq	r3, [r3, #4]
 800c694:	1949      	addeq	r1, r1, r5
 800c696:	6021      	streq	r1, [r4, #0]
 800c698:	e7ed      	b.n	800c676 <_free_r+0x22>
 800c69a:	461a      	mov	r2, r3
 800c69c:	685b      	ldr	r3, [r3, #4]
 800c69e:	b10b      	cbz	r3, 800c6a4 <_free_r+0x50>
 800c6a0:	42a3      	cmp	r3, r4
 800c6a2:	d9fa      	bls.n	800c69a <_free_r+0x46>
 800c6a4:	6811      	ldr	r1, [r2, #0]
 800c6a6:	1855      	adds	r5, r2, r1
 800c6a8:	42a5      	cmp	r5, r4
 800c6aa:	d10b      	bne.n	800c6c4 <_free_r+0x70>
 800c6ac:	6824      	ldr	r4, [r4, #0]
 800c6ae:	4421      	add	r1, r4
 800c6b0:	1854      	adds	r4, r2, r1
 800c6b2:	42a3      	cmp	r3, r4
 800c6b4:	6011      	str	r1, [r2, #0]
 800c6b6:	d1e0      	bne.n	800c67a <_free_r+0x26>
 800c6b8:	681c      	ldr	r4, [r3, #0]
 800c6ba:	685b      	ldr	r3, [r3, #4]
 800c6bc:	6053      	str	r3, [r2, #4]
 800c6be:	4421      	add	r1, r4
 800c6c0:	6011      	str	r1, [r2, #0]
 800c6c2:	e7da      	b.n	800c67a <_free_r+0x26>
 800c6c4:	d902      	bls.n	800c6cc <_free_r+0x78>
 800c6c6:	230c      	movs	r3, #12
 800c6c8:	6003      	str	r3, [r0, #0]
 800c6ca:	e7d6      	b.n	800c67a <_free_r+0x26>
 800c6cc:	6825      	ldr	r5, [r4, #0]
 800c6ce:	1961      	adds	r1, r4, r5
 800c6d0:	428b      	cmp	r3, r1
 800c6d2:	bf04      	itt	eq
 800c6d4:	6819      	ldreq	r1, [r3, #0]
 800c6d6:	685b      	ldreq	r3, [r3, #4]
 800c6d8:	6063      	str	r3, [r4, #4]
 800c6da:	bf04      	itt	eq
 800c6dc:	1949      	addeq	r1, r1, r5
 800c6de:	6021      	streq	r1, [r4, #0]
 800c6e0:	6054      	str	r4, [r2, #4]
 800c6e2:	e7ca      	b.n	800c67a <_free_r+0x26>
 800c6e4:	b003      	add	sp, #12
 800c6e6:	bd30      	pop	{r4, r5, pc}
 800c6e8:	200054e4 	.word	0x200054e4

0800c6ec <sbrk_aligned>:
 800c6ec:	b570      	push	{r4, r5, r6, lr}
 800c6ee:	4e0e      	ldr	r6, [pc, #56]	; (800c728 <sbrk_aligned+0x3c>)
 800c6f0:	460c      	mov	r4, r1
 800c6f2:	6831      	ldr	r1, [r6, #0]
 800c6f4:	4605      	mov	r5, r0
 800c6f6:	b911      	cbnz	r1, 800c6fe <sbrk_aligned+0x12>
 800c6f8:	f000 fb70 	bl	800cddc <_sbrk_r>
 800c6fc:	6030      	str	r0, [r6, #0]
 800c6fe:	4621      	mov	r1, r4
 800c700:	4628      	mov	r0, r5
 800c702:	f000 fb6b 	bl	800cddc <_sbrk_r>
 800c706:	1c43      	adds	r3, r0, #1
 800c708:	d00a      	beq.n	800c720 <sbrk_aligned+0x34>
 800c70a:	1cc4      	adds	r4, r0, #3
 800c70c:	f024 0403 	bic.w	r4, r4, #3
 800c710:	42a0      	cmp	r0, r4
 800c712:	d007      	beq.n	800c724 <sbrk_aligned+0x38>
 800c714:	1a21      	subs	r1, r4, r0
 800c716:	4628      	mov	r0, r5
 800c718:	f000 fb60 	bl	800cddc <_sbrk_r>
 800c71c:	3001      	adds	r0, #1
 800c71e:	d101      	bne.n	800c724 <sbrk_aligned+0x38>
 800c720:	f04f 34ff 	mov.w	r4, #4294967295
 800c724:	4620      	mov	r0, r4
 800c726:	bd70      	pop	{r4, r5, r6, pc}
 800c728:	200054e8 	.word	0x200054e8

0800c72c <_malloc_r>:
 800c72c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c730:	1ccd      	adds	r5, r1, #3
 800c732:	f025 0503 	bic.w	r5, r5, #3
 800c736:	3508      	adds	r5, #8
 800c738:	2d0c      	cmp	r5, #12
 800c73a:	bf38      	it	cc
 800c73c:	250c      	movcc	r5, #12
 800c73e:	2d00      	cmp	r5, #0
 800c740:	4607      	mov	r7, r0
 800c742:	db01      	blt.n	800c748 <_malloc_r+0x1c>
 800c744:	42a9      	cmp	r1, r5
 800c746:	d905      	bls.n	800c754 <_malloc_r+0x28>
 800c748:	230c      	movs	r3, #12
 800c74a:	603b      	str	r3, [r7, #0]
 800c74c:	2600      	movs	r6, #0
 800c74e:	4630      	mov	r0, r6
 800c750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c754:	4e2e      	ldr	r6, [pc, #184]	; (800c810 <_malloc_r+0xe4>)
 800c756:	f000 fe15 	bl	800d384 <__malloc_lock>
 800c75a:	6833      	ldr	r3, [r6, #0]
 800c75c:	461c      	mov	r4, r3
 800c75e:	bb34      	cbnz	r4, 800c7ae <_malloc_r+0x82>
 800c760:	4629      	mov	r1, r5
 800c762:	4638      	mov	r0, r7
 800c764:	f7ff ffc2 	bl	800c6ec <sbrk_aligned>
 800c768:	1c43      	adds	r3, r0, #1
 800c76a:	4604      	mov	r4, r0
 800c76c:	d14d      	bne.n	800c80a <_malloc_r+0xde>
 800c76e:	6834      	ldr	r4, [r6, #0]
 800c770:	4626      	mov	r6, r4
 800c772:	2e00      	cmp	r6, #0
 800c774:	d140      	bne.n	800c7f8 <_malloc_r+0xcc>
 800c776:	6823      	ldr	r3, [r4, #0]
 800c778:	4631      	mov	r1, r6
 800c77a:	4638      	mov	r0, r7
 800c77c:	eb04 0803 	add.w	r8, r4, r3
 800c780:	f000 fb2c 	bl	800cddc <_sbrk_r>
 800c784:	4580      	cmp	r8, r0
 800c786:	d13a      	bne.n	800c7fe <_malloc_r+0xd2>
 800c788:	6821      	ldr	r1, [r4, #0]
 800c78a:	3503      	adds	r5, #3
 800c78c:	1a6d      	subs	r5, r5, r1
 800c78e:	f025 0503 	bic.w	r5, r5, #3
 800c792:	3508      	adds	r5, #8
 800c794:	2d0c      	cmp	r5, #12
 800c796:	bf38      	it	cc
 800c798:	250c      	movcc	r5, #12
 800c79a:	4629      	mov	r1, r5
 800c79c:	4638      	mov	r0, r7
 800c79e:	f7ff ffa5 	bl	800c6ec <sbrk_aligned>
 800c7a2:	3001      	adds	r0, #1
 800c7a4:	d02b      	beq.n	800c7fe <_malloc_r+0xd2>
 800c7a6:	6823      	ldr	r3, [r4, #0]
 800c7a8:	442b      	add	r3, r5
 800c7aa:	6023      	str	r3, [r4, #0]
 800c7ac:	e00e      	b.n	800c7cc <_malloc_r+0xa0>
 800c7ae:	6822      	ldr	r2, [r4, #0]
 800c7b0:	1b52      	subs	r2, r2, r5
 800c7b2:	d41e      	bmi.n	800c7f2 <_malloc_r+0xc6>
 800c7b4:	2a0b      	cmp	r2, #11
 800c7b6:	d916      	bls.n	800c7e6 <_malloc_r+0xba>
 800c7b8:	1961      	adds	r1, r4, r5
 800c7ba:	42a3      	cmp	r3, r4
 800c7bc:	6025      	str	r5, [r4, #0]
 800c7be:	bf18      	it	ne
 800c7c0:	6059      	strne	r1, [r3, #4]
 800c7c2:	6863      	ldr	r3, [r4, #4]
 800c7c4:	bf08      	it	eq
 800c7c6:	6031      	streq	r1, [r6, #0]
 800c7c8:	5162      	str	r2, [r4, r5]
 800c7ca:	604b      	str	r3, [r1, #4]
 800c7cc:	4638      	mov	r0, r7
 800c7ce:	f104 060b 	add.w	r6, r4, #11
 800c7d2:	f000 fddd 	bl	800d390 <__malloc_unlock>
 800c7d6:	f026 0607 	bic.w	r6, r6, #7
 800c7da:	1d23      	adds	r3, r4, #4
 800c7dc:	1af2      	subs	r2, r6, r3
 800c7de:	d0b6      	beq.n	800c74e <_malloc_r+0x22>
 800c7e0:	1b9b      	subs	r3, r3, r6
 800c7e2:	50a3      	str	r3, [r4, r2]
 800c7e4:	e7b3      	b.n	800c74e <_malloc_r+0x22>
 800c7e6:	6862      	ldr	r2, [r4, #4]
 800c7e8:	42a3      	cmp	r3, r4
 800c7ea:	bf0c      	ite	eq
 800c7ec:	6032      	streq	r2, [r6, #0]
 800c7ee:	605a      	strne	r2, [r3, #4]
 800c7f0:	e7ec      	b.n	800c7cc <_malloc_r+0xa0>
 800c7f2:	4623      	mov	r3, r4
 800c7f4:	6864      	ldr	r4, [r4, #4]
 800c7f6:	e7b2      	b.n	800c75e <_malloc_r+0x32>
 800c7f8:	4634      	mov	r4, r6
 800c7fa:	6876      	ldr	r6, [r6, #4]
 800c7fc:	e7b9      	b.n	800c772 <_malloc_r+0x46>
 800c7fe:	230c      	movs	r3, #12
 800c800:	603b      	str	r3, [r7, #0]
 800c802:	4638      	mov	r0, r7
 800c804:	f000 fdc4 	bl	800d390 <__malloc_unlock>
 800c808:	e7a1      	b.n	800c74e <_malloc_r+0x22>
 800c80a:	6025      	str	r5, [r4, #0]
 800c80c:	e7de      	b.n	800c7cc <_malloc_r+0xa0>
 800c80e:	bf00      	nop
 800c810:	200054e4 	.word	0x200054e4

0800c814 <_realloc_r>:
 800c814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c818:	4680      	mov	r8, r0
 800c81a:	4614      	mov	r4, r2
 800c81c:	460e      	mov	r6, r1
 800c81e:	b921      	cbnz	r1, 800c82a <_realloc_r+0x16>
 800c820:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c824:	4611      	mov	r1, r2
 800c826:	f7ff bf81 	b.w	800c72c <_malloc_r>
 800c82a:	b92a      	cbnz	r2, 800c838 <_realloc_r+0x24>
 800c82c:	f7ff ff12 	bl	800c654 <_free_r>
 800c830:	4625      	mov	r5, r4
 800c832:	4628      	mov	r0, r5
 800c834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c838:	f000 fdb0 	bl	800d39c <_malloc_usable_size_r>
 800c83c:	4284      	cmp	r4, r0
 800c83e:	4607      	mov	r7, r0
 800c840:	d802      	bhi.n	800c848 <_realloc_r+0x34>
 800c842:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c846:	d812      	bhi.n	800c86e <_realloc_r+0x5a>
 800c848:	4621      	mov	r1, r4
 800c84a:	4640      	mov	r0, r8
 800c84c:	f7ff ff6e 	bl	800c72c <_malloc_r>
 800c850:	4605      	mov	r5, r0
 800c852:	2800      	cmp	r0, #0
 800c854:	d0ed      	beq.n	800c832 <_realloc_r+0x1e>
 800c856:	42bc      	cmp	r4, r7
 800c858:	4622      	mov	r2, r4
 800c85a:	4631      	mov	r1, r6
 800c85c:	bf28      	it	cs
 800c85e:	463a      	movcs	r2, r7
 800c860:	f7fd fce6 	bl	800a230 <memcpy>
 800c864:	4631      	mov	r1, r6
 800c866:	4640      	mov	r0, r8
 800c868:	f7ff fef4 	bl	800c654 <_free_r>
 800c86c:	e7e1      	b.n	800c832 <_realloc_r+0x1e>
 800c86e:	4635      	mov	r5, r6
 800c870:	e7df      	b.n	800c832 <_realloc_r+0x1e>

0800c872 <__ssputs_r>:
 800c872:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c876:	688e      	ldr	r6, [r1, #8]
 800c878:	429e      	cmp	r6, r3
 800c87a:	4682      	mov	sl, r0
 800c87c:	460c      	mov	r4, r1
 800c87e:	4690      	mov	r8, r2
 800c880:	461f      	mov	r7, r3
 800c882:	d838      	bhi.n	800c8f6 <__ssputs_r+0x84>
 800c884:	898a      	ldrh	r2, [r1, #12]
 800c886:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c88a:	d032      	beq.n	800c8f2 <__ssputs_r+0x80>
 800c88c:	6825      	ldr	r5, [r4, #0]
 800c88e:	6909      	ldr	r1, [r1, #16]
 800c890:	eba5 0901 	sub.w	r9, r5, r1
 800c894:	6965      	ldr	r5, [r4, #20]
 800c896:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c89a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c89e:	3301      	adds	r3, #1
 800c8a0:	444b      	add	r3, r9
 800c8a2:	106d      	asrs	r5, r5, #1
 800c8a4:	429d      	cmp	r5, r3
 800c8a6:	bf38      	it	cc
 800c8a8:	461d      	movcc	r5, r3
 800c8aa:	0553      	lsls	r3, r2, #21
 800c8ac:	d531      	bpl.n	800c912 <__ssputs_r+0xa0>
 800c8ae:	4629      	mov	r1, r5
 800c8b0:	f7ff ff3c 	bl	800c72c <_malloc_r>
 800c8b4:	4606      	mov	r6, r0
 800c8b6:	b950      	cbnz	r0, 800c8ce <__ssputs_r+0x5c>
 800c8b8:	230c      	movs	r3, #12
 800c8ba:	f8ca 3000 	str.w	r3, [sl]
 800c8be:	89a3      	ldrh	r3, [r4, #12]
 800c8c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8c4:	81a3      	strh	r3, [r4, #12]
 800c8c6:	f04f 30ff 	mov.w	r0, #4294967295
 800c8ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8ce:	6921      	ldr	r1, [r4, #16]
 800c8d0:	464a      	mov	r2, r9
 800c8d2:	f7fd fcad 	bl	800a230 <memcpy>
 800c8d6:	89a3      	ldrh	r3, [r4, #12]
 800c8d8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c8dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c8e0:	81a3      	strh	r3, [r4, #12]
 800c8e2:	6126      	str	r6, [r4, #16]
 800c8e4:	6165      	str	r5, [r4, #20]
 800c8e6:	444e      	add	r6, r9
 800c8e8:	eba5 0509 	sub.w	r5, r5, r9
 800c8ec:	6026      	str	r6, [r4, #0]
 800c8ee:	60a5      	str	r5, [r4, #8]
 800c8f0:	463e      	mov	r6, r7
 800c8f2:	42be      	cmp	r6, r7
 800c8f4:	d900      	bls.n	800c8f8 <__ssputs_r+0x86>
 800c8f6:	463e      	mov	r6, r7
 800c8f8:	6820      	ldr	r0, [r4, #0]
 800c8fa:	4632      	mov	r2, r6
 800c8fc:	4641      	mov	r1, r8
 800c8fe:	f000 fd27 	bl	800d350 <memmove>
 800c902:	68a3      	ldr	r3, [r4, #8]
 800c904:	1b9b      	subs	r3, r3, r6
 800c906:	60a3      	str	r3, [r4, #8]
 800c908:	6823      	ldr	r3, [r4, #0]
 800c90a:	4433      	add	r3, r6
 800c90c:	6023      	str	r3, [r4, #0]
 800c90e:	2000      	movs	r0, #0
 800c910:	e7db      	b.n	800c8ca <__ssputs_r+0x58>
 800c912:	462a      	mov	r2, r5
 800c914:	f7ff ff7e 	bl	800c814 <_realloc_r>
 800c918:	4606      	mov	r6, r0
 800c91a:	2800      	cmp	r0, #0
 800c91c:	d1e1      	bne.n	800c8e2 <__ssputs_r+0x70>
 800c91e:	6921      	ldr	r1, [r4, #16]
 800c920:	4650      	mov	r0, sl
 800c922:	f7ff fe97 	bl	800c654 <_free_r>
 800c926:	e7c7      	b.n	800c8b8 <__ssputs_r+0x46>

0800c928 <_svfiprintf_r>:
 800c928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c92c:	4698      	mov	r8, r3
 800c92e:	898b      	ldrh	r3, [r1, #12]
 800c930:	061b      	lsls	r3, r3, #24
 800c932:	b09d      	sub	sp, #116	; 0x74
 800c934:	4607      	mov	r7, r0
 800c936:	460d      	mov	r5, r1
 800c938:	4614      	mov	r4, r2
 800c93a:	d50e      	bpl.n	800c95a <_svfiprintf_r+0x32>
 800c93c:	690b      	ldr	r3, [r1, #16]
 800c93e:	b963      	cbnz	r3, 800c95a <_svfiprintf_r+0x32>
 800c940:	2140      	movs	r1, #64	; 0x40
 800c942:	f7ff fef3 	bl	800c72c <_malloc_r>
 800c946:	6028      	str	r0, [r5, #0]
 800c948:	6128      	str	r0, [r5, #16]
 800c94a:	b920      	cbnz	r0, 800c956 <_svfiprintf_r+0x2e>
 800c94c:	230c      	movs	r3, #12
 800c94e:	603b      	str	r3, [r7, #0]
 800c950:	f04f 30ff 	mov.w	r0, #4294967295
 800c954:	e0d1      	b.n	800cafa <_svfiprintf_r+0x1d2>
 800c956:	2340      	movs	r3, #64	; 0x40
 800c958:	616b      	str	r3, [r5, #20]
 800c95a:	2300      	movs	r3, #0
 800c95c:	9309      	str	r3, [sp, #36]	; 0x24
 800c95e:	2320      	movs	r3, #32
 800c960:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c964:	f8cd 800c 	str.w	r8, [sp, #12]
 800c968:	2330      	movs	r3, #48	; 0x30
 800c96a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800cb14 <_svfiprintf_r+0x1ec>
 800c96e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c972:	f04f 0901 	mov.w	r9, #1
 800c976:	4623      	mov	r3, r4
 800c978:	469a      	mov	sl, r3
 800c97a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c97e:	b10a      	cbz	r2, 800c984 <_svfiprintf_r+0x5c>
 800c980:	2a25      	cmp	r2, #37	; 0x25
 800c982:	d1f9      	bne.n	800c978 <_svfiprintf_r+0x50>
 800c984:	ebba 0b04 	subs.w	fp, sl, r4
 800c988:	d00b      	beq.n	800c9a2 <_svfiprintf_r+0x7a>
 800c98a:	465b      	mov	r3, fp
 800c98c:	4622      	mov	r2, r4
 800c98e:	4629      	mov	r1, r5
 800c990:	4638      	mov	r0, r7
 800c992:	f7ff ff6e 	bl	800c872 <__ssputs_r>
 800c996:	3001      	adds	r0, #1
 800c998:	f000 80aa 	beq.w	800caf0 <_svfiprintf_r+0x1c8>
 800c99c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c99e:	445a      	add	r2, fp
 800c9a0:	9209      	str	r2, [sp, #36]	; 0x24
 800c9a2:	f89a 3000 	ldrb.w	r3, [sl]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	f000 80a2 	beq.w	800caf0 <_svfiprintf_r+0x1c8>
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	f04f 32ff 	mov.w	r2, #4294967295
 800c9b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c9b6:	f10a 0a01 	add.w	sl, sl, #1
 800c9ba:	9304      	str	r3, [sp, #16]
 800c9bc:	9307      	str	r3, [sp, #28]
 800c9be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c9c2:	931a      	str	r3, [sp, #104]	; 0x68
 800c9c4:	4654      	mov	r4, sl
 800c9c6:	2205      	movs	r2, #5
 800c9c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9cc:	4851      	ldr	r0, [pc, #324]	; (800cb14 <_svfiprintf_r+0x1ec>)
 800c9ce:	f7f3 fc07 	bl	80001e0 <memchr>
 800c9d2:	9a04      	ldr	r2, [sp, #16]
 800c9d4:	b9d8      	cbnz	r0, 800ca0e <_svfiprintf_r+0xe6>
 800c9d6:	06d0      	lsls	r0, r2, #27
 800c9d8:	bf44      	itt	mi
 800c9da:	2320      	movmi	r3, #32
 800c9dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c9e0:	0711      	lsls	r1, r2, #28
 800c9e2:	bf44      	itt	mi
 800c9e4:	232b      	movmi	r3, #43	; 0x2b
 800c9e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c9ea:	f89a 3000 	ldrb.w	r3, [sl]
 800c9ee:	2b2a      	cmp	r3, #42	; 0x2a
 800c9f0:	d015      	beq.n	800ca1e <_svfiprintf_r+0xf6>
 800c9f2:	9a07      	ldr	r2, [sp, #28]
 800c9f4:	4654      	mov	r4, sl
 800c9f6:	2000      	movs	r0, #0
 800c9f8:	f04f 0c0a 	mov.w	ip, #10
 800c9fc:	4621      	mov	r1, r4
 800c9fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca02:	3b30      	subs	r3, #48	; 0x30
 800ca04:	2b09      	cmp	r3, #9
 800ca06:	d94e      	bls.n	800caa6 <_svfiprintf_r+0x17e>
 800ca08:	b1b0      	cbz	r0, 800ca38 <_svfiprintf_r+0x110>
 800ca0a:	9207      	str	r2, [sp, #28]
 800ca0c:	e014      	b.n	800ca38 <_svfiprintf_r+0x110>
 800ca0e:	eba0 0308 	sub.w	r3, r0, r8
 800ca12:	fa09 f303 	lsl.w	r3, r9, r3
 800ca16:	4313      	orrs	r3, r2
 800ca18:	9304      	str	r3, [sp, #16]
 800ca1a:	46a2      	mov	sl, r4
 800ca1c:	e7d2      	b.n	800c9c4 <_svfiprintf_r+0x9c>
 800ca1e:	9b03      	ldr	r3, [sp, #12]
 800ca20:	1d19      	adds	r1, r3, #4
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	9103      	str	r1, [sp, #12]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	bfbb      	ittet	lt
 800ca2a:	425b      	neglt	r3, r3
 800ca2c:	f042 0202 	orrlt.w	r2, r2, #2
 800ca30:	9307      	strge	r3, [sp, #28]
 800ca32:	9307      	strlt	r3, [sp, #28]
 800ca34:	bfb8      	it	lt
 800ca36:	9204      	strlt	r2, [sp, #16]
 800ca38:	7823      	ldrb	r3, [r4, #0]
 800ca3a:	2b2e      	cmp	r3, #46	; 0x2e
 800ca3c:	d10c      	bne.n	800ca58 <_svfiprintf_r+0x130>
 800ca3e:	7863      	ldrb	r3, [r4, #1]
 800ca40:	2b2a      	cmp	r3, #42	; 0x2a
 800ca42:	d135      	bne.n	800cab0 <_svfiprintf_r+0x188>
 800ca44:	9b03      	ldr	r3, [sp, #12]
 800ca46:	1d1a      	adds	r2, r3, #4
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	9203      	str	r2, [sp, #12]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	bfb8      	it	lt
 800ca50:	f04f 33ff 	movlt.w	r3, #4294967295
 800ca54:	3402      	adds	r4, #2
 800ca56:	9305      	str	r3, [sp, #20]
 800ca58:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cb24 <_svfiprintf_r+0x1fc>
 800ca5c:	7821      	ldrb	r1, [r4, #0]
 800ca5e:	2203      	movs	r2, #3
 800ca60:	4650      	mov	r0, sl
 800ca62:	f7f3 fbbd 	bl	80001e0 <memchr>
 800ca66:	b140      	cbz	r0, 800ca7a <_svfiprintf_r+0x152>
 800ca68:	2340      	movs	r3, #64	; 0x40
 800ca6a:	eba0 000a 	sub.w	r0, r0, sl
 800ca6e:	fa03 f000 	lsl.w	r0, r3, r0
 800ca72:	9b04      	ldr	r3, [sp, #16]
 800ca74:	4303      	orrs	r3, r0
 800ca76:	3401      	adds	r4, #1
 800ca78:	9304      	str	r3, [sp, #16]
 800ca7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca7e:	4826      	ldr	r0, [pc, #152]	; (800cb18 <_svfiprintf_r+0x1f0>)
 800ca80:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ca84:	2206      	movs	r2, #6
 800ca86:	f7f3 fbab 	bl	80001e0 <memchr>
 800ca8a:	2800      	cmp	r0, #0
 800ca8c:	d038      	beq.n	800cb00 <_svfiprintf_r+0x1d8>
 800ca8e:	4b23      	ldr	r3, [pc, #140]	; (800cb1c <_svfiprintf_r+0x1f4>)
 800ca90:	bb1b      	cbnz	r3, 800cada <_svfiprintf_r+0x1b2>
 800ca92:	9b03      	ldr	r3, [sp, #12]
 800ca94:	3307      	adds	r3, #7
 800ca96:	f023 0307 	bic.w	r3, r3, #7
 800ca9a:	3308      	adds	r3, #8
 800ca9c:	9303      	str	r3, [sp, #12]
 800ca9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800caa0:	4433      	add	r3, r6
 800caa2:	9309      	str	r3, [sp, #36]	; 0x24
 800caa4:	e767      	b.n	800c976 <_svfiprintf_r+0x4e>
 800caa6:	fb0c 3202 	mla	r2, ip, r2, r3
 800caaa:	460c      	mov	r4, r1
 800caac:	2001      	movs	r0, #1
 800caae:	e7a5      	b.n	800c9fc <_svfiprintf_r+0xd4>
 800cab0:	2300      	movs	r3, #0
 800cab2:	3401      	adds	r4, #1
 800cab4:	9305      	str	r3, [sp, #20]
 800cab6:	4619      	mov	r1, r3
 800cab8:	f04f 0c0a 	mov.w	ip, #10
 800cabc:	4620      	mov	r0, r4
 800cabe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cac2:	3a30      	subs	r2, #48	; 0x30
 800cac4:	2a09      	cmp	r2, #9
 800cac6:	d903      	bls.n	800cad0 <_svfiprintf_r+0x1a8>
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d0c5      	beq.n	800ca58 <_svfiprintf_r+0x130>
 800cacc:	9105      	str	r1, [sp, #20]
 800cace:	e7c3      	b.n	800ca58 <_svfiprintf_r+0x130>
 800cad0:	fb0c 2101 	mla	r1, ip, r1, r2
 800cad4:	4604      	mov	r4, r0
 800cad6:	2301      	movs	r3, #1
 800cad8:	e7f0      	b.n	800cabc <_svfiprintf_r+0x194>
 800cada:	ab03      	add	r3, sp, #12
 800cadc:	9300      	str	r3, [sp, #0]
 800cade:	462a      	mov	r2, r5
 800cae0:	4b0f      	ldr	r3, [pc, #60]	; (800cb20 <_svfiprintf_r+0x1f8>)
 800cae2:	a904      	add	r1, sp, #16
 800cae4:	4638      	mov	r0, r7
 800cae6:	f7fd fc59 	bl	800a39c <_printf_float>
 800caea:	1c42      	adds	r2, r0, #1
 800caec:	4606      	mov	r6, r0
 800caee:	d1d6      	bne.n	800ca9e <_svfiprintf_r+0x176>
 800caf0:	89ab      	ldrh	r3, [r5, #12]
 800caf2:	065b      	lsls	r3, r3, #25
 800caf4:	f53f af2c 	bmi.w	800c950 <_svfiprintf_r+0x28>
 800caf8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cafa:	b01d      	add	sp, #116	; 0x74
 800cafc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb00:	ab03      	add	r3, sp, #12
 800cb02:	9300      	str	r3, [sp, #0]
 800cb04:	462a      	mov	r2, r5
 800cb06:	4b06      	ldr	r3, [pc, #24]	; (800cb20 <_svfiprintf_r+0x1f8>)
 800cb08:	a904      	add	r1, sp, #16
 800cb0a:	4638      	mov	r0, r7
 800cb0c:	f7fd feea 	bl	800a8e4 <_printf_i>
 800cb10:	e7eb      	b.n	800caea <_svfiprintf_r+0x1c2>
 800cb12:	bf00      	nop
 800cb14:	0800ea84 	.word	0x0800ea84
 800cb18:	0800ea8e 	.word	0x0800ea8e
 800cb1c:	0800a39d 	.word	0x0800a39d
 800cb20:	0800c873 	.word	0x0800c873
 800cb24:	0800ea8a 	.word	0x0800ea8a

0800cb28 <__sfputc_r>:
 800cb28:	6893      	ldr	r3, [r2, #8]
 800cb2a:	3b01      	subs	r3, #1
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	b410      	push	{r4}
 800cb30:	6093      	str	r3, [r2, #8]
 800cb32:	da08      	bge.n	800cb46 <__sfputc_r+0x1e>
 800cb34:	6994      	ldr	r4, [r2, #24]
 800cb36:	42a3      	cmp	r3, r4
 800cb38:	db01      	blt.n	800cb3e <__sfputc_r+0x16>
 800cb3a:	290a      	cmp	r1, #10
 800cb3c:	d103      	bne.n	800cb46 <__sfputc_r+0x1e>
 800cb3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb42:	f000 b9a7 	b.w	800ce94 <__swbuf_r>
 800cb46:	6813      	ldr	r3, [r2, #0]
 800cb48:	1c58      	adds	r0, r3, #1
 800cb4a:	6010      	str	r0, [r2, #0]
 800cb4c:	7019      	strb	r1, [r3, #0]
 800cb4e:	4608      	mov	r0, r1
 800cb50:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb54:	4770      	bx	lr

0800cb56 <__sfputs_r>:
 800cb56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb58:	4606      	mov	r6, r0
 800cb5a:	460f      	mov	r7, r1
 800cb5c:	4614      	mov	r4, r2
 800cb5e:	18d5      	adds	r5, r2, r3
 800cb60:	42ac      	cmp	r4, r5
 800cb62:	d101      	bne.n	800cb68 <__sfputs_r+0x12>
 800cb64:	2000      	movs	r0, #0
 800cb66:	e007      	b.n	800cb78 <__sfputs_r+0x22>
 800cb68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb6c:	463a      	mov	r2, r7
 800cb6e:	4630      	mov	r0, r6
 800cb70:	f7ff ffda 	bl	800cb28 <__sfputc_r>
 800cb74:	1c43      	adds	r3, r0, #1
 800cb76:	d1f3      	bne.n	800cb60 <__sfputs_r+0xa>
 800cb78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cb7c <_vfiprintf_r>:
 800cb7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb80:	460d      	mov	r5, r1
 800cb82:	b09d      	sub	sp, #116	; 0x74
 800cb84:	4614      	mov	r4, r2
 800cb86:	4698      	mov	r8, r3
 800cb88:	4606      	mov	r6, r0
 800cb8a:	b118      	cbz	r0, 800cb94 <_vfiprintf_r+0x18>
 800cb8c:	6983      	ldr	r3, [r0, #24]
 800cb8e:	b90b      	cbnz	r3, 800cb94 <_vfiprintf_r+0x18>
 800cb90:	f7ff f8fa 	bl	800bd88 <__sinit>
 800cb94:	4b89      	ldr	r3, [pc, #548]	; (800cdbc <_vfiprintf_r+0x240>)
 800cb96:	429d      	cmp	r5, r3
 800cb98:	d11b      	bne.n	800cbd2 <_vfiprintf_r+0x56>
 800cb9a:	6875      	ldr	r5, [r6, #4]
 800cb9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb9e:	07d9      	lsls	r1, r3, #31
 800cba0:	d405      	bmi.n	800cbae <_vfiprintf_r+0x32>
 800cba2:	89ab      	ldrh	r3, [r5, #12]
 800cba4:	059a      	lsls	r2, r3, #22
 800cba6:	d402      	bmi.n	800cbae <_vfiprintf_r+0x32>
 800cba8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cbaa:	f7ff f990 	bl	800bece <__retarget_lock_acquire_recursive>
 800cbae:	89ab      	ldrh	r3, [r5, #12]
 800cbb0:	071b      	lsls	r3, r3, #28
 800cbb2:	d501      	bpl.n	800cbb8 <_vfiprintf_r+0x3c>
 800cbb4:	692b      	ldr	r3, [r5, #16]
 800cbb6:	b9eb      	cbnz	r3, 800cbf4 <_vfiprintf_r+0x78>
 800cbb8:	4629      	mov	r1, r5
 800cbba:	4630      	mov	r0, r6
 800cbbc:	f000 f9ce 	bl	800cf5c <__swsetup_r>
 800cbc0:	b1c0      	cbz	r0, 800cbf4 <_vfiprintf_r+0x78>
 800cbc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cbc4:	07dc      	lsls	r4, r3, #31
 800cbc6:	d50e      	bpl.n	800cbe6 <_vfiprintf_r+0x6a>
 800cbc8:	f04f 30ff 	mov.w	r0, #4294967295
 800cbcc:	b01d      	add	sp, #116	; 0x74
 800cbce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbd2:	4b7b      	ldr	r3, [pc, #492]	; (800cdc0 <_vfiprintf_r+0x244>)
 800cbd4:	429d      	cmp	r5, r3
 800cbd6:	d101      	bne.n	800cbdc <_vfiprintf_r+0x60>
 800cbd8:	68b5      	ldr	r5, [r6, #8]
 800cbda:	e7df      	b.n	800cb9c <_vfiprintf_r+0x20>
 800cbdc:	4b79      	ldr	r3, [pc, #484]	; (800cdc4 <_vfiprintf_r+0x248>)
 800cbde:	429d      	cmp	r5, r3
 800cbe0:	bf08      	it	eq
 800cbe2:	68f5      	ldreq	r5, [r6, #12]
 800cbe4:	e7da      	b.n	800cb9c <_vfiprintf_r+0x20>
 800cbe6:	89ab      	ldrh	r3, [r5, #12]
 800cbe8:	0598      	lsls	r0, r3, #22
 800cbea:	d4ed      	bmi.n	800cbc8 <_vfiprintf_r+0x4c>
 800cbec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cbee:	f7ff f96f 	bl	800bed0 <__retarget_lock_release_recursive>
 800cbf2:	e7e9      	b.n	800cbc8 <_vfiprintf_r+0x4c>
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	9309      	str	r3, [sp, #36]	; 0x24
 800cbf8:	2320      	movs	r3, #32
 800cbfa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cbfe:	f8cd 800c 	str.w	r8, [sp, #12]
 800cc02:	2330      	movs	r3, #48	; 0x30
 800cc04:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cdc8 <_vfiprintf_r+0x24c>
 800cc08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cc0c:	f04f 0901 	mov.w	r9, #1
 800cc10:	4623      	mov	r3, r4
 800cc12:	469a      	mov	sl, r3
 800cc14:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc18:	b10a      	cbz	r2, 800cc1e <_vfiprintf_r+0xa2>
 800cc1a:	2a25      	cmp	r2, #37	; 0x25
 800cc1c:	d1f9      	bne.n	800cc12 <_vfiprintf_r+0x96>
 800cc1e:	ebba 0b04 	subs.w	fp, sl, r4
 800cc22:	d00b      	beq.n	800cc3c <_vfiprintf_r+0xc0>
 800cc24:	465b      	mov	r3, fp
 800cc26:	4622      	mov	r2, r4
 800cc28:	4629      	mov	r1, r5
 800cc2a:	4630      	mov	r0, r6
 800cc2c:	f7ff ff93 	bl	800cb56 <__sfputs_r>
 800cc30:	3001      	adds	r0, #1
 800cc32:	f000 80aa 	beq.w	800cd8a <_vfiprintf_r+0x20e>
 800cc36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cc38:	445a      	add	r2, fp
 800cc3a:	9209      	str	r2, [sp, #36]	; 0x24
 800cc3c:	f89a 3000 	ldrb.w	r3, [sl]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	f000 80a2 	beq.w	800cd8a <_vfiprintf_r+0x20e>
 800cc46:	2300      	movs	r3, #0
 800cc48:	f04f 32ff 	mov.w	r2, #4294967295
 800cc4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc50:	f10a 0a01 	add.w	sl, sl, #1
 800cc54:	9304      	str	r3, [sp, #16]
 800cc56:	9307      	str	r3, [sp, #28]
 800cc58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cc5c:	931a      	str	r3, [sp, #104]	; 0x68
 800cc5e:	4654      	mov	r4, sl
 800cc60:	2205      	movs	r2, #5
 800cc62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc66:	4858      	ldr	r0, [pc, #352]	; (800cdc8 <_vfiprintf_r+0x24c>)
 800cc68:	f7f3 faba 	bl	80001e0 <memchr>
 800cc6c:	9a04      	ldr	r2, [sp, #16]
 800cc6e:	b9d8      	cbnz	r0, 800cca8 <_vfiprintf_r+0x12c>
 800cc70:	06d1      	lsls	r1, r2, #27
 800cc72:	bf44      	itt	mi
 800cc74:	2320      	movmi	r3, #32
 800cc76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc7a:	0713      	lsls	r3, r2, #28
 800cc7c:	bf44      	itt	mi
 800cc7e:	232b      	movmi	r3, #43	; 0x2b
 800cc80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc84:	f89a 3000 	ldrb.w	r3, [sl]
 800cc88:	2b2a      	cmp	r3, #42	; 0x2a
 800cc8a:	d015      	beq.n	800ccb8 <_vfiprintf_r+0x13c>
 800cc8c:	9a07      	ldr	r2, [sp, #28]
 800cc8e:	4654      	mov	r4, sl
 800cc90:	2000      	movs	r0, #0
 800cc92:	f04f 0c0a 	mov.w	ip, #10
 800cc96:	4621      	mov	r1, r4
 800cc98:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc9c:	3b30      	subs	r3, #48	; 0x30
 800cc9e:	2b09      	cmp	r3, #9
 800cca0:	d94e      	bls.n	800cd40 <_vfiprintf_r+0x1c4>
 800cca2:	b1b0      	cbz	r0, 800ccd2 <_vfiprintf_r+0x156>
 800cca4:	9207      	str	r2, [sp, #28]
 800cca6:	e014      	b.n	800ccd2 <_vfiprintf_r+0x156>
 800cca8:	eba0 0308 	sub.w	r3, r0, r8
 800ccac:	fa09 f303 	lsl.w	r3, r9, r3
 800ccb0:	4313      	orrs	r3, r2
 800ccb2:	9304      	str	r3, [sp, #16]
 800ccb4:	46a2      	mov	sl, r4
 800ccb6:	e7d2      	b.n	800cc5e <_vfiprintf_r+0xe2>
 800ccb8:	9b03      	ldr	r3, [sp, #12]
 800ccba:	1d19      	adds	r1, r3, #4
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	9103      	str	r1, [sp, #12]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	bfbb      	ittet	lt
 800ccc4:	425b      	neglt	r3, r3
 800ccc6:	f042 0202 	orrlt.w	r2, r2, #2
 800ccca:	9307      	strge	r3, [sp, #28]
 800cccc:	9307      	strlt	r3, [sp, #28]
 800ccce:	bfb8      	it	lt
 800ccd0:	9204      	strlt	r2, [sp, #16]
 800ccd2:	7823      	ldrb	r3, [r4, #0]
 800ccd4:	2b2e      	cmp	r3, #46	; 0x2e
 800ccd6:	d10c      	bne.n	800ccf2 <_vfiprintf_r+0x176>
 800ccd8:	7863      	ldrb	r3, [r4, #1]
 800ccda:	2b2a      	cmp	r3, #42	; 0x2a
 800ccdc:	d135      	bne.n	800cd4a <_vfiprintf_r+0x1ce>
 800ccde:	9b03      	ldr	r3, [sp, #12]
 800cce0:	1d1a      	adds	r2, r3, #4
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	9203      	str	r2, [sp, #12]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	bfb8      	it	lt
 800ccea:	f04f 33ff 	movlt.w	r3, #4294967295
 800ccee:	3402      	adds	r4, #2
 800ccf0:	9305      	str	r3, [sp, #20]
 800ccf2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cdd8 <_vfiprintf_r+0x25c>
 800ccf6:	7821      	ldrb	r1, [r4, #0]
 800ccf8:	2203      	movs	r2, #3
 800ccfa:	4650      	mov	r0, sl
 800ccfc:	f7f3 fa70 	bl	80001e0 <memchr>
 800cd00:	b140      	cbz	r0, 800cd14 <_vfiprintf_r+0x198>
 800cd02:	2340      	movs	r3, #64	; 0x40
 800cd04:	eba0 000a 	sub.w	r0, r0, sl
 800cd08:	fa03 f000 	lsl.w	r0, r3, r0
 800cd0c:	9b04      	ldr	r3, [sp, #16]
 800cd0e:	4303      	orrs	r3, r0
 800cd10:	3401      	adds	r4, #1
 800cd12:	9304      	str	r3, [sp, #16]
 800cd14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd18:	482c      	ldr	r0, [pc, #176]	; (800cdcc <_vfiprintf_r+0x250>)
 800cd1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cd1e:	2206      	movs	r2, #6
 800cd20:	f7f3 fa5e 	bl	80001e0 <memchr>
 800cd24:	2800      	cmp	r0, #0
 800cd26:	d03f      	beq.n	800cda8 <_vfiprintf_r+0x22c>
 800cd28:	4b29      	ldr	r3, [pc, #164]	; (800cdd0 <_vfiprintf_r+0x254>)
 800cd2a:	bb1b      	cbnz	r3, 800cd74 <_vfiprintf_r+0x1f8>
 800cd2c:	9b03      	ldr	r3, [sp, #12]
 800cd2e:	3307      	adds	r3, #7
 800cd30:	f023 0307 	bic.w	r3, r3, #7
 800cd34:	3308      	adds	r3, #8
 800cd36:	9303      	str	r3, [sp, #12]
 800cd38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd3a:	443b      	add	r3, r7
 800cd3c:	9309      	str	r3, [sp, #36]	; 0x24
 800cd3e:	e767      	b.n	800cc10 <_vfiprintf_r+0x94>
 800cd40:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd44:	460c      	mov	r4, r1
 800cd46:	2001      	movs	r0, #1
 800cd48:	e7a5      	b.n	800cc96 <_vfiprintf_r+0x11a>
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	3401      	adds	r4, #1
 800cd4e:	9305      	str	r3, [sp, #20]
 800cd50:	4619      	mov	r1, r3
 800cd52:	f04f 0c0a 	mov.w	ip, #10
 800cd56:	4620      	mov	r0, r4
 800cd58:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cd5c:	3a30      	subs	r2, #48	; 0x30
 800cd5e:	2a09      	cmp	r2, #9
 800cd60:	d903      	bls.n	800cd6a <_vfiprintf_r+0x1ee>
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d0c5      	beq.n	800ccf2 <_vfiprintf_r+0x176>
 800cd66:	9105      	str	r1, [sp, #20]
 800cd68:	e7c3      	b.n	800ccf2 <_vfiprintf_r+0x176>
 800cd6a:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd6e:	4604      	mov	r4, r0
 800cd70:	2301      	movs	r3, #1
 800cd72:	e7f0      	b.n	800cd56 <_vfiprintf_r+0x1da>
 800cd74:	ab03      	add	r3, sp, #12
 800cd76:	9300      	str	r3, [sp, #0]
 800cd78:	462a      	mov	r2, r5
 800cd7a:	4b16      	ldr	r3, [pc, #88]	; (800cdd4 <_vfiprintf_r+0x258>)
 800cd7c:	a904      	add	r1, sp, #16
 800cd7e:	4630      	mov	r0, r6
 800cd80:	f7fd fb0c 	bl	800a39c <_printf_float>
 800cd84:	4607      	mov	r7, r0
 800cd86:	1c78      	adds	r0, r7, #1
 800cd88:	d1d6      	bne.n	800cd38 <_vfiprintf_r+0x1bc>
 800cd8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cd8c:	07d9      	lsls	r1, r3, #31
 800cd8e:	d405      	bmi.n	800cd9c <_vfiprintf_r+0x220>
 800cd90:	89ab      	ldrh	r3, [r5, #12]
 800cd92:	059a      	lsls	r2, r3, #22
 800cd94:	d402      	bmi.n	800cd9c <_vfiprintf_r+0x220>
 800cd96:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cd98:	f7ff f89a 	bl	800bed0 <__retarget_lock_release_recursive>
 800cd9c:	89ab      	ldrh	r3, [r5, #12]
 800cd9e:	065b      	lsls	r3, r3, #25
 800cda0:	f53f af12 	bmi.w	800cbc8 <_vfiprintf_r+0x4c>
 800cda4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cda6:	e711      	b.n	800cbcc <_vfiprintf_r+0x50>
 800cda8:	ab03      	add	r3, sp, #12
 800cdaa:	9300      	str	r3, [sp, #0]
 800cdac:	462a      	mov	r2, r5
 800cdae:	4b09      	ldr	r3, [pc, #36]	; (800cdd4 <_vfiprintf_r+0x258>)
 800cdb0:	a904      	add	r1, sp, #16
 800cdb2:	4630      	mov	r0, r6
 800cdb4:	f7fd fd96 	bl	800a8e4 <_printf_i>
 800cdb8:	e7e4      	b.n	800cd84 <_vfiprintf_r+0x208>
 800cdba:	bf00      	nop
 800cdbc:	0800e8ec 	.word	0x0800e8ec
 800cdc0:	0800e90c 	.word	0x0800e90c
 800cdc4:	0800e8cc 	.word	0x0800e8cc
 800cdc8:	0800ea84 	.word	0x0800ea84
 800cdcc:	0800ea8e 	.word	0x0800ea8e
 800cdd0:	0800a39d 	.word	0x0800a39d
 800cdd4:	0800cb57 	.word	0x0800cb57
 800cdd8:	0800ea8a 	.word	0x0800ea8a

0800cddc <_sbrk_r>:
 800cddc:	b538      	push	{r3, r4, r5, lr}
 800cdde:	4d06      	ldr	r5, [pc, #24]	; (800cdf8 <_sbrk_r+0x1c>)
 800cde0:	2300      	movs	r3, #0
 800cde2:	4604      	mov	r4, r0
 800cde4:	4608      	mov	r0, r1
 800cde6:	602b      	str	r3, [r5, #0]
 800cde8:	f7f6 fcde 	bl	80037a8 <_sbrk>
 800cdec:	1c43      	adds	r3, r0, #1
 800cdee:	d102      	bne.n	800cdf6 <_sbrk_r+0x1a>
 800cdf0:	682b      	ldr	r3, [r5, #0]
 800cdf2:	b103      	cbz	r3, 800cdf6 <_sbrk_r+0x1a>
 800cdf4:	6023      	str	r3, [r4, #0]
 800cdf6:	bd38      	pop	{r3, r4, r5, pc}
 800cdf8:	200054ec 	.word	0x200054ec

0800cdfc <__sread>:
 800cdfc:	b510      	push	{r4, lr}
 800cdfe:	460c      	mov	r4, r1
 800ce00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce04:	f000 fad2 	bl	800d3ac <_read_r>
 800ce08:	2800      	cmp	r0, #0
 800ce0a:	bfab      	itete	ge
 800ce0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ce0e:	89a3      	ldrhlt	r3, [r4, #12]
 800ce10:	181b      	addge	r3, r3, r0
 800ce12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ce16:	bfac      	ite	ge
 800ce18:	6563      	strge	r3, [r4, #84]	; 0x54
 800ce1a:	81a3      	strhlt	r3, [r4, #12]
 800ce1c:	bd10      	pop	{r4, pc}

0800ce1e <__swrite>:
 800ce1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce22:	461f      	mov	r7, r3
 800ce24:	898b      	ldrh	r3, [r1, #12]
 800ce26:	05db      	lsls	r3, r3, #23
 800ce28:	4605      	mov	r5, r0
 800ce2a:	460c      	mov	r4, r1
 800ce2c:	4616      	mov	r6, r2
 800ce2e:	d505      	bpl.n	800ce3c <__swrite+0x1e>
 800ce30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce34:	2302      	movs	r3, #2
 800ce36:	2200      	movs	r2, #0
 800ce38:	f000 fa00 	bl	800d23c <_lseek_r>
 800ce3c:	89a3      	ldrh	r3, [r4, #12]
 800ce3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ce46:	81a3      	strh	r3, [r4, #12]
 800ce48:	4632      	mov	r2, r6
 800ce4a:	463b      	mov	r3, r7
 800ce4c:	4628      	mov	r0, r5
 800ce4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce52:	f000 b871 	b.w	800cf38 <_write_r>

0800ce56 <__sseek>:
 800ce56:	b510      	push	{r4, lr}
 800ce58:	460c      	mov	r4, r1
 800ce5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce5e:	f000 f9ed 	bl	800d23c <_lseek_r>
 800ce62:	1c43      	adds	r3, r0, #1
 800ce64:	89a3      	ldrh	r3, [r4, #12]
 800ce66:	bf15      	itete	ne
 800ce68:	6560      	strne	r0, [r4, #84]	; 0x54
 800ce6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ce6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ce72:	81a3      	strheq	r3, [r4, #12]
 800ce74:	bf18      	it	ne
 800ce76:	81a3      	strhne	r3, [r4, #12]
 800ce78:	bd10      	pop	{r4, pc}

0800ce7a <__sclose>:
 800ce7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce7e:	f000 b8f9 	b.w	800d074 <_close_r>

0800ce82 <strcpy>:
 800ce82:	4603      	mov	r3, r0
 800ce84:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ce88:	f803 2b01 	strb.w	r2, [r3], #1
 800ce8c:	2a00      	cmp	r2, #0
 800ce8e:	d1f9      	bne.n	800ce84 <strcpy+0x2>
 800ce90:	4770      	bx	lr
	...

0800ce94 <__swbuf_r>:
 800ce94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce96:	460e      	mov	r6, r1
 800ce98:	4614      	mov	r4, r2
 800ce9a:	4605      	mov	r5, r0
 800ce9c:	b118      	cbz	r0, 800cea6 <__swbuf_r+0x12>
 800ce9e:	6983      	ldr	r3, [r0, #24]
 800cea0:	b90b      	cbnz	r3, 800cea6 <__swbuf_r+0x12>
 800cea2:	f7fe ff71 	bl	800bd88 <__sinit>
 800cea6:	4b21      	ldr	r3, [pc, #132]	; (800cf2c <__swbuf_r+0x98>)
 800cea8:	429c      	cmp	r4, r3
 800ceaa:	d12b      	bne.n	800cf04 <__swbuf_r+0x70>
 800ceac:	686c      	ldr	r4, [r5, #4]
 800ceae:	69a3      	ldr	r3, [r4, #24]
 800ceb0:	60a3      	str	r3, [r4, #8]
 800ceb2:	89a3      	ldrh	r3, [r4, #12]
 800ceb4:	071a      	lsls	r2, r3, #28
 800ceb6:	d52f      	bpl.n	800cf18 <__swbuf_r+0x84>
 800ceb8:	6923      	ldr	r3, [r4, #16]
 800ceba:	b36b      	cbz	r3, 800cf18 <__swbuf_r+0x84>
 800cebc:	6923      	ldr	r3, [r4, #16]
 800cebe:	6820      	ldr	r0, [r4, #0]
 800cec0:	1ac0      	subs	r0, r0, r3
 800cec2:	6963      	ldr	r3, [r4, #20]
 800cec4:	b2f6      	uxtb	r6, r6
 800cec6:	4283      	cmp	r3, r0
 800cec8:	4637      	mov	r7, r6
 800ceca:	dc04      	bgt.n	800ced6 <__swbuf_r+0x42>
 800cecc:	4621      	mov	r1, r4
 800cece:	4628      	mov	r0, r5
 800ced0:	f000 f966 	bl	800d1a0 <_fflush_r>
 800ced4:	bb30      	cbnz	r0, 800cf24 <__swbuf_r+0x90>
 800ced6:	68a3      	ldr	r3, [r4, #8]
 800ced8:	3b01      	subs	r3, #1
 800ceda:	60a3      	str	r3, [r4, #8]
 800cedc:	6823      	ldr	r3, [r4, #0]
 800cede:	1c5a      	adds	r2, r3, #1
 800cee0:	6022      	str	r2, [r4, #0]
 800cee2:	701e      	strb	r6, [r3, #0]
 800cee4:	6963      	ldr	r3, [r4, #20]
 800cee6:	3001      	adds	r0, #1
 800cee8:	4283      	cmp	r3, r0
 800ceea:	d004      	beq.n	800cef6 <__swbuf_r+0x62>
 800ceec:	89a3      	ldrh	r3, [r4, #12]
 800ceee:	07db      	lsls	r3, r3, #31
 800cef0:	d506      	bpl.n	800cf00 <__swbuf_r+0x6c>
 800cef2:	2e0a      	cmp	r6, #10
 800cef4:	d104      	bne.n	800cf00 <__swbuf_r+0x6c>
 800cef6:	4621      	mov	r1, r4
 800cef8:	4628      	mov	r0, r5
 800cefa:	f000 f951 	bl	800d1a0 <_fflush_r>
 800cefe:	b988      	cbnz	r0, 800cf24 <__swbuf_r+0x90>
 800cf00:	4638      	mov	r0, r7
 800cf02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf04:	4b0a      	ldr	r3, [pc, #40]	; (800cf30 <__swbuf_r+0x9c>)
 800cf06:	429c      	cmp	r4, r3
 800cf08:	d101      	bne.n	800cf0e <__swbuf_r+0x7a>
 800cf0a:	68ac      	ldr	r4, [r5, #8]
 800cf0c:	e7cf      	b.n	800ceae <__swbuf_r+0x1a>
 800cf0e:	4b09      	ldr	r3, [pc, #36]	; (800cf34 <__swbuf_r+0xa0>)
 800cf10:	429c      	cmp	r4, r3
 800cf12:	bf08      	it	eq
 800cf14:	68ec      	ldreq	r4, [r5, #12]
 800cf16:	e7ca      	b.n	800ceae <__swbuf_r+0x1a>
 800cf18:	4621      	mov	r1, r4
 800cf1a:	4628      	mov	r0, r5
 800cf1c:	f000 f81e 	bl	800cf5c <__swsetup_r>
 800cf20:	2800      	cmp	r0, #0
 800cf22:	d0cb      	beq.n	800cebc <__swbuf_r+0x28>
 800cf24:	f04f 37ff 	mov.w	r7, #4294967295
 800cf28:	e7ea      	b.n	800cf00 <__swbuf_r+0x6c>
 800cf2a:	bf00      	nop
 800cf2c:	0800e8ec 	.word	0x0800e8ec
 800cf30:	0800e90c 	.word	0x0800e90c
 800cf34:	0800e8cc 	.word	0x0800e8cc

0800cf38 <_write_r>:
 800cf38:	b538      	push	{r3, r4, r5, lr}
 800cf3a:	4d07      	ldr	r5, [pc, #28]	; (800cf58 <_write_r+0x20>)
 800cf3c:	4604      	mov	r4, r0
 800cf3e:	4608      	mov	r0, r1
 800cf40:	4611      	mov	r1, r2
 800cf42:	2200      	movs	r2, #0
 800cf44:	602a      	str	r2, [r5, #0]
 800cf46:	461a      	mov	r2, r3
 800cf48:	f7f6 fbdd 	bl	8003706 <_write>
 800cf4c:	1c43      	adds	r3, r0, #1
 800cf4e:	d102      	bne.n	800cf56 <_write_r+0x1e>
 800cf50:	682b      	ldr	r3, [r5, #0]
 800cf52:	b103      	cbz	r3, 800cf56 <_write_r+0x1e>
 800cf54:	6023      	str	r3, [r4, #0]
 800cf56:	bd38      	pop	{r3, r4, r5, pc}
 800cf58:	200054ec 	.word	0x200054ec

0800cf5c <__swsetup_r>:
 800cf5c:	4b32      	ldr	r3, [pc, #200]	; (800d028 <__swsetup_r+0xcc>)
 800cf5e:	b570      	push	{r4, r5, r6, lr}
 800cf60:	681d      	ldr	r5, [r3, #0]
 800cf62:	4606      	mov	r6, r0
 800cf64:	460c      	mov	r4, r1
 800cf66:	b125      	cbz	r5, 800cf72 <__swsetup_r+0x16>
 800cf68:	69ab      	ldr	r3, [r5, #24]
 800cf6a:	b913      	cbnz	r3, 800cf72 <__swsetup_r+0x16>
 800cf6c:	4628      	mov	r0, r5
 800cf6e:	f7fe ff0b 	bl	800bd88 <__sinit>
 800cf72:	4b2e      	ldr	r3, [pc, #184]	; (800d02c <__swsetup_r+0xd0>)
 800cf74:	429c      	cmp	r4, r3
 800cf76:	d10f      	bne.n	800cf98 <__swsetup_r+0x3c>
 800cf78:	686c      	ldr	r4, [r5, #4]
 800cf7a:	89a3      	ldrh	r3, [r4, #12]
 800cf7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cf80:	0719      	lsls	r1, r3, #28
 800cf82:	d42c      	bmi.n	800cfde <__swsetup_r+0x82>
 800cf84:	06dd      	lsls	r5, r3, #27
 800cf86:	d411      	bmi.n	800cfac <__swsetup_r+0x50>
 800cf88:	2309      	movs	r3, #9
 800cf8a:	6033      	str	r3, [r6, #0]
 800cf8c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cf90:	81a3      	strh	r3, [r4, #12]
 800cf92:	f04f 30ff 	mov.w	r0, #4294967295
 800cf96:	e03e      	b.n	800d016 <__swsetup_r+0xba>
 800cf98:	4b25      	ldr	r3, [pc, #148]	; (800d030 <__swsetup_r+0xd4>)
 800cf9a:	429c      	cmp	r4, r3
 800cf9c:	d101      	bne.n	800cfa2 <__swsetup_r+0x46>
 800cf9e:	68ac      	ldr	r4, [r5, #8]
 800cfa0:	e7eb      	b.n	800cf7a <__swsetup_r+0x1e>
 800cfa2:	4b24      	ldr	r3, [pc, #144]	; (800d034 <__swsetup_r+0xd8>)
 800cfa4:	429c      	cmp	r4, r3
 800cfa6:	bf08      	it	eq
 800cfa8:	68ec      	ldreq	r4, [r5, #12]
 800cfaa:	e7e6      	b.n	800cf7a <__swsetup_r+0x1e>
 800cfac:	0758      	lsls	r0, r3, #29
 800cfae:	d512      	bpl.n	800cfd6 <__swsetup_r+0x7a>
 800cfb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cfb2:	b141      	cbz	r1, 800cfc6 <__swsetup_r+0x6a>
 800cfb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cfb8:	4299      	cmp	r1, r3
 800cfba:	d002      	beq.n	800cfc2 <__swsetup_r+0x66>
 800cfbc:	4630      	mov	r0, r6
 800cfbe:	f7ff fb49 	bl	800c654 <_free_r>
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	6363      	str	r3, [r4, #52]	; 0x34
 800cfc6:	89a3      	ldrh	r3, [r4, #12]
 800cfc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cfcc:	81a3      	strh	r3, [r4, #12]
 800cfce:	2300      	movs	r3, #0
 800cfd0:	6063      	str	r3, [r4, #4]
 800cfd2:	6923      	ldr	r3, [r4, #16]
 800cfd4:	6023      	str	r3, [r4, #0]
 800cfd6:	89a3      	ldrh	r3, [r4, #12]
 800cfd8:	f043 0308 	orr.w	r3, r3, #8
 800cfdc:	81a3      	strh	r3, [r4, #12]
 800cfde:	6923      	ldr	r3, [r4, #16]
 800cfe0:	b94b      	cbnz	r3, 800cff6 <__swsetup_r+0x9a>
 800cfe2:	89a3      	ldrh	r3, [r4, #12]
 800cfe4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cfe8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cfec:	d003      	beq.n	800cff6 <__swsetup_r+0x9a>
 800cfee:	4621      	mov	r1, r4
 800cff0:	4630      	mov	r0, r6
 800cff2:	f000 f95b 	bl	800d2ac <__smakebuf_r>
 800cff6:	89a0      	ldrh	r0, [r4, #12]
 800cff8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cffc:	f010 0301 	ands.w	r3, r0, #1
 800d000:	d00a      	beq.n	800d018 <__swsetup_r+0xbc>
 800d002:	2300      	movs	r3, #0
 800d004:	60a3      	str	r3, [r4, #8]
 800d006:	6963      	ldr	r3, [r4, #20]
 800d008:	425b      	negs	r3, r3
 800d00a:	61a3      	str	r3, [r4, #24]
 800d00c:	6923      	ldr	r3, [r4, #16]
 800d00e:	b943      	cbnz	r3, 800d022 <__swsetup_r+0xc6>
 800d010:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d014:	d1ba      	bne.n	800cf8c <__swsetup_r+0x30>
 800d016:	bd70      	pop	{r4, r5, r6, pc}
 800d018:	0781      	lsls	r1, r0, #30
 800d01a:	bf58      	it	pl
 800d01c:	6963      	ldrpl	r3, [r4, #20]
 800d01e:	60a3      	str	r3, [r4, #8]
 800d020:	e7f4      	b.n	800d00c <__swsetup_r+0xb0>
 800d022:	2000      	movs	r0, #0
 800d024:	e7f7      	b.n	800d016 <__swsetup_r+0xba>
 800d026:	bf00      	nop
 800d028:	2000001c 	.word	0x2000001c
 800d02c:	0800e8ec 	.word	0x0800e8ec
 800d030:	0800e90c 	.word	0x0800e90c
 800d034:	0800e8cc 	.word	0x0800e8cc

0800d038 <__assert_func>:
 800d038:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d03a:	4614      	mov	r4, r2
 800d03c:	461a      	mov	r2, r3
 800d03e:	4b09      	ldr	r3, [pc, #36]	; (800d064 <__assert_func+0x2c>)
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	4605      	mov	r5, r0
 800d044:	68d8      	ldr	r0, [r3, #12]
 800d046:	b14c      	cbz	r4, 800d05c <__assert_func+0x24>
 800d048:	4b07      	ldr	r3, [pc, #28]	; (800d068 <__assert_func+0x30>)
 800d04a:	9100      	str	r1, [sp, #0]
 800d04c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d050:	4906      	ldr	r1, [pc, #24]	; (800d06c <__assert_func+0x34>)
 800d052:	462b      	mov	r3, r5
 800d054:	f000 f8e0 	bl	800d218 <fiprintf>
 800d058:	f000 f9c7 	bl	800d3ea <abort>
 800d05c:	4b04      	ldr	r3, [pc, #16]	; (800d070 <__assert_func+0x38>)
 800d05e:	461c      	mov	r4, r3
 800d060:	e7f3      	b.n	800d04a <__assert_func+0x12>
 800d062:	bf00      	nop
 800d064:	2000001c 	.word	0x2000001c
 800d068:	0800ea95 	.word	0x0800ea95
 800d06c:	0800eaa2 	.word	0x0800eaa2
 800d070:	0800ead0 	.word	0x0800ead0

0800d074 <_close_r>:
 800d074:	b538      	push	{r3, r4, r5, lr}
 800d076:	4d06      	ldr	r5, [pc, #24]	; (800d090 <_close_r+0x1c>)
 800d078:	2300      	movs	r3, #0
 800d07a:	4604      	mov	r4, r0
 800d07c:	4608      	mov	r0, r1
 800d07e:	602b      	str	r3, [r5, #0]
 800d080:	f7f6 fb5d 	bl	800373e <_close>
 800d084:	1c43      	adds	r3, r0, #1
 800d086:	d102      	bne.n	800d08e <_close_r+0x1a>
 800d088:	682b      	ldr	r3, [r5, #0]
 800d08a:	b103      	cbz	r3, 800d08e <_close_r+0x1a>
 800d08c:	6023      	str	r3, [r4, #0]
 800d08e:	bd38      	pop	{r3, r4, r5, pc}
 800d090:	200054ec 	.word	0x200054ec

0800d094 <__sflush_r>:
 800d094:	898a      	ldrh	r2, [r1, #12]
 800d096:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d09a:	4605      	mov	r5, r0
 800d09c:	0710      	lsls	r0, r2, #28
 800d09e:	460c      	mov	r4, r1
 800d0a0:	d458      	bmi.n	800d154 <__sflush_r+0xc0>
 800d0a2:	684b      	ldr	r3, [r1, #4]
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	dc05      	bgt.n	800d0b4 <__sflush_r+0x20>
 800d0a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	dc02      	bgt.n	800d0b4 <__sflush_r+0x20>
 800d0ae:	2000      	movs	r0, #0
 800d0b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d0b6:	2e00      	cmp	r6, #0
 800d0b8:	d0f9      	beq.n	800d0ae <__sflush_r+0x1a>
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d0c0:	682f      	ldr	r7, [r5, #0]
 800d0c2:	602b      	str	r3, [r5, #0]
 800d0c4:	d032      	beq.n	800d12c <__sflush_r+0x98>
 800d0c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d0c8:	89a3      	ldrh	r3, [r4, #12]
 800d0ca:	075a      	lsls	r2, r3, #29
 800d0cc:	d505      	bpl.n	800d0da <__sflush_r+0x46>
 800d0ce:	6863      	ldr	r3, [r4, #4]
 800d0d0:	1ac0      	subs	r0, r0, r3
 800d0d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d0d4:	b10b      	cbz	r3, 800d0da <__sflush_r+0x46>
 800d0d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d0d8:	1ac0      	subs	r0, r0, r3
 800d0da:	2300      	movs	r3, #0
 800d0dc:	4602      	mov	r2, r0
 800d0de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d0e0:	6a21      	ldr	r1, [r4, #32]
 800d0e2:	4628      	mov	r0, r5
 800d0e4:	47b0      	blx	r6
 800d0e6:	1c43      	adds	r3, r0, #1
 800d0e8:	89a3      	ldrh	r3, [r4, #12]
 800d0ea:	d106      	bne.n	800d0fa <__sflush_r+0x66>
 800d0ec:	6829      	ldr	r1, [r5, #0]
 800d0ee:	291d      	cmp	r1, #29
 800d0f0:	d82c      	bhi.n	800d14c <__sflush_r+0xb8>
 800d0f2:	4a2a      	ldr	r2, [pc, #168]	; (800d19c <__sflush_r+0x108>)
 800d0f4:	40ca      	lsrs	r2, r1
 800d0f6:	07d6      	lsls	r6, r2, #31
 800d0f8:	d528      	bpl.n	800d14c <__sflush_r+0xb8>
 800d0fa:	2200      	movs	r2, #0
 800d0fc:	6062      	str	r2, [r4, #4]
 800d0fe:	04d9      	lsls	r1, r3, #19
 800d100:	6922      	ldr	r2, [r4, #16]
 800d102:	6022      	str	r2, [r4, #0]
 800d104:	d504      	bpl.n	800d110 <__sflush_r+0x7c>
 800d106:	1c42      	adds	r2, r0, #1
 800d108:	d101      	bne.n	800d10e <__sflush_r+0x7a>
 800d10a:	682b      	ldr	r3, [r5, #0]
 800d10c:	b903      	cbnz	r3, 800d110 <__sflush_r+0x7c>
 800d10e:	6560      	str	r0, [r4, #84]	; 0x54
 800d110:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d112:	602f      	str	r7, [r5, #0]
 800d114:	2900      	cmp	r1, #0
 800d116:	d0ca      	beq.n	800d0ae <__sflush_r+0x1a>
 800d118:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d11c:	4299      	cmp	r1, r3
 800d11e:	d002      	beq.n	800d126 <__sflush_r+0x92>
 800d120:	4628      	mov	r0, r5
 800d122:	f7ff fa97 	bl	800c654 <_free_r>
 800d126:	2000      	movs	r0, #0
 800d128:	6360      	str	r0, [r4, #52]	; 0x34
 800d12a:	e7c1      	b.n	800d0b0 <__sflush_r+0x1c>
 800d12c:	6a21      	ldr	r1, [r4, #32]
 800d12e:	2301      	movs	r3, #1
 800d130:	4628      	mov	r0, r5
 800d132:	47b0      	blx	r6
 800d134:	1c41      	adds	r1, r0, #1
 800d136:	d1c7      	bne.n	800d0c8 <__sflush_r+0x34>
 800d138:	682b      	ldr	r3, [r5, #0]
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d0c4      	beq.n	800d0c8 <__sflush_r+0x34>
 800d13e:	2b1d      	cmp	r3, #29
 800d140:	d001      	beq.n	800d146 <__sflush_r+0xb2>
 800d142:	2b16      	cmp	r3, #22
 800d144:	d101      	bne.n	800d14a <__sflush_r+0xb6>
 800d146:	602f      	str	r7, [r5, #0]
 800d148:	e7b1      	b.n	800d0ae <__sflush_r+0x1a>
 800d14a:	89a3      	ldrh	r3, [r4, #12]
 800d14c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d150:	81a3      	strh	r3, [r4, #12]
 800d152:	e7ad      	b.n	800d0b0 <__sflush_r+0x1c>
 800d154:	690f      	ldr	r7, [r1, #16]
 800d156:	2f00      	cmp	r7, #0
 800d158:	d0a9      	beq.n	800d0ae <__sflush_r+0x1a>
 800d15a:	0793      	lsls	r3, r2, #30
 800d15c:	680e      	ldr	r6, [r1, #0]
 800d15e:	bf08      	it	eq
 800d160:	694b      	ldreq	r3, [r1, #20]
 800d162:	600f      	str	r7, [r1, #0]
 800d164:	bf18      	it	ne
 800d166:	2300      	movne	r3, #0
 800d168:	eba6 0807 	sub.w	r8, r6, r7
 800d16c:	608b      	str	r3, [r1, #8]
 800d16e:	f1b8 0f00 	cmp.w	r8, #0
 800d172:	dd9c      	ble.n	800d0ae <__sflush_r+0x1a>
 800d174:	6a21      	ldr	r1, [r4, #32]
 800d176:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d178:	4643      	mov	r3, r8
 800d17a:	463a      	mov	r2, r7
 800d17c:	4628      	mov	r0, r5
 800d17e:	47b0      	blx	r6
 800d180:	2800      	cmp	r0, #0
 800d182:	dc06      	bgt.n	800d192 <__sflush_r+0xfe>
 800d184:	89a3      	ldrh	r3, [r4, #12]
 800d186:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d18a:	81a3      	strh	r3, [r4, #12]
 800d18c:	f04f 30ff 	mov.w	r0, #4294967295
 800d190:	e78e      	b.n	800d0b0 <__sflush_r+0x1c>
 800d192:	4407      	add	r7, r0
 800d194:	eba8 0800 	sub.w	r8, r8, r0
 800d198:	e7e9      	b.n	800d16e <__sflush_r+0xda>
 800d19a:	bf00      	nop
 800d19c:	20400001 	.word	0x20400001

0800d1a0 <_fflush_r>:
 800d1a0:	b538      	push	{r3, r4, r5, lr}
 800d1a2:	690b      	ldr	r3, [r1, #16]
 800d1a4:	4605      	mov	r5, r0
 800d1a6:	460c      	mov	r4, r1
 800d1a8:	b913      	cbnz	r3, 800d1b0 <_fflush_r+0x10>
 800d1aa:	2500      	movs	r5, #0
 800d1ac:	4628      	mov	r0, r5
 800d1ae:	bd38      	pop	{r3, r4, r5, pc}
 800d1b0:	b118      	cbz	r0, 800d1ba <_fflush_r+0x1a>
 800d1b2:	6983      	ldr	r3, [r0, #24]
 800d1b4:	b90b      	cbnz	r3, 800d1ba <_fflush_r+0x1a>
 800d1b6:	f7fe fde7 	bl	800bd88 <__sinit>
 800d1ba:	4b14      	ldr	r3, [pc, #80]	; (800d20c <_fflush_r+0x6c>)
 800d1bc:	429c      	cmp	r4, r3
 800d1be:	d11b      	bne.n	800d1f8 <_fflush_r+0x58>
 800d1c0:	686c      	ldr	r4, [r5, #4]
 800d1c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d0ef      	beq.n	800d1aa <_fflush_r+0xa>
 800d1ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d1cc:	07d0      	lsls	r0, r2, #31
 800d1ce:	d404      	bmi.n	800d1da <_fflush_r+0x3a>
 800d1d0:	0599      	lsls	r1, r3, #22
 800d1d2:	d402      	bmi.n	800d1da <_fflush_r+0x3a>
 800d1d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d1d6:	f7fe fe7a 	bl	800bece <__retarget_lock_acquire_recursive>
 800d1da:	4628      	mov	r0, r5
 800d1dc:	4621      	mov	r1, r4
 800d1de:	f7ff ff59 	bl	800d094 <__sflush_r>
 800d1e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d1e4:	07da      	lsls	r2, r3, #31
 800d1e6:	4605      	mov	r5, r0
 800d1e8:	d4e0      	bmi.n	800d1ac <_fflush_r+0xc>
 800d1ea:	89a3      	ldrh	r3, [r4, #12]
 800d1ec:	059b      	lsls	r3, r3, #22
 800d1ee:	d4dd      	bmi.n	800d1ac <_fflush_r+0xc>
 800d1f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d1f2:	f7fe fe6d 	bl	800bed0 <__retarget_lock_release_recursive>
 800d1f6:	e7d9      	b.n	800d1ac <_fflush_r+0xc>
 800d1f8:	4b05      	ldr	r3, [pc, #20]	; (800d210 <_fflush_r+0x70>)
 800d1fa:	429c      	cmp	r4, r3
 800d1fc:	d101      	bne.n	800d202 <_fflush_r+0x62>
 800d1fe:	68ac      	ldr	r4, [r5, #8]
 800d200:	e7df      	b.n	800d1c2 <_fflush_r+0x22>
 800d202:	4b04      	ldr	r3, [pc, #16]	; (800d214 <_fflush_r+0x74>)
 800d204:	429c      	cmp	r4, r3
 800d206:	bf08      	it	eq
 800d208:	68ec      	ldreq	r4, [r5, #12]
 800d20a:	e7da      	b.n	800d1c2 <_fflush_r+0x22>
 800d20c:	0800e8ec 	.word	0x0800e8ec
 800d210:	0800e90c 	.word	0x0800e90c
 800d214:	0800e8cc 	.word	0x0800e8cc

0800d218 <fiprintf>:
 800d218:	b40e      	push	{r1, r2, r3}
 800d21a:	b503      	push	{r0, r1, lr}
 800d21c:	4601      	mov	r1, r0
 800d21e:	ab03      	add	r3, sp, #12
 800d220:	4805      	ldr	r0, [pc, #20]	; (800d238 <fiprintf+0x20>)
 800d222:	f853 2b04 	ldr.w	r2, [r3], #4
 800d226:	6800      	ldr	r0, [r0, #0]
 800d228:	9301      	str	r3, [sp, #4]
 800d22a:	f7ff fca7 	bl	800cb7c <_vfiprintf_r>
 800d22e:	b002      	add	sp, #8
 800d230:	f85d eb04 	ldr.w	lr, [sp], #4
 800d234:	b003      	add	sp, #12
 800d236:	4770      	bx	lr
 800d238:	2000001c 	.word	0x2000001c

0800d23c <_lseek_r>:
 800d23c:	b538      	push	{r3, r4, r5, lr}
 800d23e:	4d07      	ldr	r5, [pc, #28]	; (800d25c <_lseek_r+0x20>)
 800d240:	4604      	mov	r4, r0
 800d242:	4608      	mov	r0, r1
 800d244:	4611      	mov	r1, r2
 800d246:	2200      	movs	r2, #0
 800d248:	602a      	str	r2, [r5, #0]
 800d24a:	461a      	mov	r2, r3
 800d24c:	f7f6 fa9e 	bl	800378c <_lseek>
 800d250:	1c43      	adds	r3, r0, #1
 800d252:	d102      	bne.n	800d25a <_lseek_r+0x1e>
 800d254:	682b      	ldr	r3, [r5, #0]
 800d256:	b103      	cbz	r3, 800d25a <_lseek_r+0x1e>
 800d258:	6023      	str	r3, [r4, #0]
 800d25a:	bd38      	pop	{r3, r4, r5, pc}
 800d25c:	200054ec 	.word	0x200054ec

0800d260 <__swhatbuf_r>:
 800d260:	b570      	push	{r4, r5, r6, lr}
 800d262:	460e      	mov	r6, r1
 800d264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d268:	2900      	cmp	r1, #0
 800d26a:	b096      	sub	sp, #88	; 0x58
 800d26c:	4614      	mov	r4, r2
 800d26e:	461d      	mov	r5, r3
 800d270:	da08      	bge.n	800d284 <__swhatbuf_r+0x24>
 800d272:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d276:	2200      	movs	r2, #0
 800d278:	602a      	str	r2, [r5, #0]
 800d27a:	061a      	lsls	r2, r3, #24
 800d27c:	d410      	bmi.n	800d2a0 <__swhatbuf_r+0x40>
 800d27e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d282:	e00e      	b.n	800d2a2 <__swhatbuf_r+0x42>
 800d284:	466a      	mov	r2, sp
 800d286:	f000 f8b7 	bl	800d3f8 <_fstat_r>
 800d28a:	2800      	cmp	r0, #0
 800d28c:	dbf1      	blt.n	800d272 <__swhatbuf_r+0x12>
 800d28e:	9a01      	ldr	r2, [sp, #4]
 800d290:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d294:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d298:	425a      	negs	r2, r3
 800d29a:	415a      	adcs	r2, r3
 800d29c:	602a      	str	r2, [r5, #0]
 800d29e:	e7ee      	b.n	800d27e <__swhatbuf_r+0x1e>
 800d2a0:	2340      	movs	r3, #64	; 0x40
 800d2a2:	2000      	movs	r0, #0
 800d2a4:	6023      	str	r3, [r4, #0]
 800d2a6:	b016      	add	sp, #88	; 0x58
 800d2a8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d2ac <__smakebuf_r>:
 800d2ac:	898b      	ldrh	r3, [r1, #12]
 800d2ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d2b0:	079d      	lsls	r5, r3, #30
 800d2b2:	4606      	mov	r6, r0
 800d2b4:	460c      	mov	r4, r1
 800d2b6:	d507      	bpl.n	800d2c8 <__smakebuf_r+0x1c>
 800d2b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d2bc:	6023      	str	r3, [r4, #0]
 800d2be:	6123      	str	r3, [r4, #16]
 800d2c0:	2301      	movs	r3, #1
 800d2c2:	6163      	str	r3, [r4, #20]
 800d2c4:	b002      	add	sp, #8
 800d2c6:	bd70      	pop	{r4, r5, r6, pc}
 800d2c8:	ab01      	add	r3, sp, #4
 800d2ca:	466a      	mov	r2, sp
 800d2cc:	f7ff ffc8 	bl	800d260 <__swhatbuf_r>
 800d2d0:	9900      	ldr	r1, [sp, #0]
 800d2d2:	4605      	mov	r5, r0
 800d2d4:	4630      	mov	r0, r6
 800d2d6:	f7ff fa29 	bl	800c72c <_malloc_r>
 800d2da:	b948      	cbnz	r0, 800d2f0 <__smakebuf_r+0x44>
 800d2dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2e0:	059a      	lsls	r2, r3, #22
 800d2e2:	d4ef      	bmi.n	800d2c4 <__smakebuf_r+0x18>
 800d2e4:	f023 0303 	bic.w	r3, r3, #3
 800d2e8:	f043 0302 	orr.w	r3, r3, #2
 800d2ec:	81a3      	strh	r3, [r4, #12]
 800d2ee:	e7e3      	b.n	800d2b8 <__smakebuf_r+0xc>
 800d2f0:	4b0d      	ldr	r3, [pc, #52]	; (800d328 <__smakebuf_r+0x7c>)
 800d2f2:	62b3      	str	r3, [r6, #40]	; 0x28
 800d2f4:	89a3      	ldrh	r3, [r4, #12]
 800d2f6:	6020      	str	r0, [r4, #0]
 800d2f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d2fc:	81a3      	strh	r3, [r4, #12]
 800d2fe:	9b00      	ldr	r3, [sp, #0]
 800d300:	6163      	str	r3, [r4, #20]
 800d302:	9b01      	ldr	r3, [sp, #4]
 800d304:	6120      	str	r0, [r4, #16]
 800d306:	b15b      	cbz	r3, 800d320 <__smakebuf_r+0x74>
 800d308:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d30c:	4630      	mov	r0, r6
 800d30e:	f000 f885 	bl	800d41c <_isatty_r>
 800d312:	b128      	cbz	r0, 800d320 <__smakebuf_r+0x74>
 800d314:	89a3      	ldrh	r3, [r4, #12]
 800d316:	f023 0303 	bic.w	r3, r3, #3
 800d31a:	f043 0301 	orr.w	r3, r3, #1
 800d31e:	81a3      	strh	r3, [r4, #12]
 800d320:	89a0      	ldrh	r0, [r4, #12]
 800d322:	4305      	orrs	r5, r0
 800d324:	81a5      	strh	r5, [r4, #12]
 800d326:	e7cd      	b.n	800d2c4 <__smakebuf_r+0x18>
 800d328:	0800bd21 	.word	0x0800bd21

0800d32c <__ascii_mbtowc>:
 800d32c:	b082      	sub	sp, #8
 800d32e:	b901      	cbnz	r1, 800d332 <__ascii_mbtowc+0x6>
 800d330:	a901      	add	r1, sp, #4
 800d332:	b142      	cbz	r2, 800d346 <__ascii_mbtowc+0x1a>
 800d334:	b14b      	cbz	r3, 800d34a <__ascii_mbtowc+0x1e>
 800d336:	7813      	ldrb	r3, [r2, #0]
 800d338:	600b      	str	r3, [r1, #0]
 800d33a:	7812      	ldrb	r2, [r2, #0]
 800d33c:	1e10      	subs	r0, r2, #0
 800d33e:	bf18      	it	ne
 800d340:	2001      	movne	r0, #1
 800d342:	b002      	add	sp, #8
 800d344:	4770      	bx	lr
 800d346:	4610      	mov	r0, r2
 800d348:	e7fb      	b.n	800d342 <__ascii_mbtowc+0x16>
 800d34a:	f06f 0001 	mvn.w	r0, #1
 800d34e:	e7f8      	b.n	800d342 <__ascii_mbtowc+0x16>

0800d350 <memmove>:
 800d350:	4288      	cmp	r0, r1
 800d352:	b510      	push	{r4, lr}
 800d354:	eb01 0402 	add.w	r4, r1, r2
 800d358:	d902      	bls.n	800d360 <memmove+0x10>
 800d35a:	4284      	cmp	r4, r0
 800d35c:	4623      	mov	r3, r4
 800d35e:	d807      	bhi.n	800d370 <memmove+0x20>
 800d360:	1e43      	subs	r3, r0, #1
 800d362:	42a1      	cmp	r1, r4
 800d364:	d008      	beq.n	800d378 <memmove+0x28>
 800d366:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d36a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d36e:	e7f8      	b.n	800d362 <memmove+0x12>
 800d370:	4402      	add	r2, r0
 800d372:	4601      	mov	r1, r0
 800d374:	428a      	cmp	r2, r1
 800d376:	d100      	bne.n	800d37a <memmove+0x2a>
 800d378:	bd10      	pop	{r4, pc}
 800d37a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d37e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d382:	e7f7      	b.n	800d374 <memmove+0x24>

0800d384 <__malloc_lock>:
 800d384:	4801      	ldr	r0, [pc, #4]	; (800d38c <__malloc_lock+0x8>)
 800d386:	f7fe bda2 	b.w	800bece <__retarget_lock_acquire_recursive>
 800d38a:	bf00      	nop
 800d38c:	200054e0 	.word	0x200054e0

0800d390 <__malloc_unlock>:
 800d390:	4801      	ldr	r0, [pc, #4]	; (800d398 <__malloc_unlock+0x8>)
 800d392:	f7fe bd9d 	b.w	800bed0 <__retarget_lock_release_recursive>
 800d396:	bf00      	nop
 800d398:	200054e0 	.word	0x200054e0

0800d39c <_malloc_usable_size_r>:
 800d39c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d3a0:	1f18      	subs	r0, r3, #4
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	bfbc      	itt	lt
 800d3a6:	580b      	ldrlt	r3, [r1, r0]
 800d3a8:	18c0      	addlt	r0, r0, r3
 800d3aa:	4770      	bx	lr

0800d3ac <_read_r>:
 800d3ac:	b538      	push	{r3, r4, r5, lr}
 800d3ae:	4d07      	ldr	r5, [pc, #28]	; (800d3cc <_read_r+0x20>)
 800d3b0:	4604      	mov	r4, r0
 800d3b2:	4608      	mov	r0, r1
 800d3b4:	4611      	mov	r1, r2
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	602a      	str	r2, [r5, #0]
 800d3ba:	461a      	mov	r2, r3
 800d3bc:	f7f6 f986 	bl	80036cc <_read>
 800d3c0:	1c43      	adds	r3, r0, #1
 800d3c2:	d102      	bne.n	800d3ca <_read_r+0x1e>
 800d3c4:	682b      	ldr	r3, [r5, #0]
 800d3c6:	b103      	cbz	r3, 800d3ca <_read_r+0x1e>
 800d3c8:	6023      	str	r3, [r4, #0]
 800d3ca:	bd38      	pop	{r3, r4, r5, pc}
 800d3cc:	200054ec 	.word	0x200054ec

0800d3d0 <__ascii_wctomb>:
 800d3d0:	b149      	cbz	r1, 800d3e6 <__ascii_wctomb+0x16>
 800d3d2:	2aff      	cmp	r2, #255	; 0xff
 800d3d4:	bf85      	ittet	hi
 800d3d6:	238a      	movhi	r3, #138	; 0x8a
 800d3d8:	6003      	strhi	r3, [r0, #0]
 800d3da:	700a      	strbls	r2, [r1, #0]
 800d3dc:	f04f 30ff 	movhi.w	r0, #4294967295
 800d3e0:	bf98      	it	ls
 800d3e2:	2001      	movls	r0, #1
 800d3e4:	4770      	bx	lr
 800d3e6:	4608      	mov	r0, r1
 800d3e8:	4770      	bx	lr

0800d3ea <abort>:
 800d3ea:	b508      	push	{r3, lr}
 800d3ec:	2006      	movs	r0, #6
 800d3ee:	f000 f84d 	bl	800d48c <raise>
 800d3f2:	2001      	movs	r0, #1
 800d3f4:	f7f6 f960 	bl	80036b8 <_exit>

0800d3f8 <_fstat_r>:
 800d3f8:	b538      	push	{r3, r4, r5, lr}
 800d3fa:	4d07      	ldr	r5, [pc, #28]	; (800d418 <_fstat_r+0x20>)
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	4604      	mov	r4, r0
 800d400:	4608      	mov	r0, r1
 800d402:	4611      	mov	r1, r2
 800d404:	602b      	str	r3, [r5, #0]
 800d406:	f7f6 f9a6 	bl	8003756 <_fstat>
 800d40a:	1c43      	adds	r3, r0, #1
 800d40c:	d102      	bne.n	800d414 <_fstat_r+0x1c>
 800d40e:	682b      	ldr	r3, [r5, #0]
 800d410:	b103      	cbz	r3, 800d414 <_fstat_r+0x1c>
 800d412:	6023      	str	r3, [r4, #0]
 800d414:	bd38      	pop	{r3, r4, r5, pc}
 800d416:	bf00      	nop
 800d418:	200054ec 	.word	0x200054ec

0800d41c <_isatty_r>:
 800d41c:	b538      	push	{r3, r4, r5, lr}
 800d41e:	4d06      	ldr	r5, [pc, #24]	; (800d438 <_isatty_r+0x1c>)
 800d420:	2300      	movs	r3, #0
 800d422:	4604      	mov	r4, r0
 800d424:	4608      	mov	r0, r1
 800d426:	602b      	str	r3, [r5, #0]
 800d428:	f7f6 f9a5 	bl	8003776 <_isatty>
 800d42c:	1c43      	adds	r3, r0, #1
 800d42e:	d102      	bne.n	800d436 <_isatty_r+0x1a>
 800d430:	682b      	ldr	r3, [r5, #0]
 800d432:	b103      	cbz	r3, 800d436 <_isatty_r+0x1a>
 800d434:	6023      	str	r3, [r4, #0]
 800d436:	bd38      	pop	{r3, r4, r5, pc}
 800d438:	200054ec 	.word	0x200054ec

0800d43c <_raise_r>:
 800d43c:	291f      	cmp	r1, #31
 800d43e:	b538      	push	{r3, r4, r5, lr}
 800d440:	4604      	mov	r4, r0
 800d442:	460d      	mov	r5, r1
 800d444:	d904      	bls.n	800d450 <_raise_r+0x14>
 800d446:	2316      	movs	r3, #22
 800d448:	6003      	str	r3, [r0, #0]
 800d44a:	f04f 30ff 	mov.w	r0, #4294967295
 800d44e:	bd38      	pop	{r3, r4, r5, pc}
 800d450:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d452:	b112      	cbz	r2, 800d45a <_raise_r+0x1e>
 800d454:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d458:	b94b      	cbnz	r3, 800d46e <_raise_r+0x32>
 800d45a:	4620      	mov	r0, r4
 800d45c:	f000 f830 	bl	800d4c0 <_getpid_r>
 800d460:	462a      	mov	r2, r5
 800d462:	4601      	mov	r1, r0
 800d464:	4620      	mov	r0, r4
 800d466:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d46a:	f000 b817 	b.w	800d49c <_kill_r>
 800d46e:	2b01      	cmp	r3, #1
 800d470:	d00a      	beq.n	800d488 <_raise_r+0x4c>
 800d472:	1c59      	adds	r1, r3, #1
 800d474:	d103      	bne.n	800d47e <_raise_r+0x42>
 800d476:	2316      	movs	r3, #22
 800d478:	6003      	str	r3, [r0, #0]
 800d47a:	2001      	movs	r0, #1
 800d47c:	e7e7      	b.n	800d44e <_raise_r+0x12>
 800d47e:	2400      	movs	r4, #0
 800d480:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d484:	4628      	mov	r0, r5
 800d486:	4798      	blx	r3
 800d488:	2000      	movs	r0, #0
 800d48a:	e7e0      	b.n	800d44e <_raise_r+0x12>

0800d48c <raise>:
 800d48c:	4b02      	ldr	r3, [pc, #8]	; (800d498 <raise+0xc>)
 800d48e:	4601      	mov	r1, r0
 800d490:	6818      	ldr	r0, [r3, #0]
 800d492:	f7ff bfd3 	b.w	800d43c <_raise_r>
 800d496:	bf00      	nop
 800d498:	2000001c 	.word	0x2000001c

0800d49c <_kill_r>:
 800d49c:	b538      	push	{r3, r4, r5, lr}
 800d49e:	4d07      	ldr	r5, [pc, #28]	; (800d4bc <_kill_r+0x20>)
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	4604      	mov	r4, r0
 800d4a4:	4608      	mov	r0, r1
 800d4a6:	4611      	mov	r1, r2
 800d4a8:	602b      	str	r3, [r5, #0]
 800d4aa:	f7f6 f8f5 	bl	8003698 <_kill>
 800d4ae:	1c43      	adds	r3, r0, #1
 800d4b0:	d102      	bne.n	800d4b8 <_kill_r+0x1c>
 800d4b2:	682b      	ldr	r3, [r5, #0]
 800d4b4:	b103      	cbz	r3, 800d4b8 <_kill_r+0x1c>
 800d4b6:	6023      	str	r3, [r4, #0]
 800d4b8:	bd38      	pop	{r3, r4, r5, pc}
 800d4ba:	bf00      	nop
 800d4bc:	200054ec 	.word	0x200054ec

0800d4c0 <_getpid_r>:
 800d4c0:	f7f6 b8e2 	b.w	8003688 <_getpid>
 800d4c4:	0000      	movs	r0, r0
	...

0800d4c8 <floor>:
 800d4c8:	ec51 0b10 	vmov	r0, r1, d0
 800d4cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4d0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800d4d4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800d4d8:	2e13      	cmp	r6, #19
 800d4da:	ee10 5a10 	vmov	r5, s0
 800d4de:	ee10 8a10 	vmov	r8, s0
 800d4e2:	460c      	mov	r4, r1
 800d4e4:	dc32      	bgt.n	800d54c <floor+0x84>
 800d4e6:	2e00      	cmp	r6, #0
 800d4e8:	da14      	bge.n	800d514 <floor+0x4c>
 800d4ea:	a333      	add	r3, pc, #204	; (adr r3, 800d5b8 <floor+0xf0>)
 800d4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4f0:	f7f2 fecc 	bl	800028c <__adddf3>
 800d4f4:	2200      	movs	r2, #0
 800d4f6:	2300      	movs	r3, #0
 800d4f8:	f7f3 fb0e 	bl	8000b18 <__aeabi_dcmpgt>
 800d4fc:	b138      	cbz	r0, 800d50e <floor+0x46>
 800d4fe:	2c00      	cmp	r4, #0
 800d500:	da57      	bge.n	800d5b2 <floor+0xea>
 800d502:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800d506:	431d      	orrs	r5, r3
 800d508:	d001      	beq.n	800d50e <floor+0x46>
 800d50a:	4c2d      	ldr	r4, [pc, #180]	; (800d5c0 <floor+0xf8>)
 800d50c:	2500      	movs	r5, #0
 800d50e:	4621      	mov	r1, r4
 800d510:	4628      	mov	r0, r5
 800d512:	e025      	b.n	800d560 <floor+0x98>
 800d514:	4f2b      	ldr	r7, [pc, #172]	; (800d5c4 <floor+0xfc>)
 800d516:	4137      	asrs	r7, r6
 800d518:	ea01 0307 	and.w	r3, r1, r7
 800d51c:	4303      	orrs	r3, r0
 800d51e:	d01f      	beq.n	800d560 <floor+0x98>
 800d520:	a325      	add	r3, pc, #148	; (adr r3, 800d5b8 <floor+0xf0>)
 800d522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d526:	f7f2 feb1 	bl	800028c <__adddf3>
 800d52a:	2200      	movs	r2, #0
 800d52c:	2300      	movs	r3, #0
 800d52e:	f7f3 faf3 	bl	8000b18 <__aeabi_dcmpgt>
 800d532:	2800      	cmp	r0, #0
 800d534:	d0eb      	beq.n	800d50e <floor+0x46>
 800d536:	2c00      	cmp	r4, #0
 800d538:	bfbe      	ittt	lt
 800d53a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800d53e:	fa43 f606 	asrlt.w	r6, r3, r6
 800d542:	19a4      	addlt	r4, r4, r6
 800d544:	ea24 0407 	bic.w	r4, r4, r7
 800d548:	2500      	movs	r5, #0
 800d54a:	e7e0      	b.n	800d50e <floor+0x46>
 800d54c:	2e33      	cmp	r6, #51	; 0x33
 800d54e:	dd0b      	ble.n	800d568 <floor+0xa0>
 800d550:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d554:	d104      	bne.n	800d560 <floor+0x98>
 800d556:	ee10 2a10 	vmov	r2, s0
 800d55a:	460b      	mov	r3, r1
 800d55c:	f7f2 fe96 	bl	800028c <__adddf3>
 800d560:	ec41 0b10 	vmov	d0, r0, r1
 800d564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d568:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800d56c:	f04f 33ff 	mov.w	r3, #4294967295
 800d570:	fa23 f707 	lsr.w	r7, r3, r7
 800d574:	4207      	tst	r7, r0
 800d576:	d0f3      	beq.n	800d560 <floor+0x98>
 800d578:	a30f      	add	r3, pc, #60	; (adr r3, 800d5b8 <floor+0xf0>)
 800d57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d57e:	f7f2 fe85 	bl	800028c <__adddf3>
 800d582:	2200      	movs	r2, #0
 800d584:	2300      	movs	r3, #0
 800d586:	f7f3 fac7 	bl	8000b18 <__aeabi_dcmpgt>
 800d58a:	2800      	cmp	r0, #0
 800d58c:	d0bf      	beq.n	800d50e <floor+0x46>
 800d58e:	2c00      	cmp	r4, #0
 800d590:	da02      	bge.n	800d598 <floor+0xd0>
 800d592:	2e14      	cmp	r6, #20
 800d594:	d103      	bne.n	800d59e <floor+0xd6>
 800d596:	3401      	adds	r4, #1
 800d598:	ea25 0507 	bic.w	r5, r5, r7
 800d59c:	e7b7      	b.n	800d50e <floor+0x46>
 800d59e:	2301      	movs	r3, #1
 800d5a0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800d5a4:	fa03 f606 	lsl.w	r6, r3, r6
 800d5a8:	4435      	add	r5, r6
 800d5aa:	4545      	cmp	r5, r8
 800d5ac:	bf38      	it	cc
 800d5ae:	18e4      	addcc	r4, r4, r3
 800d5b0:	e7f2      	b.n	800d598 <floor+0xd0>
 800d5b2:	2500      	movs	r5, #0
 800d5b4:	462c      	mov	r4, r5
 800d5b6:	e7aa      	b.n	800d50e <floor+0x46>
 800d5b8:	8800759c 	.word	0x8800759c
 800d5bc:	7e37e43c 	.word	0x7e37e43c
 800d5c0:	bff00000 	.word	0xbff00000
 800d5c4:	000fffff 	.word	0x000fffff

0800d5c8 <pow>:
 800d5c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5ca:	ed2d 8b02 	vpush	{d8}
 800d5ce:	eeb0 8a40 	vmov.f32	s16, s0
 800d5d2:	eef0 8a60 	vmov.f32	s17, s1
 800d5d6:	ec55 4b11 	vmov	r4, r5, d1
 800d5da:	f000 f865 	bl	800d6a8 <__ieee754_pow>
 800d5de:	4622      	mov	r2, r4
 800d5e0:	462b      	mov	r3, r5
 800d5e2:	4620      	mov	r0, r4
 800d5e4:	4629      	mov	r1, r5
 800d5e6:	ec57 6b10 	vmov	r6, r7, d0
 800d5ea:	f7f3 fa9f 	bl	8000b2c <__aeabi_dcmpun>
 800d5ee:	2800      	cmp	r0, #0
 800d5f0:	d13b      	bne.n	800d66a <pow+0xa2>
 800d5f2:	ec51 0b18 	vmov	r0, r1, d8
 800d5f6:	2200      	movs	r2, #0
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	f7f3 fa65 	bl	8000ac8 <__aeabi_dcmpeq>
 800d5fe:	b1b8      	cbz	r0, 800d630 <pow+0x68>
 800d600:	2200      	movs	r2, #0
 800d602:	2300      	movs	r3, #0
 800d604:	4620      	mov	r0, r4
 800d606:	4629      	mov	r1, r5
 800d608:	f7f3 fa5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800d60c:	2800      	cmp	r0, #0
 800d60e:	d146      	bne.n	800d69e <pow+0xd6>
 800d610:	ec45 4b10 	vmov	d0, r4, r5
 800d614:	f000 fe61 	bl	800e2da <finite>
 800d618:	b338      	cbz	r0, 800d66a <pow+0xa2>
 800d61a:	2200      	movs	r2, #0
 800d61c:	2300      	movs	r3, #0
 800d61e:	4620      	mov	r0, r4
 800d620:	4629      	mov	r1, r5
 800d622:	f7f3 fa5b 	bl	8000adc <__aeabi_dcmplt>
 800d626:	b300      	cbz	r0, 800d66a <pow+0xa2>
 800d628:	f7fc fdd8 	bl	800a1dc <__errno>
 800d62c:	2322      	movs	r3, #34	; 0x22
 800d62e:	e01b      	b.n	800d668 <pow+0xa0>
 800d630:	ec47 6b10 	vmov	d0, r6, r7
 800d634:	f000 fe51 	bl	800e2da <finite>
 800d638:	b9e0      	cbnz	r0, 800d674 <pow+0xac>
 800d63a:	eeb0 0a48 	vmov.f32	s0, s16
 800d63e:	eef0 0a68 	vmov.f32	s1, s17
 800d642:	f000 fe4a 	bl	800e2da <finite>
 800d646:	b1a8      	cbz	r0, 800d674 <pow+0xac>
 800d648:	ec45 4b10 	vmov	d0, r4, r5
 800d64c:	f000 fe45 	bl	800e2da <finite>
 800d650:	b180      	cbz	r0, 800d674 <pow+0xac>
 800d652:	4632      	mov	r2, r6
 800d654:	463b      	mov	r3, r7
 800d656:	4630      	mov	r0, r6
 800d658:	4639      	mov	r1, r7
 800d65a:	f7f3 fa67 	bl	8000b2c <__aeabi_dcmpun>
 800d65e:	2800      	cmp	r0, #0
 800d660:	d0e2      	beq.n	800d628 <pow+0x60>
 800d662:	f7fc fdbb 	bl	800a1dc <__errno>
 800d666:	2321      	movs	r3, #33	; 0x21
 800d668:	6003      	str	r3, [r0, #0]
 800d66a:	ecbd 8b02 	vpop	{d8}
 800d66e:	ec47 6b10 	vmov	d0, r6, r7
 800d672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d674:	2200      	movs	r2, #0
 800d676:	2300      	movs	r3, #0
 800d678:	4630      	mov	r0, r6
 800d67a:	4639      	mov	r1, r7
 800d67c:	f7f3 fa24 	bl	8000ac8 <__aeabi_dcmpeq>
 800d680:	2800      	cmp	r0, #0
 800d682:	d0f2      	beq.n	800d66a <pow+0xa2>
 800d684:	eeb0 0a48 	vmov.f32	s0, s16
 800d688:	eef0 0a68 	vmov.f32	s1, s17
 800d68c:	f000 fe25 	bl	800e2da <finite>
 800d690:	2800      	cmp	r0, #0
 800d692:	d0ea      	beq.n	800d66a <pow+0xa2>
 800d694:	ec45 4b10 	vmov	d0, r4, r5
 800d698:	f000 fe1f 	bl	800e2da <finite>
 800d69c:	e7c3      	b.n	800d626 <pow+0x5e>
 800d69e:	4f01      	ldr	r7, [pc, #4]	; (800d6a4 <pow+0xdc>)
 800d6a0:	2600      	movs	r6, #0
 800d6a2:	e7e2      	b.n	800d66a <pow+0xa2>
 800d6a4:	3ff00000 	.word	0x3ff00000

0800d6a8 <__ieee754_pow>:
 800d6a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6ac:	ed2d 8b06 	vpush	{d8-d10}
 800d6b0:	b089      	sub	sp, #36	; 0x24
 800d6b2:	ed8d 1b00 	vstr	d1, [sp]
 800d6b6:	e9dd 2900 	ldrd	r2, r9, [sp]
 800d6ba:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800d6be:	ea58 0102 	orrs.w	r1, r8, r2
 800d6c2:	ec57 6b10 	vmov	r6, r7, d0
 800d6c6:	d115      	bne.n	800d6f4 <__ieee754_pow+0x4c>
 800d6c8:	19b3      	adds	r3, r6, r6
 800d6ca:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800d6ce:	4152      	adcs	r2, r2
 800d6d0:	4299      	cmp	r1, r3
 800d6d2:	4b89      	ldr	r3, [pc, #548]	; (800d8f8 <__ieee754_pow+0x250>)
 800d6d4:	4193      	sbcs	r3, r2
 800d6d6:	f080 84d2 	bcs.w	800e07e <__ieee754_pow+0x9d6>
 800d6da:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d6de:	4630      	mov	r0, r6
 800d6e0:	4639      	mov	r1, r7
 800d6e2:	f7f2 fdd3 	bl	800028c <__adddf3>
 800d6e6:	ec41 0b10 	vmov	d0, r0, r1
 800d6ea:	b009      	add	sp, #36	; 0x24
 800d6ec:	ecbd 8b06 	vpop	{d8-d10}
 800d6f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6f4:	4b81      	ldr	r3, [pc, #516]	; (800d8fc <__ieee754_pow+0x254>)
 800d6f6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800d6fa:	429c      	cmp	r4, r3
 800d6fc:	ee10 aa10 	vmov	sl, s0
 800d700:	463d      	mov	r5, r7
 800d702:	dc06      	bgt.n	800d712 <__ieee754_pow+0x6a>
 800d704:	d101      	bne.n	800d70a <__ieee754_pow+0x62>
 800d706:	2e00      	cmp	r6, #0
 800d708:	d1e7      	bne.n	800d6da <__ieee754_pow+0x32>
 800d70a:	4598      	cmp	r8, r3
 800d70c:	dc01      	bgt.n	800d712 <__ieee754_pow+0x6a>
 800d70e:	d10f      	bne.n	800d730 <__ieee754_pow+0x88>
 800d710:	b172      	cbz	r2, 800d730 <__ieee754_pow+0x88>
 800d712:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800d716:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800d71a:	ea55 050a 	orrs.w	r5, r5, sl
 800d71e:	d1dc      	bne.n	800d6da <__ieee754_pow+0x32>
 800d720:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d724:	18db      	adds	r3, r3, r3
 800d726:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800d72a:	4152      	adcs	r2, r2
 800d72c:	429d      	cmp	r5, r3
 800d72e:	e7d0      	b.n	800d6d2 <__ieee754_pow+0x2a>
 800d730:	2d00      	cmp	r5, #0
 800d732:	da3b      	bge.n	800d7ac <__ieee754_pow+0x104>
 800d734:	4b72      	ldr	r3, [pc, #456]	; (800d900 <__ieee754_pow+0x258>)
 800d736:	4598      	cmp	r8, r3
 800d738:	dc51      	bgt.n	800d7de <__ieee754_pow+0x136>
 800d73a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800d73e:	4598      	cmp	r8, r3
 800d740:	f340 84ac 	ble.w	800e09c <__ieee754_pow+0x9f4>
 800d744:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d748:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d74c:	2b14      	cmp	r3, #20
 800d74e:	dd0f      	ble.n	800d770 <__ieee754_pow+0xc8>
 800d750:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800d754:	fa22 f103 	lsr.w	r1, r2, r3
 800d758:	fa01 f303 	lsl.w	r3, r1, r3
 800d75c:	4293      	cmp	r3, r2
 800d75e:	f040 849d 	bne.w	800e09c <__ieee754_pow+0x9f4>
 800d762:	f001 0101 	and.w	r1, r1, #1
 800d766:	f1c1 0302 	rsb	r3, r1, #2
 800d76a:	9304      	str	r3, [sp, #16]
 800d76c:	b182      	cbz	r2, 800d790 <__ieee754_pow+0xe8>
 800d76e:	e05f      	b.n	800d830 <__ieee754_pow+0x188>
 800d770:	2a00      	cmp	r2, #0
 800d772:	d15b      	bne.n	800d82c <__ieee754_pow+0x184>
 800d774:	f1c3 0314 	rsb	r3, r3, #20
 800d778:	fa48 f103 	asr.w	r1, r8, r3
 800d77c:	fa01 f303 	lsl.w	r3, r1, r3
 800d780:	4543      	cmp	r3, r8
 800d782:	f040 8488 	bne.w	800e096 <__ieee754_pow+0x9ee>
 800d786:	f001 0101 	and.w	r1, r1, #1
 800d78a:	f1c1 0302 	rsb	r3, r1, #2
 800d78e:	9304      	str	r3, [sp, #16]
 800d790:	4b5c      	ldr	r3, [pc, #368]	; (800d904 <__ieee754_pow+0x25c>)
 800d792:	4598      	cmp	r8, r3
 800d794:	d132      	bne.n	800d7fc <__ieee754_pow+0x154>
 800d796:	f1b9 0f00 	cmp.w	r9, #0
 800d79a:	f280 8478 	bge.w	800e08e <__ieee754_pow+0x9e6>
 800d79e:	4959      	ldr	r1, [pc, #356]	; (800d904 <__ieee754_pow+0x25c>)
 800d7a0:	4632      	mov	r2, r6
 800d7a2:	463b      	mov	r3, r7
 800d7a4:	2000      	movs	r0, #0
 800d7a6:	f7f3 f851 	bl	800084c <__aeabi_ddiv>
 800d7aa:	e79c      	b.n	800d6e6 <__ieee754_pow+0x3e>
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	9304      	str	r3, [sp, #16]
 800d7b0:	2a00      	cmp	r2, #0
 800d7b2:	d13d      	bne.n	800d830 <__ieee754_pow+0x188>
 800d7b4:	4b51      	ldr	r3, [pc, #324]	; (800d8fc <__ieee754_pow+0x254>)
 800d7b6:	4598      	cmp	r8, r3
 800d7b8:	d1ea      	bne.n	800d790 <__ieee754_pow+0xe8>
 800d7ba:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800d7be:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d7c2:	ea53 030a 	orrs.w	r3, r3, sl
 800d7c6:	f000 845a 	beq.w	800e07e <__ieee754_pow+0x9d6>
 800d7ca:	4b4f      	ldr	r3, [pc, #316]	; (800d908 <__ieee754_pow+0x260>)
 800d7cc:	429c      	cmp	r4, r3
 800d7ce:	dd08      	ble.n	800d7e2 <__ieee754_pow+0x13a>
 800d7d0:	f1b9 0f00 	cmp.w	r9, #0
 800d7d4:	f2c0 8457 	blt.w	800e086 <__ieee754_pow+0x9de>
 800d7d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d7dc:	e783      	b.n	800d6e6 <__ieee754_pow+0x3e>
 800d7de:	2302      	movs	r3, #2
 800d7e0:	e7e5      	b.n	800d7ae <__ieee754_pow+0x106>
 800d7e2:	f1b9 0f00 	cmp.w	r9, #0
 800d7e6:	f04f 0000 	mov.w	r0, #0
 800d7ea:	f04f 0100 	mov.w	r1, #0
 800d7ee:	f6bf af7a 	bge.w	800d6e6 <__ieee754_pow+0x3e>
 800d7f2:	e9dd 0300 	ldrd	r0, r3, [sp]
 800d7f6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d7fa:	e774      	b.n	800d6e6 <__ieee754_pow+0x3e>
 800d7fc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800d800:	d106      	bne.n	800d810 <__ieee754_pow+0x168>
 800d802:	4632      	mov	r2, r6
 800d804:	463b      	mov	r3, r7
 800d806:	4630      	mov	r0, r6
 800d808:	4639      	mov	r1, r7
 800d80a:	f7f2 fef5 	bl	80005f8 <__aeabi_dmul>
 800d80e:	e76a      	b.n	800d6e6 <__ieee754_pow+0x3e>
 800d810:	4b3e      	ldr	r3, [pc, #248]	; (800d90c <__ieee754_pow+0x264>)
 800d812:	4599      	cmp	r9, r3
 800d814:	d10c      	bne.n	800d830 <__ieee754_pow+0x188>
 800d816:	2d00      	cmp	r5, #0
 800d818:	db0a      	blt.n	800d830 <__ieee754_pow+0x188>
 800d81a:	ec47 6b10 	vmov	d0, r6, r7
 800d81e:	b009      	add	sp, #36	; 0x24
 800d820:	ecbd 8b06 	vpop	{d8-d10}
 800d824:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d828:	f000 bc6c 	b.w	800e104 <__ieee754_sqrt>
 800d82c:	2300      	movs	r3, #0
 800d82e:	9304      	str	r3, [sp, #16]
 800d830:	ec47 6b10 	vmov	d0, r6, r7
 800d834:	f000 fd48 	bl	800e2c8 <fabs>
 800d838:	ec51 0b10 	vmov	r0, r1, d0
 800d83c:	f1ba 0f00 	cmp.w	sl, #0
 800d840:	d129      	bne.n	800d896 <__ieee754_pow+0x1ee>
 800d842:	b124      	cbz	r4, 800d84e <__ieee754_pow+0x1a6>
 800d844:	4b2f      	ldr	r3, [pc, #188]	; (800d904 <__ieee754_pow+0x25c>)
 800d846:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800d84a:	429a      	cmp	r2, r3
 800d84c:	d123      	bne.n	800d896 <__ieee754_pow+0x1ee>
 800d84e:	f1b9 0f00 	cmp.w	r9, #0
 800d852:	da05      	bge.n	800d860 <__ieee754_pow+0x1b8>
 800d854:	4602      	mov	r2, r0
 800d856:	460b      	mov	r3, r1
 800d858:	2000      	movs	r0, #0
 800d85a:	492a      	ldr	r1, [pc, #168]	; (800d904 <__ieee754_pow+0x25c>)
 800d85c:	f7f2 fff6 	bl	800084c <__aeabi_ddiv>
 800d860:	2d00      	cmp	r5, #0
 800d862:	f6bf af40 	bge.w	800d6e6 <__ieee754_pow+0x3e>
 800d866:	9b04      	ldr	r3, [sp, #16]
 800d868:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d86c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d870:	4323      	orrs	r3, r4
 800d872:	d108      	bne.n	800d886 <__ieee754_pow+0x1de>
 800d874:	4602      	mov	r2, r0
 800d876:	460b      	mov	r3, r1
 800d878:	4610      	mov	r0, r2
 800d87a:	4619      	mov	r1, r3
 800d87c:	f7f2 fd04 	bl	8000288 <__aeabi_dsub>
 800d880:	4602      	mov	r2, r0
 800d882:	460b      	mov	r3, r1
 800d884:	e78f      	b.n	800d7a6 <__ieee754_pow+0xfe>
 800d886:	9b04      	ldr	r3, [sp, #16]
 800d888:	2b01      	cmp	r3, #1
 800d88a:	f47f af2c 	bne.w	800d6e6 <__ieee754_pow+0x3e>
 800d88e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d892:	4619      	mov	r1, r3
 800d894:	e727      	b.n	800d6e6 <__ieee754_pow+0x3e>
 800d896:	0feb      	lsrs	r3, r5, #31
 800d898:	3b01      	subs	r3, #1
 800d89a:	9306      	str	r3, [sp, #24]
 800d89c:	9a06      	ldr	r2, [sp, #24]
 800d89e:	9b04      	ldr	r3, [sp, #16]
 800d8a0:	4313      	orrs	r3, r2
 800d8a2:	d102      	bne.n	800d8aa <__ieee754_pow+0x202>
 800d8a4:	4632      	mov	r2, r6
 800d8a6:	463b      	mov	r3, r7
 800d8a8:	e7e6      	b.n	800d878 <__ieee754_pow+0x1d0>
 800d8aa:	4b19      	ldr	r3, [pc, #100]	; (800d910 <__ieee754_pow+0x268>)
 800d8ac:	4598      	cmp	r8, r3
 800d8ae:	f340 80fb 	ble.w	800daa8 <__ieee754_pow+0x400>
 800d8b2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800d8b6:	4598      	cmp	r8, r3
 800d8b8:	4b13      	ldr	r3, [pc, #76]	; (800d908 <__ieee754_pow+0x260>)
 800d8ba:	dd0c      	ble.n	800d8d6 <__ieee754_pow+0x22e>
 800d8bc:	429c      	cmp	r4, r3
 800d8be:	dc0f      	bgt.n	800d8e0 <__ieee754_pow+0x238>
 800d8c0:	f1b9 0f00 	cmp.w	r9, #0
 800d8c4:	da0f      	bge.n	800d8e6 <__ieee754_pow+0x23e>
 800d8c6:	2000      	movs	r0, #0
 800d8c8:	b009      	add	sp, #36	; 0x24
 800d8ca:	ecbd 8b06 	vpop	{d8-d10}
 800d8ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8d2:	f000 bcf0 	b.w	800e2b6 <__math_oflow>
 800d8d6:	429c      	cmp	r4, r3
 800d8d8:	dbf2      	blt.n	800d8c0 <__ieee754_pow+0x218>
 800d8da:	4b0a      	ldr	r3, [pc, #40]	; (800d904 <__ieee754_pow+0x25c>)
 800d8dc:	429c      	cmp	r4, r3
 800d8de:	dd19      	ble.n	800d914 <__ieee754_pow+0x26c>
 800d8e0:	f1b9 0f00 	cmp.w	r9, #0
 800d8e4:	dcef      	bgt.n	800d8c6 <__ieee754_pow+0x21e>
 800d8e6:	2000      	movs	r0, #0
 800d8e8:	b009      	add	sp, #36	; 0x24
 800d8ea:	ecbd 8b06 	vpop	{d8-d10}
 800d8ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8f2:	f000 bcd7 	b.w	800e2a4 <__math_uflow>
 800d8f6:	bf00      	nop
 800d8f8:	fff00000 	.word	0xfff00000
 800d8fc:	7ff00000 	.word	0x7ff00000
 800d900:	433fffff 	.word	0x433fffff
 800d904:	3ff00000 	.word	0x3ff00000
 800d908:	3fefffff 	.word	0x3fefffff
 800d90c:	3fe00000 	.word	0x3fe00000
 800d910:	41e00000 	.word	0x41e00000
 800d914:	4b60      	ldr	r3, [pc, #384]	; (800da98 <__ieee754_pow+0x3f0>)
 800d916:	2200      	movs	r2, #0
 800d918:	f7f2 fcb6 	bl	8000288 <__aeabi_dsub>
 800d91c:	a354      	add	r3, pc, #336	; (adr r3, 800da70 <__ieee754_pow+0x3c8>)
 800d91e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d922:	4604      	mov	r4, r0
 800d924:	460d      	mov	r5, r1
 800d926:	f7f2 fe67 	bl	80005f8 <__aeabi_dmul>
 800d92a:	a353      	add	r3, pc, #332	; (adr r3, 800da78 <__ieee754_pow+0x3d0>)
 800d92c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d930:	4606      	mov	r6, r0
 800d932:	460f      	mov	r7, r1
 800d934:	4620      	mov	r0, r4
 800d936:	4629      	mov	r1, r5
 800d938:	f7f2 fe5e 	bl	80005f8 <__aeabi_dmul>
 800d93c:	4b57      	ldr	r3, [pc, #348]	; (800da9c <__ieee754_pow+0x3f4>)
 800d93e:	4682      	mov	sl, r0
 800d940:	468b      	mov	fp, r1
 800d942:	2200      	movs	r2, #0
 800d944:	4620      	mov	r0, r4
 800d946:	4629      	mov	r1, r5
 800d948:	f7f2 fe56 	bl	80005f8 <__aeabi_dmul>
 800d94c:	4602      	mov	r2, r0
 800d94e:	460b      	mov	r3, r1
 800d950:	a14b      	add	r1, pc, #300	; (adr r1, 800da80 <__ieee754_pow+0x3d8>)
 800d952:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d956:	f7f2 fc97 	bl	8000288 <__aeabi_dsub>
 800d95a:	4622      	mov	r2, r4
 800d95c:	462b      	mov	r3, r5
 800d95e:	f7f2 fe4b 	bl	80005f8 <__aeabi_dmul>
 800d962:	4602      	mov	r2, r0
 800d964:	460b      	mov	r3, r1
 800d966:	2000      	movs	r0, #0
 800d968:	494d      	ldr	r1, [pc, #308]	; (800daa0 <__ieee754_pow+0x3f8>)
 800d96a:	f7f2 fc8d 	bl	8000288 <__aeabi_dsub>
 800d96e:	4622      	mov	r2, r4
 800d970:	4680      	mov	r8, r0
 800d972:	4689      	mov	r9, r1
 800d974:	462b      	mov	r3, r5
 800d976:	4620      	mov	r0, r4
 800d978:	4629      	mov	r1, r5
 800d97a:	f7f2 fe3d 	bl	80005f8 <__aeabi_dmul>
 800d97e:	4602      	mov	r2, r0
 800d980:	460b      	mov	r3, r1
 800d982:	4640      	mov	r0, r8
 800d984:	4649      	mov	r1, r9
 800d986:	f7f2 fe37 	bl	80005f8 <__aeabi_dmul>
 800d98a:	a33f      	add	r3, pc, #252	; (adr r3, 800da88 <__ieee754_pow+0x3e0>)
 800d98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d990:	f7f2 fe32 	bl	80005f8 <__aeabi_dmul>
 800d994:	4602      	mov	r2, r0
 800d996:	460b      	mov	r3, r1
 800d998:	4650      	mov	r0, sl
 800d99a:	4659      	mov	r1, fp
 800d99c:	f7f2 fc74 	bl	8000288 <__aeabi_dsub>
 800d9a0:	4602      	mov	r2, r0
 800d9a2:	460b      	mov	r3, r1
 800d9a4:	4680      	mov	r8, r0
 800d9a6:	4689      	mov	r9, r1
 800d9a8:	4630      	mov	r0, r6
 800d9aa:	4639      	mov	r1, r7
 800d9ac:	f7f2 fc6e 	bl	800028c <__adddf3>
 800d9b0:	2000      	movs	r0, #0
 800d9b2:	4632      	mov	r2, r6
 800d9b4:	463b      	mov	r3, r7
 800d9b6:	4604      	mov	r4, r0
 800d9b8:	460d      	mov	r5, r1
 800d9ba:	f7f2 fc65 	bl	8000288 <__aeabi_dsub>
 800d9be:	4602      	mov	r2, r0
 800d9c0:	460b      	mov	r3, r1
 800d9c2:	4640      	mov	r0, r8
 800d9c4:	4649      	mov	r1, r9
 800d9c6:	f7f2 fc5f 	bl	8000288 <__aeabi_dsub>
 800d9ca:	9b04      	ldr	r3, [sp, #16]
 800d9cc:	9a06      	ldr	r2, [sp, #24]
 800d9ce:	3b01      	subs	r3, #1
 800d9d0:	4313      	orrs	r3, r2
 800d9d2:	4682      	mov	sl, r0
 800d9d4:	468b      	mov	fp, r1
 800d9d6:	f040 81e7 	bne.w	800dda8 <__ieee754_pow+0x700>
 800d9da:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800da90 <__ieee754_pow+0x3e8>
 800d9de:	eeb0 8a47 	vmov.f32	s16, s14
 800d9e2:	eef0 8a67 	vmov.f32	s17, s15
 800d9e6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d9ea:	2600      	movs	r6, #0
 800d9ec:	4632      	mov	r2, r6
 800d9ee:	463b      	mov	r3, r7
 800d9f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d9f4:	f7f2 fc48 	bl	8000288 <__aeabi_dsub>
 800d9f8:	4622      	mov	r2, r4
 800d9fa:	462b      	mov	r3, r5
 800d9fc:	f7f2 fdfc 	bl	80005f8 <__aeabi_dmul>
 800da00:	e9dd 2300 	ldrd	r2, r3, [sp]
 800da04:	4680      	mov	r8, r0
 800da06:	4689      	mov	r9, r1
 800da08:	4650      	mov	r0, sl
 800da0a:	4659      	mov	r1, fp
 800da0c:	f7f2 fdf4 	bl	80005f8 <__aeabi_dmul>
 800da10:	4602      	mov	r2, r0
 800da12:	460b      	mov	r3, r1
 800da14:	4640      	mov	r0, r8
 800da16:	4649      	mov	r1, r9
 800da18:	f7f2 fc38 	bl	800028c <__adddf3>
 800da1c:	4632      	mov	r2, r6
 800da1e:	463b      	mov	r3, r7
 800da20:	4680      	mov	r8, r0
 800da22:	4689      	mov	r9, r1
 800da24:	4620      	mov	r0, r4
 800da26:	4629      	mov	r1, r5
 800da28:	f7f2 fde6 	bl	80005f8 <__aeabi_dmul>
 800da2c:	460b      	mov	r3, r1
 800da2e:	4604      	mov	r4, r0
 800da30:	460d      	mov	r5, r1
 800da32:	4602      	mov	r2, r0
 800da34:	4649      	mov	r1, r9
 800da36:	4640      	mov	r0, r8
 800da38:	f7f2 fc28 	bl	800028c <__adddf3>
 800da3c:	4b19      	ldr	r3, [pc, #100]	; (800daa4 <__ieee754_pow+0x3fc>)
 800da3e:	4299      	cmp	r1, r3
 800da40:	ec45 4b19 	vmov	d9, r4, r5
 800da44:	4606      	mov	r6, r0
 800da46:	460f      	mov	r7, r1
 800da48:	468b      	mov	fp, r1
 800da4a:	f340 82f1 	ble.w	800e030 <__ieee754_pow+0x988>
 800da4e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800da52:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800da56:	4303      	orrs	r3, r0
 800da58:	f000 81e4 	beq.w	800de24 <__ieee754_pow+0x77c>
 800da5c:	ec51 0b18 	vmov	r0, r1, d8
 800da60:	2200      	movs	r2, #0
 800da62:	2300      	movs	r3, #0
 800da64:	f7f3 f83a 	bl	8000adc <__aeabi_dcmplt>
 800da68:	3800      	subs	r0, #0
 800da6a:	bf18      	it	ne
 800da6c:	2001      	movne	r0, #1
 800da6e:	e72b      	b.n	800d8c8 <__ieee754_pow+0x220>
 800da70:	60000000 	.word	0x60000000
 800da74:	3ff71547 	.word	0x3ff71547
 800da78:	f85ddf44 	.word	0xf85ddf44
 800da7c:	3e54ae0b 	.word	0x3e54ae0b
 800da80:	55555555 	.word	0x55555555
 800da84:	3fd55555 	.word	0x3fd55555
 800da88:	652b82fe 	.word	0x652b82fe
 800da8c:	3ff71547 	.word	0x3ff71547
 800da90:	00000000 	.word	0x00000000
 800da94:	bff00000 	.word	0xbff00000
 800da98:	3ff00000 	.word	0x3ff00000
 800da9c:	3fd00000 	.word	0x3fd00000
 800daa0:	3fe00000 	.word	0x3fe00000
 800daa4:	408fffff 	.word	0x408fffff
 800daa8:	4bd5      	ldr	r3, [pc, #852]	; (800de00 <__ieee754_pow+0x758>)
 800daaa:	402b      	ands	r3, r5
 800daac:	2200      	movs	r2, #0
 800daae:	b92b      	cbnz	r3, 800dabc <__ieee754_pow+0x414>
 800dab0:	4bd4      	ldr	r3, [pc, #848]	; (800de04 <__ieee754_pow+0x75c>)
 800dab2:	f7f2 fda1 	bl	80005f8 <__aeabi_dmul>
 800dab6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800daba:	460c      	mov	r4, r1
 800dabc:	1523      	asrs	r3, r4, #20
 800dabe:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800dac2:	4413      	add	r3, r2
 800dac4:	9305      	str	r3, [sp, #20]
 800dac6:	4bd0      	ldr	r3, [pc, #832]	; (800de08 <__ieee754_pow+0x760>)
 800dac8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800dacc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800dad0:	429c      	cmp	r4, r3
 800dad2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800dad6:	dd08      	ble.n	800daea <__ieee754_pow+0x442>
 800dad8:	4bcc      	ldr	r3, [pc, #816]	; (800de0c <__ieee754_pow+0x764>)
 800dada:	429c      	cmp	r4, r3
 800dadc:	f340 8162 	ble.w	800dda4 <__ieee754_pow+0x6fc>
 800dae0:	9b05      	ldr	r3, [sp, #20]
 800dae2:	3301      	adds	r3, #1
 800dae4:	9305      	str	r3, [sp, #20]
 800dae6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800daea:	2400      	movs	r4, #0
 800daec:	00e3      	lsls	r3, r4, #3
 800daee:	9307      	str	r3, [sp, #28]
 800daf0:	4bc7      	ldr	r3, [pc, #796]	; (800de10 <__ieee754_pow+0x768>)
 800daf2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800daf6:	ed93 7b00 	vldr	d7, [r3]
 800dafa:	4629      	mov	r1, r5
 800dafc:	ec53 2b17 	vmov	r2, r3, d7
 800db00:	eeb0 9a47 	vmov.f32	s18, s14
 800db04:	eef0 9a67 	vmov.f32	s19, s15
 800db08:	4682      	mov	sl, r0
 800db0a:	f7f2 fbbd 	bl	8000288 <__aeabi_dsub>
 800db0e:	4652      	mov	r2, sl
 800db10:	4606      	mov	r6, r0
 800db12:	460f      	mov	r7, r1
 800db14:	462b      	mov	r3, r5
 800db16:	ec51 0b19 	vmov	r0, r1, d9
 800db1a:	f7f2 fbb7 	bl	800028c <__adddf3>
 800db1e:	4602      	mov	r2, r0
 800db20:	460b      	mov	r3, r1
 800db22:	2000      	movs	r0, #0
 800db24:	49bb      	ldr	r1, [pc, #748]	; (800de14 <__ieee754_pow+0x76c>)
 800db26:	f7f2 fe91 	bl	800084c <__aeabi_ddiv>
 800db2a:	ec41 0b1a 	vmov	d10, r0, r1
 800db2e:	4602      	mov	r2, r0
 800db30:	460b      	mov	r3, r1
 800db32:	4630      	mov	r0, r6
 800db34:	4639      	mov	r1, r7
 800db36:	f7f2 fd5f 	bl	80005f8 <__aeabi_dmul>
 800db3a:	2300      	movs	r3, #0
 800db3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db40:	9302      	str	r3, [sp, #8]
 800db42:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800db46:	46ab      	mov	fp, r5
 800db48:	106d      	asrs	r5, r5, #1
 800db4a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800db4e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800db52:	ec41 0b18 	vmov	d8, r0, r1
 800db56:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800db5a:	2200      	movs	r2, #0
 800db5c:	4640      	mov	r0, r8
 800db5e:	4649      	mov	r1, r9
 800db60:	4614      	mov	r4, r2
 800db62:	461d      	mov	r5, r3
 800db64:	f7f2 fd48 	bl	80005f8 <__aeabi_dmul>
 800db68:	4602      	mov	r2, r0
 800db6a:	460b      	mov	r3, r1
 800db6c:	4630      	mov	r0, r6
 800db6e:	4639      	mov	r1, r7
 800db70:	f7f2 fb8a 	bl	8000288 <__aeabi_dsub>
 800db74:	ec53 2b19 	vmov	r2, r3, d9
 800db78:	4606      	mov	r6, r0
 800db7a:	460f      	mov	r7, r1
 800db7c:	4620      	mov	r0, r4
 800db7e:	4629      	mov	r1, r5
 800db80:	f7f2 fb82 	bl	8000288 <__aeabi_dsub>
 800db84:	4602      	mov	r2, r0
 800db86:	460b      	mov	r3, r1
 800db88:	4650      	mov	r0, sl
 800db8a:	4659      	mov	r1, fp
 800db8c:	f7f2 fb7c 	bl	8000288 <__aeabi_dsub>
 800db90:	4642      	mov	r2, r8
 800db92:	464b      	mov	r3, r9
 800db94:	f7f2 fd30 	bl	80005f8 <__aeabi_dmul>
 800db98:	4602      	mov	r2, r0
 800db9a:	460b      	mov	r3, r1
 800db9c:	4630      	mov	r0, r6
 800db9e:	4639      	mov	r1, r7
 800dba0:	f7f2 fb72 	bl	8000288 <__aeabi_dsub>
 800dba4:	ec53 2b1a 	vmov	r2, r3, d10
 800dba8:	f7f2 fd26 	bl	80005f8 <__aeabi_dmul>
 800dbac:	ec53 2b18 	vmov	r2, r3, d8
 800dbb0:	ec41 0b19 	vmov	d9, r0, r1
 800dbb4:	ec51 0b18 	vmov	r0, r1, d8
 800dbb8:	f7f2 fd1e 	bl	80005f8 <__aeabi_dmul>
 800dbbc:	a37c      	add	r3, pc, #496	; (adr r3, 800ddb0 <__ieee754_pow+0x708>)
 800dbbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbc2:	4604      	mov	r4, r0
 800dbc4:	460d      	mov	r5, r1
 800dbc6:	f7f2 fd17 	bl	80005f8 <__aeabi_dmul>
 800dbca:	a37b      	add	r3, pc, #492	; (adr r3, 800ddb8 <__ieee754_pow+0x710>)
 800dbcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbd0:	f7f2 fb5c 	bl	800028c <__adddf3>
 800dbd4:	4622      	mov	r2, r4
 800dbd6:	462b      	mov	r3, r5
 800dbd8:	f7f2 fd0e 	bl	80005f8 <__aeabi_dmul>
 800dbdc:	a378      	add	r3, pc, #480	; (adr r3, 800ddc0 <__ieee754_pow+0x718>)
 800dbde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbe2:	f7f2 fb53 	bl	800028c <__adddf3>
 800dbe6:	4622      	mov	r2, r4
 800dbe8:	462b      	mov	r3, r5
 800dbea:	f7f2 fd05 	bl	80005f8 <__aeabi_dmul>
 800dbee:	a376      	add	r3, pc, #472	; (adr r3, 800ddc8 <__ieee754_pow+0x720>)
 800dbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbf4:	f7f2 fb4a 	bl	800028c <__adddf3>
 800dbf8:	4622      	mov	r2, r4
 800dbfa:	462b      	mov	r3, r5
 800dbfc:	f7f2 fcfc 	bl	80005f8 <__aeabi_dmul>
 800dc00:	a373      	add	r3, pc, #460	; (adr r3, 800ddd0 <__ieee754_pow+0x728>)
 800dc02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc06:	f7f2 fb41 	bl	800028c <__adddf3>
 800dc0a:	4622      	mov	r2, r4
 800dc0c:	462b      	mov	r3, r5
 800dc0e:	f7f2 fcf3 	bl	80005f8 <__aeabi_dmul>
 800dc12:	a371      	add	r3, pc, #452	; (adr r3, 800ddd8 <__ieee754_pow+0x730>)
 800dc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc18:	f7f2 fb38 	bl	800028c <__adddf3>
 800dc1c:	4622      	mov	r2, r4
 800dc1e:	4606      	mov	r6, r0
 800dc20:	460f      	mov	r7, r1
 800dc22:	462b      	mov	r3, r5
 800dc24:	4620      	mov	r0, r4
 800dc26:	4629      	mov	r1, r5
 800dc28:	f7f2 fce6 	bl	80005f8 <__aeabi_dmul>
 800dc2c:	4602      	mov	r2, r0
 800dc2e:	460b      	mov	r3, r1
 800dc30:	4630      	mov	r0, r6
 800dc32:	4639      	mov	r1, r7
 800dc34:	f7f2 fce0 	bl	80005f8 <__aeabi_dmul>
 800dc38:	4642      	mov	r2, r8
 800dc3a:	4604      	mov	r4, r0
 800dc3c:	460d      	mov	r5, r1
 800dc3e:	464b      	mov	r3, r9
 800dc40:	ec51 0b18 	vmov	r0, r1, d8
 800dc44:	f7f2 fb22 	bl	800028c <__adddf3>
 800dc48:	ec53 2b19 	vmov	r2, r3, d9
 800dc4c:	f7f2 fcd4 	bl	80005f8 <__aeabi_dmul>
 800dc50:	4622      	mov	r2, r4
 800dc52:	462b      	mov	r3, r5
 800dc54:	f7f2 fb1a 	bl	800028c <__adddf3>
 800dc58:	4642      	mov	r2, r8
 800dc5a:	4682      	mov	sl, r0
 800dc5c:	468b      	mov	fp, r1
 800dc5e:	464b      	mov	r3, r9
 800dc60:	4640      	mov	r0, r8
 800dc62:	4649      	mov	r1, r9
 800dc64:	f7f2 fcc8 	bl	80005f8 <__aeabi_dmul>
 800dc68:	4b6b      	ldr	r3, [pc, #428]	; (800de18 <__ieee754_pow+0x770>)
 800dc6a:	2200      	movs	r2, #0
 800dc6c:	4606      	mov	r6, r0
 800dc6e:	460f      	mov	r7, r1
 800dc70:	f7f2 fb0c 	bl	800028c <__adddf3>
 800dc74:	4652      	mov	r2, sl
 800dc76:	465b      	mov	r3, fp
 800dc78:	f7f2 fb08 	bl	800028c <__adddf3>
 800dc7c:	2000      	movs	r0, #0
 800dc7e:	4604      	mov	r4, r0
 800dc80:	460d      	mov	r5, r1
 800dc82:	4602      	mov	r2, r0
 800dc84:	460b      	mov	r3, r1
 800dc86:	4640      	mov	r0, r8
 800dc88:	4649      	mov	r1, r9
 800dc8a:	f7f2 fcb5 	bl	80005f8 <__aeabi_dmul>
 800dc8e:	4b62      	ldr	r3, [pc, #392]	; (800de18 <__ieee754_pow+0x770>)
 800dc90:	4680      	mov	r8, r0
 800dc92:	4689      	mov	r9, r1
 800dc94:	2200      	movs	r2, #0
 800dc96:	4620      	mov	r0, r4
 800dc98:	4629      	mov	r1, r5
 800dc9a:	f7f2 faf5 	bl	8000288 <__aeabi_dsub>
 800dc9e:	4632      	mov	r2, r6
 800dca0:	463b      	mov	r3, r7
 800dca2:	f7f2 faf1 	bl	8000288 <__aeabi_dsub>
 800dca6:	4602      	mov	r2, r0
 800dca8:	460b      	mov	r3, r1
 800dcaa:	4650      	mov	r0, sl
 800dcac:	4659      	mov	r1, fp
 800dcae:	f7f2 faeb 	bl	8000288 <__aeabi_dsub>
 800dcb2:	ec53 2b18 	vmov	r2, r3, d8
 800dcb6:	f7f2 fc9f 	bl	80005f8 <__aeabi_dmul>
 800dcba:	4622      	mov	r2, r4
 800dcbc:	4606      	mov	r6, r0
 800dcbe:	460f      	mov	r7, r1
 800dcc0:	462b      	mov	r3, r5
 800dcc2:	ec51 0b19 	vmov	r0, r1, d9
 800dcc6:	f7f2 fc97 	bl	80005f8 <__aeabi_dmul>
 800dcca:	4602      	mov	r2, r0
 800dccc:	460b      	mov	r3, r1
 800dcce:	4630      	mov	r0, r6
 800dcd0:	4639      	mov	r1, r7
 800dcd2:	f7f2 fadb 	bl	800028c <__adddf3>
 800dcd6:	4606      	mov	r6, r0
 800dcd8:	460f      	mov	r7, r1
 800dcda:	4602      	mov	r2, r0
 800dcdc:	460b      	mov	r3, r1
 800dcde:	4640      	mov	r0, r8
 800dce0:	4649      	mov	r1, r9
 800dce2:	f7f2 fad3 	bl	800028c <__adddf3>
 800dce6:	a33e      	add	r3, pc, #248	; (adr r3, 800dde0 <__ieee754_pow+0x738>)
 800dce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcec:	2000      	movs	r0, #0
 800dcee:	4604      	mov	r4, r0
 800dcf0:	460d      	mov	r5, r1
 800dcf2:	f7f2 fc81 	bl	80005f8 <__aeabi_dmul>
 800dcf6:	4642      	mov	r2, r8
 800dcf8:	ec41 0b18 	vmov	d8, r0, r1
 800dcfc:	464b      	mov	r3, r9
 800dcfe:	4620      	mov	r0, r4
 800dd00:	4629      	mov	r1, r5
 800dd02:	f7f2 fac1 	bl	8000288 <__aeabi_dsub>
 800dd06:	4602      	mov	r2, r0
 800dd08:	460b      	mov	r3, r1
 800dd0a:	4630      	mov	r0, r6
 800dd0c:	4639      	mov	r1, r7
 800dd0e:	f7f2 fabb 	bl	8000288 <__aeabi_dsub>
 800dd12:	a335      	add	r3, pc, #212	; (adr r3, 800dde8 <__ieee754_pow+0x740>)
 800dd14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd18:	f7f2 fc6e 	bl	80005f8 <__aeabi_dmul>
 800dd1c:	a334      	add	r3, pc, #208	; (adr r3, 800ddf0 <__ieee754_pow+0x748>)
 800dd1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd22:	4606      	mov	r6, r0
 800dd24:	460f      	mov	r7, r1
 800dd26:	4620      	mov	r0, r4
 800dd28:	4629      	mov	r1, r5
 800dd2a:	f7f2 fc65 	bl	80005f8 <__aeabi_dmul>
 800dd2e:	4602      	mov	r2, r0
 800dd30:	460b      	mov	r3, r1
 800dd32:	4630      	mov	r0, r6
 800dd34:	4639      	mov	r1, r7
 800dd36:	f7f2 faa9 	bl	800028c <__adddf3>
 800dd3a:	9a07      	ldr	r2, [sp, #28]
 800dd3c:	4b37      	ldr	r3, [pc, #220]	; (800de1c <__ieee754_pow+0x774>)
 800dd3e:	4413      	add	r3, r2
 800dd40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd44:	f7f2 faa2 	bl	800028c <__adddf3>
 800dd48:	4682      	mov	sl, r0
 800dd4a:	9805      	ldr	r0, [sp, #20]
 800dd4c:	468b      	mov	fp, r1
 800dd4e:	f7f2 fbe9 	bl	8000524 <__aeabi_i2d>
 800dd52:	9a07      	ldr	r2, [sp, #28]
 800dd54:	4b32      	ldr	r3, [pc, #200]	; (800de20 <__ieee754_pow+0x778>)
 800dd56:	4413      	add	r3, r2
 800dd58:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dd5c:	4606      	mov	r6, r0
 800dd5e:	460f      	mov	r7, r1
 800dd60:	4652      	mov	r2, sl
 800dd62:	465b      	mov	r3, fp
 800dd64:	ec51 0b18 	vmov	r0, r1, d8
 800dd68:	f7f2 fa90 	bl	800028c <__adddf3>
 800dd6c:	4642      	mov	r2, r8
 800dd6e:	464b      	mov	r3, r9
 800dd70:	f7f2 fa8c 	bl	800028c <__adddf3>
 800dd74:	4632      	mov	r2, r6
 800dd76:	463b      	mov	r3, r7
 800dd78:	f7f2 fa88 	bl	800028c <__adddf3>
 800dd7c:	2000      	movs	r0, #0
 800dd7e:	4632      	mov	r2, r6
 800dd80:	463b      	mov	r3, r7
 800dd82:	4604      	mov	r4, r0
 800dd84:	460d      	mov	r5, r1
 800dd86:	f7f2 fa7f 	bl	8000288 <__aeabi_dsub>
 800dd8a:	4642      	mov	r2, r8
 800dd8c:	464b      	mov	r3, r9
 800dd8e:	f7f2 fa7b 	bl	8000288 <__aeabi_dsub>
 800dd92:	ec53 2b18 	vmov	r2, r3, d8
 800dd96:	f7f2 fa77 	bl	8000288 <__aeabi_dsub>
 800dd9a:	4602      	mov	r2, r0
 800dd9c:	460b      	mov	r3, r1
 800dd9e:	4650      	mov	r0, sl
 800dda0:	4659      	mov	r1, fp
 800dda2:	e610      	b.n	800d9c6 <__ieee754_pow+0x31e>
 800dda4:	2401      	movs	r4, #1
 800dda6:	e6a1      	b.n	800daec <__ieee754_pow+0x444>
 800dda8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800ddf8 <__ieee754_pow+0x750>
 800ddac:	e617      	b.n	800d9de <__ieee754_pow+0x336>
 800ddae:	bf00      	nop
 800ddb0:	4a454eef 	.word	0x4a454eef
 800ddb4:	3fca7e28 	.word	0x3fca7e28
 800ddb8:	93c9db65 	.word	0x93c9db65
 800ddbc:	3fcd864a 	.word	0x3fcd864a
 800ddc0:	a91d4101 	.word	0xa91d4101
 800ddc4:	3fd17460 	.word	0x3fd17460
 800ddc8:	518f264d 	.word	0x518f264d
 800ddcc:	3fd55555 	.word	0x3fd55555
 800ddd0:	db6fabff 	.word	0xdb6fabff
 800ddd4:	3fdb6db6 	.word	0x3fdb6db6
 800ddd8:	33333303 	.word	0x33333303
 800dddc:	3fe33333 	.word	0x3fe33333
 800dde0:	e0000000 	.word	0xe0000000
 800dde4:	3feec709 	.word	0x3feec709
 800dde8:	dc3a03fd 	.word	0xdc3a03fd
 800ddec:	3feec709 	.word	0x3feec709
 800ddf0:	145b01f5 	.word	0x145b01f5
 800ddf4:	be3e2fe0 	.word	0xbe3e2fe0
 800ddf8:	00000000 	.word	0x00000000
 800ddfc:	3ff00000 	.word	0x3ff00000
 800de00:	7ff00000 	.word	0x7ff00000
 800de04:	43400000 	.word	0x43400000
 800de08:	0003988e 	.word	0x0003988e
 800de0c:	000bb679 	.word	0x000bb679
 800de10:	0800eae0 	.word	0x0800eae0
 800de14:	3ff00000 	.word	0x3ff00000
 800de18:	40080000 	.word	0x40080000
 800de1c:	0800eb00 	.word	0x0800eb00
 800de20:	0800eaf0 	.word	0x0800eaf0
 800de24:	a3b5      	add	r3, pc, #724	; (adr r3, 800e0fc <__ieee754_pow+0xa54>)
 800de26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de2a:	4640      	mov	r0, r8
 800de2c:	4649      	mov	r1, r9
 800de2e:	f7f2 fa2d 	bl	800028c <__adddf3>
 800de32:	4622      	mov	r2, r4
 800de34:	ec41 0b1a 	vmov	d10, r0, r1
 800de38:	462b      	mov	r3, r5
 800de3a:	4630      	mov	r0, r6
 800de3c:	4639      	mov	r1, r7
 800de3e:	f7f2 fa23 	bl	8000288 <__aeabi_dsub>
 800de42:	4602      	mov	r2, r0
 800de44:	460b      	mov	r3, r1
 800de46:	ec51 0b1a 	vmov	r0, r1, d10
 800de4a:	f7f2 fe65 	bl	8000b18 <__aeabi_dcmpgt>
 800de4e:	2800      	cmp	r0, #0
 800de50:	f47f ae04 	bne.w	800da5c <__ieee754_pow+0x3b4>
 800de54:	4aa4      	ldr	r2, [pc, #656]	; (800e0e8 <__ieee754_pow+0xa40>)
 800de56:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800de5a:	4293      	cmp	r3, r2
 800de5c:	f340 8108 	ble.w	800e070 <__ieee754_pow+0x9c8>
 800de60:	151b      	asrs	r3, r3, #20
 800de62:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800de66:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800de6a:	fa4a f303 	asr.w	r3, sl, r3
 800de6e:	445b      	add	r3, fp
 800de70:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800de74:	4e9d      	ldr	r6, [pc, #628]	; (800e0ec <__ieee754_pow+0xa44>)
 800de76:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800de7a:	4116      	asrs	r6, r2
 800de7c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800de80:	2000      	movs	r0, #0
 800de82:	ea23 0106 	bic.w	r1, r3, r6
 800de86:	f1c2 0214 	rsb	r2, r2, #20
 800de8a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800de8e:	fa4a fa02 	asr.w	sl, sl, r2
 800de92:	f1bb 0f00 	cmp.w	fp, #0
 800de96:	4602      	mov	r2, r0
 800de98:	460b      	mov	r3, r1
 800de9a:	4620      	mov	r0, r4
 800de9c:	4629      	mov	r1, r5
 800de9e:	bfb8      	it	lt
 800dea0:	f1ca 0a00 	rsblt	sl, sl, #0
 800dea4:	f7f2 f9f0 	bl	8000288 <__aeabi_dsub>
 800dea8:	ec41 0b19 	vmov	d9, r0, r1
 800deac:	4642      	mov	r2, r8
 800deae:	464b      	mov	r3, r9
 800deb0:	ec51 0b19 	vmov	r0, r1, d9
 800deb4:	f7f2 f9ea 	bl	800028c <__adddf3>
 800deb8:	a37b      	add	r3, pc, #492	; (adr r3, 800e0a8 <__ieee754_pow+0xa00>)
 800deba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800debe:	2000      	movs	r0, #0
 800dec0:	4604      	mov	r4, r0
 800dec2:	460d      	mov	r5, r1
 800dec4:	f7f2 fb98 	bl	80005f8 <__aeabi_dmul>
 800dec8:	ec53 2b19 	vmov	r2, r3, d9
 800decc:	4606      	mov	r6, r0
 800dece:	460f      	mov	r7, r1
 800ded0:	4620      	mov	r0, r4
 800ded2:	4629      	mov	r1, r5
 800ded4:	f7f2 f9d8 	bl	8000288 <__aeabi_dsub>
 800ded8:	4602      	mov	r2, r0
 800deda:	460b      	mov	r3, r1
 800dedc:	4640      	mov	r0, r8
 800dede:	4649      	mov	r1, r9
 800dee0:	f7f2 f9d2 	bl	8000288 <__aeabi_dsub>
 800dee4:	a372      	add	r3, pc, #456	; (adr r3, 800e0b0 <__ieee754_pow+0xa08>)
 800dee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deea:	f7f2 fb85 	bl	80005f8 <__aeabi_dmul>
 800deee:	a372      	add	r3, pc, #456	; (adr r3, 800e0b8 <__ieee754_pow+0xa10>)
 800def0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800def4:	4680      	mov	r8, r0
 800def6:	4689      	mov	r9, r1
 800def8:	4620      	mov	r0, r4
 800defa:	4629      	mov	r1, r5
 800defc:	f7f2 fb7c 	bl	80005f8 <__aeabi_dmul>
 800df00:	4602      	mov	r2, r0
 800df02:	460b      	mov	r3, r1
 800df04:	4640      	mov	r0, r8
 800df06:	4649      	mov	r1, r9
 800df08:	f7f2 f9c0 	bl	800028c <__adddf3>
 800df0c:	4604      	mov	r4, r0
 800df0e:	460d      	mov	r5, r1
 800df10:	4602      	mov	r2, r0
 800df12:	460b      	mov	r3, r1
 800df14:	4630      	mov	r0, r6
 800df16:	4639      	mov	r1, r7
 800df18:	f7f2 f9b8 	bl	800028c <__adddf3>
 800df1c:	4632      	mov	r2, r6
 800df1e:	463b      	mov	r3, r7
 800df20:	4680      	mov	r8, r0
 800df22:	4689      	mov	r9, r1
 800df24:	f7f2 f9b0 	bl	8000288 <__aeabi_dsub>
 800df28:	4602      	mov	r2, r0
 800df2a:	460b      	mov	r3, r1
 800df2c:	4620      	mov	r0, r4
 800df2e:	4629      	mov	r1, r5
 800df30:	f7f2 f9aa 	bl	8000288 <__aeabi_dsub>
 800df34:	4642      	mov	r2, r8
 800df36:	4606      	mov	r6, r0
 800df38:	460f      	mov	r7, r1
 800df3a:	464b      	mov	r3, r9
 800df3c:	4640      	mov	r0, r8
 800df3e:	4649      	mov	r1, r9
 800df40:	f7f2 fb5a 	bl	80005f8 <__aeabi_dmul>
 800df44:	a35e      	add	r3, pc, #376	; (adr r3, 800e0c0 <__ieee754_pow+0xa18>)
 800df46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df4a:	4604      	mov	r4, r0
 800df4c:	460d      	mov	r5, r1
 800df4e:	f7f2 fb53 	bl	80005f8 <__aeabi_dmul>
 800df52:	a35d      	add	r3, pc, #372	; (adr r3, 800e0c8 <__ieee754_pow+0xa20>)
 800df54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df58:	f7f2 f996 	bl	8000288 <__aeabi_dsub>
 800df5c:	4622      	mov	r2, r4
 800df5e:	462b      	mov	r3, r5
 800df60:	f7f2 fb4a 	bl	80005f8 <__aeabi_dmul>
 800df64:	a35a      	add	r3, pc, #360	; (adr r3, 800e0d0 <__ieee754_pow+0xa28>)
 800df66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df6a:	f7f2 f98f 	bl	800028c <__adddf3>
 800df6e:	4622      	mov	r2, r4
 800df70:	462b      	mov	r3, r5
 800df72:	f7f2 fb41 	bl	80005f8 <__aeabi_dmul>
 800df76:	a358      	add	r3, pc, #352	; (adr r3, 800e0d8 <__ieee754_pow+0xa30>)
 800df78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df7c:	f7f2 f984 	bl	8000288 <__aeabi_dsub>
 800df80:	4622      	mov	r2, r4
 800df82:	462b      	mov	r3, r5
 800df84:	f7f2 fb38 	bl	80005f8 <__aeabi_dmul>
 800df88:	a355      	add	r3, pc, #340	; (adr r3, 800e0e0 <__ieee754_pow+0xa38>)
 800df8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df8e:	f7f2 f97d 	bl	800028c <__adddf3>
 800df92:	4622      	mov	r2, r4
 800df94:	462b      	mov	r3, r5
 800df96:	f7f2 fb2f 	bl	80005f8 <__aeabi_dmul>
 800df9a:	4602      	mov	r2, r0
 800df9c:	460b      	mov	r3, r1
 800df9e:	4640      	mov	r0, r8
 800dfa0:	4649      	mov	r1, r9
 800dfa2:	f7f2 f971 	bl	8000288 <__aeabi_dsub>
 800dfa6:	4604      	mov	r4, r0
 800dfa8:	460d      	mov	r5, r1
 800dfaa:	4602      	mov	r2, r0
 800dfac:	460b      	mov	r3, r1
 800dfae:	4640      	mov	r0, r8
 800dfb0:	4649      	mov	r1, r9
 800dfb2:	f7f2 fb21 	bl	80005f8 <__aeabi_dmul>
 800dfb6:	2200      	movs	r2, #0
 800dfb8:	ec41 0b19 	vmov	d9, r0, r1
 800dfbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dfc0:	4620      	mov	r0, r4
 800dfc2:	4629      	mov	r1, r5
 800dfc4:	f7f2 f960 	bl	8000288 <__aeabi_dsub>
 800dfc8:	4602      	mov	r2, r0
 800dfca:	460b      	mov	r3, r1
 800dfcc:	ec51 0b19 	vmov	r0, r1, d9
 800dfd0:	f7f2 fc3c 	bl	800084c <__aeabi_ddiv>
 800dfd4:	4632      	mov	r2, r6
 800dfd6:	4604      	mov	r4, r0
 800dfd8:	460d      	mov	r5, r1
 800dfda:	463b      	mov	r3, r7
 800dfdc:	4640      	mov	r0, r8
 800dfde:	4649      	mov	r1, r9
 800dfe0:	f7f2 fb0a 	bl	80005f8 <__aeabi_dmul>
 800dfe4:	4632      	mov	r2, r6
 800dfe6:	463b      	mov	r3, r7
 800dfe8:	f7f2 f950 	bl	800028c <__adddf3>
 800dfec:	4602      	mov	r2, r0
 800dfee:	460b      	mov	r3, r1
 800dff0:	4620      	mov	r0, r4
 800dff2:	4629      	mov	r1, r5
 800dff4:	f7f2 f948 	bl	8000288 <__aeabi_dsub>
 800dff8:	4642      	mov	r2, r8
 800dffa:	464b      	mov	r3, r9
 800dffc:	f7f2 f944 	bl	8000288 <__aeabi_dsub>
 800e000:	460b      	mov	r3, r1
 800e002:	4602      	mov	r2, r0
 800e004:	493a      	ldr	r1, [pc, #232]	; (800e0f0 <__ieee754_pow+0xa48>)
 800e006:	2000      	movs	r0, #0
 800e008:	f7f2 f93e 	bl	8000288 <__aeabi_dsub>
 800e00c:	ec41 0b10 	vmov	d0, r0, r1
 800e010:	ee10 3a90 	vmov	r3, s1
 800e014:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800e018:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e01c:	da2b      	bge.n	800e076 <__ieee754_pow+0x9ce>
 800e01e:	4650      	mov	r0, sl
 800e020:	f000 f966 	bl	800e2f0 <scalbn>
 800e024:	ec51 0b10 	vmov	r0, r1, d0
 800e028:	ec53 2b18 	vmov	r2, r3, d8
 800e02c:	f7ff bbed 	b.w	800d80a <__ieee754_pow+0x162>
 800e030:	4b30      	ldr	r3, [pc, #192]	; (800e0f4 <__ieee754_pow+0xa4c>)
 800e032:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800e036:	429e      	cmp	r6, r3
 800e038:	f77f af0c 	ble.w	800de54 <__ieee754_pow+0x7ac>
 800e03c:	4b2e      	ldr	r3, [pc, #184]	; (800e0f8 <__ieee754_pow+0xa50>)
 800e03e:	440b      	add	r3, r1
 800e040:	4303      	orrs	r3, r0
 800e042:	d009      	beq.n	800e058 <__ieee754_pow+0x9b0>
 800e044:	ec51 0b18 	vmov	r0, r1, d8
 800e048:	2200      	movs	r2, #0
 800e04a:	2300      	movs	r3, #0
 800e04c:	f7f2 fd46 	bl	8000adc <__aeabi_dcmplt>
 800e050:	3800      	subs	r0, #0
 800e052:	bf18      	it	ne
 800e054:	2001      	movne	r0, #1
 800e056:	e447      	b.n	800d8e8 <__ieee754_pow+0x240>
 800e058:	4622      	mov	r2, r4
 800e05a:	462b      	mov	r3, r5
 800e05c:	f7f2 f914 	bl	8000288 <__aeabi_dsub>
 800e060:	4642      	mov	r2, r8
 800e062:	464b      	mov	r3, r9
 800e064:	f7f2 fd4e 	bl	8000b04 <__aeabi_dcmpge>
 800e068:	2800      	cmp	r0, #0
 800e06a:	f43f aef3 	beq.w	800de54 <__ieee754_pow+0x7ac>
 800e06e:	e7e9      	b.n	800e044 <__ieee754_pow+0x99c>
 800e070:	f04f 0a00 	mov.w	sl, #0
 800e074:	e71a      	b.n	800deac <__ieee754_pow+0x804>
 800e076:	ec51 0b10 	vmov	r0, r1, d0
 800e07a:	4619      	mov	r1, r3
 800e07c:	e7d4      	b.n	800e028 <__ieee754_pow+0x980>
 800e07e:	491c      	ldr	r1, [pc, #112]	; (800e0f0 <__ieee754_pow+0xa48>)
 800e080:	2000      	movs	r0, #0
 800e082:	f7ff bb30 	b.w	800d6e6 <__ieee754_pow+0x3e>
 800e086:	2000      	movs	r0, #0
 800e088:	2100      	movs	r1, #0
 800e08a:	f7ff bb2c 	b.w	800d6e6 <__ieee754_pow+0x3e>
 800e08e:	4630      	mov	r0, r6
 800e090:	4639      	mov	r1, r7
 800e092:	f7ff bb28 	b.w	800d6e6 <__ieee754_pow+0x3e>
 800e096:	9204      	str	r2, [sp, #16]
 800e098:	f7ff bb7a 	b.w	800d790 <__ieee754_pow+0xe8>
 800e09c:	2300      	movs	r3, #0
 800e09e:	f7ff bb64 	b.w	800d76a <__ieee754_pow+0xc2>
 800e0a2:	bf00      	nop
 800e0a4:	f3af 8000 	nop.w
 800e0a8:	00000000 	.word	0x00000000
 800e0ac:	3fe62e43 	.word	0x3fe62e43
 800e0b0:	fefa39ef 	.word	0xfefa39ef
 800e0b4:	3fe62e42 	.word	0x3fe62e42
 800e0b8:	0ca86c39 	.word	0x0ca86c39
 800e0bc:	be205c61 	.word	0xbe205c61
 800e0c0:	72bea4d0 	.word	0x72bea4d0
 800e0c4:	3e663769 	.word	0x3e663769
 800e0c8:	c5d26bf1 	.word	0xc5d26bf1
 800e0cc:	3ebbbd41 	.word	0x3ebbbd41
 800e0d0:	af25de2c 	.word	0xaf25de2c
 800e0d4:	3f11566a 	.word	0x3f11566a
 800e0d8:	16bebd93 	.word	0x16bebd93
 800e0dc:	3f66c16c 	.word	0x3f66c16c
 800e0e0:	5555553e 	.word	0x5555553e
 800e0e4:	3fc55555 	.word	0x3fc55555
 800e0e8:	3fe00000 	.word	0x3fe00000
 800e0ec:	000fffff 	.word	0x000fffff
 800e0f0:	3ff00000 	.word	0x3ff00000
 800e0f4:	4090cbff 	.word	0x4090cbff
 800e0f8:	3f6f3400 	.word	0x3f6f3400
 800e0fc:	652b82fe 	.word	0x652b82fe
 800e100:	3c971547 	.word	0x3c971547

0800e104 <__ieee754_sqrt>:
 800e104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e108:	ec55 4b10 	vmov	r4, r5, d0
 800e10c:	4e55      	ldr	r6, [pc, #340]	; (800e264 <__ieee754_sqrt+0x160>)
 800e10e:	43ae      	bics	r6, r5
 800e110:	ee10 0a10 	vmov	r0, s0
 800e114:	ee10 3a10 	vmov	r3, s0
 800e118:	462a      	mov	r2, r5
 800e11a:	4629      	mov	r1, r5
 800e11c:	d110      	bne.n	800e140 <__ieee754_sqrt+0x3c>
 800e11e:	ee10 2a10 	vmov	r2, s0
 800e122:	462b      	mov	r3, r5
 800e124:	f7f2 fa68 	bl	80005f8 <__aeabi_dmul>
 800e128:	4602      	mov	r2, r0
 800e12a:	460b      	mov	r3, r1
 800e12c:	4620      	mov	r0, r4
 800e12e:	4629      	mov	r1, r5
 800e130:	f7f2 f8ac 	bl	800028c <__adddf3>
 800e134:	4604      	mov	r4, r0
 800e136:	460d      	mov	r5, r1
 800e138:	ec45 4b10 	vmov	d0, r4, r5
 800e13c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e140:	2d00      	cmp	r5, #0
 800e142:	dc10      	bgt.n	800e166 <__ieee754_sqrt+0x62>
 800e144:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e148:	4330      	orrs	r0, r6
 800e14a:	d0f5      	beq.n	800e138 <__ieee754_sqrt+0x34>
 800e14c:	b15d      	cbz	r5, 800e166 <__ieee754_sqrt+0x62>
 800e14e:	ee10 2a10 	vmov	r2, s0
 800e152:	462b      	mov	r3, r5
 800e154:	ee10 0a10 	vmov	r0, s0
 800e158:	f7f2 f896 	bl	8000288 <__aeabi_dsub>
 800e15c:	4602      	mov	r2, r0
 800e15e:	460b      	mov	r3, r1
 800e160:	f7f2 fb74 	bl	800084c <__aeabi_ddiv>
 800e164:	e7e6      	b.n	800e134 <__ieee754_sqrt+0x30>
 800e166:	1512      	asrs	r2, r2, #20
 800e168:	d074      	beq.n	800e254 <__ieee754_sqrt+0x150>
 800e16a:	07d4      	lsls	r4, r2, #31
 800e16c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800e170:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800e174:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e178:	bf5e      	ittt	pl
 800e17a:	0fda      	lsrpl	r2, r3, #31
 800e17c:	005b      	lslpl	r3, r3, #1
 800e17e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800e182:	2400      	movs	r4, #0
 800e184:	0fda      	lsrs	r2, r3, #31
 800e186:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800e18a:	107f      	asrs	r7, r7, #1
 800e18c:	005b      	lsls	r3, r3, #1
 800e18e:	2516      	movs	r5, #22
 800e190:	4620      	mov	r0, r4
 800e192:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800e196:	1886      	adds	r6, r0, r2
 800e198:	428e      	cmp	r6, r1
 800e19a:	bfde      	ittt	le
 800e19c:	1b89      	suble	r1, r1, r6
 800e19e:	18b0      	addle	r0, r6, r2
 800e1a0:	18a4      	addle	r4, r4, r2
 800e1a2:	0049      	lsls	r1, r1, #1
 800e1a4:	3d01      	subs	r5, #1
 800e1a6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800e1aa:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800e1ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e1b2:	d1f0      	bne.n	800e196 <__ieee754_sqrt+0x92>
 800e1b4:	462a      	mov	r2, r5
 800e1b6:	f04f 0e20 	mov.w	lr, #32
 800e1ba:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e1be:	4281      	cmp	r1, r0
 800e1c0:	eb06 0c05 	add.w	ip, r6, r5
 800e1c4:	dc02      	bgt.n	800e1cc <__ieee754_sqrt+0xc8>
 800e1c6:	d113      	bne.n	800e1f0 <__ieee754_sqrt+0xec>
 800e1c8:	459c      	cmp	ip, r3
 800e1ca:	d811      	bhi.n	800e1f0 <__ieee754_sqrt+0xec>
 800e1cc:	f1bc 0f00 	cmp.w	ip, #0
 800e1d0:	eb0c 0506 	add.w	r5, ip, r6
 800e1d4:	da43      	bge.n	800e25e <__ieee754_sqrt+0x15a>
 800e1d6:	2d00      	cmp	r5, #0
 800e1d8:	db41      	blt.n	800e25e <__ieee754_sqrt+0x15a>
 800e1da:	f100 0801 	add.w	r8, r0, #1
 800e1de:	1a09      	subs	r1, r1, r0
 800e1e0:	459c      	cmp	ip, r3
 800e1e2:	bf88      	it	hi
 800e1e4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800e1e8:	eba3 030c 	sub.w	r3, r3, ip
 800e1ec:	4432      	add	r2, r6
 800e1ee:	4640      	mov	r0, r8
 800e1f0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800e1f4:	f1be 0e01 	subs.w	lr, lr, #1
 800e1f8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800e1fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e200:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e204:	d1db      	bne.n	800e1be <__ieee754_sqrt+0xba>
 800e206:	430b      	orrs	r3, r1
 800e208:	d006      	beq.n	800e218 <__ieee754_sqrt+0x114>
 800e20a:	1c50      	adds	r0, r2, #1
 800e20c:	bf13      	iteet	ne
 800e20e:	3201      	addne	r2, #1
 800e210:	3401      	addeq	r4, #1
 800e212:	4672      	moveq	r2, lr
 800e214:	f022 0201 	bicne.w	r2, r2, #1
 800e218:	1063      	asrs	r3, r4, #1
 800e21a:	0852      	lsrs	r2, r2, #1
 800e21c:	07e1      	lsls	r1, r4, #31
 800e21e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800e222:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800e226:	bf48      	it	mi
 800e228:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800e22c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800e230:	4614      	mov	r4, r2
 800e232:	e781      	b.n	800e138 <__ieee754_sqrt+0x34>
 800e234:	0ad9      	lsrs	r1, r3, #11
 800e236:	3815      	subs	r0, #21
 800e238:	055b      	lsls	r3, r3, #21
 800e23a:	2900      	cmp	r1, #0
 800e23c:	d0fa      	beq.n	800e234 <__ieee754_sqrt+0x130>
 800e23e:	02cd      	lsls	r5, r1, #11
 800e240:	d50a      	bpl.n	800e258 <__ieee754_sqrt+0x154>
 800e242:	f1c2 0420 	rsb	r4, r2, #32
 800e246:	fa23 f404 	lsr.w	r4, r3, r4
 800e24a:	1e55      	subs	r5, r2, #1
 800e24c:	4093      	lsls	r3, r2
 800e24e:	4321      	orrs	r1, r4
 800e250:	1b42      	subs	r2, r0, r5
 800e252:	e78a      	b.n	800e16a <__ieee754_sqrt+0x66>
 800e254:	4610      	mov	r0, r2
 800e256:	e7f0      	b.n	800e23a <__ieee754_sqrt+0x136>
 800e258:	0049      	lsls	r1, r1, #1
 800e25a:	3201      	adds	r2, #1
 800e25c:	e7ef      	b.n	800e23e <__ieee754_sqrt+0x13a>
 800e25e:	4680      	mov	r8, r0
 800e260:	e7bd      	b.n	800e1de <__ieee754_sqrt+0xda>
 800e262:	bf00      	nop
 800e264:	7ff00000 	.word	0x7ff00000

0800e268 <with_errno>:
 800e268:	b570      	push	{r4, r5, r6, lr}
 800e26a:	4604      	mov	r4, r0
 800e26c:	460d      	mov	r5, r1
 800e26e:	4616      	mov	r6, r2
 800e270:	f7fb ffb4 	bl	800a1dc <__errno>
 800e274:	4629      	mov	r1, r5
 800e276:	6006      	str	r6, [r0, #0]
 800e278:	4620      	mov	r0, r4
 800e27a:	bd70      	pop	{r4, r5, r6, pc}

0800e27c <xflow>:
 800e27c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e27e:	4614      	mov	r4, r2
 800e280:	461d      	mov	r5, r3
 800e282:	b108      	cbz	r0, 800e288 <xflow+0xc>
 800e284:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e288:	e9cd 2300 	strd	r2, r3, [sp]
 800e28c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e290:	4620      	mov	r0, r4
 800e292:	4629      	mov	r1, r5
 800e294:	f7f2 f9b0 	bl	80005f8 <__aeabi_dmul>
 800e298:	2222      	movs	r2, #34	; 0x22
 800e29a:	b003      	add	sp, #12
 800e29c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e2a0:	f7ff bfe2 	b.w	800e268 <with_errno>

0800e2a4 <__math_uflow>:
 800e2a4:	b508      	push	{r3, lr}
 800e2a6:	2200      	movs	r2, #0
 800e2a8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e2ac:	f7ff ffe6 	bl	800e27c <xflow>
 800e2b0:	ec41 0b10 	vmov	d0, r0, r1
 800e2b4:	bd08      	pop	{r3, pc}

0800e2b6 <__math_oflow>:
 800e2b6:	b508      	push	{r3, lr}
 800e2b8:	2200      	movs	r2, #0
 800e2ba:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800e2be:	f7ff ffdd 	bl	800e27c <xflow>
 800e2c2:	ec41 0b10 	vmov	d0, r0, r1
 800e2c6:	bd08      	pop	{r3, pc}

0800e2c8 <fabs>:
 800e2c8:	ec51 0b10 	vmov	r0, r1, d0
 800e2cc:	ee10 2a10 	vmov	r2, s0
 800e2d0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e2d4:	ec43 2b10 	vmov	d0, r2, r3
 800e2d8:	4770      	bx	lr

0800e2da <finite>:
 800e2da:	b082      	sub	sp, #8
 800e2dc:	ed8d 0b00 	vstr	d0, [sp]
 800e2e0:	9801      	ldr	r0, [sp, #4]
 800e2e2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e2e6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e2ea:	0fc0      	lsrs	r0, r0, #31
 800e2ec:	b002      	add	sp, #8
 800e2ee:	4770      	bx	lr

0800e2f0 <scalbn>:
 800e2f0:	b570      	push	{r4, r5, r6, lr}
 800e2f2:	ec55 4b10 	vmov	r4, r5, d0
 800e2f6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e2fa:	4606      	mov	r6, r0
 800e2fc:	462b      	mov	r3, r5
 800e2fe:	b99a      	cbnz	r2, 800e328 <scalbn+0x38>
 800e300:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e304:	4323      	orrs	r3, r4
 800e306:	d036      	beq.n	800e376 <scalbn+0x86>
 800e308:	4b39      	ldr	r3, [pc, #228]	; (800e3f0 <scalbn+0x100>)
 800e30a:	4629      	mov	r1, r5
 800e30c:	ee10 0a10 	vmov	r0, s0
 800e310:	2200      	movs	r2, #0
 800e312:	f7f2 f971 	bl	80005f8 <__aeabi_dmul>
 800e316:	4b37      	ldr	r3, [pc, #220]	; (800e3f4 <scalbn+0x104>)
 800e318:	429e      	cmp	r6, r3
 800e31a:	4604      	mov	r4, r0
 800e31c:	460d      	mov	r5, r1
 800e31e:	da10      	bge.n	800e342 <scalbn+0x52>
 800e320:	a32b      	add	r3, pc, #172	; (adr r3, 800e3d0 <scalbn+0xe0>)
 800e322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e326:	e03a      	b.n	800e39e <scalbn+0xae>
 800e328:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e32c:	428a      	cmp	r2, r1
 800e32e:	d10c      	bne.n	800e34a <scalbn+0x5a>
 800e330:	ee10 2a10 	vmov	r2, s0
 800e334:	4620      	mov	r0, r4
 800e336:	4629      	mov	r1, r5
 800e338:	f7f1 ffa8 	bl	800028c <__adddf3>
 800e33c:	4604      	mov	r4, r0
 800e33e:	460d      	mov	r5, r1
 800e340:	e019      	b.n	800e376 <scalbn+0x86>
 800e342:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e346:	460b      	mov	r3, r1
 800e348:	3a36      	subs	r2, #54	; 0x36
 800e34a:	4432      	add	r2, r6
 800e34c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e350:	428a      	cmp	r2, r1
 800e352:	dd08      	ble.n	800e366 <scalbn+0x76>
 800e354:	2d00      	cmp	r5, #0
 800e356:	a120      	add	r1, pc, #128	; (adr r1, 800e3d8 <scalbn+0xe8>)
 800e358:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e35c:	da1c      	bge.n	800e398 <scalbn+0xa8>
 800e35e:	a120      	add	r1, pc, #128	; (adr r1, 800e3e0 <scalbn+0xf0>)
 800e360:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e364:	e018      	b.n	800e398 <scalbn+0xa8>
 800e366:	2a00      	cmp	r2, #0
 800e368:	dd08      	ble.n	800e37c <scalbn+0x8c>
 800e36a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e36e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e372:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e376:	ec45 4b10 	vmov	d0, r4, r5
 800e37a:	bd70      	pop	{r4, r5, r6, pc}
 800e37c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e380:	da19      	bge.n	800e3b6 <scalbn+0xc6>
 800e382:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e386:	429e      	cmp	r6, r3
 800e388:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800e38c:	dd0a      	ble.n	800e3a4 <scalbn+0xb4>
 800e38e:	a112      	add	r1, pc, #72	; (adr r1, 800e3d8 <scalbn+0xe8>)
 800e390:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e394:	2b00      	cmp	r3, #0
 800e396:	d1e2      	bne.n	800e35e <scalbn+0x6e>
 800e398:	a30f      	add	r3, pc, #60	; (adr r3, 800e3d8 <scalbn+0xe8>)
 800e39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e39e:	f7f2 f92b 	bl	80005f8 <__aeabi_dmul>
 800e3a2:	e7cb      	b.n	800e33c <scalbn+0x4c>
 800e3a4:	a10a      	add	r1, pc, #40	; (adr r1, 800e3d0 <scalbn+0xe0>)
 800e3a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d0b8      	beq.n	800e320 <scalbn+0x30>
 800e3ae:	a10e      	add	r1, pc, #56	; (adr r1, 800e3e8 <scalbn+0xf8>)
 800e3b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e3b4:	e7b4      	b.n	800e320 <scalbn+0x30>
 800e3b6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e3ba:	3236      	adds	r2, #54	; 0x36
 800e3bc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e3c0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e3c4:	4620      	mov	r0, r4
 800e3c6:	4b0c      	ldr	r3, [pc, #48]	; (800e3f8 <scalbn+0x108>)
 800e3c8:	2200      	movs	r2, #0
 800e3ca:	e7e8      	b.n	800e39e <scalbn+0xae>
 800e3cc:	f3af 8000 	nop.w
 800e3d0:	c2f8f359 	.word	0xc2f8f359
 800e3d4:	01a56e1f 	.word	0x01a56e1f
 800e3d8:	8800759c 	.word	0x8800759c
 800e3dc:	7e37e43c 	.word	0x7e37e43c
 800e3e0:	8800759c 	.word	0x8800759c
 800e3e4:	fe37e43c 	.word	0xfe37e43c
 800e3e8:	c2f8f359 	.word	0xc2f8f359
 800e3ec:	81a56e1f 	.word	0x81a56e1f
 800e3f0:	43500000 	.word	0x43500000
 800e3f4:	ffff3cb0 	.word	0xffff3cb0
 800e3f8:	3c900000 	.word	0x3c900000

0800e3fc <_init>:
 800e3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3fe:	bf00      	nop
 800e400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e402:	bc08      	pop	{r3}
 800e404:	469e      	mov	lr, r3
 800e406:	4770      	bx	lr

0800e408 <_fini>:
 800e408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e40a:	bf00      	nop
 800e40c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e40e:	bc08      	pop	{r3}
 800e410:	469e      	mov	lr, r3
 800e412:	4770      	bx	lr
