<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222"><meta name="generator" content="Hexo 7.3.0">

  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.7.2/css/all.min.css" integrity="sha256-dABdfBfUoC8vJUBOwGVdm8L9qlMWaHTIfXt+7GnZCIo=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/animate.css/3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"example.com","root":"/","images":"/images","scheme":"Pisces","darkmode":false,"version":"8.23.0","exturl":false,"sidebar":{"position":"left","width_expanded":320,"width_dual_column":240,"display":"post","padding":18,"offset":12},"hljswrap":true,"codeblock":{"theme":{"light":"default","dark":"stackoverflow-dark"},"prism":{"light":"prism","dark":"prism-dark"},"copy_button":{"enable":false,"style":null},"fold":{"enable":false,"height":500},"language":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":true,"async":false,"duration":200,"transition":{"menu_item":"fadeInDown","post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"i18n":{"placeholder":"Searching...","empty":"We didn't find any results for the search: ${query}","hits_time":"${hits} results found in ${time} ms","hits":"${hits} results found"}}</script><script src="/js/config.js" defer></script>

    <meta name="description" content="Verilog HDL电路仿真和验证概述 仿真, 也称模拟, 是通过EDA仿真工具, 对所设计的电路或系统输入测试信号, 然后根据输出信号(如波形, 文本或者VCD文件)与期望值进行比较, 来确认是否得到与所期望一致的设计结果, 从而验证设计的正确性. 在设计过程中, 仿真是在综合之前完成的, 这就是通常所说的行为级仿真, RTL仿真或者前仿真. 在RTL设计阶段只包含了时钟和时序, 并未包含门延">
<meta property="og:type" content="article">
<meta property="og:title" content="第五章:仿真验证和Testbench编写">
<meta property="og:url" content="http://example.com/2025/05/04/Verilog%E7%AC%AC%E4%BA%94%E7%AB%A0/index.html">
<meta property="og:site_name" content="SiyuanLei&#39;s Blog">
<meta property="og:description" content="Verilog HDL电路仿真和验证概述 仿真, 也称模拟, 是通过EDA仿真工具, 对所设计的电路或系统输入测试信号, 然后根据输出信号(如波形, 文本或者VCD文件)与期望值进行比较, 来确认是否得到与所期望一致的设计结果, 从而验证设计的正确性. 在设计过程中, 仿真是在综合之前完成的, 这就是通常所说的行为级仿真, RTL仿真或者前仿真. 在RTL设计阶段只包含了时钟和时序, 并未包含门延">
<meta property="og:locale" content="en_US">
<meta property="article:published_time" content="2025-05-03T16:00:00.000Z">
<meta property="article:modified_time" content="2026-01-14T23:56:37.145Z">
<meta property="article:author" content="SiyuanLei">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">


<link rel="canonical" href="http://example.com/2025/05/04/Verilog%E7%AC%AC%E4%BA%94%E7%AB%A0/">


<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"en","comments":true,"permalink":"http://example.com/2025/05/04/Verilog%E7%AC%AC%E4%BA%94%E7%AB%A0/","path":"2025/05/04/Verilog第五章/","title":"第五章:仿真验证和Testbench编写"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>第五章:仿真验证和Testbench编写 | SiyuanLei's Blog</title>
  








  
  <script src="https://cdnjs.cloudflare.com/ajax/libs/animejs/3.2.1/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous" defer></script>
<script src="/js/utils.js" defer></script><script src="/js/motion.js" defer></script><script src="/js/sidebar.js" defer></script><script src="/js/next-boot.js" defer></script>

  






  




  

  <script class="next-config" data-name="enableMath" type="application/json">true</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"none","js":{"url":"https://cdnjs.cloudflare.com/ajax/libs/mathjax/3.2.2/es5/tex-mml-chtml.js","integrity":"sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI="}}</script>
<script src="/js/third-party/math/mathjax.js" defer></script>



  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <div class="column">
      <header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">SiyuanLei's Blog</p>
      <i class="logo-line"></i>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger" aria-label="Search" role="button">
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>Home</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>Tags</a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>Categories</a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>Archives</a></li>
  </ul>
</nav>




</header>
        
  
  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#Verilog-HDL%E7%94%B5%E8%B7%AF%E4%BB%BF%E7%9C%9F%E5%92%8C%E9%AA%8C%E8%AF%81%E6%A6%82%E8%BF%B0"><span class="nav-number">1.</span> <span class="nav-text">Verilog HDL电路仿真和验证概述</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#Verilog-HDL%E6%B5%8B%E8%AF%95%E7%A8%8B%E5%BA%8F%E8%AE%BE%E8%AE%A1%E5%9F%BA%E7%A1%80"><span class="nav-number">2.</span> <span class="nav-text">Verilog HDL测试程序设计基础</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#Testbench%E5%8F%8A%E5%85%B6%E7%BB%93%E6%9E%84"><span class="nav-number">2.1.</span> <span class="nav-text">Testbench及其结构</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%B5%8B%E8%AF%95%E5%B9%B3%E5%8F%B0%E4%B8%BE%E4%BE%8B"><span class="nav-number">2.2.</span> <span class="nav-text">测试平台举例</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83%E7%9A%84%E6%90%AD%E5%BB%BA"><span class="nav-number">2.2.1.</span> <span class="nav-text">组合逻辑电路仿真环境的搭建</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83%E7%9A%84%E6%90%AD%E5%BB%BA"><span class="nav-number">2.2.2.</span> <span class="nav-text">时序逻辑电路仿真环境的搭建</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%8E%E4%BB%BF%E7%9C%9F%E7%9B%B8%E5%85%B3%E7%9A%84%E7%B3%BB%E7%BB%9F%E4%BB%BB%E5%8A%A1"><span class="nav-number">3.</span> <span class="nav-text">与仿真相关的系统任务</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#display%E4%B8%8E-write"><span class="nav-number">3.1.</span> <span class="nav-text">$display与$write</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#monitor%E4%B8%8E-strobe"><span class="nav-number">3.2.</span> <span class="nav-text">$monitor与$strobe</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#time%E4%B8%8E-realtime"><span class="nav-number">3.3.</span> <span class="nav-text">$time与$realtime</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#finish%E4%B8%8E-stop"><span class="nav-number">3.4.</span> <span class="nav-text">$finish与$stop</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#readmemh%E4%B8%8E-readmemb"><span class="nav-number">3.5.</span> <span class="nav-text">$readmemh与$readmemb</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#random"><span class="nav-number">3.6.</span> <span class="nav-text">$random</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%80%BC%E5%8F%98%E8%BD%AC%E5%82%A8%E6%96%87%E4%BB%B6%E7%B3%BB%E7%BB%9F%E4%BB%BB%E5%8A%A1"><span class="nav-number">3.7.</span> <span class="nav-text">值变转储文件系统任务</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BF%A1%E5%8F%B7%E6%97%B6%E9%97%B4%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5"><span class="nav-number">4.</span> <span class="nav-text">信号时间赋值语句</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%97%B6%E9%97%B4%E5%BB%B6%E8%BF%9F%E7%9A%84%E8%AF%AD%E6%B3%95%E8%AF%B4%E6%98%8E"><span class="nav-number">4.1.</span> <span class="nav-text">时间延迟的语法说明</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%97%B6%E9%97%B4%E5%BB%B6%E8%BF%9F%E7%9A%84%E6%8F%8F%E8%BF%B0%E5%BD%A2%E5%BC%8F"><span class="nav-number">4.2.</span> <span class="nav-text">时间延迟的描述形式</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%B8%B2%E8%A1%8C%E5%BB%B6%E6%97%B6%E6%8E%A7%E5%88%B6"><span class="nav-number">4.2.1.</span> <span class="nav-text">串行延时控制</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%B9%B6%E8%A1%8C%E5%BB%B6%E6%97%B6%E6%8E%A7%E5%88%B6"><span class="nav-number">4.2.2.</span> <span class="nav-text">并行延时控制</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E9%98%BB%E5%A1%9E%E5%BC%8F%E5%BB%B6%E6%97%B6%E6%8E%A7%E5%88%B6"><span class="nav-number">4.2.3.</span> <span class="nav-text">阻塞式延时控制</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E9%9D%9E%E9%98%BB%E5%A1%9E%E5%BC%8F%E5%BB%B6%E6%97%B6%E6%8E%A7%E5%88%B6"><span class="nav-number">4.2.4.</span> <span class="nav-text">非阻塞式延时控制</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%BE%B9%E6%B2%BF%E8%A7%A6%E5%8F%91%E4%BA%8B%E4%BB%B6%E6%8E%A7%E5%88%B6"><span class="nav-number">4.3.</span> <span class="nav-text">边沿触发事件控制</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%94%B5%E5%B9%B3%E6%95%8F%E6%84%9F%E4%BA%8B%E4%BB%B6%E6%8E%A7%E5%88%B6"><span class="nav-number">4.4.</span> <span class="nav-text">电平敏感事件控制</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BB%BB%E5%8A%A1%E5%92%8C%E5%87%BD%E6%95%B0"><span class="nav-number">5.</span> <span class="nav-text">任务和函数</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BB%BB%E5%8A%A1"><span class="nav-number">5.1.</span> <span class="nav-text">任务</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%87%BD%E6%95%B0"><span class="nav-number">5.2.</span> <span class="nav-text">函数</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BB%BB%E5%8A%A1%E4%B8%8E%E5%87%BD%E6%95%B0%E7%9A%84%E5%8C%BA%E5%88%AB"><span class="nav-number">5.3.</span> <span class="nav-text">任务与函数的区别</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%85%B8%E5%9E%8B%E6%B5%8B%E8%AF%95%E5%90%91%E9%87%8F%E7%9A%84%E8%AE%BE%E8%AE%A1"><span class="nav-number">6.</span> <span class="nav-text">典型测试向量的设计</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%8F%98%E9%87%8F%E5%88%9D%E5%A7%8B%E5%8C%96"><span class="nav-number">6.1.</span> <span class="nav-text">变量初始化</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%95%B0%E6%8D%AE%E4%BF%A1%E5%8F%B7%E6%B5%8B%E8%AF%95%E5%90%91%E9%87%8F%E7%9A%84%E4%BA%A7%E7%94%9F"><span class="nav-number">6.2.</span> <span class="nav-text">数据信号测试向量的产生</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%97%B6%E9%92%9F%E4%BF%A1%E5%8F%B7%E6%B5%8B%E8%AF%95%E5%90%91%E9%87%8F%E7%9A%84%E4%BA%A7%E7%94%9F"><span class="nav-number">6.3.</span> <span class="nav-text">时钟信号测试向量的产生</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%80%BB%E7%BA%BF%E4%BF%A1%E5%8F%B7%E6%B5%8B%E8%AF%95%E5%90%91%E9%87%8F%E7%9A%84%E4%BA%A7%E7%94%9F"><span class="nav-number">6.4.</span> <span class="nav-text">总线信号测试向量的产生</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%94%A8%E6%88%B7%E8%87%AA%E5%AE%9A%E4%B9%89%E5%85%83%E4%BB%B6%E6%A8%A1%E5%9E%8B"><span class="nav-number">7.</span> <span class="nav-text">用户自定义元件模型</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%9F%BA%E6%9C%AC%E9%97%A8%E7%BA%A7%E5%85%83%E4%BB%B6%E5%92%8C%E6%A8%A1%E5%9D%97%E7%9A%84%E5%BB%B6%E6%97%B6%E5%BB%BA%E6%A8%A1"><span class="nav-number">8.</span> <span class="nav-text">基本门级元件和模块的延时建模</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E9%97%A8%E7%BA%A7%E5%BB%B6%E6%97%B6%E5%BB%BA%E6%A8%A1"><span class="nav-number">8.1.</span> <span class="nav-text">门级延时建模</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E9%97%A8%E7%BA%A7%E5%BB%B6%E6%97%B6%E7%9A%84%E5%9F%BA%E6%9C%AC%E5%BB%B6%E6%97%B6%E8%A1%A8%E8%BE%BE%E5%BD%A2%E5%BC%8F"><span class="nav-number">8.1.1.</span> <span class="nav-text">门级延时的基本延时表达形式</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E9%97%A8%E7%BA%A7%E5%BB%B6%E6%97%B6%E7%9A%84%E6%9C%80%E5%B0%8F-%E5%85%B8%E5%9E%8B-%E6%9C%80%E5%A4%A7%E5%BB%B6%E6%97%B6%E8%A1%A8%E8%BE%BE%E5%BD%A2%E5%BC%8F"><span class="nav-number">8.1.2.</span> <span class="nav-text">门级延时的最小, 典型, 最大延时表达形式</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%A8%A1%E5%9D%97%E5%BB%B6%E6%97%B6%E5%BB%BA%E6%A8%A1"><span class="nav-number">8.2.</span> <span class="nav-text">模块延时建模</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%BB%B6%E6%97%B6%E8%AF%B4%E6%98%8E%E5%9D%97"><span class="nav-number">8.2.1.</span> <span class="nav-text">延时说明块</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E8%B7%AF%E5%BE%84%E5%BB%B6%E6%97%B6%E7%9A%84%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F"><span class="nav-number">8.2.2.</span> <span class="nav-text">路径延时的描述方式</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#specparam%E5%A3%B0%E6%98%8E%E8%AF%AD%E5%8F%A5"><span class="nav-number">8.2.3.</span> <span class="nav-text">specparam声明语句</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BC%96%E8%AF%91%E9%A2%84%E5%A4%84%E7%90%86%E8%AF%AD%E5%8F%A5"><span class="nav-number">9.</span> <span class="nav-text">编译预处理语句</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%AE%8F%E5%AE%9A%E4%B9%89"><span class="nav-number">9.1.</span> <span class="nav-text">宏定义</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#Verilog-HDL%E6%B5%8B%E8%AF%95%E6%96%B9%E6%B3%95%E7%AE%80%E4%BB%8B"><span class="nav-number">10.</span> <span class="nav-text">Verilog HDL测试方法简介</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B9%A0%E9%A2%98"><span class="nav-number">11.</span> <span class="nav-text">习题</span></a></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="SiyuanLei"
      src="/images/femboy.jpg">
  <p class="site-author-name" itemprop="name">SiyuanLei</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">47</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
          <a href="/categories/">
        <span class="site-state-item-count">21</span>
        <span class="site-state-item-name">categories</span></a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">38</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author animated">
      <span class="links-of-author-item">
        <a href="https://github.com/SiyuanLei041011" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;SiyuanLei041011" rel="noopener me" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:SiyuanLei041011@gmail.com" title="E-Mail → mailto:SiyuanLei041011@gmail.com" rel="noopener me" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://twitter.com/Esther041011" title="Twitter → https:&#x2F;&#x2F;twitter.com&#x2F;Esther041011" rel="noopener me" target="_blank"><i class="fab fa-twitter fa-fw"></i>Twitter</a>
      </span>
  </div>

        </div>
      </div>
    </div>

    
    <div class="sidebar-inner sidebar-blogroll">
      <div class="links-of-blogroll animated">
        <div class="links-of-blogroll-title"><i class="fa fa-globe fa-fw"></i>
          Links
        </div>
        <ul class="links-of-blogroll-list">
            <li class="links-of-blogroll-item">
              <a href="https://arxiv.org/" title="https:&#x2F;&#x2F;arxiv.org&#x2F;" rel="noopener" target="_blank">Arxiv</a>
            </li>
            <li class="links-of-blogroll-item">
              <a href="https://libgen.onl/library-genesis/" title="https:&#x2F;&#x2F;libgen.onl&#x2F;library-genesis&#x2F;" rel="noopener" target="_blank">LibGen</a>
            </li>
            <li class="links-of-blogroll-item">
              <a href="http://down.wlwkw.cn:8888/" title="http:&#x2F;&#x2F;down.wlwkw.cn:8888&#x2F;" rel="noopener" target="_blank">EBook</a>
            </li>
        </ul>
      </div>
    </div>
  </aside>


    </div>

    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="en">
    <link itemprop="mainEntityOfPage" href="http://example.com/2025/05/04/Verilog%E7%AC%AC%E4%BA%94%E7%AB%A0/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/femboy.jpg">
      <meta itemprop="name" content="SiyuanLei">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="SiyuanLei's Blog">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork">
      <meta itemprop="name" content="第五章:仿真验证和Testbench编写 | SiyuanLei's Blog">
      <meta itemprop="description" content="">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          第五章:仿真验证和Testbench编写
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">Posted on</span>

      <time title="Created: 2025-05-04 00:00:00" itemprop="dateCreated datePublished" datetime="2025-05-04T00:00:00+08:00">2025-05-04</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">Edited on</span>
      <time title="Modified: 2026-01-15 07:56:37" itemprop="dateModified" datetime="2026-01-15T07:56:37+08:00">2026-01-15</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">In</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/EE/" itemprop="url" rel="index"><span itemprop="name">EE</span></a>
        </span>
          , 
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/EE/%E6%95%B0%E5%AD%97%E8%AE%BE%E8%AE%A1/" itemprop="url" rel="index"><span itemprop="name">数字设计</span></a>
        </span>
          , 
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/EE/%E6%95%B0%E5%AD%97%E8%AE%BE%E8%AE%A1/Verilog/" itemprop="url" rel="index"><span itemprop="name">Verilog</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody"><h2 id="Verilog-HDL电路仿真和验证概述">Verilog HDL电路仿真和验证概述</h2>
<p>仿真, 也称模拟, 是通过EDA仿真工具, 对所设计的电路或系统输入测试信号, 然后根据输出信号(如波形, 文本或者VCD文件)与期望值进行比较, 来确认是否得到与所期望一致的设计结果, 从而验证设计的正确性.</p>
<p>在设计过程中, 仿真是在综合之前完成的, 这就是通常所说的行为级仿真, RTL仿真或者前仿真. 在RTL设计阶段只包含了时钟和时序, 并未包含门延时和线延时. 因此RTL仿真对于时钟来说是正确的, 并且不用考虑竞争冒险, 毛刺, 建立和保持时间以及其他一些详细的问题.</p>
<p>验证则是一系列测试平台的集合, 是一个证明设计思路如何实现及保证设计在功能上正确的过程. 验证在Verilog HDL设计中分为4个阶段:</p>
<ol>
<li>功能验证</li>
<li>综合后验证</li>
<li>时序验证</li>
<li>板级验证</li>
</ol>
<p>前三个验证是在PC平台上依靠EDA工具来完成的, 最后一个阶段则需要在真正的硬件平台(如FPGA, CPLD等)上进行, 需要借助一些调试工具和专业的分析仪来测试.</p>
<p>常用的功能验证有黑盒法, 白盒法, 灰盒法.</p>
<ol>
<li>黑盒法: 把测试代码看成一个黑盒, 不需要考虑内部逻辑结构和特性, 只需要根据程序的需求规格说明书, 检查程序的功能是否符合其功能的说明.</li>
<li>白盒法: 白盒法又称为结构测试或逻辑驱动测试, 它是按照RTL级代码内部结构进行测试, 通过测试来检验RTL级代码内部实现是否按照设计规格说明书的规定正常运行, 检验RTL代码的每条路径是否能按照预定要求正确工作.</li>
<li>灰盒法: 介于黑盒法和白盒法之间的一种测试方法.</li>
</ol>
<h2 id="Verilog-HDL测试程序设计基础">Verilog HDL测试程序设计基础</h2>
<h3 id="Testbench及其结构">Testbench及其结构</h3>
<p>在Verilog HDL中, 常采用测试平台(Testbench)方式进行仿真和验证. 仿真时, Testbench用来产生测试激励给待验证设计(Design Under Verification, DUV), 或者称为待测试设计(Design Under Test, DUT), 同时检查DUV/DUT的输出是否与期望一致, 从而达到验证设计功能的目的.</p>
<p>编写Testbench需要注意的问题:</p>
<ol>
<li>Testbench代码不需要可综合性, 不会被实现为电路.</li>
<li>行为级描述效率高. Verilog HDL有5个描述层次, 分别为开关级, 门级, RTL级, 算法级, 系统级.</li>
<li>结构化, 程式化的描述方式</li>
</ol>
<h3 id="测试平台举例">测试平台举例</h3>
<h4 id="组合逻辑电路仿真环境的搭建">组合逻辑电路仿真环境的搭建</h4>
<p>组合逻辑电路的仿真验证, 主要是检查设计结果是否符合电路真值表的功能, 因此在搭建仿真环境时, 用<code>initial</code>语句把被测试电路的输入按照真值表提供的数据变化作为测试条件. 组合逻辑电路的特点决定了仿真中只需对输入信号进行设计即可, 没有时序, 定时信息和全局复位, 置位等需求.</p>
<p>下面搭建全加器的仿真环境</p>
<table>
<thead>
<tr>
<th style="text-align:center">a</th>
<th style="text-align:center">b</th>
<th style="text-align:center">ci</th>
<th style="text-align:center">so</th>
<th style="text-align:center">co</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> adder1(a,b,ci,so,co);</span><br><span class="line">    <span class="keyword">input</span>   a,b,ci;</span><br><span class="line">    <span class="keyword">output</span>  so,co;</span><br><span class="line">    <span class="keyword">assign</span>  &#123;co,so&#125;=a+b+ci;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> adder1_tb;</span><br><span class="line">    <span class="keyword">wire</span>    so,co;</span><br><span class="line">    <span class="keyword">reg</span>     a,b,ci;</span><br><span class="line">    adder1  U1(a,b,ci,so,so);<span class="comment">//模块实例化</span></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">                a=<span class="number">0</span>;b=<span class="number">0</span>;ci=<span class="number">0</span>;</span><br><span class="line">            #<span class="number">20</span> a=<span class="number">0</span>;b=<span class="number">0</span>;ci=<span class="number">1</span>;</span><br><span class="line">            #<span class="number">20</span> a=<span class="number">0</span>;b=<span class="number">1</span>;ci=<span class="number">0</span>;</span><br><span class="line">            #<span class="number">20</span> a=<span class="number">0</span>;b=<span class="number">1</span>;ci=<span class="number">1</span>;</span><br><span class="line">            #<span class="number">20</span> a=<span class="number">1</span>;b=<span class="number">0</span>;ci=<span class="number">0</span>;</span><br><span class="line">            #<span class="number">20</span> a=<span class="number">1</span>;b=<span class="number">0</span>;ci=<span class="number">1</span>;</span><br><span class="line">            #<span class="number">20</span> a=<span class="number">1</span>;b=<span class="number">1</span>;ci=<span class="number">0</span>;</span><br><span class="line">            #<span class="number">20</span> a=<span class="number">1</span>;b=<span class="number">1</span>;ci=<span class="number">1</span>;</span><br><span class="line">            #<span class="number">200</span> <span class="built_in">$finish</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="时序逻辑电路仿真环境的搭建">时序逻辑电路仿真环境的搭建</h4>
<p>时序逻辑电路仿真环境的搭建要求与组合逻辑电路基本相同, 但是需要考虑时序, 定时信息和全局复位, 置位等信号要求, 并定义这些信号.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> cnt10(clk,rst,ena,q,cnt)</span><br><span class="line">    <span class="keyword">input</span>           clk,rst,ena;</span><br><span class="line">    <span class="keyword">output</span>  [<span class="number">3</span>:<span class="number">0</span>]   q;</span><br><span class="line">    <span class="keyword">output</span>          cnt;</span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">3</span>:<span class="number">0</span>]   q;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(rst)         q=<span class="number">4&#x27;b0000</span>;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(ena)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span>(q&lt;<span class="number">9</span>) q=q+<span class="number">1</span>;</span><br><span class="line">                    <span class="keyword">else</span>    q=<span class="number">0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">assign</span>  cnt=q[<span class="number">3</span>]&amp;q[<span class="number">0</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> cnt10_tb;</span><br><span class="line">    <span class="keyword">reg</span>         clk,rst,ena;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]  q;</span><br><span class="line">    <span class="keyword">wire</span>        cnt;</span><br><span class="line">    cnt10 U1(clk,rst,ena,q,cnt);</span><br><span class="line">    <span class="keyword">always</span> #<span class="number">50</span>  clk=~clk;</span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            clk=<span class="number">0</span>;rst=<span class="number">0</span>;ena=<span class="number">1</span>;</span><br><span class="line">            #<span class="number">1200</span>   rst=<span class="number">1</span>;</span><br><span class="line">            #<span class="number">120</span>    rst=<span class="number">0</span>;</span><br><span class="line">            #<span class="number">2000</span>   ena=<span class="number">0</span>;</span><br><span class="line">            #<span class="number">200</span>    ena=<span class="number">1</span>;</span><br><span class="line">            #<span class="number">20000</span>  <span class="built_in">$finish</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span>   </span><br></pre></td></tr></table></figure>
<h2 id="与仿真相关的系统任务">与仿真相关的系统任务</h2>
<h3 id="display与-write">$display与$write</h3>
<p>Verilog HDL有两种主要的标准输出任务: <code>$display</code>和 <code>$write</code>. 这两个系统函数用来输出信息且语法格式相同.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">$display</span>(<span class="string">&quot;&lt;format_specifiers&gt;&quot;</span>,&lt;signal1,signal2,...,signaln&gt;);</span><br><span class="line"><span class="built_in">$write</span>(<span class="string">&quot;&lt;format_specifiers&gt;&quot;</span>,&lt;signal1,signal2,...,signaln&gt;);</span><br></pre></td></tr></table></figure>
<p>其中<code>&quot;&lt;format_specifiers&gt;&quot;</code>称为格式控制, <code>&lt;signal1,signal2,...,signaln&gt;</code>称为信号控制列表.</p>
<p><code>$display</code>将特定信息输入到标准输出设备, 并且带有行结束字符, 即自动地在输出后进行换行;但是<code>$write</code>输出特点信息时不自动换行, 如果想要在一行中输出多个信息, 可以使用<code>$write</code>.</p>
<p>输出格式说明由<code>%</code>和格式字符组成, 其作用是将输出的数据转换成指定的格式输出, 格式说明总是由<code>%</code>开始, 后面加上一个字母选择特定的输出格式. 见下表</p>
<table>
<thead>
<tr>
<th>输出格式</th>
<th>说明</th>
<th>输出格式</th>
<th>说明</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>%h %H</code></td>
<td>以十六进制数输出</td>
<td><code>%m %M</code></td>
<td>输出等级层次的名字</td>
</tr>
<tr>
<td><code>%d %D</code></td>
<td>以十进制数输出</td>
<td><code>%s %S</code></td>
<td>以字符串的形式输出</td>
</tr>
<tr>
<td><code>%o %O</code></td>
<td>以八进制数输出</td>
<td><code>%t %T</code></td>
<td>以当前的时间格式输出</td>
</tr>
<tr>
<td><code>%b %B</code></td>
<td>以二进制数输出</td>
<td><code>%e %E</code></td>
<td>以指数的形式输出实数型</td>
</tr>
<tr>
<td><code>%c %C</code></td>
<td>以ASCII码字符的形式输出</td>
<td><code>%f %F</code></td>
<td>以十进制数的形式输出实型数</td>
</tr>
<tr>
<td><code>%v %V</code></td>
<td>输出wire型数据信号强度</td>
<td><code>%g %G</code></td>
<td>以指数或十进制数的形式输出实型数</td>
</tr>
</tbody>
</table>
<p>下面是一些特殊的字符</p>
<table>
<thead>
<tr>
<th>换码序列</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>\n</code></td>
<td>换行</td>
</tr>
<tr>
<td><code>\t</code></td>
<td>横向跳格, 即调到下一个输出区</td>
</tr>
<tr>
<td><code>\\</code></td>
<td>反斜杠字符<code>\</code></td>
</tr>
<tr>
<td><code>\&quot;</code></td>
<td>双引号字符<code>&quot;</code></td>
</tr>
<tr>
<td><code>\o</code></td>
<td>1到3位的八进制数代表的字符</td>
</tr>
<tr>
<td><code>%%</code></td>
<td>百分符号<code>%</code></td>
</tr>
</tbody>
</table>
<p>使用举例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> disp_tb;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] rval;</span><br><span class="line">    <span class="keyword">pulldown</span>(pd);</span><br><span class="line">        intial</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                rval=<span class="number">101</span>;</span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;\\\t%%\n\&quot;\123&quot;</span>);     <span class="comment">//八进制数123就是字符S</span></span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;rval=%h hex %d decimal&quot;</span>, rval, rval);</span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;rval=%o otal %b binary&quot;</span>, rval, rval);</span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;rval has %c ASCII character value&quot;</span>, rval);</span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;pd strength value is %v&quot;</span>, pd);</span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;current scope is %m&quot;</span>);</span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;%s is ASCII value for 101&quot;</span>, <span class="number">101</span>);</span><br><span class="line">                <span class="built_in">$write</span>(<span class="string">&quot;simulation time is&quot;</span>);</span><br><span class="line">                <span class="built_in">$write</span>(<span class="string">&quot;%t\n&quot;</span>, <span class="built_in">$time</span>);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>输出结果为</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">\%</span><br><span class="line"><span class="string">&quot;S</span></span><br><span class="line"><span class="string">rval=00000065 hex 101 decimal</span></span><br><span class="line"><span class="string">rval=00000000145 otal 00000000000000000000000001100101 binary</span></span><br><span class="line"><span class="string">rval has e ASCII character value</span></span><br><span class="line"><span class="string">pd strength value is StX</span></span><br><span class="line"><span class="string">current scope is disp</span></span><br><span class="line"><span class="string">e is ASCII value for 101</span></span><br><span class="line"><span class="string">simulation time is 0</span></span><br></pre></td></tr></table></figure>
<h3 id="monitor与-strobe">$monitor与$strobe</h3>
<p><code>$monitor</code>和<code>$strobe</code>都属于信号的输出显示的系统任务, 同时它们也提供了监控和输出参数列表中字符或变量的值的功能.</p>
<p><code>$monitor</code>的语法格式如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">$monitor</span>(<span class="string">&quot;&lt;format_specifiers&gt;&quot;</span>, &lt;signal1, signal2, ..., signaln&gt;);</span><br></pre></td></tr></table></figure>
<p><code>$monitor</code>提供了监控和输出参数列表中的表达式或变量值的功能. 其参数列表中输出控制格式字符串和输出列表的规则与<code>$display</code>一样. 当启动一个带有一个或者多个参数的<code>$monitor</code>任务时, 仿真器则会建立一个处理机制, 使得每当参数列表中变量或者表达式的值<strong>发生变化</strong>时, <strong>整个</strong>参数列表中变量或表达式的值都会被输出显式. 如果同一时刻多个参数的值发生变化, 那么在该时刻只输出一次.</p>
<p>使用举例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">$monitor</span>(<span class="built_in">$time</span>, , <span class="string">&quot;rxd=%b txd=%b&quot;</span>, rxd, rxd);</span><br></pre></td></tr></table></figure>
<p>说明: <code>$monitor</code>中, 参数可以是<code>$time</code>系统函数, 这样参数列表中变量或者表达式的值发生变化时, 对应的时刻可以通过标明同一时刻的多行输出来显示. 上面的语句中<code>, ,</code>表示一个空参数, 输出一个空格.</p>
<p><code>$monitor</code>还提供了两个常用的系统任务<code>$monitoron</code>和<code>$monitoroff</code>, 它们的作用是通过打开和关闭监控标志来控制监控任务<code>$monitor</code>的启动和停止. 通常在通过调用<code>$monitoron</code>启动<code>$monitor</code>时, 不管参数列表中的值是否发生变化, 总是立刻输出当前时刻参数列表中的值, 这在用于监控的初始时刻设定初始比较值. 缺省情况下, 控制标准在仿真的起始时刻就已经打开了. 在多模块调试的情况下, 许多模块中都调用了<code>$monitor</code>, 但是因为任何一个时刻都只能有一个<code>$monitor</code>工作, 因此需要配合<code>$monitoron</code>和<code>$monitoroff</code>使用, 也就是说, 把需要监视的模块用<code>$monitoron</code>打开, 在监视完毕之后及时用<code>$monitoroff</code>关闭, 以便把<code>$monitor</code>让给其他模块使用.</p>
<p><code>$monitor</code>和<code>$display</code>的不同之处还在于前者往往在<code>initial</code>块中调用, 只要不调用<code>$monitoroff</code>, <code>$monitor</code>就会不间断地对所设定的信号进行监控.</p>
<p>使用举例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> monitor_tb;</span><br><span class="line">    <span class="keyword">integer</span> a, b;</span><br><span class="line">        <span class="keyword">initial</span></span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                a=<span class="number">2</span>;</span><br><span class="line">                b=<span class="number">4</span>;</span><br><span class="line">                <span class="keyword">forever</span></span><br><span class="line">                    <span class="keyword">begin</span></span><br><span class="line">                        #<span class="number">5</span> a=a+b;</span><br><span class="line">                        #<span class="number">5</span> b=a-<span class="number">1</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">initial</span> #<span class="number">40</span> <span class="built_in">$finish</span>;</span><br><span class="line">        <span class="keyword">initial</span></span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                <span class="built_in">$monitor</span>(<span class="built_in">$time</span>, <span class="string">&quot;a=%d, b=%d&quot;</span>, a, b);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>输出结果为</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="number">0</span>    a=<span class="number">2</span>,  b=<span class="number">4</span></span><br><span class="line"><span class="number">5</span>    a=<span class="number">6</span>,  b=<span class="number">4</span></span><br><span class="line"><span class="number">10</span>   a=<span class="number">6</span>,  b=<span class="number">5</span></span><br><span class="line"><span class="number">15</span>   a=<span class="number">11</span>, b=<span class="number">5</span></span><br><span class="line"><span class="number">20</span>   a=<span class="number">11</span>, b=<span class="number">10</span></span><br><span class="line"><span class="number">25</span>   a=<span class="number">21</span>, b=<span class="number">10</span></span><br><span class="line"><span class="number">30</span>   a=<span class="number">21</span>, b=<span class="number">20</span></span><br><span class="line"><span class="number">35</span>   a=<span class="number">41</span>, b=<span class="number">20</span></span><br></pre></td></tr></table></figure>
<p><code>$strobe</code>的语法格式如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">$strobe</span>(&lt;functions_or_signals&gt;);</span><br><span class="line"><span class="built_in">$strobe</span>(<span class="string">&quot;&lt;string_and/or_variables&gt;&quot;</span>, &lt;functions_or_signals&gt;);</span><br></pre></td></tr></table></figure>
<p><code>$strobe</code>系统任务用于某时刻所有时间处理完后, 在这个时间步的结尾输出一行格式化的文本. Verilog HDL提供了除<code>$strobe</code>外的其他几个相关的扩展系统任务, 见下表</p>
<table>
<thead>
<tr>
<th>系统任务</th>
<th>说明</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>$strobe</code></td>
<td>在所有时间处理完后, 以十进制格式输出一行格式化的文本</td>
</tr>
<tr>
<td><code>$strobeb</code></td>
<td>在所有时间处理完后, 以二进制格式输出一行格式化的文本</td>
</tr>
<tr>
<td><code>$strobeo</code></td>
<td>在所有时间处理完后, 以八进制格式输出一行格式化的文本</td>
</tr>
<tr>
<td><code>$strobeh</code></td>
<td>在所有时间处理完后, 以十六进制格式输出一行格式化的文本</td>
</tr>
</tbody>
</table>
<p>这些系统任务在指定时间显示模拟数据, 但是这种任务的执行是在该特定时间步结束时才显示模拟数据. &quot;时间步结束&quot;指的是对于指定时间步内的所有时间都已经处理了. <code>$strobe</code>任务的参数定义和<code>$monitor</code>相同, 但是<code>$strobe</code>任务在被调用时刻所有的赋值语句都完成后, 才输出相应的文字信息. 因此<code>$strobe</code>任务提供了另一种数据显示机制, 可以保证数据只在所有赋值语句执行完毕之后才被显示.</p>
<p>使用举例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> strobe_tb;</span><br><span class="line">    <span class="keyword">reg</span> a, b;</span><br><span class="line">        <span class="keyword">initial</span></span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                a=<span class="number">0</span>;</span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;a by display is: &quot;</span>, a);</span><br><span class="line">                <span class="built_in">$strobe</span>(<span class="string">&quot;a by strobe is: &quot;</span>, a);</span><br><span class="line">                a=<span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">initial</span></span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                b&lt;=<span class="number">0</span>;</span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;b by display is: &quot;</span>, b);</span><br><span class="line">                <span class="built_in">$strobe</span>(<span class="string">&quot;b by strobe is: &quot;</span>, b);</span><br><span class="line">                #<span class="number">5</span>;</span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;#5 b by display is: &quot;</span>, b);</span><br><span class="line">                <span class="built_in">$strobe</span>(<span class="string">&quot;#5 b by strobe is: &quot;</span>, b);</span><br><span class="line">                b&lt;=<span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>输出结果:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">a by display is: <span class="number">0</span></span><br><span class="line">b by display is: x</span><br><span class="line">a by strobe is: <span class="number">1</span></span><br><span class="line">b by strobe is: <span class="number">0</span></span><br><span class="line">#<span class="number">5</span> b by display is: <span class="number">0</span></span><br><span class="line">#<span class="number">5</span> b by strobe is: <span class="number">1</span></span><br></pre></td></tr></table></figure>
<h3 id="time与-realtime">$time与$realtime</h3>
<p><code>$time</code>和<code>$realtime</code>这两个函数被调用后都返回当前时刻相对开始仿真时的时间值, 前者以64位整数值的形式返回, 后者以实型数据的形式返回仿真时间.</p>
<p>使用举例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> time_tb;</span><br><span class="line">    <span class="keyword">reg</span> ts;</span><br><span class="line">    <span class="keyword">parameter</span> delay=<span class="number">2</span>;</span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            #delay ts=<span class="number">1</span>;</span><br><span class="line">            #delay ts=<span class="number">0</span>;</span><br><span class="line">            #delay ts=<span class="number">1</span>;</span><br><span class="line">            #delay ts=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="built_in">$monitor</span>(<span class="built_in">$time</span>, , , <span class="string">&quot;ts=%b&quot;</span>, ts);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>输出为:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="number">0</span>  ts=x</span><br><span class="line"><span class="number">2</span>  ts=<span class="number">1</span></span><br><span class="line"><span class="number">4</span>  ts=<span class="number">0</span></span><br><span class="line"><span class="number">6</span>  ts=<span class="number">1</span></span><br><span class="line"><span class="number">8</span>  ts=<span class="number">0</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> realtime_tb;</span><br><span class="line">    <span class="keyword">reg</span> set;</span><br><span class="line">    <span class="keyword">parameter</span> p=<span class="number">2</span>;</span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="built_in">$monitor</span>(<span class="built_in">$realtime</span>, , <span class="string">&quot;set=%b&quot;</span>, set);</span><br><span class="line">            #p set=<span class="number">0</span>;</span><br><span class="line">            #p set=<span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>输出为:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="number">0</span> set=x</span><br><span class="line"><span class="number">2</span> set=<span class="number">0</span></span><br><span class="line"><span class="number">4</span> set=<span class="number">1</span></span><br></pre></td></tr></table></figure>
<h3 id="finish与-stop">$finish与$stop</h3>
<p>系统任务<code>\$finish</code>和<code>\$stop</code>用于对仿真过程的控制, 分别表示结束仿真和中断仿真. 语法格式如下</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">$finish</span></span><br><span class="line"><span class="built_in">$finish</span>(n)</span><br><span class="line"><span class="built_in">$stop</span></span><br><span class="line"><span class="built_in">$stop</span>(n)</span><br></pre></td></tr></table></figure>
<p>其中参数n的含义如下表:</p>
<table>
<thead>
<tr>
<th>n的取值</th>
<th>含义</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>不输出任何信息</td>
</tr>
<tr>
<td>1</td>
<td>给出仿真时间和位置</td>
</tr>
<tr>
<td>2</td>
<td>给出仿真时间和位置,同时还有所用memory及CPU时间的统计</td>
</tr>
</tbody>
</table>
<p>系统任务<code>$finish</code>的作用是退出仿真器, 返回主操作系统, 也就是结束仿真过程. 可以带上参数, 输出不同的信息. 如果不带参数, 则默认设置为1.</p>
<p>系统任务<code>$stop</code>的作用是把EDA工具暂停, 在仿真环境下给出一个交互式的命令提示符, 将控制权交给用户.</p>
<p>使用举例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> finish_tb;</span><br><span class="line">    <span class="keyword">integer</span> a, b;</span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            a=<span class="number">2</span>;</span><br><span class="line">            b=<span class="number">4</span>;</span><br><span class="line">            <span class="keyword">forever</span></span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    #<span class="number">5</span> a=a+b;</span><br><span class="line">                    #<span class="number">5</span> b=a-<span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">initial</span> #<span class="number">40</span> <span class="built_in">$finish</span>;    <span class="comment">//程序执行到第40个时间单位时退出仿真器</span></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="built_in">$monitor</span>(<span class="built_in">$time</span>, <span class="string">&quot;a=%d, b=%d&quot;</span>, a, b);</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> stop_tb;</span><br><span class="line">    <span class="keyword">integer</span> a, b;</span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            a=<span class="number">2</span>;</span><br><span class="line">            b=<span class="number">4</span>;</span><br><span class="line">            <span class="keyword">forever</span></span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    #<span class="number">5</span> a=a+b;</span><br><span class="line">                    #<span class="number">5</span> b=a-<span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">initial</span> #<span class="number">40</span> <span class="built_in">$stop</span>;  <span class="comment">//程序执行到第40个时间单位时停止仿真，将EDA仿真器设置为暂停模式</span></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="built_in">$monitor</span>(<span class="built_in">$time</span>, <span class="string">&quot;a=%d, b=%d&quot;</span>, a, b);</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="readmemh与-readmemb">$readmemh与$readmemb</h3>
<p><code>$readmemh</code>和<code>$readmemb</code>用来从文件中读取数据到存储器中. 这两个系统任务可以在仿真的任何时刻被执行使用, 其语法格式如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">$readmemb</span>(<span class="string">&quot;&lt;file_name&gt;&quot;</span>,&lt;memory_name&gt;);</span><br><span class="line"><span class="built_in">$readmemb</span>(<span class="string">&quot;&lt;file_name&gt;&quot;</span>,&lt;memory_name&gt;,&lt;start_addr&gt;);</span><br><span class="line"><span class="built_in">$readmemb</span>(<span class="string">&quot;&lt;file_name&gt;&quot;</span>,&lt;memory_name&gt;,&lt;start_addr&gt;,&lt;finish_addr&gt;);</span><br><span class="line"><span class="built_in">$readmemh</span>(<span class="string">&quot;&lt;file_name&gt;&quot;</span>,&lt;memory_name&gt;);</span><br><span class="line"><span class="built_in">$readmemh</span>(<span class="string">&quot;&lt;file_name&gt;&quot;</span>,&lt;memory_name&gt;,&lt;start_addr&gt;);</span><br><span class="line"><span class="built_in">$readmemh</span>(<span class="string">&quot;&lt;file_name&gt;&quot;</span>,&lt;memory_name&gt;,&lt;start_addr&gt;,&lt;finish_addr&gt;);</span><br></pre></td></tr></table></figure>
<p>在这两个任务系统中, 被读取的数据文件的内容只能包含空白位置(空格, 换行符, 制表符(tab)和form-feeds), 注释行(<code>//</code>和<code>/**/</code>形式), 二进制或十六进制数字. 数字中不能包含位宽说明和格式说明, 对于<code>$readmemb</code>, 每个数字必须是二进制; 对于<code>$readmemh</code>, 每个数字必须是十六进制. 不定值<code>x/X</code>, 高阻值<code>z/Z</code>和下划线<code>_</code>的使用方法与Verilog HDL中的一样. 数字必须用空白位置或者注释行分开.</p>
<p>示例如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> read_mem_tb;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] memory_b [<span class="number">0</span>:<span class="number">7</span>];</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] memory_h [<span class="number">0</span>:<span class="number">31</span>];</span><br><span class="line">    <span class="keyword">integer</span>   i;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$readmemb</span>(<span class="string">&quot;init_b.txt&quot;</span>, memory_b);<span class="comment">//把数据文件init_b.txt读取到存储器中给定的地址</span></span><br><span class="line">        <span class="built_in">$readmemh</span>(<span class="string">&quot;init_h.txt&quot;</span>, memory_h);<span class="comment">//把数据文件init_h.txt读取到存储器中给定的地址</span></span><br><span class="line">        <span class="keyword">for</span>(i=<span class="number">0</span>; i&lt;<span class="number">8</span>; i=i+<span class="number">1</span>)<span class="comment">//显示存储器中的内容</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="built_in">$display</span>(<span class="string">&quot;memory_b [%0d]=%b&quot;</span>, i, memory_b[i]);</span><br><span class="line">            <span class="built_in">$display</span>(<span class="string">&quot;memory_h [%0h]=%h&quot;</span>, i, memory_h[i]);</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>文件init_b.txt和init_h.txt包含初始化数据. 用<code>@&lt;address&gt;</code>在数据文件中指定地址如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">init_b<span class="variable">.txt</span>文件:</span><br><span class="line">    @<span class="number">002</span></span><br><span class="line">    <span class="number">11111111</span> <span class="number">01010101</span></span><br><span class="line">    <span class="number">00000000</span> <span class="number">10101010</span></span><br><span class="line">    @<span class="number">006</span></span><br><span class="line">    <span class="number">1111</span>zzzz <span class="number">00001111</span></span><br><span class="line">init_h<span class="variable">.txt</span>文件:</span><br><span class="line">    @<span class="number">001</span></span><br><span class="line">    <span class="number">0000_0000_0000_0000_0000_0000_0000_0011</span></span><br><span class="line">    <span class="number">0000_0000_0000_0000_0000_0000_0000_0111</span></span><br><span class="line">    <span class="number">0000_0000_0000_0000_0000_0000_0000_1111</span></span><br><span class="line">    <span class="number">0000_0000_0000_0000_0000_0000_0001_1111</span></span><br></pre></td></tr></table></figure>
<p>其中&quot;init_b.txt&quot;指定二进制数据从第二位地址开始写入, &quot;init_h.txt&quot;指定十六进制数据从第一位地址开始写入.</p>
<h3 id="random">$random</h3>
<p><code>$random</code>是产生随机数的系统函数, 每次使用该函数都会返回一个32位的随机数, 该随机数是一个带符号的整型数. 语法格式如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">$random</span>%&lt;number&gt;;</span><br></pre></td></tr></table></figure>
<p>当该函数被调用时, 就会返回一个32位的有符号整数.</p>
<p>一般用法为:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">$random</span> % b;</span><br></pre></td></tr></table></figure>
<p>其中<code>b</code>是一个常数且要求大于零, 它给出了一个范围在<code>-b+1~b-1</code>之间的随机数.</p>
<p>利用位拼接操作符<code>&#123;&#125;</code>可以将函数<code>$random</code>返回的有符号整数变为无符号整数, 用法为:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&#123;<span class="built_in">$random</span>&#125;%b;</span><br></pre></td></tr></table></figure>
<p>其中<code>b</code>是一个常数且要求大于零, 它给出了一个范围在<code>0~b-1</code>之间的随机数.</p>
<p>示例如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> random_pulse(dout);</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">9</span>:<span class="number">0</span>] dout;</span><br><span class="line">    <span class="keyword">reg</span>          dout;</span><br><span class="line">    <span class="keyword">integer</span> delay1, delay2, k;</span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">        #<span class="number">10</span> dout=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">for</span>(k=<span class="number">0</span>; k&lt;<span class="number">100</span>; k=k+<span class="number">1</span>)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                delay1=<span class="number">20</span>*(&#123;<span class="built_in">$random</span>&#125;%<span class="number">6</span>);        <span class="comment">//delay1在0~100ns范围内变化</span></span><br><span class="line">                delay2=<span class="number">20</span>*(<span class="number">1</span>+&#123;<span class="built_in">$random</span>&#125;%<span class="number">3</span>);      <span class="comment">//delay2在20~60ns范围内变化</span></span><br><span class="line">                #delay1 dout=<span class="number">1</span>&lt;&lt;(&#123;<span class="built_in">$random</span>&#125;%<span class="number">10</span>); <span class="comment">//dout的0~9位中随机出现1，且出现的时间在0~100ns范围内变化</span></span><br><span class="line">                #delay2 dout=<span class="number">0</span>;                 <span class="comment">//脉冲的宽度在20~60ns的范围变化</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="值变转储文件系统任务">值变转储文件系统任务</h3>
<h2 id="信号时间赋值语句">信号时间赋值语句</h2>
<p>在集成电路设计和验证阶段, 经常需要对特定信号进行延时来实现相应的时序控制, 或者避免信号冲突形成电路中的热点.</p>
<p>信号的时间延迟可以通过两类方式完成: 一类是延时控制, 它是行为语句的执行指定一个延迟时间的信号时间延迟方式, 可以分成串行延时控制, 并行延时控制, 阻塞式延时控制, 非阻塞延时控制; 另一类是事件控制, 它是行为语句的执行指定触发事件的信号延迟方式, 可以分成边沿触发事件控制和电平敏感事件控制.</p>
<ul>
<li>延时控制
<ul>
<li>串行延时控制</li>
<li>并行延时控制</li>
<li>阻塞式延时控制</li>
<li>非阻塞式延时控制</li>
</ul>
</li>
<li>事件控制
<ul>
<li>边沿触发事件控制</li>
<li>电平敏感事件控制</li>
</ul>
</li>
</ul>
<h3 id="时间延迟的语法说明">时间延迟的语法说明</h3>
<p>Verilog HDL的延时控制的语法格式有如下两类:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">#&lt;延迟时间&gt;行为语句;</span><br><span class="line">#&lt;延迟时间&gt;</span><br></pre></td></tr></table></figure>
<p>其中<code>#</code>是延时控制的关键字符, 后面跟需要延时的时间.</p>
<p>根据时间控制部分在过程赋值语句中出现的位置, 可以把过程赋值语句的时间控制分成外部时间控制方式和内部时间控制方式.</p>
<p>外部时间控制方式: 时间控制出现在整个过程赋值语句的最左端, 也就是出现在赋值目标变量的左边的时间控制方式. 例如:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">#<span class="number">5</span> a=b;</span><br></pre></td></tr></table></figure>
<p>这等价于</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        #<span class="number">5</span>;</span><br><span class="line">        a=b;</span><br><span class="line">    <span class="keyword">end</span><span class="comment">//这就是说先等5个时间单位，然后把b赋给a</span></span><br></pre></td></tr></table></figure>
<p>内部时间控制方式: 过程赋值语句中的时间控制部分还可以出现在&quot;赋值操作符&quot;和&quot;赋值表达式&quot;之间的时间控制方式. 例如:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">a=#<span class="number">5</span>b;</span><br></pre></td></tr></table></figure>
<p>等价于</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        temp=b;<span class="comment">//先求b的值</span></span><br><span class="line">        $<span class="number">5</span>;</span><br><span class="line">        a=temp;</span><br><span class="line">    <span class="keyword">end</span><span class="comment">//这就是说先把b求出来之后，等5个时间单位，然后赋给a</span></span><br></pre></td></tr></table></figure>
<h3 id="时间延迟的描述形式">时间延迟的描述形式</h3>
<h4 id="串行延时控制">串行延时控制</h4>
<p>串行延时控制是最常用的信号延时控制, 它是由<code>begin-end</code>过程块加上延时赋值语句构成, 其中延时赋值语句可以是外部时间控制方式, 也可以是内部时间控制方式.</p>
<p>例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> serial_delay(q0_out, q1_out);</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> q0_out, q1_out;</span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">                    q0_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">50</span>     q0_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">100</span>    q0_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">100</span>    q0_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">50</span>     q0_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">100</span>    q0_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">50</span>     q0_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">50</span>     q0_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">50</span>     q0_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">                     q1_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">100</span>     q1_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">100</span>     q1_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">50</span>      q1_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">100</span>     q1_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">50</span>      q1_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">100</span>     q1_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">50</span>      q1_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">50</span>      q1_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="并行延时控制">并行延时控制</h4>
<p>并行延时控制是由<code>fork-join</code>过程块加上延时赋值语句构成, 其中延时赋值语句可以是外部时间控制方式, 也可以是内部时间控制方式.</p>
<p>例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> parallel_delay(q0_out, q1_out);</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> q0_out, q1_out;</span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">fork</span></span><br><span class="line">                    q0_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">50</span>     q0_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">150</span>    q0_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">250</span>    q0_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">300</span>    q0_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">400</span>    q0_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">450</span>    q0_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">500</span>    q0_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">600</span>    q0_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">join</span></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">fork</span></span><br><span class="line">                     q1_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">100</span>     q1_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">200</span>     q1_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">250</span>     q1_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">350</span>     q1_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">400</span>     q1_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">500</span>     q1_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">            #<span class="number">550</span>     q1_out=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">600</span>     q1_out=<span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">join</span></span><br><span class="line"><span class="keyword">endmodule</span><span class="comment">//这个波形和串行延时控制中的例子的波形相同</span></span><br></pre></td></tr></table></figure>
<h4 id="阻塞式延时控制">阻塞式延时控制</h4>
<p>以赋值操作符<code>=</code>来标识的赋值操作称为&quot;阻塞式过程赋值&quot;, 阻塞式延时控制就是在阻塞式过程赋值的基础上加上延时控制.</p>
<p>例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        a=      <span class="number">0</span>;</span><br><span class="line">        a=#<span class="number">5</span>    <span class="number">1</span>;</span><br><span class="line">        a=#<span class="number">10</span>   <span class="number">0</span>;</span><br><span class="line">        a=#<span class="number">15</span>   <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>说明: 仿真开始时刻将0赋给<code>a</code>, 这条赋值语句完成后才执行下一条语句; 在第一条语句执行完后, 等待5个时间单位, 把1赋给<code>a</code>; 第三条赋值语句在第二条赋值语句执行完后等待10个时间单位后, 把0赋给<code>a</code>; 最后一条赋值语句在第三条赋值语句执行完后等待15个时间单位后, 将1赋给<code>a</code>.</p>
<h4 id="非阻塞式延时控制">非阻塞式延时控制</h4>
<p>以赋值操作符<code>&lt;=</code>来标识的赋值操作称为&quot;非阻塞式过程赋值&quot;, 非阻塞式延时控制就是在非阻塞式过程赋值的基础上加上延时控制.</p>
<p>例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        a&lt;=<span class="number">0</span>;</span><br><span class="line">        a&lt;=#<span class="number">5</span> <span class="number">1</span>;</span><br><span class="line">        a&lt;=#<span class="number">10</span> <span class="number">0</span>;</span><br><span class="line">        a&lt;=#<span class="number">15</span> <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>说明: 在仿真进程开始时刻同时执行四条延时赋值语句. 在仿真进程开始时, 把0赋给<code>a</code>; 在距离仿真开始时刻5个时间单位时, 将1赋给<code>a</code>; 在距离仿真开始时刻10个时间单位时, 将0赋给<code>a</code>; 在距离仿真开始时刻15个时间单位时, 将1赋给<code>a</code>;</p>
<p>例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> non_blocking_delay(q0_out, q1_out);</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> q0_out, q1_out;</span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            q0_out&lt;=         <span class="number">1&#x27;b0</span>;</span><br><span class="line">            q0_out&lt;=#<span class="number">50</span>      <span class="number">1&#x27;b1</span>;</span><br><span class="line">            q0_out&lt;=#<span class="number">150</span>     <span class="number">1&#x27;b0</span>;</span><br><span class="line">            q0_out&lt;=#<span class="number">250</span>     <span class="number">1&#x27;b1</span>;</span><br><span class="line">            q0_out&lt;=#<span class="number">300</span>     <span class="number">1&#x27;b0</span>;</span><br><span class="line">            q0_out&lt;=#<span class="number">400</span>     <span class="number">1&#x27;b1</span>;</span><br><span class="line">            q0_out&lt;=#<span class="number">450</span>     <span class="number">1&#x27;b0</span>;</span><br><span class="line">            q0_out&lt;=#<span class="number">500</span>     <span class="number">1&#x27;b1</span>;</span><br><span class="line">            q0_out&lt;=#<span class="number">600</span>     <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            q1_out&lt;=         <span class="number">1&#x27;b0</span>;</span><br><span class="line">            q1_out&lt;=#<span class="number">100</span>     <span class="number">1&#x27;b1</span>;</span><br><span class="line">            q1_out&lt;=#<span class="number">200</span>     <span class="number">1&#x27;b0</span>;</span><br><span class="line">            q1_out&lt;=#<span class="number">250</span>     <span class="number">1&#x27;b1</span>;</span><br><span class="line">            q1_out&lt;=#<span class="number">350</span>     <span class="number">1&#x27;b0</span>;</span><br><span class="line">            q1_out&lt;=#<span class="number">400</span>     <span class="number">1&#x27;b1</span>;</span><br><span class="line">            q1_out&lt;=#<span class="number">500</span>     <span class="number">1&#x27;b0</span>;</span><br><span class="line">            q1_out&lt;=#<span class="number">550</span>     <span class="number">1&#x27;b1</span>;</span><br><span class="line">            q1_out&lt;=#<span class="number">600</span>     <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span><span class="comment">//这个波形和串行延时控制中的例子的波形相同</span></span><br></pre></td></tr></table></figure>
<p>说明: 每一条延时赋值语句的执行不需要等待上一条延时赋值语句执行完之后再执行, 而是从仿真开始的时刻同时执行.</p>
<h3 id="边沿触发事件控制">边沿触发事件控制</h3>
<p>边沿事件控制方式是在指定的信号变化时刻, 即指定的信号跳变边沿才触发语句的执行, 而当信号处于稳定状态时则不会触发语句的执行.</p>
<p>边沿触发事件的语法格式有如下四种形式:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">@(&lt;事件表达式&gt;)行为语句;</span><br><span class="line">@(&lt;事件表达式&gt;);</span><br><span class="line">@(&lt;事件表达式<span class="number">1</span>&gt; <span class="keyword">or</span> &lt;事件表达式<span class="number">2</span>&gt; <span class="keyword">or</span> ... <span class="keyword">or</span> &lt;事件表达式n&gt;)行为语句;</span><br><span class="line">@(&lt;事件表达式<span class="number">1</span>&gt; <span class="keyword">or</span> &lt;事件表达式<span class="number">2</span>&gt; <span class="keyword">or</span> ... <span class="keyword">or</span> &lt;事件表达式n&gt;);</span><br></pre></td></tr></table></figure>
<p>其中<code>@</code>是边沿触发事件控制的标识符, <code>事件表达式</code>表示触发事件, <code>行为语句</code>表示触发时需要执行的操作. 而`事件表达式有如下三种形式:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">&lt;信号名&gt;</span><br><span class="line"><span class="keyword">posedge</span>&lt;信号名&gt;</span><br><span class="line"><span class="keyword">negedge</span>&lt;信号名&gt;</span><br></pre></td></tr></table></figure>
<p>逻辑信号的正负跳变定义如下表:</p>
<table>
<thead>
<tr>
<th>正跳变<code>posedge</code></th>
<th>负跳变<code>negedge</code></th>
</tr>
</thead>
<tbody>
<tr>
<td>0$\to$x</td>
<td>1$\to$x</td>
</tr>
<tr>
<td>0$\to$z</td>
<td>1$\to$z</td>
</tr>
<tr>
<td>0$\to$1</td>
<td>1$\to$0</td>
</tr>
<tr>
<td>x$\to$1</td>
<td>x$\to$0</td>
</tr>
<tr>
<td>z$\to$1</td>
<td>z$\to$0</td>
</tr>
</tbody>
</table>
<p>边沿触发的4种形式:</p>
<ol>
<li><code>@(&lt;事件表达式&gt;)行为语句;</code>: 只包含一个触发事件, 只有这个事件发生后, 后面的行为语句才能执行. 在仿真进程中遇到这种语句时, 如果指定的触发事件还没有发生, 则仿真进程就会停留在此处等待, 直到指定触发事件发生后才执行后面的行为语句, 仿真进制继续向下进行.</li>
<li><code>@(&lt;事件表达式&gt;);</code>: 在仿真进程中遇到这种语句时, 如果指定的触发事件还没有发生, 则仿真进程就会停留在此处等待, 直到指定触发事件发生后才开始下一条语句的执行.</li>
<li><code>@(&lt;事件表达式1&gt; or &lt;事件表达式2&gt; or ... or &lt;事件表达式n&gt;)行为语句;</code>: 只要其中任意一个触发事件发生, 后面的行为语句就会执行.</li>
<li><code>@(&lt;事件表达式1&gt; or &lt;事件表达式2&gt; or ... or &lt;事件表达式n&gt;);</code>: 只要其中任意一个触发事件发生, 仿真进程就会继续进行.</li>
</ol>
<h3 id="电平敏感事件控制">电平敏感事件控制</h3>
<p>电平敏感事件控制是在指定的条件表达式为真时启动需要执行的语句. 电平敏感事件控制是用关键词<code>wait</code>来表示的.</p>
<p>电平敏感事件控制的语法格式如下</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wait</span>(条件表达式) 行为语句;</span><br><span class="line"><span class="keyword">wait</span>(条件表达式);</span><br></pre></td></tr></table></figure>
<p>说明:</p>
<ol>
<li>电平敏感事件控制的第一种形式中包含了行为语句, 它可以是串行块也可以是并行块, 也可以是单条行为语句.行为语句执行条件是条件表达式的值为真. 当仿真进程执行到这条电平敏感事件控制语句时条件表达式的值为真, 那么语句块立即执行, 否则语句块要一直等到条件表达式的值变成真时才会执行.</li>
<li>电平敏感事件控制的第二种形式中没有包含行为语句. 在这种电平敏感事件控制下, 当仿真进程执行到这条电平敏感事件控制语句时条件表达式的值为真, 那么那么立即结束该<code>wait</code>事件控制语句的执行, 仿真进程继续进行; 当仿真进程执行到这条电平敏感事件控制语句时条件表达式的值为假, 那么仿真进程进入等待状态, 一直到条件表达式变成真时才退出等待状态, 同时结束<code>wait</code>语句的执行, 仿真进程继续进行.</li>
</ol>
<h2 id="任务和函数">任务和函数</h2>
<p>在行为级设计中, 设计者经常需要在程序的多个地方实现相同的功能. 因此有必要把这些相同的部分提取出来组成子程序, 然后直接调用即可.</p>
<p>任务具有输入, 输出, 输入输出双向变量, 而函数具有输入变量, 这样数据能够传入任务和函数, 并且能够将结果输出.</p>
<h3 id="任务">任务</h3>
<p>Verilog HDL使用关键字<code>task</code>和<code>endtask</code>对任务进行声明. 如果子程序满足以下任一条件, 则公共子程序的描述必须使用任务而不是函数:</p>
<ol>
<li>子程序中包含延时, 时序或者事件控制结构</li>
<li>没有输出或者输出变量的数量大于一</li>
<li>没有输入变量</li>
</ol>
<p>任务定义的语法格式如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">task</span>&lt;任务名&gt;;</span><br><span class="line">    端口类型声明</span><br><span class="line">    局部变量声明</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            语句<span class="number">1</span>;</span><br><span class="line">            语句<span class="number">2</span>;</span><br><span class="line">            ...</span><br><span class="line">            语句n;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></table></figure>
<p>说明:</p>
<ol>
<li>任务定义在<code>task</code>和<code>endtask</code>之间, 任务名之后是分号.</li>
<li>端口和类型声明用于对各个端口的类型和宽度进行声明, 其语法和在模块中声明端口的格式一样.</li>
<li>局部变量声明用来对<strong>任务内</strong>用到的局部变量进行类型和宽度的声明.</li>
<li>任务中由<code>begin</code>和<code>end</code>关键词定义的一系列语句指明了任务被调用时需要进行的操作.</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">task</span> read_mem;              <span class="comment">//任务名为read_mem</span></span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">15</span>:<span class="number">0</span>] address;  <span class="comment">//输入端口声明</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] data;     <span class="comment">//输出端口声明</span></span><br><span class="line">    <span class="keyword">reg</span>    [<span class="number">3</span>:<span class="number">0</span>]  counter;</span><br><span class="line">    <span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>]  temp [<span class="number">1</span>:<span class="number">4</span>];</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span>(counter=<span class="number">1</span>; counter&lt;=<span class="number">4</span>; counter=counter+<span class="number">1</span>)</span><br><span class="line">            temp[counter]=mem[address+counter-<span class="number">1</span>];</span><br><span class="line">            data=&#123;temp[<span class="number">1</span>], temp[<span class="number">2</span>], temp[<span class="number">3</span>], temp[<span class="number">4</span>]&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span>  </span><br></pre></td></tr></table></figure>
<p>说明: 这个例子定义了一个名为<code>read_mem</code>的任务, 用来读取存储器<code>mem</code>中的数据, 该任务由一个16位的输入端口<code>address</code>, 一个32位的输出端口<code>data</code>, 一个4位的局部变量<code>counter</code>和一个8位的存储器<code>temp</code>构成. 当该例的任务被调用时, <code>begin</code>和<code>end</code>之间的语句得到执行, 它们用来执行对存储器<code>mem</code>进行的四次读操作, 将其结果合并后输出到32位的输出端口<code>data</code>.</p>
<p>任务的调用是用任务语句实现的, 任务调用语句列出了传入任务和传出任务的参数值, 格式如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&lt;任务名&gt;(端口<span class="number">1</span>, 端口<span class="number">2</span>, ...,端口n);</span><br></pre></td></tr></table></figure>
<p>任务调用时, 任务调用语句只能出现在过程块内, 任务调用语句就像一条普通的行为语句得到处理. 当被调用的任务有输入和输出端口时, 任务调用语句必须包含端口名的列表, 这个列表内各个端口名出现的顺序和类型必须与任务定义结构中端口说明部分的端口顺序和类型一致. 注意, 只有寄存器类型的变量才能和任务的输出端口相对应.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> demo_task_invo_tb;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] mem [<span class="number">127</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] a;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] b;</span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            a=<span class="number">0</span>;</span><br><span class="line">            read_mem(a,b);<span class="comment">//第一次调用任务，a与address对应，b与data对应</span></span><br><span class="line">            #<span class="number">10</span>;</span><br><span class="line">            a=<span class="number">64</span>;</span><br><span class="line">            read_mem(a,b);<span class="comment">//第二次调用任务</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">task</span> read_mem;</span><br><span class="line">        <span class="keyword">input</span>  [<span class="number">15</span>:<span class="number">0</span>] address;</span><br><span class="line">        <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] data;</span><br><span class="line">        <span class="keyword">reg</span>    [<span class="number">3</span>:<span class="number">0</span>]  counter;</span><br><span class="line">        <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] temp [<span class="number">1</span>:<span class="number">4</span>];</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span>(counter=<span class="number">1</span>; counter&lt;=<span class="number">4</span>; counter=counter+<span class="number">1</span>)</span><br><span class="line">            temp[counter]=mem[address+counter-<span class="number">1</span>];</span><br><span class="line">            data=&#123;temp[<span class="number">1</span>], temp[<span class="number">2</span>], temp[<span class="number">3</span>], temp[<span class="number">4</span>]&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="函数">函数</h3>
<p>Verilog HDL使用关键字<code>function</code>和<code>endfunction</code>对函数进行声明. 对于一个子程序来说, 如果下面的所有条件都成立, 则可以调用函数来完成:</p>
<ol>
<li>子程序内不含有延时, 时序或者事件控制结构</li>
<li>子程序只有一个返回值</li>
<li>至少有一个输入变量</li>
<li>没有输出或者双向变量</li>
<li>不含有非阻塞赋值语句</li>
</ol>
<p>函数定义的语法格式如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">function</span>&lt;返回值或者返回类型&gt;&lt;函数名&gt;;</span><br><span class="line">    &lt;输入参量与类型声明&gt;</span><br><span class="line">    &lt;局部变量声明&gt;</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        语句<span class="number">1</span>;</span><br><span class="line">        语句<span class="number">2</span>;</span><br><span class="line">        ...</span><br><span class="line">        语句n;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></table></figure>
<p>说明:</p>
<ol>
<li>函数定义是嵌入在<code>function</code>和<code>endfunction</code>之间的, 函数名后面要加上分号;</li>
<li>返回值类型或者位宽是一个可选项, 用来对函数调用返回数据的类型或宽度进行说明, 它有如下三种形式:
<ul>
<li><code>[msb,lsb]</code>: 这种形式说明返回值是一个多位的寄存器变量</li>
<li><code>integer</code>: 这种形式说明返回值是一个整型变量</li>
<li><code>real</code>: 这种形式说明返回值是一个实型变量</li>
</ul>
</li>
<li>输入参量与类型声明是函数对各个输入端口的宽度和类型进行声明. 在函数定义中, 至少必须有一个输入端口<code>input</code>的声明, 不能有输出端口<code>output</code>的声明.</li>
<li>局部变量声明是对函数内部局部变量进行宽度和类型的声明.</li>
<li>由<code>begin</code>和<code>end</code>关键词界定的一系列语句同任务一样, 用来指明函数被调用时要执行的操作.</li>
</ol>
<p>函数的调用是通过将函数作为表达式中的操作数来实现的, 函数调用的格式如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&lt;函数名&gt;(&lt;输入表达式<span class="number">1</span>&gt;, &lt;输入表达式<span class="number">2</span>&gt;, ...,&lt;输入表达式n&gt;);</span><br></pre></td></tr></table></figure>
<p>其中输入表达式应该与函数定义结构中声明的输入端口顺序一一对应, 它们代表着各个输入端口的输入数据.</p>
<p>函数调用时的注意事项:</p>
<ol>
<li>函数的调用不能作为单独的一条语句出现, 它相当于一个操作数</li>
<li>函数的调用既可以出现在过程块中, 也可以出现在<code>assign</code>连续赋值语句中</li>
<li>函数定义中声明的所有局部寄存器都是静态的, 即函数中的局部寄存器在函数的多个调用之间保持它们的值.</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> tryfact_tb;</span><br><span class="line">    <span class="keyword">function</span> [<span class="number">31</span>:<span class="number">0</span>] factorial;</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] operand;</span><br><span class="line">        <span class="keyword">reg</span>   [<span class="number">3</span>:<span class="number">0</span>] index;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            factorial=<span class="number">1</span>;</span><br><span class="line">            <span class="keyword">for</span>(index=<span class="number">1</span>; index&lt;=operand; index=index+<span class="number">1</span>)</span><br><span class="line">            factorial=index*factorial;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] result;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]  n;</span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            result=<span class="number">1</span>;</span><br><span class="line">            <span class="keyword">for</span>(n=<span class="number">1</span>; n&lt;=<span class="number">9</span>; n=n+<span class="number">1</span>)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                result=factoial(n);</span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;n=%d result=%d&quot;</span>, n, result);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="任务与函数的区别">任务与函数的区别</h3>
<table>
<thead>
<tr>
<th>函数</th>
<th>任务</th>
</tr>
</thead>
<tbody>
<tr>
<td>函数可以调用另一个函数, 但是不能调用另一个任务</td>
<td>任务可以调用另一个任务或函数</td>
</tr>
<tr>
<td>函数在仿真0时刻就开始执行</td>
<td>任务可以在非0仿真时刻执行</td>
</tr>
<tr>
<td>函数绝对不能包含任何延时, 时序或者事件控制声明语句</td>
<td>任务可以包含延时, 时序或者事件控制声明语句</td>
</tr>
<tr>
<td>函数至少有一个输入变量</td>
<td>任务可以没有输入或者多个输入, 输出, 双向变量</td>
</tr>
<tr>
<td>函数只能返回一个值, 函数不能有输出或者双向变量</td>
<td>任务不返回任何值, 但是可以通过输出或者双向变量传递多个值</td>
</tr>
<tr>
<td>函数不能作为一条单独的语句出现, 它只能作为语句的一部分出现</td>
<td>任务的调用是通过一条单独的语句实现</td>
</tr>
<tr>
<td>函数的调用可以出现在过程块或连续赋值语句中</td>
<td>任务调用只能出现在过程块中</td>
</tr>
<tr>
<td>函数的执行不能由<code>disable</code>语句中断</td>
<td>任务的执行可以由<code>disable</code>语句中断</td>
</tr>
</tbody>
</table>
<h2 id="典型测试向量的设计">典型测试向量的设计</h2>
<h3 id="变量初始化">变量初始化</h3>
<p>在Verilog HDL中, 有两种方法可以初始化变量: 一种是利用<code>initial</code>, 一种是在定义变量时直接赋值初始化. 这两种初始化任务是不可综合的, 主要用于仿真过程.</p>
<p><code>initial</code>初始化方式是最常用的, <code>initial</code>语句只执行一次, 即在设计被开始模拟执行时开始(0时刻)直到过程结束, 专门用于对输入信号进行初始化和产生特定的信号波形. 一个Testbench可以有多个<code>initial</code>过程语句块, 但是所有的<code>initial</code>都是同时执行的. 注意, <code>initial</code>语句中的变量必须是<code>reg</code>类型的. 定义变量时初始化直接用等号<code>=</code>在变量右端赋值即可.</p>
<h3 id="数据信号测试向量的产生">数据信号测试向量的产生</h3>
<p>数据信号的产生有两种方式: 一是初始化和产生都在单个<code>initial</code>块中进行; 其二是初始化在<code>initial</code>语句中完成, 而产生在<code>always</code>语句块中完成. 前者时候不规则数据序列, 并且要求长度较短; 后者适合有一定规律的数据序列, 长度不限.</p>
<p>例: 产生位宽为4的质数序列{1, 2, 3, 5, 7, 11, 13}, 并且重复两次, 其中样值间隔为4个仿真时间单位.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"><span class="keyword">module</span> sequence_tb;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] q_out;</span><br><span class="line">    <span class="keyword">parameter</span> sample_period=<span class="number">4</span>;  <span class="comment">//间隔4个时间单位</span></span><br><span class="line">    <span class="keyword">parameter</span> queue_num=<span class="number">2</span>;      <span class="comment">//重复两次</span></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            q_out=<span class="number">0</span>;</span><br><span class="line">            <span class="keyword">repeat</span>(queue_num) <span class="keyword">begin</span></span><br><span class="line">                # sample_period q_out=<span class="number">1</span>;</span><br><span class="line">                # sample_period q_out=<span class="number">2</span>;</span><br><span class="line">                # sample_period q_out=<span class="number">3</span>;</span><br><span class="line">                # sample_period q_out=<span class="number">5</span>;</span><br><span class="line">                # sample_period q_out=<span class="number">7</span>;</span><br><span class="line">                # sample_period q_out=<span class="number">11</span>;</span><br><span class="line">                # sample_period q_out=<span class="number">13</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="时钟信号测试向量的产生">时钟信号测试向量的产生</h3>
<p>例: 产生占空比为50%的时钟信号.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> clk1(clk);</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">parameter</span> clk_period=<span class="number">10</span>;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">forever</span> <span class="variable">#(clk_period/2)</span> clk=~clk;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> clk2(clk);</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">parameter</span> clk_period=<span class="number">10</span>;</span><br><span class="line">    <span class="keyword">initial</span> clk=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">always</span> <span class="variable">#(clk_period/2)</span> clk=~clk;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>例: 生成占空比可以设置的信号</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> clk3(clk);</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">parameter</span> high_time=<span class="number">5</span>;<span class="comment">//高电平持续时间</span></span><br><span class="line">    <span class="keyword">parameter</span> low_time=<span class="number">20</span>;<span class="comment">//低电平持续时间</span></span><br><span class="line">    <span class="keyword">always</span> <span class="keyword">begin</span></span><br><span class="line">        clk=<span class="number">1</span>;</span><br><span class="line">        # high_time;</span><br><span class="line">        clk=<span class="number">0</span>;</span><br><span class="line">        # low_time;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>例: 产生具有相位偏移的信号</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> clk4(clk);</span><br><span class="line">    <span class="keyword">output</span> clk_a, clk_b;</span><br><span class="line">    <span class="keyword">reg</span> clk_a;</span><br><span class="line">    <span class="keyword">wire</span> clk_b;</span><br><span class="line">    <span class="keyword">parameter</span> high_time=<span class="number">5</span>;</span><br><span class="line">    <span class="keyword">parameter</span> low_time=<span class="number">5</span>;</span><br><span class="line">    <span class="keyword">parameter</span> shift_time=<span class="number">2</span>;</span><br><span class="line">    <span class="keyword">always</span> <span class="keyword">begin</span></span><br><span class="line">        clk_a=<span class="number">1</span>;</span><br><span class="line">        # high_time;</span><br><span class="line">        clk_a=<span class="number">0</span>;</span><br><span class="line">        # low_time;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> # shift_time clk_b=clk_a;<span class="comment">//相当于把a时钟延迟两个时间单位后赋给b时钟</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>这里偏移的相位可以用下式计算</p>
<p>$$\rm{phase}=360\times \rm{shift_time}%(high_time+low_time)$$</p>
<p>其中<code>%</code>是取模运算.</p>
<p>例: 产生固定数目的时钟信号</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> clk5(clk);</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">parameter</span> clk_cnt=<span class="number">5</span>;</span><br><span class="line">    <span class="keyword">parameter</span> clk_period=<span class="number">2</span>;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">repeat</span> (clk_cnt)<span class="comment">//重复5次</span></span><br><span class="line">            # clk_period/<span class="number">2</span> clk=~clk;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="总线信号测试向量的产生">总线信号测试向量的产生</h3>
<p>总线是运算部件之间数据流通的公共通道. 在RTL级描述中, 总线指的是由逻辑单元, 寄存器, 存储器, 电路输入或其他总线驱动的一个共享向量. 而总线功能模型则是一种将物理接口的时序操作转化成更高抽象层次接口的总线模型.</p>
<p>在总线中, 对于每个请求端, 有一个输入来选择驱动该总线所对应的请求端. 选择多个请求端时会发生总线冲突, 根据不同的总线类型, 会发生不同的冲突结果. 当有多个请求端发出请求时, 相应的操作由总线的类型决定. 在Verilog HDL测试中, 总线测试信号通常是将片选信号, 读(或写)使能信号, 地址信号, 数据信号以task任务的形式来描述, 并通过调用task形式的总线信号测试向量来完成相应的总线功能.</p>
<p>例: 产生一组具有写操作的AHB总线功能模型</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> bus_wr_tb;</span><br><span class="line">    <span class="keyword">reg</span>        clk;</span><br><span class="line">    <span class="keyword">reg</span>        cs;</span><br><span class="line">    <span class="keyword">reg</span>        wr;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] addr;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] data;</span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            cs=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            wr=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            #<span class="number">30</span>;</span><br><span class="line">            bus_wr(<span class="number">32&#x27;h1100008a</span>, <span class="number">32&#x27;h11113000</span>);</span><br><span class="line">            bus_wr(<span class="number">32&#x27;h1100009a</span>, <span class="number">32&#x27;h11113001</span>);</span><br><span class="line">            bus_wr(<span class="number">32&#x27;h110000aa</span>, <span class="number">32&#x27;h11113002</span>);</span><br><span class="line">            bus_wr(<span class="number">32&#x27;h110000ba</span>, <span class="number">32&#x27;h11113003</span>);</span><br><span class="line">            bus_wr(<span class="number">32&#x27;h110000ca</span>, <span class="number">32&#x27;h11113004</span>);</span><br><span class="line">            addr=<span class="number">32&#x27;bx</span>;</span><br><span class="line">            data=<span class="number">32&#x27;bx</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">initial</span> clk=<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> clk=~clk;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> bus_wr;</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] ADDR;</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] DATA;</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                cs=<span class="number">1&#x27;b0</span>;</span><br><span class="line">                wr=<span class="number">1&#x27;b0</span>;</span><br><span class="line">                addr=ADDR;</span><br><span class="line">                data=DATA;</span><br><span class="line">                #<span class="number">30</span>;</span><br><span class="line">                cs=<span class="number">1&#x27;b1</span>;</span><br><span class="line">                wr=<span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="用户自定义元件模型">用户自定义元件模型</h2>
<h2 id="基本门级元件和模块的延时建模">基本门级元件和模块的延时建模</h2>
<h3 id="门级延时建模">门级延时建模</h3>
<p>在实际的电路中, 任何一个逻辑门都有延时, 信号从逻辑门的输入到输出的传输延时可以通过门延时来定义.</p>
<p>门级延时可以分成如下四类:</p>
<ol>
<li>上升延时: 表示信号从0, x, z状态变化到1状态时受到的门传输延时</li>
<li>下降延时: 表示信号从1, x, z状态变化到0状态时受到的门传输延时</li>
<li>到不定态的延时: 表示信号从0, 1, z状态变化到x状态时受到的门传输延时</li>
<li>截止延时: 表示信号从0, 1, x状态变化到z状态时受到的门传输延时</li>
</ol>
<ul>
<li>由于多输入门(and, nand, or, nor, xor, xnor)和多输出门(buf, not)的输出不可能是高阻态z, 所以这两类元件<strong>没有&quot;到不定态的延时&quot;</strong>.</li>
<li>对于三态门(bufif1， bufif2, notif1, notif0), 由于其输出可以取四种可能的逻辑状态(0, 1, x, z), 所以<strong>具有全部的延时种类</strong>.</li>
<li>对于上拉电阻(pullup)和下拉电阻(pulldown), 由于它们没有输入端口， 所以<strong>没有任何形式的门级延时</strong>.</li>
</ul>
<p>实例引用带延时的参数门的语法格式如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">gate_type #delay instance_name(terminal_list);</span><br></pre></td></tr></table></figure>
<p>其中<code>#delay</code>就是门的延时. 如果没有指定门延时, 那么就默认为0. 同时<code>delay</code>是由一个或者多个延时值组成的, 可以有<strong>基本延时表达</strong>和<strong>最小, 典型, 最大延迟表达</strong>两种形式.</p>
<h4 id="门级延时的基本延时表达形式">门级延时的基本延时表达形式</h4>
<p>在门级延时的基本延时表达形式下, <code>delay</code>内可以包含0~3个参数值, 如下表给出了指定的不同延时值个数时<code>delay</code>的4种表示形式:</p>
<table>
<thead>
<tr>
<th>延时值</th>
<th>无延时</th>
<th>1个延时值(d)</th>
<th>2个延时值(d1, d2)</th>
<th>3个延时值(dA, dB, dC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>rise</td>
<td>0</td>
<td>d</td>
<td>d1</td>
<td>dA</td>
</tr>
<tr>
<td>fall</td>
<td>0</td>
<td>d</td>
<td>d2</td>
<td>dB</td>
</tr>
<tr>
<td>to_x</td>
<td>0</td>
<td>d</td>
<td>min(d1,d2)</td>
<td>min(dA,dB,dC)</td>
</tr>
<tr>
<td>turn_off</td>
<td>0</td>
<td>d</td>
<td>min(d1,d2)</td>
<td>dC</td>
</tr>
</tbody>
</table>
<p>说明:</p>
<ol>
<li>当<code>delay</code>没有指定门延时, 默认的延时值为0, 即上升, 下降, 截止, 到不定态的延时值都是0.</li>
<li>当<code>delay</code>包含了1个延时值时, 给定的延时值d将同时代表着元件实例的上升, 下降, 截止, 到不定态的延时.</li>
<li>当<code>delay</code>包含了2个延时值时, 原件的上升延时值由d1决定, 下降延时值由d2决定, 而截止和到不定态的延时值由min(d1,d2)决定</li>
<li>当<code>delay</code>包含了3个延时值时, 原件的上升延时值由dA决定, 下降延时值由dB决定, 截止延时值由dC决定, 到不定态的延时由min(dA,dB,dC)决定</li>
</ol>
<h4 id="门级延时的最小-典型-最大延时表达形式">门级延时的最小, 典型, 最大延时表达形式</h4>
<p>采用门级延时的最小, 典型, 最大延时表达形式时, 门级延时量中的每一项由最小延时, 典型延时, 最大延时三个值来表示. 语法格式如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="variable">#(d_min:d_type:d_max)</span></span><br></pre></td></tr></table></figure>
<p>采用最小, 典型, 最大延时表达形式时, <code>delay</code>内可以包含1~3个延时值, 例如</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">#delay(dA_min:dA_typ:dA_max)</span><br><span class="line">#delay(dA_min:dA_typ:dA_max,dB_min:dB_typ:dB_max)</span><br><span class="line">#delay(dA_min:dA_typ:dA_max,dB_min:dB_typ:dB_max,dC_min:dC_typ:dC_max)</span><br></pre></td></tr></table></figure>
<p>例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">and</span> <span class="variable">#(4:5:6) U1(out, i1, i2)</span>;</span><br></pre></td></tr></table></figure>
<p>1个延时值的结果如下表:</p>
<table>
<thead>
<tr>
<th>延时值</th>
<th>上升延时值</th>
<th>下降延时值</th>
<th>到不定态的延时值</th>
<th>截止延时值</th>
</tr>
</thead>
<tbody>
<tr>
<td>最小延时值</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>典型延时值</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>最大延时值</td>
<td>6</td>
<td>6</td>
<td>6</td>
<td>6</td>
</tr>
</tbody>
</table>
<p>例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">and</span> <span class="variable">#(3:4:5,5:6:7) U2(out, i1, i2)</span>;</span><br></pre></td></tr></table></figure>
<p>2个延时值的结果如下表:</p>
<table>
<thead>
<tr>
<th>延时值</th>
<th>上升延时值</th>
<th>下降延时值</th>
<th>到不定态的延时值</th>
<th>截止延时值</th>
</tr>
</thead>
<tbody>
<tr>
<td>最小延时值</td>
<td>3</td>
<td>5</td>
<td>min(3,5)</td>
<td>min(3,5)</td>
</tr>
<tr>
<td>典型延时值</td>
<td>4</td>
<td>6</td>
<td>min(4,6)</td>
<td>min(4,6)</td>
</tr>
<tr>
<td>最大延时值</td>
<td>5</td>
<td>7</td>
<td>min(5,7)</td>
<td>min(5,7)</td>
</tr>
</tbody>
</table>
<p>例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">and</span> <span class="variable">#(2:3:4,3:4:5,4:5:6) U3(out, i1, i2)</span>;</span><br></pre></td></tr></table></figure>
<table>
<thead>
<tr>
<th>延时值</th>
<th>上升延时值</th>
<th>下降延时值</th>
<th>到不定态的延时值</th>
<th>截止延时值</th>
</tr>
</thead>
<tbody>
<tr>
<td>最小延时值</td>
<td>2</td>
<td>3</td>
<td>min(2,3,4)</td>
<td>4</td>
</tr>
<tr>
<td>典型延时值</td>
<td>3</td>
<td>4</td>
<td>min(3,4,5)</td>
<td>5</td>
</tr>
<tr>
<td>最大延时值</td>
<td>4</td>
<td>5</td>
<td>min(4,5,6)</td>
<td>6</td>
</tr>
</tbody>
</table>
<h3 id="模块延时建模">模块延时建模</h3>
<p>对于由用户自己设计的模块, 可以采用&quot;加入门级延时说明&quot;的方法, 通过&quot;延时说明模块&quot;的结构来对模块的传输延时进行说明. 注意, 延时说明模块既可以出现在行为描述模块内, 也可以出现在结构描述模块内.</p>
<h4 id="延时说明块">延时说明块</h4>
<p>在模块输入和输出引脚之间的延时称为模块路径延时. 在Verilog HDL中, 在关键字<code>specify</code>和<code>endspecipy</code>之间给出路径延时赋值, 关键字之间的语句组成<code>specify</code>块(即指定块). <code>specify</code>和<code>endspecify</code>分别是延时说明块的起始标识符和终止标识符.</p>
<p><code>specify</code>块中包含下列操作语句:</p>
<ol>
<li>定义穿过模块的所有路径延时</li>
<li>在电路中设置时序检查</li>
<li>定义<code>specparam</code>常量</li>
</ol>
<p>例: 考虑电路:“<code>e=a&amp;b, f=d&amp;c, out=e&amp;f</code>”, 路径延时如下表:</p>
<table>
<thead>
<tr>
<th>路径</th>
<th>延时</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>a--e--out</code></td>
<td>9</td>
</tr>
<tr>
<td><code>b--e--out</code></td>
<td>9</td>
</tr>
<tr>
<td><code>c--f--out</code></td>
<td>11</td>
</tr>
<tr>
<td><code>d--f--out</code></td>
<td>11</td>
</tr>
</tbody>
</table>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> M(out, a, b, c, d);</span><br><span class="line">    <span class="keyword">input</span>  a,b,c,d;</span><br><span class="line">    <span class="keyword">output</span> out;</span><br><span class="line">    <span class="keyword">wire</span> e, f;</span><br><span class="line">    <span class="keyword">assign</span> out=(a&amp;b)&amp;(c&amp;d);</span><br><span class="line">    <span class="keyword">specify</span></span><br><span class="line">        (a=&gt;out)=<span class="number">9</span>;</span><br><span class="line">        (b=&gt;out)=<span class="number">9</span>;</span><br><span class="line">        (c=&gt;out)=<span class="number">11</span>;</span><br><span class="line">        (d=&gt;out)=<span class="number">11</span>;</span><br><span class="line">    <span class="keyword">endspecify</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="路径延时的描述方式">路径延时的描述方式</h4>
<p>路径延时有两种描述方式, 并行连接和全连接.</p>
<p>并行连接: 每一条路径延时都有源域和目标域, 在<code>specify</code>块中, 用<code>=&gt;</code>表示并行连接, 语法格式如下</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">(&lt;source_field&gt;=&gt;&lt;destination_field&gt;)=&lt;delay_value&gt;;</span><br></pre></td></tr></table></figure>
<p>其中<code>&lt;delay_value&gt;</code>可以包含1~3个延时量, 也可以采用最小, 典型, 最大延时表达式. 当延时量超过一个时, 应该使用括号括起来, 例如:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">(a=&gt;out)=(<span class="number">8</span>:<span class="number">9</span>:<span class="number">10</span>);</span><br></pre></td></tr></table></figure>
<p>表示的是输入<code>a</code>到输出<code>out</code>的最小, 典型, 最大延时分别是8, 9, 10个时间单位.</p>
<p>在并行连接中, 源域中的每一位与目标域中的相应位连接. 如果源域和目标域是向量, 那么必须有相同的位数, 否则会出现不匹配. 并行连接说明了源域的每一位到目标域每一位之间的延时.</p>
<p>全连接: 在<code>specify</code>块中, 用符号<code>*&gt;</code>表示全连接, 其语法格式如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">(&lt;source_field&gt;*&gt;&lt;destination_field&gt;)=&lt;delay_value&gt;;</span><br></pre></td></tr></table></figure>
<p>全连接中, 源域的每一位与目标域中的每一位相连接. 如果源域和目标域是向量, 那么它们的位数不必相同. 全连接描述了源域的每一位到目标域的每一位之间的延时.</p>
<h4 id="specparam声明语句">specparam声明语句</h4>
<p><code>specparam</code>用来定义<code>specify</code>块中的参数.</p>
<p>示例如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> parallel_connected(out, a, b);</span><br><span class="line">    <span class="keyword">input</span>  a, b;</span><br><span class="line">    <span class="keyword">output</span> out;</span><br><span class="line">    <span class="keyword">wire</span>   out;</span><br><span class="line">        <span class="keyword">assign</span> out=a&amp;b;</span><br><span class="line">        <span class="keyword">specify</span></span><br><span class="line">            <span class="keyword">specparam</span> a_to_out=<span class="number">9</span>;</span><br><span class="line">            <span class="keyword">specparam</span> b_to_out=<span class="number">11</span>;</span><br><span class="line">            (a=&gt;out)=a_to_out;</span><br><span class="line">            (b=&gt;out)=b_to_out;</span><br><span class="line">        <span class="keyword">endspecify</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><code>specparam</code>和<code>parameter</code>的区别如下:</p>
<ol>
<li><code>specparam</code>语句只能在<code>specify</code>块中使用, 而<code>parameter</code>语句不能在<code>specify</code>块中使用.</li>
<li><code>specparam</code>语句定义的参数是延时参数, 而<code>parameter</code>定义的参数可以是任意数据类型的常参数.</li>
<li><code>specparam</code>语句定义的延时参数只能在<code>specify</code>块中使用, 而<code>parameter</code>定义的参数可以在模块内的任意位置处使用.</li>
</ol>
<h2 id="编译预处理语句">编译预处理语句</h2>
<p>编译预处理是Verilog HDL编译系统的一个组成部分, 指的是编译系统会对一些命令进行一些预处理, 然后将预处理结果和源程序一起再进行通常的编译处理. 以反引号&quot;`&quot;开始的某些标识符是编译预处理语句.</p>
<h3 id="宏定义">宏定义</h3>
<p><code>define</code>指令是一个宏定义命令, 通过一个指定的标识符来代表一个字符串.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span></span></span><br></pre></td></tr></table></figure>
<h2 id="Verilog-HDL测试方法简介">Verilog HDL测试方法简介</h2>
<ol>
<li>完全测试法</li>
<li>随机测试法</li>
<li>自动测试法</li>
</ol>
<h2 id="习题">习题</h2>
<ol>
<li>
<p>用Verilog HDL的门级建模描述如下电路, 要求: 输入为<code>a, b, s</code>, 三个<code>wire sa, sb, s0</code>, 输出为<code>y</code>, 满足如下关系:</p>
<p>$$\begin{aligned}<br>
&amp;s0=\overline{s}\<br>
&amp;sa=s0\cdot a\<br>
&amp;sb=s\cdot b\<br>
&amp;y=sa+sb\<br>
\end{aligned}$$</p>
<p>且延迟时间设定如下表所示:</p>
<table>
<thead>
<tr>
<th>路径</th>
<th>最小值min</th>
<th>典型值type</th>
<th>最大值max</th>
</tr>
</thead>
<tbody>
<tr>
<td>a-sa-y</td>
<td>10</td>
<td>12</td>
<td>14</td>
</tr>
<tr>
<td>s-s0-sa-y</td>
<td>15</td>
<td>17</td>
<td>19</td>
</tr>
<tr>
<td>s-sb-y</td>
<td>11</td>
<td>13</td>
<td>15</td>
</tr>
<tr>
<td>b-sb-y</td>
<td>10</td>
<td>12</td>
<td>14</td>
</tr>
</tbody>
</table>
 <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2to1(a, b, s, y);</span><br><span class="line">    <span class="keyword">input</span>  a, b, s;</span><br><span class="line">    <span class="keyword">output</span> y;</span><br><span class="line">    <span class="keyword">wire</span>   sa, sb, s0;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">not</span> <span class="variable">#(4, 5, 6) (s0, s)</span>;</span><br><span class="line">    <span class="keyword">and</span> <span class="variable">#(6, 7, 8) (sa, s0, a)</span>;</span><br><span class="line">    <span class="keyword">and</span> <span class="variable">#(6, 7, 8) (sb, s, b)</span>;</span><br><span class="line">    <span class="keyword">or</span> <span class="variable">#(5, 6, 7) (y, sa, sb)</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li>
<p>在Verilog HDL中产生如下信号</p>
<table>
<thead>
<tr>
<th>信号名</th>
<th>0~5ns</th>
<th>5~10ns</th>
<th>10~15ns</th>
<th>15~20ns</th>
<th>20~25ns</th>
<th>25~30ns</th>
<th>30~35ns</th>
<th>35~40ns</th>
<th>40~45ns</th>
<th>＞45ns</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>in1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>in2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
 <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"><span class="keyword">module</span> signal_tb;</span><br><span class="line">    <span class="keyword">reg</span> clk, in1, in2;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">forever</span> #<span class="number">5</span> clk = ~clk;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">            in1 = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> in1 = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span>  in1 = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">5</span>  in1 = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">5</span>  in1 = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span>  in1 = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">5</span>  in1 = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span>  in1 = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">            in2 = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span>  in2 = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">5</span>  in2 = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">5</span>  in2 = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span>  in2 = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span>  in2 = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span>  in2 = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">5</span>  in2 = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span>  in2 = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span>  in2 = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li>
<p>根据下面的程序, 画出产生的信号波形</p>
 <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> para(a,b);</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> a, b;</span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            a=<span class="number">1</span>;</span><br><span class="line">            b=<span class="number">1</span>;</span><br><span class="line">            #<span class="number">100</span> a=<span class="number">0</span>;</span><br><span class="line">            <span class="keyword">fork</span></span><br><span class="line">                b=<span class="number">0</span>;</span><br><span class="line">                #<span class="number">50</span> b=<span class="number">1</span>;</span><br><span class="line">                #<span class="number">150</span> a=<span class="number">1</span>;</span><br><span class="line">            <span class="keyword">join</span></span><br><span class="line">            #<span class="number">100</span> b=<span class="number">0</span>;</span><br><span class="line">            #<span class="number">50</span> a=<span class="number">0</span>;</span><br><span class="line">            b=<span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<table>
<thead>
<tr>
<th>信号名</th>
<th>0~100ns</th>
<th>100~150ns</th>
<th>150~250ns</th>
<th>250~350ns</th>
<th>350~400ns</th>
<th>&gt;400ns</th>
</tr>
</thead>
<tbody>
<tr>
<td>a</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>b</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
</li>
<li>
<p>用任务方式编写4 bit行波加法器, 再调用此任务完成8 bit行波进位加法器. 要求: 输入有三个:<code>A[3:0], B[3:0], Cin</code>, 这三个输入经过4 bit行波加法器后产生两个输出<code>SUM[4:0], Cout</code>.</p>
 <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> adder_8bit(A, B, Cin, SUM, Cout);</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>] A, B;</span><br><span class="line">    <span class="keyword">input</span>        Cin;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] SUM;</span><br><span class="line">    <span class="keyword">output</span>       Cout;</span><br><span class="line">    <span class="keyword">wire</span> carry_out;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> adder_4bit;</span><br><span class="line">        <span class="keyword">input</span>  [<span class="number">3</span>:<span class="number">0</span>] A4, B4;</span><br><span class="line">        <span class="keyword">input</span>        Cin4;</span><br><span class="line">        <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] SUM5;</span><br><span class="line">        <span class="keyword">reg</span>    [<span class="number">3</span>:<span class="number">0</span>] sum_temp;</span><br><span class="line">        <span class="keyword">reg</span>          cout_temp;</span><br><span class="line">        <span class="keyword">integer</span> i;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            cout_temp=Cin4;</span><br><span class="line">            <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;<span class="number">4</span>;i=i+<span class="number">1</span>) </span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    sum_temp[i]=A4[i]^B4[i]^cout_temp;</span><br><span class="line">                    cout_temp=(A4[i]&amp;B4[i])|(A4[i]&amp;cout_temp)|(B4[i]&amp;cout_temp);</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            SUM5 = &#123;cout_temp, sum_temp&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">4</span>:<span class="number">0</span>] sum_low, sum_high;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        adder_4bit(A[<span class="number">3</span>:<span class="number">0</span>], B[<span class="number">3</span>:<span class="number">0</span>], Cin, sum_low);</span><br><span class="line">        adder_4bit(A[<span class="number">7</span>:<span class="number">4</span>], B[<span class="number">7</span>:<span class="number">4</span>], sum_low[<span class="number">4</span>], sum_high);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> SUM = &#123;sum_high[<span class="number">3</span>:<span class="number">0</span>], sum_low[<span class="number">3</span>:<span class="number">0</span>]&#125;;</span><br><span class="line">    <span class="keyword">assign</span> Cout = sum_high[<span class="number">4</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li>
<p>用函数编写2 bit 2-1多路选择器, 再调用此函数完成2 bit 4-1多路选择器. 要求: 输入有两个<code>A[1:0], B[1:0]</code>, 这两个输入经过2 bit 2-1MUX后得到一个输出<code>Y[1:0]</code>.</p>
 <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux_4to1_2bit(A, B, C, D, Sel, Y);</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">1</span>:<span class="number">0</span>] A, B, C, D;</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">1</span>:<span class="number">0</span>] Sel;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] Y;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">function</span> [<span class="number">1</span>:<span class="number">0</span>] mux_2to1_2bit;</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] in0, in1;</span><br><span class="line">        <span class="keyword">input</span>       sel;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            mux_2to1_2bit=sel?in1:in0;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] mux0_out, mux1_out;</span><br><span class="line">    <span class="keyword">assign</span> mux0_out=mux_2to1_2bit(A, B, Sel[<span class="number">0</span>]);</span><br><span class="line">    <span class="keyword">assign</span> mux1_out=mux_2to1_2bit(C, D, Sel[<span class="number">0</span>]);</span><br><span class="line">    <span class="keyword">assign</span> Y=mux_2to1_2bit(mux0_out, mux1_out, Sel[<span class="number">1</span>]);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li>
<p>用Verilog HDL为如下的环形移位寄存器编写Testbench, 并利用系统函数<code>$display</code>把当前时间显示出来.</p>
 <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> shiftregist1(D, clk, reset);</span><br><span class="line">    <span class="keyword">parameter</span> shiftregist_width=<span class="number">4</span>;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [shiftregist_width-<span class="number">1</span>:<span class="number">0</span>] D;</span><br><span class="line">    <span class="keyword">input</span>                              clk, reset;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">if</span>(!reset)</span><br><span class="line">            D&lt;=<span class="number">4&#x27;b0000</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            D&lt;=&#123;D[shiftregist_width-<span class="number">2</span>:<span class="number">0</span>], D[shiftregist_width-<span class="number">1</span>]&#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
 <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"><span class="keyword">module</span> tb_shiftregist1;</span><br><span class="line">    <span class="keyword">reg</span>        clk, reset;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] D;</span><br><span class="line"></span><br><span class="line">    shiftregist1 U1 (<span class="variable">.D</span>(D), <span class="variable">.clk</span>(clk), <span class="variable">.reset</span>(reset));</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">forever</span> #<span class="number">10</span> clk = ~clk;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        reset = <span class="number">0</span>;</span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">&quot;Time = %0t: Reset asserted&quot;</span>, <span class="built_in">$time</span>);</span><br><span class="line">        #<span class="number">20</span> reset = <span class="number">1</span>;</span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">&quot;Time = %0t: Reset deasserted&quot;</span>, <span class="built_in">$time</span>);</span><br><span class="line">        U1<span class="variable">.D</span> = <span class="number">4&#x27;b0001</span>;</span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">&quot;Time = %0t: Initial value set to %b&quot;</span>, <span class="built_in">$time</span>, U1<span class="variable">.D</span>);</span><br><span class="line">        #<span class="number">200</span>;</span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">&quot;Time = %0t: Test completed&quot;</span>, <span class="built_in">$time</span>);</span><br><span class="line">        <span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">&quot;Time = %0t: Clock posedge, D = %b&quot;</span>, <span class="built_in">$time</span>, D);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(reset) <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">&quot;Time = %0t: Reset changed to %b&quot;</span>, <span class="built_in">$time</span>, reset);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ol>

    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/Verilog/" rel="tag"># Verilog</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2025/05/04/WPS%E8%BD%AF%E4%BB%B6%E6%95%99%E7%A8%8B/" rel="prev" title="WPS软件入门教程">
                  <i class="fa fa-angle-left"></i> WPS软件入门教程
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2025/05/04/Verilog%E7%AC%AC%E5%85%AD%E7%AB%A0/" rel="next" title="第六章:Verilog HDL高级程序设计举例">
                  第六章:Verilog HDL高级程序设计举例 <i class="fa fa-angle-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">

  <div class="copyright">
    &copy; 
    <span itemprop="copyrightYear">2026</span>
    <span class="with-love">
      <i class="fa fa-heart"></i>
    </span>
    <span class="author" itemprop="copyrightHolder">SiyuanLei</span>
  </div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/pisces/" rel="noopener" target="_blank">NexT.Pisces</a>
  </div>

    </div>
  </footer>

  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>
  <div class="sidebar-dimmer"></div>
  <div class="back-to-top" role="button" aria-label="Back to top">
    <i class="fa fa-arrow-up fa-lg"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>

</body>
</html>
