

================================================================
== Vitis HLS Report for 'solve_double_6u_6u_s'
================================================================
* Date:           Sun Feb  5 17:04:14 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.557 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                          |                                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                 |                             Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_solve_double_6u_6u_Pipeline_1_fu_135                                  |solve_double_6u_6u_Pipeline_1                                  |       74|       74|  4.440 us|  4.440 us|   74|   74|       no|
        |grp_solve_double_6u_6u_Pipeline_2_fu_140                                  |solve_double_6u_6u_Pipeline_2                                  |       74|       74|  4.440 us|  4.440 us|   74|   74|       no|
        |grp_solve_double_6u_6u_Pipeline_3_fu_145                                  |solve_double_6u_6u_Pipeline_3                                  |       74|       74|  4.440 us|  4.440 us|   74|   74|       no|
        |grp_solve_double_6u_6u_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2_fu_150  |solve_double_6u_6u_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_svd_fu_159                                                            |svd                                                            |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_solve_double_6u_6u_Pipeline_VITIS_LOOP_114_1_fu_166                   |solve_double_6u_6u_Pipeline_VITIS_LOOP_114_1                   |       10|       10|  0.600 us|  0.600 us|   10|   10|       no|
        |grp_solve_double_6u_6u_Pipeline_VITIS_LOOP_314_2_fu_172                   |solve_double_6u_6u_Pipeline_VITIS_LOOP_314_2                   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_solve_double_6u_6u_Pipeline_VITIS_LOOP_320_3_fu_182                   |solve_double_6u_6u_Pipeline_VITIS_LOOP_320_3                   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_309_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1928|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|   318|    15874|   51907|    0|
|Memory               |        0|     -|      192|     195|    0|
|Multiplexer          |        -|     -|        -|     509|    -|
|Register             |        -|     -|      765|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|   318|    16831|   54539|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    10|        1|      12|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     5|       ~0|       6|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                 Instance                                 |                             Module                            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |ddiv_64ns_64ns_64_5_no_dsp_1_U4188                                        |ddiv_64ns_64ns_64_5_no_dsp_1                                   |        0|    0|      0|      0|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4187                                       |dmul_64ns_64ns_64_1_max_dsp_1                                  |        0|    8|      0|    106|    0|
    |mul_32ns_32ns_64_1_1_U4189                                                |mul_32ns_32ns_64_1_1                                           |        0|    3|      0|     20|    0|
    |grp_solve_double_6u_6u_Pipeline_1_fu_135                                  |solve_double_6u_6u_Pipeline_1                                  |        0|    0|      9|     76|    0|
    |grp_solve_double_6u_6u_Pipeline_2_fu_140                                  |solve_double_6u_6u_Pipeline_2                                  |        0|    0|      9|     76|    0|
    |grp_solve_double_6u_6u_Pipeline_3_fu_145                                  |solve_double_6u_6u_Pipeline_3                                  |        0|    0|      9|     76|    0|
    |grp_solve_double_6u_6u_Pipeline_VITIS_LOOP_114_1_fu_166                   |solve_double_6u_6u_Pipeline_VITIS_LOOP_114_1                   |        0|    1|     77|   4059|    0|
    |grp_solve_double_6u_6u_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2_fu_150  |solve_double_6u_6u_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2  |        0|   15|    199|   2627|    0|
    |grp_solve_double_6u_6u_Pipeline_VITIS_LOOP_314_2_fu_172                   |solve_double_6u_6u_Pipeline_VITIS_LOOP_314_2                   |        0|   15|    200|   2964|    0|
    |grp_solve_double_6u_6u_Pipeline_VITIS_LOOP_320_3_fu_182                   |solve_double_6u_6u_Pipeline_VITIS_LOOP_320_3                   |        0|   15|    212|   5128|    0|
    |grp_svd_fu_159                                                            |svd                                                            |        0|  261|  15159|  36775|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                     |                                                               |        0|  318|  15874|  51907|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |V_U        |solve_double_6u_4u_s_V_RAM_AUTO_1R1W        |        0|  64|  65|    0|    37|   64|     1|         2368|
    |ref_tmp_U  |solve_double_6u_6u_s_ref_tmp_RAM_AUTO_1R1W  |        0|  64|  65|    0|    37|   64|     1|         2368|
    |U_U        |svd_2_ref_tmp2_RAM_AUTO_1R1W                |        0|  64|  65|    0|    37|   64|     1|         2368|
    +-----------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                            |        0| 192| 195|    0|   111|  192|     3|         7104|
    +-----------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+------+------------+------------+
    |          Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+------+------------+------------+
    |add_ln309_fu_248_p2              |         +|   0|  0|    39|          32|           1|
    |icmp_ln309_fu_243_p2             |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln311_fu_279_p2             |      lshr|   0|  0|  1865|         448|         448|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    |ap_block_state7_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    +---------------------------------+----------+----+---+------+------------+------------+
    |Total                            |          |   0|  0|  1928|         514|         483|
    +---------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |U_address0        |  26|          5|    6|         30|
    |U_ce0             |  26|          5|    1|          5|
    |U_d0              |  20|          4|   64|        256|
    |U_we0             |  20|          4|    8|         32|
    |V_address0        |  26|          5|    6|         30|
    |V_ce0             |  26|          5|    1|          5|
    |V_ce1             |   9|          2|    1|          2|
    |V_d0              |  20|          4|   64|        256|
    |V_we0             |  20|          4|    8|         32|
    |V_we1             |   9|          2|    8|         16|
    |ap_NS_fsm         |  65|         16|    1|         16|
    |grp_fu_196_ce     |  14|          3|    1|          3|
    |grp_fu_196_p0     |  14|          3|   64|        192|
    |grp_fu_196_p1     |  14|          3|   64|        192|
    |i_2_fu_62         |   9|          2|   32|         64|
    |ref_tmp_address0  |  26|          5|    6|         30|
    |ref_tmp_ce0       |  26|          5|    1|          5|
    |ref_tmp_ce1       |   9|          2|    1|          2|
    |ref_tmp_d0        |  20|          4|   64|        256|
    |ref_tmp_we0       |  20|          4|    8|         32|
    |solver_address0   |  31|          6|   10|         60|
    |solver_ce0        |  31|          6|    1|          6|
    |solver_d0         |  14|          3|  448|       1344|
    |solver_we0        |  14|          3|   56|        168|
    +------------------+----+-----------+-----+-----------+
    |Total             | 509|        105|  924|       3034|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                          Name                                         |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |W_reg_337                                                                              |  448|   0|  448|          0|
    |ap_CS_fsm                                                                              |   15|   0|   15|          0|
    |bound_reg_332                                                                          |   64|   0|   64|          0|
    |grp_solve_double_6u_6u_Pipeline_1_fu_135_ap_start_reg                                  |    1|   0|    1|          0|
    |grp_solve_double_6u_6u_Pipeline_2_fu_140_ap_start_reg                                  |    1|   0|    1|          0|
    |grp_solve_double_6u_6u_Pipeline_3_fu_145_ap_start_reg                                  |    1|   0|    1|          0|
    |grp_solve_double_6u_6u_Pipeline_VITIS_LOOP_114_1_fu_166_ap_start_reg                   |    1|   0|    1|          0|
    |grp_solve_double_6u_6u_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2_fu_150_ap_start_reg  |    1|   0|    1|          0|
    |grp_solve_double_6u_6u_Pipeline_VITIS_LOOP_314_2_fu_172_ap_start_reg                   |    1|   0|    1|          0|
    |grp_solve_double_6u_6u_Pipeline_VITIS_LOOP_320_3_fu_182_ap_start_reg                   |    1|   0|    1|          0|
    |grp_svd_fu_159_ap_start_reg                                                            |    1|   0|    1|          0|
    |i_2_fu_62                                                                              |   32|   0|   32|          0|
    |p_cast4_reg_325                                                                        |   32|   0|   32|          0|
    |p_cast_reg_320                                                                         |   32|   0|   32|          0|
    |s_reg_361                                                                              |   64|   0|   64|          0|
    |trunc_ln311_1_reg_345                                                                  |    6|   0|    9|          3|
    |wi_reg_356                                                                             |   64|   0|   64|          0|
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                  |  765|   0|  768|          3|
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------+-----+-----+------------+-----------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 6u>|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 6u>|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 6u>|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 6u>|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 6u>|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 6u>|  return value|
|solver_address0  |  out|   10|   ap_memory|                 solver|         array|
|solver_ce0       |  out|    1|   ap_memory|                 solver|         array|
|solver_we0       |  out|   56|   ap_memory|                 solver|         array|
|solver_d0        |  out|  448|   ap_memory|                 solver|         array|
|solver_q0        |   in|  448|   ap_memory|                 solver|         array|
+-----------------+-----+-----+------------+-----------------------+--------------+

